// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "skeleton")
  (DATE "12/02/2018 19:43:51")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3223:3223:3223) (3201:3201:3201))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2824:2824:2824) (2774:2774:2774))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4945:4945:4945) (4501:4501:4501))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6021:6021:6021) (5409:5409:5409))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3556:3556:3556) (3629:3629:3629))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3081:3081:3081) (3117:3117:3117))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5695:5695:5695) (5203:5203:5203))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2596:2596:2596) (2567:2567:2567))
        (IOPATH i o (3639:3639:3639) (3684:3684:3684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_en\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4251:4251:4251) (4250:4250:4250))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_rs\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2745:2745:2745) (2690:2690:2690))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4889:4889:4889) (4736:4736:4736))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2812:2812:2812) (2605:2605:2605))
        (IOPATH i o (3713:3713:3713) (3750:3750:3750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2915:2915:2915) (2866:2866:2866))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1403:1403:1403) (1280:1280:1280))
        (IOPATH i o (2452:2452:2452) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1622:1622:1622) (1503:1503:1503))
        (IOPATH i o (2452:2452:2452) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2765:2765:2765) (2549:2549:2549))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2723:2723:2723) (2928:2928:2928))
        (IOPATH i o (2431:2431:2431) (2442:2442:2442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1188:1188:1188) (1105:1105:1105))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2035:2035:2035) (1890:1890:1890))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2256:2256:2256) (2114:2114:2114))
        (IOPATH i o (2538:2538:2538) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1361:1361:1361) (1259:1259:1259))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2569:2569:2569) (2446:2446:2446))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2792:2792:2792) (2563:2563:2563))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2005:2005:2005) (2186:2186:2186))
        (IOPATH i o (3684:3684:3684) (3639:3639:3639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1678:1678:1678) (1650:1650:1650))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3362:3362:3362) (3289:3289:3289))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3185:3185:3185) (3016:3016:3016))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (594:594:594) (557:557:557))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (836:836:836) (744:744:744))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1050:1050:1050) (927:927:927))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (837:837:837) (743:743:743))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (796:796:796) (701:701:701))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1215:1215:1215) (1146:1146:1146))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (748:748:748) (639:639:639))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2141:2141:2141) (1942:1942:1942))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1451:1451:1451) (1360:1360:1360))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1601:1601:1601) (1443:1443:1443))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1254:1254:1254) (1087:1087:1087))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2058:2058:2058) (1815:1815:1815))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1176:1176:1176) (1007:1007:1007))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1614:1614:1614) (1464:1464:1464))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1698:1698:1698) (1457:1457:1457))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1479:1479:1479) (1279:1279:1279))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1478:1478:1478) (1266:1266:1266))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (771:771:771) (663:663:663))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (813:813:813) (722:722:722))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1489:1489:1489) (1272:1272:1272))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1035:1035:1035) (914:914:914))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1064:1064:1064) (935:935:935))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1482:1482:1482) (1390:1390:1390))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1207:1207:1207) (1043:1043:1043))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1651:1651:1651) (1529:1529:1529))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (704:704:704) (788:788:788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|buf_changed_ack\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (800:800:800))
        (PORT datab (616:616:616) (566:566:566))
        (PORT datad (241:241:241) (308:308:308))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE resetn\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|buf_changed_ack)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4134:4134:4134) (3914:3914:3914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE ps2_data\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4249:4249:4249) (4377:4377:4377))
        (PORT datad (4582:4582:4582) (4842:4842:4842))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|ps2_data_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (4246:4246:4246) (4374:4374:4374))
        (PORT datac (240:240:240) (315:315:315))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE ps2_clock\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_clk_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4251:4251:4251) (4380:4380:4380))
        (PORT datad (4833:4833:4833) (5091:5091:5091))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|ps2_clk_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|last_ps2_clk\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4251:4251:4251) (4379:4379:4379))
        (PORT datad (262:262:262) (330:330:330))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|last_ps2_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (555:555:555))
        (PORT datab (4183:4183:4183) (4290:4290:4290))
        (PORT datac (465:465:465) (506:506:506))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (239:239:239))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (553:553:553))
        (PORT datab (4184:4184:4184) (4291:4291:4291))
        (PORT datac (464:464:464) (504:504:504))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (370:370:370))
        (PORT datab (242:242:242) (277:277:277))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (371:371:371))
        (PORT datab (271:271:271) (345:345:345))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (362:362:362))
        (PORT datab (272:272:272) (345:345:345))
        (PORT datac (233:233:233) (304:304:304))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (262:262:262))
        (PORT datab (240:240:240) (275:275:275))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (555:555:555))
        (PORT datab (502:502:502) (538:538:538))
        (PORT datac (194:194:194) (227:227:227))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_clk_posedge)
    (DELAY
      (ABSOLUTE
        (PORT datac (465:465:465) (505:505:505))
        (PORT datad (473:473:473) (510:510:510))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (267:267:267))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datad (255:255:255) (325:325:325))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_3_PARITY_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4787:4787:4787) (4717:4717:4717))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (551:551:551))
        (PORT datab (498:498:498) (533:533:533))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_4_STOP_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4787:4787:4787) (4717:4717:4717))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (557:557:557))
        (PORT datac (467:467:467) (507:507:507))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4787:4787:4787) (4717:4717:4717))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|Selector1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (371:371:371))
        (PORT datab (285:285:285) (356:356:356))
        (PORT datac (239:239:239) (313:313:313))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (684:684:684))
        (PORT datab (228:228:228) (259:259:259))
        (PORT datac (676:676:676) (660:660:660))
        (PORT datad (4195:4195:4195) (4328:4328:4328))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\.PS2_STATE_0_IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|Selector1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (228:228:228) (258:258:258))
        (PORT datad (455:455:455) (477:477:477))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\.PS2_STATE_1_DATA_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4867:4867:4867) (4779:4779:4779))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (472:472:472) (487:487:487))
        (PORT datac (430:430:430) (456:456:456))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (262:262:262))
        (PORT datab (4186:4186:4186) (4293:4293:4293))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_0_IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datad (198:198:198) (222:222:222))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_2_DATA_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4787:4787:4787) (4717:4717:4717))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (554:554:554))
        (PORT datab (4183:4183:4183) (4290:4290:4290))
        (PORT datac (465:465:465) (505:505:505))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1271:1271:1271) (1198:1198:1198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (4253:4253:4253) (4382:4382:4382))
        (PORT datac (234:234:234) (305:305:305))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1271:1271:1271) (1198:1198:1198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (4247:4247:4247) (4375:4375:4375))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1271:1271:1271) (1198:1198:1198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (4249:4249:4249) (4378:4378:4378))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1271:1271:1271) (1198:1198:1198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (4250:4250:4250) (4378:4378:4378))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1271:1271:1271) (1198:1198:1198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4252:4252:4252) (4380:4380:4380))
        (PORT datad (233:233:233) (296:296:296))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1271:1271:1271) (1198:1198:1198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (4252:4252:4252) (4381:4381:4381))
        (PORT datac (231:231:231) (301:301:301))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1271:1271:1271) (1198:1198:1198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (4244:4244:4244) (4372:4372:4372))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1271:1271:1271) (1198:1198:1198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (712:712:712) (717:717:717))
        (PORT datac (4435:4435:4435) (4531:4531:4531))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (4436:4436:4436) (4532:4532:4532))
        (PORT datad (734:734:734) (738:738:738))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (887:887:887) (874:874:874))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1926:1926:1926))
        (PORT asdata (1032:1032:1032) (995:995:995))
        (PORT ena (1057:1057:1057) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1925:1925:1925))
        (PORT asdata (1554:1554:1554) (1454:1454:1454))
        (PORT ena (1317:1317:1317) (1227:1227:1227))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (782:782:782))
        (PORT datab (692:692:692) (697:697:697))
        (PORT datac (697:697:697) (717:717:717))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1925:1925:1925))
        (PORT asdata (1031:1031:1031) (995:995:995))
        (PORT ena (1317:1317:1317) (1227:1227:1227))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1925:1925:1925))
        (PORT asdata (1007:1007:1007) (983:983:983))
        (PORT ena (1317:1317:1317) (1227:1227:1227))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (773:773:773))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (671:671:671) (672:672:672))
        (PORT datad (749:749:749) (755:755:755))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1925:1925:1925))
        (PORT asdata (1307:1307:1307) (1238:1238:1238))
        (PORT ena (1317:1317:1317) (1227:1227:1227))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1926:1926:1926))
        (PORT asdata (1030:1030:1030) (990:990:990))
        (PORT ena (1057:1057:1057) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (743:743:743) (770:770:770))
        (PORT datad (707:707:707) (709:709:709))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1926:1926:1926))
        (PORT asdata (1233:1233:1233) (1167:1167:1167))
        (PORT ena (1057:1057:1057) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (752:752:752))
        (PORT datab (780:780:780) (795:795:795))
        (PORT datac (720:720:720) (739:739:739))
        (PORT datad (750:750:750) (756:756:756))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (754:754:754))
        (PORT datab (778:778:778) (793:793:793))
        (PORT datac (722:722:722) (742:742:742))
        (PORT datad (750:750:750) (757:757:757))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (732:732:732) (757:757:757))
        (PORT datad (699:699:699) (705:705:705))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (725:725:725))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (819:819:819) (735:735:735))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (672:672:672) (672:672:672))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (603:603:603))
        (PORT datab (706:706:706) (711:711:711))
        (PORT datac (504:504:504) (557:557:557))
        (PORT datad (269:269:269) (338:338:338))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (692:692:692))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (430:430:430) (474:474:474))
        (PORT datad (687:687:687) (691:691:691))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (713:713:713))
        (PORT datab (705:705:705) (709:709:709))
        (PORT datac (507:507:507) (560:560:560))
        (PORT datad (686:686:686) (690:690:690))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (606:606:606))
        (PORT datab (547:547:547) (589:589:589))
        (PORT datac (184:184:184) (212:212:212))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (604:604:604))
        (PORT datab (706:706:706) (711:711:711))
        (PORT datac (429:429:429) (473:473:473))
        (PORT datad (689:689:689) (693:693:693))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (378:378:378))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (505:505:505) (558:558:558))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (729:729:729) (719:719:719))
        (PORT datac (658:658:658) (658:658:658))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (749:749:749))
        (PORT datab (775:775:775) (789:789:789))
        (PORT datac (726:726:726) (746:746:746))
        (PORT datad (704:704:704) (709:709:709))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (753:753:753))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (695:695:695) (690:690:690))
        (PORT datad (750:750:750) (757:757:757))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (755:755:755))
        (PORT datab (779:779:779) (794:794:794))
        (PORT datac (721:721:721) (740:740:740))
        (PORT datad (750:750:750) (756:756:756))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (751:751:751))
        (PORT datac (740:740:740) (767:767:767))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (747:747:747))
        (PORT datab (786:786:786) (803:803:803))
        (PORT datac (712:712:712) (731:731:731))
        (PORT datad (707:707:707) (711:711:711))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (707:707:707) (710:710:710))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (709:709:709) (706:706:706))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (661:661:661) (660:660:660))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (706:706:706))
        (PORT datab (683:683:683) (694:694:694))
        (PORT datac (732:732:732) (757:757:757))
        (PORT datad (685:685:685) (681:681:681))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (705:705:705))
        (PORT datab (731:731:731) (719:719:719))
        (PORT datac (639:639:639) (654:654:654))
        (PORT datad (700:700:700) (706:706:706))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[2\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (752:752:752))
        (PORT datac (733:733:733) (758:758:758))
        (PORT datad (689:689:689) (681:681:681))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (691:691:691))
        (PORT datab (971:971:971) (933:933:933))
        (PORT datac (731:731:731) (756:756:756))
        (PORT datad (688:688:688) (685:685:685))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (771:771:771) (786:786:786))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (970:970:970) (932:932:932))
        (PORT datac (640:640:640) (655:655:655))
        (PORT datad (690:690:690) (681:681:681))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[2\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (679:679:679))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (407:407:407))
        (PORT datab (643:643:643) (610:610:610))
        (PORT datac (364:364:364) (361:361:361))
        (PORT datad (857:857:857) (772:772:772))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (3328:3328:3328) (3526:3526:3526))
        (PORT datad (701:701:701) (708:708:708))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\[5\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (807:807:807) (806:806:806))
        (PORT datac (4437:4437:4437) (4533:4533:4533))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1018:1018:1018) (967:967:967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (3329:3329:3329) (3528:3528:3528))
        (PORT datad (641:641:641) (641:641:641))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1018:1018:1018) (967:967:967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (3335:3335:3335) (3536:3536:3536))
        (PORT datad (928:928:928) (898:898:898))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1018:1018:1018) (967:967:967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (3337:3337:3337) (3538:3538:3538))
        (PORT datad (656:656:656) (661:661:661))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1018:1018:1018) (967:967:967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (941:941:941))
        (PORT datab (1007:1007:1007) (985:985:985))
        (PORT datac (976:976:976) (972:972:972))
        (PORT datad (928:928:928) (912:912:912))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (695:695:695))
        (PORT datac (3334:3334:3334) (3535:3535:3535))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1018:1018:1018) (967:967:967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (3333:3333:3333) (3533:3533:3533))
        (PORT datad (693:693:693) (684:684:684))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1018:1018:1018) (967:967:967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (3331:3331:3331) (3531:3531:3531))
        (PORT datad (691:691:691) (687:687:687))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1018:1018:1018) (967:967:967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (774:774:774) (789:789:789))
        (PORT datac (3336:3336:3336) (3537:3537:3537))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1018:1018:1018) (967:967:967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (983:983:983))
        (PORT datab (975:975:975) (975:975:975))
        (PORT datac (958:958:958) (945:945:945))
        (PORT datad (988:988:988) (984:984:984))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (847:847:847) (782:782:782))
        (PORT datad (899:899:899) (830:830:830))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|key_released_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter_start\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datac (849:849:849) (784:784:784))
        (PORT datad (897:897:897) (828:828:828))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter_start)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (1049:1049:1049) (1031:1031:1031))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (231:231:231) (302:302:302))
        (PORT datad (1050:1050:1050) (1032:1032:1032))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (335:335:335))
        (PORT datad (1055:1055:1055) (1037:1037:1037))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datad (1056:1056:1056) (1039:1039:1039))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datad (1053:1053:1053) (1035:1035:1035))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (232:232:232) (304:304:304))
        (PORT datad (1054:1054:1054) (1036:1036:1036))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (338:338:338))
        (PORT datad (1066:1066:1066) (1048:1048:1048))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (334:334:334))
        (PORT datad (1067:1067:1067) (1050:1050:1050))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datad (1059:1059:1059) (1041:1041:1041))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (233:233:233) (304:304:304))
        (PORT datad (1064:1064:1064) (1047:1047:1047))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (235:235:235) (306:306:306))
        (PORT datad (1051:1051:1051) (1033:1033:1033))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (234:234:234) (306:306:306))
        (PORT datad (1062:1062:1062) (1045:1045:1045))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (232:232:232) (303:303:303))
        (PORT datad (1063:1063:1063) (1046:1046:1046))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datad (1060:1060:1060) (1043:1043:1043))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datad (1061:1061:1061) (1044:1044:1044))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datad (1052:1052:1052) (1034:1034:1034))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (946:946:946))
        (PORT datad (1205:1205:1205) (1148:1148:1148))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datad (1205:1205:1205) (1147:1147:1147))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datad (1205:1205:1205) (1147:1147:1147))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (343:343:343))
        (PORT datad (1203:1203:1203) (1146:1146:1146))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (599:599:599))
        (PORT datab (706:706:706) (711:711:711))
        (PORT datad (692:692:692) (696:696:696))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (477:477:477) (508:508:508))
        (PORT datac (502:502:502) (554:554:554))
        (PORT datad (652:652:652) (650:650:650))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (508:508:508))
        (PORT datac (502:502:502) (554:554:554))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (687:687:687))
        (PORT datab (476:476:476) (519:519:519))
        (PORT datac (461:461:461) (491:491:491))
        (PORT datad (473:473:473) (512:512:512))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (714:714:714))
        (PORT datab (428:428:428) (399:399:399))
        (PORT datad (696:696:696) (700:700:700))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (692:692:692) (685:685:685))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (689:689:689))
        (PORT datad (431:431:431) (459:459:459))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (475:475:475) (518:518:518))
        (PORT datac (388:388:388) (380:380:380))
        (PORT datad (472:472:472) (510:510:510))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (596:596:596))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (367:367:367) (351:351:351))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[5\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (600:600:600))
        (PORT datab (394:394:394) (385:385:385))
        (PORT datac (504:504:504) (556:556:556))
        (PORT datad (268:268:268) (338:338:338))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (605:605:605))
        (PORT datab (462:462:462) (503:503:503))
        (PORT datad (651:651:651) (649:649:649))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (726:726:726) (716:716:716))
        (PORT datad (693:693:693) (697:697:697))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (399:399:399))
        (PORT datab (776:776:776) (767:767:767))
        (PORT datac (387:387:387) (380:380:380))
        (PORT datad (641:641:641) (639:639:639))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (521:521:521))
        (PORT datac (386:386:386) (379:379:379))
        (PORT datad (639:639:639) (637:637:637))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal10\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (547:547:547))
        (PORT datac (275:275:275) (354:354:354))
        (PORT datad (685:685:685) (685:685:685))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (272:272:272) (352:352:352))
        (PORT datad (371:371:371) (353:353:353))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (748:748:748))
        (PORT datab (795:795:795) (792:792:792))
        (PORT datac (676:676:676) (676:676:676))
        (PORT datad (660:660:660) (659:659:659))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (781:781:781))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (736:736:736) (761:761:761))
        (PORT datad (822:822:822) (737:737:737))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (722:722:722))
        (PORT datad (476:476:476) (515:515:515))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (523:523:523))
        (PORT datac (385:385:385) (377:377:377))
        (PORT datad (353:353:353) (334:334:334))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (549:549:549))
        (PORT datac (273:273:273) (353:353:353))
        (PORT datad (684:684:684) (684:684:684))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (463:463:463) (493:493:493))
        (PORT datad (444:444:444) (482:482:482))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (275:275:275))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (385:385:385) (377:377:377))
        (PORT datad (356:356:356) (340:340:340))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (478:478:478) (522:522:522))
        (PORT datac (654:654:654) (655:655:655))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (524:524:524))
        (PORT datab (776:776:776) (767:767:767))
        (PORT datac (269:269:269) (349:349:349))
        (PORT datad (478:478:478) (517:517:517))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (719:719:719) (701:701:701))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (560:560:560))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1024:1024:1024))
        (PORT datab (1181:1181:1181) (1103:1103:1103))
        (PORT datac (957:957:957) (921:921:921))
        (PORT datad (997:997:997) (961:961:961))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (253:253:253) (287:287:287))
        (PORT datac (956:956:956) (946:946:946))
        (PORT datad (721:721:721) (699:699:699))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|buf_changed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datad (909:909:909) (838:838:838))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|buf_changed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4134:4134:4134) (3914:3914:3914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (491:491:491))
        (PORT datab (280:280:280) (356:356:356))
        (PORT datad (267:267:267) (344:344:344))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|cstart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4134:4134:4134) (3914:3914:3914))
        (PORT ena (878:878:878) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|prestart\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (247:247:247) (317:317:317))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|prestart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4134:4134:4134) (3914:3914:3914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|mstart\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (353:353:353))
        (PORT datab (279:279:279) (355:355:355))
        (PORT datad (388:388:388) (368:368:368))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|mstart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4134:4134:4134) (3914:3914:3914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|state2\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (484:484:484) (502:502:502))
        (PORT datad (267:267:267) (346:346:346))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4147:4147:4147) (3926:3926:3926))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector38\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (389:389:389))
        (PORT datac (269:269:269) (358:358:358))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (390:390:390))
        (PORT datac (271:271:271) (359:359:359))
        (PORT datad (258:258:258) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (239:239:239) (275:275:275))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4147:4147:4147) (3926:3926:3926))
        (PORT ena (1321:1321:1321) (1291:1291:1291))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (332:332:332))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datab (243:243:243) (279:279:279))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4147:4147:4147) (3926:3926:3926))
        (PORT ena (1321:1321:1321) (1291:1291:1291))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector38\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datad (208:208:208) (238:238:238))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4147:4147:4147) (3926:3926:3926))
        (PORT ena (1321:1321:1321) (1291:1291:1291))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (241:241:241) (277:277:277))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4147:4147:4147) (3926:3926:3926))
        (PORT ena (1321:1321:1321) (1291:1291:1291))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (326:326:326))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (384:384:384))
        (PORT datab (300:300:300) (387:387:387))
        (PORT datad (267:267:267) (347:347:347))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4147:4147:4147) (3926:3926:3926))
        (PORT ena (1321:1321:1321) (1291:1291:1291))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector34\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (386:386:386))
        (PORT datad (253:253:253) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4147:4147:4147) (3926:3926:3926))
        (PORT ena (1321:1321:1321) (1291:1291:1291))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|mstart\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (390:390:390))
        (PORT datac (270:270:270) (359:359:359))
        (PORT datad (433:433:433) (459:459:459))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|cdone\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (354:354:354))
        (PORT datab (280:280:280) (356:356:356))
        (PORT datad (389:389:389) (369:369:369))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|cdone)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4134:4134:4134) (3914:3914:3914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (389:389:389))
        (PORT datad (249:249:249) (320:320:320))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4134:4134:4134) (3914:3914:3914))
        (PORT ena (878:878:878) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[17\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (797:797:797))
        (PORT datab (289:289:289) (371:371:371))
        (PORT datac (420:420:420) (409:409:409))
        (PORT datad (276:276:276) (350:350:350))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5152:5152:5152) (5023:5023:5023))
        (PORT sclr (1420:1420:1420) (1396:1396:1396))
        (PORT ena (1467:1467:1467) (1357:1357:1357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5152:5152:5152) (5023:5023:5023))
        (PORT sclr (1420:1420:1420) (1396:1396:1396))
        (PORT ena (1467:1467:1467) (1357:1357:1357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5152:5152:5152) (5023:5023:5023))
        (PORT sclr (1420:1420:1420) (1396:1396:1396))
        (PORT ena (1467:1467:1467) (1357:1357:1357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5152:5152:5152) (5023:5023:5023))
        (PORT sclr (1420:1420:1420) (1396:1396:1396))
        (PORT ena (1467:1467:1467) (1357:1357:1357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5152:5152:5152) (5023:5023:5023))
        (PORT sclr (1420:1420:1420) (1396:1396:1396))
        (PORT ena (1467:1467:1467) (1357:1357:1357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (340:340:340))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5152:5152:5152) (5023:5023:5023))
        (PORT sclr (1420:1420:1420) (1396:1396:1396))
        (PORT ena (1467:1467:1467) (1357:1357:1357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (346:346:346))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5152:5152:5152) (5023:5023:5023))
        (PORT sclr (1420:1420:1420) (1396:1396:1396))
        (PORT ena (1467:1467:1467) (1357:1357:1357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5152:5152:5152) (5023:5023:5023))
        (PORT sclr (1420:1420:1420) (1396:1396:1396))
        (PORT ena (1467:1467:1467) (1357:1357:1357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5152:5152:5152) (5023:5023:5023))
        (PORT sclr (1420:1420:1420) (1396:1396:1396))
        (PORT ena (1467:1467:1467) (1357:1357:1357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (483:483:483))
        (PORT datab (271:271:271) (345:345:345))
        (PORT datac (240:240:240) (316:316:316))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5136:5136:5136) (5000:5000:5000))
        (PORT sclr (756:756:756) (820:820:820))
        (PORT ena (1785:1785:1785) (1656:1656:1656))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5136:5136:5136) (5000:5000:5000))
        (PORT sclr (756:756:756) (820:820:820))
        (PORT ena (1785:1785:1785) (1656:1656:1656))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5136:5136:5136) (5000:5000:5000))
        (PORT sclr (756:756:756) (820:820:820))
        (PORT ena (1785:1785:1785) (1656:1656:1656))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (350:350:350))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5136:5136:5136) (5000:5000:5000))
        (PORT sclr (756:756:756) (820:820:820))
        (PORT ena (1785:1785:1785) (1656:1656:1656))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5136:5136:5136) (5000:5000:5000))
        (PORT sclr (756:756:756) (820:820:820))
        (PORT ena (1785:1785:1785) (1656:1656:1656))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5136:5136:5136) (5000:5000:5000))
        (PORT sclr (756:756:756) (820:820:820))
        (PORT ena (1785:1785:1785) (1656:1656:1656))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (353:353:353))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5136:5136:5136) (5000:5000:5000))
        (PORT sclr (756:756:756) (820:820:820))
        (PORT ena (1785:1785:1785) (1656:1656:1656))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (345:345:345))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5136:5136:5136) (5000:5000:5000))
        (PORT sclr (756:756:756) (820:820:820))
        (PORT ena (1785:1785:1785) (1656:1656:1656))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (353:353:353))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (239:239:239) (313:313:313))
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (353:353:353))
        (PORT datab (272:272:272) (346:346:346))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (243:243:243) (309:309:309))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5136:5136:5136) (5000:5000:5000))
        (PORT sclr (756:756:756) (820:820:820))
        (PORT ena (1785:1785:1785) (1656:1656:1656))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (668:668:668))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1074:1074:1074))
        (PORT datab (280:280:280) (357:357:357))
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4134:4134:4134) (3914:3914:3914))
        (PORT ena (878:878:878) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (349:349:349))
        (PORT datab (305:305:305) (384:384:384))
        (PORT datac (217:217:217) (247:247:247))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (495:495:495))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (737:737:737))
        (PORT datab (740:740:740) (714:714:714))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4135:4135:4135) (3915:3915:3915))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (394:394:394))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (746:746:746))
        (PORT datab (736:736:736) (709:709:709))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4135:4135:4135) (3915:3915:3915))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (400:400:400))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (747:747:747))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datad (689:689:689) (671:671:671))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4135:4135:4135) (3915:3915:3915))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (375:375:375))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (373:373:373))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (747:747:747))
        (PORT datab (736:736:736) (709:709:709))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4135:4135:4135) (3915:3915:3915))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (370:370:370))
        (PORT datab (308:308:308) (393:393:393))
        (PORT datac (267:267:267) (345:345:345))
        (PORT datad (279:279:279) (353:353:353))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (357:357:357))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (278:278:278))
        (PORT datab (739:739:739) (713:713:713))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4135:4135:4135) (3915:3915:3915))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (797:797:797))
        (PORT datac (419:419:419) (408:408:408))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (739:739:739))
        (PORT datab (739:739:739) (713:713:713))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4135:4135:4135) (3915:3915:3915))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (957:957:957))
        (PORT datab (725:725:725) (729:729:729))
        (PORT datac (653:653:653) (650:650:650))
        (PORT datad (691:691:691) (690:690:690))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (957:957:957))
        (PORT datab (726:726:726) (730:730:730))
        (PORT datac (762:762:762) (780:780:780))
        (PORT datad (975:975:975) (950:950:950))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (400:400:400))
        (PORT datac (435:435:435) (462:462:462))
        (PORT datad (283:283:283) (358:358:358))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (584:584:584))
        (PORT datab (988:988:988) (975:975:975))
        (PORT datad (725:725:725) (703:703:703))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4962:4962:4962) (4803:4803:4803))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (441:441:441))
        (PORT datab (612:612:612) (572:572:572))
        (PORT datad (728:728:728) (707:707:707))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4962:4962:4962) (4803:4803:4803))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (440:440:440))
        (PORT datac (459:459:459) (493:493:493))
        (PORT datad (282:282:282) (355:355:355))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (566:566:566))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (726:726:726) (705:705:705))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4962:4962:4962) (4803:4803:4803))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (441:441:441))
        (PORT datab (311:311:311) (396:396:396))
        (PORT datac (462:462:462) (496:496:496))
        (PORT datad (286:286:286) (360:360:360))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (608:608:608) (569:569:569))
        (PORT datad (719:719:719) (696:696:696))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4962:4962:4962) (4803:4803:4803))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (997:997:997) (958:958:958))
        (PORT datac (996:996:996) (964:964:964))
        (PORT datad (993:993:993) (956:956:956))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (437:437:437))
        (PORT datab (315:315:315) (401:401:401))
        (PORT datac (676:676:676) (646:646:646))
        (PORT datad (613:613:613) (578:578:578))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1096:1096:1096))
        (PORT datab (1158:1158:1158) (1172:1172:1172))
        (PORT datac (1027:1027:1027) (1010:1010:1010))
        (PORT datad (1490:1490:1490) (1398:1398:1398))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (459:459:459) (493:493:493))
        (PORT datad (283:283:283) (356:356:356))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|printed_crlf\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (255:255:255) (289:289:289))
        (PORT datad (725:725:725) (703:703:703))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|printed_crlf)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4962:4962:4962) (4803:4803:4803))
        (PORT ena (1617:1617:1617) (1571:1571:1571))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (338:338:338))
        (PORT datab (311:311:311) (396:396:396))
        (PORT datac (459:459:459) (492:492:492))
        (PORT datad (283:283:283) (356:356:356))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (438:438:438))
        (PORT datab (253:253:253) (286:286:286))
        (PORT datac (600:600:600) (551:551:551))
        (PORT datad (720:720:720) (698:698:698))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[9\]\[0\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (965:965:965) (892:892:892))
        (PORT datac (1737:1737:1737) (1647:1647:1647))
        (PORT datad (928:928:928) (873:873:873))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4640:4640:4640) (4460:4460:4460))
        (PORT ena (1355:1355:1355) (1299:1299:1299))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (759:759:759) (766:766:766))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (946:946:946) (936:936:936))
        (PORT datad (729:729:729) (706:706:706))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4759:4759:4759) (4549:4549:4549))
        (PORT ena (1814:1814:1814) (1695:1695:1695))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (987:987:987))
        (PORT datac (1014:1014:1014) (995:995:995))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1363:1363:1363))
        (PORT datab (1598:1598:1598) (1537:1537:1537))
        (PORT datac (1222:1222:1222) (1156:1156:1156))
        (PORT datad (1140:1140:1140) (1059:1059:1059))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1260:1260:1260))
        (PORT datab (1154:1154:1154) (1167:1167:1167))
        (PORT datac (1024:1024:1024) (1006:1006:1006))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[11\]\[0\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (665:665:665))
        (PORT datac (728:728:728) (699:699:699))
        (PORT datad (1236:1236:1236) (1190:1190:1190))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1892:1892:1892))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4743:4743:4743) (4544:4544:4544))
        (PORT ena (1350:1350:1350) (1300:1300:1300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1898:1898:1898))
        (PORT asdata (1057:1057:1057) (1065:1065:1065))
        (PORT clrn (4759:4759:4759) (4549:4549:4549))
        (PORT ena (1814:1814:1814) (1695:1695:1695))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (PORT datab (962:962:962) (889:889:889))
        (PORT datad (965:965:965) (918:918:918))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1100:1100:1100))
        (PORT datab (1151:1151:1151) (1164:1164:1164))
        (PORT datac (1016:1016:1016) (995:995:995))
        (PORT datad (1486:1486:1486) (1393:1393:1393))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1258:1258:1258))
        (PORT datab (1157:1157:1157) (1171:1171:1171))
        (PORT datac (1028:1028:1028) (1011:1011:1011))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[13\]\[0\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1498:1498:1498))
        (PORT datab (240:240:240) (266:266:266))
        (PORT datad (927:927:927) (875:875:875))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4640:4640:4640) (4460:4460:4460))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1898:1898:1898))
        (PORT asdata (1096:1096:1096) (1102:1102:1102))
        (PORT clrn (4759:4759:4759) (4549:4549:4549))
        (PORT ena (1814:1814:1814) (1695:1695:1695))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1364:1364:1364))
        (PORT datab (1594:1594:1594) (1531:1531:1531))
        (PORT datac (1219:1219:1219) (1152:1152:1152))
        (PORT datad (1142:1142:1142) (1061:1061:1061))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1359:1359:1359))
        (PORT datab (1607:1607:1607) (1547:1547:1547))
        (PORT datac (1229:1229:1229) (1163:1163:1163))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[15\]\[0\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1834:1834:1834) (1743:1743:1743))
        (PORT datab (238:238:238) (264:264:264))
        (PORT datad (1176:1176:1176) (1094:1094:1094))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1892:1892:1892))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4743:4743:4743) (4544:4544:4544))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[15\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (724:724:724) (732:732:732))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4759:4759:4759) (4549:4549:4549))
        (PORT ena (1814:1814:1814) (1695:1695:1695))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (960:960:960))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (615:615:615))
        (PORT datad (1266:1266:1266) (1203:1203:1203))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (686:686:686))
        (PORT datab (495:495:495) (507:507:507))
        (PORT datac (696:696:696) (667:667:667))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1110:1110:1110))
        (PORT datab (1063:1063:1063) (1049:1049:1049))
        (PORT datac (935:935:935) (886:886:886))
        (PORT datad (1029:1029:1029) (1004:1004:1004))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (714:714:714))
        (PORT datac (639:639:639) (611:611:611))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[10\]\[0\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (651:651:651))
        (PORT datac (948:948:948) (939:939:939))
        (PORT datad (731:731:731) (708:708:708))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4944:4944:4944) (4784:4784:4784))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1909:1909:1909))
        (PORT asdata (1024:1024:1024) (1005:1005:1005))
        (PORT clrn (4671:4671:4671) (4474:4474:4474))
        (PORT ena (1272:1272:1272) (1199:1199:1199))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1117:1117:1117))
        (PORT datab (1061:1061:1061) (1047:1047:1047))
        (PORT datac (939:939:939) (890:890:890))
        (PORT datad (1027:1027:1027) (1001:1001:1001))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1113:1113:1113))
        (PORT datad (698:698:698) (673:673:673))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[8\]\[0\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (659:659:659) (602:602:602))
        (PORT datac (950:950:950) (940:940:940))
        (PORT datad (732:732:732) (710:710:710))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4672:4672:4672) (4498:4498:4498))
        (PORT ena (1304:1304:1304) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1909:1909:1909))
        (PORT asdata (1017:1017:1017) (1001:1001:1001))
        (PORT clrn (4671:4671:4671) (4474:4474:4474))
        (PORT ena (1272:1272:1272) (1199:1199:1199))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (722:722:722))
        (PORT datab (684:684:684) (651:651:651))
        (PORT datad (233:233:233) (294:294:294))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1103:1103:1103))
        (PORT datab (1064:1064:1064) (1050:1050:1050))
        (PORT datac (932:932:932) (882:882:882))
        (PORT datad (1031:1031:1031) (1006:1006:1006))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (745:745:745) (711:711:711))
        (PORT datac (850:850:850) (783:783:783))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[12\]\[0\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (714:714:714) (715:715:715))
        (PORT datac (847:847:847) (780:780:780))
        (PORT datad (708:708:708) (682:682:682))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4619:4619:4619) (4448:4448:4448))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1909:1909:1909))
        (PORT asdata (2050:2050:2050) (1927:1927:1927))
        (PORT clrn (4671:4671:4671) (4474:4474:4474))
        (PORT ena (1272:1272:1272) (1199:1199:1199))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (438:438:438))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (363:363:363))
        (PORT datab (309:309:309) (394:394:394))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (718:718:718) (695:695:695))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~50)
    (DELAY
      (ABSOLUTE
        (PORT datac (448:448:448) (450:450:450))
        (PORT datad (592:592:592) (551:551:551))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[14\]\[0\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (659:659:659) (602:602:602))
        (PORT datac (1174:1174:1174) (1144:1144:1144))
        (PORT datad (727:727:727) (696:696:696))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4900:4900:4900) (4750:4750:4750))
        (PORT ena (1221:1221:1221) (1135:1135:1135))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1909:1909:1909))
        (PORT asdata (1094:1094:1094) (1102:1102:1102))
        (PORT clrn (4671:4671:4671) (4474:4474:4474))
        (PORT ena (1272:1272:1272) (1199:1199:1199))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (723:723:723))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (1019:1019:1019) (1010:1010:1010))
        (PORT datac (1411:1411:1411) (1316:1316:1316))
        (PORT datad (882:882:882) (815:815:815))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (438:438:438))
        (PORT datab (314:314:314) (400:400:400))
        (PORT datac (677:677:677) (647:647:647))
        (PORT datad (613:613:613) (578:578:578))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1506:1506:1506) (1398:1398:1398))
        (PORT datab (1386:1386:1386) (1351:1351:1351))
        (PORT datac (1307:1307:1307) (1289:1289:1289))
        (PORT datad (1024:1024:1024) (983:983:983))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (1390:1390:1390) (1356:1356:1356))
        (PORT datac (1316:1316:1316) (1299:1299:1299))
        (PORT datad (1028:1028:1028) (988:988:988))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[5\]\[0\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (935:935:935))
        (PORT datab (1562:1562:1562) (1503:1503:1503))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4965:4965:4965) (4798:4798:4798))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1898:1898:1898))
        (PORT asdata (1004:1004:1004) (997:997:997))
        (PORT clrn (4759:4759:4759) (4549:4549:4549))
        (PORT ena (1814:1814:1814) (1695:1695:1695))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1506:1506:1506) (1398:1398:1398))
        (PORT datab (1385:1385:1385) (1350:1350:1350))
        (PORT datac (1307:1307:1307) (1288:1288:1288))
        (PORT datad (1024:1024:1024) (983:983:983))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1389:1389:1389) (1355:1355:1355))
        (PORT datac (1314:1314:1314) (1297:1297:1297))
        (PORT datad (1027:1027:1027) (987:987:987))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[1\]\[0\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (938:938:938))
        (PORT datab (1561:1561:1561) (1502:1502:1502))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4965:4965:4965) (4798:4798:4798))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1898:1898:1898))
        (PORT asdata (815:815:815) (833:833:833))
        (PORT clrn (4759:4759:4759) (4549:4549:4549))
        (PORT ena (1814:1814:1814) (1695:1695:1695))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1292:1292:1292))
        (PORT datab (1381:1381:1381) (1368:1368:1368))
        (PORT datac (1158:1158:1158) (1066:1066:1066))
        (PORT datad (1537:1537:1537) (1463:1463:1463))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1298:1298:1298))
        (PORT datab (1384:1384:1384) (1372:1372:1372))
        (PORT datad (1537:1537:1537) (1463:1463:1463))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[3\]\[0\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (2033:2033:2033) (1928:1928:1928))
        (PORT datad (1189:1189:1189) (1100:1100:1100))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4509:4509:4509) (4296:4296:4296))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1898:1898:1898))
        (PORT asdata (779:779:779) (801:801:801))
        (PORT clrn (4759:4759:4759) (4549:4549:4549))
        (PORT ena (1814:1814:1814) (1695:1695:1695))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1282:1282:1282))
        (PORT datab (1375:1375:1375) (1361:1361:1361))
        (PORT datac (1156:1156:1156) (1064:1064:1064))
        (PORT datad (1535:1535:1535) (1461:1461:1461))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1392:1392:1392) (1359:1359:1359))
        (PORT datac (1320:1320:1320) (1303:1303:1303))
        (PORT datad (1030:1030:1030) (990:990:990))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[7\]\[0\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (933:933:933))
        (PORT datab (1562:1562:1562) (1504:1504:1504))
        (PORT datad (211:211:211) (231:231:231))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4509:4509:4509) (4296:4296:4296))
        (PORT ena (1284:1284:1284) (1203:1203:1203))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[7\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (440:440:440) (461:461:461))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4759:4759:4759) (4549:4549:4549))
        (PORT ena (1814:1814:1814) (1695:1695:1695))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (958:958:958))
        (PORT datab (961:961:961) (888:888:888))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (962:962:962) (889:889:889))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1120:1120:1120))
        (PORT datab (1060:1060:1060) (1046:1046:1046))
        (PORT datac (940:940:940) (892:892:892))
        (PORT datad (1025:1025:1025) (1000:1000:1000))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (647:647:647) (607:607:607))
        (PORT datac (919:919:919) (863:863:863))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[0\]\[0\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (712:712:712) (714:714:714))
        (PORT datac (901:901:901) (843:843:843))
        (PORT datad (707:707:707) (680:680:680))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4671:4671:4671) (4474:4474:4474))
        (PORT ena (1608:1608:1608) (1525:1525:1525))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4671:4671:4671) (4474:4474:4474))
        (PORT ena (1272:1272:1272) (1199:1199:1199))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1112:1112:1112))
        (PORT datab (1062:1062:1062) (1048:1048:1048))
        (PORT datac (936:936:936) (887:887:887))
        (PORT datad (1028:1028:1028) (1003:1003:1003))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~38)
    (DELAY
      (ABSOLUTE
        (PORT datac (698:698:698) (676:676:676))
        (PORT datad (834:834:834) (769:769:769))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[4\]\[0\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (809:809:809))
        (PORT datac (951:951:951) (941:941:941))
        (PORT datad (732:732:732) (710:710:710))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4944:4944:4944) (4784:4784:4784))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1909:1909:1909))
        (PORT asdata (1001:1001:1001) (989:989:989))
        (PORT clrn (4671:4671:4671) (4474:4474:4474))
        (PORT ena (1272:1272:1272) (1199:1199:1199))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1120:1120:1120))
        (PORT datab (1061:1061:1061) (1046:1046:1046))
        (PORT datac (940:940:940) (892:892:892))
        (PORT datad (1026:1026:1026) (1000:1000:1000))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (747:747:747))
        (PORT datac (615:615:615) (590:590:590))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[2\]\[0\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (708:708:708))
        (PORT datac (1173:1173:1173) (1144:1144:1144))
        (PORT datad (727:727:727) (696:696:696))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4606:4606:4606) (4437:4437:4437))
        (PORT ena (1532:1532:1532) (1431:1431:1431))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1909:1909:1909))
        (PORT asdata (990:990:990) (976:976:976))
        (PORT clrn (4671:4671:4671) (4474:4474:4474))
        (PORT ena (1272:1272:1272) (1199:1199:1199))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (507:507:507))
        (PORT datab (462:462:462) (499:499:499))
        (PORT datac (209:209:209) (237:237:237))
        (PORT datad (1268:1268:1268) (1223:1223:1223))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~54)
    (DELAY
      (ABSOLUTE
        (PORT datac (246:246:246) (296:296:296))
        (PORT datad (592:592:592) (551:551:551))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[6\]\[0\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (333:333:333))
        (PORT datac (1161:1161:1161) (1118:1118:1118))
        (PORT datad (407:407:407) (387:387:387))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4900:4900:4900) (4750:4750:4750))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (718:718:718) (729:729:729))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4671:4671:4671) (4474:4474:4474))
        (PORT ena (1272:1272:1272) (1199:1199:1199))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (723:723:723))
        (PORT datab (686:686:686) (653:653:653))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (469:469:469))
        (PORT datab (683:683:683) (649:649:649))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1347:1347:1347))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (882:882:882) (805:805:805))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (956:956:956))
        (PORT datab (724:724:724) (728:728:728))
        (PORT datac (653:653:653) (651:651:651))
        (PORT datad (974:974:974) (949:949:949))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[6\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (363:363:363))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (772:772:772) (794:794:794))
        (PORT datad (687:687:687) (685:685:685))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (402:402:402))
        (PORT datac (262:262:262) (340:340:340))
        (PORT datad (284:284:284) (359:359:359))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (394:394:394))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1567:1567:1567) (1462:1462:1462))
        (PORT datab (768:768:768) (768:768:768))
        (PORT datac (682:682:682) (691:691:691))
        (PORT datad (946:946:946) (890:890:890))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (686:686:686))
        (PORT datab (283:283:283) (352:352:352))
        (PORT datac (352:352:352) (342:342:342))
        (PORT datad (995:995:995) (950:950:950))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (669:669:669))
        (PORT datab (745:745:745) (723:723:723))
        (PORT datac (721:721:721) (731:731:731))
        (PORT datad (393:393:393) (393:393:393))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (769:769:769))
        (PORT datab (424:424:424) (430:430:430))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (639:639:639) (626:626:626))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1837:1837:1837) (1746:1746:1746))
        (PORT datab (780:780:780) (805:805:805))
        (PORT datac (877:877:877) (808:808:808))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (432:432:432) (465:465:465))
        (PORT datac (1260:1260:1260) (1203:1203:1203))
        (PORT datad (946:946:946) (894:894:894))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (763:763:763))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (438:438:438) (464:464:464))
        (PORT datad (946:946:946) (893:893:893))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (672:672:672))
        (PORT datab (421:421:421) (427:427:427))
        (PORT datac (709:709:709) (694:694:694))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (968:968:968) (930:930:930))
        (PORT datac (705:705:705) (689:689:689))
        (PORT datad (672:672:672) (658:658:658))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1837:1837:1837) (1746:1746:1746))
        (PORT datab (217:217:217) (242:242:242))
        (PORT datac (890:890:890) (826:826:826))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (957:957:957))
        (PORT datab (726:726:726) (730:730:730))
        (PORT datac (763:763:763) (782:782:782))
        (PORT datad (975:975:975) (950:950:950))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (684:684:684) (679:679:679))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (693:693:693) (693:693:693))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (872:872:872))
        (PORT datab (246:246:246) (276:276:276))
        (PORT datac (1087:1087:1087) (988:988:988))
        (PORT datad (219:219:219) (242:242:242))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (359:359:359))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (762:762:762) (781:781:781))
        (PORT datad (978:978:978) (954:954:954))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (796:796:796))
        (PORT datab (294:294:294) (376:376:376))
        (PORT datac (423:423:423) (413:413:413))
        (PORT datad (275:275:275) (348:348:348))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4119:4119:4119) (3905:3905:3905))
        (PORT ena (1768:1768:1768) (1628:1628:1628))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1285:1285:1285))
        (PORT datab (1376:1376:1376) (1363:1363:1363))
        (PORT datac (2131:2131:2131) (1983:1983:1983))
        (PORT datad (1536:1536:1536) (1461:1461:1461))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4509:4509:4509) (4296:4296:4296))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1360:1360:1360))
        (PORT datab (1269:1269:1269) (1201:1201:1201))
        (PORT datac (1570:1570:1570) (1511:1511:1511))
        (PORT datad (1423:1423:1423) (1310:1310:1310))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1892:1892:1892))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4743:4743:4743) (4544:4544:4544))
        (PORT ena (1350:1350:1350) (1300:1300:1300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1361:1361:1361))
        (PORT datab (1265:1265:1265) (1197:1197:1197))
        (PORT datac (1565:1565:1565) (1506:1506:1506))
        (PORT datad (1424:1424:1424) (1311:1311:1311))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1892:1892:1892))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4743:4743:4743) (4544:4544:4544))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (537:537:537))
        (PORT datab (1038:1038:1038) (984:984:984))
        (PORT datac (960:960:960) (904:904:904))
        (PORT datad (721:721:721) (733:733:733))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1287:1287:1287))
        (PORT datab (1377:1377:1377) (1365:1365:1365))
        (PORT datac (2131:2131:2131) (1983:1983:1983))
        (PORT datad (1536:1536:1536) (1462:1462:1462))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4509:4509:4509) (4296:4296:4296))
        (PORT ena (1284:1284:1284) (1203:1203:1203))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (434:434:434) (468:468:468))
        (PORT datad (993:993:993) (948:948:948))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~75)
    (DELAY
      (ABSOLUTE
        (PORT datac (247:247:247) (297:297:297))
        (PORT datad (1478:1478:1478) (1367:1367:1367))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4900:4900:4900) (4750:4750:4750))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~73)
    (DELAY
      (ABSOLUTE
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (1476:1476:1476) (1364:1364:1364))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4900:4900:4900) (4750:4750:4750))
        (PORT ena (1221:1221:1221) (1135:1135:1135))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (912:912:912))
        (PORT datac (640:640:640) (612:612:612))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4944:4944:4944) (4784:4784:4784))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (943:943:943))
        (PORT datab (735:735:735) (750:750:750))
        (PORT datac (628:628:628) (591:591:591))
        (PORT datad (410:410:410) (435:435:435))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~72)
    (DELAY
      (ABSOLUTE
        (PORT datac (614:614:614) (589:589:589))
        (PORT datad (965:965:965) (913:913:913))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4606:4606:4606) (4437:4437:4437))
        (PORT ena (1532:1532:1532) (1431:1431:1431))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (744:744:744))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (632:632:632) (595:595:595))
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1021:1021:1021))
        (PORT datab (1560:1560:1560) (1503:1503:1503))
        (PORT datac (921:921:921) (855:855:855))
        (PORT datad (579:579:579) (524:524:524))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1032:1032:1032))
        (PORT datab (1386:1386:1386) (1352:1352:1352))
        (PORT datac (1309:1309:1309) (1291:1291:1291))
        (PORT datad (1455:1455:1455) (1363:1363:1363))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4965:4965:4965) (4798:4798:4798))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1117:1117:1117))
        (PORT datab (1077:1077:1077) (1041:1041:1041))
        (PORT datac (1724:1724:1724) (1596:1596:1596))
        (PORT datad (923:923:923) (865:865:865))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4973:4973:4973) (4806:4806:4806))
        (PORT ena (866:866:866) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1098:1098:1098))
        (PORT datab (753:753:753) (754:754:754))
        (PORT datac (946:946:946) (895:895:895))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1262:1262:1262))
        (PORT datab (1156:1156:1156) (1169:1169:1169))
        (PORT datac (1023:1023:1023) (1005:1005:1005))
        (PORT datad (1160:1160:1160) (1070:1070:1070))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4640:4640:4640) (4460:4460:4460))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1108:1108:1108))
        (PORT datab (940:940:940) (873:873:873))
        (PORT datac (1727:1727:1727) (1599:1599:1599))
        (PORT datad (1032:1032:1032) (1007:1007:1007))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4973:4973:4973) (4806:4806:4806))
        (PORT ena (1379:1379:1379) (1327:1327:1327))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (400:400:400))
        (PORT datab (936:936:936) (880:880:880))
        (PORT datac (953:953:953) (924:924:924))
        (PORT datad (1176:1176:1176) (1137:1137:1137))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~66)
    (DELAY
      (ABSOLUTE
        (PORT datac (926:926:926) (875:875:875))
        (PORT datad (1157:1157:1157) (1071:1071:1071))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4672:4672:4672) (4498:4498:4498))
        (PORT ena (1304:1304:1304) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (661:661:661) (609:609:609))
        (PORT datac (1912:1912:1912) (1750:1750:1750))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4663:4663:4663) (4468:4468:4468))
        (PORT ena (1647:1647:1647) (1554:1554:1554))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (934:934:934))
        (PORT datab (269:269:269) (341:341:341))
        (PORT datac (902:902:902) (849:849:849))
        (PORT datad (739:739:739) (718:718:718))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (949:949:949))
        (PORT datac (847:847:847) (781:781:781))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4619:4619:4619) (4448:4448:4448))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~67)
    (DELAY
      (ABSOLUTE
        (PORT datac (924:924:924) (878:878:878))
        (PORT datad (833:833:833) (768:768:768))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4944:4944:4944) (4784:4784:4784))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (933:933:933) (877:877:877))
        (PORT datac (925:925:925) (902:902:902))
        (PORT datad (679:679:679) (659:659:659))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1781:1781:1781) (1684:1684:1684))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (188:188:188) (215:215:215))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT asdata (1256:1256:1256) (1234:1234:1234))
        (PORT clrn (4672:4672:4672) (4498:4498:4498))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT asdata (1551:1551:1551) (1495:1495:1495))
        (PORT clrn (4672:4672:4672) (4498:4498:4498))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1086:1086:1086))
        (PORT datab (1205:1205:1205) (1118:1118:1118))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT asdata (1290:1290:1290) (1264:1264:1264))
        (PORT clrn (4672:4672:4672) (4498:4498:4498))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT asdata (1255:1255:1255) (1219:1219:1219))
        (PORT clrn (4672:4672:4672) (4498:4498:4498))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1086:1086:1086))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (244:244:244) (309:309:309))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4606:4606:4606) (4437:4437:4437))
        (PORT ena (1314:1314:1314) (1231:1231:1231))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1913:1913:1913))
        (PORT asdata (1594:1594:1594) (1563:1563:1563))
        (PORT clrn (4606:4606:4606) (4437:4437:4437))
        (PORT ena (1314:1314:1314) (1231:1231:1231))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1913:1913:1913))
        (PORT asdata (1679:1679:1679) (1667:1667:1667))
        (PORT clrn (4606:4606:4606) (4437:4437:4437))
        (PORT ena (1314:1314:1314) (1231:1231:1231))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (708:708:708) (718:718:718))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4606:4606:4606) (4437:4437:4437))
        (PORT ena (1314:1314:1314) (1231:1231:1231))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (949:949:949))
        (PORT datab (1164:1164:1164) (1082:1082:1082))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (1166:1166:1166) (1083:1083:1083))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1021:1021:1021))
        (PORT datab (1560:1560:1560) (1503:1503:1503))
        (PORT datac (857:857:857) (802:802:802))
        (PORT datad (575:575:575) (517:517:517))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1907:1907:1907))
        (PORT asdata (1296:1296:1296) (1270:1270:1270))
        (PORT clrn (4663:4663:4663) (4468:4468:4468))
        (PORT ena (1551:1551:1551) (1462:1462:1462))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1907:1907:1907))
        (PORT asdata (1508:1508:1508) (1446:1446:1446))
        (PORT clrn (4663:4663:4663) (4468:4468:4468))
        (PORT ena (1551:1551:1551) (1462:1462:1462))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (338:338:338))
        (PORT datab (758:758:758) (730:730:730))
        (PORT datad (898:898:898) (851:851:851))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1907:1907:1907))
        (PORT asdata (1243:1243:1243) (1197:1197:1197))
        (PORT clrn (4663:4663:4663) (4468:4468:4468))
        (PORT ena (1551:1551:1551) (1462:1462:1462))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4663:4663:4663) (4468:4468:4468))
        (PORT ena (1551:1551:1551) (1462:1462:1462))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (944:944:944) (888:888:888))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1179:1179:1179) (1140:1140:1140))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4663:4663:4663) (4468:4468:4468))
        (PORT ena (1551:1551:1551) (1462:1462:1462))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1907:1907:1907))
        (PORT asdata (1325:1325:1325) (1291:1291:1291))
        (PORT clrn (4663:4663:4663) (4468:4468:4468))
        (PORT ena (1551:1551:1551) (1462:1462:1462))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1907:1907:1907))
        (PORT asdata (796:796:796) (816:816:816))
        (PORT clrn (4663:4663:4663) (4468:4468:4468))
        (PORT ena (1551:1551:1551) (1462:1462:1462))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1907:1907:1907))
        (PORT asdata (1326:1326:1326) (1294:1294:1294))
        (PORT clrn (4663:4663:4663) (4468:4468:4468))
        (PORT ena (1551:1551:1551) (1462:1462:1462))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (890:890:890))
        (PORT datab (760:760:760) (732:732:732))
        (PORT datad (400:400:400) (419:419:419))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (891:891:891))
        (PORT datab (264:264:264) (334:334:334))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (616:616:616))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (881:881:881))
        (PORT datab (1230:1230:1230) (1168:1168:1168))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (365:365:365))
        (PORT datab (632:632:632) (571:571:571))
        (PORT datac (773:773:773) (795:795:795))
        (PORT datad (973:973:973) (948:948:948))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4119:4119:4119) (3905:3905:3905))
        (PORT ena (1768:1768:1768) (1628:1628:1628))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1286:1286:1286))
        (PORT datab (1377:1377:1377) (1364:1364:1364))
        (PORT datac (1406:1406:1406) (1299:1299:1299))
        (PORT datad (1536:1536:1536) (1462:1462:1462))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4509:4509:4509) (4296:4296:4296))
        (PORT ena (1284:1284:1284) (1203:1203:1203))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[7\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (681:681:681) (695:695:695))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4793:4793:4793) (4589:4589:4589))
        (PORT ena (1579:1579:1579) (1486:1486:1486))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1361:1361:1361))
        (PORT datab (1606:1606:1606) (1546:1546:1546))
        (PORT datac (1228:1228:1228) (1162:1162:1162))
        (PORT datad (1411:1411:1411) (1305:1305:1305))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1892:1892:1892))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4743:4743:4743) (4544:4544:4544))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1902:1902:1902))
        (PORT asdata (2147:2147:2147) (2041:2041:2041))
        (PORT clrn (4793:4793:4793) (4589:4589:4589))
        (PORT ena (1579:1579:1579) (1486:1486:1486))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (691:691:691))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datad (242:242:242) (267:267:267))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1118:1118:1118))
        (PORT datab (941:941:941) (875:875:875))
        (PORT datac (1438:1438:1438) (1328:1328:1328))
        (PORT datad (1028:1028:1028) (1003:1003:1003))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4973:4973:4973) (4806:4806:4806))
        (PORT ena (1379:1379:1379) (1327:1327:1327))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (451:451:451) (471:471:471))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4793:4793:4793) (4589:4589:4589))
        (PORT ena (1579:1579:1579) (1486:1486:1486))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1264:1264:1264))
        (PORT datab (1154:1154:1154) (1167:1167:1167))
        (PORT datac (1020:1020:1020) (1000:1000:1000))
        (PORT datad (1416:1416:1416) (1306:1306:1306))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4640:4640:4640) (4460:4460:4460))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1902:1902:1902))
        (PORT asdata (1104:1104:1104) (1125:1125:1125))
        (PORT clrn (4793:4793:4793) (4589:4589:4589))
        (PORT ena (1579:1579:1579) (1486:1486:1486))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datad (242:242:242) (266:266:266))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~89)
    (DELAY
      (ABSOLUTE
        (PORT datac (445:445:445) (446:446:446))
        (PORT datad (889:889:889) (817:817:817))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4900:4900:4900) (4750:4750:4750))
        (PORT ena (1221:1221:1221) (1135:1135:1135))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT asdata (1268:1268:1268) (1242:1242:1242))
        (PORT clrn (4377:4377:4377) (4174:4174:4174))
        (PORT ena (1294:1294:1294) (1217:1217:1217))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~91)
    (DELAY
      (ABSOLUTE
        (PORT datac (245:245:245) (294:294:294))
        (PORT datad (890:890:890) (818:818:818))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4900:4900:4900) (4750:4750:4750))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT asdata (1085:1085:1085) (1102:1102:1102))
        (PORT clrn (4377:4377:4377) (4174:4174:4174))
        (PORT ena (1294:1294:1294) (1217:1217:1217))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (894:894:894))
        (PORT datab (657:657:657) (621:621:621))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~83)
    (DELAY
      (ABSOLUTE
        (PORT datac (1166:1166:1166) (1078:1078:1078))
        (PORT datad (834:834:834) (769:769:769))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4944:4944:4944) (4784:4784:4784))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT asdata (1044:1044:1044) (1023:1023:1023))
        (PORT clrn (4377:4377:4377) (4174:4174:4174))
        (PORT ena (1294:1294:1294) (1217:1217:1217))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~80)
    (DELAY
      (ABSOLUTE
        (PORT datac (845:845:845) (778:778:778))
        (PORT datad (1179:1179:1179) (1087:1087:1087))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4619:4619:4619) (4448:4448:4448))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (694:694:694) (707:707:707))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4377:4377:4377) (4174:4174:4174))
        (PORT ena (1294:1294:1294) (1217:1217:1217))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (659:659:659) (623:623:623))
        (PORT datad (233:233:233) (294:294:294))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1120:1120:1120))
        (PORT datab (969:969:969) (903:903:903))
        (PORT datac (1438:1438:1438) (1328:1328:1328))
        (PORT datad (1028:1028:1028) (1002:1002:1002))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4973:4973:4973) (4806:4806:4806))
        (PORT ena (866:866:866) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (452:452:452) (472:472:472))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4793:4793:4793) (4589:4589:4589))
        (PORT ena (1579:1579:1579) (1486:1486:1486))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1364:1364:1364))
        (PORT datab (1594:1594:1594) (1532:1532:1532))
        (PORT datac (1219:1219:1219) (1153:1153:1153))
        (PORT datad (1412:1412:1412) (1306:1306:1306))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1892:1892:1892))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4743:4743:4743) (4544:4544:4544))
        (PORT ena (1350:1350:1350) (1300:1300:1300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1902:1902:1902))
        (PORT asdata (1585:1585:1585) (1542:1542:1542))
        (PORT clrn (4793:4793:4793) (4589:4589:4589))
        (PORT ena (1579:1579:1579) (1486:1486:1486))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (689:689:689))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datad (244:244:244) (268:268:268))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1286:1286:1286))
        (PORT datab (1394:1394:1394) (1361:1361:1361))
        (PORT datac (1322:1322:1322) (1305:1305:1305))
        (PORT datad (1030:1030:1030) (990:990:990))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4965:4965:4965) (4798:4798:4798))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1902:1902:1902))
        (PORT asdata (1036:1036:1036) (1015:1015:1015))
        (PORT clrn (4793:4793:4793) (4589:4589:4589))
        (PORT ena (1579:1579:1579) (1486:1486:1486))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1299:1299:1299))
        (PORT datab (1385:1385:1385) (1374:1374:1374))
        (PORT datac (1407:1407:1407) (1300:1300:1300))
        (PORT datad (1538:1538:1538) (1464:1464:1464))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4509:4509:4509) (4296:4296:4296))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (894:894:894) (856:856:856))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4793:4793:4793) (4589:4589:4589))
        (PORT ena (1579:1579:1579) (1486:1486:1486))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (688:688:688))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (652:652:652))
        (PORT datac (1165:1165:1165) (1076:1076:1076))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4944:4944:4944) (4784:4784:4784))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT asdata (1045:1045:1045) (1027:1027:1027))
        (PORT clrn (4377:4377:4377) (4174:4174:4174))
        (PORT ena (1294:1294:1294) (1217:1217:1217))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~82)
    (DELAY
      (ABSOLUTE
        (PORT datac (1171:1171:1171) (1080:1080:1080))
        (PORT datad (1155:1155:1155) (1069:1069:1069))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4672:4672:4672) (4498:4498:4498))
        (PORT ena (1304:1304:1304) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT asdata (1268:1268:1268) (1249:1249:1249))
        (PORT clrn (4377:4377:4377) (4174:4174:4174))
        (PORT ena (1294:1294:1294) (1217:1217:1217))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (892:892:892))
        (PORT datab (659:659:659) (624:624:624))
        (PORT datad (233:233:233) (296:296:296))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (1212:1212:1212) (1113:1113:1113))
        (PORT datac (592:592:592) (554:554:554))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4377:4377:4377) (4174:4174:4174))
        (PORT ena (1399:1399:1399) (1345:1345:1345))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT asdata (625:625:625) (695:695:695))
        (PORT clrn (4377:4377:4377) (4174:4174:4174))
        (PORT ena (1294:1294:1294) (1217:1217:1217))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (621:621:621))
        (PORT datac (1171:1171:1171) (1076:1076:1076))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4606:4606:4606) (4437:4437:4437))
        (PORT ena (1532:1532:1532) (1431:1431:1431))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[2\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (435:435:435) (457:457:457))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4377:4377:4377) (4174:4174:4174))
        (PORT ena (1294:1294:1294) (1217:1217:1217))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1156:1156:1156) (1068:1068:1068))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (904:904:904))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (960:960:960) (952:952:952))
        (PORT datad (589:589:589) (532:532:532))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (904:904:904))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (639:639:639) (578:578:578))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1048:1048:1048))
        (PORT datab (957:957:957) (935:935:935))
        (PORT datac (945:945:945) (893:893:893))
        (PORT datad (934:934:934) (876:876:876))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (709:709:709) (729:729:729))
        (PORT datac (945:945:945) (893:893:893))
        (PORT datad (895:895:895) (857:857:857))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (932:932:932))
        (PORT datab (638:638:638) (622:622:622))
        (PORT datac (668:668:668) (652:652:652))
        (PORT datad (674:674:674) (685:685:685))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (631:631:631) (614:614:614))
        (PORT datac (714:714:714) (735:735:735))
        (PORT datad (432:432:432) (454:454:454))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (986:986:986))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (1018:1018:1018) (1000:1000:1000))
        (PORT datad (591:591:591) (537:537:537))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (PORT datab (687:687:687) (666:666:666))
        (PORT datac (945:945:945) (893:893:893))
        (PORT datad (1139:1139:1139) (1053:1053:1053))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (751:751:751))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1140:1140:1140) (1054:1054:1054))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (932:932:932))
        (PORT datab (639:639:639) (623:623:623))
        (PORT datac (894:894:894) (877:877:877))
        (PORT datad (417:417:417) (440:440:440))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (938:938:938))
        (PORT datab (683:683:683) (672:672:672))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (693:693:693) (705:705:705))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1057:1057:1057) (1031:1031:1031))
        (PORT datac (393:393:393) (375:375:375))
        (PORT datad (629:629:629) (569:569:569))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (693:693:693) (675:675:675))
        (PORT datac (665:665:665) (640:640:640))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (668:668:668))
        (PORT datac (764:764:764) (783:783:783))
        (PORT datad (266:266:266) (316:316:316))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4119:4119:4119) (3905:3905:3905))
        (PORT ena (1768:1768:1768) (1628:1628:1628))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~96)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (702:702:702))
        (PORT datac (843:843:843) (777:777:777))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4619:4619:4619) (4448:4448:4448))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~99)
    (DELAY
      (ABSOLUTE
        (PORT datac (683:683:683) (662:662:662))
        (PORT datad (834:834:834) (769:769:769))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4944:4944:4944) (4784:4784:4784))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (742:742:742) (717:717:717))
        (PORT datad (1151:1151:1151) (1064:1064:1064))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4672:4672:4672) (4498:4498:4498))
        (PORT ena (1304:1304:1304) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~97)
    (DELAY
      (ABSOLUTE
        (PORT datac (904:904:904) (858:858:858))
        (PORT datad (1100:1100:1100) (1019:1019:1019))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4973:4973:4973) (4797:4797:4797))
        (PORT ena (1106:1106:1106) (1067:1067:1067))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (973:973:973))
        (PORT datab (730:730:730) (718:718:718))
        (PORT datac (632:632:632) (620:620:620))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (510:510:510))
        (PORT datab (732:732:732) (721:721:721))
        (PORT datac (957:957:957) (921:921:921))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1265:1265:1265))
        (PORT datab (1153:1153:1153) (1165:1165:1165))
        (PORT datac (1018:1018:1018) (997:997:997))
        (PORT datad (1777:1777:1777) (1673:1673:1673))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4640:4640:4640) (4460:4460:4460))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1125:1125:1125))
        (PORT datab (969:969:969) (903:903:903))
        (PORT datac (1761:1761:1761) (1665:1665:1665))
        (PORT datad (1026:1026:1026) (1001:1001:1001))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4973:4973:4973) (4806:4806:4806))
        (PORT ena (866:866:866) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1521:1521:1521) (1424:1424:1424))
        (PORT datab (1392:1392:1392) (1359:1359:1359))
        (PORT datac (1319:1319:1319) (1302:1302:1302))
        (PORT datad (1029:1029:1029) (989:989:989))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4965:4965:4965) (4798:4798:4798))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (641:641:641))
        (PORT datab (640:640:640) (624:624:624))
        (PORT datac (889:889:889) (866:866:866))
        (PORT datad (932:932:932) (891:891:891))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1524:1524:1524) (1428:1428:1428))
        (PORT datab (1388:1388:1388) (1354:1354:1354))
        (PORT datac (1311:1311:1311) (1294:1294:1294))
        (PORT datad (1026:1026:1026) (985:985:985))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4965:4965:4965) (4798:4798:4798))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (955:955:955))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (941:941:941) (917:917:917))
        (PORT datad (936:936:936) (896:896:896))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1363:1363:1363))
        (PORT datab (1596:1596:1596) (1535:1535:1535))
        (PORT datac (1221:1221:1221) (1154:1154:1154))
        (PORT datad (1199:1199:1199) (1121:1121:1121))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1892:1892:1892))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4743:4743:4743) (4544:4544:4544))
        (PORT ena (1350:1350:1350) (1300:1300:1300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1363:1363:1363))
        (PORT datab (1595:1595:1595) (1534:1534:1534))
        (PORT datac (1220:1220:1220) (1153:1153:1153))
        (PORT datad (1199:1199:1199) (1121:1121:1121))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1892:1892:1892))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4743:4743:4743) (4544:4544:4544))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (282:282:282) (352:352:352))
        (PORT datac (969:969:969) (920:920:920))
        (PORT datad (994:994:994) (942:942:942))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1284:1284:1284))
        (PORT datab (1375:1375:1375) (1362:1362:1362))
        (PORT datac (1519:1519:1519) (1439:1439:1439))
        (PORT datad (1612:1612:1612) (1535:1535:1535))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4509:4509:4509) (4296:4296:4296))
        (PORT ena (1284:1284:1284) (1203:1203:1203))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1297:1297:1297))
        (PORT datab (1384:1384:1384) (1373:1373:1373))
        (PORT datac (1522:1522:1522) (1442:1442:1442))
        (PORT datad (1608:1608:1608) (1531:1531:1531))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4509:4509:4509) (4296:4296:4296))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1080:1080:1080))
        (PORT datab (431:431:431) (463:463:463))
        (PORT datac (1522:1522:1522) (1424:1424:1424))
        (PORT datad (669:669:669) (681:681:681))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~104)
    (DELAY
      (ABSOLUTE
        (PORT datab (701:701:701) (687:687:687))
        (PORT datac (613:613:613) (588:588:588))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4606:4606:4606) (4437:4437:4437))
        (PORT ena (1532:1532:1532) (1431:1431:1431))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~107)
    (DELAY
      (ABSOLUTE
        (PORT datab (618:618:618) (589:589:589))
        (PORT datac (246:246:246) (295:295:295))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4900:4900:4900) (4750:4750:4750))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~105)
    (DELAY
      (ABSOLUTE
        (PORT datab (621:621:621) (592:592:592))
        (PORT datac (444:444:444) (445:445:445))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4900:4900:4900) (4750:4750:4750))
        (PORT ena (1221:1221:1221) (1135:1135:1135))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~106)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (692:692:692))
        (PORT datac (639:639:639) (611:611:611))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4944:4944:4944) (4784:4784:4784))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (978:978:978))
        (PORT datab (733:733:733) (722:722:722))
        (PORT datac (698:698:698) (709:709:709))
        (PORT datad (939:939:939) (913:913:913))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (739:739:739))
        (PORT datab (760:760:760) (762:762:762))
        (PORT datac (982:982:982) (935:935:935))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1278:1278:1278))
        (PORT datab (802:802:802) (816:816:816))
        (PORT datac (563:563:563) (527:527:527))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (702:702:702) (661:661:661))
        (PORT datac (1729:1729:1729) (1615:1615:1615))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4973:4973:4973) (4797:4797:4797))
        (PORT ena (1550:1550:1550) (1458:1458:1458))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1907:1907:1907))
        (PORT asdata (1315:1315:1315) (1288:1288:1288))
        (PORT clrn (4973:4973:4973) (4797:4797:4797))
        (PORT ena (1550:1550:1550) (1458:1458:1458))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (716:716:716) (727:727:727))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4973:4973:4973) (4797:4797:4797))
        (PORT ena (1550:1550:1550) (1458:1458:1458))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1130:1130:1130))
        (PORT datab (921:921:921) (859:859:859))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1907:1907:1907))
        (PORT asdata (1333:1333:1333) (1295:1295:1295))
        (PORT clrn (4973:4973:4973) (4797:4797:4797))
        (PORT ena (1550:1550:1550) (1458:1458:1458))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (459:459:459))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (890:890:890) (823:823:823))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1905:1905:1905))
        (PORT asdata (1760:1760:1760) (1724:1724:1724))
        (PORT clrn (4979:4979:4979) (4810:4810:4810))
        (PORT ena (1564:1564:1564) (1477:1477:1477))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1905:1905:1905))
        (PORT asdata (1344:1344:1344) (1314:1314:1314))
        (PORT clrn (4979:4979:4979) (4810:4810:4810))
        (PORT ena (1564:1564:1564) (1477:1477:1477))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1905:1905:1905))
        (PORT asdata (1307:1307:1307) (1281:1281:1281))
        (PORT clrn (4979:4979:4979) (4810:4810:4810))
        (PORT ena (1564:1564:1564) (1477:1477:1477))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1905:1905:1905))
        (PORT asdata (1320:1320:1320) (1284:1284:1284))
        (PORT clrn (4979:4979:4979) (4810:4810:4810))
        (PORT ena (1564:1564:1564) (1477:1477:1477))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (774:774:774))
        (PORT datab (920:920:920) (860:860:860))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (774:774:774))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4672:4672:4672) (4498:4498:4498))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1907:1907:1907))
        (PORT asdata (1319:1319:1319) (1284:1284:1284))
        (PORT clrn (4973:4973:4973) (4797:4797:4797))
        (PORT ena (1550:1550:1550) (1458:1458:1458))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (644:644:644))
        (PORT datab (920:920:920) (858:858:858))
        (PORT datad (1180:1180:1180) (1086:1086:1086))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1907:1907:1907))
        (PORT asdata (1075:1075:1075) (1084:1084:1084))
        (PORT clrn (4973:4973:4973) (4797:4797:4797))
        (PORT ena (1550:1550:1550) (1458:1458:1458))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1907:1907:1907))
        (PORT asdata (818:818:818) (841:841:841))
        (PORT clrn (4973:4973:4973) (4797:4797:4797))
        (PORT ena (1550:1550:1550) (1458:1458:1458))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datad (1179:1179:1179) (1084:1084:1084))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (371:371:371))
        (PORT datab (800:800:800) (814:814:814))
        (PORT datac (1135:1135:1135) (1058:1058:1058))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1898:1898:1898))
        (PORT asdata (798:798:798) (827:827:827))
        (PORT clrn (4759:4759:4759) (4549:4549:4549))
        (PORT ena (1814:1814:1814) (1695:1695:1695))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1898:1898:1898))
        (PORT asdata (769:769:769) (801:801:801))
        (PORT clrn (4759:4759:4759) (4549:4549:4549))
        (PORT ena (1814:1814:1814) (1695:1695:1695))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1898:1898:1898))
        (PORT asdata (822:822:822) (840:840:840))
        (PORT clrn (4759:4759:4759) (4549:4549:4549))
        (PORT ena (1814:1814:1814) (1695:1695:1695))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (661:661:661) (651:651:651))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4759:4759:4759) (4549:4549:4549))
        (PORT ena (1814:1814:1814) (1695:1695:1695))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (956:956:956))
        (PORT datab (962:962:962) (890:890:890))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (957:957:957))
        (PORT datab (265:265:265) (334:334:334))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1172:1172:1172) (1088:1088:1088))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (616:616:616) (558:558:558))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (890:890:890))
        (PORT datab (705:705:705) (681:681:681))
        (PORT datac (691:691:691) (661:661:661))
        (PORT datad (908:908:908) (850:850:850))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (828:828:828))
        (PORT datac (200:200:200) (236:236:236))
        (PORT datad (689:689:689) (688:688:688))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (360:360:360))
        (PORT datab (1023:1023:1023) (988:988:988))
        (PORT datac (764:764:764) (784:784:784))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (897:897:897))
        (PORT datab (1225:1225:1225) (1157:1157:1157))
        (PORT datac (657:657:657) (629:629:629))
        (PORT datad (1046:1046:1046) (1033:1033:1033))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4449:4449:4449) (4243:4243:4243))
        (PORT ena (1600:1600:1600) (1498:1498:1498))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (997:997:997) (959:959:959))
        (PORT datac (996:996:996) (965:965:965))
        (PORT datad (993:993:993) (956:956:956))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1037:1037:1037))
        (PORT datab (1392:1392:1392) (1358:1358:1358))
        (PORT datac (1318:1318:1318) (1301:1301:1301))
        (PORT datad (605:605:605) (559:559:559))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4965:4965:4965) (4798:4798:4798))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (925:925:925) (903:903:903))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4449:4449:4449) (4243:4243:4243))
        (PORT ena (1904:1904:1904) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1034:1034:1034))
        (PORT datab (1388:1388:1388) (1354:1354:1354))
        (PORT datac (1312:1312:1312) (1295:1295:1295))
        (PORT datad (607:607:607) (561:561:561))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4965:4965:4965) (4798:4798:4798))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1895:1895:1895))
        (PORT asdata (1085:1085:1085) (1102:1102:1102))
        (PORT clrn (4449:4449:4449) (4243:4243:4243))
        (PORT ena (1904:1904:1904) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1261:1261:1261))
        (PORT datab (1157:1157:1157) (1171:1171:1171))
        (PORT datac (1026:1026:1026) (1008:1008:1008))
        (PORT datad (1138:1138:1138) (1053:1053:1053))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4640:4640:4640) (4460:4460:4460))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[13\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (889:889:889) (847:847:847))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4449:4449:4449) (4243:4243:4243))
        (PORT ena (1904:1904:1904) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1261:1261:1261))
        (PORT datab (1158:1158:1158) (1172:1172:1172))
        (PORT datac (1026:1026:1026) (1009:1009:1009))
        (PORT datad (1138:1138:1138) (1053:1053:1053))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4640:4640:4640) (4460:4460:4460))
        (PORT ena (1355:1355:1355) (1299:1299:1299))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1895:1895:1895))
        (PORT asdata (1030:1030:1030) (1017:1017:1017))
        (PORT clrn (4449:4449:4449) (4243:4243:4243))
        (PORT ena (1904:1904:1904) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (343:343:343))
        (PORT datab (701:701:701) (674:674:674))
        (PORT datad (935:935:935) (875:875:875))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1098:1098:1098))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1295:1295:1295))
        (PORT datab (1383:1383:1383) (1371:1371:1371))
        (PORT datac (1521:1521:1521) (1441:1441:1441))
        (PORT datad (852:852:852) (768:768:768))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4509:4509:4509) (4296:4296:4296))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (703:703:703) (713:713:713))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4449:4449:4449) (4243:4243:4243))
        (PORT ena (1904:1904:1904) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1281:1281:1281))
        (PORT datab (1374:1374:1374) (1361:1361:1361))
        (PORT datac (1519:1519:1519) (1439:1439:1439))
        (PORT datad (857:857:857) (773:773:773))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4509:4509:4509) (4296:4296:4296))
        (PORT ena (1284:1284:1284) (1203:1203:1203))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1895:1895:1895))
        (PORT asdata (1245:1245:1245) (1212:1212:1212))
        (PORT clrn (4449:4449:4449) (4243:4243:4243))
        (PORT ena (1904:1904:1904) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1362:1362:1362))
        (PORT datab (1603:1603:1603) (1543:1543:1543))
        (PORT datac (1226:1226:1226) (1160:1160:1160))
        (PORT datad (1179:1179:1179) (1084:1084:1084))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1892:1892:1892))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4743:4743:4743) (4544:4544:4544))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1895:1895:1895))
        (PORT asdata (990:990:990) (987:987:987))
        (PORT clrn (4449:4449:4449) (4243:4243:4243))
        (PORT ena (1904:1904:1904) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1362:1362:1362))
        (PORT datab (1599:1599:1599) (1538:1538:1538))
        (PORT datac (1223:1223:1223) (1156:1156:1156))
        (PORT datad (1180:1180:1180) (1085:1085:1085))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1892:1892:1892))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4743:4743:4743) (4544:4544:4544))
        (PORT ena (1350:1350:1350) (1300:1300:1300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1895:1895:1895))
        (PORT asdata (1232:1232:1232) (1190:1190:1190))
        (PORT clrn (4449:4449:4449) (4243:4243:4243))
        (PORT ena (1904:1904:1904) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1098:1098:1098))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datad (937:937:937) (877:877:877))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1098:1098:1098))
        (PORT datab (262:262:262) (332:332:332))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (991:991:991))
        (PORT datab (986:986:986) (941:941:941))
        (PORT datac (640:640:640) (612:612:612))
        (PORT datad (1453:1453:1453) (1363:1363:1363))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4944:4944:4944) (4784:4784:4784))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1913:1913:1913))
        (PORT asdata (996:996:996) (982:982:982))
        (PORT clrn (4606:4606:4606) (4437:4437:4437))
        (PORT ena (1314:1314:1314) (1231:1231:1231))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (492:492:492))
        (PORT datab (731:731:731) (693:693:693))
        (PORT datac (617:617:617) (584:584:584))
        (PORT datad (1267:1267:1267) (1205:1205:1205))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4900:4900:4900) (4750:4750:4750))
        (PORT ena (1221:1221:1221) (1135:1135:1135))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (631:631:631) (617:617:617))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4377:4377:4377) (4174:4174:4174))
        (PORT ena (1294:1294:1294) (1217:1217:1217))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (952:952:952))
        (PORT datab (1167:1167:1167) (1085:1085:1085))
        (PORT datad (393:393:393) (417:417:417))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (978:978:978))
        (PORT datab (1248:1248:1248) (1194:1194:1194))
        (PORT datac (611:611:611) (586:586:586))
        (PORT datad (1489:1489:1489) (1386:1386:1386))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4606:4606:4606) (4437:4437:4437))
        (PORT ena (1532:1532:1532) (1431:1431:1431))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4606:4606:4606) (4437:4437:4437))
        (PORT ena (1314:1314:1314) (1231:1231:1231))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (686:686:686))
        (PORT datab (285:285:285) (331:331:331))
        (PORT datac (696:696:696) (666:666:666))
        (PORT datad (1267:1267:1267) (1204:1204:1204))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4900:4900:4900) (4750:4750:4750))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1913:1913:1913))
        (PORT asdata (1083:1083:1083) (1091:1091:1091))
        (PORT clrn (4606:4606:4606) (4437:4437:4437))
        (PORT ena (1314:1314:1314) (1231:1231:1231))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datad (1088:1088:1088) (999:999:999))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (1088:1088:1088) (1066:1066:1066))
        (PORT datac (1338:1338:1338) (1317:1317:1317))
        (PORT datad (1091:1091:1091) (991:991:991))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1025:1025:1025))
        (PORT datab (928:928:928) (863:863:863))
        (PORT datac (957:957:957) (921:921:921))
        (PORT datad (998:998:998) (962:962:962))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4619:4619:4619) (4448:4448:4448))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT asdata (1029:1029:1029) (1015:1015:1015))
        (PORT clrn (4672:4672:4672) (4498:4498:4498))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1852:1852:1852) (1732:1732:1732))
        (PORT datab (971:971:971) (917:917:917))
        (PORT datac (1119:1119:1119) (1040:1040:1040))
        (PORT datad (977:977:977) (936:936:936))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4672:4672:4672) (4498:4498:4498))
        (PORT ena (1304:1304:1304) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT asdata (622:622:622) (691:691:691))
        (PORT clrn (4672:4672:4672) (4498:4498:4498))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1024:1024:1024))
        (PORT datab (1414:1414:1414) (1265:1265:1265))
        (PORT datac (958:958:958) (922:922:922))
        (PORT datad (997:997:997) (961:961:961))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4619:4619:4619) (4448:4448:4448))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (415:415:415) (438:438:438))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4672:4672:4672) (4498:4498:4498))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1084:1084:1084))
        (PORT datab (1204:1204:1204) (1117:1117:1117))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (809:809:809))
        (PORT datab (1484:1484:1484) (1400:1400:1400))
        (PORT datac (923:923:923) (877:877:877))
        (PORT datad (990:990:990) (944:944:944))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4944:4944:4944) (4784:4784:4784))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT asdata (984:984:984) (966:966:966))
        (PORT clrn (4672:4672:4672) (4498:4498:4498))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (1116:1116:1116) (1047:1047:1047))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1423:1423:1423) (1298:1298:1298))
        (PORT datad (1102:1102:1102) (1000:1000:1000))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (496:496:496))
        (PORT datab (981:981:981) (915:915:915))
        (PORT datac (942:942:942) (895:895:895))
        (PORT datad (448:448:448) (466:466:466))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (979:979:979) (913:913:913))
        (PORT datac (252:252:252) (324:324:324))
        (PORT datad (658:658:658) (638:638:638))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1211:1211:1211))
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (1260:1260:1260) (1203:1203:1203))
        (PORT datad (949:949:949) (897:897:897))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (711:711:711) (721:721:721))
        (PORT datad (948:948:948) (896:896:896))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (680:680:680))
        (PORT datab (427:427:427) (433:433:433))
        (PORT datac (703:703:703) (687:687:687))
        (PORT datad (917:917:917) (889:889:889))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (630:630:630))
        (PORT datab (621:621:621) (566:566:566))
        (PORT datac (709:709:709) (720:720:720))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (971:971:971) (922:922:922))
        (PORT datad (993:993:993) (942:942:942))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (375:375:375))
        (PORT datab (727:727:727) (742:742:742))
        (PORT datac (872:872:872) (842:842:842))
        (PORT datad (1194:1194:1194) (1136:1136:1136))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1104:1104:1104))
        (PORT datab (1088:1088:1088) (1067:1067:1067))
        (PORT datac (1338:1338:1338) (1316:1316:1316))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (836:836:836))
        (PORT datab (429:429:429) (403:403:403))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1043:1043:1043) (1030:1030:1030))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (716:716:716))
        (PORT datab (690:690:690) (659:659:659))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1226:1226:1226) (1159:1159:1159))
        (PORT datac (1333:1333:1333) (1310:1310:1310))
        (PORT datad (1047:1047:1047) (1034:1034:1034))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4449:4449:4449) (4243:4243:4243))
        (PORT ena (1600:1600:1600) (1498:1498:1498))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (744:744:744))
        (PORT datab (1040:1040:1040) (994:994:994))
        (PORT datad (892:892:892) (828:828:828))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4942:4942:4942) (4774:4774:4774))
        (PORT ena (1837:1837:1837) (1772:1772:1772))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[2\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (450:450:450) (470:470:470))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4972:4972:4972) (4804:4804:4804))
        (PORT ena (2322:2322:2322) (2138:2138:2138))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (745:745:745))
        (PORT datab (896:896:896) (822:822:822))
        (PORT datad (893:893:893) (829:829:829))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4942:4942:4942) (4774:4774:4774))
        (PORT ena (1837:1837:1837) (1772:1772:1772))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1907:1907:1907))
        (PORT asdata (829:829:829) (847:847:847))
        (PORT clrn (4972:4972:4972) (4804:4804:4804))
        (PORT ena (2322:2322:2322) (2138:2138:2138))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (794:794:794))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datad (1041:1041:1041) (951:951:951))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (743:743:743))
        (PORT datab (928:928:928) (870:870:870))
        (PORT datad (891:891:891) (827:827:827))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4942:4942:4942) (4774:4774:4774))
        (PORT ena (1837:1837:1837) (1772:1772:1772))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1907:1907:1907))
        (PORT asdata (835:835:835) (852:852:852))
        (PORT clrn (4972:4972:4972) (4804:4804:4804))
        (PORT ena (2322:2322:2322) (2138:2138:2138))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (744:744:744))
        (PORT datab (1444:1444:1444) (1327:1327:1327))
        (PORT datad (892:892:892) (827:827:827))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4942:4942:4942) (4774:4774:4774))
        (PORT ena (1837:1837:1837) (1772:1772:1772))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1907:1907:1907))
        (PORT asdata (831:831:831) (847:847:847))
        (PORT clrn (4972:4972:4972) (4804:4804:4804))
        (PORT ena (2322:2322:2322) (2138:2138:2138))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (794:794:794))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (799:799:799))
        (PORT datab (770:770:770) (729:729:729))
        (PORT datad (907:907:907) (846:846:846))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4799:4799:4799) (4594:4594:4594))
        (PORT ena (1935:1935:1935) (1865:1865:1865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1905:1905:1905))
        (PORT asdata (608:608:608) (679:679:679))
        (PORT clrn (4799:4799:4799) (4594:4594:4594))
        (PORT ena (2136:2136:2136) (1993:1993:1993))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (880:880:880))
        (PORT datab (770:770:770) (729:729:729))
        (PORT datad (907:907:907) (845:845:845))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4799:4799:4799) (4594:4594:4594))
        (PORT ena (1935:1935:1935) (1865:1865:1865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4799:4799:4799) (4594:4594:4594))
        (PORT ena (2136:2136:2136) (1993:1993:1993))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (666:666:666))
        (PORT datab (768:768:768) (728:728:728))
        (PORT datad (907:907:907) (845:845:845))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4799:4799:4799) (4594:4594:4594))
        (PORT ena (1935:1935:1935) (1865:1865:1865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1905:1905:1905))
        (PORT asdata (612:612:612) (685:685:685))
        (PORT clrn (4799:4799:4799) (4594:4594:4594))
        (PORT ena (2136:2136:2136) (1993:1993:1993))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (336:336:336))
        (PORT datab (396:396:396) (384:384:384))
        (PORT datad (718:718:718) (691:691:691))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (956:956:956))
        (PORT datab (769:769:769) (728:728:728))
        (PORT datad (907:907:907) (845:845:845))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4799:4799:4799) (4594:4594:4594))
        (PORT ena (1935:1935:1935) (1865:1865:1865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1905:1905:1905))
        (PORT asdata (609:609:609) (681:681:681))
        (PORT clrn (4799:4799:4799) (4594:4594:4594))
        (PORT ena (2136:2136:2136) (1993:1993:1993))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datad (723:723:723) (696:696:696))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (693:693:693) (685:685:685))
        (PORT datac (375:375:375) (353:353:353))
        (PORT datad (581:581:581) (540:540:540))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (744:744:744))
        (PORT datab (1226:1226:1226) (1147:1147:1147))
        (PORT datad (892:892:892) (828:828:828))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4942:4942:4942) (4774:4774:4774))
        (PORT ena (1837:1837:1837) (1772:1772:1772))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1907:1907:1907))
        (PORT asdata (793:793:793) (822:822:822))
        (PORT clrn (4972:4972:4972) (4804:4804:4804))
        (PORT ena (2322:2322:2322) (2138:2138:2138))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (744:744:744))
        (PORT datab (657:657:657) (599:599:599))
        (PORT datad (892:892:892) (828:828:828))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4942:4942:4942) (4774:4774:4774))
        (PORT ena (1837:1837:1837) (1772:1772:1772))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1907:1907:1907))
        (PORT asdata (1033:1033:1033) (1016:1016:1016))
        (PORT clrn (4972:4972:4972) (4804:4804:4804))
        (PORT ena (2322:2322:2322) (2138:2138:2138))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (795:795:795))
        (PORT datab (432:432:432) (464:464:464))
        (PORT datad (1040:1040:1040) (950:950:950))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (745:745:745))
        (PORT datab (629:629:629) (577:577:577))
        (PORT datad (893:893:893) (829:829:829))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4942:4942:4942) (4774:4774:4774))
        (PORT ena (1837:1837:1837) (1772:1772:1772))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (427:427:427) (451:451:451))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4972:4972:4972) (4804:4804:4804))
        (PORT ena (2322:2322:2322) (2138:2138:2138))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (744:744:744))
        (PORT datab (865:865:865) (814:814:814))
        (PORT datad (891:891:891) (827:827:827))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4942:4942:4942) (4774:4774:4774))
        (PORT ena (1837:1837:1837) (1772:1772:1772))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1907:1907:1907))
        (PORT asdata (814:814:814) (832:832:832))
        (PORT clrn (4972:4972:4972) (4804:4804:4804))
        (PORT ena (2322:2322:2322) (2138:2138:2138))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (434:434:434) (454:454:454))
        (PORT datad (1037:1037:1037) (946:946:946))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (674:674:674))
        (PORT datab (769:769:769) (728:728:728))
        (PORT datad (907:907:907) (845:845:845))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4799:4799:4799) (4594:4594:4594))
        (PORT ena (1935:1935:1935) (1865:1865:1865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (423:423:423) (447:447:447))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4972:4972:4972) (4804:4804:4804))
        (PORT ena (2322:2322:2322) (2138:2138:2138))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (886:886:886))
        (PORT datab (768:768:768) (728:728:728))
        (PORT datad (672:672:672) (641:641:641))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4799:4799:4799) (4594:4594:4594))
        (PORT ena (1935:1935:1935) (1865:1865:1865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1907:1907:1907))
        (PORT asdata (790:790:790) (810:810:810))
        (PORT clrn (4972:4972:4972) (4804:4804:4804))
        (PORT ena (2322:2322:2322) (2138:2138:2138))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (744:744:744))
        (PORT datab (749:749:749) (709:709:709))
        (PORT datad (891:891:891) (827:827:827))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4942:4942:4942) (4774:4774:4774))
        (PORT ena (1837:1837:1837) (1772:1772:1772))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[7\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (412:412:412) (435:435:435))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4972:4972:4972) (4804:4804:4804))
        (PORT ena (2322:2322:2322) (2138:2138:2138))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (886:886:886))
        (PORT datab (770:770:770) (729:729:729))
        (PORT datad (686:686:686) (658:658:658))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4799:4799:4799) (4594:4594:4594))
        (PORT ena (1935:1935:1935) (1865:1865:1865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1907:1907:1907))
        (PORT asdata (1025:1025:1025) (1006:1006:1006))
        (PORT clrn (4972:4972:4972) (4804:4804:4804))
        (PORT ena (2322:2322:2322) (2138:2138:2138))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (796:796:796))
        (PORT datab (265:265:265) (334:334:334))
        (PORT datad (1040:1040:1040) (950:950:950))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (800:800:800))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (582:582:582))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (686:686:686))
        (PORT datab (283:283:283) (353:353:353))
        (PORT datac (240:240:240) (314:314:314))
        (PORT datad (677:677:677) (676:676:676))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (238:238:238) (312:312:312))
        (PORT datad (680:680:680) (678:678:678))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (674:674:674))
        (PORT datab (283:283:283) (353:353:353))
        (PORT datac (249:249:249) (320:320:320))
        (PORT datad (697:697:697) (690:690:690))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (PORT datab (284:284:284) (353:353:353))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (697:697:697) (690:690:690))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (652:652:652))
        (PORT datab (284:284:284) (353:353:353))
        (PORT datac (648:648:648) (642:642:642))
        (PORT datad (699:699:699) (692:692:692))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (470:470:470))
        (PORT datab (283:283:283) (352:352:352))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (699:699:699) (692:692:692))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (682:682:682) (672:672:672))
        (PORT datac (410:410:410) (401:401:401))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (689:689:689))
        (PORT datab (270:270:270) (342:342:342))
        (PORT datac (651:651:651) (650:650:650))
        (PORT datad (680:680:680) (679:679:679))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (434:434:434) (467:467:467))
        (PORT datac (238:238:238) (311:311:311))
        (PORT datad (682:682:682) (680:680:680))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (372:372:372))
        (PORT datab (429:429:429) (400:400:400))
        (PORT datac (657:657:657) (652:652:652))
        (PORT datad (367:367:367) (344:344:344))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (1274:1274:1274) (1195:1195:1195))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (568:568:568) (514:514:514))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (364:364:364))
        (PORT datab (1023:1023:1023) (987:987:987))
        (PORT datac (772:772:772) (793:793:793))
        (PORT datad (602:602:602) (548:548:548))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4119:4119:4119) (3905:3905:3905))
        (PORT ena (1768:1768:1768) (1628:1628:1628))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[6\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (994:994:994) (955:955:955))
        (PORT datac (994:994:994) (962:962:962))
        (PORT datad (997:997:997) (961:961:961))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1293:1293:1293))
        (PORT datab (1381:1381:1381) (1369:1369:1369))
        (PORT datac (844:844:844) (763:763:763))
        (PORT datad (1537:1537:1537) (1463:1463:1463))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4509:4509:4509) (4296:4296:4296))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1903:1903:1903))
        (PORT asdata (1112:1112:1112) (1115:1115:1115))
        (PORT clrn (4947:4947:4947) (4777:4777:4777))
        (PORT ena (1860:1860:1860) (1742:1742:1742))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (834:834:834))
        (PORT datab (1387:1387:1387) (1353:1353:1353))
        (PORT datac (1310:1310:1310) (1293:1293:1293))
        (PORT datad (1025:1025:1025) (985:985:985))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4965:4965:4965) (4798:4798:4798))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (403:403:403) (430:430:430))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4947:4947:4947) (4777:4777:4777))
        (PORT ena (1860:1860:1860) (1742:1742:1742))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (853:853:853))
        (PORT datab (788:788:788) (768:768:768))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (833:833:833))
        (PORT datab (1391:1391:1391) (1357:1357:1357))
        (PORT datac (1317:1317:1317) (1299:1299:1299))
        (PORT datad (1028:1028:1028) (988:988:988))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4965:4965:4965) (4798:4798:4798))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1903:1903:1903))
        (PORT asdata (1018:1018:1018) (1015:1015:1015))
        (PORT clrn (4947:4947:4947) (4777:4777:4777))
        (PORT ena (1860:1860:1860) (1742:1742:1742))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1024:1024:1024))
        (PORT datab (1260:1260:1260) (1192:1192:1192))
        (PORT datac (1408:1408:1408) (1284:1284:1284))
        (PORT datad (597:597:597) (543:543:543))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4947:4947:4947) (4777:4777:4777))
        (PORT ena (1052:1052:1052) (1002:1002:1002))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[7\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4947:4947:4947) (4777:4777:4777))
        (PORT ena (1860:1860:1860) (1742:1742:1742))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (543:543:543))
        (PORT datab (788:788:788) (767:767:767))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1362:1362:1362))
        (PORT datab (1602:1602:1602) (1542:1542:1542))
        (PORT datac (1225:1225:1225) (1159:1159:1159))
        (PORT datad (1163:1163:1163) (1064:1064:1064))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1892:1892:1892))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4743:4743:4743) (4544:4544:4544))
        (PORT ena (1350:1350:1350) (1300:1300:1300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1903:1903:1903))
        (PORT asdata (1307:1307:1307) (1288:1288:1288))
        (PORT clrn (4947:4947:4947) (4777:4777:4777))
        (PORT ena (1860:1860:1860) (1742:1742:1742))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1265:1265:1265))
        (PORT datab (1153:1153:1153) (1166:1166:1166))
        (PORT datac (1018:1018:1018) (998:998:998))
        (PORT datad (1168:1168:1168) (1068:1068:1068))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4640:4640:4640) (4460:4460:4460))
        (PORT ena (1355:1355:1355) (1299:1299:1299))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (706:706:706) (720:720:720))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4947:4947:4947) (4777:4777:4777))
        (PORT ena (1860:1860:1860) (1742:1742:1742))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (853:853:853))
        (PORT datab (789:789:789) (769:769:769))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1264:1264:1264))
        (PORT datab (1153:1153:1153) (1166:1166:1166))
        (PORT datac (1019:1019:1019) (999:999:999))
        (PORT datad (1168:1168:1168) (1067:1067:1067))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4640:4640:4640) (4460:4460:4460))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1903:1903:1903))
        (PORT asdata (1105:1105:1105) (1112:1112:1112))
        (PORT clrn (4947:4947:4947) (4777:4777:4777))
        (PORT ena (1860:1860:1860) (1742:1742:1742))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1361:1361:1361))
        (PORT datab (1607:1607:1607) (1547:1547:1547))
        (PORT datac (1228:1228:1228) (1163:1163:1163))
        (PORT datad (1161:1161:1161) (1062:1062:1062))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1892:1892:1892))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4743:4743:4743) (4544:4544:4544))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1903:1903:1903))
        (PORT asdata (1329:1329:1329) (1322:1322:1322))
        (PORT clrn (4947:4947:4947) (4777:4777:4777))
        (PORT ena (1860:1860:1860) (1742:1742:1742))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (379:379:379))
        (PORT datab (789:789:789) (769:769:769))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (859:859:859))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1016:1016:1016) (1011:1011:1011))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (979:979:979))
        (PORT datab (1248:1248:1248) (1194:1194:1194))
        (PORT datac (611:611:611) (586:586:586))
        (PORT datad (1489:1489:1489) (1386:1386:1386))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4606:4606:4606) (4437:4437:4437))
        (PORT ena (1532:1532:1532) (1431:1431:1431))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1905:1905:1905))
        (PORT asdata (1471:1471:1471) (1420:1420:1420))
        (PORT clrn (4979:4979:4979) (4810:4810:4810))
        (PORT ena (1564:1564:1564) (1477:1477:1477))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1024:1024:1024))
        (PORT datab (930:930:930) (865:865:865))
        (PORT datac (960:960:960) (924:924:924))
        (PORT datad (995:995:995) (959:959:959))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4619:4619:4619) (4448:4448:4448))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1905:1905:1905))
        (PORT asdata (1001:1001:1001) (991:991:991))
        (PORT clrn (4979:4979:4979) (4810:4810:4810))
        (PORT ena (1564:1564:1564) (1477:1477:1477))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (774:774:774))
        (PORT datab (920:920:920) (861:861:861))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (809:809:809))
        (PORT datab (1483:1483:1483) (1398:1398:1398))
        (PORT datac (922:922:922) (876:876:876))
        (PORT datad (992:992:992) (946:946:946))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4944:4944:4944) (4784:4784:4784))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1905:1905:1905))
        (PORT asdata (1295:1295:1295) (1274:1274:1274))
        (PORT clrn (4979:4979:4979) (4810:4810:4810))
        (PORT ena (1564:1564:1564) (1477:1477:1477))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (685:685:685))
        (PORT datab (282:282:282) (328:328:328))
        (PORT datac (694:694:694) (665:665:665))
        (PORT datad (1267:1267:1267) (1204:1204:1204))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4900:4900:4900) (4750:4750:4750))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (912:912:912) (896:896:896))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4672:4672:4672) (4498:4498:4498))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (775:775:775))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datad (630:630:630) (616:616:616))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (483:483:483))
        (PORT datab (734:734:734) (697:697:697))
        (PORT datac (618:618:618) (585:585:585))
        (PORT datad (1266:1266:1266) (1204:1204:1204))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4900:4900:4900) (4750:4750:4750))
        (PORT ena (1221:1221:1221) (1135:1135:1135))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (964:964:964) (941:941:941))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4979:4979:4979) (4810:4810:4810))
        (PORT ena (1564:1564:1564) (1477:1477:1477))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1024:1024:1024))
        (PORT datab (1414:1414:1414) (1265:1265:1265))
        (PORT datac (959:959:959) (924:924:924))
        (PORT datad (995:995:995) (959:959:959))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4619:4619:4619) (4448:4448:4448))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1905:1905:1905))
        (PORT asdata (1033:1033:1033) (1014:1014:1014))
        (PORT clrn (4979:4979:4979) (4810:4810:4810))
        (PORT ena (1564:1564:1564) (1477:1477:1477))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1849:1849:1849) (1729:1729:1729))
        (PORT datab (970:970:970) (916:916:916))
        (PORT datac (1120:1120:1120) (1041:1041:1041))
        (PORT datad (977:977:977) (936:936:936))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4672:4672:4672) (4498:4498:4498))
        (PORT ena (1304:1304:1304) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (667:667:667) (642:642:642))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4979:4979:4979) (4810:4810:4810))
        (PORT ena (1564:1564:1564) (1477:1477:1477))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (996:996:996))
        (PORT datab (986:986:986) (941:941:941))
        (PORT datac (639:639:639) (611:611:611))
        (PORT datad (1451:1451:1451) (1360:1360:1360))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4944:4944:4944) (4784:4784:4784))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1905:1905:1905))
        (PORT asdata (1270:1270:1270) (1245:1245:1245))
        (PORT clrn (4979:4979:4979) (4810:4810:4810))
        (PORT ena (1564:1564:1564) (1477:1477:1477))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (919:919:919) (859:859:859))
        (PORT datad (740:740:740) (734:734:734))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (775:775:775))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (374:374:374))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (734:734:734) (757:757:757))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1337:1337:1337) (1303:1303:1303))
        (PORT datab (777:777:777) (775:775:775))
        (PORT datac (934:934:934) (917:917:917))
        (PORT datad (757:757:757) (740:740:740))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (468:468:468))
        (PORT datab (736:736:736) (756:756:756))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1305:1305:1305) (1261:1261:1261))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1299:1299:1299))
        (PORT datab (270:270:270) (342:342:342))
        (PORT datac (956:956:956) (951:951:951))
        (PORT datad (761:761:761) (744:744:744))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (784:784:784))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (646:646:646) (645:645:645))
        (PORT datad (1304:1304:1304) (1260:1260:1260))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (913:913:913))
        (PORT datab (1303:1303:1303) (1262:1262:1262))
        (PORT datac (896:896:896) (873:873:873))
        (PORT datad (911:911:911) (882:882:882))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (655:655:655))
        (PORT datab (1306:1306:1306) (1266:1266:1266))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (664:664:664) (639:639:639))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (978:978:978))
        (PORT datab (1303:1303:1303) (1262:1262:1262))
        (PORT datac (923:923:923) (879:879:879))
        (PORT datad (720:720:720) (729:729:729))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (676:676:676))
        (PORT datab (1306:1306:1306) (1265:1265:1265))
        (PORT datac (921:921:921) (902:902:902))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1059:1059:1059))
        (PORT datab (427:427:427) (397:397:397))
        (PORT datac (935:935:935) (871:871:871))
        (PORT datad (381:381:381) (358:358:358))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1016:1016:1016) (1011:1011:1011))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (878:878:878))
        (PORT datab (247:247:247) (277:277:277))
        (PORT datac (1013:1013:1013) (948:948:948))
        (PORT datad (219:219:219) (241:241:241))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (365:365:365))
        (PORT datab (236:236:236) (269:269:269))
        (PORT datac (774:774:774) (796:796:796))
        (PORT datad (688:688:688) (686:686:686))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (363:363:363))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (692:692:692) (691:691:691))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4119:4119:4119) (3905:3905:3905))
        (PORT ena (1768:1768:1768) (1628:1628:1628))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4119:4119:4119) (3905:3905:3905))
        (PORT ena (1768:1768:1768) (1628:1628:1628))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (666:666:666))
        (PORT datab (299:299:299) (386:386:386))
        (PORT datad (266:266:266) (345:345:345))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4147:4147:4147) (3926:3926:3926))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_rs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4119:4119:4119) (3905:3905:3905))
        (PORT ena (1768:1768:1768) (1628:1628:1628))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1024:1024:1024))
        (PORT datab (1021:1021:1021) (1004:1004:1004))
        (PORT datac (960:960:960) (947:947:947))
        (PORT datad (926:926:926) (910:910:910))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1027:1027:1027))
        (PORT datab (1022:1022:1022) (1004:1004:1004))
        (PORT datac (958:958:958) (944:944:944))
        (PORT datad (928:928:928) (911:911:911))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1025:1025:1025))
        (PORT datab (1022:1022:1022) (1005:1005:1005))
        (PORT datac (960:960:960) (947:947:947))
        (PORT datad (926:926:926) (910:910:910))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1028:1028:1028))
        (PORT datab (1022:1022:1022) (1005:1005:1005))
        (PORT datac (958:958:958) (944:944:944))
        (PORT datad (928:928:928) (912:912:912))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1024:1024:1024))
        (PORT datab (1022:1022:1022) (1005:1005:1005))
        (PORT datac (961:961:961) (948:948:948))
        (PORT datad (926:926:926) (909:909:909))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1024:1024:1024))
        (PORT datab (1022:1022:1022) (1004:1004:1004))
        (PORT datac (961:961:961) (948:948:948))
        (PORT datad (926:926:926) (909:909:909))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1023:1023:1023))
        (PORT datab (1022:1022:1022) (1005:1005:1005))
        (PORT datac (962:962:962) (949:949:949))
        (PORT datad (925:925:925) (909:909:909))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (977:977:977))
        (PORT datab (973:973:973) (973:973:973))
        (PORT datac (974:974:974) (971:971:971))
        (PORT datad (958:958:958) (947:947:947))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (973:973:973))
        (PORT datab (972:972:972) (972:972:972))
        (PORT datac (972:972:972) (967:967:967))
        (PORT datad (959:959:959) (948:948:948))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (984:984:984))
        (PORT datab (973:973:973) (973:973:973))
        (PORT datac (978:978:978) (976:976:976))
        (PORT datad (954:954:954) (943:943:943))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (985:985:985))
        (PORT datab (973:973:973) (974:974:974))
        (PORT datac (979:979:979) (977:977:977))
        (PORT datad (955:955:955) (943:943:943))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (982:982:982))
        (PORT datab (973:973:973) (973:973:973))
        (PORT datac (977:977:977) (974:974:974))
        (PORT datad (956:956:956) (944:944:944))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (982:982:982))
        (PORT datab (973:973:973) (973:973:973))
        (PORT datac (977:977:977) (974:974:974))
        (PORT datad (955:955:955) (943:943:943))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (983:983:983))
        (PORT datab (973:973:973) (973:973:973))
        (PORT datac (978:978:978) (975:975:975))
        (PORT datad (955:955:955) (943:943:943))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[0\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (752:752:752) (710:710:710))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (472:472:472))
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1337:1337:1337) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1337:1337:1337) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1337:1337:1337) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1337:1337:1337) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1337:1337:1337) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1337:1337:1337) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (350:350:350))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1337:1337:1337) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1337:1337:1337) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1337:1337:1337) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (347:347:347))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (353:353:353))
        (PORT datab (271:271:271) (345:345:345))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (243:243:243) (309:309:309))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (771:771:771))
        (PORT datab (273:273:273) (346:346:346))
        (PORT datac (451:451:451) (473:473:473))
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[16\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[17\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[18\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[19\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (354:354:354))
        (PORT datab (271:271:271) (343:343:343))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (472:472:472))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (237:237:237) (311:311:311))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (646:646:646) (608:608:608))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|oRESET\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (238:238:238))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|oRESET)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE p1\|altpll_component\|pll)
    (DELAY
      (ABSOLUTE
        (PORT areset (5293:5293:5293) (5293:5293:5293))
        (PORT inclk[0] (1964:1964:1964) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE p1\|altpll_component\|_clk2\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1962:1962:1962) (1935:1935:1935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (474:474:474))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (370:370:370))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1586:1586:1586) (1564:1564:1564))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (347:347:347))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1586:1586:1586) (1564:1564:1564))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1586:1586:1586) (1564:1564:1564))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (274:274:274) (347:347:347))
        (PORT datac (240:240:240) (315:315:315))
        (PORT datad (244:244:244) (311:311:311))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (482:482:482))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1586:1586:1586) (1564:1564:1564))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (372:372:372))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1586:1586:1586) (1564:1564:1564))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (375:375:375))
        (PORT datab (295:295:295) (370:370:370))
        (PORT datac (259:259:259) (335:335:335))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (448:448:448))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (220:220:220) (254:254:254))
        (PORT datad (223:223:223) (248:248:248))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1586:1586:1586) (1564:1564:1564))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (369:369:369))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (259:259:259) (291:291:291))
        (PORT datac (227:227:227) (262:262:262))
        (PORT datad (414:414:414) (400:400:400))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1586:1586:1586) (1564:1564:1564))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1586:1586:1586) (1564:1564:1564))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (729:729:729))
        (PORT datab (515:515:515) (536:536:536))
        (PORT datac (697:697:697) (702:702:702))
        (PORT datad (443:443:443) (472:472:472))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (447:447:447))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (228:228:228) (263:263:263))
        (PORT datad (230:230:230) (256:256:256))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1586:1586:1586) (1564:1564:1564))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1586:1586:1586) (1564:1564:1564))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1586:1586:1586) (1564:1564:1564))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (511:511:511))
        (PORT datab (474:474:474) (509:509:509))
        (PORT datac (478:478:478) (507:507:507))
        (PORT datad (461:461:461) (486:486:486))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (733:733:733))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (701:701:701) (706:706:706))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|HS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|oHS\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2105:2105:2105) (2112:2112:2112))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|oHS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (485:485:485))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (365:365:365))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (275:275:275))
        (PORT datac (417:417:417) (397:397:397))
        (PORT datad (384:384:384) (366:366:366))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1806:1806:1806) (1805:1805:1805))
        (PORT ena (1036:1036:1036) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1806:1806:1806) (1805:1805:1805))
        (PORT ena (1036:1036:1036) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1806:1806:1806) (1805:1805:1805))
        (PORT ena (1036:1036:1036) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1806:1806:1806) (1805:1805:1805))
        (PORT ena (1036:1036:1036) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1806:1806:1806) (1805:1805:1805))
        (PORT ena (1036:1036:1036) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|LessThan5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (350:350:350))
        (PORT datac (238:238:238) (314:314:314))
        (PORT datad (239:239:239) (305:305:305))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (694:694:694))
        (PORT datab (382:382:382) (373:373:373))
        (PORT datac (662:662:662) (656:656:656))
        (PORT datad (421:421:421) (445:445:445))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (474:474:474) (454:454:454))
        (PORT datad (215:215:215) (247:247:247))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1806:1806:1806) (1805:1805:1805))
        (PORT ena (1036:1036:1036) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (651:651:651))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1806:1806:1806) (1805:1805:1805))
        (PORT ena (1036:1036:1036) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (287:287:287))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (428:428:428) (417:417:417))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1806:1806:1806) (1805:1805:1805))
        (PORT ena (1036:1036:1036) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (330:330:330))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (287:287:287))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datad (430:430:430) (418:418:418))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1806:1806:1806) (1805:1805:1805))
        (PORT ena (1036:1036:1036) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (485:485:485))
        (PORT datab (291:291:291) (364:364:364))
        (PORT datac (238:238:238) (313:313:313))
        (PORT datad (260:260:260) (325:325:325))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (287:287:287))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (429:429:429) (417:417:417))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1806:1806:1806) (1805:1805:1805))
        (PORT ena (1036:1036:1036) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (531:531:531))
        (PORT datab (450:450:450) (488:488:488))
        (PORT datac (459:459:459) (487:487:487))
        (PORT datad (217:217:217) (238:238:238))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|VS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|oVS\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2249:2249:2249) (2229:2229:2229))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|oVS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|cDEN\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (518:518:518) (539:539:539))
        (PORT datac (463:463:463) (484:484:484))
        (PORT datad (443:443:443) (471:471:471))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|cDEN\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (510:510:510))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (688:688:688) (696:696:696))
        (PORT datad (462:462:462) (488:488:488))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|cDEN\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (528:528:528))
        (PORT datab (447:447:447) (485:485:485))
        (PORT datac (456:456:456) (484:484:484))
        (PORT datad (217:217:217) (238:238:238))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|LessThan5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (695:695:695))
        (PORT datab (452:452:452) (481:481:481))
        (PORT datac (412:412:412) (453:453:453))
        (PORT datad (454:454:454) (480:480:480))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|LessThan5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (583:583:583))
        (PORT datab (493:493:493) (507:507:507))
        (PORT datac (454:454:454) (481:481:481))
        (PORT datad (355:355:355) (341:341:341))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|cDEN\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (700:700:700) (705:705:705))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|blank_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|oBLANK_n\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4772:4772:4772) (4600:4600:4600))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|oBLANK_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2881:2881:2881) (2715:2715:2715))
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2282:2282:2282) (2259:2259:2259))
        (PORT datac (2106:2106:2106) (2113:2113:2113))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2898:2898:2898) (2878:2878:2878))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (373:373:373))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2898:2898:2898) (2878:2878:2878))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2898:2898:2898) (2878:2878:2878))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (373:373:373))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2898:2898:2898) (2878:2878:2878))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2898:2898:2898) (2878:2878:2878))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2898:2898:2898) (2878:2878:2878))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (379:379:379))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2898:2898:2898) (2878:2878:2878))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2898:2898:2898) (2878:2878:2878))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2898:2898:2898) (2878:2878:2878))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2889:2889:2889) (2866:2866:2866))
        (PORT sclr (1203:1203:1203) (1214:1214:1214))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (372:372:372))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2889:2889:2889) (2866:2866:2866))
        (PORT sclr (1203:1203:1203) (1214:1214:1214))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2889:2889:2889) (2866:2866:2866))
        (PORT sclr (1203:1203:1203) (1214:1214:1214))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (380:380:380))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2889:2889:2889) (2866:2866:2866))
        (PORT sclr (1203:1203:1203) (1214:1214:1214))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (363:363:363))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2889:2889:2889) (2866:2866:2866))
        (PORT sclr (1203:1203:1203) (1214:1214:1214))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2889:2889:2889) (2866:2866:2866))
        (PORT sclr (1203:1203:1203) (1214:1214:1214))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2889:2889:2889) (2866:2866:2866))
        (PORT sclr (1203:1203:1203) (1214:1214:1214))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (418:418:418))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2889:2889:2889) (2866:2866:2866))
        (PORT sclr (1203:1203:1203) (1214:1214:1214))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1932:1932:1932))
        (PORT asdata (1375:1375:1375) (1353:1353:1353))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (970:970:970) (958:958:958))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1932:1932:1932))
        (PORT asdata (1351:1351:1351) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (414:414:414))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2889:2889:2889) (2866:2866:2866))
        (PORT sclr (1203:1203:1203) (1214:1214:1214))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[18\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (291:291:291) (373:373:373))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2889:2889:2889) (2866:2866:2866))
        (PORT sclr (1203:1203:1203) (1214:1214:1214))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (746:746:746) (754:754:754))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (777:777:777))
        (PORT datac (675:675:675) (697:697:697))
        (PORT datad (268:268:268) (337:337:337))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1932:1932:1932))
        (PORT asdata (1724:1724:1724) (1693:1693:1693))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1050:1050:1050))
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1008:1008:1008))
        (PORT datab (1004:1004:1004) (975:975:975))
        (PORT datac (793:793:793) (809:809:809))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (374:374:374))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1199:1199:1199))
        (PORT datab (1094:1094:1094) (1090:1090:1090))
        (PORT datac (1029:1029:1029) (1027:1027:1027))
        (PORT datad (1529:1529:1529) (1459:1459:1459))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (457:457:457) (484:484:484))
        (PORT datad (733:733:733) (747:747:747))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (PORT datab (271:271:271) (343:343:343))
        (PORT datac (237:237:237) (312:312:312))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (667:667:667))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (PORT datab (270:270:270) (343:343:343))
        (PORT datac (237:237:237) (312:312:312))
        (PORT datad (241:241:241) (308:308:308))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[18\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (426:426:426))
        (PORT datab (1095:1095:1095) (1081:1081:1081))
        (PORT datac (999:999:999) (955:955:955))
        (PORT datad (961:961:961) (916:916:916))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[18\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (1021:1021:1021) (1024:1024:1024))
        (PORT datac (302:302:302) (390:390:390))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1842:1842:1842) (1836:1836:1836))
        (PORT ena (1630:1630:1630) (1557:1557:1557))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (365:365:365))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1842:1842:1842) (1836:1836:1836))
        (PORT ena (1630:1630:1630) (1557:1557:1557))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1842:1842:1842) (1836:1836:1836))
        (PORT ena (1630:1630:1630) (1557:1557:1557))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (386:386:386))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1842:1842:1842) (1836:1836:1836))
        (PORT ena (1630:1630:1630) (1557:1557:1557))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (371:371:371))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1842:1842:1842) (1836:1836:1836))
        (PORT ena (1630:1630:1630) (1557:1557:1557))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (363:363:363))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1842:1842:1842) (1836:1836:1836))
        (PORT ena (1630:1630:1630) (1557:1557:1557))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1842:1842:1842) (1836:1836:1836))
        (PORT ena (1630:1630:1630) (1557:1557:1557))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (372:372:372))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1842:1842:1842) (1836:1836:1836))
        (PORT ena (1630:1630:1630) (1557:1557:1557))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1842:1842:1842) (1836:1836:1836))
        (PORT ena (1630:1630:1630) (1557:1557:1557))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (357:357:357))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1556:1556:1556) (1566:1566:1566))
        (PORT ena (1644:1644:1644) (1571:1571:1571))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1556:1556:1556) (1566:1566:1566))
        (PORT ena (1644:1644:1644) (1571:1571:1571))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1556:1556:1556) (1566:1566:1566))
        (PORT ena (1644:1644:1644) (1571:1571:1571))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (455:455:455) (475:475:475))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1556:1556:1556) (1566:1566:1566))
        (PORT ena (1644:1644:1644) (1571:1571:1571))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1556:1556:1556) (1566:1566:1566))
        (PORT ena (1644:1644:1644) (1571:1571:1571))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1556:1556:1556) (1566:1566:1566))
        (PORT ena (1644:1644:1644) (1571:1571:1571))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1556:1556:1556) (1566:1566:1566))
        (PORT ena (1644:1644:1644) (1571:1571:1571))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1556:1556:1556) (1566:1566:1566))
        (PORT ena (1644:1644:1644) (1571:1571:1571))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (345:345:345))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1556:1556:1556) (1566:1566:1566))
        (PORT ena (1644:1644:1644) (1571:1571:1571))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[18\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1556:1556:1556) (1566:1566:1566))
        (PORT ena (1644:1644:1644) (1571:1571:1571))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[16\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (425:425:425))
        (PORT datab (1094:1094:1094) (1080:1080:1080))
        (PORT datac (999:999:999) (955:955:955))
        (PORT datad (960:960:960) (915:915:915))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|busy\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datad (991:991:991) (989:989:989))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|busy)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[31\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (276:276:276))
        (PORT datab (240:240:240) (278:278:278))
        (PORT datac (716:716:716) (703:703:703))
        (PORT datad (1100:1100:1100) (1107:1107:1107))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (825:825:825))
        (PORT datab (814:814:814) (821:821:821))
        (PORT datac (757:757:757) (788:788:788))
        (PORT datad (762:762:762) (775:775:775))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1008:1008:1008))
        (PORT datab (1006:1006:1006) (978:978:978))
        (PORT datac (795:795:795) (811:811:811))
        (PORT datad (374:374:374) (357:357:357))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[0\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (739:739:739))
        (PORT datab (229:229:229) (259:259:259))
        (PORT datad (1101:1101:1101) (1108:1108:1108))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[3\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[4\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[5\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[6\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (379:379:379))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[7\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[8\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[9\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[10\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[11\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[12\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[13\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[14\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[15\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (378:378:378))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (967:967:967))
        (PORT datab (1016:1016:1016) (981:981:981))
        (PORT datac (1214:1214:1214) (1150:1150:1150))
        (PORT datad (969:969:969) (945:945:945))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[16\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[17\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[18\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[19\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (512:512:512))
        (PORT datab (677:677:677) (665:665:665))
        (PORT datac (472:472:472) (497:497:497))
        (PORT datad (434:434:434) (458:458:458))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (989:989:989))
        (PORT datab (969:969:969) (958:958:958))
        (PORT datac (963:963:963) (937:937:937))
        (PORT datad (1233:1233:1233) (1200:1200:1200))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[20\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[21\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (380:380:380))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[22\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[23\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (714:714:714))
        (PORT datab (503:503:503) (518:518:518))
        (PORT datac (465:465:465) (487:487:487))
        (PORT datad (666:666:666) (652:652:652))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (399:399:399))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1252:1252:1252) (1218:1218:1218))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[24\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[25\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[26\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[27\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (659:659:659))
        (PORT datab (494:494:494) (506:506:506))
        (PORT datac (419:419:419) (451:451:451))
        (PORT datad (421:421:421) (443:443:443))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[28\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[29\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[30\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[31\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (661:661:661))
        (PORT datab (452:452:452) (482:482:482))
        (PORT datac (456:456:456) (476:476:476))
        (PORT datad (446:446:446) (466:466:466))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (186:186:186) (213:213:213))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_start\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (732:732:732))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datad (1096:1096:1096) (1104:1104:1104))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_start)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1020:1020:1020) (1024:1024:1024))
        (PORT datac (301:301:301) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|start_row_counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (871:871:871))
        (PORT datab (248:248:248) (277:277:277))
        (PORT datad (217:217:217) (238:238:238))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|start_row_counter)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (806:806:806) (831:831:831))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (805:805:805) (830:830:830))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (810:810:810) (835:835:835))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (802:802:802) (827:827:827))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (339:339:339))
        (PORT datac (816:816:816) (842:842:842))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datac (815:815:815) (841:841:841))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (799:799:799) (824:824:824))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (808:808:808) (834:834:834))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (801:801:801) (826:826:826))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (800:800:800) (825:825:825))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (335:335:335))
        (PORT datac (803:803:803) (829:829:829))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (798:798:798) (823:823:823))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (812:812:812) (838:838:838))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datac (811:811:811) (836:836:836))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (814:814:814) (840:840:840))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datac (813:813:813) (839:839:839))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (693:693:693) (697:697:697))
        (PORT datad (728:728:728) (729:729:729))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (694:694:694) (699:699:699))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (694:694:694) (698:698:698))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (692:692:692) (696:696:696))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (751:751:751))
        (PORT datab (668:668:668) (683:683:683))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1123:1123:1123))
        (PORT datab (271:271:271) (343:343:343))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1616:1616:1616) (1565:1565:1565))
        (PORT sload (1329:1329:1329) (1349:1349:1349))
        (PORT ena (1339:1339:1339) (1281:1281:1281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (981:981:981))
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (738:738:738))
        (PORT datab (241:241:241) (279:279:279))
        (PORT datac (756:756:756) (787:787:787))
        (PORT datad (261:261:261) (327:327:327))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1678:1678:1678) (1656:1656:1656))
        (PORT sload (1329:1329:1329) (1349:1349:1349))
        (PORT ena (1339:1339:1339) (1281:1281:1281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (674:674:674))
        (PORT datab (786:786:786) (816:816:816))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (740:740:740))
        (PORT datab (241:241:241) (279:279:279))
        (PORT datac (755:755:755) (786:786:786))
        (PORT datad (758:758:758) (771:771:771))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1771:1771:1771) (1693:1693:1693))
        (PORT sload (1329:1329:1329) (1349:1349:1349))
        (PORT ena (1339:1339:1339) (1281:1281:1281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (820:820:820))
        (PORT datab (289:289:289) (361:361:361))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (560:560:560))
        (PORT datab (1015:1015:1015) (986:986:986))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (737:737:737))
        (PORT datab (241:241:241) (279:279:279))
        (PORT datac (755:755:755) (786:786:786))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2188:2188:2188) (2096:2096:2096))
        (PORT sload (1247:1247:1247) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1972:1972:1972) (1912:1912:1912))
        (PORT sload (1329:1329:1329) (1349:1349:1349))
        (PORT ena (1339:1339:1339) (1281:1281:1281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (348:348:348))
        (PORT datab (787:787:787) (817:817:817))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (810:810:810))
        (PORT datab (810:810:810) (817:817:817))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (464:464:464) (500:500:500))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (538:538:538))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (499:499:499) (512:512:512))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (458:458:458) (492:492:492))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (859:859:859))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (500:500:500) (520:520:520))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (1010:1010:1010))
        (PORT datab (703:703:703) (660:660:660))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (410:410:410))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (495:495:495))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (838:838:838))
        (PORT datab (1000:1000:1000) (963:963:963))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (384:384:384))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (515:515:515))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1130:1130:1130))
        (PORT datab (1016:1016:1016) (980:980:980))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (401:401:401))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (497:497:497) (512:512:512))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (971:971:971))
        (PORT datab (729:729:729) (685:685:685))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (386:386:386) (377:377:377))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (666:666:666))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1247:1247:1247))
        (PORT datab (663:663:663) (638:638:638))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (401:401:401))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (776:776:776) (776:776:776))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (991:991:991))
        (PORT datab (429:429:429) (403:403:403))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (400:400:400))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (687:687:687))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (386:386:386))
        (PORT datab (967:967:967) (955:955:955))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (386:386:386) (375:375:375))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (505:505:505) (523:523:523))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (412:412:412))
        (PORT datab (1012:1012:1012) (980:980:980))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (397:397:397))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (508:508:508))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (386:386:386))
        (PORT datab (1017:1017:1017) (982:982:982))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (379:379:379))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (522:522:522))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (968:968:968))
        (PORT datab (428:428:428) (402:402:402))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (396:396:396))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (496:496:496))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (579:579:579))
        (PORT datab (1252:1252:1252) (1181:1181:1181))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (425:425:425) (395:395:395))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (501:501:501) (515:515:515))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (561:561:561))
        (PORT datab (705:705:705) (686:686:686))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (607:607:607))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (471:471:471) (500:500:500))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (552:552:552))
        (PORT datab (678:678:678) (668:668:668))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (384:384:384) (372:372:372))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Mult0\|auto_generated\|mac_mult1.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[1] (1222:1222:1222) (1149:1149:1149))
        (PORT dataa[2] (845:845:845) (780:780:780))
        (PORT dataa[3] (1103:1103:1103) (1006:1006:1006))
        (PORT dataa[4] (572:572:572) (517:517:517))
        (PORT dataa[5] (599:599:599) (549:549:549))
        (PORT dataa[6] (619:619:619) (554:554:554))
        (PORT dataa[7] (570:570:570) (516:516:516))
        (PORT dataa[8] (637:637:637) (577:577:577))
        (PORT dataa[9] (607:607:607) (557:557:557))
        (PORT dataa[10] (597:597:597) (545:545:545))
        (PORT dataa[11] (599:599:599) (550:550:550))
        (PORT dataa[12] (576:576:576) (528:528:528))
        (PORT dataa[13] (580:580:580) (515:515:515))
        (PORT dataa[14] (634:634:634) (576:576:576))
        (PORT dataa[15] (604:604:604) (557:557:557))
        (PORT dataa[16] (577:577:577) (515:515:515))
        (PORT dataa[17] (576:576:576) (526:526:526))
        (IOPATH dataa dataout (3159:3159:3159) (3159:3159:3159))
        (IOPATH datab dataout (3110:3110:3110) (3110:3110:3110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Mult0\|auto_generated\|mac_out2)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (111:111:111) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[5\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (564:564:564))
        (PORT datab (631:631:631) (601:601:601))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2188:2188:2188) (2096:2096:2096))
        (PORT sload (1247:1247:1247) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1922:1922:1922) (1857:1857:1857))
        (PORT sload (1329:1329:1329) (1349:1349:1349))
        (PORT ena (1339:1339:1339) (1281:1281:1281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[6\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (982:982:982))
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (821:821:821))
        (PORT datab (791:791:791) (817:817:817))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[6\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (637:637:637))
        (PORT datab (648:648:648) (591:591:591))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2188:2188:2188) (2096:2096:2096))
        (PORT sload (1247:1247:1247) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1941:1941:1941) (1875:1875:1875))
        (PORT sload (1329:1329:1329) (1349:1349:1349))
        (PORT ena (1339:1339:1339) (1281:1281:1281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[7\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1165:1165:1165))
        (PORT datab (788:788:788) (819:819:819))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (811:811:811) (819:819:819))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[7\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (802:802:802))
        (PORT datab (670:670:670) (622:622:622))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1247:1247:1247) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1914:1914:1914) (1864:1864:1864))
        (PORT sload (1329:1329:1329) (1349:1349:1349))
        (PORT ena (1339:1339:1339) (1281:1281:1281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (936:936:936))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[8\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (896:896:896))
        (PORT datab (789:789:789) (819:819:819))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (791:791:791) (818:818:818))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[8\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (803:803:803))
        (PORT datab (898:898:898) (825:825:825))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1247:1247:1247) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1913:1913:1913) (1854:1854:1854))
        (PORT sload (1329:1329:1329) (1349:1349:1349))
        (PORT ena (1339:1339:1339) (1281:1281:1281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (875:875:875))
        (PORT datab (667:667:667) (682:682:682))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[9\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (892:892:892))
        (PORT datab (789:789:789) (820:820:820))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[9\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (564:564:564))
        (PORT datab (658:658:658) (612:612:612))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2188:2188:2188) (2096:2096:2096))
        (PORT sload (1247:1247:1247) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1917:1917:1917) (1855:1855:1855))
        (PORT sload (1329:1329:1329) (1349:1349:1349))
        (PORT ena (1339:1339:1339) (1281:1281:1281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (488:488:488))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[10\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (865:865:865))
        (PORT datab (431:431:431) (405:405:405))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[10\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (660:660:660) (610:610:610))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1247:1247:1247) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1633:1633:1633) (1586:1586:1586))
        (PORT sload (862:862:862) (931:931:931))
        (PORT ena (873:873:873) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (498:498:498))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[11\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (865:865:865))
        (PORT datab (387:387:387) (378:378:378))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[11\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (648:648:648) (616:616:616))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1247:1247:1247) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1874:1874:1874) (1821:1821:1821))
        (PORT sload (862:862:862) (931:931:931))
        (PORT ena (873:873:873) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (460:460:460))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[12\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (866:866:866))
        (PORT datab (429:429:429) (402:402:402))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[12\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (663:663:663) (614:614:614))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1247:1247:1247) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1588:1588:1588) (1551:1551:1551))
        (PORT sload (862:862:862) (931:931:931))
        (PORT ena (873:873:873) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (435:435:435) (463:463:463))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[13\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (619:619:619))
        (PORT datab (467:467:467) (513:513:513))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[13\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (634:634:634) (592:592:592))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1247:1247:1247) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1597:1597:1597) (1548:1548:1548))
        (PORT sload (862:862:862) (931:931:931))
        (PORT ena (873:873:873) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (465:465:465))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[14\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (866:866:866))
        (PORT datab (385:385:385) (373:373:373))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[14\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (826:826:826))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1247:1247:1247) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1646:1646:1646) (1600:1600:1600))
        (PORT sload (862:862:862) (931:931:931))
        (PORT ena (873:873:873) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1942:1942:1942))
        (PORT asdata (1290:1290:1290) (1263:1263:1263))
        (PORT ena (1344:1344:1344) (1290:1290:1290))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (508:508:508))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[15\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (866:866:866))
        (PORT datab (427:427:427) (398:398:398))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[15\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (622:622:622))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2187:2187:2187) (2095:2095:2095))
        (PORT sload (1247:1247:1247) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1632:1632:1632) (1583:1583:1583))
        (PORT sload (862:862:862) (931:931:931))
        (PORT ena (873:873:873) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1448:1448:1448) (1357:1357:1357))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2063:2063:2063) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (496:496:496))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[16\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (384:384:384))
        (PORT datab (466:466:466) (511:511:511))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[16\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (609:609:609))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2187:2187:2187) (2094:2094:2094))
        (PORT sload (1247:1247:1247) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1629:1629:1629) (1590:1590:1590))
        (PORT sload (862:862:862) (931:931:931))
        (PORT ena (873:873:873) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (472:472:472))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[17\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (867:867:867))
        (PORT datab (428:428:428) (398:398:398))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[17\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (903:903:903) (813:813:813))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1247:1247:1247) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1642:1642:1642) (1591:1591:1591))
        (PORT sload (862:862:862) (931:931:931))
        (PORT ena (873:873:873) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (471:471:471))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[18\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (466:466:466) (511:511:511))
        (PORT datad (651:651:651) (607:607:607))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (501:501:501) (516:516:516))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (675:675:675) (674:674:674))
        (PORT datad (355:355:355) (335:335:335))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (406:406:406))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Mult0\|auto_generated\|mac_mult3.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (949:949:949) (876:876:876))
        (IOPATH dataa dataout (3159:3159:3159) (3159:3159:3159))
        (IOPATH datab dataout (3110:3110:3110) (3110:3110:3110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Mult0\|auto_generated\|mac_out4)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (111:111:111) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Mult0\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (888:888:888) (830:830:830))
        (PORT datad (305:305:305) (279:279:279))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[18\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (212:212:212))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2187:2187:2187) (2094:2094:2094))
        (PORT sload (1247:1247:1247) (1242:1242:1242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1600:1600:1600) (1559:1559:1559))
        (PORT sload (862:862:862) (931:931:931))
        (PORT ena (873:873:873) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1943:1943:1943))
        (PORT asdata (782:782:782) (805:805:805))
        (PORT ena (1039:1039:1039) (1001:1001:1001))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1942:1942:1942))
        (PORT asdata (1052:1052:1052) (1061:1061:1061))
        (PORT ena (1344:1344:1344) (1290:1290:1290))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1942:1942:1942))
        (PORT asdata (1081:1081:1081) (1087:1087:1087))
        (PORT ena (1344:1344:1344) (1290:1290:1290))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1542w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (799:799:799))
        (PORT datab (774:774:774) (783:783:783))
        (PORT datac (418:418:418) (451:451:451))
        (PORT datad (273:273:273) (344:344:344))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (706:706:706) (717:717:717))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1290:1290:1290))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1594w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1702:1702:1702) (1671:1671:1671))
        (PORT datab (385:385:385) (495:495:495))
        (PORT datac (1277:1277:1277) (1263:1263:1263))
        (PORT datad (1763:1763:1763) (1699:1699:1699))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2306w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (407:407:407))
        (PORT datac (292:292:292) (384:384:384))
        (PORT datad (296:296:296) (375:375:375))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2359w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1189:1189:1189))
        (PORT datab (1087:1087:1087) (1112:1112:1112))
        (PORT datac (1075:1075:1075) (1092:1092:1092))
        (PORT datad (950:950:950) (905:905:905))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~396)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (916:916:916))
        (PORT datab (934:934:934) (907:907:907))
        (PORT datac (1133:1133:1133) (1017:1017:1017))
        (PORT datad (999:999:999) (985:985:985))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~397)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (688:688:688))
        (PORT datab (679:679:679) (611:611:611))
        (PORT datac (652:652:652) (614:614:614))
        (PORT datad (1231:1231:1231) (1192:1192:1192))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~384)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1022:1022:1022))
        (PORT datab (923:923:923) (861:861:861))
        (PORT datac (900:900:900) (875:875:875))
        (PORT datad (1152:1152:1152) (1044:1044:1044))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~398)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (588:588:588))
        (PORT datab (968:968:968) (900:900:900))
        (PORT datac (195:195:195) (226:226:226))
        (PORT datad (890:890:890) (851:851:851))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~401)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (891:891:891))
        (PORT datab (971:971:971) (895:895:895))
        (PORT datac (194:194:194) (225:225:225))
        (PORT datad (999:999:999) (984:984:984))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~385)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (679:679:679))
        (PORT datab (1276:1276:1276) (1227:1227:1227))
        (PORT datac (664:664:664) (625:625:625))
        (PORT datad (1244:1244:1244) (1216:1216:1216))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~386)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (445:445:445) (413:413:413))
        (PORT datac (711:711:711) (672:672:672))
        (PORT datad (1233:1233:1233) (1194:1194:1194))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~387)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1260:1260:1260))
        (PORT datab (1277:1277:1277) (1228:1228:1228))
        (PORT datac (675:675:675) (633:633:633))
        (PORT datad (903:903:903) (811:811:811))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~388)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (919:919:919) (841:841:841))
        (PORT datac (690:690:690) (650:650:650))
        (PORT datad (1232:1232:1232) (1192:1192:1192))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~389)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (1203:1203:1203) (1166:1166:1166))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~390)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (632:632:632))
        (PORT datab (676:676:676) (608:608:608))
        (PORT datac (1135:1135:1135) (1083:1083:1083))
        (PORT datad (1128:1128:1128) (1068:1068:1068))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~391)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (794:794:794))
        (PORT datab (629:629:629) (576:576:576))
        (PORT datac (902:902:902) (877:877:877))
        (PORT datad (872:872:872) (778:778:778))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~392)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (885:885:885))
        (PORT datab (1610:1610:1610) (1568:1568:1568))
        (PORT datac (706:706:706) (664:664:664))
        (PORT datad (1526:1526:1526) (1485:1485:1485))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~393)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (673:673:673))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (905:905:905) (836:836:836))
        (PORT datad (1520:1520:1520) (1478:1478:1478))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~394)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1017:1017:1017))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (971:971:971) (934:934:934))
        (PORT datad (885:885:885) (829:829:829))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~395)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (968:968:968))
        (PORT datab (1584:1584:1584) (1546:1546:1546))
        (PORT datac (614:614:614) (561:561:561))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~402)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (928:928:928) (892:892:892))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~342)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (595:595:595))
        (PORT datab (567:567:567) (606:606:606))
        (PORT datac (730:730:730) (747:747:747))
        (PORT datad (377:377:377) (354:354:354))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~343)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (971:971:971))
        (PORT datab (450:450:450) (417:417:417))
        (PORT datac (410:410:410) (384:384:384))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~349)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (706:706:706))
        (PORT datab (567:567:567) (606:606:606))
        (PORT datac (730:730:730) (747:747:747))
        (PORT datad (694:694:694) (650:650:650))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~350)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (651:651:651))
        (PORT datab (567:567:567) (606:606:606))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1335:1335:1335) (1264:1264:1264))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~346)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (798:798:798))
        (PORT datab (1033:1033:1033) (1024:1024:1024))
        (PORT datac (918:918:918) (851:851:851))
        (PORT datad (928:928:928) (892:892:892))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~347)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (968:968:968))
        (PORT datab (919:919:919) (816:816:816))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (851:851:851) (762:762:762))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~344)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (427:427:427))
        (PORT datab (569:569:569) (609:609:609))
        (PORT datac (411:411:411) (387:387:387))
        (PORT datad (445:445:445) (482:482:482))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~345)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (673:673:673) (639:639:639))
        (PORT datac (707:707:707) (663:663:663))
        (PORT datad (522:522:522) (571:571:571))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~348)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (790:790:790))
        (PORT datab (1380:1380:1380) (1361:1361:1361))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (444:444:444) (479:479:479))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~351)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (410:410:410))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (442:442:442) (477:477:477))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~354)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (650:650:650))
        (PORT datab (570:570:570) (610:610:610))
        (PORT datac (727:727:727) (744:744:744))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~355)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (410:410:410))
        (PORT datab (306:306:306) (388:388:388))
        (PORT datac (594:594:594) (538:538:538))
        (PORT datad (586:586:586) (528:528:528))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~356)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (970:970:970))
        (PORT datab (708:708:708) (661:661:661))
        (PORT datac (411:411:411) (386:386:386))
        (PORT datad (446:446:446) (483:483:483))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~357)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (568:568:568) (607:607:607))
        (PORT datac (378:378:378) (366:366:366))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~358)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (395:395:395))
        (PORT datab (473:473:473) (514:514:514))
        (PORT datac (1350:1350:1350) (1333:1333:1333))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~352)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (403:403:403))
        (PORT datab (571:571:571) (610:610:610))
        (PORT datac (727:727:727) (744:744:744))
        (PORT datad (406:406:406) (382:382:382))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~353)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (970:970:970))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (661:661:661) (620:620:620))
        (PORT datad (670:670:670) (627:627:627))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~359)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1170:1170:1170))
        (PORT datab (568:568:568) (607:607:607))
        (PORT datac (729:729:729) (746:746:746))
        (PORT datad (980:980:980) (913:913:913))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~360)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1144:1144:1144))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1374:1374:1374) (1316:1316:1316))
        (PORT datad (520:520:520) (569:569:569))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~361)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (619:619:619))
        (PORT datab (292:292:292) (365:365:365))
        (PORT datac (563:563:563) (511:511:511))
        (PORT datad (382:382:382) (360:360:360))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~362)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1387:1387:1387))
        (PORT datab (1141:1141:1141) (1163:1163:1163))
        (PORT datac (611:611:611) (553:553:553))
        (PORT datad (673:673:673) (631:631:631))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~363)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1388:1388:1388))
        (PORT datab (679:679:679) (648:648:648))
        (PORT datac (651:651:651) (611:611:611))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~369)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1381:1381:1381))
        (PORT datab (1144:1144:1144) (1167:1167:1167))
        (PORT datac (647:647:647) (608:608:608))
        (PORT datad (670:670:670) (630:630:630))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~370)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1384:1384:1384))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (410:410:410) (387:387:387))
        (PORT datad (399:399:399) (373:373:373))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~366)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1375:1375:1375))
        (PORT datab (408:408:408) (382:382:382))
        (PORT datac (411:411:411) (388:388:388))
        (PORT datad (1118:1118:1118) (1136:1136:1136))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~367)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1384:1384:1384))
        (PORT datab (442:442:442) (409:409:409))
        (PORT datac (388:388:388) (373:373:373))
        (PORT datad (396:396:396) (370:370:370))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~364)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1377:1377:1377))
        (PORT datab (1002:1002:1002) (908:908:908))
        (PORT datac (679:679:679) (637:637:637))
        (PORT datad (1117:1117:1117) (1134:1134:1134))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~365)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1390:1390:1390))
        (PORT datab (711:711:711) (667:667:667))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (946:946:946) (895:895:895))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~368)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1157:1157:1157))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (1076:1076:1076) (1082:1082:1082))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~371)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1094:1094:1094) (1122:1122:1122))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~372)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (839:839:839))
        (PORT datab (1388:1388:1388) (1376:1376:1376))
        (PORT datac (647:647:647) (617:617:617))
        (PORT datad (957:957:957) (908:908:908))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~380)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1160:1160:1160))
        (PORT datab (443:443:443) (410:410:410))
        (PORT datac (650:650:650) (612:612:612))
        (PORT datad (1347:1347:1347) (1333:1333:1333))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~381)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1160:1160:1160))
        (PORT datab (407:407:407) (393:393:393))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (374:374:374) (351:351:351))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~377)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (656:656:656))
        (PORT datab (448:448:448) (416:416:416))
        (PORT datac (780:780:780) (808:808:808))
        (PORT datad (1249:1249:1249) (1205:1205:1205))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~378)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1010:1010:1010))
        (PORT datab (898:898:898) (799:799:799))
        (PORT datac (1542:1542:1542) (1513:1513:1513))
        (PORT datad (1145:1145:1145) (1031:1031:1031))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~375)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (842:842:842))
        (PORT datab (1277:1277:1277) (1239:1239:1239))
        (PORT datac (704:704:704) (660:660:660))
        (PORT datad (703:703:703) (657:657:657))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~376)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (785:785:785))
        (PORT datab (1092:1092:1092) (962:962:962))
        (PORT datac (1542:1542:1542) (1513:1513:1513))
        (PORT datad (1457:1457:1457) (1351:1351:1351))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~379)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1588:1588:1588) (1544:1544:1544))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (1201:1201:1201) (1169:1169:1169))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~373)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1158:1158:1158))
        (PORT datab (751:751:751) (703:703:703))
        (PORT datac (644:644:644) (616:616:616))
        (PORT datad (1352:1352:1352) (1340:1340:1340))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~374)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1160:1160:1160))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1492:1492:1492) (1387:1387:1387))
        (PORT datad (398:398:398) (372:372:372))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~382)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1119:1119:1119))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1105:1105:1105) (1010:1010:1010))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~383)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (837:837:837))
        (PORT datab (729:729:729) (695:695:695))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1162:1162:1162) (1088:1088:1088))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~399)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (897:897:897))
        (PORT datab (1296:1296:1296) (1246:1246:1246))
        (PORT datac (1107:1107:1107) (1010:1010:1010))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~322)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1464:1464:1464))
        (PORT datab (408:408:408) (382:382:382))
        (PORT datac (721:721:721) (681:681:681))
        (PORT datad (1828:1828:1828) (1785:1785:1785))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~323)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (422:422:422))
        (PORT datab (1876:1876:1876) (1822:1822:1822))
        (PORT datac (578:578:578) (521:521:521))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~320)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1461:1461:1461))
        (PORT datab (444:444:444) (411:411:411))
        (PORT datac (374:374:374) (362:362:362))
        (PORT datad (1826:1826:1826) (1782:1782:1782))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~321)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (655:655:655))
        (PORT datab (692:692:692) (619:619:619))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1828:1828:1828) (1785:1785:1785))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~324)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1583:1583:1583) (1512:1512:1512))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (2166:2166:2166) (2095:2095:2095))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~325)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (419:419:419))
        (PORT datab (402:402:402) (386:386:386))
        (PORT datac (1404:1404:1404) (1427:1427:1427))
        (PORT datad (1827:1827:1827) (1784:1784:1784))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~326)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (422:422:422))
        (PORT datab (1875:1875:1875) (1820:1820:1820))
        (PORT datac (826:826:826) (745:745:745))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~318)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (648:648:648))
        (PORT datab (960:960:960) (912:912:912))
        (PORT datac (1407:1407:1407) (1431:1431:1431))
        (PORT datad (1829:1829:1829) (1786:1786:1786))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~319)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (668:668:668))
        (PORT datab (1877:1877:1877) (1823:1823:1823))
        (PORT datac (681:681:681) (641:641:641))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~327)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (2166:2166:2166) (2095:2095:2095))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~308)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2193:2193:2193) (2131:2131:2131))
        (PORT datab (1590:1590:1590) (1520:1520:1520))
        (PORT datac (1734:1734:1734) (1575:1575:1575))
        (PORT datad (1724:1724:1724) (1555:1555:1555))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~309)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2196:2196:2196) (2134:2134:2134))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1595:1595:1595) (1523:1523:1523))
        (PORT datad (1561:1561:1561) (1391:1391:1391))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~310)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1612:1612:1612))
        (PORT datab (1598:1598:1598) (1517:1517:1517))
        (PORT datac (1252:1252:1252) (1158:1158:1158))
        (PORT datad (1162:1162:1162) (1078:1078:1078))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~311)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (924:924:924))
        (PORT datab (751:751:751) (698:698:698))
        (PORT datac (378:378:378) (366:366:366))
        (PORT datad (2417:2417:2417) (2328:2328:2328))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~312)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1633:1633:1633) (1605:1605:1605))
        (PORT datab (1593:1593:1593) (1511:1511:1511))
        (PORT datac (998:998:998) (944:944:944))
        (PORT datad (920:920:920) (849:849:849))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~313)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (953:953:953))
        (PORT datab (712:712:712) (662:662:662))
        (PORT datac (415:415:415) (393:393:393))
        (PORT datad (2418:2418:2418) (2328:2328:2328))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~314)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (661:661:661))
        (PORT datab (693:693:693) (648:648:648))
        (PORT datac (1403:1403:1403) (1427:1427:1427))
        (PORT datad (1826:1826:1826) (1783:1783:1783))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~315)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (917:917:917))
        (PORT datab (938:938:938) (857:857:857))
        (PORT datac (1584:1584:1584) (1565:1565:1565))
        (PORT datad (1547:1547:1547) (1474:1474:1474))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~316)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (663:663:663))
        (PORT datab (403:403:403) (388:388:388))
        (PORT datac (665:665:665) (633:633:633))
        (PORT datad (1544:1544:1544) (1481:1481:1481))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~317)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1402:1402:1402) (1426:1426:1426))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~328)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1997:1997:1997) (1998:1998:1998))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1926:1926:1926) (1882:1882:1882))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~336)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (930:930:930))
        (PORT datab (896:896:896) (935:935:935))
        (PORT datac (1308:1308:1308) (1238:1238:1238))
        (PORT datad (1031:1031:1031) (979:979:979))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~337)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (897:897:897) (936:936:936))
        (PORT datac (1002:1002:1002) (947:947:947))
        (PORT datad (1009:1009:1009) (960:960:960))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~333)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (796:796:796))
        (PORT datab (1027:1027:1027) (1018:1018:1018))
        (PORT datac (1551:1551:1551) (1515:1515:1515))
        (PORT datad (1155:1155:1155) (1050:1050:1050))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~334)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1113:1113:1113))
        (PORT datab (1582:1582:1582) (1544:1544:1544))
        (PORT datac (1132:1132:1132) (1029:1029:1029))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~331)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2315:2315:2315) (2121:2121:2121))
        (PORT datab (1442:1442:1442) (1304:1304:1304))
        (PORT datac (843:843:843) (892:892:892))
        (PORT datad (848:848:848) (898:898:898))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~332)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1421:1421:1421) (1285:1285:1285))
        (PORT datab (896:896:896) (935:935:935))
        (PORT datac (1597:1597:1597) (1431:1431:1431))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~335)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1110:1110:1110))
        (PORT datab (806:806:806) (835:835:835))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (1329:1329:1329) (1311:1311:1311))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~329)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1297:1297:1297))
        (PORT datab (1277:1277:1277) (1230:1230:1230))
        (PORT datac (844:844:844) (893:893:893))
        (PORT datad (849:849:849) (898:898:898))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~330)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1480:1480:1480) (1349:1349:1349))
        (PORT datab (1336:1336:1336) (1200:1200:1200))
        (PORT datac (848:848:848) (897:897:897))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~338)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (217:217:217) (242:242:242))
        (PORT datac (355:355:355) (340:340:340))
        (PORT datad (774:774:774) (797:797:797))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~298)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1637:1637:1637))
        (PORT datab (1473:1473:1473) (1477:1477:1477))
        (PORT datac (611:611:611) (550:550:550))
        (PORT datad (379:379:379) (358:358:358))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~299)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (371:371:371))
        (PORT datab (409:409:409) (395:395:395))
        (PORT datac (1606:1606:1606) (1597:1597:1597))
        (PORT datad (641:641:641) (600:600:600))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~302)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1636:1636:1636))
        (PORT datab (1474:1474:1474) (1479:1479:1479))
        (PORT datac (712:712:712) (670:670:670))
        (PORT datad (688:688:688) (646:646:646))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~303)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1644:1644:1644) (1638:1638:1638))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (410:410:410) (385:385:385))
        (PORT datad (661:661:661) (622:622:622))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~300)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1644:1644:1644) (1637:1637:1637))
        (PORT datab (709:709:709) (662:662:662))
        (PORT datac (412:412:412) (388:388:388))
        (PORT datad (1416:1416:1416) (1417:1417:1417))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~301)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (568:568:568))
        (PORT datab (653:653:653) (585:585:585))
        (PORT datac (1124:1124:1124) (1146:1146:1146))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~304)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1872:1872:1872) (1812:1812:1812))
        (PORT datab (1384:1384:1384) (1374:1374:1374))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~305)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1644:1644:1644) (1637:1637:1637))
        (PORT datab (1473:1473:1473) (1477:1477:1477))
        (PORT datac (611:611:611) (551:551:551))
        (PORT datad (668:668:668) (626:626:626))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~306)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1181:1181:1181))
        (PORT datab (730:730:730) (679:679:679))
        (PORT datac (639:639:639) (608:608:608))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~307)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1384:1384:1384) (1375:1375:1375))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~339)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1236:1236:1236))
        (PORT datab (306:306:306) (389:389:389))
        (PORT datac (679:679:679) (647:647:647))
        (PORT datad (1000:1000:1000) (956:956:956))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~209)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (925:925:925))
        (PORT datab (751:751:751) (699:699:699))
        (PORT datac (775:775:775) (805:805:805))
        (PORT datad (580:580:580) (520:520:520))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~210)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (649:649:649))
        (PORT datab (671:671:671) (639:639:639))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (836:836:836) (880:880:880))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~202)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (933:933:933))
        (PORT datab (818:818:818) (844:844:844))
        (PORT datac (378:378:378) (365:365:365))
        (PORT datad (403:403:403) (378:378:378))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~203)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (726:726:726) (675:675:675))
        (PORT datac (782:782:782) (813:813:813))
        (PORT datad (691:691:691) (650:650:650))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~206)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (923:923:923))
        (PORT datab (718:718:718) (683:683:683))
        (PORT datac (773:773:773) (802:802:802))
        (PORT datad (693:693:693) (648:648:648))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~207)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (620:620:620))
        (PORT datab (812:812:812) (838:838:838))
        (PORT datac (377:377:377) (364:364:364))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~204)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (932:932:932))
        (PORT datab (675:675:675) (644:644:644))
        (PORT datac (780:780:780) (811:811:811))
        (PORT datad (657:657:657) (615:615:615))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~205)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (814:814:814) (841:841:841))
        (PORT datac (610:610:610) (542:542:542))
        (PORT datad (1173:1173:1173) (1081:1081:1081))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~208)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (854:854:854) (881:881:881))
        (PORT datac (1057:1057:1057) (1052:1052:1052))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~211)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1057:1057:1057) (1052:1052:1052))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (598:598:598))
        (PORT datab (896:896:896) (935:935:935))
        (PORT datac (843:843:843) (891:891:891))
        (PORT datad (377:377:377) (354:354:354))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (402:402:402))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (651:651:651) (609:609:609))
        (PORT datad (849:849:849) (899:899:899))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (929:929:929))
        (PORT datab (896:896:896) (935:935:935))
        (PORT datac (656:656:656) (615:615:615))
        (PORT datad (691:691:691) (651:651:651))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (931:931:931))
        (PORT datab (452:452:452) (420:420:420))
        (PORT datac (413:413:413) (390:390:390))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1216:1216:1216))
        (PORT datab (933:933:933) (871:871:871))
        (PORT datac (1127:1127:1127) (1158:1158:1158))
        (PORT datad (967:967:967) (887:887:887))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1213:1213:1213))
        (PORT datab (1040:1040:1040) (976:976:976))
        (PORT datac (1135:1135:1135) (1049:1049:1049))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~177)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1357:1357:1357))
        (PORT datab (803:803:803) (832:832:832))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (938:938:938) (892:892:892))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (932:932:932))
        (PORT datab (897:897:897) (935:935:935))
        (PORT datac (376:376:376) (363:363:363))
        (PORT datad (404:404:404) (379:379:379))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (935:935:935))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (411:411:411) (386:386:386))
        (PORT datad (406:406:406) (381:381:381))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~180)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (772:772:772) (795:795:795))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~188)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (931:931:931))
        (PORT datab (850:850:850) (877:877:877))
        (PORT datac (997:997:997) (939:939:939))
        (PORT datad (999:999:999) (945:945:945))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (371:371:371))
        (PORT datab (1031:1031:1031) (965:965:965))
        (PORT datac (1010:1010:1010) (956:956:956))
        (PORT datad (802:802:802) (837:837:837))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1645:1645:1645) (1639:1639:1639))
        (PORT datab (1048:1048:1048) (988:988:988))
        (PORT datac (1124:1124:1124) (1146:1146:1146))
        (PORT datad (1001:1001:1001) (949:949:949))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (946:946:946))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1605:1605:1605) (1595:1595:1595))
        (PORT datad (1005:1005:1005) (951:951:951))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~183)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1636:1636:1636))
        (PORT datab (1078:1078:1078) (1040:1040:1040))
        (PORT datac (1122:1122:1122) (1145:1145:1145))
        (PORT datad (920:920:920) (838:838:838))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1646:1646:1646) (1639:1639:1639))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (735:735:735) (695:695:695))
        (PORT datad (732:732:732) (692:692:692))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (1386:1386:1386) (1377:1377:1377))
        (PORT datac (1840:1840:1840) (1779:1779:1779))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~181)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (720:720:720))
        (PORT datab (849:849:849) (876:876:876))
        (PORT datac (1065:1065:1065) (1016:1016:1016))
        (PORT datad (841:841:841) (886:886:886))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (867:867:867))
        (PORT datab (851:851:851) (878:878:878))
        (PORT datac (902:902:902) (834:834:834))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (1094:1094:1094) (1082:1082:1082))
        (PORT datac (969:969:969) (912:912:912))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~198)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1218:1218:1218))
        (PORT datab (406:406:406) (392:392:392))
        (PORT datac (1128:1128:1128) (1160:1160:1160))
        (PORT datad (373:373:373) (350:350:350))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~199)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1190:1190:1190))
        (PORT datab (406:406:406) (392:392:392))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (400:400:400) (374:374:374))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~195)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1215:1215:1215))
        (PORT datab (411:411:411) (386:386:386))
        (PORT datac (1126:1126:1126) (1157:1157:1157))
        (PORT datad (583:583:583) (528:528:528))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~196)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (418:418:418))
        (PORT datab (677:677:677) (646:646:646))
        (PORT datac (1141:1141:1141) (1180:1180:1180))
        (PORT datad (359:359:359) (335:335:335))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~193)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1191:1191:1191))
        (PORT datab (1581:1581:1581) (1477:1477:1477))
        (PORT datac (1134:1134:1134) (1172:1172:1172))
        (PORT datad (668:668:668) (628:628:628))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~194)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1216:1216:1216))
        (PORT datab (719:719:719) (671:671:671))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (693:693:693) (651:651:651))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~197)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1094:1094:1094))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1030:1030:1030) (1028:1028:1028))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~191)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1218:1218:1218))
        (PORT datab (446:446:446) (413:413:413))
        (PORT datac (1128:1128:1128) (1160:1160:1160))
        (PORT datad (378:378:378) (357:357:357))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~192)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1192:1192:1192))
        (PORT datab (912:912:912) (836:836:836))
        (PORT datac (712:712:712) (671:671:671))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~200)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1030:1030:1030) (1028:1028:1028))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~201)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1086:1086:1086))
        (PORT datab (1576:1576:1576) (1498:1498:1498))
        (PORT datac (673:673:673) (638:638:638))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~212)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (684:684:684))
        (PORT datab (306:306:306) (389:389:389))
        (PORT datac (679:679:679) (647:647:647))
        (PORT datad (966:966:966) (915:915:915))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~286)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (967:967:967))
        (PORT datab (789:789:789) (746:746:746))
        (PORT datac (1678:1678:1678) (1631:1631:1631))
        (PORT datad (1682:1682:1682) (1657:1657:1657))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~287)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (997:997:997))
        (PORT datab (1762:1762:1762) (1747:1747:1747))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (705:705:705) (664:664:664))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~293)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1713:1713:1713) (1699:1699:1699))
        (PORT datab (1763:1763:1763) (1749:1749:1749))
        (PORT datac (959:959:959) (906:906:906))
        (PORT datad (708:708:708) (671:671:671))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~294)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (684:684:684))
        (PORT datab (452:452:452) (420:420:420))
        (PORT datac (668:668:668) (626:626:626))
        (PORT datad (1347:1347:1347) (1331:1331:1331))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~290)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1574:1574:1574))
        (PORT datab (1601:1601:1601) (1521:1521:1521))
        (PORT datac (1066:1066:1066) (944:944:944))
        (PORT datad (1154:1154:1154) (1052:1052:1052))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~291)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (676:676:676))
        (PORT datab (1389:1389:1389) (1370:1370:1370))
        (PORT datac (1132:1132:1132) (1023:1023:1023))
        (PORT datad (374:374:374) (352:352:352))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~288)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (657:657:657))
        (PORT datab (1390:1390:1390) (1370:1370:1370))
        (PORT datac (1393:1393:1393) (1371:1371:1371))
        (PORT datad (395:395:395) (369:369:369))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~289)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (701:701:701))
        (PORT datab (405:405:405) (390:390:390))
        (PORT datac (1353:1353:1353) (1336:1336:1336))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~292)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1569:1569:1569))
        (PORT datab (996:996:996) (941:941:941))
        (PORT datac (1160:1160:1160) (1197:1197:1197))
        (PORT datad (892:892:892) (844:844:844))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~295)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (715:715:715) (675:675:675))
        (PORT datac (1997:1997:1997) (1962:1962:1962))
        (PORT datad (663:663:663) (629:629:629))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~269)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (592:592:592))
        (PORT datab (1752:1752:1752) (1734:1734:1734))
        (PORT datac (702:702:702) (658:658:658))
        (PORT datad (1895:1895:1895) (1822:1822:1822))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~270)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (707:707:707))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (643:643:643) (614:614:614))
        (PORT datad (1103:1103:1103) (1104:1104:1104))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~267)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1315:1315:1315))
        (PORT datab (1092:1092:1092) (1087:1087:1087))
        (PORT datac (1305:1305:1305) (1244:1244:1244))
        (PORT datad (1524:1524:1524) (1454:1454:1454))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~268)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (670:670:670))
        (PORT datab (720:720:720) (671:671:671))
        (PORT datac (1717:1717:1717) (1705:1705:1705))
        (PORT datad (990:990:990) (947:947:947))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~271)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1690:1690:1690) (1667:1667:1667))
        (PORT datac (1655:1655:1655) (1617:1617:1617))
        (PORT datad (660:660:660) (618:618:618))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~272)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1234:1234:1234))
        (PORT datab (1751:1751:1751) (1733:1733:1733))
        (PORT datac (709:709:709) (664:664:664))
        (PORT datad (1895:1895:1895) (1822:1822:1822))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~273)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (707:707:707) (660:660:660))
        (PORT datac (1708:1708:1708) (1693:1693:1693))
        (PORT datad (671:671:671) (629:629:629))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~265)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (645:645:645))
        (PORT datab (1926:1926:1926) (1859:1859:1859))
        (PORT datac (1713:1713:1713) (1699:1699:1699))
        (PORT datad (608:608:608) (544:544:544))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~266)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (403:403:403))
        (PORT datab (409:409:409) (395:395:395))
        (PORT datac (1713:1713:1713) (1699:1699:1699))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~274)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1742:1742:1742) (1696:1696:1696))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~282)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1973:1973:1973) (1925:1925:1925))
        (PORT datab (1942:1942:1942) (1897:1897:1897))
        (PORT datac (648:648:648) (609:609:609))
        (PORT datad (399:399:399) (373:373:373))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~283)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (646:646:646))
        (PORT datab (1939:1939:1939) (1893:1893:1893))
        (PORT datac (408:408:408) (384:384:384))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~279)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1209:1209:1209))
        (PORT datab (1694:1694:1694) (1671:1671:1671))
        (PORT datac (1658:1658:1658) (1620:1620:1620))
        (PORT datad (683:683:683) (640:640:640))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~280)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1737:1737:1737) (1690:1690:1690))
        (PORT datab (453:453:453) (422:422:422))
        (PORT datac (351:351:351) (341:341:341))
        (PORT datad (377:377:377) (354:354:354))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~277)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1692:1692:1692) (1655:1655:1655))
        (PORT datab (1695:1695:1695) (1672:1672:1672))
        (PORT datac (412:412:412) (388:388:388))
        (PORT datad (665:665:665) (622:622:622))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~278)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1689:1689:1689))
        (PORT datab (451:451:451) (421:421:421))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (673:673:673) (631:631:631))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~281)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1928:1928:1928) (1861:1861:1861))
        (PORT datac (1707:1707:1707) (1692:1692:1692))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~275)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (671:671:671))
        (PORT datab (1941:1941:1941) (1896:1896:1896))
        (PORT datac (1939:1939:1939) (1890:1890:1890))
        (PORT datad (401:401:401) (378:378:378))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~276)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (706:706:706))
        (PORT datab (402:402:402) (387:387:387))
        (PORT datac (355:355:355) (340:340:340))
        (PORT datad (1908:1908:1908) (1857:1857:1857))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~284)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (642:642:642))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1710:1710:1710) (1696:1696:1696))
        (PORT datad (685:685:685) (645:645:645))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~285)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1144:1144:1144) (1147:1147:1147))
        (PORT datac (1105:1105:1105) (1121:1121:1121))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~257)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (406:406:406))
        (PORT datab (1764:1764:1764) (1749:1749:1749))
        (PORT datac (1163:1163:1163) (1050:1050:1050))
        (PORT datad (1681:1681:1681) (1655:1655:1655))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~258)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (932:932:932))
        (PORT datab (1754:1754:1754) (1738:1738:1738))
        (PORT datac (586:586:586) (527:527:527))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~259)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1719:1719:1719) (1706:1706:1706))
        (PORT datab (1753:1753:1753) (1737:1737:1737))
        (PORT datac (412:412:412) (387:387:387))
        (PORT datad (656:656:656) (617:617:617))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~260)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1648:1648:1648))
        (PORT datab (637:637:637) (582:582:582))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (379:379:379) (356:356:356))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~261)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1934:1934:1934) (1859:1859:1859))
        (PORT datab (216:216:216) (243:243:243))
        (PORT datac (1996:1996:1996) (1961:1961:1961))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~262)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1717:1717:1717) (1704:1704:1704))
        (PORT datab (739:739:739) (691:691:691))
        (PORT datac (978:978:978) (928:928:928))
        (PORT datad (1725:1725:1725) (1705:1705:1705))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~263)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1717:1717:1717) (1704:1704:1704))
        (PORT datab (989:989:989) (931:931:931))
        (PORT datac (996:996:996) (934:934:934))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~255)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1714:1714:1714) (1700:1700:1700))
        (PORT datab (1763:1763:1763) (1748:1748:1748))
        (PORT datac (410:410:410) (385:385:385))
        (PORT datad (677:677:677) (633:633:633))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~256)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1718:1718:1718) (1705:1705:1705))
        (PORT datab (410:410:410) (396:396:396))
        (PORT datac (663:663:663) (622:622:622))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~264)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (951:951:951))
        (PORT datab (943:943:943) (890:890:890))
        (PORT datac (1153:1153:1153) (1188:1188:1188))
        (PORT datad (672:672:672) (648:648:648))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~296)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (372:372:372))
        (PORT datab (1287:1287:1287) (1237:1237:1237))
        (PORT datac (948:948:948) (911:911:911))
        (PORT datad (882:882:882) (814:814:814))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~244)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1742:1742:1742) (1740:1740:1740))
        (PORT datab (441:441:441) (408:408:408))
        (PORT datac (2007:2007:2007) (1975:1975:1975))
        (PORT datad (676:676:676) (634:634:634))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~245)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (395:395:395))
        (PORT datab (2049:2049:2049) (2006:2006:2006))
        (PORT datac (380:380:380) (356:356:356))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~251)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (668:668:668))
        (PORT datab (2048:2048:2048) (2005:2005:2005))
        (PORT datac (712:712:712) (672:672:672))
        (PORT datad (1711:1711:1711) (1701:1701:1701))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~252)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (420:420:420))
        (PORT datab (2045:2045:2045) (2001:2001:2001))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (375:375:375) (352:352:352))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~248)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1732:1732:1732))
        (PORT datab (2043:2043:2043) (1999:1999:1999))
        (PORT datac (403:403:403) (377:377:377))
        (PORT datad (372:372:372) (348:348:348))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~249)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (642:642:642))
        (PORT datab (717:717:717) (667:667:667))
        (PORT datac (2006:2006:2006) (1974:1974:1974))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~246)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1743:1743:1743) (1742:1742:1742))
        (PORT datab (886:886:886) (820:820:820))
        (PORT datac (2008:2008:2008) (1976:1976:1976))
        (PORT datad (399:399:399) (374:374:374))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~247)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (655:655:655))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (2003:2003:2003) (1970:1970:1970))
        (PORT datad (659:659:659) (619:619:619))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~250)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2058:2058:2058) (1998:1998:1998))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2137:2137:2137) (2030:2030:2030))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~253)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2014:2014:2014) (1960:1960:1960))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~225)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1942:1942:1942) (1875:1875:1875))
        (PORT datab (722:722:722) (674:674:674))
        (PORT datac (648:648:648) (609:609:609))
        (PORT datad (2083:2083:2083) (2066:2066:2066))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~226)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (671:671:671))
        (PORT datab (718:718:718) (669:669:669))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (1810:1810:1810) (1724:1724:1724))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~227)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1935:1935:1935) (1867:1867:1867))
        (PORT datab (442:442:442) (409:409:409))
        (PORT datac (405:405:405) (380:380:380))
        (PORT datad (2087:2087:2087) (2071:2071:2071))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~228)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1943:1943:1943) (1877:1877:1877))
        (PORT datab (403:403:403) (387:387:387))
        (PORT datac (402:402:402) (377:377:377))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~229)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (633:633:633))
        (PORT datab (1094:1094:1094) (1101:1101:1101))
        (PORT datac (629:629:629) (590:590:590))
        (PORT datad (1322:1322:1322) (1301:1301:1301))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~230)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (418:418:418))
        (PORT datab (402:402:402) (386:386:386))
        (PORT datac (1891:1891:1891) (1832:1832:1832))
        (PORT datad (2085:2085:2085) (2068:2068:2068))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~231)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (403:403:403) (388:388:388))
        (PORT datac (382:382:382) (359:359:359))
        (PORT datad (2091:2091:2091) (2075:2075:2075))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~223)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1230:1230:1230))
        (PORT datab (451:451:451) (419:419:419))
        (PORT datac (414:414:414) (390:390:390))
        (PORT datad (1567:1567:1567) (1502:1502:1502))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~224)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1228:1228:1228))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (377:377:377) (365:365:365))
        (PORT datad (406:406:406) (382:382:382))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~232)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1351:1351:1351))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (659:659:659) (620:620:620))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~237)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2031:2031:2031) (1998:1998:1998))
        (PORT datab (899:899:899) (803:803:803))
        (PORT datac (705:705:705) (658:658:658))
        (PORT datad (1904:1904:1904) (1819:1819:1819))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~238)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2030:2030:2030) (1997:1997:1997))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (705:705:705) (661:661:661))
        (PORT datad (671:671:671) (629:629:629))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~235)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1633:1633:1633) (1568:1568:1568))
        (PORT datab (449:449:449) (417:417:417))
        (PORT datac (1160:1160:1160) (1197:1197:1197))
        (PORT datad (633:633:633) (567:567:567))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~236)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (429:429:429))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (1588:1588:1588) (1530:1530:1530))
        (PORT datad (378:378:378) (356:356:356))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~239)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (686:686:686))
        (PORT datab (1096:1096:1096) (1103:1103:1103))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1324:1324:1324) (1304:1304:1304))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~240)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2030:2030:2030) (1997:1997:1997))
        (PORT datab (643:643:643) (574:574:574))
        (PORT datac (378:378:378) (366:366:366))
        (PORT datad (1904:1904:1904) (1820:1820:1820))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~241)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1239:1239:1239))
        (PORT datab (1355:1355:1355) (1277:1277:1277))
        (PORT datac (974:974:974) (917:917:917))
        (PORT datad (669:669:669) (639:639:639))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~233)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1238:1238:1238))
        (PORT datab (748:748:748) (694:694:694))
        (PORT datac (650:650:650) (607:607:607))
        (PORT datad (1563:1563:1563) (1498:1498:1498))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~234)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (401:401:401))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1156:1156:1156) (1192:1192:1192))
        (PORT datad (405:405:405) (380:380:380))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~242)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1351:1351:1351))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~243)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1161:1161:1161))
        (PORT datab (1150:1150:1150) (1158:1158:1158))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~213)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (997:997:997))
        (PORT datab (1843:1843:1843) (1763:1763:1763))
        (PORT datac (1299:1299:1299) (1206:1206:1206))
        (PORT datad (2084:2084:2084) (2067:2067:2067))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~214)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2139:2139:2139) (2113:2113:2113))
        (PORT datab (1350:1350:1350) (1268:1268:1268))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (950:950:950) (898:898:898))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~215)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1934:1934:1934) (1865:1865:1865))
        (PORT datab (718:718:718) (670:670:670))
        (PORT datac (703:703:703) (661:661:661))
        (PORT datad (2088:2088:2088) (2072:2072:2072))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~216)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (646:646:646))
        (PORT datab (443:443:443) (410:410:410))
        (PORT datac (1893:1893:1893) (1835:1835:1835))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~217)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1944:1944:1944) (1878:1878:1878))
        (PORT datab (448:448:448) (417:417:417))
        (PORT datac (579:579:579) (532:532:532))
        (PORT datad (2082:2082:2082) (2065:2065:2065))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~218)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (420:420:420))
        (PORT datab (1840:1840:1840) (1760:1760:1760))
        (PORT datac (648:648:648) (609:609:609))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~219)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1354:1354:1354) (1332:1332:1332))
        (PORT datac (1580:1580:1580) (1526:1526:1526))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~220)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (394:394:394))
        (PORT datab (403:403:403) (387:387:387))
        (PORT datac (1890:1890:1890) (1831:1831:1831))
        (PORT datad (2086:2086:2086) (2069:2069:2069))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~221)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (421:421:421))
        (PORT datab (610:610:610) (562:562:562))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (2089:2089:2089) (2073:2073:2073))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~222)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (1321:1321:1321) (1301:1301:1301))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~254)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (990:990:990) (941:941:941))
        (PORT datac (1739:1739:1739) (1719:1719:1719))
        (PORT datad (672:672:672) (642:642:642))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~297)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (291:291:291) (365:365:365))
        (PORT datac (265:265:265) (344:344:344))
        (PORT datad (1332:1332:1332) (1307:1307:1307))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~340)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (266:266:266) (344:344:344))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (394:394:394))
        (PORT datab (612:612:612) (554:554:554))
        (PORT datac (1517:1517:1517) (1470:1470:1470))
        (PORT datad (1520:1520:1520) (1483:1483:1483))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1554:1554:1554) (1532:1532:1532))
        (PORT datab (402:402:402) (386:386:386))
        (PORT datac (355:355:355) (338:338:338))
        (PORT datad (371:371:371) (347:347:347))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1273:1273:1273))
        (PORT datab (1609:1609:1609) (1567:1567:1567))
        (PORT datac (1332:1332:1332) (1273:1273:1273))
        (PORT datad (1525:1525:1525) (1484:1484:1484))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1184:1184:1184))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1323:1323:1323) (1274:1274:1274))
        (PORT datad (1523:1523:1523) (1481:1481:1481))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1205:1205:1205))
        (PORT datab (981:981:981) (940:940:940))
        (PORT datac (1369:1369:1369) (1300:1300:1300))
        (PORT datad (1235:1235:1235) (1205:1205:1205))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1035:1035:1035) (992:992:992))
        (PORT datac (726:726:726) (690:690:690))
        (PORT datad (1236:1236:1236) (1206:1206:1206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1480:1480:1480) (1441:1441:1441))
        (PORT datac (625:625:625) (600:600:600))
        (PORT datad (1673:1673:1673) (1676:1676:1676))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1552:1552:1552) (1529:1529:1529))
        (PORT datab (729:729:729) (682:682:682))
        (PORT datac (1516:1516:1516) (1469:1469:1469))
        (PORT datad (950:950:950) (863:863:863))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1534:1534:1534))
        (PORT datab (928:928:928) (860:860:860))
        (PORT datac (684:684:684) (643:643:643))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (723:723:723) (686:686:686))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1679:1679:1679) (1685:1685:1685))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1544:1544:1544) (1521:1521:1521))
        (PORT datab (1549:1549:1549) (1497:1497:1497))
        (PORT datac (893:893:893) (816:816:816))
        (PORT datad (400:400:400) (374:374:374))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1535:1535:1535))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (928:928:928) (841:841:841))
        (PORT datad (374:374:374) (351:351:351))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (420:420:420))
        (PORT datab (409:409:409) (383:383:383))
        (PORT datac (1517:1517:1517) (1469:1469:1469))
        (PORT datad (1520:1520:1520) (1482:1482:1482))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1548:1548:1548) (1526:1526:1526))
        (PORT datab (687:687:687) (658:658:658))
        (PORT datac (404:404:404) (378:378:378))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (421:421:421))
        (PORT datab (441:441:441) (407:407:407))
        (PORT datac (1519:1519:1519) (1471:1471:1471))
        (PORT datad (1524:1524:1524) (1487:1487:1487))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1550:1550:1550) (1498:1498:1498))
        (PORT datac (370:370:370) (357:357:357))
        (PORT datad (401:401:401) (377:377:377))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1729:1729:1729) (1712:1712:1712))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1680:1680:1680) (1685:1685:1685))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1555:1555:1555) (1533:1533:1533))
        (PORT datab (675:675:675) (645:645:645))
        (PORT datac (1518:1518:1518) (1470:1470:1470))
        (PORT datad (672:672:672) (626:626:626))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1525:1525:1525))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (693:693:693) (653:653:653))
        (PORT datad (667:667:667) (629:629:629))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1732:1732:1732) (1731:1731:1731))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1912:1912:1912) (1845:1845:1845))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (2171:2171:2171) (2078:2078:2078))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1532:1532:1532) (1488:1488:1488))
        (PORT datab (623:623:623) (580:580:580))
        (PORT datac (1432:1432:1432) (1365:1365:1365))
        (PORT datad (588:588:588) (537:537:537))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (657:657:657) (594:594:594))
        (PORT datac (830:830:830) (740:740:740))
        (PORT datad (1502:1502:1502) (1449:1449:1449))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (656:656:656))
        (PORT datab (678:678:678) (634:634:634))
        (PORT datac (2102:2102:2102) (2027:2027:2027))
        (PORT datad (1789:1789:1789) (1707:1707:1707))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (953:953:953))
        (PORT datab (379:379:379) (372:372:372))
        (PORT datac (1183:1183:1183) (1094:1094:1094))
        (PORT datad (1786:1786:1786) (1721:1721:1721))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (705:705:705))
        (PORT datab (1298:1298:1298) (1231:1231:1231))
        (PORT datac (1729:1729:1729) (1664:1664:1664))
        (PORT datad (1508:1508:1508) (1448:1448:1448))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1201:1201:1201))
        (PORT datab (908:908:908) (858:858:858))
        (PORT datac (1430:1430:1430) (1363:1363:1363))
        (PORT datad (1273:1273:1273) (1185:1185:1185))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (393:393:393))
        (PORT datab (1760:1760:1760) (1690:1690:1690))
        (PORT datac (680:680:680) (638:638:638))
        (PORT datad (1508:1508:1508) (1448:1448:1448))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1508:1508:1508) (1385:1385:1385))
        (PORT datab (1215:1215:1215) (1128:1128:1128))
        (PORT datac (1431:1431:1431) (1364:1364:1364))
        (PORT datad (1177:1177:1177) (1100:1100:1100))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1839:1839:1839) (1776:1776:1776))
        (PORT datad (1512:1512:1512) (1489:1489:1489))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1876:1876:1876) (1804:1804:1804))
        (PORT datac (1195:1195:1195) (1115:1115:1115))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1531:1531:1531) (1487:1487:1487))
        (PORT datab (1099:1099:1099) (973:973:973))
        (PORT datac (1432:1432:1432) (1365:1365:1365))
        (PORT datad (1097:1097:1097) (971:971:971))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (836:836:836))
        (PORT datab (736:736:736) (683:683:683))
        (PORT datac (841:841:841) (758:758:758))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1536:1536:1536) (1492:1492:1492))
        (PORT datab (1124:1124:1124) (990:990:990))
        (PORT datac (1430:1430:1430) (1362:1362:1362))
        (PORT datad (1170:1170:1170) (1037:1037:1037))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1537:1537:1537) (1493:1493:1493))
        (PORT datab (1114:1114:1114) (986:986:986))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (1082:1082:1082) (954:954:954))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1704:1704:1704) (1626:1626:1626))
        (PORT datab (1320:1320:1320) (1283:1283:1283))
        (PORT datac (1153:1153:1153) (1051:1051:1051))
        (PORT datad (1113:1113:1113) (1012:1012:1012))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1087:1087:1087))
        (PORT datab (1326:1326:1326) (1290:1290:1290))
        (PORT datac (1153:1153:1153) (1052:1052:1052))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1703:1703:1703) (1625:1625:1625))
        (PORT datab (1321:1321:1321) (1284:1284:1284))
        (PORT datac (1245:1245:1245) (1198:1198:1198))
        (PORT datad (1168:1168:1168) (1062:1062:1062))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (375:375:375))
        (PORT datab (1094:1094:1094) (979:979:979))
        (PORT datac (1112:1112:1112) (979:979:979))
        (PORT datad (1281:1281:1281) (1253:1253:1253))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1651:1651:1651) (1629:1629:1629))
        (PORT datac (1598:1598:1598) (1563:1563:1563))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (818:818:818))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (389:389:389) (371:371:371))
        (PORT datad (1814:1814:1814) (1740:1740:1740))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (560:560:560))
        (PORT datab (1607:1607:1607) (1549:1549:1549))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1338:1338:1338))
        (PORT datab (1877:1877:1877) (1806:1806:1806))
        (PORT datac (923:923:923) (863:863:863))
        (PORT datad (1505:1505:1505) (1452:1452:1452))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1087:1087:1087))
        (PORT datab (1652:1652:1652) (1631:1631:1631))
        (PORT datac (1142:1142:1142) (1042:1042:1042))
        (PORT datad (373:373:373) (356:356:356))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (400:400:400))
        (PORT datab (658:658:658) (591:591:591))
        (PORT datac (1655:1655:1655) (1664:1664:1664))
        (PORT datad (1790:1790:1790) (1728:1728:1728))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1227:1227:1227))
        (PORT datab (1654:1654:1654) (1633:1633:1633))
        (PORT datac (1199:1199:1199) (1118:1118:1118))
        (PORT datad (1289:1289:1289) (1200:1200:1200))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (953:953:953))
        (PORT datab (1652:1652:1652) (1631:1631:1631))
        (PORT datac (1136:1136:1136) (1040:1040:1040))
        (PORT datad (1670:1670:1670) (1583:1583:1583))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1111:1111:1111))
        (PORT datab (1174:1174:1174) (1083:1083:1083))
        (PORT datac (1619:1619:1619) (1603:1603:1603))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1636:1636:1636) (1593:1593:1593))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1278:1278:1278) (1252:1252:1252))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1686:1686:1686) (1696:1696:1696))
        (PORT datab (408:408:408) (393:393:393))
        (PORT datac (648:648:648) (605:605:605))
        (PORT datad (1785:1785:1785) (1723:1723:1723))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1143:1143:1143))
        (PORT datab (1653:1653:1653) (1632:1632:1632))
        (PORT datac (1202:1202:1202) (1117:1117:1117))
        (PORT datad (1224:1224:1224) (1135:1135:1135))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1637:1637:1637) (1595:1595:1595))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1609:1609:1609) (1554:1554:1554))
        (PORT datab (722:722:722) (681:681:681))
        (PORT datac (1523:1523:1523) (1492:1492:1492))
        (PORT datad (680:680:680) (643:643:643))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (692:692:692))
        (PORT datab (679:679:679) (651:651:651))
        (PORT datac (1522:1522:1522) (1491:1491:1491))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (658:658:658))
        (PORT datab (1589:1589:1589) (1529:1529:1529))
        (PORT datac (1522:1522:1522) (1490:1490:1490))
        (PORT datad (1551:1551:1551) (1504:1504:1504))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (680:680:680))
        (PORT datab (1563:1563:1563) (1521:1521:1521))
        (PORT datac (661:661:661) (622:622:622))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1207:1207:1207))
        (PORT datab (1083:1083:1083) (1026:1026:1026))
        (PORT datac (1017:1017:1017) (967:967:967))
        (PORT datad (1246:1246:1246) (1218:1218:1218))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1077:1077:1077) (1019:1019:1019))
        (PORT datac (724:724:724) (689:689:689))
        (PORT datad (1243:1243:1243) (1215:1215:1215))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1206:1206:1206))
        (PORT datab (1380:1380:1380) (1316:1316:1316))
        (PORT datac (1500:1500:1500) (1413:1413:1413))
        (PORT datad (1241:1241:1241) (1212:1212:1212))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1008:1008:1008))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1302:1302:1302) (1252:1252:1252))
        (PORT datad (1234:1234:1234) (1204:1204:1204))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2098:2098:2098) (2037:2037:2037))
        (PORT datab (761:761:761) (729:729:729))
        (PORT datac (2041:2041:2041) (2064:2064:2064))
        (PORT datad (658:658:658) (630:630:630))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (2042:2042:2042) (2065:2065:2065))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (658:658:658))
        (PORT datab (442:442:442) (408:408:408))
        (PORT datac (1524:1524:1524) (1493:1493:1493))
        (PORT datad (1556:1556:1556) (1510:1510:1510))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (395:395:395))
        (PORT datab (722:722:722) (681:681:681))
        (PORT datac (1525:1525:1525) (1494:1494:1494))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (655:655:655))
        (PORT datab (408:408:408) (382:382:382))
        (PORT datac (1522:1522:1522) (1491:1491:1491))
        (PORT datad (1553:1553:1553) (1506:1506:1506))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1117:1117:1117) (999:999:999))
        (PORT datac (404:404:404) (379:379:379))
        (PORT datad (1553:1553:1553) (1507:1507:1507))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (420:420:420))
        (PORT datab (441:441:441) (408:408:408))
        (PORT datac (1524:1524:1524) (1493:1493:1493))
        (PORT datad (1557:1557:1557) (1511:1511:1511))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1604:1604:1604) (1549:1549:1549))
        (PORT datab (445:445:445) (413:413:413))
        (PORT datac (370:370:370) (356:356:356))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2097:2097:2097) (2036:2036:2036))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2047:2047:2047) (2071:2071:2071))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1702:1702:1702) (1625:1625:1625))
        (PORT datab (1322:1322:1322) (1284:1284:1284))
        (PORT datac (1191:1191:1191) (1082:1082:1082))
        (PORT datad (1148:1148:1148) (1046:1046:1046))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1592:1592:1592))
        (PORT datab (899:899:899) (845:845:845))
        (PORT datac (1524:1524:1524) (1493:1493:1493))
        (PORT datad (1691:1691:1691) (1543:1543:1543))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (2046:2046:2046) (2070:2070:2070))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1538:1538:1538))
        (PORT datab (1255:1255:1255) (1170:1170:1170))
        (PORT datac (1573:1573:1573) (1518:1518:1518))
        (PORT datad (1234:1234:1234) (1165:1165:1165))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (887:887:887))
        (PORT datab (1389:1389:1389) (1377:1377:1377))
        (PORT datac (376:376:376) (363:363:363))
        (PORT datad (403:403:403) (377:377:377))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (723:723:723) (674:674:674))
        (PORT datac (810:810:810) (848:848:848))
        (PORT datad (712:712:712) (667:667:667))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1036:1036:1036))
        (PORT datab (407:407:407) (392:392:392))
        (PORT datac (808:808:808) (846:846:846))
        (PORT datad (379:379:379) (357:357:357))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (672:672:672))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (813:813:813) (852:852:852))
        (PORT datad (645:645:645) (605:605:605))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (893:893:893))
        (PORT datab (451:451:451) (420:420:420))
        (PORT datac (588:588:588) (528:528:528))
        (PORT datad (1364:1364:1364) (1347:1347:1347))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (886:886:886))
        (PORT datab (712:712:712) (666:666:666))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (702:702:702) (659:659:659))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (832:832:832))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (757:757:757) (778:778:778))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (896:896:896))
        (PORT datab (1395:1395:1395) (1384:1384:1384))
        (PORT datac (411:411:411) (386:386:386))
        (PORT datad (402:402:402) (377:377:377))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (893:893:893))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (637:637:637) (605:605:605))
        (PORT datad (678:678:678) (635:635:635))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (825:825:825))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (673:673:673))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1106:1106:1106) (1016:1016:1016))
        (PORT datad (1545:1545:1545) (1502:1502:1502))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (686:686:686))
        (PORT datab (1307:1307:1307) (1250:1250:1250))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1200:1200:1200) (1167:1167:1167))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1175:1175:1175))
        (PORT datab (1538:1538:1538) (1495:1495:1495))
        (PORT datac (1916:1916:1916) (1869:1869:1869))
        (PORT datad (988:988:988) (931:931:931))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1963:1963:1963) (1908:1908:1908))
        (PORT datab (928:928:928) (848:848:848))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (688:688:688) (646:646:646))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1374:1374:1374))
        (PORT datab (1539:1539:1539) (1497:1497:1497))
        (PORT datac (1918:1918:1918) (1872:1872:1872))
        (PORT datad (1706:1706:1706) (1546:1546:1546))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2097:2097:2097) (1991:1991:1991))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (1917:1917:1917) (1872:1872:1872))
        (PORT datad (1692:1692:1692) (1545:1545:1545))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (399:399:399))
        (PORT datab (444:444:444) (412:412:412))
        (PORT datac (1794:1794:1794) (1721:1721:1721))
        (PORT datad (1818:1818:1818) (1736:1736:1736))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (679:679:679) (648:648:648))
        (PORT datac (377:377:377) (352:352:352))
        (PORT datad (1820:1820:1820) (1738:1738:1738))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (719:719:719))
        (PORT datab (918:918:918) (856:856:856))
        (PORT datac (1907:1907:1907) (1858:1858:1858))
        (PORT datad (1499:1499:1499) (1451:1451:1451))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (973:973:973))
        (PORT datab (1030:1030:1030) (969:969:969))
        (PORT datac (1917:1917:1917) (1871:1871:1871))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1552:1552:1552) (1513:1513:1513))
        (PORT datab (716:716:716) (677:677:677))
        (PORT datac (2026:2026:2026) (1940:1940:1940))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (2064:2064:2064) (1975:1975:1975))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (977:977:977))
        (PORT datab (1868:1868:1868) (1789:1789:1789))
        (PORT datac (2104:2104:2104) (2029:2029:2029))
        (PORT datad (1231:1231:1231) (1163:1163:1163))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1867:1867:1867) (1789:1789:1789))
        (PORT datac (893:893:893) (823:823:823))
        (PORT datad (716:716:716) (682:682:682))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2147:2147:2147) (2066:2066:2066))
        (PORT datab (753:753:753) (699:699:699))
        (PORT datac (411:411:411) (387:387:387))
        (PORT datad (1838:1838:1838) (1755:1755:1755))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (1865:1865:1865) (1786:1786:1786))
        (PORT datac (686:686:686) (645:645:645))
        (PORT datad (649:649:649) (609:609:609))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1718:1718:1718) (1642:1642:1642))
        (PORT datad (1792:1792:1792) (1711:1711:1711))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (405:405:405))
        (PORT datab (1862:1862:1862) (1782:1782:1782))
        (PORT datac (2107:2107:2107) (2034:2034:2034))
        (PORT datad (406:406:406) (382:382:382))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1864:1864:1864) (1785:1785:1785))
        (PORT datac (615:615:615) (548:548:548))
        (PORT datad (403:403:403) (378:378:378))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1842:1842:1842) (1763:1763:1763))
        (PORT datab (707:707:707) (678:678:678))
        (PORT datac (715:715:715) (678:678:678))
        (PORT datad (1826:1826:1826) (1745:1745:1745))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (943:943:943))
        (PORT datab (1863:1863:1863) (1783:1783:1783))
        (PORT datac (997:997:997) (938:938:938))
        (PORT datad (952:952:952) (903:903:903))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1721:1721:1721) (1645:1645:1645))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (690:690:690))
        (PORT datab (2196:2196:2196) (2123:2123:2123))
        (PORT datac (377:377:377) (352:352:352))
        (PORT datad (1822:1822:1822) (1740:1740:1740))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (394:394:394))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (893:893:893) (817:817:817))
        (PORT datad (1825:1825:1825) (1743:1743:1743))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (655:655:655))
        (PORT datab (2195:2195:2195) (2121:2121:2121))
        (PORT datac (893:893:893) (807:807:807))
        (PORT datad (1827:1827:1827) (1746:1746:1746))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (566:566:566))
        (PORT datab (2195:2195:2195) (2121:2121:2121))
        (PORT datac (722:722:722) (684:684:684))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1747:1747:1747) (1672:1672:1672))
        (PORT datac (1804:1804:1804) (1728:1728:1728))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (709:709:709))
        (PORT datab (2197:2197:2197) (2123:2123:2123))
        (PORT datac (409:409:409) (385:385:385))
        (PORT datad (1819:1819:1819) (1737:1737:1737))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (418:418:418))
        (PORT datab (928:928:928) (844:844:844))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1827:1827:1827) (1746:1746:1746))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2180:2180:2180) (2091:2091:2091))
        (PORT datab (727:727:727) (680:680:680))
        (PORT datac (405:405:405) (380:380:380))
        (PORT datad (1823:1823:1823) (1741:1741:1741))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (573:573:573))
        (PORT datab (679:679:679) (652:652:652))
        (PORT datac (2161:2161:2161) (2090:2090:2090))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1804:1804:1804) (1728:1728:1728))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1104:1104:1104))
        (PORT datab (1579:1579:1579) (1547:1547:1547))
        (PORT datac (1558:1558:1558) (1523:1523:1523))
        (PORT datad (885:885:885) (824:824:824))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1611:1611:1611))
        (PORT datab (443:443:443) (410:410:410))
        (PORT datac (1727:1727:1727) (1661:1661:1661))
        (PORT datad (662:662:662) (626:626:626))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (399:399:399))
        (PORT datab (620:620:620) (564:564:564))
        (PORT datac (1584:1584:1584) (1564:1564:1564))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1612:1612:1612))
        (PORT datab (687:687:687) (657:657:657))
        (PORT datac (1726:1726:1726) (1661:1661:1661))
        (PORT datad (372:372:372) (349:349:349))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (405:405:405) (390:390:390))
        (PORT datac (1587:1587:1587) (1568:1568:1568))
        (PORT datad (372:372:372) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1636:1636:1636) (1609:1609:1609))
        (PORT datab (1764:1764:1764) (1694:1694:1694))
        (PORT datac (405:405:405) (380:380:380))
        (PORT datad (398:398:398) (373:373:373))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (666:666:666))
        (PORT datab (734:734:734) (686:686:686))
        (PORT datac (1588:1588:1588) (1568:1568:1568))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1641:1641:1641) (1614:1614:1614))
        (PORT datab (447:447:447) (414:414:414))
        (PORT datac (1725:1725:1725) (1660:1660:1660))
        (PORT datad (612:612:612) (555:555:555))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1607:1607:1607))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (660:660:660) (621:621:621))
        (PORT datad (648:648:648) (611:611:611))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1539:1539:1539) (1488:1488:1488))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1555:1555:1555) (1482:1482:1482))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1599:1599:1599) (1518:1518:1518))
        (PORT datac (557:557:557) (518:518:518))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (577:577:577))
        (PORT datab (1596:1596:1596) (1554:1554:1554))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (866:866:866) (806:806:806))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (423:423:423))
        (PORT datab (412:412:412) (387:387:387))
        (PORT datac (1514:1514:1514) (1475:1475:1475))
        (PORT datad (1500:1500:1500) (1452:1452:1452))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (403:403:403) (387:387:387))
        (PORT datac (409:409:409) (385:385:385))
        (PORT datad (1505:1505:1505) (1458:1458:1458))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (420:420:420))
        (PORT datab (444:444:444) (411:411:411))
        (PORT datac (1515:1515:1515) (1475:1475:1475))
        (PORT datad (1501:1501:1501) (1454:1454:1454))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1550:1550:1550) (1510:1510:1510))
        (PORT datab (444:444:444) (412:412:412))
        (PORT datac (376:376:376) (364:364:364))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (688:688:688))
        (PORT datab (729:729:729) (682:682:682))
        (PORT datac (1515:1515:1515) (1475:1475:1475))
        (PORT datad (1500:1500:1500) (1453:1453:1453))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (662:662:662))
        (PORT datab (1322:1322:1322) (1262:1262:1262))
        (PORT datac (1515:1515:1515) (1476:1476:1476))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2063:2063:2063) (1974:1974:1974))
        (PORT datac (1912:1912:1912) (1864:1864:1864))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1320:1320:1320))
        (PORT datab (1604:1604:1604) (1561:1561:1561))
        (PORT datac (1198:1198:1198) (1096:1096:1096))
        (PORT datad (1521:1521:1521) (1479:1479:1479))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (856:856:856))
        (PORT datab (1607:1607:1607) (1565:1565:1565))
        (PORT datac (1011:1011:1011) (954:954:954))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1914:1914:1914) (1867:1867:1867))
        (PORT datad (683:683:683) (647:647:647))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1838:1838:1838) (1752:1752:1752))
        (PORT datab (749:749:749) (696:696:696))
        (PORT datac (682:682:682) (638:638:638))
        (PORT datad (1789:1789:1789) (1727:1727:1727))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (678:678:678) (646:646:646))
        (PORT datac (659:659:659) (618:618:618))
        (PORT datad (1790:1790:1790) (1728:1728:1728))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (673:673:673))
        (PORT datab (1822:1822:1822) (1761:1761:1761))
        (PORT datac (1789:1789:1789) (1720:1720:1720))
        (PORT datad (693:693:693) (652:652:652))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1099:1099:1099))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1787:1787:1787) (1719:1719:1719))
        (PORT datad (697:697:697) (656:656:656))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (651:651:651))
        (PORT datab (1603:1603:1603) (1560:1560:1560))
        (PORT datac (377:377:377) (353:353:353))
        (PORT datad (1519:1519:1519) (1477:1477:1477))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (650:650:650))
        (PORT datab (706:706:706) (658:658:658))
        (PORT datac (1794:1794:1794) (1714:1714:1714))
        (PORT datad (688:688:688) (649:649:649))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (2131:2131:2131) (2043:2043:2043))
        (PORT datac (2059:2059:2059) (1970:1970:1970))
        (PORT datad (674:674:674) (641:641:641))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (654:654:654))
        (PORT datab (659:659:659) (591:591:591))
        (PORT datac (1787:1787:1787) (1719:1719:1719))
        (PORT datad (1787:1787:1787) (1722:1722:1722))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (590:590:590))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (670:670:670) (624:624:624))
        (PORT datad (1790:1790:1790) (1725:1725:1725))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (688:688:688))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (2098:2098:2098) (2013:2013:2013))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1822:1822:1822) (1754:1754:1754))
        (PORT datab (759:759:759) (708:708:708))
        (PORT datac (648:648:648) (606:606:606))
        (PORT datad (1785:1785:1785) (1719:1719:1719))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1768:1768:1768) (1695:1695:1695))
        (PORT datab (747:747:747) (695:695:695))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (649:649:649) (609:609:609))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (705:705:705))
        (PORT datab (449:449:449) (417:417:417))
        (PORT datac (1786:1786:1786) (1718:1718:1718))
        (PORT datad (1785:1785:1785) (1719:1719:1719))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1822:1822:1822) (1754:1754:1754))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (683:683:683) (640:640:640))
        (PORT datad (646:646:646) (606:606:606))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (590:590:590))
        (PORT datab (452:452:452) (420:420:420))
        (PORT datac (1789:1789:1789) (1721:1721:1721))
        (PORT datad (1791:1791:1791) (1726:1726:1726))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (406:406:406))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (378:378:378) (366:366:366))
        (PORT datad (1787:1787:1787) (1721:1721:1721))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (2133:2133:2133) (2046:2046:2046))
        (PORT datac (2063:2063:2063) (1975:1975:1975))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1205:1205:1205))
        (PORT datab (1327:1327:1327) (1269:1269:1269))
        (PORT datac (1015:1015:1015) (961:961:961))
        (PORT datad (1233:1233:1233) (1202:1202:1202))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (987:987:987))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (1290:1290:1290) (1215:1215:1215))
        (PORT datad (1234:1234:1234) (1203:1203:1203))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (2059:2059:2059) (1970:1970:1970))
        (PORT datad (938:938:938) (890:890:890))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (873:873:873))
        (PORT datab (1576:1576:1576) (1544:1544:1544))
        (PORT datac (1553:1553:1553) (1517:1517:1517))
        (PORT datad (901:901:901) (829:829:829))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (677:677:677))
        (PORT datab (1601:1601:1601) (1557:1557:1557))
        (PORT datac (717:717:717) (679:679:679))
        (PORT datad (1517:1517:1517) (1474:1474:1474))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (672:672:672))
        (PORT datab (690:690:690) (661:661:661))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (1519:1519:1519) (1476:1476:1476))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (813:813:813))
        (PORT datab (1608:1608:1608) (1566:1566:1566))
        (PORT datac (597:597:597) (541:541:541))
        (PORT datad (1525:1525:1525) (1483:1483:1483))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (407:407:407) (393:393:393))
        (PORT datac (408:408:408) (383:383:383))
        (PORT datad (1560:1560:1560) (1528:1528:1528))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1207:1207:1207))
        (PORT datab (1207:1207:1207) (1118:1118:1118))
        (PORT datac (673:673:673) (636:636:636))
        (PORT datad (1245:1245:1245) (1217:1217:1217))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (914:914:914))
        (PORT datab (680:680:680) (648:648:648))
        (PORT datac (1790:1790:1790) (1710:1710:1710))
        (PORT datad (678:678:678) (635:635:635))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (851:851:851))
        (PORT datab (1602:1602:1602) (1558:1558:1558))
        (PORT datac (1115:1115:1115) (991:991:991))
        (PORT datad (1518:1518:1518) (1475:1475:1475))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (395:395:395))
        (PORT datab (924:924:924) (847:847:847))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (1553:1553:1553) (1520:1520:1520))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1539:1539:1539))
        (PORT datab (900:900:900) (833:833:833))
        (PORT datac (1572:1572:1572) (1518:1518:1518))
        (PORT datad (880:880:880) (816:816:816))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1576:1576:1576) (1542:1542:1542))
        (PORT datab (907:907:907) (843:843:843))
        (PORT datac (866:866:866) (796:796:796))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (613:613:613))
        (PORT datab (1598:1598:1598) (1556:1556:1556))
        (PORT datac (187:187:187) (216:216:216))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1263:1263:1263) (1214:1214:1214))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~341)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (678:678:678))
        (PORT datab (1110:1110:1110) (1009:1009:1009))
        (PORT datac (460:460:460) (487:487:487))
        (PORT datad (260:260:260) (333:333:333))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~400)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (840:840:840))
        (PORT datab (226:226:226) (257:257:257))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (260:260:260) (333:333:333))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_wdata_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1698:1698:1698) (1638:1638:1638))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1942:1942:1942))
        (PORT asdata (1434:1434:1434) (1442:1442:1442))
        (PORT ena (1344:1344:1344) (1290:1290:1290))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (239:239:239) (315:315:315))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1396:1396:1396) (1348:1348:1348))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1396:1396:1396) (1348:1348:1348))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1396:1396:1396) (1348:1348:1348))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1396:1396:1396) (1348:1348:1348))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (242:242:242) (319:319:319))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1396:1396:1396) (1348:1348:1348))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1396:1396:1396) (1348:1348:1348))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (328:328:328))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1396:1396:1396) (1348:1348:1348))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (915:915:915) (892:892:892))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1039:1039:1039) (1001:1001:1001))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1588:1588:1588) (1477:1477:1477))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2063:2063:2063) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1943:1943:1943))
        (PORT asdata (804:804:804) (824:824:824))
        (PORT ena (1039:1039:1039) (1001:1001:1001))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (432:432:432) (458:458:458))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1039:1039:1039) (1001:1001:1001))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1943:1943:1943))
        (PORT asdata (771:771:771) (804:804:804))
        (PORT ena (1039:1039:1039) (1001:1001:1001))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4549:4549:4549) (4466:4466:4466))
        (PORT clk (2243:2243:2243) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4956:4956:4956) (4990:4990:4990))
        (PORT d[1] (1447:1447:1447) (1444:1444:1444))
        (PORT d[2] (2949:2949:2949) (2915:2915:2915))
        (PORT d[3] (1458:1458:1458) (1458:1458:1458))
        (PORT d[4] (3832:3832:3832) (3869:3869:3869))
        (PORT d[5] (1201:1201:1201) (1227:1227:1227))
        (PORT d[6] (1591:1591:1591) (1544:1544:1544))
        (PORT d[7] (3011:3011:3011) (2965:2965:2965))
        (PORT d[8] (3247:3247:3247) (3168:3168:3168))
        (PORT d[9] (4199:4199:4199) (4100:4100:4100))
        (PORT d[10] (1436:1436:1436) (1437:1437:1437))
        (PORT d[11] (5709:5709:5709) (5648:5648:5648))
        (PORT d[12] (3862:3862:3862) (3803:3803:3803))
        (PORT clk (2240:2240:2240) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2385:2385:2385))
        (PORT clk (2240:2240:2240) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2279:2279:2279))
        (PORT d[0] (2795:2795:2795) (2694:2694:2694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3739:3739:3739) (3746:3746:3746))
        (PORT d[1] (4872:4872:4872) (4829:4829:4829))
        (PORT d[2] (3180:3180:3180) (3206:3206:3206))
        (PORT d[3] (2961:2961:2961) (2978:2978:2978))
        (PORT d[4] (4864:4864:4864) (5006:5006:5006))
        (PORT d[5] (3644:3644:3644) (3725:3725:3725))
        (PORT d[6] (1770:1770:1770) (1739:1739:1739))
        (PORT d[7] (4222:4222:4222) (4193:4193:4193))
        (PORT d[8] (3955:3955:3955) (3920:3920:3920))
        (PORT d[9] (3354:3354:3354) (3464:3464:3464))
        (PORT d[10] (4016:4016:4016) (4004:4004:4004))
        (PORT d[11] (2102:2102:2102) (2114:2114:2114))
        (PORT d[12] (4555:4555:4555) (4339:4339:4339))
        (PORT clk (2193:2193:2193) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2189:2189:2189))
        (PORT d[0] (1837:1837:1837) (1761:1761:1761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1604w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1697:1697:1697) (1666:1666:1666))
        (PORT datab (377:377:377) (485:485:485))
        (PORT datac (1270:1270:1270) (1254:1254:1254))
        (PORT datad (1778:1778:1778) (1716:1716:1716))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2369w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1193:1193:1193))
        (PORT datab (1087:1087:1087) (1111:1111:1111))
        (PORT datac (1074:1074:1074) (1091:1091:1091))
        (PORT datad (951:951:951) (906:906:906))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5091:5091:5091) (4973:4973:4973))
        (PORT d[1] (5337:5337:5337) (5251:5251:5251))
        (PORT clk (2261:2261:2261) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4689:4689:4689) (4747:4747:4747))
        (PORT d[1] (6538:6538:6538) (6567:6567:6567))
        (PORT d[2] (3333:3333:3333) (3328:3328:3328))
        (PORT d[3] (1936:1936:1936) (1911:1911:1911))
        (PORT d[4] (2126:2126:2126) (2174:2174:2174))
        (PORT d[5] (4624:4624:4624) (4587:4587:4587))
        (PORT d[6] (3441:3441:3441) (3295:3295:3295))
        (PORT d[7] (3730:3730:3730) (3701:3701:3701))
        (PORT d[8] (3918:3918:3918) (3829:3829:3829))
        (PORT d[9] (1991:1991:1991) (1952:1952:1952))
        (PORT d[10] (2797:2797:2797) (2818:2818:2818))
        (PORT d[11] (4857:4857:4857) (4741:4741:4741))
        (PORT clk (2258:2258:2258) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1470:1470:1470))
        (PORT clk (2258:2258:2258) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2296:2296:2296))
        (PORT d[0] (2129:2129:2129) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2888:2888:2888) (2939:2939:2939))
        (PORT d[1] (1968:1968:1968) (1891:1891:1891))
        (PORT d[2] (3208:3208:3208) (3244:3244:3244))
        (PORT d[3] (3273:3273:3273) (3296:3296:3296))
        (PORT d[4] (3791:3791:3791) (3953:3953:3953))
        (PORT d[5] (3677:3677:3677) (3756:3756:3756))
        (PORT d[6] (3788:3788:3788) (3617:3617:3617))
        (PORT d[7] (1683:1683:1683) (1643:1643:1643))
        (PORT d[8] (4247:4247:4247) (4178:4178:4178))
        (PORT d[9] (3712:3712:3712) (3788:3788:3788))
        (PORT d[10] (3887:3887:3887) (3839:3839:3839))
        (PORT d[11] (3945:3945:3945) (3914:3914:3914))
        (PORT clk (2197:2197:2197) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2195:2195:2195))
        (PORT d[0] (1195:1195:1195) (1089:1089:1089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (272:272:272))
        (PORT datab (790:790:790) (801:801:801))
        (PORT datac (1115:1115:1115) (1021:1021:1021))
        (PORT datad (1196:1196:1196) (1113:1113:1113))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (769:769:769) (776:776:776))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1157w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (798:798:798))
        (PORT datab (777:777:777) (787:787:787))
        (PORT datac (420:420:420) (453:453:453))
        (PORT datad (275:275:275) (345:345:345))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1211w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1698:1698:1698) (1666:1666:1666))
        (PORT datab (1811:1811:1811) (1757:1757:1757))
        (PORT datac (339:339:339) (448:448:448))
        (PORT datad (1504:1504:1504) (1412:1412:1412))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2012w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (504:504:504))
        (PORT datab (319:319:319) (407:407:407))
        (PORT datac (293:293:293) (384:384:384))
        (PORT datad (296:296:296) (376:376:376))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1972w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1520:1520:1520) (1455:1455:1455))
        (PORT datac (1365:1365:1365) (1242:1242:1242))
        (PORT datad (1469:1469:1469) (1392:1392:1392))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3598:3598:3598) (3534:3534:3534))
        (PORT clk (2246:2246:2246) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2611:2611:2611) (2685:2685:2685))
        (PORT d[1] (4759:4759:4759) (4751:4751:4751))
        (PORT d[2] (5017:5017:5017) (4961:4961:4961))
        (PORT d[3] (1723:1723:1723) (1722:1722:1722))
        (PORT d[4] (2464:2464:2464) (2486:2486:2486))
        (PORT d[5] (2670:2670:2670) (2641:2641:2641))
        (PORT d[6] (5220:5220:5220) (4883:4883:4883))
        (PORT d[7] (3778:3778:3778) (3757:3757:3757))
        (PORT d[8] (4016:4016:4016) (3944:3944:3944))
        (PORT d[9] (4448:4448:4448) (4281:4281:4281))
        (PORT d[10] (4222:4222:4222) (4238:4238:4238))
        (PORT d[11] (4776:4776:4776) (4636:4636:4636))
        (PORT d[12] (5609:5609:5609) (5504:5504:5504))
        (PORT clk (2243:2243:2243) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1294:1294:1294))
        (PORT clk (2243:2243:2243) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2282:2282:2282))
        (PORT d[0] (1959:1959:1959) (1827:1827:1827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2124:2124:2124))
        (PORT d[1] (2075:2075:2075) (1966:1966:1966))
        (PORT d[2] (2190:2190:2190) (2219:2219:2219))
        (PORT d[3] (2470:2470:2470) (2474:2474:2474))
        (PORT d[4] (3521:3521:3521) (3648:3648:3648))
        (PORT d[5] (3755:3755:3755) (3744:3744:3744))
        (PORT d[6] (4936:4936:4936) (4787:4787:4787))
        (PORT d[7] (4572:4572:4572) (4382:4382:4382))
        (PORT d[8] (2397:2397:2397) (2300:2300:2300))
        (PORT d[9] (3583:3583:3583) (3578:3578:3578))
        (PORT d[10] (3767:3767:3767) (3666:3666:3666))
        (PORT d[11] (5456:5456:5456) (5383:5383:5383))
        (PORT d[12] (4257:4257:4257) (4058:4058:4058))
        (PORT clk (2195:2195:2195) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2193:2193:2193))
        (PORT d[0] (785:785:785) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1191w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1700:1700:1700) (1669:1669:1669))
        (PORT datab (1805:1805:1805) (1750:1750:1750))
        (PORT datac (343:343:343) (453:453:453))
        (PORT datad (1505:1505:1505) (1414:1414:1414))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1952w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1520:1520:1520) (1455:1455:1455))
        (PORT datac (1365:1365:1365) (1241:1241:1241))
        (PORT datad (1466:1466:1466) (1389:1389:1389))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3564:3564:3564) (3492:3492:3492))
        (PORT clk (2253:2253:2253) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (3185:3185:3185))
        (PORT d[1] (4076:4076:4076) (4075:4075:4075))
        (PORT d[2] (4796:4796:4796) (4688:4688:4688))
        (PORT d[3] (2093:2093:2093) (2121:2121:2121))
        (PORT d[4] (2152:2152:2152) (2168:2168:2168))
        (PORT d[5] (3610:3610:3610) (3559:3559:3559))
        (PORT d[6] (4372:4372:4372) (4213:4213:4213))
        (PORT d[7] (4560:4560:4560) (4455:4455:4455))
        (PORT d[8] (4818:4818:4818) (4571:4571:4571))
        (PORT d[9] (5200:5200:5200) (5214:5214:5214))
        (PORT d[10] (3919:3919:3919) (3948:3948:3948))
        (PORT d[11] (4048:4048:4048) (3918:3918:3918))
        (PORT d[12] (4204:4204:4204) (4101:4101:4101))
        (PORT clk (2250:2250:2250) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (1865:1865:1865))
        (PORT clk (2250:2250:2250) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2292:2292:2292))
        (PORT d[0] (2477:2477:2477) (2419:2419:2419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (2995:2995:2995))
        (PORT d[1] (2760:2760:2760) (2629:2629:2629))
        (PORT d[2] (2909:2909:2909) (2953:2953:2953))
        (PORT d[3] (2792:2792:2792) (2775:2775:2775))
        (PORT d[4] (3423:3423:3423) (3528:3528:3528))
        (PORT d[5] (3101:3101:3101) (3116:3116:3116))
        (PORT d[6] (4279:4279:4279) (4147:4147:4147))
        (PORT d[7] (3892:3892:3892) (3719:3719:3719))
        (PORT d[8] (3522:3522:3522) (3485:3485:3485))
        (PORT d[9] (3242:3242:3242) (3252:3252:3252))
        (PORT d[10] (2810:2810:2810) (2742:2742:2742))
        (PORT d[11] (5828:5828:5828) (5654:5654:5654))
        (PORT d[12] (4577:4577:4577) (4364:4364:4364))
        (PORT clk (2202:2202:2202) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT d[0] (1959:1959:1959) (1795:1795:1795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1201w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1667:1667:1667))
        (PORT datab (1809:1809:1809) (1755:1755:1755))
        (PORT datac (340:340:340) (449:449:449))
        (PORT datad (1504:1504:1504) (1413:1413:1413))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1982w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (495:495:495))
        (PORT datab (329:329:329) (418:418:418))
        (PORT datac (258:258:258) (333:333:333))
        (PORT datad (296:296:296) (376:376:376))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1962w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1457:1457:1457))
        (PORT datac (1349:1349:1349) (1220:1220:1220))
        (PORT datad (1458:1458:1458) (1381:1381:1381))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3531:3531:3531))
        (PORT clk (2246:2246:2246) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2695:2695:2695))
        (PORT d[1] (4751:4751:4751) (4742:4742:4742))
        (PORT d[2] (5125:5125:5125) (5004:5004:5004))
        (PORT d[3] (1471:1471:1471) (1490:1490:1490))
        (PORT d[4] (2154:2154:2154) (2197:2197:2197))
        (PORT d[5] (2688:2688:2688) (2657:2657:2657))
        (PORT d[6] (4997:4997:4997) (4810:4810:4810))
        (PORT d[7] (4578:4578:4578) (4480:4480:4480))
        (PORT d[8] (3997:3997:3997) (3928:3928:3928))
        (PORT d[9] (4454:4454:4454) (4287:4287:4287))
        (PORT d[10] (4229:4229:4229) (4246:4246:4246))
        (PORT d[11] (4762:4762:4762) (4627:4627:4627))
        (PORT d[12] (5898:5898:5898) (5785:5785:5785))
        (PORT clk (2243:2243:2243) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1504:1504:1504))
        (PORT clk (2243:2243:2243) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2283:2283:2283))
        (PORT d[0] (2216:2216:2216) (2058:2058:2058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2326:2326:2326))
        (PORT d[1] (2132:2132:2132) (2024:2024:2024))
        (PORT d[2] (2234:2234:2234) (2270:2270:2270))
        (PORT d[3] (2468:2468:2468) (2470:2470:2470))
        (PORT d[4] (3488:3488:3488) (3615:3615:3615))
        (PORT d[5] (3754:3754:3754) (3744:3744:3744))
        (PORT d[6] (4896:4896:4896) (4747:4747:4747))
        (PORT d[7] (4603:4603:4603) (4413:4413:4413))
        (PORT d[8] (2157:2157:2157) (2101:2101:2101))
        (PORT d[9] (3526:3526:3526) (3520:3520:3520))
        (PORT d[10] (3767:3767:3767) (3667:3667:3667))
        (PORT d[11] (5468:5468:5468) (5390:5390:5390))
        (PORT d[12] (4225:4225:4225) (4027:4027:4027))
        (PORT clk (2196:2196:2196) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2193:2193:2193))
        (PORT d[0] (1551:1551:1551) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1174w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1698:1698:1698) (1666:1666:1666))
        (PORT datab (1812:1812:1812) (1759:1759:1759))
        (PORT datac (339:339:339) (447:447:447))
        (PORT datad (1504:1504:1504) (1412:1412:1412))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1935w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1520:1520:1520) (1455:1455:1455))
        (PORT datac (1342:1342:1342) (1212:1212:1212))
        (PORT datad (1468:1468:1468) (1391:1391:1391))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3586:3586:3586) (3520:3520:3520))
        (PORT clk (2258:2258:2258) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (2969:2969:2969))
        (PORT d[1] (4764:4764:4764) (4742:4742:4742))
        (PORT d[2] (4858:4858:4858) (4761:4761:4761))
        (PORT d[3] (2448:2448:2448) (2460:2460:2460))
        (PORT d[4] (2131:2131:2131) (2154:2154:2154))
        (PORT d[5] (2641:2641:2641) (2611:2611:2611))
        (PORT d[6] (3776:3776:3776) (3661:3661:3661))
        (PORT d[7] (4569:4569:4569) (4470:4470:4470))
        (PORT d[8] (5147:5147:5147) (4884:4884:4884))
        (PORT d[9] (5543:5543:5543) (5547:5547:5547))
        (PORT d[10] (4535:4535:4535) (4539:4539:4539))
        (PORT d[11] (3550:3550:3550) (3493:3493:3493))
        (PORT d[12] (5919:5919:5919) (5806:5806:5806))
        (PORT clk (2255:2255:2255) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1665:1665:1665) (1498:1498:1498))
        (PORT clk (2255:2255:2255) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2296:2296:2296))
        (PORT d[0] (2208:2208:2208) (2052:2052:2052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (2061:2061:2061))
        (PORT d[1] (2111:2111:2111) (2003:2003:2003))
        (PORT d[2] (2228:2228:2228) (2264:2264:2264))
        (PORT d[3] (2436:2436:2436) (2432:2432:2432))
        (PORT d[4] (3474:3474:3474) (3584:3584:3584))
        (PORT d[5] (2769:2769:2769) (2781:2781:2781))
        (PORT d[6] (4571:4571:4571) (4432:4432:4432))
        (PORT d[7] (4558:4558:4558) (4367:4367:4367))
        (PORT d[8] (3846:3846:3846) (3794:3794:3794))
        (PORT d[9] (3626:3626:3626) (3631:3631:3631))
        (PORT d[10] (3386:3386:3386) (3291:3291:3291))
        (PORT d[11] (5480:5480:5480) (5403:5403:5403))
        (PORT d[12] (5178:5178:5178) (4936:4936:4936))
        (PORT clk (2207:2207:2207) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2206:2206:2206))
        (PORT d[0] (806:806:806) (721:721:721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1816:1816:1816) (1752:1752:1752))
        (PORT datab (1422:1422:1422) (1418:1418:1418))
        (PORT datac (1763:1763:1763) (1628:1628:1628))
        (PORT datad (1746:1746:1746) (1615:1615:1615))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1334:1334:1334))
        (PORT datab (1422:1422:1422) (1418:1418:1418))
        (PORT datac (1931:1931:1931) (1874:1874:1874))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1564w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1701:1701:1701) (1670:1670:1670))
        (PORT datab (384:384:384) (493:493:493))
        (PORT datac (1275:1275:1275) (1261:1261:1261))
        (PORT datad (1766:1766:1766) (1702:1702:1702))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2329w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1194:1194:1194))
        (PORT datab (1086:1086:1086) (1110:1110:1110))
        (PORT datac (1074:1074:1074) (1090:1090:1090))
        (PORT datad (951:951:951) (906:906:906))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4089:4089:4089) (3993:3993:3993))
        (PORT clk (2258:2258:2258) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (2683:2683:2683))
        (PORT d[1] (4429:4429:4429) (4427:4427:4427))
        (PORT d[2] (5111:5111:5111) (4987:4987:4987))
        (PORT d[3] (2422:2422:2422) (2435:2435:2435))
        (PORT d[4] (2127:2127:2127) (2164:2164:2164))
        (PORT d[5] (2323:2323:2323) (2305:2305:2305))
        (PORT d[6] (4683:4683:4683) (4511:4511:4511))
        (PORT d[7] (4096:4096:4096) (4060:4060:4060))
        (PORT d[8] (5146:5146:5146) (4884:4884:4884))
        (PORT d[9] (5509:5509:5509) (5516:5516:5516))
        (PORT d[10] (4269:4269:4269) (4291:4291:4291))
        (PORT d[11] (4809:4809:4809) (4672:4672:4672))
        (PORT d[12] (4504:4504:4504) (4387:4387:4387))
        (PORT clk (2255:2255:2255) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (1569:1569:1569))
        (PORT clk (2255:2255:2255) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2295:2295:2295))
        (PORT d[0] (2271:2271:2271) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3317:3317:3317))
        (PORT d[1] (2425:2425:2425) (2305:2305:2305))
        (PORT d[2] (2234:2234:2234) (2270:2270:2270))
        (PORT d[3] (2461:2461:2461) (2457:2457:2457))
        (PORT d[4] (3116:3116:3116) (3243:3243:3243))
        (PORT d[5] (3413:3413:3413) (3412:3412:3412))
        (PORT d[6] (4557:4557:4557) (4412:4412:4412))
        (PORT d[7] (4210:4210:4210) (4023:4023:4023))
        (PORT d[8] (3845:3845:3845) (3793:3793:3793))
        (PORT d[9] (3593:3593:3593) (3598:3598:3598))
        (PORT d[10] (3411:3411:3411) (3314:3314:3314))
        (PORT d[11] (5771:5771:5771) (5693:5693:5693))
        (PORT d[12] (5196:5196:5196) (4953:4953:4953))
        (PORT clk (2207:2207:2207) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2206:2206:2206))
        (PORT d[0] (1831:1831:1831) (1639:1639:1639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1553w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1702:1702:1702) (1671:1671:1671))
        (PORT datab (385:385:385) (495:495:495))
        (PORT datac (1276:1276:1276) (1262:1262:1262))
        (PORT datad (1764:1764:1764) (1700:1700:1700))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2318w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1183:1183:1183))
        (PORT datab (1089:1089:1089) (1114:1114:1114))
        (PORT datac (1076:1076:1076) (1094:1094:1094))
        (PORT datad (949:949:949) (904:904:904))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3261:3261:3261) (3093:3093:3093))
        (PORT clk (2237:2237:2237) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2566:2566:2566))
        (PORT d[1] (3660:3660:3660) (3607:3607:3607))
        (PORT d[2] (3300:3300:3300) (3284:3284:3284))
        (PORT d[3] (2889:2889:2889) (2967:2967:2967))
        (PORT d[4] (2139:2139:2139) (2191:2191:2191))
        (PORT d[5] (2495:2495:2495) (2424:2424:2424))
        (PORT d[6] (3748:3748:3748) (3574:3574:3574))
        (PORT d[7] (3278:3278:3278) (3221:3221:3221))
        (PORT d[8] (3613:3613:3613) (3445:3445:3445))
        (PORT d[9] (3868:3868:3868) (3899:3899:3899))
        (PORT d[10] (2842:2842:2842) (2890:2890:2890))
        (PORT d[11] (3401:3401:3401) (3262:3262:3262))
        (PORT d[12] (3088:3088:3088) (2958:2958:2958))
        (PORT clk (2234:2234:2234) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2379:2379:2379))
        (PORT clk (2234:2234:2234) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2274:2274:2274))
        (PORT d[0] (3072:3072:3072) (2935:2935:2935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2286:2286:2286))
        (PORT d[1] (5597:5597:5597) (5589:5589:5589))
        (PORT d[2] (4807:4807:4807) (4929:4929:4929))
        (PORT d[3] (2912:2912:2912) (2962:2962:2962))
        (PORT d[4] (2865:2865:2865) (2890:2890:2890))
        (PORT d[5] (2218:2218:2218) (2152:2152:2152))
        (PORT d[6] (3189:3189:3189) (3050:3050:3050))
        (PORT d[7] (3429:3429:3429) (3359:3359:3359))
        (PORT d[8] (3326:3326:3326) (3315:3315:3315))
        (PORT d[9] (2442:2442:2442) (2457:2457:2457))
        (PORT d[10] (3578:3578:3578) (3521:3521:3521))
        (PORT d[11] (3875:3875:3875) (3839:3839:3839))
        (PORT d[12] (2906:2906:2906) (2819:2819:2819))
        (PORT clk (2186:2186:2186) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2185:2185:2185))
        (PORT d[0] (2106:2106:2106) (1972:1972:1972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1574w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1701:1701:1701) (1669:1669:1669))
        (PORT datab (382:382:382) (492:492:492))
        (PORT datac (1274:1274:1274) (1260:1260:1260))
        (PORT datad (1769:1769:1769) (1706:1706:1706))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2339w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1192:1192:1192))
        (PORT datab (1087:1087:1087) (1112:1112:1112))
        (PORT datac (1075:1075:1075) (1092:1092:1092))
        (PORT datad (951:951:951) (906:906:906))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3901:3901:3901) (3724:3724:3724))
        (PORT clk (2272:2272:2272) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3543:3543:3543) (3554:3554:3554))
        (PORT d[1] (4056:4056:4056) (4069:4069:4069))
        (PORT d[2] (4310:4310:4310) (4260:4260:4260))
        (PORT d[3] (3923:3923:3923) (3988:3988:3988))
        (PORT d[4] (1781:1781:1781) (1819:1819:1819))
        (PORT d[5] (2676:2676:2676) (2555:2555:2555))
        (PORT d[6] (4724:4724:4724) (4524:4524:4524))
        (PORT d[7] (4301:4301:4301) (4227:4227:4227))
        (PORT d[8] (4366:4366:4366) (4193:4193:4193))
        (PORT d[9] (4869:4869:4869) (4875:4875:4875))
        (PORT d[10] (3458:3458:3458) (3480:3480:3480))
        (PORT d[11] (3845:3845:3845) (3744:3744:3744))
        (PORT d[12] (4042:4042:4042) (3874:3874:3874))
        (PORT clk (2269:2269:2269) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1487:1487:1487))
        (PORT clk (2269:2269:2269) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2311:2311:2311))
        (PORT d[0] (2141:2141:2141) (2041:2041:2041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2836:2836:2836))
        (PORT d[1] (5667:5667:5667) (5670:5670:5670))
        (PORT d[2] (2878:2878:2878) (2947:2947:2947))
        (PORT d[3] (3595:3595:3595) (3621:3621:3621))
        (PORT d[4] (3321:3321:3321) (3403:3403:3403))
        (PORT d[5] (3182:3182:3182) (3085:3085:3085))
        (PORT d[6] (3644:3644:3644) (3514:3514:3514))
        (PORT d[7] (3525:3525:3525) (3470:3470:3470))
        (PORT d[8] (4309:4309:4309) (4261:4261:4261))
        (PORT d[9] (3639:3639:3639) (3587:3587:3587))
        (PORT d[10] (4155:4155:4155) (4070:4070:4070))
        (PORT d[11] (4890:4890:4890) (4826:4826:4826))
        (PORT d[12] (1667:1667:1667) (1630:1630:1630))
        (PORT clk (2221:2221:2221) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2221:2221:2221))
        (PORT d[0] (1183:1183:1183) (1087:1087:1087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1822:1822:1822) (1759:1759:1759))
        (PORT datab (1975:1975:1975) (1907:1907:1907))
        (PORT datac (1380:1380:1380) (1387:1387:1387))
        (PORT datad (1280:1280:1280) (1210:1210:1210))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1584w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1701:1701:1701) (1670:1670:1670))
        (PORT datab (383:383:383) (493:493:493))
        (PORT datac (1275:1275:1275) (1260:1260:1260))
        (PORT datad (1767:1767:1767) (1704:1704:1704))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2349w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1184:1184:1184))
        (PORT datab (1089:1089:1089) (1113:1113:1113))
        (PORT datac (1076:1076:1076) (1093:1093:1093))
        (PORT datad (949:949:949) (904:904:904))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3414:3414:3414) (3276:3276:3276))
        (PORT clk (2270:2270:2270) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (3200:3200:3200))
        (PORT d[1] (4064:4064:4064) (4080:4080:4080))
        (PORT d[2] (4284:4284:4284) (4236:4236:4236))
        (PORT d[3] (3947:3947:3947) (4012:4012:4012))
        (PORT d[4] (1768:1768:1768) (1807:1807:1807))
        (PORT d[5] (2175:2175:2175) (2143:2143:2143))
        (PORT d[6] (4683:4683:4683) (4484:4484:4484))
        (PORT d[7] (4293:4293:4293) (4218:4218:4218))
        (PORT d[8] (4367:4367:4367) (4197:4197:4197))
        (PORT d[9] (4863:4863:4863) (4868:4868:4868))
        (PORT d[10] (3453:3453:3453) (3474:3474:3474))
        (PORT d[11] (3805:3805:3805) (3706:3706:3706))
        (PORT d[12] (4016:4016:4016) (3849:3849:3849))
        (PORT clk (2267:2267:2267) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1638:1638:1638) (1532:1532:1532))
        (PORT clk (2267:2267:2267) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2309:2309:2309))
        (PORT d[0] (2181:2181:2181) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2810:2810:2810) (2835:2835:2835))
        (PORT d[1] (5666:5666:5666) (5669:5669:5669))
        (PORT d[2] (3302:3302:3302) (3369:3369:3369))
        (PORT d[3] (3543:3543:3543) (3571:3571:3571))
        (PORT d[4] (3331:3331:3331) (3420:3420:3420))
        (PORT d[5] (2932:2932:2932) (2850:2850:2850))
        (PORT d[6] (3318:3318:3318) (3199:3199:3199))
        (PORT d[7] (3243:3243:3243) (3199:3199:3199))
        (PORT d[8] (4302:4302:4302) (4254:4254:4254))
        (PORT d[9] (3669:3669:3669) (3612:3612:3612))
        (PORT d[10] (4185:4185:4185) (4107:4107:4107))
        (PORT d[11] (4550:4550:4550) (4504:4504:4504))
        (PORT d[12] (2598:2598:2598) (2516:2516:2516))
        (PORT clk (2219:2219:2219) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT d[0] (1563:1563:1563) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1701:1701:1701) (1671:1671:1671))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1381:1381:1381) (1388:1388:1388))
        (PORT datad (1338:1338:1338) (1271:1271:1271))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1915:1915:1915) (1862:1862:1862))
        (PORT datac (1217:1217:1217) (1196:1196:1196))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1847:1847:1847) (1751:1751:1751))
        (PORT datab (886:886:886) (832:832:832))
        (PORT datac (1519:1519:1519) (1474:1474:1474))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1356w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (799:799:799))
        (PORT datab (775:775:775) (785:785:785))
        (PORT datad (274:274:274) (344:344:344))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1438w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1158:1158:1158))
        (PORT datab (1380:1380:1380) (1379:1379:1379))
        (PORT datac (1317:1317:1317) (1316:1316:1316))
        (PORT datad (1092:1092:1092) (1070:1070:1070))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2024w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (407:407:407))
        (PORT datac (293:293:293) (385:385:385))
        (PORT datad (296:296:296) (376:376:376))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2201w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1193:1193:1193))
        (PORT datab (1086:1086:1086) (1110:1110:1110))
        (PORT datac (1074:1074:1074) (1090:1090:1090))
        (PORT datad (931:931:931) (879:879:879))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3377:3377:3377))
        (PORT clk (2251:2251:2251) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (2913:2913:2913))
        (PORT d[1] (4009:4009:4009) (3944:3944:3944))
        (PORT d[2] (3650:3650:3650) (3629:3629:3629))
        (PORT d[3] (3245:3245:3245) (3316:3316:3316))
        (PORT d[4] (2151:2151:2151) (2203:2203:2203))
        (PORT d[5] (2445:2445:2445) (2372:2372:2372))
        (PORT d[6] (4070:4070:4070) (3892:3892:3892))
        (PORT d[7] (3622:3622:3622) (3557:3557:3557))
        (PORT d[8] (3718:3718:3718) (3570:3570:3570))
        (PORT d[9] (4138:4138:4138) (4158:4158:4158))
        (PORT d[10] (2809:2809:2809) (2843:2843:2843))
        (PORT d[11] (3375:3375:3375) (3230:3230:3230))
        (PORT d[12] (3344:3344:3344) (3192:3192:3192))
        (PORT clk (2248:2248:2248) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2077:2077:2077))
        (PORT clk (2248:2248:2248) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2290:2290:2290))
        (PORT d[0] (2786:2786:2786) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2491:2491:2491))
        (PORT d[1] (5909:5909:5909) (5883:5883:5883))
        (PORT d[2] (3317:3317:3317) (3388:3388:3388))
        (PORT d[3] (3150:3150:3150) (3134:3134:3134))
        (PORT d[4] (2967:2967:2967) (3058:3058:3058))
        (PORT d[5] (2556:2556:2556) (2483:2483:2483))
        (PORT d[6] (2996:2996:2996) (2888:2888:2888))
        (PORT d[7] (2880:2880:2880) (2840:2840:2840))
        (PORT d[8] (3648:3648:3648) (3624:3624:3624))
        (PORT d[9] (2767:2767:2767) (2770:2770:2770))
        (PORT d[10] (3918:3918:3918) (3852:3852:3852))
        (PORT d[11] (4184:4184:4184) (4132:4132:4132))
        (PORT d[12] (3218:3218:3218) (3119:3119:3119))
        (PORT clk (2201:2201:2201) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT d[0] (2130:2130:2130) (2000:2000:2000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1428w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1157:1157:1157))
        (PORT datab (1385:1385:1385) (1385:1385:1385))
        (PORT datac (1321:1321:1321) (1321:1321:1321))
        (PORT datad (1089:1089:1089) (1066:1066:1066))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2191w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1186:1186:1186))
        (PORT datab (1088:1088:1088) (1113:1113:1113))
        (PORT datac (1076:1076:1076) (1093:1093:1093))
        (PORT datad (936:936:936) (885:885:885))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5442:5442:5442) (5318:5318:5318))
        (PORT clk (2263:2263:2263) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3918:3918:3918) (3922:3922:3922))
        (PORT d[1] (4769:4769:4769) (4765:4765:4765))
        (PORT d[2] (2072:2072:2072) (1974:1974:1974))
        (PORT d[3] (1992:1992:1992) (1976:1976:1976))
        (PORT d[4] (2135:2135:2135) (2171:2171:2171))
        (PORT d[5] (2872:2872:2872) (2840:2840:2840))
        (PORT d[6] (5105:5105:5105) (4911:4911:4911))
        (PORT d[7] (4380:4380:4380) (4324:4324:4324))
        (PORT d[8] (4600:4600:4600) (4489:4489:4489))
        (PORT d[9] (2032:2032:2032) (2004:2004:2004))
        (PORT d[10] (2235:2235:2235) (2289:2289:2289))
        (PORT d[11] (3847:3847:3847) (3754:3754:3754))
        (PORT d[12] (3179:3179:3179) (3076:3076:3076))
        (PORT clk (2260:2260:2260) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1072:1072:1072))
        (PORT clk (2260:2260:2260) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2300:2300:2300))
        (PORT d[0] (1728:1728:1728) (1626:1626:1626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3450:3450:3450) (3454:3454:3454))
        (PORT d[1] (1368:1368:1368) (1334:1334:1334))
        (PORT d[2] (2176:2176:2176) (2210:2210:2210))
        (PORT d[3] (1684:1684:1684) (1627:1627:1627))
        (PORT d[4] (4064:4064:4064) (4136:4136:4136))
        (PORT d[5] (3874:3874:3874) (3760:3760:3760))
        (PORT d[6] (4020:4020:4020) (3883:3883:3883))
        (PORT d[7] (1322:1322:1322) (1295:1295:1295))
        (PORT d[8] (1348:1348:1348) (1327:1327:1327))
        (PORT d[9] (4094:4094:4094) (4063:4063:4063))
        (PORT d[10] (1344:1344:1344) (1319:1319:1319))
        (PORT d[11] (1972:1972:1972) (1979:1979:1979))
        (PORT d[12] (1971:1971:1971) (1916:1916:1916))
        (PORT clk (2212:2212:2212) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2210:2210:2210))
        (PORT d[0] (1834:1834:1834) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1408w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1157:1157:1157))
        (PORT datab (1384:1384:1384) (1383:1383:1383))
        (PORT datac (1320:1320:1320) (1320:1320:1320))
        (PORT datad (1090:1090:1090) (1067:1067:1067))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2171w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1179:1179:1179))
        (PORT datab (1090:1090:1090) (1115:1115:1115))
        (PORT datac (1077:1077:1077) (1095:1095:1095))
        (PORT datad (941:941:941) (891:891:891))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4510:4510:4510) (4427:4427:4427))
        (PORT clk (2240:2240:2240) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4306:4306:4306) (4373:4373:4373))
        (PORT d[1] (6516:6516:6516) (6544:6544:6544))
        (PORT d[2] (3350:3350:3350) (3342:3342:3342))
        (PORT d[3] (2318:2318:2318) (2311:2311:2311))
        (PORT d[4] (2567:2567:2567) (2655:2655:2655))
        (PORT d[5] (4035:4035:4035) (4041:4041:4041))
        (PORT d[6] (3097:3097:3097) (2957:2957:2957))
        (PORT d[7] (3707:3707:3707) (3667:3667:3667))
        (PORT d[8] (3583:3583:3583) (3506:3506:3506))
        (PORT d[9] (1674:1674:1674) (1654:1654:1654))
        (PORT d[10] (2529:2529:2529) (2569:2569:2569))
        (PORT d[11] (4802:4802:4802) (4685:4685:4685))
        (PORT d[12] (3911:3911:3911) (3834:3834:3834))
        (PORT clk (2237:2237:2237) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (1929:1929:1929))
        (PORT clk (2237:2237:2237) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (PORT d[0] (2360:2360:2360) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2880:2880:2880) (2931:2931:2931))
        (PORT d[1] (2061:2061:2061) (2017:2017:2017))
        (PORT d[2] (3247:3247:3247) (3288:3288:3288))
        (PORT d[3] (2981:2981:2981) (3023:3023:3023))
        (PORT d[4] (4241:4241:4241) (4400:4400:4400))
        (PORT d[5] (3694:3694:3694) (3770:3770:3770))
        (PORT d[6] (3807:3807:3807) (3639:3639:3639))
        (PORT d[7] (1985:1985:1985) (1930:1930:1930))
        (PORT d[8] (3862:3862:3862) (3799:3799:3799))
        (PORT d[9] (4283:4283:4283) (4363:4363:4363))
        (PORT d[10] (3628:3628:3628) (3600:3600:3600))
        (PORT d[11] (3910:3910:3910) (3881:3881:3881))
        (PORT d[12] (1967:1967:1967) (1906:1906:1906))
        (PORT clk (2189:2189:2189) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (PORT d[0] (1455:1455:1455) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1821:1821:1821) (1758:1758:1758))
        (PORT datab (673:673:673) (641:641:641))
        (PORT datac (1380:1380:1380) (1387:1387:1387))
        (PORT datad (1611:1611:1611) (1530:1530:1530))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1418w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1158:1158:1158))
        (PORT datab (1383:1383:1383) (1382:1382:1382))
        (PORT datac (1319:1319:1319) (1319:1319:1319))
        (PORT datad (1091:1091:1091) (1068:1068:1068))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2181w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1191:1191:1191))
        (PORT datab (1088:1088:1088) (1112:1112:1112))
        (PORT datac (1075:1075:1075) (1092:1092:1092))
        (PORT datad (933:933:933) (882:882:882))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5683:5683:5683) (5544:5544:5544))
        (PORT clk (2263:2263:2263) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3933:3933:3933) (3940:3940:3940))
        (PORT d[1] (4793:4793:4793) (4788:4788:4788))
        (PORT d[2] (1796:1796:1796) (1717:1717:1717))
        (PORT d[3] (2003:2003:2003) (1974:1974:1974))
        (PORT d[4] (1829:1829:1829) (1876:1876:1876))
        (PORT d[5] (2532:2532:2532) (2517:2517:2517))
        (PORT d[6] (5104:5104:5104) (4910:4910:4910))
        (PORT d[7] (4604:4604:4604) (4511:4511:4511))
        (PORT d[8] (4606:4606:4606) (4495:4495:4495))
        (PORT d[9] (2033:2033:2033) (2005:2005:2005))
        (PORT d[10] (2217:2217:2217) (2274:2274:2274))
        (PORT d[11] (3847:3847:3847) (3753:3753:3753))
        (PORT d[12] (4339:4339:4339) (4149:4149:4149))
        (PORT clk (2260:2260:2260) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1238:1238:1238) (1123:1123:1123))
        (PORT clk (2260:2260:2260) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2300:2300:2300))
        (PORT d[0] (1781:1781:1781) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3463:3463:3463) (3467:3467:3467))
        (PORT d[1] (1351:1351:1351) (1316:1316:1316))
        (PORT d[2] (2684:2684:2684) (2630:2630:2630))
        (PORT d[3] (1357:1357:1357) (1319:1319:1319))
        (PORT d[4] (4064:4064:4064) (4135:4135:4135))
        (PORT d[5] (3590:3590:3590) (3488:3488:3488))
        (PORT d[6] (4017:4017:4017) (3885:3885:3885))
        (PORT d[7] (1328:1328:1328) (1301:1301:1301))
        (PORT d[8] (1354:1354:1354) (1333:1333:1333))
        (PORT d[9] (3824:3824:3824) (3807:3807:3807))
        (PORT d[10] (1388:1388:1388) (1364:1364:1364))
        (PORT d[11] (1959:1959:1959) (1966:1966:1966))
        (PORT d[12] (1972:1972:1972) (1917:1917:1917))
        (PORT clk (2213:2213:2213) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2210:2210:2210))
        (PORT d[0] (1541:1541:1541) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1933:1933:1933) (1840:1840:1840))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1381:1381:1381) (1388:1388:1388))
        (PORT datad (961:961:961) (902:902:902))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1378w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1159:1159:1159))
        (PORT datab (1377:1377:1377) (1375:1375:1375))
        (PORT datac (1314:1314:1314) (1313:1313:1313))
        (PORT datad (1097:1097:1097) (1074:1074:1074))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2141w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1181:1181:1181))
        (PORT datab (1090:1090:1090) (1115:1115:1115))
        (PORT datac (1077:1077:1077) (1095:1095:1095))
        (PORT datad (939:939:939) (889:889:889))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3913:3913:3913) (3866:3866:3866))
        (PORT clk (2230:2230:2230) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4349:4349:4349) (4414:4414:4414))
        (PORT d[1] (6172:6172:6172) (6211:6211:6211))
        (PORT d[2] (3281:3281:3281) (3265:3265:3265))
        (PORT d[3] (2055:2055:2055) (2064:2064:2064))
        (PORT d[4] (2587:2587:2587) (2673:2673:2673))
        (PORT d[5] (4325:4325:4325) (4306:4306:4306))
        (PORT d[6] (3088:3088:3088) (2946:2946:2946))
        (PORT d[7] (3368:3368:3368) (3343:3343:3343))
        (PORT d[8] (3575:3575:3575) (3497:3497:3497))
        (PORT d[9] (2651:2651:2651) (2580:2580:2580))
        (PORT d[10] (2984:2984:2984) (3077:3077:3077))
        (PORT d[11] (4517:4517:4517) (4414:4414:4414))
        (PORT d[12] (3835:3835:3835) (3731:3731:3731))
        (PORT clk (2227:2227:2227) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (1955:1955:1955))
        (PORT clk (2227:2227:2227) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2266:2266:2266))
        (PORT d[0] (2652:2652:2652) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2548:2548:2548) (2607:2607:2607))
        (PORT d[1] (2044:2044:2044) (2001:2001:2001))
        (PORT d[2] (3226:3226:3226) (3264:3264:3264))
        (PORT d[3] (2906:2906:2906) (2947:2947:2947))
        (PORT d[4] (3905:3905:3905) (4074:4074:4074))
        (PORT d[5] (3340:3340:3340) (3429:3429:3429))
        (PORT d[6] (3464:3464:3464) (3304:3304:3304))
        (PORT d[7] (4705:4705:4705) (4691:4691:4691))
        (PORT d[8] (3797:3797:3797) (3735:3735:3735))
        (PORT d[9] (4243:4243:4243) (4325:4325:4325))
        (PORT d[10] (3583:3583:3583) (3554:3554:3554))
        (PORT d[11] (3615:3615:3615) (3589:3589:3589))
        (PORT d[12] (2263:2263:2263) (2197:2197:2197))
        (PORT clk (2179:2179:2179) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2177:2177:2177))
        (PORT d[0] (1222:1222:1222) (1142:1142:1142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1398w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1158:1158:1158))
        (PORT datab (1377:1377:1377) (1375:1375:1375))
        (PORT datac (1314:1314:1314) (1313:1313:1313))
        (PORT datad (1095:1095:1095) (1073:1073:1073))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2161w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1180:1180:1180))
        (PORT datab (1090:1090:1090) (1115:1115:1115))
        (PORT datac (1077:1077:1077) (1094:1094:1094))
        (PORT datad (940:940:940) (889:889:889))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4509:4509:4509) (4423:4423:4423))
        (PORT clk (2218:2218:2218) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3605:3605:3605))
        (PORT d[1] (5439:5439:5439) (5420:5420:5420))
        (PORT d[2] (3970:3970:3970) (3936:3936:3936))
        (PORT d[3] (1787:1787:1787) (1826:1826:1826))
        (PORT d[4] (2237:2237:2237) (2292:2292:2292))
        (PORT d[5] (4179:4179:4179) (4266:4266:4266))
        (PORT d[6] (4351:4351:4351) (4076:4076:4076))
        (PORT d[7] (2761:2761:2761) (2768:2768:2768))
        (PORT d[8] (2666:2666:2666) (2638:2638:2638))
        (PORT d[9] (3087:3087:3087) (2956:2956:2956))
        (PORT d[10] (2934:2934:2934) (2993:2993:2993))
        (PORT d[11] (4272:4272:4272) (4216:4216:4216))
        (PORT d[12] (4622:4622:4622) (4548:4548:4548))
        (PORT clk (2215:2215:2215) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2498:2498:2498))
        (PORT clk (2215:2215:2215) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2254:2254:2254))
        (PORT d[0] (3282:3282:3282) (3052:3052:3052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2391:2391:2391))
        (PORT d[1] (2730:2730:2730) (2591:2591:2591))
        (PORT d[2] (2940:2940:2940) (2984:2984:2984))
        (PORT d[3] (2774:2774:2774) (2779:2779:2779))
        (PORT d[4] (3459:3459:3459) (3602:3602:3602))
        (PORT d[5] (2442:2442:2442) (2467:2467:2467))
        (PORT d[6] (5181:5181:5181) (5020:5020:5020))
        (PORT d[7] (4957:4957:4957) (4907:4907:4907))
        (PORT d[8] (2524:2524:2524) (2480:2480:2480))
        (PORT d[9] (3992:3992:3992) (4094:4094:4094))
        (PORT d[10] (3146:3146:3146) (3066:3066:3066))
        (PORT d[11] (4432:4432:4432) (4387:4387:4387))
        (PORT d[12] (3295:3295:3295) (3130:3130:3130))
        (PORT clk (2168:2168:2168) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2165:2165:2165))
        (PORT d[0] (1865:1865:1865) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1367w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1158:1158:1158))
        (PORT datab (1377:1377:1377) (1376:1376:1376))
        (PORT datac (1314:1314:1314) (1314:1314:1314))
        (PORT datad (1095:1095:1095) (1073:1073:1073))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2130w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1174:1174:1174) (1188:1188:1188))
        (PORT datab (1087:1087:1087) (1112:1112:1112))
        (PORT datac (1075:1075:1075) (1092:1092:1092))
        (PORT datad (934:934:934) (883:883:883))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1379:1379:1379))
        (PORT clk (2257:2257:2257) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2183:2183:2183))
        (PORT d[1] (4641:4641:4641) (4563:4563:4563))
        (PORT d[2] (4265:4265:4265) (4180:4180:4180))
        (PORT d[3] (3890:3890:3890) (3959:3959:3959))
        (PORT d[4] (2361:2361:2361) (2333:2333:2333))
        (PORT d[5] (3183:3183:3183) (3118:3118:3118))
        (PORT d[6] (2849:2849:2849) (2747:2747:2747))
        (PORT d[7] (1969:1969:1969) (1919:1919:1919))
        (PORT d[8] (3219:3219:3219) (3125:3125:3125))
        (PORT d[9] (4522:4522:4522) (4427:4427:4427))
        (PORT d[10] (2048:2048:2048) (2012:2012:2012))
        (PORT d[11] (3212:3212:3212) (3115:3115:3115))
        (PORT d[12] (2809:2809:2809) (2702:2702:2702))
        (PORT clk (2254:2254:2254) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2019:2019:2019))
        (PORT clk (2254:2254:2254) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
        (PORT d[0] (2687:2687:2687) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3754:3754:3754) (3751:3751:3751))
        (PORT d[1] (2316:2316:2316) (2307:2307:2307))
        (PORT d[2] (4353:4353:4353) (4435:4435:4435))
        (PORT d[3] (4260:4260:4260) (4300:4300:4300))
        (PORT d[4] (2737:2737:2737) (2850:2850:2850))
        (PORT d[5] (2135:2135:2135) (2152:2152:2152))
        (PORT d[6] (3952:3952:3952) (3830:3830:3830))
        (PORT d[7] (2925:2925:2925) (2877:2877:2877))
        (PORT d[8] (3674:3674:3674) (3675:3675:3675))
        (PORT d[9] (2226:2226:2226) (2277:2277:2277))
        (PORT d[10] (2421:2421:2421) (2396:2396:2396))
        (PORT d[11] (3340:3340:3340) (3351:3351:3351))
        (PORT d[12] (3712:3712:3712) (3551:3551:3551))
        (PORT clk (2207:2207:2207) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (PORT d[0] (3168:3168:3168) (2925:2925:2925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1388w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1157:1157:1157))
        (PORT datab (1381:1381:1381) (1381:1381:1381))
        (PORT datac (1318:1318:1318) (1318:1318:1318))
        (PORT datad (1091:1091:1091) (1068:1068:1068))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2151w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1182:1182:1182))
        (PORT datab (1089:1089:1089) (1114:1114:1114))
        (PORT datac (1077:1077:1077) (1094:1094:1094))
        (PORT datad (938:938:938) (888:888:888))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4153:4153:4153) (4086:4086:4086))
        (PORT clk (2223:2223:2223) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3973:3973:3973) (4050:4050:4050))
        (PORT d[1] (6164:6164:6164) (6202:6202:6202))
        (PORT d[2] (3318:3318:3318) (3312:3312:3312))
        (PORT d[3] (1999:1999:1999) (2008:2008:2008))
        (PORT d[4] (2614:2614:2614) (2699:2699:2699))
        (PORT d[5] (4317:4317:4317) (4303:4303:4303))
        (PORT d[6] (3104:3104:3104) (2961:2961:2961))
        (PORT d[7] (3358:3358:3358) (3333:3333:3333))
        (PORT d[8] (3560:3560:3560) (3481:3481:3481))
        (PORT d[9] (2342:2342:2342) (2291:2291:2291))
        (PORT d[10] (2958:2958:2958) (3053:3053:3053))
        (PORT d[11] (4534:4534:4534) (4429:4429:4429))
        (PORT d[12] (3545:3545:3545) (3473:3473:3473))
        (PORT clk (2220:2220:2220) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2201:2201:2201))
        (PORT clk (2220:2220:2220) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2261:2261:2261))
        (PORT d[0] (2654:2654:2654) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2583:2583:2583))
        (PORT d[1] (2015:2015:2015) (1963:1963:1963))
        (PORT d[2] (2912:2912:2912) (2963:2963:2963))
        (PORT d[3] (2882:2882:2882) (2922:2922:2922))
        (PORT d[4] (3904:3904:3904) (4073:4073:4073))
        (PORT d[5] (3307:3307:3307) (3397:3397:3397))
        (PORT d[6] (3463:3463:3463) (3303:3303:3303))
        (PORT d[7] (4659:4659:4659) (4646:4646:4646))
        (PORT d[8] (3576:3576:3576) (3530:3530:3530))
        (PORT d[9] (3964:3964:3964) (4057:4057:4057))
        (PORT d[10] (3296:3296:3296) (3271:3271:3271))
        (PORT d[11] (3549:3549:3549) (3525:3525:3525))
        (PORT d[12] (1928:1928:1928) (1880:1880:1880))
        (PORT clk (2172:2172:2172) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2171:2171:2171))
        (PORT d[0] (1815:1815:1815) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1819:1819:1819) (1755:1755:1755))
        (PORT datab (1422:1422:1422) (1418:1418:1418))
        (PORT datac (2000:2000:2000) (1840:1840:1840))
        (PORT datad (1905:1905:1905) (1826:1826:1826))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1622:1622:1622) (1538:1538:1538))
        (PORT datab (2409:2409:2409) (2235:2235:2235))
        (PORT datac (1381:1381:1381) (1388:1388:1388))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1248:1248:1248) (1224:1224:1224))
        (PORT datac (1495:1495:1495) (1420:1420:1420))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1449w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (423:423:423))
        (PORT datab (685:685:685) (696:696:696))
        (PORT datac (752:752:752) (767:767:767))
        (PORT datad (730:730:730) (738:738:738))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1521w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1361:1361:1361))
        (PORT datab (1379:1379:1379) (1378:1378:1378))
        (PORT datac (886:886:886) (840:840:840))
        (PORT datad (1094:1094:1094) (1072:1072:1072))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2024w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (407:407:407))
        (PORT datac (294:294:294) (385:385:385))
        (PORT datad (296:296:296) (376:376:376))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2285w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1389:1389:1389))
        (PORT datab (1394:1394:1394) (1387:1387:1387))
        (PORT datac (1235:1235:1235) (1157:1157:1157))
        (PORT datad (1386:1386:1386) (1366:1366:1366))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1386:1386:1386))
        (PORT clk (2255:2255:2255) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1107:1107:1107))
        (PORT d[1] (1087:1087:1087) (1095:1095:1095))
        (PORT d[2] (1103:1103:1103) (1102:1102:1102))
        (PORT d[3] (1776:1776:1776) (1765:1765:1765))
        (PORT d[4] (1779:1779:1779) (1760:1760:1760))
        (PORT d[5] (1036:1036:1036) (1025:1025:1025))
        (PORT d[6] (796:796:796) (815:815:815))
        (PORT d[7] (1063:1063:1063) (1047:1047:1047))
        (PORT d[8] (763:763:763) (780:780:780))
        (PORT d[9] (5163:5163:5163) (5049:5049:5049))
        (PORT d[10] (1836:1836:1836) (1868:1868:1868))
        (PORT d[11] (1793:1793:1793) (1780:1780:1780))
        (PORT d[12] (4259:4259:4259) (4189:4189:4189))
        (PORT clk (2252:2252:2252) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1162:1162:1162))
        (PORT clk (2252:2252:2252) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2291:2291:2291))
        (PORT d[0] (1822:1822:1822) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2626:2626:2626))
        (PORT d[1] (1602:1602:1602) (1608:1608:1608))
        (PORT d[2] (3865:3865:3865) (3871:3871:3871))
        (PORT d[3] (3648:3648:3648) (3648:3648:3648))
        (PORT d[4] (5524:5524:5524) (5639:5639:5639))
        (PORT d[5] (2509:2509:2509) (2566:2566:2566))
        (PORT d[6] (1403:1403:1403) (1378:1378:1378))
        (PORT d[7] (2936:2936:2936) (2920:2920:2920))
        (PORT d[8] (4687:4687:4687) (4629:4629:4629))
        (PORT d[9] (2593:2593:2593) (2635:2635:2635))
        (PORT d[10] (1393:1393:1393) (1364:1364:1364))
        (PORT d[11] (2743:2743:2743) (2740:2740:2740))
        (PORT d[12] (1383:1383:1383) (1345:1345:1345))
        (PORT clk (2204:2204:2204) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2201:2201:2201))
        (PORT d[0] (873:873:873) (790:790:790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1501w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1360:1360:1360))
        (PORT datab (1378:1378:1378) (1377:1377:1377))
        (PORT datac (885:885:885) (839:839:839))
        (PORT datad (1094:1094:1094) (1072:1072:1072))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2265w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1395:1395:1395))
        (PORT datab (1397:1397:1397) (1390:1390:1390))
        (PORT datac (1241:1241:1241) (1163:1163:1163))
        (PORT datad (1389:1389:1389) (1369:1369:1369))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4516:4516:4516) (4430:4430:4430))
        (PORT clk (2241:2241:2241) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3918:3918:3918) (3958:3958:3958))
        (PORT d[1] (4456:4456:4456) (4474:4474:4474))
        (PORT d[2] (4004:4004:4004) (3972:3972:3972))
        (PORT d[3] (1739:1739:1739) (1771:1771:1771))
        (PORT d[4] (2236:2236:2236) (2291:2291:2291))
        (PORT d[5] (4217:4217:4217) (4299:4299:4299))
        (PORT d[6] (4591:4591:4591) (4283:4283:4283))
        (PORT d[7] (2768:2768:2768) (2775:2775:2775))
        (PORT d[8] (2985:2985:2985) (2944:2944:2944))
        (PORT d[9] (3420:3420:3420) (3281:3281:3281))
        (PORT d[10] (3214:3214:3214) (3260:3260:3260))
        (PORT d[11] (4258:4258:4258) (4201:4201:4201))
        (PORT d[12] (4932:4932:4932) (4852:4852:4852))
        (PORT clk (2238:2238:2238) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2906:2906:2906) (2778:2778:2778))
        (PORT clk (2238:2238:2238) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (PORT d[0] (3449:3449:3449) (3332:3332:3332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (2671:2671:2671))
        (PORT d[1] (2737:2737:2737) (2598:2598:2598))
        (PORT d[2] (2946:2946:2946) (2991:2991:2991))
        (PORT d[3] (2807:2807:2807) (2812:2812:2812))
        (PORT d[4] (3812:3812:3812) (3943:3943:3943))
        (PORT d[5] (2138:2138:2138) (2166:2166:2166))
        (PORT d[6] (5106:5106:5106) (4938:4938:4938))
        (PORT d[7] (5291:5291:5291) (5235:5235:5235))
        (PORT d[8] (2478:2478:2478) (2429:2429:2429))
        (PORT d[9] (3689:3689:3689) (3792:3792:3792))
        (PORT d[10] (3182:3182:3182) (3107:3107:3107))
        (PORT d[11] (4797:4797:4797) (4739:4739:4739))
        (PORT d[12] (3271:3271:3271) (3107:3107:3107))
        (PORT clk (2177:2177:2177) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2174:2174:2174))
        (PORT d[0] (2094:2094:2094) (1962:1962:1962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1912:1912:1912) (2001:2001:2001))
        (PORT datab (1941:1941:1941) (1904:1904:1904))
        (PORT datac (1551:1551:1551) (1498:1498:1498))
        (PORT datad (1703:1703:1703) (1670:1670:1670))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1511w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1357:1357:1357))
        (PORT datab (1375:1375:1375) (1373:1373:1373))
        (PORT datac (885:885:885) (839:839:839))
        (PORT datad (1098:1098:1098) (1076:1076:1076))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2275w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1387:1387:1387))
        (PORT datab (1393:1393:1393) (1386:1386:1386))
        (PORT datac (1234:1234:1234) (1156:1156:1156))
        (PORT datad (1385:1385:1385) (1365:1365:1365))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1101:1101:1101) (1091:1091:1091))
        (PORT clk (2265:2265:2265) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1434:1434:1434))
        (PORT d[1] (4964:4964:4964) (4874:4874:4874))
        (PORT d[2] (2579:2579:2579) (2522:2522:2522))
        (PORT d[3] (2116:2116:2116) (2094:2094:2094))
        (PORT d[4] (2696:2696:2696) (2656:2656:2656))
        (PORT d[5] (3522:3522:3522) (3437:3437:3437))
        (PORT d[6] (1667:1667:1667) (1629:1629:1629))
        (PORT d[7] (1667:1667:1667) (1630:1630:1630))
        (PORT d[8] (1410:1410:1410) (1407:1407:1407))
        (PORT d[9] (4865:4865:4865) (4762:4762:4762))
        (PORT d[10] (2009:2009:2009) (1972:1972:1972))
        (PORT d[11] (1383:1383:1383) (1372:1372:1372))
        (PORT d[12] (1615:1615:1615) (1558:1558:1558))
        (PORT clk (2262:2262:2262) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1684:1684:1684))
        (PORT clk (2262:2262:2262) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2303:2303:2303))
        (PORT d[0] (2354:2354:2354) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4061:4061:4061) (4041:4041:4041))
        (PORT d[1] (1997:1997:1997) (2006:2006:2006))
        (PORT d[2] (4668:4668:4668) (4732:4732:4732))
        (PORT d[3] (3631:3631:3631) (3711:3711:3711))
        (PORT d[4] (3056:3056:3056) (3153:3153:3153))
        (PORT d[5] (2403:2403:2403) (2403:2403:2403))
        (PORT d[6] (4232:4232:4232) (4102:4102:4102))
        (PORT d[7] (3233:3233:3233) (3168:3168:3168))
        (PORT d[8] (3993:3993:3993) (3979:3979:3979))
        (PORT d[9] (2203:2203:2203) (2253:2253:2253))
        (PORT d[10] (1858:1858:1858) (1905:1905:1905))
        (PORT d[11] (2062:2062:2062) (2075:2075:2075))
        (PORT d[12] (4047:4047:4047) (3869:3869:3869))
        (PORT clk (2214:2214:2214) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2213:2213:2213))
        (PORT d[0] (1251:1251:1251) (1161:1161:1161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1531w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1358:1358:1358))
        (PORT datab (1375:1375:1375) (1373:1373:1373))
        (PORT datac (885:885:885) (839:839:839))
        (PORT datad (1098:1098:1098) (1075:1075:1075))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2295w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1386:1386:1386))
        (PORT datab (1392:1392:1392) (1385:1385:1385))
        (PORT datac (1233:1233:1233) (1155:1155:1155))
        (PORT datad (1385:1385:1385) (1364:1364:1364))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3854:3854:3854) (3766:3766:3766))
        (PORT clk (2205:2205:2205) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2306:2306:2306))
        (PORT d[1] (3748:3748:3748) (3728:3728:3728))
        (PORT d[2] (3614:3614:3614) (3563:3563:3563))
        (PORT d[3] (2125:2125:2125) (2135:2135:2135))
        (PORT d[4] (2188:2188:2188) (2243:2243:2243))
        (PORT d[5] (2644:2644:2644) (2637:2637:2637))
        (PORT d[6] (3429:3429:3429) (3302:3302:3302))
        (PORT d[7] (3214:3214:3214) (3156:3156:3156))
        (PORT d[8] (3831:3831:3831) (3608:3608:3608))
        (PORT d[9] (4205:4205:4205) (4251:4251:4251))
        (PORT d[10] (2867:2867:2867) (2919:2919:2919))
        (PORT d[11] (3698:3698:3698) (3572:3572:3572))
        (PORT d[12] (4188:4188:4188) (4104:4104:4104))
        (PORT clk (2202:2202:2202) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2246:2246:2246))
        (PORT clk (2202:2202:2202) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2244:2244:2244))
        (PORT d[0] (2863:2863:2863) (2801:2801:2801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2044:2044:2044) (2056:2056:2056))
        (PORT d[1] (3436:3436:3436) (3279:3279:3279))
        (PORT d[2] (2895:2895:2895) (2930:2930:2930))
        (PORT d[3] (2496:2496:2496) (2502:2502:2502))
        (PORT d[4] (3050:3050:3050) (3143:3143:3143))
        (PORT d[5] (2152:2152:2152) (2193:2193:2193))
        (PORT d[6] (3296:3296:3296) (3200:3200:3200))
        (PORT d[7] (2624:2624:2624) (2505:2505:2505))
        (PORT d[8] (3198:3198:3198) (3170:3170:3170))
        (PORT d[9] (2124:2124:2124) (2135:2135:2135))
        (PORT d[10] (2765:2765:2765) (2690:2690:2690))
        (PORT d[11] (4234:4234:4234) (4134:4134:4134))
        (PORT d[12] (3525:3525:3525) (3337:3337:3337))
        (PORT clk (2155:2155:2155) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT d[0] (2162:2162:2162) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1533:1533:1533))
        (PORT datab (1939:1939:1939) (1902:1902:1902))
        (PORT datac (2318:2318:2318) (2265:2265:2265))
        (PORT datad (1877:1877:1877) (1951:1951:1951))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1460w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1358:1358:1358))
        (PORT datab (1376:1376:1376) (1374:1374:1374))
        (PORT datac (885:885:885) (839:839:839))
        (PORT datad (1097:1097:1097) (1075:1075:1075))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2224w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1402:1402:1402) (1396:1396:1396))
        (PORT datab (1398:1398:1398) (1392:1392:1392))
        (PORT datac (1242:1242:1242) (1165:1165:1165))
        (PORT datad (1390:1390:1390) (1370:1370:1370))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3463:3463:3463) (3372:3372:3372))
        (PORT clk (2257:2257:2257) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (3242:3242:3242))
        (PORT d[1] (4403:4403:4403) (4402:4402:4402))
        (PORT d[2] (5060:5060:5060) (4937:4937:4937))
        (PORT d[3] (2414:2414:2414) (2427:2427:2427))
        (PORT d[4] (2155:2155:2155) (2185:2185:2185))
        (PORT d[5] (2322:2322:2322) (2304:2304:2304))
        (PORT d[6] (5021:5021:5021) (4838:4838:4838))
        (PORT d[7] (4231:4231:4231) (4143:4143:4143))
        (PORT d[8] (5139:5139:5139) (4876:4876:4876))
        (PORT d[9] (5503:5503:5503) (5509:5509:5509))
        (PORT d[10] (4236:4236:4236) (4260:4260:4260))
        (PORT d[11] (4440:4440:4440) (4311:4311:4311))
        (PORT d[12] (4471:4471:4471) (4355:4355:4355))
        (PORT clk (2254:2254:2254) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2077:2077:2077))
        (PORT clk (2254:2254:2254) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
        (PORT d[0] (2825:2825:2825) (2631:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1759:1759:1759))
        (PORT d[1] (2414:2414:2414) (2296:2296:2296))
        (PORT d[2] (2905:2905:2905) (2950:2950:2950))
        (PORT d[3] (2102:2102:2102) (2111:2111:2111))
        (PORT d[4] (3765:3765:3765) (3860:3860:3860))
        (PORT d[5] (3446:3446:3446) (3450:3450:3450))
        (PORT d[6] (4894:4894:4894) (4726:4726:4726))
        (PORT d[7] (4232:4232:4232) (4049:4049:4049))
        (PORT d[8] (3839:3839:3839) (3786:3786:3786))
        (PORT d[9] (3237:3237:3237) (3238:3238:3238))
        (PORT d[10] (3401:3401:3401) (3303:3303:3303))
        (PORT d[11] (5828:5828:5828) (5745:5745:5745))
        (PORT d[12] (4571:4571:4571) (4356:4356:4356))
        (PORT clk (2207:2207:2207) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (PORT d[0] (1563:1563:1563) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1481w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1366:1366:1366))
        (PORT datab (1384:1384:1384) (1384:1384:1384))
        (PORT datac (886:886:886) (840:840:840))
        (PORT datad (1088:1088:1088) (1065:1065:1065))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2245w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1392:1392:1392))
        (PORT datab (1395:1395:1395) (1388:1388:1388))
        (PORT datac (1238:1238:1238) (1161:1161:1161))
        (PORT datad (1388:1388:1388) (1367:1367:1367))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1654:1654:1654) (1612:1612:1612))
        (PORT clk (2247:2247:2247) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1876:1876:1876))
        (PORT d[1] (4309:4309:4309) (4242:4242:4242))
        (PORT d[2] (3923:3923:3923) (3847:3847:3847))
        (PORT d[3] (3551:3551:3551) (3630:3630:3630))
        (PORT d[4] (2047:2047:2047) (2035:2035:2035))
        (PORT d[5] (3129:3129:3129) (3031:3031:3031))
        (PORT d[6] (2562:2562:2562) (2469:2469:2469))
        (PORT d[7] (2885:2885:2885) (2787:2787:2787))
        (PORT d[8] (2925:2925:2925) (2851:2851:2851))
        (PORT d[9] (4189:4189:4189) (4104:4104:4104))
        (PORT d[10] (2035:2035:2035) (2004:2004:2004))
        (PORT d[11] (2918:2918:2918) (2832:2832:2832))
        (PORT d[12] (2515:2515:2515) (2418:2418:2418))
        (PORT clk (2244:2244:2244) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2261:2261:2261))
        (PORT clk (2244:2244:2244) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2285:2285:2285))
        (PORT d[0] (2901:2901:2901) (2815:2815:2815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3421:3421:3421) (3426:3426:3426))
        (PORT d[1] (2634:2634:2634) (2617:2617:2617))
        (PORT d[2] (4018:4018:4018) (4110:4110:4110))
        (PORT d[3] (3951:3951:3951) (4011:4011:4011))
        (PORT d[4] (2656:2656:2656) (2768:2768:2768))
        (PORT d[5] (1822:1822:1822) (1853:1853:1853))
        (PORT d[6] (3608:3608:3608) (3504:3504:3504))
        (PORT d[7] (2591:2591:2591) (2561:2561:2561))
        (PORT d[8] (3364:3364:3364) (3379:3379:3379))
        (PORT d[9] (1873:1873:1873) (1933:1933:1933))
        (PORT d[10] (2102:2102:2102) (2094:2094:2094))
        (PORT d[11] (3060:3060:3060) (3084:3084:3084))
        (PORT d[12] (3724:3724:3724) (3557:3557:3557))
        (PORT clk (2197:2197:2197) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2195:2195:2195))
        (PORT d[0] (1756:1756:1756) (1638:1638:1638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1915:1915:1915) (2005:2005:2005))
        (PORT datab (1793:1793:1793) (1648:1648:1648))
        (PORT datac (1904:1904:1904) (1879:1879:1879))
        (PORT datad (1383:1383:1383) (1251:1251:1251))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1471w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1364:1364:1364))
        (PORT datab (1383:1383:1383) (1382:1382:1382))
        (PORT datac (886:886:886) (839:839:839))
        (PORT datad (1090:1090:1090) (1067:1067:1067))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2235w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1136:1136:1136))
        (PORT datab (1088:1088:1088) (1113:1113:1113))
        (PORT datac (950:950:950) (897:897:897))
        (PORT datad (1115:1115:1115) (1134:1134:1134))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3377:3377:3377))
        (PORT clk (2256:2256:2256) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (2912:2912:2912))
        (PORT d[1] (4148:4148:4148) (4061:4061:4061))
        (PORT d[2] (3623:3623:3623) (3597:3597:3597))
        (PORT d[3] (3246:3246:3246) (3317:3317:3317))
        (PORT d[4] (2435:2435:2435) (2470:2470:2470))
        (PORT d[5] (2126:2126:2126) (2065:2065:2065))
        (PORT d[6] (4063:4063:4063) (3885:3885:3885))
        (PORT d[7] (3597:3597:3597) (3534:3534:3534))
        (PORT d[8] (3727:3727:3727) (3580:3580:3580))
        (PORT d[9] (4178:4178:4178) (4199:4199:4199))
        (PORT d[10] (2469:2469:2469) (2522:2522:2522))
        (PORT d[11] (3801:3801:3801) (3703:3703:3703))
        (PORT d[12] (3375:3375:3375) (3218:3218:3218))
        (PORT clk (2253:2253:2253) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2495:2495:2495))
        (PORT clk (2253:2253:2253) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2294:2294:2294))
        (PORT d[0] (2653:2653:2653) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2483:2483:2483))
        (PORT d[1] (5610:5610:5610) (5603:5603:5603))
        (PORT d[2] (3336:3336:3336) (3406:3406:3406))
        (PORT d[3] (2912:2912:2912) (2927:2927:2927))
        (PORT d[4] (3195:3195:3195) (3208:3208:3208))
        (PORT d[5] (2571:2571:2571) (2500:2500:2500))
        (PORT d[6] (2999:2999:2999) (2889:2889:2889))
        (PORT d[7] (2895:2895:2895) (2857:2857:2857))
        (PORT d[8] (3649:3649:3649) (3625:3625:3625))
        (PORT d[9] (2795:2795:2795) (2799:2799:2799))
        (PORT d[10] (3926:3926:3926) (3860:3860:3860))
        (PORT d[11] (4212:4212:4212) (4171:4171:4171))
        (PORT d[12] (3231:3231:3231) (3133:3133:3133))
        (PORT clk (2205:2205:2205) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT d[0] (1784:1784:1784) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1491w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1363:1363:1363))
        (PORT datab (1381:1381:1381) (1380:1380:1380))
        (PORT datac (886:886:886) (839:839:839))
        (PORT datad (1092:1092:1092) (1069:1069:1069))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2255w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1402:1402:1402) (1397:1397:1397))
        (PORT datab (1398:1398:1398) (1392:1392:1392))
        (PORT datac (1242:1242:1242) (1165:1165:1165))
        (PORT datad (1390:1390:1390) (1370:1370:1370))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4295:4295:4295) (4256:4256:4256))
        (PORT clk (2202:2202:2202) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3578:3578:3578) (3647:3647:3647))
        (PORT d[1] (5538:5538:5538) (5595:5595:5595))
        (PORT d[2] (3680:3680:3680) (3657:3657:3657))
        (PORT d[3] (2423:2423:2423) (2465:2465:2465))
        (PORT d[4] (3226:3226:3226) (3285:3285:3285))
        (PORT d[5] (4029:4029:4029) (4076:4076:4076))
        (PORT d[6] (3128:3128:3128) (2983:2983:2983))
        (PORT d[7] (2678:2678:2678) (2662:2662:2662))
        (PORT d[8] (2923:2923:2923) (2864:2864:2864))
        (PORT d[9] (2303:2303:2303) (2248:2248:2248))
        (PORT d[10] (2960:2960:2960) (3043:3043:3043))
        (PORT d[11] (4203:4203:4203) (4119:4119:4119))
        (PORT d[12] (3866:3866:3866) (3765:3765:3765))
        (PORT clk (2199:2199:2199) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2526:2526:2526))
        (PORT clk (2199:2199:2199) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2240:2240:2240))
        (PORT d[0] (3273:3273:3273) (3080:3080:3080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2502:2502:2502))
        (PORT d[1] (5333:5333:5333) (5331:5331:5331))
        (PORT d[2] (2847:2847:2847) (2873:2873:2873))
        (PORT d[3] (2250:2250:2250) (2297:2297:2297))
        (PORT d[4] (3875:3875:3875) (4042:4042:4042))
        (PORT d[5] (3285:3285:3285) (3357:3357:3357))
        (PORT d[6] (3157:3157:3157) (3025:3025:3025))
        (PORT d[7] (4003:4003:4003) (4014:4014:4014))
        (PORT d[8] (3163:3163:3163) (3127:3127:3127))
        (PORT d[9] (3772:3772:3772) (3873:3873:3873))
        (PORT d[10] (3262:3262:3262) (3215:3215:3215))
        (PORT d[11] (3275:3275:3275) (3275:3275:3275))
        (PORT d[12] (2959:2959:2959) (2807:2807:2807))
        (PORT clk (2152:2152:2152) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2150:2150:2150))
        (PORT d[0] (2161:2161:2161) (1970:1970:1970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1909:1909:1909) (1998:1998:1998))
        (PORT datab (1937:1937:1937) (1898:1898:1898))
        (PORT datac (1005:1005:1005) (950:950:950))
        (PORT datad (2002:2002:2002) (1949:1949:1949))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1935:1935:1935) (1872:1872:1872))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1934:1934:1934) (1871:1871:1871))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1558:1558:1558) (1505:1505:1505))
        (PORT datac (1497:1497:1497) (1424:1424:1424))
        (PORT datad (944:944:944) (903:903:903))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1241w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1702:1702:1702) (1672:1672:1672))
        (PORT datab (1800:1800:1800) (1745:1745:1745))
        (PORT datac (346:346:346) (456:456:456))
        (PORT datad (1506:1506:1506) (1415:1415:1415))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2002w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1521:1521:1521) (1456:1456:1456))
        (PORT datac (1347:1347:1347) (1218:1218:1218))
        (PORT datad (1461:1461:1461) (1384:1384:1384))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5128:5128:5128) (5018:5018:5018))
        (PORT clk (2259:2259:2259) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4965:4965:4965) (5010:5010:5010))
        (PORT d[1] (6899:6899:6899) (6913:6913:6913))
        (PORT d[2] (1686:1686:1686) (1571:1571:1571))
        (PORT d[3] (1674:1674:1674) (1671:1671:1671))
        (PORT d[4] (2945:2945:2945) (3022:3022:3022))
        (PORT d[5] (1837:1837:1837) (1748:1748:1748))
        (PORT d[6] (3733:3733:3733) (3566:3566:3566))
        (PORT d[7] (4936:4936:4936) (4835:4835:4835))
        (PORT d[8] (4265:4265:4265) (4168:4168:4168))
        (PORT d[9] (1683:1683:1683) (1664:1664:1664))
        (PORT d[10] (2176:2176:2176) (2228:2228:2228))
        (PORT d[11] (4166:4166:4166) (4064:4064:4064))
        (PORT d[12] (4579:4579:4579) (4481:4481:4481))
        (PORT clk (2256:2256:2256) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1204:1204:1204))
        (PORT clk (2256:2256:2256) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2297:2297:2297))
        (PORT d[0] (1851:1851:1851) (1758:1758:1758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3537:3537:3537) (3562:3562:3562))
        (PORT d[1] (1347:1347:1347) (1310:1310:1310))
        (PORT d[2] (2388:2388:2388) (2334:2334:2334))
        (PORT d[3] (1946:1946:1946) (1855:1855:1855))
        (PORT d[4] (4229:4229:4229) (4381:4381:4381))
        (PORT d[5] (3929:3929:3929) (3817:3817:3817))
        (PORT d[6] (4358:4358:4358) (4215:4215:4215))
        (PORT d[7] (1326:1326:1326) (1299:1299:1299))
        (PORT d[8] (1540:1540:1540) (1471:1471:1471))
        (PORT d[9] (4140:4140:4140) (4109:4109:4109))
        (PORT d[10] (1344:1344:1344) (1310:1310:1310))
        (PORT d[11] (4629:4629:4629) (4582:4582:4582))
        (PORT d[12] (1922:1922:1922) (1866:1866:1866))
        (PORT clk (2209:2209:2209) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2207:2207:2207))
        (PORT d[0] (1632:1632:1632) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1221w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1668:1668:1668))
        (PORT datab (1808:1808:1808) (1754:1754:1754))
        (PORT datac (341:341:341) (450:450:450))
        (PORT datad (1504:1504:1504) (1413:1413:1413))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1982w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1457:1457:1457))
        (PORT datac (1349:1349:1349) (1219:1219:1219))
        (PORT datad (1459:1459:1459) (1382:1382:1382))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4828:4828:4828) (4724:4724:4724))
        (PORT clk (2250:2250:2250) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4243:4243:4243) (4267:4267:4267))
        (PORT d[1] (6058:6058:6058) (6012:6012:6012))
        (PORT d[2] (4322:4322:4322) (4271:4271:4271))
        (PORT d[3] (2049:2049:2049) (2066:2066:2066))
        (PORT d[4] (2490:2490:2490) (2532:2532:2532))
        (PORT d[5] (4159:4159:4159) (4239:4239:4239))
        (PORT d[6] (4930:4930:4930) (4612:4612:4612))
        (PORT d[7] (3432:3432:3432) (3418:3418:3418))
        (PORT d[8] (3340:3340:3340) (3291:3291:3291))
        (PORT d[9] (3754:3754:3754) (3602:3602:3602))
        (PORT d[10] (3915:3915:3915) (3935:3935:3935))
        (PORT d[11] (3899:3899:3899) (3832:3832:3832))
        (PORT d[12] (5489:5489:5489) (5351:5351:5351))
        (PORT clk (2247:2247:2247) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2031:2031:2031) (1847:1847:1847))
        (PORT clk (2247:2247:2247) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2285:2285:2285))
        (PORT d[0] (2574:2574:2574) (2401:2401:2401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2698:2698:2698) (2685:2685:2685))
        (PORT d[1] (2085:2085:2085) (1972:1972:1972))
        (PORT d[2] (3268:3268:3268) (3297:3297:3297))
        (PORT d[3] (3117:3117:3117) (3100:3100:3100))
        (PORT d[4] (3827:3827:3827) (3941:3941:3941))
        (PORT d[5] (2426:2426:2426) (2432:2432:2432))
        (PORT d[6] (5223:5223:5223) (5059:5059:5059))
        (PORT d[7] (5568:5568:5568) (5495:5495:5495))
        (PORT d[8] (2152:2152:2152) (2094:2094:2094))
        (PORT d[9] (4018:4018:4018) (4108:4108:4108))
        (PORT d[10] (3487:3487:3487) (3395:3395:3395))
        (PORT d[11] (4788:4788:4788) (4731:4731:4731))
        (PORT d[12] (3577:3577:3577) (3397:3397:3397))
        (PORT clk (2188:2188:2188) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2187:2187:2187))
        (PORT d[0] (817:817:817) (720:720:720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1294:1294:1294))
        (PORT datab (1025:1025:1025) (1033:1033:1033))
        (PORT datac (1227:1227:1227) (1143:1143:1143))
        (PORT datad (2105:2105:2105) (1998:1998:1998))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1251w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1668:1668:1668))
        (PORT datab (1807:1807:1807) (1753:1753:1753))
        (PORT datac (341:341:341) (450:450:450))
        (PORT datad (1504:1504:1504) (1413:1413:1413))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2012w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1520:1520:1520) (1455:1455:1455))
        (PORT datac (1365:1365:1365) (1241:1241:1241))
        (PORT datad (1466:1466:1466) (1389:1389:1389))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4205:4205:4205) (4137:4137:4137))
        (PORT clk (2205:2205:2205) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (3022:3022:3022))
        (PORT d[1] (5109:5109:5109) (5107:5107:5107))
        (PORT d[2] (3612:3612:3612) (3592:3592:3592))
        (PORT d[3] (1801:1801:1801) (1845:1845:1845))
        (PORT d[4] (2516:2516:2516) (2557:2557:2557))
        (PORT d[5] (3830:3830:3830) (3900:3900:3900))
        (PORT d[6] (4079:4079:4079) (3812:3812:3812))
        (PORT d[7] (2425:2425:2425) (2440:2440:2440))
        (PORT d[8] (2657:2657:2657) (2629:2629:2629))
        (PORT d[9] (3356:3356:3356) (3209:3209:3209))
        (PORT d[10] (2926:2926:2926) (2984:2984:2984))
        (PORT d[11] (4280:4280:4280) (4223:4223:4223))
        (PORT d[12] (4587:4587:4587) (4512:4512:4512))
        (PORT clk (2202:2202:2202) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2454:2454:2454))
        (PORT clk (2202:2202:2202) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2244:2244:2244))
        (PORT d[0] (3203:3203:3203) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2301:2301:2301))
        (PORT d[1] (3021:3021:3021) (2867:2867:2867))
        (PORT d[2] (2613:2613:2613) (2668:2668:2668))
        (PORT d[3] (2466:2466:2466) (2479:2479:2479))
        (PORT d[4] (3486:3486:3486) (3626:3626:3626))
        (PORT d[5] (2430:2430:2430) (2457:2457:2457))
        (PORT d[6] (5168:5168:5168) (5004:5004:5004))
        (PORT d[7] (4904:4904:4904) (4853:4853:4853))
        (PORT d[8] (2517:2517:2517) (2472:2472:2472))
        (PORT d[9] (3667:3667:3667) (3780:3780:3780))
        (PORT d[10] (2897:2897:2897) (2831:2831:2831))
        (PORT d[11] (4165:4165:4165) (4134:4134:4134))
        (PORT d[12] (2942:2942:2942) (2776:2776:2776))
        (PORT clk (2155:2155:2155) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2154:2154:2154))
        (PORT d[0] (1374:1374:1374) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1231w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1697:1697:1697) (1665:1665:1665))
        (PORT datab (1814:1814:1814) (1761:1761:1761))
        (PORT datac (337:337:337) (446:446:446))
        (PORT datad (1503:1503:1503) (1412:1412:1412))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1992w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1457:1457:1457))
        (PORT datac (1365:1365:1365) (1242:1242:1242))
        (PORT datad (1458:1458:1458) (1380:1380:1380))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3943:3943:3943) (3892:3892:3892))
        (PORT clk (2200:2200:2200) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2975:2975:2975) (3057:3057:3057))
        (PORT d[1] (5154:5154:5154) (5150:5150:5150))
        (PORT d[2] (3650:3650:3650) (3632:3632:3632))
        (PORT d[3] (1793:1793:1793) (1832:1832:1832))
        (PORT d[4] (2534:2534:2534) (2577:2577:2577))
        (PORT d[5] (4478:4478:4478) (4549:4549:4549))
        (PORT d[6] (3496:3496:3496) (3287:3287:3287))
        (PORT d[7] (2726:2726:2726) (2725:2725:2725))
        (PORT d[8] (2642:2642:2642) (2613:2613:2613))
        (PORT d[9] (3061:3061:3061) (2926:2926:2926))
        (PORT d[10] (2943:2943:2943) (3001:3001:3001))
        (PORT d[11] (4222:4222:4222) (4163:4163:4163))
        (PORT d[12] (4571:4571:4571) (4495:4495:4495))
        (PORT clk (2197:2197:2197) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2343:2343:2343))
        (PORT clk (2197:2197:2197) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2238:2238:2238))
        (PORT d[0] (3101:3101:3101) (2897:2897:2897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2314:2314:2314) (2304:2304:2304))
        (PORT d[1] (3052:3052:3052) (2898:2898:2898))
        (PORT d[2] (2605:2605:2605) (2658:2658:2658))
        (PORT d[3] (2459:2459:2459) (2469:2469:2469))
        (PORT d[4] (3521:3521:3521) (3662:3662:3662))
        (PORT d[5] (2475:2475:2475) (2501:2501:2501))
        (PORT d[6] (4860:4860:4860) (4707:4707:4707))
        (PORT d[7] (4572:4572:4572) (4534:4534:4534))
        (PORT d[8] (2512:2512:2512) (2471:2471:2471))
        (PORT d[9] (3717:3717:3717) (3822:3822:3822))
        (PORT d[10] (3125:3125:3125) (3042:3042:3042))
        (PORT d[11] (4216:4216:4216) (4192:4192:4192))
        (PORT d[12] (3257:3257:3257) (3074:3074:3074))
        (PORT clk (2149:2149:2149) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2148:2148:2148))
        (PORT d[0] (1662:1662:1662) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1296:1296:1296))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2315:2315:2315) (2137:2137:2137))
        (PORT datad (2289:2289:2289) (2104:2104:2104))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1263w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (798:798:798))
        (PORT datab (779:779:779) (789:789:789))
        (PORT datac (421:421:421) (454:454:454))
        (PORT datad (275:275:275) (345:345:345))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1305w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1814:1814:1814) (1756:1756:1756))
        (PORT datab (336:336:336) (433:433:433))
        (PORT datac (293:293:293) (383:383:383))
        (PORT datad (238:238:238) (273:273:273))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2024w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (407:407:407))
        (PORT datac (294:294:294) (385:385:385))
        (PORT datad (297:297:297) (376:376:376))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2067w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1395:1395:1395))
        (PORT datab (1397:1397:1397) (1390:1390:1390))
        (PORT datac (1253:1253:1253) (1190:1190:1190))
        (PORT datad (1389:1389:1389) (1369:1369:1369))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4297:4297:4297) (4220:4220:4220))
        (PORT clk (2215:2215:2215) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3300:3300:3300) (3382:3382:3382))
        (PORT d[1] (2901:2901:2901) (2813:2813:2813))
        (PORT d[2] (2999:2999:2999) (2977:2977:2977))
        (PORT d[3] (3219:3219:3219) (3290:3290:3290))
        (PORT d[4] (2803:2803:2803) (2821:2821:2821))
        (PORT d[5] (3036:3036:3036) (3060:3060:3060))
        (PORT d[6] (3878:3878:3878) (3669:3669:3669))
        (PORT d[7] (3710:3710:3710) (3544:3544:3544))
        (PORT d[8] (5336:5336:5336) (5074:5074:5074))
        (PORT d[9] (3311:3311:3311) (3260:3260:3260))
        (PORT d[10] (4207:4207:4207) (4276:4276:4276))
        (PORT d[11] (4893:4893:4893) (4815:4815:4815))
        (PORT d[12] (4583:4583:4583) (4511:4511:4511))
        (PORT clk (2212:2212:2212) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2281:2281:2281))
        (PORT clk (2212:2212:2212) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2250:2250:2250))
        (PORT d[0] (2912:2912:2912) (2855:2855:2855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (3567:3567:3567))
        (PORT d[1] (4496:4496:4496) (4462:4462:4462))
        (PORT d[2] (2654:2654:2654) (2714:2714:2714))
        (PORT d[3] (1931:1931:1931) (1978:1978:1978))
        (PORT d[4] (4382:4382:4382) (4472:4472:4472))
        (PORT d[5] (2822:2822:2822) (2871:2871:2871))
        (PORT d[6] (3724:3724:3724) (3561:3561:3561))
        (PORT d[7] (4026:4026:4026) (4042:4042:4042))
        (PORT d[8] (3711:3711:3711) (3712:3712:3712))
        (PORT d[9] (3344:3344:3344) (3424:3424:3424))
        (PORT d[10] (2555:2555:2555) (2618:2618:2618))
        (PORT d[11] (5784:5784:5784) (5806:5806:5806))
        (PORT d[12] (2608:2608:2608) (2568:2568:2568))
        (PORT clk (2164:2164:2164) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2161:2161:2161))
        (PORT d[0] (1882:1882:1882) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1295w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1813:1813:1813) (1754:1754:1754))
        (PORT datab (332:332:332) (428:428:428))
        (PORT datad (235:235:235) (270:270:270))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2057w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1385:1385:1385))
        (PORT datab (1391:1391:1391) (1384:1384:1384))
        (PORT datac (1246:1246:1246) (1180:1180:1180))
        (PORT datad (1384:1384:1384) (1363:1363:1363))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (3870:3870:3870))
        (PORT clk (2219:2219:2219) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3308:3308:3308) (3389:3389:3389))
        (PORT d[1] (2910:2910:2910) (2820:2820:2820))
        (PORT d[2] (4039:4039:4039) (4007:4007:4007))
        (PORT d[3] (3235:3235:3235) (3309:3309:3309))
        (PORT d[4] (3071:3071:3071) (3074:3074:3074))
        (PORT d[5] (3082:3082:3082) (3101:3101:3101))
        (PORT d[6] (4407:4407:4407) (4147:4147:4147))
        (PORT d[7] (3685:3685:3685) (3521:3521:3521))
        (PORT d[8] (5346:5346:5346) (5089:5089:5089))
        (PORT d[9] (3286:3286:3286) (3237:3237:3237))
        (PORT d[10] (4241:4241:4241) (4308:4308:4308))
        (PORT d[11] (4908:4908:4908) (4830:4830:4830))
        (PORT d[12] (4571:4571:4571) (4503:4503:4503))
        (PORT clk (2216:2216:2216) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2354:2354:2354) (2168:2168:2168))
        (PORT clk (2216:2216:2216) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2254:2254:2254))
        (PORT d[0] (2897:2897:2897) (2722:2722:2722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3548:3548:3548) (3593:3593:3593))
        (PORT d[1] (5196:5196:5196) (5128:5128:5128))
        (PORT d[2] (2968:2968:2968) (3006:3006:3006))
        (PORT d[3] (2576:2576:2576) (2601:2601:2601))
        (PORT d[4] (4357:4357:4357) (4448:4448:4448))
        (PORT d[5] (3225:3225:3225) (3263:3263:3263))
        (PORT d[6] (4057:4057:4057) (3882:3882:3882))
        (PORT d[7] (4047:4047:4047) (4063:4063:4063))
        (PORT d[8] (3993:3993:3993) (3987:3987:3987))
        (PORT d[9] (3322:3322:3322) (3402:3402:3402))
        (PORT d[10] (2298:2298:2298) (2366:2366:2366))
        (PORT d[11] (5761:5761:5761) (5783:5783:5783))
        (PORT d[12] (2666:2666:2666) (2609:2609:2609))
        (PORT clk (2168:2168:2168) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2164:2164:2164))
        (PORT d[0] (2671:2671:2671) (2425:2425:2425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1294:1294:1294))
        (PORT datab (2040:2040:2040) (1914:1914:1914))
        (PORT datac (990:990:990) (1002:1002:1002))
        (PORT datad (2104:2104:2104) (1892:1892:1892))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1285w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1812:1812:1812) (1753:1753:1753))
        (PORT datab (330:330:330) (426:426:426))
        (PORT datac (291:291:291) (381:381:381))
        (PORT datad (234:234:234) (272:272:272))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2047w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1390:1390:1390))
        (PORT datab (1394:1394:1394) (1387:1387:1387))
        (PORT datac (1249:1249:1249) (1184:1184:1184))
        (PORT datad (1386:1386:1386) (1366:1366:1366))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4210:4210:4210) (4137:4137:4137))
        (PORT clk (2232:2232:2232) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4568:4568:4568) (4609:4609:4609))
        (PORT d[1] (2044:2044:2044) (2014:2014:2014))
        (PORT d[2] (3932:3932:3932) (3897:3897:3897))
        (PORT d[3] (1793:1793:1793) (1781:1781:1781))
        (PORT d[4] (3903:3903:3903) (3961:3961:3961))
        (PORT d[5] (4084:4084:4084) (4112:4112:4112))
        (PORT d[6] (3205:3205:3205) (3078:3078:3078))
        (PORT d[7] (2665:2665:2665) (2635:2635:2635))
        (PORT d[8] (2886:2886:2886) (2809:2809:2809))
        (PORT d[9] (3869:3869:3869) (3782:3782:3782))
        (PORT d[10] (3334:3334:3334) (3426:3426:3426))
        (PORT d[11] (5658:5658:5658) (5595:5595:5595))
        (PORT d[12] (4174:4174:4174) (4093:4093:4093))
        (PORT clk (2229:2229:2229) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (1757:1757:1757))
        (PORT clk (2229:2229:2229) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2268:2268:2268))
        (PORT d[0] (2433:2433:2433) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3413:3413:3413) (3440:3440:3440))
        (PORT d[1] (5297:5297:5297) (5283:5283:5283))
        (PORT d[2] (2836:2836:2836) (2869:2869:2869))
        (PORT d[3] (2612:2612:2612) (2637:2637:2637))
        (PORT d[4] (4499:4499:4499) (4652:4652:4652))
        (PORT d[5] (3314:3314:3314) (3400:3400:3400))
        (PORT d[6] (2069:2069:2069) (2022:2022:2022))
        (PORT d[7] (3905:3905:3905) (3889:3889:3889))
        (PORT d[8] (3605:3605:3605) (3579:3579:3579))
        (PORT d[9] (3330:3330:3330) (3439:3439:3439))
        (PORT d[10] (3671:3671:3671) (3665:3665:3665))
        (PORT d[11] (2690:2690:2690) (2667:2667:2667))
        (PORT d[12] (4255:4255:4255) (4057:4057:4057))
        (PORT clk (2181:2181:2181) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2178:2178:2178))
        (PORT d[0] (1767:1767:1767) (1642:1642:1642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1274w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1812:1812:1812) (1753:1753:1753))
        (PORT datab (330:330:330) (427:427:427))
        (PORT datac (291:291:291) (381:381:381))
        (PORT datad (235:235:235) (272:272:272))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2036w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1390:1390:1390))
        (PORT datab (1394:1394:1394) (1387:1387:1387))
        (PORT datac (1250:1250:1250) (1185:1185:1185))
        (PORT datad (1387:1387:1387) (1366:1366:1366))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4247:4247:4247) (4180:4180:4180))
        (PORT clk (2194:2194:2194) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3671:3671:3671) (3762:3762:3762))
        (PORT d[1] (5566:5566:5566) (5613:5613:5613))
        (PORT d[2] (3287:3287:3287) (3272:3272:3272))
        (PORT d[3] (2481:2481:2481) (2526:2526:2526))
        (PORT d[4] (3273:3273:3273) (3352:3352:3352))
        (PORT d[5] (3952:3952:3952) (3958:3958:3958))
        (PORT d[6] (2816:2816:2816) (2701:2701:2701))
        (PORT d[7] (2302:2302:2302) (2277:2277:2277))
        (PORT d[8] (2242:2242:2242) (2190:2190:2190))
        (PORT d[9] (2985:2985:2985) (2936:2936:2936))
        (PORT d[10] (2993:2993:2993) (3085:3085:3085))
        (PORT d[11] (4673:4673:4673) (4635:4635:4635))
        (PORT d[12] (3928:3928:3928) (3877:3877:3877))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2356:2356:2356))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2231:2231:2231))
        (PORT d[0] (3056:3056:3056) (2910:2910:2910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (2887:2887:2887))
        (PORT d[1] (4929:4929:4929) (4926:4926:4926))
        (PORT d[2] (2825:2825:2825) (2856:2856:2856))
        (PORT d[3] (1923:1923:1923) (1963:1963:1963))
        (PORT d[4] (3895:3895:3895) (3975:3975:3975))
        (PORT d[5] (2987:2987:2987) (3079:3079:3079))
        (PORT d[6] (2679:2679:2679) (2608:2608:2608))
        (PORT d[7] (3633:3633:3633) (3627:3627:3627))
        (PORT d[8] (2970:2970:2970) (2969:2969:2969))
        (PORT d[9] (3453:3453:3453) (3569:3569:3569))
        (PORT d[10] (3645:3645:3645) (3631:3631:3631))
        (PORT d[11] (5182:5182:5182) (5266:5266:5266))
        (PORT d[12] (2976:2976:2976) (2835:2835:2835))
        (PORT clk (2143:2143:2143) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2141:2141:2141))
        (PORT d[0] (1781:1781:1781) (1646:1646:1646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1134:1134:1134))
        (PORT datab (1024:1024:1024) (1031:1031:1031))
        (PORT datac (1269:1269:1269) (1255:1255:1255))
        (PORT datad (1752:1752:1752) (1633:1633:1633))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1345w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1816:1816:1816) (1758:1758:1758))
        (PORT datab (338:338:338) (436:436:436))
        (PORT datac (294:294:294) (385:385:385))
        (PORT datad (239:239:239) (274:274:274))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2107w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1391:1391:1391))
        (PORT datab (1395:1395:1395) (1388:1388:1388))
        (PORT datac (1250:1250:1250) (1186:1186:1186))
        (PORT datad (1387:1387:1387) (1367:1367:1367))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3965:3965:3965) (3908:3908:3908))
        (PORT clk (2229:2229:2229) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3642:3642:3642) (3714:3714:3714))
        (PORT d[1] (2552:2552:2552) (2474:2474:2474))
        (PORT d[2] (4348:4348:4348) (4295:4295:4295))
        (PORT d[3] (3567:3567:3567) (3630:3630:3630))
        (PORT d[4] (3424:3424:3424) (3419:3419:3419))
        (PORT d[5] (2745:2745:2745) (2749:2749:2749))
        (PORT d[6] (4206:4206:4206) (3985:3985:3985))
        (PORT d[7] (4067:4067:4067) (3895:3895:3895))
        (PORT d[8] (4530:4530:4530) (4333:4333:4333))
        (PORT d[9] (3652:3652:3652) (3599:3599:3599))
        (PORT d[10] (4532:4532:4532) (4589:4589:4589))
        (PORT d[11] (5224:5224:5224) (5135:5135:5135))
        (PORT d[12] (3888:3888:3888) (3821:3821:3821))
        (PORT clk (2226:2226:2226) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2654:2654:2654))
        (PORT clk (2226:2226:2226) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2265:2265:2265))
        (PORT d[0] (3422:3422:3422) (3208:3208:3208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3915:3915:3915) (3956:3956:3956))
        (PORT d[1] (5148:5148:5148) (5081:5081:5081))
        (PORT d[2] (3265:3265:3265) (3304:3304:3304))
        (PORT d[3] (2301:2301:2301) (2344:2344:2344))
        (PORT d[4] (4707:4707:4707) (4782:4782:4782))
        (PORT d[5] (3569:3569:3569) (3597:3597:3597))
        (PORT d[6] (4367:4367:4367) (4182:4182:4182))
        (PORT d[7] (4343:4343:4343) (4343:4343:4343))
        (PORT d[8] (4336:4336:4336) (4316:4316:4316))
        (PORT d[9] (3675:3675:3675) (3742:3742:3742))
        (PORT d[10] (2579:2579:2579) (2645:2645:2645))
        (PORT d[11] (6109:6109:6109) (6127:6127:6127))
        (PORT d[12] (2612:2612:2612) (2553:2553:2553))
        (PORT clk (2178:2178:2178) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2175:2175:2175))
        (PORT d[0] (1506:1506:1506) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1335w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1813:1813:1813) (1755:1755:1755))
        (PORT datab (333:333:333) (430:430:430))
        (PORT datac (292:292:292) (382:382:382))
        (PORT datad (236:236:236) (271:271:271))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2097w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1389:1389:1389))
        (PORT datab (1394:1394:1394) (1387:1387:1387))
        (PORT datac (1249:1249:1249) (1183:1183:1183))
        (PORT datad (1386:1386:1386) (1366:1366:1366))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4524:4524:4524) (4441:4441:4441))
        (PORT clk (2246:2246:2246) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4955:4955:4955) (4989:4989:4989))
        (PORT d[1] (1714:1714:1714) (1695:1695:1695))
        (PORT d[2] (1424:1424:1424) (1417:1417:1417))
        (PORT d[3] (1730:1730:1730) (1699:1699:1699))
        (PORT d[4] (4215:4215:4215) (4255:4255:4255))
        (PORT d[5] (1202:1202:1202) (1226:1226:1226))
        (PORT d[6] (1620:1620:1620) (1563:1563:1563))
        (PORT d[7] (3000:3000:3000) (2956:2956:2956))
        (PORT d[8] (3546:3546:3546) (3456:3456:3456))
        (PORT d[9] (4213:4213:4213) (4114:4114:4114))
        (PORT d[10] (3661:3661:3661) (3742:3742:3742))
        (PORT d[11] (5984:5984:5984) (5914:5914:5914))
        (PORT d[12] (4105:4105:4105) (4015:4015:4015))
        (PORT clk (2243:2243:2243) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1764:1764:1764))
        (PORT clk (2243:2243:2243) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2282:2282:2282))
        (PORT d[0] (2456:2456:2456) (2346:2346:2346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3593:3593:3593))
        (PORT d[1] (4869:4869:4869) (4825:4825:4825))
        (PORT d[2] (3574:3574:3574) (3593:3593:3593))
        (PORT d[3] (2962:2962:2962) (2979:2979:2979))
        (PORT d[4] (4839:4839:4839) (4981:4981:4981))
        (PORT d[5] (2916:2916:2916) (2975:2975:2975))
        (PORT d[6] (1756:1756:1756) (1725:1725:1725))
        (PORT d[7] (4261:4261:4261) (4231:4231:4231))
        (PORT d[8] (3924:3924:3924) (3885:3885:3885))
        (PORT d[9] (3686:3686:3686) (3787:3787:3787))
        (PORT d[10] (4056:4056:4056) (4045:4045:4045))
        (PORT d[11] (2393:2393:2393) (2392:2392:2392))
        (PORT d[12] (4594:4594:4594) (4377:4377:4377))
        (PORT clk (2195:2195:2195) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2192:2192:2192))
        (PORT d[0] (861:861:861) (784:784:784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1293:1293:1293))
        (PORT datab (1888:1888:1888) (1802:1802:1802))
        (PORT datac (991:991:991) (1003:1003:1003))
        (PORT datad (1216:1216:1216) (1126:1126:1126))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1325w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1817:1817:1817) (1759:1759:1759))
        (PORT datab (340:340:340) (438:438:438))
        (PORT datac (295:295:295) (386:386:386))
        (PORT datad (240:240:240) (275:275:275))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2087w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1393:1393:1393))
        (PORT datab (1396:1396:1396) (1390:1390:1390))
        (PORT datac (1252:1252:1252) (1188:1188:1188))
        (PORT datad (1388:1388:1388) (1368:1368:1368))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3602:3602:3602) (3545:3545:3545))
        (PORT clk (2237:2237:2237) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3976:3976:3976) (4032:4032:4032))
        (PORT d[1] (2210:2210:2210) (2137:2137:2137))
        (PORT d[2] (3295:3295:3295) (3253:3253:3253))
        (PORT d[3] (3910:3910:3910) (3962:3962:3962))
        (PORT d[4] (3998:3998:3998) (3954:3954:3954))
        (PORT d[5] (2695:2695:2695) (2700:2700:2700))
        (PORT d[6] (4533:4533:4533) (4300:4300:4300))
        (PORT d[7] (4702:4702:4702) (4511:4511:4511))
        (PORT d[8] (4912:4912:4912) (4705:4705:4705))
        (PORT d[9] (3931:3931:3931) (3863:3863:3863))
        (PORT d[10] (2852:2852:2852) (2899:2899:2899))
        (PORT d[11] (5550:5550:5550) (5446:5446:5446))
        (PORT d[12] (4754:4754:4754) (4645:4645:4645))
        (PORT clk (2234:2234:2234) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (1910:1910:1910))
        (PORT clk (2234:2234:2234) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2272:2272:2272))
        (PORT d[0] (2542:2542:2542) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3386:3386:3386))
        (PORT d[1] (5437:5437:5437) (5354:5354:5354))
        (PORT d[2] (3625:3625:3625) (3648:3648:3648))
        (PORT d[3] (2859:2859:2859) (2874:2874:2874))
        (PORT d[4] (3089:3089:3089) (3202:3202:3202))
        (PORT d[5] (3831:3831:3831) (3849:3849:3849))
        (PORT d[6] (4738:4738:4738) (4537:4537:4537))
        (PORT d[7] (3649:3649:3649) (3631:3631:3631))
        (PORT d[8] (3726:3726:3726) (3737:3737:3737))
        (PORT d[9] (2609:2609:2609) (2670:2670:2670))
        (PORT d[10] (2954:2954:2954) (3012:3012:3012))
        (PORT d[11] (6410:6410:6410) (6412:6412:6412))
        (PORT d[12] (1884:1884:1884) (1788:1788:1788))
        (PORT clk (2186:2186:2186) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2182:2182:2182))
        (PORT d[0] (1886:1886:1886) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1315w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1814:1814:1814) (1755:1755:1755))
        (PORT datab (334:334:334) (430:430:430))
        (PORT datac (292:292:292) (382:382:382))
        (PORT datad (236:236:236) (272:272:272))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2077w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1393:1393:1393))
        (PORT datab (1396:1396:1396) (1390:1390:1390))
        (PORT datac (1253:1253:1253) (1189:1189:1189))
        (PORT datad (1388:1388:1388) (1368:1368:1368))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4269:4269:4269) (4194:4194:4194))
        (PORT clk (2177:2177:2177) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3275:3275:3275) (3332:3332:3332))
        (PORT d[1] (3596:3596:3596) (3484:3484:3484))
        (PORT d[2] (3321:3321:3321) (3307:3307:3307))
        (PORT d[3] (2564:2564:2564) (2643:2643:2643))
        (PORT d[4] (3081:3081:3081) (3085:3085:3085))
        (PORT d[5] (3051:3051:3051) (3075:3075:3075))
        (PORT d[6] (3275:3275:3275) (3084:3084:3084))
        (PORT d[7] (2997:2997:2997) (2857:2857:2857))
        (PORT d[8] (4798:4798:4798) (4566:4566:4566))
        (PORT d[9] (2933:2933:2933) (2869:2869:2869))
        (PORT d[10] (3344:3344:3344) (3459:3459:3459))
        (PORT d[11] (4562:4562:4562) (4471:4471:4471))
        (PORT d[12] (4248:4248:4248) (4176:4176:4176))
        (PORT clk (2174:2174:2174) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (2820:2820:2820))
        (PORT clk (2174:2174:2174) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2213:2213:2213))
        (PORT d[0] (3547:3547:3547) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (2725:2725:2725))
        (PORT d[1] (4539:4539:4539) (4500:4500:4500))
        (PORT d[2] (2610:2610:2610) (2664:2664:2664))
        (PORT d[3] (1963:1963:1963) (2008:2008:2008))
        (PORT d[4] (3714:3714:3714) (3822:3822:3822))
        (PORT d[5] (3114:3114:3114) (3144:3144:3144))
        (PORT d[6] (3120:3120:3120) (2974:2974:2974))
        (PORT d[7] (3685:3685:3685) (3707:3707:3707))
        (PORT d[8] (3391:3391:3391) (3406:3406:3406))
        (PORT d[9] (2696:2696:2696) (2789:2789:2789))
        (PORT d[10] (2850:2850:2850) (2877:2877:2877))
        (PORT d[11] (4999:4999:4999) (5028:5028:5028))
        (PORT d[12] (3280:3280:3280) (3190:3190:3190))
        (PORT clk (2126:2126:2126) (2124:2124:2124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2124:2124:2124))
        (PORT d[0] (2512:2512:2512) (2316:2316:2316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2125:2125:2125))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2125:2125:2125))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2125:2125:2125))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2266:2266:2266) (2184:2184:2184))
        (PORT datab (1018:1018:1018) (1025:1025:1025))
        (PORT datac (1272:1272:1272) (1258:1258:1258))
        (PORT datad (2231:2231:2231) (2120:2120:2120))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1010:1010:1010))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1026:1026:1026) (1030:1030:1030))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1026:1026:1026) (1030:1030:1030))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (1008:1008:1008))
        (PORT datac (1025:1025:1025) (1030:1030:1030))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (794:794:794))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1918:1918:1918) (1866:1866:1866))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1138:1138:1138) (1060:1060:1060))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4377:4377:4377) (4186:4186:4186))
        (PORT clk (2242:2242:2242) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (2977:2977:2977))
        (PORT d[1] (4685:4685:4685) (4642:4642:4642))
        (PORT d[2] (4176:4176:4176) (4101:4101:4101))
        (PORT d[3] (2387:2387:2387) (2388:2388:2388))
        (PORT d[4] (2475:2475:2475) (2476:2476:2476))
        (PORT d[5] (3281:3281:3281) (3247:3247:3247))
        (PORT d[6] (4059:4059:4059) (3913:3913:3913))
        (PORT d[7] (3870:3870:3870) (3790:3790:3790))
        (PORT d[8] (4482:4482:4482) (4245:4245:4245))
        (PORT d[9] (4512:4512:4512) (4542:4542:4542))
        (PORT d[10] (3566:3566:3566) (3603:3603:3603))
        (PORT d[11] (3732:3732:3732) (3613:3613:3613))
        (PORT d[12] (3876:3876:3876) (3784:3784:3784))
        (PORT clk (2239:2239:2239) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (2630:2630:2630))
        (PORT clk (2239:2239:2239) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2280:2280:2280))
        (PORT d[0] (3421:3421:3421) (3184:3184:3184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2709:2709:2709) (2694:2694:2694))
        (PORT d[1] (3070:3070:3070) (2929:2929:2929))
        (PORT d[2] (3532:3532:3532) (3549:3549:3549))
        (PORT d[3] (2475:2475:2475) (2475:2475:2475))
        (PORT d[4] (3095:3095:3095) (3205:3205:3205))
        (PORT d[5] (2790:2790:2790) (2817:2817:2817))
        (PORT d[6] (3946:3946:3946) (3822:3822:3822))
        (PORT d[7] (3568:3568:3568) (3404:3404:3404))
        (PORT d[8] (3191:3191:3191) (3165:3165:3165))
        (PORT d[9] (2834:2834:2834) (2846:2846:2846))
        (PORT d[10] (3396:3396:3396) (3295:3295:3295))
        (PORT d[11] (5448:5448:5448) (5291:5291:5291))
        (PORT d[12] (4238:4238:4238) (4034:4034:4034))
        (PORT clk (2191:2191:2191) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2190:2190:2190))
        (PORT d[0] (2110:2110:2110) (1904:1904:1904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4968:4968:4968) (4890:4890:4890))
        (PORT clk (2203:2203:2203) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4024:4024:4024) (4105:4105:4105))
        (PORT d[1] (2099:2099:2099) (2072:2072:2072))
        (PORT d[2] (3624:3624:3624) (3605:3605:3605))
        (PORT d[3] (2177:2177:2177) (2247:2247:2247))
        (PORT d[4] (2949:2949:2949) (3025:3025:3025))
        (PORT d[5] (3737:3737:3737) (3771:3771:3771))
        (PORT d[6] (2830:2830:2830) (2716:2716:2716))
        (PORT d[7] (2307:2307:2307) (2286:2286:2286))
        (PORT d[8] (2583:2583:2583) (2518:2518:2518))
        (PORT d[9] (3294:3294:3294) (3234:3234:3234))
        (PORT d[10] (3005:3005:3005) (3106:3106:3106))
        (PORT d[11] (5052:5052:5052) (5001:5001:5001))
        (PORT d[12] (3907:3907:3907) (3856:3856:3856))
        (PORT clk (2200:2200:2200) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2287:2287:2287))
        (PORT clk (2200:2200:2200) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2239:2239:2239))
        (PORT d[0] (3006:3006:3006) (2841:2841:2841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3205:3205:3205))
        (PORT d[1] (4980:4980:4980) (4975:4975:4975))
        (PORT d[2] (3488:3488:3488) (3483:3483:3483))
        (PORT d[3] (2270:2270:2270) (2303:2303:2303))
        (PORT d[4] (4180:4180:4180) (4340:4340:4340))
        (PORT d[5] (3008:3008:3008) (3107:3107:3107))
        (PORT d[6] (3216:3216:3216) (3098:3098:3098))
        (PORT d[7] (3621:3621:3621) (3612:3612:3612))
        (PORT d[8] (3311:3311:3311) (3295:3295:3295))
        (PORT d[9] (3116:3116:3116) (3243:3243:3243))
        (PORT d[10] (3342:3342:3342) (3348:3348:3348))
        (PORT d[11] (5449:5449:5449) (5504:5504:5504))
        (PORT d[12] (3904:3904:3904) (3712:3712:3712))
        (PORT clk (2152:2152:2152) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2149:2149:2149))
        (PORT d[0] (1936:1936:1936) (1767:1767:1767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1239:1239:1239))
        (PORT datab (1746:1746:1746) (1732:1732:1732))
        (PORT datac (1394:1394:1394) (1408:1408:1408))
        (PORT datad (1721:1721:1721) (1702:1702:1702))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3429:3429:3429))
        (PORT clk (2240:2240:2240) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2254:2254:2254) (2305:2305:2305))
        (PORT d[1] (2921:2921:2921) (2861:2861:2861))
        (PORT d[2] (3193:3193:3193) (3128:3128:3128))
        (PORT d[3] (2579:2579:2579) (2669:2669:2669))
        (PORT d[4] (2396:2396:2396) (2394:2394:2394))
        (PORT d[5] (2324:2324:2324) (2306:2306:2306))
        (PORT d[6] (4489:4489:4489) (4215:4215:4215))
        (PORT d[7] (3980:3980:3980) (3782:3782:3782))
        (PORT d[8] (3269:3269:3269) (3102:3102:3102))
        (PORT d[9] (3709:3709:3709) (3683:3683:3683))
        (PORT d[10] (2507:2507:2507) (2539:2539:2539))
        (PORT d[11] (4205:4205:4205) (4109:4109:4109))
        (PORT d[12] (3743:3743:3743) (3636:3636:3636))
        (PORT clk (2237:2237:2237) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2265:2265:2265))
        (PORT clk (2237:2237:2237) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (PORT d[0] (2892:2892:2892) (2819:2819:2819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3212:3212:3212))
        (PORT d[1] (4103:4103:4103) (4012:4012:4012))
        (PORT d[2] (3400:3400:3400) (3505:3505:3505))
        (PORT d[3] (3997:3997:3997) (4045:4045:4045))
        (PORT d[4] (3022:3022:3022) (3107:3107:3107))
        (PORT d[5] (2448:2448:2448) (2477:2477:2477))
        (PORT d[6] (3540:3540:3540) (3449:3449:3449))
        (PORT d[7] (3471:3471:3471) (3403:3403:3403))
        (PORT d[8] (4010:4010:4010) (4019:4019:4019))
        (PORT d[9] (1921:1921:1921) (1985:1985:1985))
        (PORT d[10] (2157:2157:2157) (2192:2192:2192))
        (PORT d[11] (4670:4670:4670) (4664:4664:4664))
        (PORT d[12] (4683:4683:4683) (4397:4397:4397))
        (PORT clk (2190:2190:2190) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2188:2188:2188))
        (PORT d[0] (3407:3407:3407) (3167:3167:3167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5748:5748:5748) (5687:5687:5687))
        (PORT clk (2242:2242:2242) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4199:4199:4199) (4226:4226:4226))
        (PORT d[1] (6065:6065:6065) (6020:6020:6020))
        (PORT d[2] (4678:4678:4678) (4633:4633:4633))
        (PORT d[3] (1405:1405:1405) (1422:1422:1422))
        (PORT d[4] (2167:2167:2167) (2222:2222:2222))
        (PORT d[5] (4229:4229:4229) (4313:4313:4313))
        (PORT d[6] (5249:5249:5249) (4918:4918:4918))
        (PORT d[7] (3439:3439:3439) (3426:3426:3426))
        (PORT d[8] (3675:3675:3675) (3620:3620:3620))
        (PORT d[9] (4100:4100:4100) (3941:3941:3941))
        (PORT d[10] (3879:3879:3879) (3903:3903:3903))
        (PORT d[11] (3892:3892:3892) (3824:3824:3824))
        (PORT d[12] (5559:5559:5559) (5452:5452:5452))
        (PORT clk (2239:2239:2239) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2060:2060:2060))
        (PORT clk (2239:2239:2239) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2280:2280:2280))
        (PORT d[0] (2816:2816:2816) (2612:2612:2612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2424:2424:2424))
        (PORT d[1] (2040:2040:2040) (1927:1927:1927))
        (PORT d[2] (2242:2242:2242) (2267:2267:2267))
        (PORT d[3] (2803:2803:2803) (2794:2794:2794))
        (PORT d[4] (3819:3819:3819) (3933:3933:3933))
        (PORT d[5] (2399:2399:2399) (2427:2427:2427))
        (PORT d[6] (5216:5216:5216) (5052:5052:5052))
        (PORT d[7] (4923:4923:4923) (4717:4717:4717))
        (PORT d[8] (2456:2456:2456) (2376:2376:2376))
        (PORT d[9] (3895:3895:3895) (3881:3881:3881))
        (PORT d[10] (3874:3874:3874) (3784:3784:3784))
        (PORT d[11] (5089:5089:5089) (5022:5022:5022))
        (PORT d[12] (3902:3902:3902) (3715:3715:3715))
        (PORT clk (2192:2192:2192) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2190:2190:2190))
        (PORT d[0] (1126:1126:1126) (1052:1052:1052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2023:2023:2023) (1996:1996:1996))
        (PORT datab (1436:1436:1436) (1438:1438:1438))
        (PORT datac (1223:1223:1223) (1199:1199:1199))
        (PORT datad (1639:1639:1639) (1573:1573:1573))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datac (1238:1238:1238) (1221:1221:1221))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2560:2560:2560))
        (PORT clk (2208:2208:2208) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (1904:1904:1904))
        (PORT d[1] (3629:3629:3629) (3583:3583:3583))
        (PORT d[2] (3207:3207:3207) (3150:3150:3150))
        (PORT d[3] (2907:2907:2907) (3017:3017:3017))
        (PORT d[4] (1755:1755:1755) (1746:1746:1746))
        (PORT d[5] (2888:2888:2888) (2836:2836:2836))
        (PORT d[6] (2844:2844:2844) (2734:2734:2734))
        (PORT d[7] (2854:2854:2854) (2758:2758:2758))
        (PORT d[8] (2327:2327:2327) (2273:2273:2273))
        (PORT d[9] (4180:4180:4180) (4200:4200:4200))
        (PORT d[10] (3039:3039:3039) (3139:3139:3139))
        (PORT d[11] (2599:2599:2599) (2527:2527:2527))
        (PORT d[12] (2820:2820:2820) (2707:2707:2707))
        (PORT clk (2205:2205:2205) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (2689:2689:2689))
        (PORT clk (2205:2205:2205) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2245:2245:2245))
        (PORT d[0] (3370:3370:3370) (3244:3244:3244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2772:2772:2772))
        (PORT d[1] (3254:3254:3254) (3207:3207:3207))
        (PORT d[2] (3696:3696:3696) (3802:3802:3802))
        (PORT d[3] (3497:3497:3497) (3544:3544:3544))
        (PORT d[4] (2532:2532:2532) (2587:2587:2587))
        (PORT d[5] (2126:2126:2126) (2143:2143:2143))
        (PORT d[6] (2948:2948:2948) (2858:2858:2858))
        (PORT d[7] (3221:3221:3221) (3156:3156:3156))
        (PORT d[8] (3725:3725:3725) (3724:3724:3724))
        (PORT d[9] (1734:1734:1734) (1738:1738:1738))
        (PORT d[10] (2063:2063:2063) (2048:2048:2048))
        (PORT d[11] (3675:3675:3675) (3678:3678:3678))
        (PORT d[12] (3394:3394:3394) (3236:3236:3236))
        (PORT clk (2158:2158:2158) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2156:2156:2156))
        (PORT d[0] (2458:2458:2458) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1334:1334:1334) (1279:1279:1279))
        (PORT clk (2254:2254:2254) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (778:778:778) (791:791:791))
        (PORT d[1] (797:797:797) (810:810:810))
        (PORT d[2] (803:803:803) (813:813:813))
        (PORT d[3] (1451:1451:1451) (1451:1451:1451))
        (PORT d[4] (1764:1764:1764) (1747:1747:1747))
        (PORT d[5] (1046:1046:1046) (1032:1032:1032))
        (PORT d[6] (1596:1596:1596) (1552:1552:1552))
        (PORT d[7] (782:782:782) (793:793:793))
        (PORT d[8] (1330:1330:1330) (1321:1321:1321))
        (PORT d[9] (5527:5527:5527) (5400:5400:5400))
        (PORT d[10] (1418:1418:1418) (1407:1407:1407))
        (PORT d[11] (1465:1465:1465) (1462:1462:1462))
        (PORT d[12] (4221:4221:4221) (4152:4152:4152))
        (PORT clk (2251:2251:2251) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (1678:1678:1678))
        (PORT clk (2251:2251:2251) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2290:2290:2290))
        (PORT d[0] (2089:2089:2089) (1975:1975:1975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3874:3874:3874) (3900:3900:3900))
        (PORT d[1] (2161:2161:2161) (2136:2136:2136))
        (PORT d[2] (3890:3890:3890) (3896:3896:3896))
        (PORT d[3] (3917:3917:3917) (3884:3884:3884))
        (PORT d[4] (5528:5528:5528) (5631:5631:5631))
        (PORT d[5] (2632:2632:2632) (2708:2708:2708))
        (PORT d[6] (1678:1678:1678) (1639:1639:1639))
        (PORT d[7] (3211:3211:3211) (3178:3178:3178))
        (PORT d[8] (4661:4661:4661) (4604:4604:4604))
        (PORT d[9] (2909:2909:2909) (2944:2944:2944))
        (PORT d[10] (1183:1183:1183) (1190:1190:1190))
        (PORT d[11] (2774:2774:2774) (2770:2770:2770))
        (PORT d[12] (1658:1658:1658) (1598:1598:1598))
        (PORT clk (2203:2203:2203) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2200:2200:2200))
        (PORT d[0] (897:897:897) (817:817:817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2440:2440:2440) (2315:2315:2315))
        (PORT datab (1119:1119:1119) (1002:1002:1002))
        (PORT datac (1394:1394:1394) (1408:1408:1408))
        (PORT datad (1218:1218:1218) (1199:1199:1199))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2523:2523:2523))
        (PORT clk (2234:2234:2234) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2488:2488:2488))
        (PORT d[1] (3986:3986:3986) (3927:3927:3927))
        (PORT d[2] (3565:3565:3565) (3495:3495:3495))
        (PORT d[3] (3558:3558:3558) (3644:3644:3644))
        (PORT d[4] (1448:1448:1448) (1459:1459:1459))
        (PORT d[5] (2599:2599:2599) (2571:2571:2571))
        (PORT d[6] (3120:3120:3120) (3004:3004:3004))
        (PORT d[7] (2571:2571:2571) (2486:2486:2486))
        (PORT d[8] (2614:2614:2614) (2553:2553:2553))
        (PORT d[9] (3628:3628:3628) (3596:3596:3596))
        (PORT d[10] (3372:3372:3372) (3463:3463:3463))
        (PORT d[11] (2585:2585:2585) (2517:2517:2517))
        (PORT d[12] (2567:2567:2567) (2473:2473:2473))
        (PORT clk (2231:2231:2231) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2243:2243:2243))
        (PORT clk (2231:2231:2231) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2271:2271:2271))
        (PORT d[0] (2843:2843:2843) (2773:2773:2773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3426:3426:3426))
        (PORT d[1] (2947:2947:2947) (2917:2917:2917))
        (PORT d[2] (3951:3951:3951) (4043:4043:4043))
        (PORT d[3] (3606:3606:3606) (3671:3671:3671))
        (PORT d[4] (2907:2907:2907) (2943:2943:2943))
        (PORT d[5] (1790:1790:1790) (1825:1825:1825))
        (PORT d[6] (3269:3269:3269) (3173:3173:3173))
        (PORT d[7] (2842:2842:2842) (2789:2789:2789))
        (PORT d[8] (3354:3354:3354) (3365:3365:3365))
        (PORT d[9] (1892:1892:1892) (1952:1952:1952))
        (PORT d[10] (2085:2085:2085) (2076:2076:2076))
        (PORT d[11] (3345:3345:3345) (3358:3358:3358))
        (PORT d[12] (3377:3377:3377) (3220:3220:3220))
        (PORT clk (2183:2183:2183) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2182:2182:2182))
        (PORT d[0] (2239:2239:2239) (2187:2187:2187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1307:1307:1307))
        (PORT clk (2275:2275:2275) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4219:4219:4219) (4208:4208:4208))
        (PORT d[1] (4735:4735:4735) (4724:4724:4724))
        (PORT d[2] (1823:1823:1823) (1738:1738:1738))
        (PORT d[3] (2330:2330:2330) (2307:2307:2307))
        (PORT d[4] (1850:1850:1850) (1895:1895:1895))
        (PORT d[5] (1898:1898:1898) (1812:1812:1812))
        (PORT d[6] (5084:5084:5084) (4883:4883:4883))
        (PORT d[7] (4594:4594:4594) (4500:4500:4500))
        (PORT d[8] (4610:4610:4610) (4499:4499:4499))
        (PORT d[9] (1096:1096:1096) (1091:1091:1091))
        (PORT d[10] (2222:2222:2222) (2279:2279:2279))
        (PORT d[11] (3867:3867:3867) (3773:3773:3773))
        (PORT d[12] (4372:4372:4372) (4190:4190:4190))
        (PORT clk (2272:2272:2272) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1115:1115:1115))
        (PORT clk (2272:2272:2272) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2313:2313:2313))
        (PORT d[0] (2035:2035:2035) (1921:1921:1921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2314:2314:2314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3463:3463:3463) (3470:3470:3470))
        (PORT d[1] (1381:1381:1381) (1348:1348:1348))
        (PORT d[2] (2999:2999:2999) (3080:3080:3080))
        (PORT d[3] (1387:1387:1387) (1350:1350:1350))
        (PORT d[4] (4053:4053:4053) (4123:4123:4123))
        (PORT d[5] (3586:3586:3586) (3483:3483:3483))
        (PORT d[6] (3994:3994:3994) (3861:3861:3861))
        (PORT d[7] (3553:3553:3553) (3497:3497:3497))
        (PORT d[8] (1695:1695:1695) (1657:1657:1657))
        (PORT d[9] (3819:3819:3819) (3802:3802:3802))
        (PORT d[10] (1431:1431:1431) (1412:1412:1412))
        (PORT d[11] (1646:1646:1646) (1661:1661:1661))
        (PORT d[12] (1324:1324:1324) (1299:1299:1299))
        (PORT clk (2224:2224:2224) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2223:2223:2223))
        (PORT d[0] (1804:1804:1804) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2286:2286:2286) (2208:2208:2208))
        (PORT datab (1437:1437:1437) (1440:1440:1440))
        (PORT datac (1228:1228:1228) (1204:1204:1204))
        (PORT datad (1026:1026:1026) (970:970:970))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1271:1271:1271) (1251:1251:1251))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4812:4812:4812) (4795:4795:4795))
        (PORT clk (2244:2244:2244) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (3032:3032:3032))
        (PORT d[1] (5714:5714:5714) (5683:5683:5683))
        (PORT d[2] (4306:4306:4306) (4271:4271:4271))
        (PORT d[3] (2039:2039:2039) (2061:2061:2061))
        (PORT d[4] (2242:2242:2242) (2299:2299:2299))
        (PORT d[5] (4182:4182:4182) (4264:4264:4264))
        (PORT d[6] (4592:4592:4592) (4284:4284:4284))
        (PORT d[7] (3070:3070:3070) (3056:3056:3056))
        (PORT d[8] (2993:2993:2993) (2952:2952:2952))
        (PORT d[9] (3420:3420:3420) (3282:3282:3282))
        (PORT d[10] (3533:3533:3533) (3567:3567:3567))
        (PORT d[11] (4219:4219:4219) (4162:4162:4162))
        (PORT d[12] (4958:4958:4958) (4876:4876:4876))
        (PORT clk (2241:2241:2241) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3369:3369:3369) (3070:3070:3070))
        (PORT clk (2241:2241:2241) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2279:2279:2279))
        (PORT d[0] (3912:3912:3912) (3624:3624:3624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2703:2703:2703))
        (PORT d[1] (2411:2411:2411) (2285:2285:2285))
        (PORT d[2] (2930:2930:2930) (2970:2970:2970))
        (PORT d[3] (2231:2231:2231) (2169:2169:2169))
        (PORT d[4] (3457:3457:3457) (3586:3586:3586))
        (PORT d[5] (2493:2493:2493) (2518:2518:2518))
        (PORT d[6] (5712:5712:5712) (5511:5511:5511))
        (PORT d[7] (5305:5305:5305) (5250:5250:5250))
        (PORT d[8] (2542:2542:2542) (2496:2496:2496))
        (PORT d[9] (3978:3978:3978) (4084:4084:4084))
        (PORT d[10] (3536:3536:3536) (3455:3455:3455))
        (PORT d[11] (4552:4552:4552) (4520:4520:4520))
        (PORT d[12] (3613:3613:3613) (3436:3436:3436))
        (PORT clk (2180:2180:2180) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2178:2178:2178))
        (PORT d[0] (2352:2352:2352) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5649:5649:5649) (5545:5545:5545))
        (PORT clk (2267:2267:2267) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5009:5009:5009) (5052:5052:5052))
        (PORT d[1] (6841:6841:6841) (6855:6855:6855))
        (PORT d[2] (3666:3666:3666) (3650:3650:3650))
        (PORT d[3] (1689:1689:1689) (1674:1674:1674))
        (PORT d[4] (2607:2607:2607) (2680:2680:2680))
        (PORT d[5] (1872:1872:1872) (1782:1782:1782))
        (PORT d[6] (3774:3774:3774) (3619:3619:3619))
        (PORT d[7] (4035:4035:4035) (3997:3997:3997))
        (PORT d[8] (4243:4243:4243) (4144:4144:4144))
        (PORT d[9] (1661:1661:1661) (1640:1640:1640))
        (PORT d[10] (2198:2198:2198) (2251:2251:2251))
        (PORT d[11] (4499:4499:4499) (4374:4374:4374))
        (PORT d[12] (4260:4260:4260) (4170:4170:4170))
        (PORT clk (2264:2264:2264) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1408:1408:1408))
        (PORT clk (2264:2264:2264) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2303:2303:2303))
        (PORT d[0] (2047:2047:2047) (1942:1942:1942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3240:3240:3240))
        (PORT d[1] (1632:1632:1632) (1581:1581:1581))
        (PORT d[2] (2073:2073:2073) (2035:2035:2035))
        (PORT d[3] (3546:3546:3546) (3559:3559:3559))
        (PORT d[4] (3878:3878:3878) (4044:4044:4044))
        (PORT d[5] (3964:3964:3964) (4028:4028:4028))
        (PORT d[6] (4129:4129:4129) (3947:3947:3947))
        (PORT d[7] (1610:1610:1610) (1550:1550:1550))
        (PORT d[8] (1318:1318:1318) (1288:1288:1288))
        (PORT d[9] (4871:4871:4871) (4921:4921:4921))
        (PORT d[10] (3899:3899:3899) (3849:3849:3849))
        (PORT d[11] (4304:4304:4304) (4273:4273:4273))
        (PORT d[12] (1307:1307:1307) (1285:1285:1285))
        (PORT clk (2205:2205:2205) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2204:2204:2204))
        (PORT d[0] (913:913:913) (828:828:828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2354:2354:2354) (2265:2265:2265))
        (PORT clk (2243:2243:2243) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2137:2137:2137) (2139:2139:2139))
        (PORT d[1] (4303:4303:4303) (4236:4236:4236))
        (PORT d[2] (3922:3922:3922) (3846:3846:3846))
        (PORT d[3] (2171:2171:2171) (2244:2244:2244))
        (PORT d[4] (2040:2040:2040) (2029:2029:2029))
        (PORT d[5] (2255:2255:2255) (2242:2242:2242))
        (PORT d[6] (2544:2544:2544) (2461:2461:2461))
        (PORT d[7] (2853:2853:2853) (2756:2756:2756))
        (PORT d[8] (2924:2924:2924) (2850:2850:2850))
        (PORT d[9] (4115:4115:4115) (4132:4132:4132))
        (PORT d[10] (2370:2370:2370) (2317:2317:2317))
        (PORT d[11] (2925:2925:2925) (2844:2844:2844))
        (PORT d[12] (2487:2487:2487) (2391:2391:2391))
        (PORT clk (2240:2240:2240) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2798:2798:2798) (2612:2612:2612))
        (PORT clk (2240:2240:2240) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2281:2281:2281))
        (PORT d[0] (3341:3341:3341) (3166:3166:3166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3449:3449:3449))
        (PORT d[1] (2940:2940:2940) (2909:2909:2909))
        (PORT d[2] (3980:3980:3980) (4073:4073:4073))
        (PORT d[3] (3944:3944:3944) (4001:4001:4001))
        (PORT d[4] (2694:2694:2694) (2790:2790:2790))
        (PORT d[5] (1777:1777:1777) (1811:1811:1811))
        (PORT d[6] (3569:3569:3569) (3463:3463:3463))
        (PORT d[7] (2611:2611:2611) (2578:2578:2578))
        (PORT d[8] (3728:3728:3728) (3732:3732:3732))
        (PORT d[9] (1886:1886:1886) (1946:1946:1946))
        (PORT d[10] (2108:2108:2108) (2101:2101:2101))
        (PORT d[11] (3225:3225:3225) (3210:3210:3210))
        (PORT d[12] (3392:3392:3392) (3235:3235:3235))
        (PORT clk (2192:2192:2192) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT d[0] (2840:2840:2840) (2625:2625:2625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4734:4734:4734) (4666:4666:4666))
        (PORT clk (2211:2211:2211) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3965:3965:3965) (4041:4041:4041))
        (PORT d[1] (5882:5882:5882) (5927:5927:5927))
        (PORT d[2] (3377:3377:3377) (3360:3360:3360))
        (PORT d[3] (1735:1735:1735) (1757:1757:1757))
        (PORT d[4] (2961:2961:2961) (3034:3034:3034))
        (PORT d[5] (4341:4341:4341) (4365:4365:4365))
        (PORT d[6] (3100:3100:3100) (2953:2953:2953))
        (PORT d[7] (3000:3000:3000) (2975:2975:2975))
        (PORT d[8] (3242:3242:3242) (3174:3174:3174))
        (PORT d[9] (2886:2886:2886) (2816:2816:2816))
        (PORT d[10] (3310:3310:3310) (3389:3389:3389))
        (PORT d[11] (4177:4177:4177) (4088:4088:4088))
        (PORT d[12] (4086:4086:4086) (3970:3970:3970))
        (PORT clk (2208:2208:2208) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2253:2253:2253))
        (PORT clk (2208:2208:2208) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2248:2248:2248))
        (PORT d[0] (2936:2936:2936) (2779:2779:2779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2583:2583:2583))
        (PORT d[1] (5908:5908:5908) (5868:5868:5868))
        (PORT d[2] (2889:2889:2889) (2934:2934:2934))
        (PORT d[3] (2611:2611:2611) (2662:2662:2662))
        (PORT d[4] (3883:3883:3883) (4052:4052:4052))
        (PORT d[5] (3285:3285:3285) (3371:3371:3371))
        (PORT d[6] (3439:3439:3439) (3275:3275:3275))
        (PORT d[7] (4406:4406:4406) (4405:4405:4405))
        (PORT d[8] (3500:3500:3500) (3452:3452:3452))
        (PORT d[9] (3922:3922:3922) (4014:4014:4014))
        (PORT d[10] (3564:3564:3564) (3532:3532:3532))
        (PORT d[11] (3010:3010:3010) (3028:3028:3028))
        (PORT d[12] (2243:2243:2243) (2176:2176:2176))
        (PORT clk (2161:2161:2161) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2159:2159:2159))
        (PORT d[0] (1819:1819:1819) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1790:1790:1790) (1653:1653:1653))
        (PORT datab (1437:1437:1437) (1440:1440:1440))
        (PORT datac (1230:1230:1230) (1207:1207:1207))
        (PORT datad (1842:1842:1842) (1742:1742:1742))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2072:2072:2072) (1926:1926:1926))
        (PORT datab (1005:1005:1005) (937:937:937))
        (PORT datac (1396:1396:1396) (1410:1410:1410))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2269:2269:2269))
        (PORT clk (2228:2228:2228) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2239:2239:2239))
        (PORT d[1] (3959:3959:3959) (3901:3901:3901))
        (PORT d[2] (3540:3540:3540) (3471:3471:3471))
        (PORT d[3] (3205:3205:3205) (3298:3298:3298))
        (PORT d[4] (1748:1748:1748) (1749:1749:1749))
        (PORT d[5] (2867:2867:2867) (2814:2814:2814))
        (PORT d[6] (2516:2516:2516) (2430:2430:2430))
        (PORT d[7] (2577:2577:2577) (2503:2503:2503))
        (PORT d[8] (2613:2613:2613) (2552:2552:2552))
        (PORT d[9] (4152:4152:4152) (4170:4170:4170))
        (PORT d[10] (3346:3346:3346) (3438:3438:3438))
        (PORT d[11] (2876:2876:2876) (2791:2791:2791))
        (PORT d[12] (2535:2535:2535) (2443:2443:2443))
        (PORT clk (2225:2225:2225) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2534:2534:2534))
        (PORT clk (2225:2225:2225) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2265:2265:2265))
        (PORT d[0] (3189:3189:3189) (3088:3088:3088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2528:2528:2528))
        (PORT d[1] (2945:2945:2945) (2911:2911:2911))
        (PORT d[2] (4014:4014:4014) (4104:4104:4104))
        (PORT d[3] (3597:3597:3597) (3661:3661:3661))
        (PORT d[4] (2881:2881:2881) (2917:2917:2917))
        (PORT d[5] (1805:1805:1805) (1840:1840:1840))
        (PORT d[6] (3268:3268:3268) (3172:3172:3172))
        (PORT d[7] (3173:3173:3173) (3107:3107:3107))
        (PORT d[8] (3425:3425:3425) (3435:3435:3435))
        (PORT d[9] (2620:2620:2620) (2564:2564:2564))
        (PORT d[10] (1743:1743:1743) (1746:1746:1746))
        (PORT d[11] (3311:3311:3311) (3323:3323:3323))
        (PORT d[12] (3082:3082:3082) (2942:2942:2942))
        (PORT clk (2178:2178:2178) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2176:2176:2176))
        (PORT d[0] (3003:3003:3003) (2794:2794:2794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1537:1537:1537))
        (PORT clk (2263:2263:2263) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4227:4227:4227) (4219:4219:4219))
        (PORT d[1] (5329:5329:5329) (5289:5289:5289))
        (PORT d[2] (1474:1474:1474) (1391:1391:1391))
        (PORT d[3] (1984:1984:1984) (1967:1967:1967))
        (PORT d[4] (2117:2117:2117) (2156:2156:2156))
        (PORT d[5] (2878:2878:2878) (2847:2847:2847))
        (PORT d[6] (5378:5378:5378) (5166:5166:5166))
        (PORT d[7] (4930:4930:4930) (4827:4827:4827))
        (PORT d[8] (4583:4583:4583) (4472:4472:4472))
        (PORT d[9] (2024:2024:2024) (1996:1996:1996))
        (PORT d[10] (2223:2223:2223) (2281:2281:2281))
        (PORT d[11] (4191:4191:4191) (4086:4086:4086))
        (PORT d[12] (4567:4567:4567) (4458:4458:4458))
        (PORT clk (2260:2260:2260) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1371:1371:1371))
        (PORT clk (2260:2260:2260) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2299:2299:2299))
        (PORT d[0] (2055:2055:2055) (1925:1925:1925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3481:3481:3481) (3485:3485:3485))
        (PORT d[1] (1374:1374:1374) (1338:1338:1338))
        (PORT d[2] (2387:2387:2387) (2344:2344:2344))
        (PORT d[3] (1331:1331:1331) (1291:1291:1291))
        (PORT d[4] (4034:4034:4034) (4098:4098:4098))
        (PORT d[5] (3921:3921:3921) (3807:3807:3807))
        (PORT d[6] (4020:4020:4020) (3884:3884:3884))
        (PORT d[7] (1306:1306:1306) (1279:1279:1279))
        (PORT d[8] (1332:1332:1332) (1308:1308:1308))
        (PORT d[9] (4107:4107:4107) (4077:4077:4077))
        (PORT d[10] (1544:1544:1544) (1472:1472:1472))
        (PORT d[11] (1954:1954:1954) (1963:1963:1963))
        (PORT d[12] (1931:1931:1931) (1878:1878:1878))
        (PORT clk (2212:2212:2212) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2209:2209:2209))
        (PORT d[0] (573:573:573) (497:497:497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5334:5334:5334) (5248:5248:5248))
        (PORT clk (2266:2266:2266) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4566:4566:4566) (4544:4544:4544))
        (PORT d[1] (6565:6565:6565) (6593:6593:6593))
        (PORT d[2] (3685:3685:3685) (3667:3667:3667))
        (PORT d[3] (1741:1741:1741) (1764:1764:1764))
        (PORT d[4] (2614:2614:2614) (2697:2697:2697))
        (PORT d[5] (4630:4630:4630) (4596:4596:4596))
        (PORT d[6] (3442:3442:3442) (3296:3296:3296))
        (PORT d[7] (3707:3707:3707) (3667:3667:3667))
        (PORT d[8] (3925:3925:3925) (3838:3838:3838))
        (PORT d[9] (2667:2667:2667) (2598:2598:2598))
        (PORT d[10] (2507:2507:2507) (2546:2546:2546))
        (PORT d[11] (4883:4883:4883) (4766:4766:4766))
        (PORT d[12] (4246:4246:4246) (4159:4159:4159))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1413:1413:1413))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2299:2299:2299))
        (PORT d[0] (2092:2092:2092) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3244:3244:3244))
        (PORT d[1] (1673:1673:1673) (1624:1624:1624))
        (PORT d[2] (3563:3563:3563) (3587:3587:3587))
        (PORT d[3] (3217:3217:3217) (3244:3244:3244))
        (PORT d[4] (3856:3856:3856) (4023:4023:4023))
        (PORT d[5] (3946:3946:3946) (4010:4010:4010))
        (PORT d[6] (4089:4089:4089) (3909:3909:3909))
        (PORT d[7] (1637:1637:1637) (1597:1597:1597))
        (PORT d[8] (4279:4279:4279) (4209:4209:4209))
        (PORT d[9] (4853:4853:4853) (4904:4904:4904))
        (PORT d[10] (3911:3911:3911) (3869:3869:3869))
        (PORT d[11] (3886:3886:3886) (3846:3846:3846))
        (PORT d[12] (2585:2585:2585) (2497:2497:2497))
        (PORT clk (2201:2201:2201) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2198:2198:2198))
        (PORT d[0] (1172:1172:1172) (1081:1081:1081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (677:677:677))
        (PORT datab (1436:1436:1436) (1438:1438:1438))
        (PORT datac (1223:1223:1223) (1199:1199:1199))
        (PORT datad (1256:1256:1256) (1179:1179:1179))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1289:1289:1289))
        (PORT clk (2275:2275:2275) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3898:3898:3898) (3905:3905:3905))
        (PORT d[1] (4412:4412:4412) (4414:4414:4414))
        (PORT d[2] (1795:1795:1795) (1702:1702:1702))
        (PORT d[3] (2334:2334:2334) (2305:2305:2305))
        (PORT d[4] (1793:1793:1793) (1838:1838:1838))
        (PORT d[5] (3259:3259:3259) (3093:3093:3093))
        (PORT d[6] (5039:5039:5039) (4838:4838:4838))
        (PORT d[7] (4617:4617:4617) (4530:4530:4530))
        (PORT d[8] (4420:4420:4420) (4247:4247:4247))
        (PORT d[9] (1069:1069:1069) (1066:1066:1066))
        (PORT d[10] (2194:2194:2194) (2242:2242:2242))
        (PORT d[11] (3818:3818:3818) (3720:3720:3720))
        (PORT d[12] (4346:4346:4346) (4165:4165:4165))
        (PORT clk (2272:2272:2272) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1127:1127:1127))
        (PORT clk (2272:2272:2272) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2313:2313:2313))
        (PORT d[0] (1776:1776:1776) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2314:2314:2314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3158:3158:3158))
        (PORT d[1] (1716:1716:1716) (1666:1666:1666))
        (PORT d[2] (2999:2999:2999) (3080:3080:3080))
        (PORT d[3] (3908:3908:3908) (3917:3917:3917))
        (PORT d[4] (3706:3706:3706) (3782:3782:3782))
        (PORT d[5] (3528:3528:3528) (3412:3412:3412))
        (PORT d[6] (3661:3661:3661) (3532:3532:3532))
        (PORT d[7] (3584:3584:3584) (3528:3528:3528))
        (PORT d[8] (4626:4626:4626) (4561:4561:4561))
        (PORT d[9] (3780:3780:3780) (3761:3761:3761))
        (PORT d[10] (1400:1400:1400) (1378:1378:1378))
        (PORT d[11] (4853:4853:4853) (4789:4789:4789))
        (PORT d[12] (1640:1640:1640) (1599:1599:1599))
        (PORT clk (2224:2224:2224) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2223:2223:2223))
        (PORT d[0] (1530:1530:1530) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2021:2021:2021) (1885:1885:1885))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1395:1395:1395) (1408:1408:1408))
        (PORT datad (984:984:984) (939:939:939))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1272:1272:1272) (1252:1252:1252))
        (PORT datac (1523:1523:1523) (1452:1452:1452))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1150:1150:1150))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1521:1521:1521) (1450:1450:1450))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4233:4233:4233) (4147:4147:4147))
        (PORT clk (2186:2186:2186) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2992:2992:2992) (3073:3073:3073))
        (PORT d[1] (3274:3274:3274) (3181:3181:3181))
        (PORT d[2] (3667:3667:3667) (3640:3640:3640))
        (PORT d[3] (2564:2564:2564) (2655:2655:2655))
        (PORT d[4] (3080:3080:3080) (3086:3086:3086))
        (PORT d[5] (3064:3064:3064) (3087:3087:3087))
        (PORT d[6] (3539:3539:3539) (3341:3341:3341))
        (PORT d[7] (3316:3316:3316) (3159:3159:3159))
        (PORT d[8] (4766:4766:4766) (4535:4535:4535))
        (PORT d[9] (2641:2641:2641) (2615:2615:2615))
        (PORT d[10] (3627:3627:3627) (3724:3724:3724))
        (PORT d[11] (4315:4315:4315) (4256:4256:4256))
        (PORT d[12] (4167:4167:4167) (4077:4077:4077))
        (PORT clk (2183:2183:2183) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3074:3074:3074))
        (PORT clk (2183:2183:2183) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2221:2221:2221))
        (PORT d[0] (3532:3532:3532) (3365:3365:3365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (2978:2978:2978))
        (PORT d[1] (4506:4506:4506) (4471:4471:4471))
        (PORT d[2] (2598:2598:2598) (2653:2653:2653))
        (PORT d[3] (1950:1950:1950) (1998:1998:1998))
        (PORT d[4] (4062:4062:4062) (4159:4159:4159))
        (PORT d[5] (2880:2880:2880) (2930:2930:2930))
        (PORT d[6] (3415:3415:3415) (3266:3266:3266))
        (PORT d[7] (3673:3673:3673) (3696:3696:3696))
        (PORT d[8] (3365:3365:3365) (3383:3383:3383))
        (PORT d[9] (2961:2961:2961) (3046:3046:3046))
        (PORT d[10] (2817:2817:2817) (2846:2846:2846))
        (PORT d[11] (5092:5092:5092) (5127:5127:5127))
        (PORT d[12] (3246:3246:3246) (3160:3160:3160))
        (PORT clk (2135:2135:2135) (2132:2132:2132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2132:2132:2132))
        (PORT d[0] (2216:2216:2216) (2037:2037:2037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5199:5199:5199) (5074:5074:5074))
        (PORT clk (2234:2234:2234) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3956:3956:3956) (4012:4012:4012))
        (PORT d[1] (2234:2234:2234) (2165:2165:2165))
        (PORT d[2] (3303:3303:3303) (3261:3261:3261))
        (PORT d[3] (3602:3602:3602) (3657:3657:3657))
        (PORT d[4] (3726:3726:3726) (3708:3708:3708))
        (PORT d[5] (2892:2892:2892) (2853:2853:2853))
        (PORT d[6] (4514:4514:4514) (4279:4279:4279))
        (PORT d[7] (4393:4393:4393) (4219:4219:4219))
        (PORT d[8] (4872:4872:4872) (4666:4666:4666))
        (PORT d[9] (3925:3925:3925) (3856:3856:3856))
        (PORT d[10] (4872:4872:4872) (4908:4908:4908))
        (PORT d[11] (5279:5279:5279) (5191:5191:5191))
        (PORT d[12] (4747:4747:4747) (4636:4636:4636))
        (PORT clk (2231:2231:2231) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (1917:1917:1917))
        (PORT clk (2231:2231:2231) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2270:2270:2270))
        (PORT d[0] (2549:2549:2549) (2471:2471:2471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3356:3356:3356))
        (PORT d[1] (4502:4502:4502) (4428:4428:4428))
        (PORT d[2] (3589:3589:3589) (3601:3601:3601))
        (PORT d[3] (2561:2561:2561) (2589:2589:2589))
        (PORT d[4] (3359:3359:3359) (3467:3467:3467))
        (PORT d[5] (3530:3530:3530) (3557:3557:3557))
        (PORT d[6] (4390:4390:4390) (4207:4207:4207))
        (PORT d[7] (3608:3608:3608) (3595:3595:3595))
        (PORT d[8] (3705:3705:3705) (3719:3719:3719))
        (PORT d[9] (2276:2276:2276) (2362:2362:2362))
        (PORT d[10] (2914:2914:2914) (2974:2974:2974))
        (PORT d[11] (6437:6437:6437) (6435:6435:6435))
        (PORT d[12] (2292:2292:2292) (2245:2245:2245))
        (PORT clk (2183:2183:2183) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2180:2180:2180))
        (PORT d[0] (1889:1889:1889) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (753:753:753))
        (PORT datab (2013:2013:2013) (1948:1948:1948))
        (PORT datad (1906:1906:1906) (1811:1811:1811))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5217:5217:5217) (5090:5090:5090))
        (PORT clk (2231:2231:2231) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3650:3650:3650) (3721:3721:3721))
        (PORT d[1] (2561:2561:2561) (2481:2481:2481))
        (PORT d[2] (4348:4348:4348) (4295:4295:4295))
        (PORT d[3] (3583:3583:3583) (3649:3649:3649))
        (PORT d[4] (3413:3413:3413) (3410:3410:3410))
        (PORT d[5] (2738:2738:2738) (2742:2742:2742))
        (PORT d[6] (4212:4212:4212) (3992:3992:3992))
        (PORT d[7] (4385:4385:4385) (4209:4209:4209))
        (PORT d[8] (4508:4508:4508) (4309:4309:4309))
        (PORT d[9] (3628:3628:3628) (3576:3576:3576))
        (PORT d[10] (2585:2585:2585) (2651:2651:2651))
        (PORT d[11] (5239:5239:5239) (5151:5151:5151))
        (PORT d[12] (4501:4501:4501) (4401:4401:4401))
        (PORT clk (2228:2228:2228) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (2665:2665:2665))
        (PORT clk (2228:2228:2228) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2267:2267:2267))
        (PORT d[0] (3438:3438:3438) (3219:3219:3219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3916:3916:3916) (3957:3957:3957))
        (PORT d[1] (5123:5123:5123) (5058:5058:5058))
        (PORT d[2] (3298:3298:3298) (3337:3337:3337))
        (PORT d[3] (2541:2541:2541) (2572:2572:2572))
        (PORT d[4] (4683:4683:4683) (4758:4758:4758))
        (PORT d[5] (3570:3570:3570) (3598:3598:3598))
        (PORT d[6] (4414:4414:4414) (4230:4230:4230))
        (PORT d[7] (4363:4363:4363) (4360:4360:4360))
        (PORT d[8] (4302:4302:4302) (4280:4280:4280))
        (PORT d[9] (3651:3651:3651) (3719:3719:3719))
        (PORT d[10] (2619:2619:2619) (2688:2688:2688))
        (PORT d[11] (6110:6110:6110) (6128:6128:6128))
        (PORT d[12] (2333:2333:2333) (2286:2286:2286))
        (PORT clk (2180:2180:2180) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2177:2177:2177))
        (PORT d[0] (1499:1499:1499) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4636:4636:4636) (4577:4577:4577))
        (PORT clk (2214:2214:2214) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4313:4313:4313) (4381:4381:4381))
        (PORT d[1] (2067:2067:2067) (2040:2040:2040))
        (PORT d[2] (3935:3935:3935) (3902:3902:3902))
        (PORT d[3] (2793:2793:2793) (2829:2829:2829))
        (PORT d[4] (3229:3229:3229) (3297:3297:3297))
        (PORT d[5] (3722:3722:3722) (3752:3752:3752))
        (PORT d[6] (2885:2885:2885) (2774:2774:2774))
        (PORT d[7] (2356:2356:2356) (2334:2334:2334))
        (PORT d[8] (2861:2861:2861) (2784:2784:2784))
        (PORT d[9] (3314:3314:3314) (3261:3261:3261))
        (PORT d[10] (3028:3028:3028) (3131:3131:3131))
        (PORT d[11] (5330:5330:5330) (5277:5277:5277))
        (PORT d[12] (4097:4097:4097) (4013:4013:4013))
        (PORT clk (2211:2211:2211) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1785:1785:1785))
        (PORT clk (2211:2211:2211) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2252:2252:2252))
        (PORT d[0] (2461:2461:2461) (2339:2339:2339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2934:2934:2934))
        (PORT d[1] (5296:5296:5296) (5282:5282:5282))
        (PORT d[2] (3496:3496:3496) (3493:3493:3493))
        (PORT d[3] (1918:1918:1918) (1953:1953:1953))
        (PORT d[4] (4225:4225:4225) (4388:4388:4388))
        (PORT d[5] (3000:3000:3000) (3101:3101:3101))
        (PORT d[6] (2721:2721:2721) (2647:2647:2647))
        (PORT d[7] (3617:3617:3617) (3609:3609:3609))
        (PORT d[8] (3628:3628:3628) (3604:3604:3604))
        (PORT d[9] (3076:3076:3076) (3203:3203:3203))
        (PORT d[10] (3351:3351:3351) (3359:3359:3359))
        (PORT d[11] (5201:5201:5201) (5287:5287:5287))
        (PORT d[12] (3914:3914:3914) (3722:3722:3722))
        (PORT clk (2164:2164:2164) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2162:2162:2162))
        (PORT d[0] (1533:1533:1533) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (751:751:751))
        (PORT datab (1892:1892:1892) (1705:1705:1705))
        (PORT datac (1828:1828:1828) (1690:1690:1690))
        (PORT datad (1316:1316:1316) (1298:1298:1298))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (265:265:265) (333:333:333))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4557:4557:4557) (4461:4461:4461))
        (PORT clk (2210:2210:2210) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3366:3366:3366))
        (PORT d[1] (2934:2934:2934) (2848:2848:2848))
        (PORT d[2] (3981:3981:3981) (3949:3949:3949))
        (PORT d[3] (2907:2907:2907) (2979:2979:2979))
        (PORT d[4] (3030:3030:3030) (3034:3034:3034))
        (PORT d[5] (3049:3049:3049) (3067:3067:3067))
        (PORT d[6] (3866:3866:3866) (3656:3656:3656))
        (PORT d[7] (3677:3677:3677) (3512:3512:3512))
        (PORT d[8] (3928:3928:3928) (3739:3739:3739))
        (PORT d[9] (2958:2958:2958) (2921:2921:2921))
        (PORT d[10] (3890:3890:3890) (3971:3971:3971))
        (PORT d[11] (4619:4619:4619) (4550:4550:4550))
        (PORT d[12] (4255:4255:4255) (4195:4195:4195))
        (PORT clk (2207:2207:2207) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (2461:2461:2461))
        (PORT clk (2207:2207:2207) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2245:2245:2245))
        (PORT d[0] (3206:3206:3206) (3015:3015:3015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3293:3293:3293))
        (PORT d[1] (5164:5164:5164) (5097:5097:5097))
        (PORT d[2] (2628:2628:2628) (2690:2690:2690))
        (PORT d[3] (2266:2266:2266) (2310:2310:2310))
        (PORT d[4] (4374:4374:4374) (4462:4462:4462))
        (PORT d[5] (2874:2874:2874) (2931:2931:2931))
        (PORT d[6] (3722:3722:3722) (3562:3562:3562))
        (PORT d[7] (3974:3974:3974) (3978:3978:3978))
        (PORT d[8] (3708:3708:3708) (3706:3706:3706))
        (PORT d[9] (3645:3645:3645) (3717:3717:3717))
        (PORT d[10] (2844:2844:2844) (2890:2890:2890))
        (PORT d[11] (5402:5402:5402) (5429:5429:5429))
        (PORT d[12] (2943:2943:2943) (2874:2874:2874))
        (PORT clk (2159:2159:2159) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2155:2155:2155))
        (PORT d[0] (2999:2999:2999) (2749:2749:2749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4267:4267:4267) (4189:4189:4189))
        (PORT clk (2222:2222:2222) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3334:3334:3334) (3415:3415:3415))
        (PORT d[1] (2586:2586:2586) (2508:2508:2508))
        (PORT d[2] (3335:3335:3335) (3295:3295:3295))
        (PORT d[3] (3243:3243:3243) (3316:3316:3316))
        (PORT d[4] (3059:3059:3059) (3063:3063:3063))
        (PORT d[5] (2985:2985:2985) (2971:2971:2971))
        (PORT d[6] (4446:4446:4446) (4185:4185:4185))
        (PORT d[7] (4033:4033:4033) (3861:3861:3861))
        (PORT d[8] (4194:4194:4194) (3995:3995:3995))
        (PORT d[9] (3287:3287:3287) (3238:3238:3238))
        (PORT d[10] (4512:4512:4512) (4567:4567:4567))
        (PORT d[11] (4915:4915:4915) (4839:4839:4839))
        (PORT d[12] (4611:4611:4611) (4542:4542:4542))
        (PORT clk (2219:2219:2219) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2696:2696:2696) (2595:2595:2595))
        (PORT clk (2219:2219:2219) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2258:2258:2258))
        (PORT d[0] (3239:3239:3239) (3149:3149:3149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3574:3574:3574) (3625:3625:3625))
        (PORT d[1] (4562:4562:4562) (4520:4520:4520))
        (PORT d[2] (2965:2965:2965) (3014:3014:3014))
        (PORT d[3] (1901:1901:1901) (1951:1951:1951))
        (PORT d[4] (4713:4713:4713) (4785:4785:4785))
        (PORT d[5] (3226:3226:3226) (3264:3264:3264))
        (PORT d[6] (3730:3730:3730) (3568:3568:3568))
        (PORT d[7] (3994:3994:3994) (4006:4006:4006))
        (PORT d[8] (4000:4000:4000) (3995:3995:3995))
        (PORT d[9] (3355:3355:3355) (3435:3435:3435))
        (PORT d[10] (2298:2298:2298) (2371:2371:2371))
        (PORT d[11] (5762:5762:5762) (5784:5784:5784))
        (PORT d[12] (2633:2633:2633) (2576:2576:2576))
        (PORT clk (2172:2172:2172) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2168:2168:2168))
        (PORT d[0] (2192:2192:2192) (2002:2002:2002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2150:2150:2150) (1965:1965:1965))
        (PORT datab (1752:1752:1752) (1664:1664:1664))
        (PORT datac (683:683:683) (702:702:702))
        (PORT datad (1323:1323:1323) (1306:1306:1306))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4320:4320:4320) (4276:4276:4276))
        (PORT clk (2221:2221:2221) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4612:4612:4612) (4651:4651:4651))
        (PORT d[1] (2367:2367:2367) (2318:2318:2318))
        (PORT d[2] (3942:3942:3942) (3910:3910:3910))
        (PORT d[3] (2794:2794:2794) (2830:2830:2830))
        (PORT d[4] (3237:3237:3237) (3307:3307:3307))
        (PORT d[5] (4077:4077:4077) (4104:4104:4104))
        (PORT d[6] (2853:2853:2853) (2743:2743:2743))
        (PORT d[7] (2331:2331:2331) (2311:2311:2311))
        (PORT d[8] (1702:1702:1702) (1683:1683:1683))
        (PORT d[9] (2991:2991:2991) (2956:2956:2956))
        (PORT d[10] (2997:2997:2997) (3100:3100:3100))
        (PORT d[11] (5396:5396:5396) (5341:5341:5341))
        (PORT d[12] (4166:4166:4166) (4085:4085:4085))
        (PORT clk (2218:2218:2218) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1742:1742:1742))
        (PORT clk (2218:2218:2218) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2257:2257:2257))
        (PORT d[0] (2413:2413:2413) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (2904:2904:2904))
        (PORT d[1] (4922:4922:4922) (4924:4924:4924))
        (PORT d[2] (2853:2853:2853) (2885:2885:2885))
        (PORT d[3] (2628:2628:2628) (2652:2652:2652))
        (PORT d[4] (4491:4491:4491) (4642:4642:4642))
        (PORT d[5] (3033:3033:3033) (3135:3135:3135))
        (PORT d[6] (2722:2722:2722) (2647:2647:2647))
        (PORT d[7] (3614:3614:3614) (3604:3604:3604))
        (PORT d[8] (3660:3660:3660) (3636:3636:3636))
        (PORT d[9] (3061:3061:3061) (3188:3188:3188))
        (PORT d[10] (3665:3665:3665) (3658:3658:3658))
        (PORT d[11] (5201:5201:5201) (5288:5288:5288))
        (PORT d[12] (4203:4203:4203) (4008:4008:4008))
        (PORT clk (2170:2170:2170) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2168:2168:2168))
        (PORT d[0] (1462:1462:1462) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4675:4675:4675) (4615:4615:4615))
        (PORT clk (2208:2208:2208) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4289:4289:4289) (4352:4352:4352))
        (PORT d[1] (2366:2366:2366) (2322:2322:2322))
        (PORT d[2] (3625:3625:3625) (3606:3606:3606))
        (PORT d[3] (2810:2810:2810) (2846:2846:2846))
        (PORT d[4] (3580:3580:3580) (3651:3651:3651))
        (PORT d[5] (3745:3745:3745) (3780:3780:3780))
        (PORT d[6] (2845:2845:2845) (2733:2733:2733))
        (PORT d[7] (2323:2323:2323) (2302:2302:2302))
        (PORT d[8] (2552:2552:2552) (2487:2487:2487))
        (PORT d[9] (3263:3263:3263) (3203:3203:3203))
        (PORT d[10] (3014:3014:3014) (3114:3114:3114))
        (PORT d[11] (5021:5021:5021) (4969:4969:4969))
        (PORT d[12] (4135:4135:4135) (4052:4052:4052))
        (PORT clk (2205:2205:2205) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2732:2732:2732) (2542:2542:2542))
        (PORT clk (2205:2205:2205) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2246:2246:2246))
        (PORT d[0] (2743:2743:2743) (2625:2625:2625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3192:3192:3192) (3235:3235:3235))
        (PORT d[1] (5295:5295:5295) (5281:5281:5281))
        (PORT d[2] (3470:3470:3470) (3466:3466:3466))
        (PORT d[3] (2271:2271:2271) (2304:2304:2304))
        (PORT d[4] (4169:4169:4169) (4332:4332:4332))
        (PORT d[5] (2992:2992:2992) (3092:3092:3092))
        (PORT d[6] (3217:3217:3217) (3099:3099:3099))
        (PORT d[7] (3317:3317:3317) (3327:3327:3327))
        (PORT d[8] (3614:3614:3614) (3588:3588:3588))
        (PORT d[9] (3083:3083:3083) (3211:3211:3211))
        (PORT d[10] (3622:3622:3622) (3615:3615:3615))
        (PORT d[11] (5194:5194:5194) (5279:5279:5279))
        (PORT d[12] (4196:4196:4196) (3999:3999:3999))
        (PORT clk (2158:2158:2158) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2156:2156:2156))
        (PORT d[0] (1464:1464:1464) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1185:1185:1185))
        (PORT datab (1747:1747:1747) (1623:1623:1623))
        (PORT datac (682:682:682) (701:701:701))
        (PORT datad (1324:1324:1324) (1307:1307:1307))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (270:270:270) (338:338:338))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5491:5491:5491) (5437:5437:5437))
        (PORT clk (2243:2243:2243) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2648:2648:2648))
        (PORT d[1] (4456:4456:4456) (4490:4490:4490))
        (PORT d[2] (4654:4654:4654) (4610:4610:4610))
        (PORT d[3] (1706:1706:1706) (1702:1702:1702))
        (PORT d[4] (2481:2481:2481) (2505:2505:2505))
        (PORT d[5] (4567:4567:4567) (4634:4634:4634))
        (PORT d[6] (5214:5214:5214) (4877:4877:4877))
        (PORT d[7] (3771:3771:3771) (3748:3748:3748))
        (PORT d[8] (3682:3682:3682) (3629:3629:3629))
        (PORT d[9] (4109:4109:4109) (3950:3950:3950))
        (PORT d[10] (3880:3880:3880) (3904:3904:3904))
        (PORT d[11] (5100:5100:5100) (4949:4949:4949))
        (PORT d[12] (5574:5574:5574) (5470:5470:5470))
        (PORT clk (2240:2240:2240) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1515:1515:1515))
        (PORT clk (2240:2240:2240) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2281:2281:2281))
        (PORT d[0] (2232:2232:2232) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2392:2392:2392))
        (PORT d[1] (1759:1759:1759) (1666:1666:1666))
        (PORT d[2] (2200:2200:2200) (2236:2236:2236))
        (PORT d[3] (1716:1716:1716) (1684:1684:1684))
        (PORT d[4] (3126:3126:3126) (3250:3250:3250))
        (PORT d[5] (2445:2445:2445) (2473:2473:2473))
        (PORT d[6] (4895:4895:4895) (4743:4743:4743))
        (PORT d[7] (1747:1747:1747) (1662:1662:1662))
        (PORT d[8] (2126:2126:2126) (2053:2053:2053))
        (PORT d[9] (3964:3964:3964) (3958:3958:3958))
        (PORT d[10] (3726:3726:3726) (3621:3621:3621))
        (PORT d[11] (5122:5122:5122) (5055:5055:5055))
        (PORT d[12] (3885:3885:3885) (3690:3690:3690))
        (PORT clk (2193:2193:2193) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2191:2191:2191))
        (PORT d[0] (786:786:786) (695:695:695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5481:5481:5481) (5439:5439:5439))
        (PORT clk (2246:2246:2246) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2901:2901:2901) (2949:2949:2949))
        (PORT d[1] (4796:4796:4796) (4776:4776:4776))
        (PORT d[2] (5011:5011:5011) (4954:4954:4954))
        (PORT d[3] (1396:1396:1396) (1414:1414:1414))
        (PORT d[4] (2456:2456:2456) (2480:2480:2480))
        (PORT d[5] (2671:2671:2671) (2642:2642:2642))
        (PORT d[6] (5004:5004:5004) (4817:4817:4817))
        (PORT d[7] (3706:3706:3706) (3667:3667:3667))
        (PORT d[8] (3683:3683:3683) (3629:3629:3629))
        (PORT d[9] (4110:4110:4110) (3951:3951:3951))
        (PORT d[10] (4260:4260:4260) (4278:4278:4278))
        (PORT d[11] (3591:3591:3591) (3532:3532:3532))
        (PORT d[12] (5583:5583:5583) (5479:5479:5479))
        (PORT clk (2243:2243:2243) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (1572:1572:1572))
        (PORT clk (2243:2243:2243) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2282:2282:2282))
        (PORT d[0] (2283:2283:2283) (2126:2126:2126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2423:2423:2423) (2426:2426:2426))
        (PORT d[1] (2082:2082:2082) (1972:1972:1972))
        (PORT d[2] (2481:2481:2481) (2499:2499:2499))
        (PORT d[3] (3071:3071:3071) (3040:3040:3040))
        (PORT d[4] (3497:3497:3497) (3625:3625:3625))
        (PORT d[5] (2452:2452:2452) (2480:2480:2480))
        (PORT d[6] (4927:4927:4927) (4773:4773:4773))
        (PORT d[7] (4845:4845:4845) (4643:4643:4643))
        (PORT d[8] (2473:2473:2473) (2404:2404:2404))
        (PORT d[9] (3931:3931:3931) (3925:3925:3925))
        (PORT d[10] (3750:3750:3750) (3644:3644:3644))
        (PORT d[11] (5123:5123:5123) (5056:5056:5056))
        (PORT d[12] (4249:4249:4249) (4049:4049:4049))
        (PORT clk (2195:2195:2195) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2192:2192:2192))
        (PORT d[0] (492:492:492) (416:416:416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1272:1272:1272))
        (PORT clk (2261:2261:2261) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4967:4967:4967) (5012:5012:5012))
        (PORT d[1] (5060:5060:5060) (5038:5038:5038))
        (PORT d[2] (2381:2381:2381) (2262:2262:2262))
        (PORT d[3] (1992:1992:1992) (1972:1972:1972))
        (PORT d[4] (2956:2956:2956) (3020:3020:3020))
        (PORT d[5] (2891:2891:2891) (2861:2861:2861))
        (PORT d[6] (5410:5410:5410) (5195:5195:5195))
        (PORT d[7] (4348:4348:4348) (4293:4293:4293))
        (PORT d[8] (4266:4266:4266) (4168:4168:4168))
        (PORT d[9] (1709:1709:1709) (1688:1688:1688))
        (PORT d[10] (2120:2120:2120) (2164:2164:2164))
        (PORT d[11] (4165:4165:4165) (4063:4063:4063))
        (PORT d[12] (4547:4547:4547) (4451:4451:4451))
        (PORT clk (2258:2258:2258) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1545:1545:1545))
        (PORT clk (2258:2258:2258) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2298:2298:2298))
        (PORT d[0] (2196:2196:2196) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3486:3486:3486))
        (PORT d[1] (1015:1015:1015) (989:989:989))
        (PORT d[2] (2361:2361:2361) (2320:2320:2320))
        (PORT d[3] (1039:1039:1039) (1015:1015:1015))
        (PORT d[4] (4207:4207:4207) (4362:4362:4362))
        (PORT d[5] (3928:3928:3928) (3816:3816:3816))
        (PORT d[6] (4327:4327:4327) (4185:4185:4185))
        (PORT d[7] (1080:1080:1080) (1050:1050:1050))
        (PORT d[8] (1007:1007:1007) (977:977:977))
        (PORT d[9] (4172:4172:4172) (4139:4139:4139))
        (PORT d[10] (1602:1602:1602) (1549:1549:1549))
        (PORT d[11] (1986:1986:1986) (1996:1996:1996))
        (PORT d[12] (1626:1626:1626) (1590:1590:1590))
        (PORT clk (2210:2210:2210) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2208:2208:2208))
        (PORT d[0] (1643:1643:1643) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1474:1474:1474) (1346:1346:1346))
        (PORT datab (1437:1437:1437) (1439:1439:1439))
        (PORT datac (1227:1227:1227) (1204:1204:1204))
        (PORT datad (994:994:994) (933:933:933))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4762:4762:4762) (4739:4739:4739))
        (PORT clk (2194:2194:2194) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3339:3339:3339))
        (PORT d[1] (4837:4837:4837) (4855:4855:4855))
        (PORT d[2] (3629:3629:3629) (3602:3602:3602))
        (PORT d[3] (1817:1817:1817) (1854:1854:1854))
        (PORT d[4] (2505:2505:2505) (2549:2549:2549))
        (PORT d[5] (3822:3822:3822) (3893:3893:3893))
        (PORT d[6] (4943:4943:4943) (4634:4634:4634))
        (PORT d[7] (2402:2402:2402) (2415:2415:2415))
        (PORT d[8] (2630:2630:2630) (2602:2602:2602))
        (PORT d[9] (2738:2738:2738) (2602:2602:2602))
        (PORT d[10] (2592:2592:2592) (2663:2663:2663))
        (PORT d[11] (3922:3922:3922) (3882:3882:3882))
        (PORT d[12] (4281:4281:4281) (4216:4216:4216))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (2620:2620:2620))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2231:2231:2231))
        (PORT d[0] (3102:3102:3102) (2903:2903:2903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (2035:2035:2035))
        (PORT d[1] (3078:3078:3078) (2924:2924:2924))
        (PORT d[2] (2574:2574:2574) (2615:2615:2615))
        (PORT d[3] (2221:2221:2221) (2176:2176:2176))
        (PORT d[4] (3796:3796:3796) (3913:3913:3913))
        (PORT d[5] (2449:2449:2449) (2477:2477:2477))
        (PORT d[6] (4266:4266:4266) (4153:4153:4153))
        (PORT d[7] (4004:4004:4004) (4008:4008:4008))
        (PORT d[8] (2556:2556:2556) (2513:2513:2513))
        (PORT d[9] (3704:3704:3704) (3823:3823:3823))
        (PORT d[10] (2851:2851:2851) (2784:2784:2784))
        (PORT d[11] (3862:3862:3862) (3854:3854:3854))
        (PORT d[12] (3232:3232:3232) (3056:3056:3056))
        (PORT clk (2144:2144:2144) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (PORT d[0] (1712:1712:1712) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1753:1753:1753) (1730:1730:1730))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1396:1396:1396) (1410:1410:1410))
        (PORT datad (2678:2678:2678) (2497:2497:2497))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (684:684:684))
        (PORT datab (617:617:617) (583:583:583))
        (PORT datac (778:778:778) (803:803:803))
        (PORT datad (947:947:947) (873:873:873))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4352:4352:4352) (4138:4138:4138))
        (PORT clk (2250:2250:2250) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2636:2636:2636))
        (PORT d[1] (4994:4994:4994) (4933:4933:4933))
        (PORT d[2] (4492:4492:4492) (4400:4400:4400))
        (PORT d[3] (2056:2056:2056) (2080:2080:2080))
        (PORT d[4] (2150:2150:2150) (2178:2178:2178))
        (PORT d[5] (3566:3566:3566) (3519:3519:3519))
        (PORT d[6] (4389:4389:4389) (4235:4235:4235))
        (PORT d[7] (3921:3921:3921) (3848:3848:3848))
        (PORT d[8] (4810:4810:4810) (4562:4562:4562))
        (PORT d[9] (4858:4858:4858) (4881:4881:4881))
        (PORT d[10] (3909:3909:3909) (3937:3937:3937))
        (PORT d[11] (4047:4047:4047) (3917:3917:3917))
        (PORT d[12] (4218:4218:4218) (4117:4117:4117))
        (PORT clk (2247:2247:2247) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (1885:1885:1885))
        (PORT clk (2247:2247:2247) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2289:2289:2289))
        (PORT d[0] (2502:2502:2502) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (3012:3012:3012))
        (PORT d[1] (2749:2749:2749) (2621:2621:2621))
        (PORT d[2] (2573:2573:2573) (2631:2631:2631))
        (PORT d[3] (2766:2766:2766) (2750:2750:2750))
        (PORT d[4] (3448:3448:3448) (3551:3551:3551))
        (PORT d[5] (3128:3128:3128) (3149:3149:3149))
        (PORT d[6] (4252:4252:4252) (4105:4105:4105))
        (PORT d[7] (3907:3907:3907) (3736:3736:3736))
        (PORT d[8] (3515:3515:3515) (3477:3477:3477))
        (PORT d[9] (2918:2918:2918) (2932:2932:2932))
        (PORT d[10] (2817:2817:2817) (2749:2749:2749))
        (PORT d[11] (6074:6074:6074) (5979:5979:5979))
        (PORT d[12] (4576:4576:4576) (4363:4363:4363))
        (PORT clk (2200:2200:2200) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2199:2199:2199))
        (PORT d[0] (1417:1417:1417) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3988:3988:3988) (3799:3799:3799))
        (PORT clk (2230:2230:2230) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2228:2228:2228))
        (PORT d[1] (4369:4369:4369) (4338:4338:4338))
        (PORT d[2] (4159:4159:4159) (4076:4076:4076))
        (PORT d[3] (2072:2072:2072) (2092:2092:2092))
        (PORT d[4] (2506:2506:2506) (2538:2538:2538))
        (PORT d[5] (2963:2963:2963) (2941:2941:2941))
        (PORT d[6] (4035:4035:4035) (3886:3886:3886))
        (PORT d[7] (3560:3560:3560) (3494:3494:3494))
        (PORT d[8] (4154:4154:4154) (3927:3927:3927))
        (PORT d[9] (4458:4458:4458) (4489:4489:4489))
        (PORT d[10] (3200:3200:3200) (3247:3247:3247))
        (PORT d[11] (4007:4007:4007) (3875:3875:3875))
        (PORT d[12] (4202:4202:4202) (4124:4124:4124))
        (PORT clk (2227:2227:2227) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2458:2458:2458))
        (PORT clk (2227:2227:2227) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2268:2268:2268))
        (PORT d[0] (3203:3203:3203) (3012:3012:3012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2374:2374:2374))
        (PORT d[1] (3116:3116:3116) (2976:2976:2976))
        (PORT d[2] (3183:3183:3183) (3209:3209:3209))
        (PORT d[3] (2152:2152:2152) (2162:2162:2162))
        (PORT d[4] (2758:2758:2758) (2878:2878:2878))
        (PORT d[5] (2450:2450:2450) (2482:2482:2482))
        (PORT d[6] (3487:3487:3487) (3359:3359:3359))
        (PORT d[7] (3542:3542:3542) (3376:3376:3376))
        (PORT d[8] (2899:2899:2899) (2879:2879:2879))
        (PORT d[9] (2528:2528:2528) (2548:2548:2548))
        (PORT d[10] (3112:3112:3112) (3024:3024:3024))
        (PORT d[11] (4781:4781:4781) (4643:4643:4643))
        (PORT d[12] (3909:3909:3909) (3713:3713:3713))
        (PORT clk (2179:2179:2179) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2178:2178:2178))
        (PORT d[0] (1764:1764:1764) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4731:4731:4731) (4518:4518:4518))
        (PORT clk (2256:2256:2256) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3213:3213:3213))
        (PORT d[1] (4430:4430:4430) (4417:4417:4417))
        (PORT d[2] (4511:4511:4511) (4423:4423:4423))
        (PORT d[3] (1812:1812:1812) (1849:1849:1849))
        (PORT d[4] (1795:1795:1795) (1824:1824:1824))
        (PORT d[5] (2282:2282:2282) (2264:2264:2264))
        (PORT d[6] (4676:4676:4676) (4503:4503:4503))
        (PORT d[7] (4520:4520:4520) (4405:4405:4405))
        (PORT d[8] (5093:5093:5093) (4831:4831:4831))
        (PORT d[9] (5208:5208:5208) (5223:5223:5223))
        (PORT d[10] (4538:4538:4538) (4542:4542:4542))
        (PORT d[11] (4433:4433:4433) (4301:4301:4301))
        (PORT d[12] (6284:6284:6284) (6163:6163:6163))
        (PORT clk (2253:2253:2253) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2122:2122:2122))
        (PORT clk (2253:2253:2253) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2294:2294:2294))
        (PORT d[0] (2577:2577:2577) (2409:2409:2409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3377:3377:3377) (3335:3335:3335))
        (PORT d[1] (2472:2472:2472) (2354:2354:2354))
        (PORT d[2] (2879:2879:2879) (2925:2925:2925))
        (PORT d[3] (2759:2759:2759) (2731:2731:2731))
        (PORT d[4] (3789:3789:3789) (3883:3883:3883))
        (PORT d[5] (3445:3445:3445) (3450:3450:3450))
        (PORT d[6] (4550:4550:4550) (4408:4408:4408))
        (PORT d[7] (4263:4263:4263) (4079:4079:4079))
        (PORT d[8] (3859:3859:3859) (3804:3804:3804))
        (PORT d[9] (3276:3276:3276) (3285:3285:3285))
        (PORT d[10] (2507:2507:2507) (2449:2449:2449))
        (PORT d[11] (5828:5828:5828) (5746:5746:5746))
        (PORT d[12] (4892:4892:4892) (4664:4664:4664))
        (PORT clk (2206:2206:2206) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2204:2204:2204))
        (PORT d[0] (1119:1119:1119) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4362:4362:4362) (4173:4173:4173))
        (PORT clk (2249:2249:2249) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2927:2927:2927))
        (PORT d[1] (4993:4993:4993) (4932:4932:4932))
        (PORT d[2] (4197:4197:4197) (4124:4124:4124))
        (PORT d[3] (2106:2106:2106) (2118:2118:2118))
        (PORT d[4] (2175:2175:2175) (2203:2203:2203))
        (PORT d[5] (3300:3300:3300) (3267:3267:3267))
        (PORT d[6] (4421:4421:4421) (4264:4264:4264))
        (PORT d[7] (3913:3913:3913) (3840:3840:3840))
        (PORT d[8] (4763:4763:4763) (4514:4514:4514))
        (PORT d[9] (4825:4825:4825) (4849:4849:4849))
        (PORT d[10] (4249:4249:4249) (4272:4272:4272))
        (PORT d[11] (4070:4070:4070) (3940:3940:3940))
        (PORT d[12] (4210:4210:4210) (4109:4109:4109))
        (PORT clk (2246:2246:2246) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2066:2066:2066))
        (PORT clk (2246:2246:2246) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2287:2287:2287))
        (PORT d[0] (2810:2810:2810) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3029:3029:3029) (2997:2997:2997))
        (PORT d[1] (2807:2807:2807) (2679:2679:2679))
        (PORT d[2] (3506:3506:3506) (3515:3515:3515))
        (PORT d[3] (2450:2450:2450) (2439:2439:2439))
        (PORT d[4] (3440:3440:3440) (3544:3544:3544))
        (PORT d[5] (3127:3127:3127) (3148:3148:3148))
        (PORT d[6] (4224:4224:4224) (4090:4090:4090))
        (PORT d[7] (3939:3939:3939) (3766:3766:3766))
        (PORT d[8] (3533:3533:3533) (3493:3493:3493))
        (PORT d[9] (2860:2860:2860) (2874:2874:2874))
        (PORT d[10] (2785:2785:2785) (2719:2719:2719))
        (PORT d[11] (5489:5489:5489) (5333:5333:5333))
        (PORT d[12] (4536:4536:4536) (4322:4322:4322))
        (PORT clk (2198:2198:2198) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2197:2197:2197))
        (PORT d[0] (1561:1561:1561) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1673:1673:1673))
        (PORT datab (1943:1943:1943) (1906:1906:1906))
        (PORT datac (1764:1764:1764) (1630:1630:1630))
        (PORT datad (1880:1880:1880) (1954:1954:1954))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1915:1915:1915) (2006:2006:2006))
        (PORT datab (1391:1391:1391) (1363:1363:1363))
        (PORT datac (2019:2019:2019) (1869:1869:1869))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (3358:3358:3358))
        (PORT clk (2230:2230:2230) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2540:2540:2540))
        (PORT d[1] (3663:3663:3663) (3609:3609:3609))
        (PORT d[2] (3299:3299:3299) (3283:3283:3283))
        (PORT d[3] (2831:2831:2831) (2909:2909:2909))
        (PORT d[4] (2144:2144:2144) (2197:2197:2197))
        (PORT d[5] (3130:3130:3130) (3029:3029:3029))
        (PORT d[6] (3739:3739:3739) (3563:3563:3563))
        (PORT d[7] (3428:3428:3428) (3336:3336:3336))
        (PORT d[8] (4254:4254:4254) (4049:4049:4049))
        (PORT d[9] (3882:3882:3882) (3912:3912:3912))
        (PORT d[10] (2515:2515:2515) (2582:2582:2582))
        (PORT d[11] (3199:3199:3199) (3075:3075:3075))
        (PORT d[12] (3094:3094:3094) (2965:2965:2965))
        (PORT clk (2227:2227:2227) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2378:2378:2378))
        (PORT clk (2227:2227:2227) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2268:2268:2268))
        (PORT d[0] (3076:3076:3076) (2932:2932:2932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2271:2271:2271))
        (PORT d[1] (5296:5296:5296) (5311:5311:5311))
        (PORT d[2] (4774:4774:4774) (4897:4897:4897))
        (PORT d[3] (2551:2551:2551) (2572:2572:2572))
        (PORT d[4] (2857:2857:2857) (2879:2879:2879))
        (PORT d[5] (1686:1686:1686) (1671:1671:1671))
        (PORT d[6] (3206:3206:3206) (3062:3062:3062))
        (PORT d[7] (3720:3720:3720) (3633:3633:3633))
        (PORT d[8] (3325:3325:3325) (3314:3314:3314))
        (PORT d[9] (2468:2468:2468) (2480:2480:2480))
        (PORT d[10] (3577:3577:3577) (3520:3520:3520))
        (PORT d[11] (3336:3336:3336) (3337:3337:3337))
        (PORT d[12] (2892:2892:2892) (2804:2804:2804))
        (PORT clk (2180:2180:2180) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2178:2178:2178))
        (PORT d[0] (2168:2168:2168) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3972:3972:3972) (3783:3783:3783))
        (PORT clk (2225:2225:2225) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2285:2285:2285))
        (PORT d[1] (4336:4336:4336) (4306:4306:4306))
        (PORT d[2] (3851:3851:3851) (3788:3788:3788))
        (PORT d[3] (1790:1790:1790) (1830:1830:1830))
        (PORT d[4] (2485:2485:2485) (2527:2527:2527))
        (PORT d[5] (2959:2959:2959) (2940:2940:2940))
        (PORT d[6] (3744:3744:3744) (3601:3601:3601))
        (PORT d[7] (3592:3592:3592) (3524:3524:3524))
        (PORT d[8] (4179:4179:4179) (3950:3950:3950))
        (PORT d[9] (4492:4492:4492) (4514:4514:4514))
        (PORT d[10] (3224:3224:3224) (3270:3270:3270))
        (PORT d[11] (3423:3423:3423) (3312:3312:3312))
        (PORT d[12] (4158:4158:4158) (4081:4081:4081))
        (PORT clk (2222:2222:2222) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2345:2345:2345))
        (PORT clk (2222:2222:2222) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2263:2263:2263))
        (PORT d[0] (3097:3097:3097) (2899:2899:2899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2370:2370:2370))
        (PORT d[1] (3393:3393:3393) (3236:3236:3236))
        (PORT d[2] (2844:2844:2844) (2874:2874:2874))
        (PORT d[3] (2403:2403:2403) (2383:2383:2383))
        (PORT d[4] (3051:3051:3051) (3139:3139:3139))
        (PORT d[5] (2449:2449:2449) (2481:2481:2481))
        (PORT d[6] (3210:3210:3210) (3100:3100:3100))
        (PORT d[7] (3225:3225:3225) (3069:3069:3069))
        (PORT d[8] (3182:3182:3182) (3151:3151:3151))
        (PORT d[9] (2489:2489:2489) (2509:2509:2509))
        (PORT d[10] (3078:3078:3078) (2992:2992:2992))
        (PORT d[11] (5105:5105:5105) (4958:4958:4958))
        (PORT d[12] (3908:3908:3908) (3712:3712:3712))
        (PORT clk (2175:2175:2175) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2174:2174:2174))
        (PORT d[0] (3081:3081:3081) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4260:4260:4260) (4015:4015:4015))
        (PORT clk (2267:2267:2267) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3246:3246:3246))
        (PORT d[1] (4406:4406:4406) (4407:4407:4407))
        (PORT d[2] (3954:3954:3954) (3910:3910:3910))
        (PORT d[3] (3576:3576:3576) (3639:3639:3639))
        (PORT d[4] (2124:2124:2124) (2180:2180:2180))
        (PORT d[5] (2698:2698:2698) (2576:2576:2576))
        (PORT d[6] (4391:4391:4391) (4202:4202:4202))
        (PORT d[7] (3954:3954:3954) (3886:3886:3886))
        (PORT d[8] (4056:4056:4056) (3898:3898:3898))
        (PORT d[9] (4850:4850:4850) (4853:4853:4853))
        (PORT d[10] (2472:2472:2472) (2497:2497:2497))
        (PORT d[11] (3792:3792:3792) (3692:3692:3692))
        (PORT d[12] (3100:3100:3100) (2998:2998:2998))
        (PORT clk (2264:2264:2264) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (1790:1790:1790))
        (PORT clk (2264:2264:2264) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2306:2306:2306))
        (PORT d[0] (2464:2464:2464) (2344:2344:2344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2803:2803:2803))
        (PORT d[1] (5634:5634:5634) (5638:5638:5638))
        (PORT d[2] (3021:3021:3021) (3109:3109:3109))
        (PORT d[3] (3194:3194:3194) (3193:3193:3193))
        (PORT d[4] (3506:3506:3506) (3500:3500:3500))
        (PORT d[5] (2884:2884:2884) (2803:2803:2803))
        (PORT d[6] (3347:3347:3347) (3231:3231:3231))
        (PORT d[7] (3228:3228:3228) (3181:3181:3181))
        (PORT d[8] (3987:3987:3987) (3953:3953:3953))
        (PORT d[9] (3148:3148:3148) (3150:3150:3150))
        (PORT d[10] (4192:4192:4192) (4113:4113:4113))
        (PORT d[11] (4521:4521:4521) (4465:4465:4465))
        (PORT d[12] (2631:2631:2631) (2545:2545:2545))
        (PORT clk (2217:2217:2217) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2216:2216:2216))
        (PORT d[0] (1494:1494:1494) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3567:3567:3567) (3350:3350:3350))
        (PORT clk (2247:2247:2247) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2242:2242:2242))
        (PORT d[1] (3958:3958:3958) (3894:3894:3894))
        (PORT d[2] (3649:3649:3649) (3628:3628:3628))
        (PORT d[3] (3200:3200:3200) (3282:3282:3282))
        (PORT d[4] (2131:2131:2131) (2183:2183:2183))
        (PORT d[5] (2461:2461:2461) (2390:2390:2390))
        (PORT d[6] (3657:3657:3657) (3463:3463:3463))
        (PORT d[7] (3254:3254:3254) (3199:3199:3199))
        (PORT d[8] (3361:3361:3361) (3224:3224:3224))
        (PORT d[9] (4123:4123:4123) (4142:4142:4142))
        (PORT d[10] (2497:2497:2497) (2559:2559:2559))
        (PORT d[11] (3722:3722:3722) (3563:3563:3563))
        (PORT d[12] (2807:2807:2807) (2664:2664:2664))
        (PORT clk (2244:2244:2244) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2070:2070:2070))
        (PORT clk (2244:2244:2244) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2285:2285:2285))
        (PORT d[0] (2759:2759:2759) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2215:2215:2215))
        (PORT d[1] (5617:5617:5617) (5609:5609:5609))
        (PORT d[2] (3553:3553:3553) (3599:3599:3599))
        (PORT d[3] (2946:2946:2946) (2995:2995:2995))
        (PORT d[4] (3174:3174:3174) (3184:3184:3184))
        (PORT d[5] (2271:2271:2271) (2206:2206:2206))
        (PORT d[6] (2980:2980:2980) (2869:2869:2869))
        (PORT d[7] (2523:2523:2523) (2493:2493:2493))
        (PORT d[8] (2927:2927:2927) (2911:2911:2911))
        (PORT d[9] (2448:2448:2448) (2461:2461:2461))
        (PORT d[10] (3504:3504:3504) (3443:3443:3443))
        (PORT d[11] (3885:3885:3885) (3850:3850:3850))
        (PORT d[12] (2261:2261:2261) (2191:2191:2191))
        (PORT clk (2196:2196:2196) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2195:2195:2195))
        (PORT d[0] (1852:1852:1852) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (2004:2004:2004))
        (PORT datab (698:698:698) (664:664:664))
        (PORT datac (1903:1903:1903) (1877:1877:1877))
        (PORT datad (1288:1288:1288) (1213:1213:1213))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1910:1910:1910) (1999:1999:1999))
        (PORT datab (1593:1593:1593) (1506:1506:1506))
        (PORT datac (1999:1999:1999) (1857:1857:1857))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1939:1939:1939) (1877:1877:1877))
        (PORT datab (1952:1952:1952) (1903:1903:1903))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1616:1616:1616))
        (PORT clk (2247:2247:2247) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1128:1128:1128) (1137:1137:1137))
        (PORT d[1] (1439:1439:1439) (1435:1435:1435))
        (PORT d[2] (1148:1148:1148) (1153:1153:1153))
        (PORT d[3] (1134:1134:1134) (1147:1147:1147))
        (PORT d[4] (1100:1100:1100) (1093:1093:1093))
        (PORT d[5] (868:868:868) (900:900:900))
        (PORT d[6] (1284:1284:1284) (1257:1257:1257))
        (PORT d[7] (3032:3032:3032) (2987:2987:2987))
        (PORT d[8] (1642:1642:1642) (1619:1619:1619))
        (PORT d[9] (4252:4252:4252) (4152:4152:4152))
        (PORT d[10] (3701:3701:3701) (3780:3780:3780))
        (PORT d[11] (6080:6080:6080) (6011:6011:6011))
        (PORT d[12] (3886:3886:3886) (3832:3832:3832))
        (PORT clk (2244:2244:2244) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2131:2131:2131))
        (PORT clk (2244:2244:2244) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2285:2285:2285))
        (PORT d[0] (2762:2762:2762) (2660:2660:2660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3552:3552:3552) (3594:3594:3594))
        (PORT d[1] (5194:5194:5194) (5138:5138:5138))
        (PORT d[2] (3557:3557:3557) (3578:3578:3578))
        (PORT d[3] (3286:3286:3286) (3292:3292:3292))
        (PORT d[4] (5202:5202:5202) (5321:5321:5321))
        (PORT d[5] (3683:3683:3683) (3761:3761:3761))
        (PORT d[6] (1425:1425:1425) (1411:1411:1411))
        (PORT d[7] (4556:4556:4556) (4511:4511:4511))
        (PORT d[8] (4298:4298:4298) (4248:4248:4248))
        (PORT d[9] (3692:3692:3692) (3794:3794:3794))
        (PORT d[10] (4025:4025:4025) (4013:4013:4013))
        (PORT d[11] (2384:2384:2384) (2385:2385:2385))
        (PORT d[12] (1403:1403:1403) (1383:1383:1383))
        (PORT clk (2197:2197:2197) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2195:2195:2195))
        (PORT d[0] (2153:2153:2153) (2061:2061:2061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (271:271:271))
        (PORT datab (791:791:791) (803:803:803))
        (PORT datac (1197:1197:1197) (1089:1089:1089))
        (PORT datad (1287:1287:1287) (1201:1201:1201))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (733:733:733))
        (PORT datab (817:817:817) (834:834:834))
        (PORT datac (1307:1307:1307) (1272:1272:1272))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (868:868:868))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (265:265:265) (334:334:334))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4643:4643:4643) (4574:4574:4574))
        (PORT clk (2227:2227:2227) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4348:4348:4348) (4416:4416:4416))
        (PORT d[1] (1777:1777:1777) (1764:1764:1764))
        (PORT d[2] (3943:3943:3943) (3910:3910:3910))
        (PORT d[3] (1797:1797:1797) (1785:1785:1785))
        (PORT d[4] (3504:3504:3504) (3555:3555:3555))
        (PORT d[5] (4084:4084:4084) (4111:4111:4111))
        (PORT d[6] (3166:3166:3166) (3039:3039:3039))
        (PORT d[7] (2675:2675:2675) (2642:2642:2642))
        (PORT d[8] (2917:2917:2917) (2840:2840:2840))
        (PORT d[9] (3565:3565:3565) (3490:3490:3490))
        (PORT d[10] (3318:3318:3318) (3410:3410:3410))
        (PORT d[11] (5364:5364:5364) (5310:5310:5310))
        (PORT d[12] (4173:4173:4173) (4092:4092:4092))
        (PORT clk (2224:2224:2224) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (1737:1737:1737))
        (PORT clk (2224:2224:2224) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2263:2263:2263))
        (PORT d[0] (2416:2416:2416) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3466:3466:3466))
        (PORT d[1] (5258:5258:5258) (5245:5245:5245))
        (PORT d[2] (2860:2860:2860) (2893:2893:2893))
        (PORT d[3] (2611:2611:2611) (2636:2636:2636))
        (PORT d[4] (4524:4524:4524) (4676:4676:4676))
        (PORT d[5] (3332:3332:3332) (3429:3429:3429))
        (PORT d[6] (2083:2083:2083) (2036:2036:2036))
        (PORT d[7] (3923:3923:3923) (3905:3905:3905))
        (PORT d[8] (3636:3636:3636) (3613:3613:3613))
        (PORT d[9] (3018:3018:3018) (3141:3141:3141))
        (PORT d[10] (3671:3671:3671) (3669:3669:3669))
        (PORT d[11] (5532:5532:5532) (5610:5610:5610))
        (PORT d[12] (4287:4287:4287) (4087:4087:4087))
        (PORT clk (2176:2176:2176) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2173:2173:2173))
        (PORT d[0] (1784:1784:1784) (1657:1657:1657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4985:4985:4985) (4908:4908:4908))
        (PORT clk (2186:2186:2186) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3648:3648:3648) (3735:3735:3735))
        (PORT d[1] (5850:5850:5850) (5901:5901:5901))
        (PORT d[2] (3600:3600:3600) (3578:3578:3578))
        (PORT d[3] (2475:2475:2475) (2518:2518:2518))
        (PORT d[4] (3609:3609:3609) (3677:3677:3677))
        (PORT d[5] (3409:3409:3409) (3452:3452:3452))
        (PORT d[6] (3052:3052:3052) (2923:2923:2923))
        (PORT d[7] (2659:2659:2659) (2620:2620:2620))
        (PORT d[8] (2528:2528:2528) (2462:2462:2462))
        (PORT d[9] (3241:3241:3241) (3180:3180:3180))
        (PORT d[10] (2947:2947:2947) (3044:3044:3044))
        (PORT d[11] (5003:5003:5003) (4951:4951:4951))
        (PORT d[12] (3960:3960:3960) (3907:3907:3907))
        (PORT clk (2183:2183:2183) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2356:2356:2356))
        (PORT clk (2183:2183:2183) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2225:2225:2225))
        (PORT d[0] (3061:3061:3061) (2910:2910:2910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2881:2881:2881))
        (PORT d[1] (4933:4933:4933) (4933:4933:4933))
        (PORT d[2] (3179:3179:3179) (3186:3186:3186))
        (PORT d[3] (2245:2245:2245) (2274:2274:2274))
        (PORT d[4] (4442:4442:4442) (4482:4482:4482))
        (PORT d[5] (2983:2983:2983) (3073:3073:3073))
        (PORT d[6] (3198:3198:3198) (3080:3080:3080))
        (PORT d[7] (3633:3633:3633) (3626:3626:3626))
        (PORT d[8] (3576:3576:3576) (3536:3536:3536))
        (PORT d[9] (3419:3419:3419) (3537:3537:3537))
        (PORT d[10] (3684:3684:3684) (3668:3668:3668))
        (PORT d[11] (5196:5196:5196) (5278:5278:5278))
        (PORT d[12] (3580:3580:3580) (3396:3396:3396))
        (PORT clk (2135:2135:2135) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2135:2135:2135))
        (PORT d[0] (1790:1790:1790) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1343:1343:1343))
        (PORT datab (791:791:791) (803:803:803))
        (PORT datac (673:673:673) (695:695:695))
        (PORT datad (1444:1444:1444) (1356:1356:1356))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4967:4967:4967) (4885:4885:4885))
        (PORT clk (2239:2239:2239) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4656:4656:4656) (4701:4701:4701))
        (PORT d[1] (2043:2043:2043) (2010:2010:2010))
        (PORT d[2] (1467:1467:1467) (1454:1454:1454))
        (PORT d[3] (1466:1466:1466) (1465:1465:1465))
        (PORT d[4] (3562:3562:3562) (3618:3618:3618))
        (PORT d[5] (1151:1151:1151) (1171:1171:1171))
        (PORT d[6] (1565:1565:1565) (1514:1514:1514))
        (PORT d[7] (2731:2731:2731) (2700:2700:2700))
        (PORT d[8] (3271:3271:3271) (3191:3191:3191))
        (PORT d[9] (3923:3923:3923) (3840:3840:3840))
        (PORT d[10] (3343:3343:3343) (3436:3436:3436))
        (PORT d[11] (5739:5739:5739) (5679:5679:5679))
        (PORT d[12] (4499:4499:4499) (4407:4407:4407))
        (PORT clk (2236:2236:2236) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1495:1495:1495))
        (PORT clk (2236:2236:2236) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2276:2276:2276))
        (PORT d[0] (2161:2161:2161) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3222:3222:3222) (3274:3274:3274))
        (PORT d[1] (5254:5254:5254) (5242:5242:5242))
        (PORT d[2] (3498:3498:3498) (3503:3503:3503))
        (PORT d[3] (2977:2977:2977) (2994:2994:2994))
        (PORT d[4] (4831:4831:4831) (4972:4972:4972))
        (PORT d[5] (3353:3353:3353) (3437:3437:3437))
        (PORT d[6] (1729:1729:1729) (1698:1698:1698))
        (PORT d[7] (3945:3945:3945) (3930:3930:3930))
        (PORT d[8] (3986:3986:3986) (3950:3950:3950))
        (PORT d[9] (3353:3353:3353) (3463:3463:3463))
        (PORT d[10] (4001:4001:4001) (3988:3988:3988))
        (PORT d[11] (5825:5825:5825) (5882:5882:5882))
        (PORT d[12] (4508:4508:4508) (4296:4296:4296))
        (PORT clk (2189:2189:2189) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2186:2186:2186))
        (PORT d[0] (1221:1221:1221) (1134:1134:1134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4875:4875:4875) (4765:4765:4765))
        (PORT clk (2226:2226:2226) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3627:3627:3627) (3697:3697:3697))
        (PORT d[1] (2586:2586:2586) (2510:2510:2510))
        (PORT d[2] (3315:3315:3315) (3274:3274:3274))
        (PORT d[3] (3254:3254:3254) (3317:3317:3317))
        (PORT d[4] (2452:2452:2452) (2507:2507:2507))
        (PORT d[5] (2720:2720:2720) (2726:2726:2726))
        (PORT d[6] (4192:4192:4192) (3970:3970:3970))
        (PORT d[7] (4066:4066:4066) (3894:3894:3894))
        (PORT d[8] (4507:4507:4507) (4304:4304:4304))
        (PORT d[9] (3330:3330:3330) (3278:3278:3278))
        (PORT d[10] (4558:4558:4558) (4612:4612:4612))
        (PORT d[11] (4948:4948:4948) (4871:4871:4871))
        (PORT d[12] (4579:4579:4579) (4511:4511:4511))
        (PORT clk (2223:2223:2223) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2098:2098:2098))
        (PORT clk (2223:2223:2223) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2261:2261:2261))
        (PORT d[0] (2838:2838:2838) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3557:3557:3557) (3603:3603:3603))
        (PORT d[1] (4819:4819:4819) (4759:4759:4759))
        (PORT d[2] (2941:2941:2941) (2992:2992:2992))
        (PORT d[3] (2261:2261:2261) (2301:2301:2301))
        (PORT d[4] (4701:4701:4701) (4774:4774:4774))
        (PORT d[5] (3197:3197:3197) (3236:3236:3236))
        (PORT d[6] (4084:4084:4084) (3910:3910:3910))
        (PORT d[7] (4022:4022:4022) (4040:4040:4040))
        (PORT d[8] (4299:4299:4299) (4280:4280:4280))
        (PORT d[9] (2582:2582:2582) (2652:2652:2652))
        (PORT d[10] (2563:2563:2563) (2628:2628:2628))
        (PORT d[11] (6134:6134:6134) (6150:6150:6150))
        (PORT d[12] (2626:2626:2626) (2568:2568:2568))
        (PORT clk (2176:2176:2176) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2171:2171:2171))
        (PORT d[0] (1508:1508:1508) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (748:748:748))
        (PORT datab (1218:1218:1218) (1108:1108:1108))
        (PORT datac (1927:1927:1927) (1845:1845:1845))
        (PORT datad (1318:1318:1318) (1300:1300:1300))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5224:5224:5224) (5098:5098:5098))
        (PORT clk (2232:2232:2232) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3676:3676:3676) (3747:3747:3747))
        (PORT d[1] (2235:2235:2235) (2163:2163:2163))
        (PORT d[2] (2982:2982:2982) (2955:2955:2955))
        (PORT d[3] (3590:3590:3590) (3656:3656:3656))
        (PORT d[4] (3711:3711:3711) (3694:3694:3694))
        (PORT d[5] (2698:2698:2698) (2703:2703:2703))
        (PORT d[6] (4735:4735:4735) (4461:4461:4461))
        (PORT d[7] (4418:4418:4418) (4242:4242:4242))
        (PORT d[8] (4566:4566:4566) (4369:4369:4369))
        (PORT d[9] (3629:3629:3629) (3577:3577:3577))
        (PORT d[10] (4827:4827:4827) (4867:4867:4867))
        (PORT d[11] (5246:5246:5246) (5159:5159:5159))
        (PORT d[12] (4757:4757:4757) (4645:4645:4645))
        (PORT clk (2229:2229:2229) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (1883:1883:1883))
        (PORT clk (2229:2229:2229) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2269:2269:2269))
        (PORT d[0] (2513:2513:2513) (2437:2437:2437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3892:3892:3892) (3926:3926:3926))
        (PORT d[1] (4198:4198:4198) (4140:4140:4140))
        (PORT d[2] (3274:3274:3274) (3314:3314:3314))
        (PORT d[3] (2308:2308:2308) (2353:2353:2353))
        (PORT d[4] (3126:3126:3126) (3240:3240:3240))
        (PORT d[5] (3554:3554:3554) (3580:3580:3580))
        (PORT d[6] (4421:4421:4421) (4238:4238:4238))
        (PORT d[7] (3608:3608:3608) (3595:3595:3595))
        (PORT d[8] (4307:4307:4307) (4286:4286:4286))
        (PORT d[9] (3684:3684:3684) (3751:3751:3751))
        (PORT d[10] (2620:2620:2620) (2689:2689:2689))
        (PORT d[11] (6462:6462:6462) (6464:6464:6464))
        (PORT d[12] (2299:2299:2299) (2254:2254:2254))
        (PORT clk (2182:2182:2182) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2179:2179:2179))
        (PORT d[0] (1616:1616:1616) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4702:4702:4702) (4649:4649:4649))
        (PORT clk (2194:2194:2194) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3674:3674:3674) (3758:3758:3758))
        (PORT d[1] (6179:6179:6179) (6206:6206:6206))
        (PORT d[2] (3266:3266:3266) (3246:3246:3246))
        (PORT d[3] (2489:2489:2489) (2535:2535:2535))
        (PORT d[4] (3598:3598:3598) (3666:3666:3666))
        (PORT d[5] (3670:3670:3670) (3699:3699:3699))
        (PORT d[6] (2219:2219:2219) (2145:2145:2145))
        (PORT d[7] (2014:2014:2014) (2008:2008:2008))
        (PORT d[8] (2543:2543:2543) (2478:2478:2478))
        (PORT d[9] (3255:3255:3255) (3195:3195:3195))
        (PORT d[10] (2976:2976:2976) (3078:3078:3078))
        (PORT d[11] (5283:5283:5283) (5222:5222:5222))
        (PORT d[12] (3921:3921:3921) (3869:3869:3869))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2061:2061:2061))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2231:2231:2231))
        (PORT d[0] (2753:2753:2753) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2604:2604:2604))
        (PORT d[1] (5302:5302:5302) (5287:5287:5287))
        (PORT d[2] (2842:2842:2842) (2871:2871:2871))
        (PORT d[3] (2286:2286:2286) (2319:2319:2319))
        (PORT d[4] (3848:3848:3848) (4018:4018:4018))
        (PORT d[5] (2883:2883:2883) (2960:2960:2960))
        (PORT d[6] (2939:2939:2939) (2831:2831:2831))
        (PORT d[7] (3955:3955:3955) (3936:3936:3936))
        (PORT d[8] (3328:3328:3328) (3310:3310:3310))
        (PORT d[9] (3412:3412:3412) (3530:3530:3530))
        (PORT d[10] (3326:3326:3326) (3331:3331:3331))
        (PORT d[11] (5417:5417:5417) (5470:5470:5470))
        (PORT d[12] (3863:3863:3863) (3670:3670:3670))
        (PORT clk (2143:2143:2143) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2141:2141:2141))
        (PORT d[0] (1787:1787:1787) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1546:1546:1546) (1386:1386:1386))
        (PORT datab (1557:1557:1557) (1466:1466:1466))
        (PORT datad (1321:1321:1321) (1303:1303:1303))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (552:552:552))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4689:4689:4689) (4623:4623:4623))
        (PORT clk (2236:2236:2236) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4639:4639:4639) (4692:4692:4692))
        (PORT d[1] (1743:1743:1743) (1731:1731:1731))
        (PORT d[2] (1468:1468:1468) (1456:1456:1456))
        (PORT d[3] (1466:1466:1466) (1466:1466:1466))
        (PORT d[4] (2602:2602:2602) (2688:2688:2688))
        (PORT d[5] (4051:4051:4051) (4070:4070:4070))
        (PORT d[6] (3173:3173:3173) (3048:3048:3048))
        (PORT d[7] (2705:2705:2705) (2676:2676:2676))
        (PORT d[8] (3567:3567:3567) (3480:3480:3480))
        (PORT d[9] (3884:3884:3884) (3799:3799:3799))
        (PORT d[10] (3368:3368:3368) (3459:3459:3459))
        (PORT d[11] (5674:5674:5674) (5613:5613:5613))
        (PORT d[12] (4493:4493:4493) (4401:4401:4401))
        (PORT clk (2233:2233:2233) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1594:1594:1594))
        (PORT clk (2233:2233:2233) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2272:2272:2272))
        (PORT d[0] (2218:2218:2218) (2145:2145:2145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3221:3221:3221) (3273:3273:3273))
        (PORT d[1] (5279:5279:5279) (5267:5267:5267))
        (PORT d[2] (3808:3808:3808) (3785:3785:3785))
        (PORT d[3] (2936:2936:2936) (2951:2951:2951))
        (PORT d[4] (4841:4841:4841) (4980:4980:4980))
        (PORT d[5] (3635:3635:3635) (3719:3719:3719))
        (PORT d[6] (2063:2063:2063) (2014:2014:2014))
        (PORT d[7] (3945:3945:3945) (3929:3929:3929))
        (PORT d[8] (3972:3972:3972) (3935:3935:3935))
        (PORT d[9] (3345:3345:3345) (3455:3455:3455))
        (PORT d[10] (3679:3679:3679) (3678:3678:3678))
        (PORT d[11] (5539:5539:5539) (5618:5618:5618))
        (PORT d[12] (4238:4238:4238) (4038:4038:4038))
        (PORT clk (2185:2185:2185) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (PORT d[0] (1158:1158:1158) (1065:1065:1065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4832:4832:4832) (4720:4720:4720))
        (PORT clk (2204:2204:2204) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (3034:3034:3034))
        (PORT d[1] (2934:2934:2934) (2846:2846:2846))
        (PORT d[2] (3711:3711:3711) (3687:3687:3687))
        (PORT d[3] (2896:2896:2896) (2978:2978:2978))
        (PORT d[4] (2467:2467:2467) (2511:2511:2511))
        (PORT d[5] (3061:3061:3061) (3076:3076:3076))
        (PORT d[6] (3591:3591:3591) (3394:3394:3394))
        (PORT d[7] (3361:3361:3361) (3204:3204:3204))
        (PORT d[8] (5667:5667:5667) (5398:5398:5398))
        (PORT d[9] (2958:2958:2958) (2920:2920:2920))
        (PORT d[10] (4186:4186:4186) (4253:4253:4253))
        (PORT d[11] (4550:4550:4550) (4458:4458:4458))
        (PORT d[12] (4222:4222:4222) (4163:4163:4163))
        (PORT clk (2201:2201:2201) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2467:2467:2467))
        (PORT clk (2201:2201:2201) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2239:2239:2239))
        (PORT d[0] (3212:3212:3212) (3021:3021:3021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3209:3209:3209) (3269:3269:3269))
        (PORT d[1] (4857:4857:4857) (4801:4801:4801))
        (PORT d[2] (2595:2595:2595) (2655:2655:2655))
        (PORT d[3] (2265:2265:2265) (2309:2309:2309))
        (PORT d[4] (4031:4031:4031) (4133:4133:4133))
        (PORT d[5] (2890:2890:2890) (2944:2944:2944))
        (PORT d[6] (3412:3412:3412) (3266:3266:3266))
        (PORT d[7] (3686:3686:3686) (3715:3715:3715))
        (PORT d[8] (3674:3674:3674) (3675:3675:3675))
        (PORT d[9] (3014:3014:3014) (3101:3101:3101))
        (PORT d[10] (2855:2855:2855) (2901:2901:2901))
        (PORT d[11] (5401:5401:5401) (5428:5428:5428))
        (PORT d[12] (2977:2977:2977) (2905:2905:2905))
        (PORT clk (2154:2154:2154) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2150:2150:2150))
        (PORT d[0] (2105:2105:2105) (1908:1908:1908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1376:1376:1376))
        (PORT datab (2049:2049:2049) (2031:2031:2031))
        (PORT datac (678:678:678) (700:700:700))
        (PORT datad (740:740:740) (763:763:763))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (781:781:781))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (621:621:621) (577:577:577))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5649:5649:5649) (5546:5546:5546))
        (PORT clk (2269:2269:2269) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5011:5011:5011) (5054:5054:5054))
        (PORT d[1] (6848:6848:6848) (6863:6863:6863))
        (PORT d[2] (3644:3644:3644) (3621:3621:3621))
        (PORT d[3] (1707:1707:1707) (1688:1688:1688))
        (PORT d[4] (2938:2938:2938) (3014:3014:3014))
        (PORT d[5] (1840:1840:1840) (1751:1751:1751))
        (PORT d[6] (3775:3775:3775) (3619:3619:3619))
        (PORT d[7] (4036:4036:4036) (3998:3998:3998))
        (PORT d[8] (4258:4258:4258) (4159:4159:4159))
        (PORT d[9] (1708:1708:1708) (1687:1687:1687))
        (PORT d[10] (2190:2190:2190) (2243:2243:2243))
        (PORT d[11] (5145:5145:5145) (5019:5019:5019))
        (PORT d[12] (4540:4540:4540) (4442:4442:4442))
        (PORT clk (2266:2266:2266) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1260:1260:1260))
        (PORT clk (2266:2266:2266) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2307:2307:2307))
        (PORT d[0] (1901:1901:1901) (1814:1814:1814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3227:3227:3227) (3264:3264:3264))
        (PORT d[1] (1651:1651:1651) (1589:1589:1589))
        (PORT d[2] (2740:2740:2740) (2689:2689:2689))
        (PORT d[3] (3528:3528:3528) (3538:3538:3538))
        (PORT d[4] (3878:3878:3878) (4045:4045:4045))
        (PORT d[5] (4193:4193:4193) (4061:4061:4061))
        (PORT d[6] (4098:4098:4098) (3908:3908:3908))
        (PORT d[7] (1347:1347:1347) (1321:1321:1321))
        (PORT d[8] (1646:1646:1646) (1594:1594:1594))
        (PORT d[9] (4004:4004:4004) (4060:4060:4060))
        (PORT d[10] (1316:1316:1316) (1286:1286:1286))
        (PORT d[11] (4583:4583:4583) (4539:4539:4539))
        (PORT d[12] (1609:1609:1609) (1572:1572:1572))
        (PORT clk (2207:2207:2207) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (PORT d[0] (1317:1317:1317) (1170:1170:1170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4764:4764:4764) (4751:4751:4751))
        (PORT clk (2212:2212:2212) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3604:3604:3604))
        (PORT d[1] (4492:4492:4492) (4527:4527:4527))
        (PORT d[2] (3279:3279:3279) (3249:3249:3249))
        (PORT d[3] (1789:1789:1789) (1828:1828:1828))
        (PORT d[4] (2483:2483:2483) (2526:2526:2526))
        (PORT d[5] (4244:4244:4244) (4329:4329:4329))
        (PORT d[6] (4034:4034:4034) (3772:3772:3772))
        (PORT d[7] (2780:2780:2780) (2783:2783:2783))
        (PORT d[8] (2665:2665:2665) (2637:2637:2637))
        (PORT d[9] (3118:3118:3118) (2988:2988:2988))
        (PORT d[10] (2940:2940:2940) (3000:3000:3000))
        (PORT d[11] (4286:4286:4286) (4229:4229:4229))
        (PORT d[12] (4621:4621:4621) (4547:4547:4547))
        (PORT clk (2209:2209:2209) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (2658:2658:2658))
        (PORT clk (2209:2209:2209) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
        (PORT d[0] (3430:3430:3430) (3212:3212:3212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2306:2306:2306))
        (PORT d[1] (3008:3008:3008) (2854:2854:2854))
        (PORT d[2] (2599:2599:2599) (2643:2643:2643))
        (PORT d[3] (2467:2467:2467) (2480:2480:2480))
        (PORT d[4] (4056:4056:4056) (4158:4158:4158))
        (PORT d[5] (2128:2128:2128) (2172:2172:2172))
        (PORT d[6] (5181:5181:5181) (5020:5020:5020))
        (PORT d[7] (4950:4950:4950) (4900:4900:4900))
        (PORT d[8] (2523:2523:2523) (2479:2479:2479))
        (PORT d[9] (3663:3663:3663) (3780:3780:3780))
        (PORT d[10] (3146:3146:3146) (3065:3065:3065))
        (PORT d[11] (4235:4235:4235) (4214:4214:4214))
        (PORT d[12] (3274:3274:3274) (3103:3103:3103))
        (PORT clk (2162:2162:2162) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2160:2160:2160))
        (PORT d[0] (1991:1991:1991) (1810:1810:1810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5154:5154:5154) (5127:5127:5127))
        (PORT clk (2252:2252:2252) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4199:4199:4199) (4225:4225:4225))
        (PORT d[1] (6090:6090:6090) (6044:6044:6044))
        (PORT d[2] (4645:4645:4645) (4600:4600:4600))
        (PORT d[3] (1770:1770:1770) (1810:1810:1810))
        (PORT d[4] (2542:2542:2542) (2582:2582:2582))
        (PORT d[5] (4222:4222:4222) (4305:4305:4305))
        (PORT d[6] (4907:4907:4907) (4587:4587:4587))
        (PORT d[7] (4020:4020:4020) (3969:3969:3969))
        (PORT d[8] (3340:3340:3340) (3292:3292:3292))
        (PORT d[9] (3755:3755:3755) (3603:3603:3603))
        (PORT d[10] (3872:3872:3872) (3895:3895:3895))
        (PORT d[11] (3899:3899:3899) (3832:3832:3832))
        (PORT d[12] (5246:5246:5246) (5148:5148:5148))
        (PORT clk (2249:2249:2249) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (1822:1822:1822))
        (PORT clk (2249:2249:2249) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2289:2289:2289))
        (PORT d[0] (2547:2547:2547) (2376:2376:2376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2450:2450:2450))
        (PORT d[1] (2054:2054:2054) (1941:1941:1941))
        (PORT d[2] (2232:2232:2232) (2269:2269:2269))
        (PORT d[3] (2804:2804:2804) (2795:2795:2795))
        (PORT d[4] (3852:3852:3852) (3966:3966:3966))
        (PORT d[5] (2367:2367:2367) (2379:2379:2379))
        (PORT d[6] (5255:5255:5255) (5089:5089:5089))
        (PORT d[7] (4898:4898:4898) (4694:4694:4694))
        (PORT d[8] (2170:2170:2170) (2111:2111:2111))
        (PORT d[9] (4289:4289:4289) (4378:4378:4378))
        (PORT d[10] (3881:3881:3881) (3790:3790:3790))
        (PORT d[11] (4860:4860:4860) (4810:4810:4810))
        (PORT d[12] (3933:3933:3933) (3745:3745:3745))
        (PORT clk (2190:2190:2190) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2188:2188:2188))
        (PORT d[0] (791:791:791) (701:701:701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5146:5146:5146) (5118:5118:5118))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (3040:3040:3040))
        (PORT d[1] (5746:5746:5746) (5716:5716:5716))
        (PORT d[2] (4315:4315:4315) (4281:4281:4281))
        (PORT d[3] (2049:2049:2049) (2066:2066:2066))
        (PORT d[4] (2483:2483:2483) (2525:2525:2525))
        (PORT d[5] (4205:4205:4205) (4281:4281:4281))
        (PORT d[6] (4900:4900:4900) (4579:4579:4579))
        (PORT d[7] (3399:3399:3399) (3383:3383:3383))
        (PORT d[8] (3332:3332:3332) (3283:3283:3283))
        (PORT d[9] (3746:3746:3746) (3593:3593:3593))
        (PORT d[10] (3541:3541:3541) (3576:3576:3576))
        (PORT d[11] (4519:4519:4519) (4418:4418:4418))
        (PORT d[12] (5488:5488:5488) (5350:5350:5350))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1943:1943:1943) (1758:1758:1758))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (PORT d[0] (2486:2486:2486) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (2715:2715:2715))
        (PORT d[1] (2366:2366:2366) (2240:2240:2240))
        (PORT d[2] (3268:3268:3268) (3297:3297:3297))
        (PORT d[3] (3149:3149:3149) (3131:3131:3131))
        (PORT d[4] (4098:4098:4098) (4212:4212:4212))
        (PORT d[5] (2357:2357:2357) (2369:2369:2369))
        (PORT d[6] (6015:6015:6015) (5794:5794:5794))
        (PORT d[7] (2271:2271:2271) (2129:2129:2129))
        (PORT d[8] (2507:2507:2507) (2462:2462:2462))
        (PORT d[9] (3984:3984:3984) (4078:4078:4078))
        (PORT d[10] (3546:3546:3546) (3465:3465:3465))
        (PORT d[11] (4810:4810:4810) (4756:4756:4756))
        (PORT d[12] (3582:3582:3582) (3406:3406:3406))
        (PORT clk (2187:2187:2187) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2185:2185:2185))
        (PORT d[0] (1078:1078:1078) (969:969:969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1306:1306:1306))
        (PORT datab (711:711:711) (731:731:731))
        (PORT datac (1660:1660:1660) (1614:1614:1614))
        (PORT datad (741:741:741) (763:763:763))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (924:924:924))
        (PORT datab (713:713:713) (733:733:733))
        (PORT datac (2269:2269:2269) (2191:2191:2191))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (681:681:681))
        (PORT datab (819:819:819) (837:837:837))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (354:354:354) (337:337:337))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5157:5157:5157) (5127:5127:5127))
        (PORT clk (2249:2249:2249) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3875:3875:3875) (3917:3917:3917))
        (PORT d[1] (5771:5771:5771) (5741:5741:5741))
        (PORT d[2] (4314:4314:4314) (4280:4280:4280))
        (PORT d[3] (2067:2067:2067) (2082:2082:2082))
        (PORT d[4] (2495:2495:2495) (2535:2535:2535))
        (PORT d[5] (4170:4170:4170) (4253:4253:4253))
        (PORT d[6] (4922:4922:4922) (4604:4604:4604))
        (PORT d[7] (3060:3060:3060) (3048:3048:3048))
        (PORT d[8] (2994:2994:2994) (2953:2953:2953))
        (PORT d[9] (3402:3402:3402) (3258:3258:3258))
        (PORT d[10] (3540:3540:3540) (3575:3575:3575))
        (PORT d[11] (3915:3915:3915) (3871:3871:3871))
        (PORT d[12] (4938:4938:4938) (4854:4854:4854))
        (PORT clk (2246:2246:2246) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3042:3042:3042))
        (PORT clk (2246:2246:2246) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (PORT d[0] (3872:3872:3872) (3596:3596:3596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2705:2705:2705))
        (PORT d[1] (2379:2379:2379) (2254:2254:2254))
        (PORT d[2] (3261:3261:3261) (3290:3290:3290))
        (PORT d[3] (3107:3107:3107) (3093:3093:3093))
        (PORT d[4] (4086:4086:4086) (4202:4202:4202))
        (PORT d[5] (2130:2130:2130) (2157:2157:2157))
        (PORT d[6] (4361:4361:4361) (4311:4311:4311))
        (PORT d[7] (5299:5299:5299) (5243:5243:5243))
        (PORT d[8] (2494:2494:2494) (2448:2448:2448))
        (PORT d[9] (4305:4305:4305) (4390:4390:4390))
        (PORT d[10] (3545:3545:3545) (3464:3464:3464))
        (PORT d[11] (4785:4785:4785) (4732:4732:4732))
        (PORT d[12] (3581:3581:3581) (3406:3406:3406))
        (PORT clk (2184:2184:2184) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2181:2181:2181))
        (PORT d[0] (2325:2325:2325) (2092:2092:2092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (2843:2843:2843))
        (PORT clk (2238:2238:2238) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1890:1890:1890))
        (PORT d[1] (3973:3973:3973) (3916:3916:3916))
        (PORT d[2] (3914:3914:3914) (3837:3837:3837))
        (PORT d[3] (3584:3584:3584) (3668:3668:3668))
        (PORT d[4] (2001:2001:2001) (1987:1987:1987))
        (PORT d[5] (2598:2598:2598) (2564:2564:2564))
        (PORT d[6] (2543:2543:2543) (2455:2455:2455))
        (PORT d[7] (2872:2872:2872) (2772:2772:2772))
        (PORT d[8] (2037:2037:2037) (2001:2001:2001))
        (PORT d[9] (3691:3691:3691) (3658:3658:3658))
        (PORT d[10] (3346:3346:3346) (3430:3430:3430))
        (PORT d[11] (2010:2010:2010) (1973:1973:1973))
        (PORT d[12] (2474:2474:2474) (2346:2346:2346))
        (PORT clk (2235:2235:2235) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2300:2300:2300))
        (PORT clk (2235:2235:2235) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2277:2277:2277))
        (PORT d[0] (3012:3012:3012) (2854:2854:2854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2276:2276:2276))
        (PORT d[1] (2939:2939:2939) (2904:2904:2904))
        (PORT d[2] (3689:3689:3689) (3796:3796:3796))
        (PORT d[3] (3606:3606:3606) (3670:3670:3670))
        (PORT d[4] (2721:2721:2721) (2827:2827:2827))
        (PORT d[5] (1777:1777:1777) (1813:1813:1813))
        (PORT d[6] (3586:3586:3586) (3480:3480:3480))
        (PORT d[7] (2493:2493:2493) (2457:2457:2457))
        (PORT d[8] (3580:3580:3580) (3559:3559:3559))
        (PORT d[9] (2594:2594:2594) (2542:2542:2542))
        (PORT d[10] (1753:1753:1753) (1740:1740:1740))
        (PORT d[11] (3332:3332:3332) (3343:3343:3343))
        (PORT d[12] (3360:3360:3360) (3203:3203:3203))
        (PORT clk (2188:2188:2188) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2187:2187:2187))
        (PORT d[0] (2538:2538:2538) (2336:2336:2336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5337:5337:5337) (5250:5250:5250))
        (PORT clk (2258:2258:2258) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4649:4649:4649) (4705:4705:4705))
        (PORT d[1] (6506:6506:6506) (6534:6534:6534))
        (PORT d[2] (3630:3630:3630) (3589:3589:3589))
        (PORT d[3] (2374:2374:2374) (2365:2365:2365))
        (PORT d[4] (2521:2521:2521) (2586:2586:2586))
        (PORT d[5] (4604:4604:4604) (4567:4567:4567))
        (PORT d[6] (3735:3735:3735) (3565:3565:3565))
        (PORT d[7] (3708:3708:3708) (3667:3667:3667))
        (PORT d[8] (3902:3902:3902) (3814:3814:3814))
        (PORT d[9] (2661:2661:2661) (2592:2592:2592))
        (PORT d[10] (2528:2528:2528) (2568:2568:2568))
        (PORT d[11] (4874:4874:4874) (4757:4757:4757))
        (PORT d[12] (3880:3880:3880) (3803:3803:3803))
        (PORT clk (2255:2255:2255) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (1916:1916:1916))
        (PORT clk (2255:2255:2255) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2292:2292:2292))
        (PORT d[0] (2351:2351:2351) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2914:2914:2914))
        (PORT d[1] (1699:1699:1699) (1664:1664:1664))
        (PORT d[2] (3233:3233:3233) (3268:3268:3268))
        (PORT d[3] (3233:3233:3233) (3266:3266:3266))
        (PORT d[4] (4242:4242:4242) (4400:4400:4400))
        (PORT d[5] (3644:3644:3644) (3723:3723:3723))
        (PORT d[6] (4071:4071:4071) (3890:3890:3890))
        (PORT d[7] (1658:1658:1658) (1619:1619:1619))
        (PORT d[8] (3906:3906:3906) (3846:3846:3846))
        (PORT d[9] (4280:4280:4280) (4360:4360:4360))
        (PORT d[10] (3614:3614:3614) (3579:3579:3579))
        (PORT d[11] (3976:3976:3976) (3946:3946:3946))
        (PORT d[12] (2257:2257:2257) (2193:2193:2193))
        (PORT clk (2194:2194:2194) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2191:2191:2191))
        (PORT d[0] (1500:1500:1500) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1296:1296:1296))
        (PORT datab (1892:1892:1892) (1801:1801:1801))
        (PORT datac (984:984:984) (995:995:995))
        (PORT datad (1224:1224:1224) (1136:1136:1136))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4604:4604:4604) (4531:4531:4531))
        (PORT clk (2217:2217:2217) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3972:3972:3972) (4049:4049:4049))
        (PORT d[1] (6174:6174:6174) (6212:6212:6212))
        (PORT d[2] (3334:3334:3334) (3328:3328:3328))
        (PORT d[3] (1783:1783:1783) (1805:1805:1805))
        (PORT d[4] (2953:2953:2953) (3025:3025:3025))
        (PORT d[5] (3739:3739:3739) (3765:3765:3765))
        (PORT d[6] (2782:2782:2782) (2648:2648:2648))
        (PORT d[7] (3001:3001:3001) (2976:2976:2976))
        (PORT d[8] (3243:3243:3243) (3174:3174:3174))
        (PORT d[9] (2049:2049:2049) (2009:2009:2009))
        (PORT d[10] (2975:2975:2975) (3068:3068:3068))
        (PORT d[11] (4462:4462:4462) (4357:4357:4357))
        (PORT d[12] (4154:4154:4154) (4044:4044:4044))
        (PORT clk (2214:2214:2214) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2031:2031:2031))
        (PORT clk (2214:2214:2214) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2255:2255:2255))
        (PORT d[0] (2721:2721:2721) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2800:2800:2800) (2841:2841:2841))
        (PORT d[1] (5888:5888:5888) (5851:5851:5851))
        (PORT d[2] (2879:2879:2879) (2928:2928:2928))
        (PORT d[3] (2665:2665:2665) (2721:2721:2721))
        (PORT d[4] (3922:3922:3922) (4091:4091:4091))
        (PORT d[5] (3325:3325:3325) (3412:3412:3412))
        (PORT d[6] (3423:3423:3423) (3261:3261:3261))
        (PORT d[7] (4375:4375:4375) (4374:4374:4374))
        (PORT d[8] (3475:3475:3475) (3429:3429:3429))
        (PORT d[9] (3931:3931:3931) (4023:4023:4023))
        (PORT d[10] (3270:3270:3270) (3246:3246:3246))
        (PORT d[11] (3534:3534:3534) (3507:3507:3507))
        (PORT d[12] (2231:2231:2231) (2165:2165:2165))
        (PORT clk (2166:2166:2166) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT d[0] (1205:1205:1205) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1980:1980:1980) (1899:1899:1899))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1269:1269:1269) (1254:1254:1254))
        (PORT datad (1562:1562:1562) (1449:1449:1449))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1318:1318:1318))
        (PORT clk (2252:2252:2252) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1108:1108:1108))
        (PORT d[1] (1072:1072:1072) (1065:1065:1065))
        (PORT d[2] (1103:1103:1103) (1109:1109:1109))
        (PORT d[3] (1052:1052:1052) (1054:1054:1054))
        (PORT d[4] (1454:1454:1454) (1451:1451:1451))
        (PORT d[5] (874:874:874) (905:905:905))
        (PORT d[6] (1265:1265:1265) (1232:1232:1232))
        (PORT d[7] (1022:1022:1022) (1007:1007:1007))
        (PORT d[8] (3881:3881:3881) (3765:3765:3765))
        (PORT d[9] (5533:5533:5533) (5407:5407:5407))
        (PORT d[10] (1372:1372:1372) (1364:1364:1364))
        (PORT d[11] (1440:1440:1440) (1439:1439:1439))
        (PORT d[12] (4241:4241:4241) (4170:4170:4170))
        (PORT clk (2249:2249:2249) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2261:2261:2261))
        (PORT clk (2249:2249:2249) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2289:2289:2289))
        (PORT d[0] (2596:2596:2596) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3873:3873:3873) (3899:3899:3899))
        (PORT d[1] (2458:2458:2458) (2415:2415:2415))
        (PORT d[2] (3908:3908:3908) (3912:3912:3912))
        (PORT d[3] (3311:3311:3311) (3319:3319:3319))
        (PORT d[4] (5505:5505:5505) (5619:5619:5619))
        (PORT d[5] (2640:2640:2640) (2716:2716:2716))
        (PORT d[6] (2005:2005:2005) (1953:1953:1953))
        (PORT d[7] (2961:2961:2961) (2940:2940:2940))
        (PORT d[8] (4622:4622:4622) (4565:4565:4565))
        (PORT d[9] (2942:2942:2942) (2976:2976:2976))
        (PORT d[10] (4345:4345:4345) (4320:4320:4320))
        (PORT d[11] (2759:2759:2759) (2754:2754:2754))
        (PORT d[12] (1383:1383:1383) (1364:1364:1364))
        (PORT clk (2201:2201:2201) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2199:2199:2199))
        (PORT d[0] (1691:1691:1691) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5644:5644:5644) (5539:5539:5539))
        (PORT clk (2268:2268:2268) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4648:4648:4648) (4707:4707:4707))
        (PORT d[1] (6852:6852:6852) (6866:6866:6866))
        (PORT d[2] (3663:3663:3663) (3639:3639:3639))
        (PORT d[3] (2215:2215:2215) (2172:2172:2172))
        (PORT d[4] (2597:2597:2597) (2682:2682:2682))
        (PORT d[5] (2538:2538:2538) (2519:2519:2519))
        (PORT d[6] (3413:3413:3413) (3260:3260:3260))
        (PORT d[7] (4053:4053:4053) (4012:4012:4012))
        (PORT d[8] (3926:3926:3926) (3839:3839:3839))
        (PORT d[9] (1387:1387:1387) (1389:1389:1389))
        (PORT d[10] (2198:2198:2198) (2252:2252:2252))
        (PORT d[11] (4468:4468:4468) (4348:4348:4348))
        (PORT d[12] (4214:4214:4214) (4130:4130:4130))
        (PORT clk (2265:2265:2265) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1394:1394:1394))
        (PORT clk (2265:2265:2265) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2301:2301:2301))
        (PORT d[0] (2072:2072:2072) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3258:3258:3258))
        (PORT d[1] (1348:1348:1348) (1315:1315:1315))
        (PORT d[2] (3569:3569:3569) (3593:3593:3593))
        (PORT d[3] (3545:3545:3545) (3558:3558:3558))
        (PORT d[4] (3896:3896:3896) (4062:4062:4062))
        (PORT d[5] (4017:4017:4017) (4076:4076:4076))
        (PORT d[6] (4128:4128:4128) (3947:3947:3947))
        (PORT d[7] (1375:1375:1375) (1332:1332:1332))
        (PORT d[8] (1351:1351:1351) (1319:1319:1319))
        (PORT d[9] (4584:4584:4584) (4644:4644:4644))
        (PORT d[10] (3937:3937:3937) (3894:3894:3894))
        (PORT d[11] (4278:4278:4278) (4248:4248:4248))
        (PORT d[12] (1667:1667:1667) (1626:1626:1626))
        (PORT clk (2204:2204:2204) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2202:2202:2202))
        (PORT d[0] (1474:1474:1474) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5012:5012:5012) (4938:4938:4938))
        (PORT clk (2235:2235:2235) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4925:4925:4925) (4956:4956:4956))
        (PORT d[1] (6223:6223:6223) (6261:6261:6261))
        (PORT d[2] (3336:3336:3336) (3327:3327:3327))
        (PORT d[3] (2306:2306:2306) (2299:2299:2299))
        (PORT d[4] (2103:2103:2103) (2148:2148:2148))
        (PORT d[5] (4335:4335:4335) (4320:4320:4320))
        (PORT d[6] (3097:3097:3097) (2956:2956:2956))
        (PORT d[7] (3394:3394:3394) (3368:3368:3368))
        (PORT d[8] (3582:3582:3582) (3505:3505:3505))
        (PORT d[9] (2350:2350:2350) (2300:2300:2300))
        (PORT d[10] (2868:2868:2868) (2894:2894:2894))
        (PORT d[11] (4543:4543:4543) (4439:4439:4439))
        (PORT d[12] (3927:3927:3927) (3848:3848:3848))
        (PORT clk (2232:2232:2232) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2110:2110:2110) (1946:1946:1946))
        (PORT clk (2232:2232:2232) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2272:2272:2272))
        (PORT d[0] (2386:2386:2386) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (2915:2915:2915))
        (PORT d[1] (2355:2355:2355) (2290:2290:2290))
        (PORT d[2] (3240:3240:3240) (3281:3281:3281))
        (PORT d[3] (2901:2901:2901) (2942:2942:2942))
        (PORT d[4] (4260:4260:4260) (4418:4418:4418))
        (PORT d[5] (3622:3622:3622) (3699:3699:3699))
        (PORT d[6] (3767:3767:3767) (3600:3600:3600))
        (PORT d[7] (4679:4679:4679) (4667:4667:4667))
        (PORT d[8] (4104:4104:4104) (4020:4020:4020))
        (PORT d[9] (3051:3051:3051) (3169:3169:3169))
        (PORT d[10] (3602:3602:3602) (3576:3576:3576))
        (PORT d[11] (3895:3895:3895) (3863:3863:3863))
        (PORT d[12] (2251:2251:2251) (2187:2187:2187))
        (PORT clk (2185:2185:2185) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (PORT d[0] (1486:1486:1486) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1293:1293:1293))
        (PORT datab (1028:1028:1028) (1036:1036:1036))
        (PORT datac (888:888:888) (815:815:815))
        (PORT datad (1485:1485:1485) (1385:1385:1385))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4253:4253:4253) (4008:4008:4008))
        (PORT clk (2273:2273:2273) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3577:3577:3577) (3591:3591:3591))
        (PORT d[1] (4426:4426:4426) (4429:4429:4429))
        (PORT d[2] (2169:2169:2169) (2077:2077:2077))
        (PORT d[3] (3909:3909:3909) (3960:3960:3960))
        (PORT d[4] (1721:1721:1721) (1755:1755:1755))
        (PORT d[5] (3030:3030:3030) (2895:2895:2895))
        (PORT d[6] (4739:4739:4739) (4542:4542:4542))
        (PORT d[7] (4302:4302:4302) (4227:4227:4227))
        (PORT d[8] (4380:4380:4380) (4208:4208:4208))
        (PORT d[9] (4803:4803:4803) (4806:4806:4806))
        (PORT d[10] (2179:2179:2179) (2225:2225:2225))
        (PORT d[11] (3845:3845:3845) (3745:3745:3745))
        (PORT d[12] (4013:4013:4013) (3838:3838:3838))
        (PORT clk (2270:2270:2270) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1535:1535:1535) (1408:1408:1408))
        (PORT clk (2270:2270:2270) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2311:2311:2311))
        (PORT d[0] (2100:2100:2100) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (3136:3136:3136))
        (PORT d[1] (1685:1685:1685) (1638:1638:1638))
        (PORT d[2] (3003:3003:3003) (3082:3082:3082))
        (PORT d[3] (1680:1680:1680) (1629:1629:1629))
        (PORT d[4] (3670:3670:3670) (3746:3746:3746))
        (PORT d[5] (3253:3253:3253) (3159:3159:3159))
        (PORT d[6] (3659:3659:3659) (3530:3530:3530))
        (PORT d[7] (3562:3562:3562) (3504:3504:3504))
        (PORT d[8] (4575:4575:4575) (4513:4513:4513))
        (PORT d[9] (3460:3460:3460) (3444:3444:3444))
        (PORT d[10] (4521:4521:4521) (4423:4423:4423))
        (PORT d[11] (4864:4864:4864) (4803:4803:4803))
        (PORT d[12] (1951:1951:1951) (1901:1901:1901))
        (PORT clk (2222:2222:2222) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2221:2221:2221))
        (PORT d[0] (1190:1190:1190) (1091:1091:1091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1125:1125:1125))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (1271:1271:1271) (1257:1257:1257))
        (PORT datad (1850:1850:1850) (1740:1740:1740))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (1009:1009:1009))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1025:1025:1025) (1029:1029:1029))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4878:4878:4878) (4790:4790:4790))
        (PORT clk (2202:2202:2202) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3639:3639:3639) (3727:3727:3727))
        (PORT d[1] (5872:5872:5872) (5917:5917:5917))
        (PORT d[2] (3377:3377:3377) (3360:3360:3360))
        (PORT d[3] (2446:2446:2446) (2476:2476:2476))
        (PORT d[4] (2936:2936:2936) (3010:3010:3010))
        (PORT d[5] (4323:4323:4323) (4350:4350:4350))
        (PORT d[6] (3113:3113:3113) (2969:2969:2969))
        (PORT d[7] (2371:2371:2371) (2383:2383:2383))
        (PORT d[8] (3266:3266:3266) (3197:3197:3197))
        (PORT d[9] (2285:2285:2285) (2229:2229:2229))
        (PORT d[10] (2920:2920:2920) (3020:3020:3020))
        (PORT d[11] (4185:4185:4185) (4099:4099:4099))
        (PORT d[12] (3528:3528:3528) (3455:3455:3455))
        (PORT clk (2199:2199:2199) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (2809:2809:2809))
        (PORT clk (2199:2199:2199) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2240:2240:2240))
        (PORT d[0] (3575:3575:3575) (3363:3363:3363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2274:2274:2274))
        (PORT d[1] (5584:5584:5584) (5567:5567:5567))
        (PORT d[2] (2552:2552:2552) (2603:2603:2603))
        (PORT d[3] (2579:2579:2579) (2631:2631:2631))
        (PORT d[4] (3828:3828:3828) (3976:3976:3976))
        (PORT d[5] (3194:3194:3194) (3243:3243:3243))
        (PORT d[6] (2880:2880:2880) (2758:2758:2758))
        (PORT d[7] (4372:4372:4372) (4372:4372:4372))
        (PORT d[8] (3467:3467:3467) (3419:3419:3419))
        (PORT d[9] (3907:3907:3907) (3997:3997:3997))
        (PORT d[10] (3245:3245:3245) (3220:3220:3220))
        (PORT d[11] (3522:3522:3522) (3488:3488:3488))
        (PORT d[12] (2523:2523:2523) (2440:2440:2440))
        (PORT clk (2152:2152:2152) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2150:2150:2150))
        (PORT d[0] (2694:2694:2694) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3923:3923:3923) (3693:3693:3693))
        (PORT clk (2259:2259:2259) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2894:2894:2894))
        (PORT d[1] (4754:4754:4754) (4621:4621:4621))
        (PORT d[2] (3980:3980:3980) (3948:3948:3948))
        (PORT d[3] (3572:3572:3572) (3638:3638:3638))
        (PORT d[4] (2112:2112:2112) (2164:2164:2164))
        (PORT d[5] (2674:2674:2674) (2570:2570:2570))
        (PORT d[6] (4031:4031:4031) (3842:3842:3842))
        (PORT d[7] (3598:3598:3598) (3535:3535:3535))
        (PORT d[8] (3760:3760:3760) (3613:3613:3613))
        (PORT d[9] (4147:4147:4147) (4168:4168:4168))
        (PORT d[10] (2477:2477:2477) (2532:2532:2532))
        (PORT d[11] (3414:3414:3414) (3266:3266:3266))
        (PORT d[12] (3322:3322:3322) (3160:3160:3160))
        (PORT clk (2256:2256:2256) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2135:2135:2135) (1984:1984:1984))
        (PORT clk (2256:2256:2256) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2297:2297:2297))
        (PORT d[0] (2653:2653:2653) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2515:2515:2515))
        (PORT d[1] (5585:5585:5585) (5579:5579:5579))
        (PORT d[2] (3333:3333:3333) (3401:3401:3401))
        (PORT d[3] (2887:2887:2887) (2904:2904:2904))
        (PORT d[4] (3196:3196:3196) (3208:3208:3208))
        (PORT d[5] (2612:2612:2612) (2542:2542:2542))
        (PORT d[6] (3000:3000:3000) (2890:2890:2890))
        (PORT d[7] (3149:3149:3149) (3094:3094:3094))
        (PORT d[8] (3964:3964:3964) (3928:3928:3928))
        (PORT d[9] (2788:2788:2788) (2793:2793:2793))
        (PORT d[10] (3843:3843:3843) (3773:3773:3773))
        (PORT d[11] (4221:4221:4221) (4181:4181:4181))
        (PORT d[12] (2316:2316:2316) (2248:2248:2248))
        (PORT clk (2208:2208:2208) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (PORT d[0] (1503:1503:1503) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (749:749:749))
        (PORT datab (652:652:652) (648:648:648))
        (PORT datac (1906:1906:1906) (1822:1822:1822))
        (PORT datad (1853:1853:1853) (1767:1767:1767))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3219:3219:3219) (3107:3107:3107))
        (PORT clk (2211:2211:2211) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2301:2301:2301))
        (PORT d[1] (2907:2907:2907) (2849:2849:2849))
        (PORT d[2] (3202:3202:3202) (3137:3137:3137))
        (PORT d[3] (2866:2866:2866) (2943:2943:2943))
        (PORT d[4] (2067:2067:2067) (2068:2068:2068))
        (PORT d[5] (2374:2374:2374) (2355:2355:2355))
        (PORT d[6] (3499:3499:3499) (3278:3278:3278))
        (PORT d[7] (3284:3284:3284) (3118:3118:3118))
        (PORT d[8] (2997:2997:2997) (2848:2848:2848))
        (PORT d[9] (4329:4329:4329) (4273:4273:4273))
        (PORT d[10] (3096:3096:3096) (3093:3093:3093))
        (PORT d[11] (2963:2963:2963) (2816:2816:2816))
        (PORT d[12] (4238:4238:4238) (4149:4149:4149))
        (PORT clk (2208:2208:2208) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2013:2013:2013))
        (PORT clk (2208:2208:2208) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2247:2247:2247))
        (PORT d[0] (2612:2612:2612) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2846:2846:2846) (2912:2912:2912))
        (PORT d[1] (3815:3815:3815) (3743:3743:3743))
        (PORT d[2] (3746:3746:3746) (3859:3859:3859))
        (PORT d[3] (3296:3296:3296) (3367:3367:3367))
        (PORT d[4] (2745:2745:2745) (2852:2852:2852))
        (PORT d[5] (2082:2082:2082) (2074:2074:2074))
        (PORT d[6] (3034:3034:3034) (2977:2977:2977))
        (PORT d[7] (2918:2918:2918) (2902:2902:2902))
        (PORT d[8] (4017:4017:4017) (4027:4027:4027))
        (PORT d[9] (2211:2211:2211) (2258:2258:2258))
        (PORT d[10] (2168:2168:2168) (2197:2197:2197))
        (PORT d[11] (4038:4038:4038) (4072:4072:4072))
        (PORT d[12] (4040:4040:4040) (3790:3790:3790))
        (PORT clk (2161:2161:2161) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2158:2158:2158))
        (PORT d[0] (2815:2815:2815) (2606:2606:2606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5332:5332:5332) (5235:5235:5235))
        (PORT clk (2251:2251:2251) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1086:1086:1086) (1087:1087:1087))
        (PORT d[1] (1076:1076:1076) (1084:1084:1084))
        (PORT d[2] (1395:1395:1395) (1370:1370:1370))
        (PORT d[3] (1443:1443:1443) (1442:1442:1442))
        (PORT d[4] (1448:1448:1448) (1443:1443:1443))
        (PORT d[5] (833:833:833) (865:865:865))
        (PORT d[6] (1270:1270:1270) (1238:1238:1238))
        (PORT d[7] (1066:1066:1066) (1049:1049:1049))
        (PORT d[8] (1096:1096:1096) (1102:1102:1102))
        (PORT d[9] (4205:4205:4205) (4106:4106:4106))
        (PORT d[10] (1079:1079:1079) (1088:1088:1088))
        (PORT d[11] (6012:6012:6012) (5937:5937:5937))
        (PORT d[12] (3939:3939:3939) (3886:3886:3886))
        (PORT clk (2248:2248:2248) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1430:1430:1430))
        (PORT clk (2248:2248:2248) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2288:2288:2288))
        (PORT d[0] (2092:2092:2092) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4142:4142:4142) (4154:4154:4154))
        (PORT d[1] (2169:2169:2169) (2146:2146:2146))
        (PORT d[2] (3869:3869:3869) (3874:3874:3874))
        (PORT d[3] (3310:3310:3310) (3318:3318:3318))
        (PORT d[4] (5225:5225:5225) (5356:5356:5356))
        (PORT d[5] (2654:2654:2654) (2732:2732:2732))
        (PORT d[6] (1438:1438:1438) (1417:1417:1417))
        (PORT d[7] (4582:4582:4582) (4535:4535:4535))
        (PORT d[8] (4282:4282:4282) (4234:4234:4234))
        (PORT d[9] (2942:2942:2942) (2977:2977:2977))
        (PORT d[10] (1413:1413:1413) (1385:1385:1385))
        (PORT d[11] (2393:2393:2393) (2395:2395:2395))
        (PORT d[12] (1684:1684:1684) (1633:1633:1633))
        (PORT clk (2200:2200:2200) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2198:2198:2198))
        (PORT d[0] (585:585:585) (513:513:513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (742:742:742))
        (PORT datab (2067:2067:2067) (2012:2012:2012))
        (PORT datac (1154:1154:1154) (1049:1049:1049))
        (PORT datad (1322:1322:1322) (1305:1305:1305))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (269:269:269) (337:337:337))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (2791:2791:2791))
        (PORT clk (2214:2214:2214) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2192:2192:2192))
        (PORT d[1] (3626:3626:3626) (3572:3572:3572))
        (PORT d[2] (2942:2942:2942) (2891:2891:2891))
        (PORT d[3] (3239:3239:3239) (3333:3333:3333))
        (PORT d[4] (1744:1744:1744) (1745:1745:1745))
        (PORT d[5] (2920:2920:2920) (2866:2866:2866))
        (PORT d[6] (2805:2805:2805) (2698:2698:2698))
        (PORT d[7] (2849:2849:2849) (2752:2752:2752))
        (PORT d[8] (2592:2592:2592) (2528:2528:2528))
        (PORT d[9] (4180:4180:4180) (4199:4199:4199))
        (PORT d[10] (3040:3040:3040) (3140:3140:3140))
        (PORT d[11] (2588:2588:2588) (2515:2515:2515))
        (PORT d[12] (2774:2774:2774) (2625:2625:2625))
        (PORT clk (2211:2211:2211) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3174:3174:3174) (3012:3012:3012))
        (PORT clk (2211:2211:2211) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2252:2252:2252))
        (PORT d[0] (3717:3717:3717) (3566:3566:3566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (2809:2809:2809))
        (PORT d[1] (3281:3281:3281) (3231:3231:3231))
        (PORT d[2] (3969:3969:3969) (4061:4061:4061))
        (PORT d[3] (3297:3297:3297) (3370:3370:3370))
        (PORT d[4] (2861:2861:2861) (2896:2896:2896))
        (PORT d[5] (1813:1813:1813) (1850:1850:1850))
        (PORT d[6] (3212:3212:3212) (3113:3113:3113))
        (PORT d[7] (3252:3252:3252) (3186:3186:3186))
        (PORT d[8] (3376:3376:3376) (3388:3388:3388))
        (PORT d[9] (2285:2285:2285) (2253:2253:2253))
        (PORT d[10] (2082:2082:2082) (2068:2068:2068))
        (PORT d[11] (3669:3669:3669) (3672:3672:3672))
        (PORT d[12] (3355:3355:3355) (3200:3200:3200))
        (PORT clk (2164:2164:2164) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2163:2163:2163))
        (PORT d[0] (2726:2726:2726) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5285:5285:5285) (5177:5177:5177))
        (PORT clk (2249:2249:2249) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1099:1099:1099))
        (PORT d[1] (1101:1101:1101) (1102:1102:1102))
        (PORT d[2] (2950:2950:2950) (2917:2917:2917))
        (PORT d[3] (1091:1091:1091) (1091:1091:1091))
        (PORT d[4] (1108:1108:1108) (1108:1108:1108))
        (PORT d[5] (867:867:867) (899:899:899))
        (PORT d[6] (1249:1249:1249) (1211:1211:1211))
        (PORT d[7] (3008:3008:3008) (2964:2964:2964))
        (PORT d[8] (1096:1096:1096) (1110:1110:1110))
        (PORT d[9] (4220:4220:4220) (4122:4122:4122))
        (PORT d[10] (3669:3669:3669) (3750:3750:3750))
        (PORT d[11] (6048:6048:6048) (5981:5981:5981))
        (PORT d[12] (3900:3900:3900) (3847:3847:3847))
        (PORT clk (2246:2246:2246) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1602:1602:1602) (1473:1473:1473))
        (PORT clk (2246:2246:2246) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2287:2287:2287))
        (PORT d[0] (2145:2145:2145) (2027:2027:2027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3537:3537:3537) (3574:3574:3574))
        (PORT d[1] (5200:5200:5200) (5144:5144:5144))
        (PORT d[2] (3532:3532:3532) (3553:3553:3553))
        (PORT d[3] (3277:3277:3277) (3285:3285:3285))
        (PORT d[4] (5200:5200:5200) (5332:5332:5332))
        (PORT d[5] (2648:2648:2648) (2725:2725:2725))
        (PORT d[6] (1461:1461:1461) (1443:1443:1443))
        (PORT d[7] (4576:4576:4576) (4529:4529:4529))
        (PORT d[8] (4554:4554:4554) (4488:4488:4488))
        (PORT d[9] (3693:3693:3693) (3795:3795:3795))
        (PORT d[10] (4338:4338:4338) (4313:4313:4313))
        (PORT d[11] (2418:2418:2418) (2418:2418:2418))
        (PORT d[12] (1435:1435:1435) (1413:1413:1413))
        (PORT clk (2199:2199:2199) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2197:2197:2197))
        (PORT d[0] (832:832:832) (750:750:750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (746:746:746))
        (PORT datab (1994:1994:1994) (1931:1931:1931))
        (PORT datac (850:850:850) (772:772:772))
        (PORT datad (1319:1319:1319) (1302:1302:1302))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3577:3577:3577) (3345:3345:3345))
        (PORT clk (2223:2223:2223) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2502:2502:2502))
        (PORT d[1] (3649:3649:3649) (3599:3599:3599))
        (PORT d[2] (3326:3326:3326) (3297:3297:3297))
        (PORT d[3] (2841:2841:2841) (2916:2916:2916))
        (PORT d[4] (2119:2119:2119) (2169:2169:2169))
        (PORT d[5] (2809:2809:2809) (2733:2733:2733))
        (PORT d[6] (3129:3129:3129) (2969:2969:2969))
        (PORT d[7] (3169:3169:3169) (3107:3107:3107))
        (PORT d[8] (2793:2793:2793) (2690:2690:2690))
        (PORT d[9] (3855:3855:3855) (3888:3888:3888))
        (PORT d[10] (2815:2815:2815) (2845:2845:2845))
        (PORT d[11] (3199:3199:3199) (3076:3076:3076))
        (PORT d[12] (3127:3127:3127) (2997:2997:2997))
        (PORT clk (2220:2220:2220) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (1837:1837:1837))
        (PORT clk (2220:2220:2220) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2261:2261:2261))
        (PORT d[0] (2459:2459:2459) (2372:2372:2372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2295:2295:2295))
        (PORT d[1] (5327:5327:5327) (5329:5329:5329))
        (PORT d[2] (4438:4438:4438) (4574:4574:4574))
        (PORT d[3] (2855:2855:2855) (2902:2902:2902))
        (PORT d[4] (2842:2842:2842) (2862:2862:2862))
        (PORT d[5] (2034:2034:2034) (2022:2022:2022))
        (PORT d[6] (3220:3220:3220) (3077:3077:3077))
        (PORT d[7] (3113:3113:3113) (3059:3059:3059))
        (PORT d[8] (3317:3317:3317) (3305:3305:3305))
        (PORT d[9] (2133:2133:2133) (2166:2166:2166))
        (PORT d[10] (3195:3195:3195) (3150:3150:3150))
        (PORT d[11] (3546:3546:3546) (3519:3519:3519))
        (PORT d[12] (2589:2589:2589) (2514:2514:2514))
        (PORT clk (2172:2172:2172) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT d[0] (1925:1925:1925) (1864:1864:1864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1289:1289:1289))
        (PORT clk (2274:2274:2274) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3578:3578:3578) (3589:3589:3589))
        (PORT d[1] (4079:4079:4079) (4087:4087:4087))
        (PORT d[2] (2198:2198:2198) (2099:2099:2099))
        (PORT d[3] (3891:3891:3891) (3939:3939:3939))
        (PORT d[4] (2426:2426:2426) (2464:2464:2464))
        (PORT d[5] (3063:3063:3063) (2925:2925:2925))
        (PORT d[6] (4733:4733:4733) (4535:4535:4535))
        (PORT d[7] (4270:4270:4270) (4190:4190:4190))
        (PORT d[8] (4387:4387:4387) (4215:4215:4215))
        (PORT d[9] (4804:4804:4804) (4807:4807:4807))
        (PORT d[10] (2527:2527:2527) (2570:2570:2570))
        (PORT d[11] (3541:3541:3541) (3456:3456:3456))
        (PORT d[12] (4339:4339:4339) (4157:4157:4157))
        (PORT clk (2271:2271:2271) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1401:1401:1401))
        (PORT clk (2271:2271:2271) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2312:2312:2312))
        (PORT d[0] (2043:2043:2043) (1929:1929:1929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3110:3110:3110) (3126:3126:3126))
        (PORT d[1] (1704:1704:1704) (1656:1656:1656))
        (PORT d[2] (2966:2966:2966) (3047:3047:3047))
        (PORT d[3] (1996:1996:1996) (1925:1925:1925))
        (PORT d[4] (3705:3705:3705) (3781:3781:3781))
        (PORT d[5] (3254:3254:3254) (3159:3159:3159))
        (PORT d[6] (3661:3661:3661) (3531:3531:3531))
        (PORT d[7] (3577:3577:3577) (3520:3520:3520))
        (PORT d[8] (4587:4587:4587) (4525:4525:4525))
        (PORT d[9] (3762:3762:3762) (3740:3740:3740))
        (PORT d[10] (4502:4502:4502) (4406:4406:4406))
        (PORT d[11] (4865:4865:4865) (4804:4804:4804))
        (PORT d[12] (1963:1963:1963) (1912:1912:1912))
        (PORT clk (2223:2223:2223) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2222:2222:2222))
        (PORT d[0] (1498:1498:1498) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (745:745:745))
        (PORT datab (2823:2823:2823) (2692:2692:2692))
        (PORT datac (1884:1884:1884) (1752:1752:1752))
        (PORT datad (1320:1320:1320) (1303:1303:1303))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (475:475:475) (513:513:513))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1013:1013:1013))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (910:910:910) (856:856:856))
        (PORT datad (730:730:730) (750:750:750))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3610:3610:3610) (3524:3524:3524))
        (PORT clk (2238:2238:2238) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4002:4002:4002) (4058:4058:4058))
        (PORT d[1] (1890:1890:1890) (1829:1829:1829))
        (PORT d[2] (3295:3295:3295) (3254:3254:3254))
        (PORT d[3] (3915:3915:3915) (3967:3967:3967))
        (PORT d[4] (4024:4024:4024) (3980:3980:3980))
        (PORT d[5] (2688:2688:2688) (2693:2693:2693))
        (PORT d[6] (4826:4826:4826) (4579:4579:4579))
        (PORT d[7] (4741:4741:4741) (4547:4547:4547))
        (PORT d[8] (4882:4882:4882) (4667:4667:4667))
        (PORT d[9] (3932:3932:3932) (3864:3864:3864))
        (PORT d[10] (2583:2583:2583) (2651:2651:2651))
        (PORT d[11] (5555:5555:5555) (5452:5452:5452))
        (PORT d[12] (5084:5084:5084) (4959:4959:4959))
        (PORT clk (2235:2235:2235) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (1834:1834:1834))
        (PORT clk (2235:2235:2235) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2273:2273:2273))
        (PORT d[0] (2477:2477:2477) (2388:2388:2388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (3064:3064:3064))
        (PORT d[1] (4437:4437:4437) (4355:4355:4355))
        (PORT d[2] (3651:3651:3651) (3674:3674:3674))
        (PORT d[3] (2630:2630:2630) (2658:2658:2658))
        (PORT d[4] (3377:3377:3377) (3484:3484:3484))
        (PORT d[5] (3865:3865:3865) (3881:3881:3881))
        (PORT d[6] (4706:4706:4706) (4507:4507:4507))
        (PORT d[7] (3564:3564:3564) (3521:3521:3521))
        (PORT d[8] (4654:4654:4654) (4614:4614:4614))
        (PORT d[9] (2259:2259:2259) (2337:2337:2337))
        (PORT d[10] (2928:2928:2928) (2978:2978:2978))
        (PORT d[11] (6386:6386:6386) (6382:6382:6382))
        (PORT d[12] (2205:2205:2205) (2095:2095:2095))
        (PORT clk (2187:2187:2187) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2183:2183:2183))
        (PORT d[0] (1531:1531:1531) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4887:4887:4887) (4800:4800:4800))
        (PORT clk (2194:2194:2194) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3638:3638:3638) (3726:3726:3726))
        (PORT d[1] (5844:5844:5844) (5877:5877:5877))
        (PORT d[2] (3654:3654:3654) (3632:3632:3632))
        (PORT d[3] (1762:1762:1762) (1784:1784:1784))
        (PORT d[4] (3494:3494:3494) (3541:3541:3541))
        (PORT d[5] (4620:4620:4620) (4589:4589:4589))
        (PORT d[6] (3095:3095:3095) (2952:2952:2952))
        (PORT d[7] (3003:3003:3003) (2974:2974:2974))
        (PORT d[8] (3244:3244:3244) (3173:3173:3173))
        (PORT d[9] (2330:2330:2330) (2272:2272:2272))
        (PORT d[10] (2913:2913:2913) (3002:3002:3002))
        (PORT d[11] (4230:4230:4230) (4142:4142:4142))
        (PORT clk (2191:2191:2191) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2241:2241:2241))
        (PORT clk (2191:2191:2191) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2234:2234:2234))
        (PORT d[0] (2950:2950:2950) (2795:2795:2795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2471:2471:2471))
        (PORT d[1] (5623:5623:5623) (5601:5601:5601))
        (PORT d[2] (2800:2800:2800) (2824:2824:2824))
        (PORT d[3] (2573:2573:2573) (2615:2615:2615))
        (PORT d[4] (4131:4131:4131) (4283:4283:4283))
        (PORT d[5] (3502:3502:3502) (3545:3545:3545))
        (PORT d[6] (3124:3124:3124) (2991:2991:2991))
        (PORT d[7] (4325:4325:4325) (4323:4323:4323))
        (PORT d[8] (3248:3248:3248) (3214:3214:3214))
        (PORT d[9] (3690:3690:3690) (3793:3793:3793))
        (PORT d[10] (2979:2979:2979) (2959:2959:2959))
        (PORT d[11] (3533:3533:3533) (3501:3501:3501))
        (PORT clk (2144:2144:2144) (2145:2145:2145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2145:2145:2145))
        (PORT d[0] (1792:1792:1792) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1942:1942:1942) (1748:1748:1748))
        (PORT datab (789:789:789) (800:800:800))
        (PORT datac (2182:2182:2182) (2053:2053:2053))
        (PORT datad (205:205:205) (233:233:233))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4033:4033:4033) (3834:3834:3834))
        (PORT clk (2239:2239:2239) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (2978:2978:2978))
        (PORT d[1] (4684:4684:4684) (4640:4640:4640))
        (PORT d[2] (4421:4421:4421) (4326:4326:4326))
        (PORT d[3] (1824:1824:1824) (1852:1852:1852))
        (PORT d[4] (2470:2470:2470) (2483:2483:2483))
        (PORT d[5] (2986:2986:2986) (2968:2968:2968))
        (PORT d[6] (4090:4090:4090) (3943:3943:3943))
        (PORT d[7] (3592:3592:3592) (3533:3533:3533))
        (PORT d[8] (4474:4474:4474) (4236:4236:4236))
        (PORT d[9] (4478:4478:4478) (4510:4510:4510))
        (PORT d[10] (3896:3896:3896) (3922:3922:3922))
        (PORT d[11] (3725:3725:3725) (3603:3603:3603))
        (PORT d[12] (3878:3878:3878) (3794:3794:3794))
        (PORT clk (2236:2236:2236) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2460:2460:2460))
        (PORT clk (2236:2236:2236) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2277:2277:2277))
        (PORT d[0] (2889:2889:2889) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2692:2692:2692))
        (PORT d[1] (3084:3084:3084) (2944:2944:2944))
        (PORT d[2] (3519:3519:3519) (3534:3534:3534))
        (PORT d[3] (2094:2094:2094) (2093:2093:2093))
        (PORT d[4] (3086:3086:3086) (3196:3196:3196))
        (PORT d[5] (2146:2146:2146) (2183:2183:2183))
        (PORT d[6] (3905:3905:3905) (3780:3780:3780))
        (PORT d[7] (3599:3599:3599) (3435:3435:3435))
        (PORT d[8] (3183:3183:3183) (3157:3157:3157))
        (PORT d[9] (2569:2569:2569) (2589:2589:2589))
        (PORT d[10] (3390:3390:3390) (3288:3288:3288))
        (PORT d[11] (5432:5432:5432) (5274:5274:5274))
        (PORT d[12] (4230:4230:4230) (4025:4025:4025))
        (PORT clk (2188:2188:2188) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2187:2187:2187))
        (PORT d[0] (1699:1699:1699) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4397:4397:4397) (4196:4196:4196))
        (PORT clk (2245:2245:2245) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (2943:2943:2943))
        (PORT d[1] (4706:4706:4706) (4666:4666:4666))
        (PORT d[2] (4480:4480:4480) (4386:4386:4386))
        (PORT d[3] (1785:1785:1785) (1824:1824:1824))
        (PORT d[4] (2427:2427:2427) (2440:2440:2440))
        (PORT d[5] (3294:3294:3294) (3257:3257:3257))
        (PORT d[6] (4353:4353:4353) (4193:4193:4193))
        (PORT d[7] (4172:4172:4172) (4077:4077:4077))
        (PORT d[8] (4483:4483:4483) (4245:4245:4245))
        (PORT d[9] (4817:4817:4817) (4840:4840:4840))
        (PORT d[10] (3574:3574:3574) (3613:3613:3613))
        (PORT d[11] (4023:4023:4023) (3891:3891:3891))
        (PORT d[12] (4210:4210:4210) (4108:4108:4108))
        (PORT clk (2242:2242:2242) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (1927:1927:1927))
        (PORT clk (2242:2242:2242) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2283:2283:2283))
        (PORT d[0] (2543:2543:2543) (2481:2481:2481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2692:2692:2692) (2674:2674:2674))
        (PORT d[1] (2782:2782:2782) (2654:2654:2654))
        (PORT d[2] (3539:3539:3539) (3557:3557:3557))
        (PORT d[3] (2476:2476:2476) (2476:2476:2476))
        (PORT d[4] (3121:3121:3121) (3232:3232:3232))
        (PORT d[5] (2092:2092:2092) (2131:2131:2131))
        (PORT d[6] (3914:3914:3914) (3791:3791:3791))
        (PORT d[7] (3899:3899:3899) (3728:3728:3728))
        (PORT d[8] (3192:3192:3192) (3166:3166:3166))
        (PORT d[9] (2876:2876:2876) (2888:2888:2888))
        (PORT d[10] (3430:3430:3430) (3326:3326:3326))
        (PORT d[11] (5456:5456:5456) (5300:5300:5300))
        (PORT d[12] (4554:4554:4554) (4338:4338:4338))
        (PORT clk (2195:2195:2195) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2193:2193:2193))
        (PORT d[0] (2017:2017:2017) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4730:4730:4730) (4517:4517:4517))
        (PORT clk (2255:2255:2255) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (2691:2691:2691))
        (PORT d[1] (4090:4090:4090) (4097:4097:4097))
        (PORT d[2] (4793:4793:4793) (4679:4679:4679))
        (PORT d[3] (2119:2119:2119) (2148:2148:2148))
        (PORT d[4] (2126:2126:2126) (2150:2150:2150))
        (PORT d[5] (2300:2300:2300) (2280:2280:2280))
        (PORT d[6] (4071:4071:4071) (3931:3931:3931))
        (PORT d[7] (4481:4481:4481) (4369:4369:4369))
        (PORT d[8] (4818:4818:4818) (4571:4571:4571))
        (PORT d[9] (5175:5175:5175) (5191:5191:5191))
        (PORT d[10] (3895:3895:3895) (3925:3925:3925))
        (PORT d[11] (4430:4430:4430) (4300:4300:4300))
        (PORT d[12] (6266:6266:6266) (6146:6146:6146))
        (PORT clk (2252:2252:2252) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (1847:1847:1847))
        (PORT clk (2252:2252:2252) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2293:2293:2293))
        (PORT d[0] (2567:2567:2567) (2401:2401:2401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3026:3026:3026) (2997:2997:2997))
        (PORT d[1] (2447:2447:2447) (2329:2329:2329))
        (PORT d[2] (2897:2897:2897) (2943:2943:2943))
        (PORT d[3] (2109:2109:2109) (2123:2123:2123))
        (PORT d[4] (3091:3091:3091) (3217:3217:3217))
        (PORT d[5] (3471:3471:3471) (3473:3473:3473))
        (PORT d[6] (4247:4247:4247) (4117:4117:4117))
        (PORT d[7] (4224:4224:4224) (4041:4041:4041))
        (PORT d[8] (3523:3523:3523) (3486:3486:3486))
        (PORT d[9] (3244:3244:3244) (3253:3253:3253))
        (PORT d[10] (3060:3060:3060) (2974:2974:2974))
        (PORT d[11] (5829:5829:5829) (5747:5747:5747))
        (PORT d[12] (4545:4545:4545) (4322:4322:4322))
        (PORT clk (2204:2204:2204) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT d[0] (1108:1108:1108) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3931:3931:3931) (3703:3703:3703))
        (PORT clk (2263:2263:2263) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3212:3212:3212))
        (PORT d[1] (4744:4744:4744) (4618:4618:4618))
        (PORT d[2] (4006:4006:4006) (3973:3973:3973))
        (PORT d[3] (3547:3547:3547) (3613:3613:3613))
        (PORT d[4] (2370:2370:2370) (2395:2395:2395))
        (PORT d[5] (2131:2131:2131) (2039:2039:2039))
        (PORT d[6] (3964:3964:3964) (3748:3748:3748))
        (PORT d[7] (3945:3945:3945) (3876:3876:3876))
        (PORT d[8] (4050:4050:4050) (3893:3893:3893))
        (PORT d[9] (4517:4517:4517) (4532:4532:4532))
        (PORT d[10] (2500:2500:2500) (2521:2521:2521))
        (PORT d[11] (4303:4303:4303) (4107:4107:4107))
        (PORT d[12] (3693:3693:3693) (3529:3529:3529))
        (PORT clk (2260:2260:2260) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (1828:1828:1828))
        (PORT clk (2260:2260:2260) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2300:2300:2300))
        (PORT d[0] (2468:2468:2468) (2358:2358:2358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2515:2515:2515))
        (PORT d[1] (5317:5317:5317) (5329:5329:5329))
        (PORT d[2] (3252:3252:3252) (3327:3327:3327))
        (PORT d[3] (3265:3265:3265) (3301:3301:3301))
        (PORT d[4] (3006:3006:3006) (3104:3104:3104))
        (PORT d[5] (2613:2613:2613) (2543:2543:2543))
        (PORT d[6] (3314:3314:3314) (3199:3199:3199))
        (PORT d[7] (2872:2872:2872) (2834:2834:2834))
        (PORT d[8] (3946:3946:3946) (3912:3912:3912))
        (PORT d[9] (3132:3132:3132) (3131:3131:3131))
        (PORT d[10] (3837:3837:3837) (3766:3766:3766))
        (PORT d[11] (4222:4222:4222) (4182:4182:4182))
        (PORT d[12] (3246:3246:3246) (3148:3148:3148))
        (PORT clk (2212:2212:2212) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2210:2210:2210))
        (PORT d[0] (1437:1437:1437) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1913:1913:1913) (2003:2003:2003))
        (PORT datab (1944:1944:1944) (1907:1907:1907))
        (PORT datac (1665:1665:1665) (1617:1617:1617))
        (PORT datad (976:976:976) (915:915:915))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1909:1909:1909) (1998:1998:1998))
        (PORT datab (1419:1419:1419) (1371:1371:1371))
        (PORT datac (1762:1762:1762) (1619:1619:1619))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3921:3921:3921) (3711:3711:3711))
        (PORT clk (2220:2220:2220) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2299:2299:2299))
        (PORT d[1] (4008:4008:4008) (3982:3982:3982))
        (PORT d[2] (3577:3577:3577) (3539:3539:3539))
        (PORT d[3] (2149:2149:2149) (2170:2170:2170))
        (PORT d[4] (2186:2186:2186) (2245:2245:2245))
        (PORT d[5] (2665:2665:2665) (2660:2660:2660))
        (PORT d[6] (3705:3705:3705) (3564:3564:3564))
        (PORT d[7] (3577:3577:3577) (3508:3508:3508))
        (PORT d[8] (4146:4146:4146) (3918:3918:3918))
        (PORT d[9] (4188:4188:4188) (4235:4235:4235))
        (PORT d[10] (3216:3216:3216) (3261:3261:3261))
        (PORT d[11] (3700:3700:3700) (3572:3572:3572))
        (PORT d[12] (3925:3925:3925) (3862:3862:3862))
        (PORT clk (2217:2217:2217) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (2902:2902:2902))
        (PORT clk (2217:2217:2217) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2257:2257:2257))
        (PORT d[0] (3421:3421:3421) (3205:3205:3205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2387:2387:2387))
        (PORT d[1] (3405:3405:3405) (3249:3249:3249))
        (PORT d[2] (2839:2839:2839) (2876:2876:2876))
        (PORT d[3] (2446:2446:2446) (2425:2425:2425))
        (PORT d[4] (3049:3049:3049) (3146:3146:3146))
        (PORT d[5] (2467:2467:2467) (2496:2496:2496))
        (PORT d[6] (3314:3314:3314) (3214:3214:3214))
        (PORT d[7] (3156:3156:3156) (3003:3003:3003))
        (PORT d[8] (3214:3214:3214) (3175:3175:3175))
        (PORT d[9] (2201:2201:2201) (2234:2234:2234))
        (PORT d[10] (2741:2741:2741) (2662:2662:2662))
        (PORT d[11] (4795:4795:4795) (4660:4660:4660))
        (PORT d[12] (3900:3900:3900) (3703:3703:3703))
        (PORT clk (2169:2169:2169) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2167:2167:2167))
        (PORT d[0] (2502:2502:2502) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3554:3554:3554) (3336:3336:3336))
        (PORT clk (2242:2242:2242) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2555:2555:2555))
        (PORT d[1] (3976:3976:3976) (3912:3912:3912))
        (PORT d[2] (3666:3666:3666) (3643:3643:3643))
        (PORT d[3] (2865:2865:2865) (2942:2942:2942))
        (PORT d[4] (2131:2131:2131) (2185:2185:2185))
        (PORT d[5] (2469:2469:2469) (2399:2399:2399))
        (PORT d[6] (3718:3718:3718) (3542:3542:3542))
        (PORT d[7] (3254:3254:3254) (3198:3198:3198))
        (PORT d[8] (3389:3389:3389) (3251:3251:3251))
        (PORT d[9] (3806:3806:3806) (3839:3839:3839))
        (PORT d[10] (2820:2820:2820) (2859:2859:2859))
        (PORT d[11] (3105:3105:3105) (3024:3024:3024))
        (PORT d[12] (3099:3099:3099) (2967:2967:2967))
        (PORT clk (2239:2239:2239) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2099:2099:2099))
        (PORT clk (2239:2239:2239) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2281:2281:2281))
        (PORT d[0] (2770:2770:2770) (2653:2653:2653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2272:2272:2272))
        (PORT d[1] (5267:5267:5267) (5275:5275:5275))
        (PORT d[2] (4808:4808:4808) (4930:4930:4930))
        (PORT d[3] (2534:2534:2534) (2555:2555:2555))
        (PORT d[4] (2865:2865:2865) (2889:2889:2889))
        (PORT d[5] (2264:2264:2264) (2199:2199:2199))
        (PORT d[6] (2635:2635:2635) (2528:2528:2528))
        (PORT d[7] (3467:3467:3467) (3396:3396:3396))
        (PORT d[8] (2932:2932:2932) (2912:2912:2912))
        (PORT d[9] (2454:2454:2454) (2468:2468:2468))
        (PORT d[10] (3579:3579:3579) (3522:3522:3522))
        (PORT d[11] (3884:3884:3884) (3849:3849:3849))
        (PORT d[12] (2888:2888:2888) (2803:2803:2803))
        (PORT clk (2192:2192:2192) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2191:2191:2191))
        (PORT d[0] (2084:2084:2084) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (2004:2004:2004))
        (PORT datab (1945:1945:1945) (1909:1909:1909))
        (PORT datac (2015:2015:2015) (1954:1954:1954))
        (PORT datad (1279:1279:1279) (1209:1209:1209))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3932:3932:3932) (3702:3702:3702))
        (PORT clk (2266:2266:2266) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3247:3247:3247))
        (PORT d[1] (4089:4089:4089) (4100:4100:4100))
        (PORT d[2] (3979:3979:3979) (3941:3941:3941))
        (PORT d[3] (3579:3579:3579) (3656:3656:3656))
        (PORT d[4] (1774:1774:1774) (1814:1814:1814))
        (PORT d[5] (2686:2686:2686) (2584:2584:2584))
        (PORT d[6] (4397:4397:4397) (4208:4208:4208))
        (PORT d[7] (3953:3953:3953) (3886:3886:3886))
        (PORT d[8] (4048:4048:4048) (3890:3890:3890))
        (PORT d[9] (4525:4525:4525) (4541:4541:4541))
        (PORT d[10] (3175:3175:3175) (3211:3211:3211))
        (PORT d[11] (3521:3521:3521) (3443:3443:3443))
        (PORT d[12] (3701:3701:3701) (3539:3539:3539))
        (PORT clk (2263:2263:2263) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (1799:1799:1799))
        (PORT clk (2263:2263:2263) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2304:2304:2304))
        (PORT d[0] (2468:2468:2468) (2353:2353:2353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (2814:2814:2814))
        (PORT d[1] (5622:5622:5622) (5626:5626:5626))
        (PORT d[2] (3004:3004:3004) (3095:3095:3095))
        (PORT d[3] (3221:3221:3221) (3217:3217:3217))
        (PORT d[4] (3278:3278:3278) (3353:3353:3353))
        (PORT d[5] (2918:2918:2918) (2835:2835:2835))
        (PORT d[6] (3346:3346:3346) (3231:3231:3231))
        (PORT d[7] (3165:3165:3165) (3110:3110:3110))
        (PORT d[8] (3986:3986:3986) (3952:3952:3952))
        (PORT d[9] (3147:3147:3147) (3149:3149:3149))
        (PORT d[10] (4209:4209:4209) (4129:4129:4129))
        (PORT d[11] (4542:4542:4542) (4495:4495:4495))
        (PORT d[12] (3510:3510:3510) (3394:3394:3394))
        (PORT clk (2215:2215:2215) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (PORT d[0] (1475:1475:1475) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3599:3599:3599) (3378:3378:3378))
        (PORT clk (2217:2217:2217) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2512:2512:2512))
        (PORT d[1] (3912:3912:3912) (3846:3846:3846))
        (PORT d[2] (3597:3597:3597) (3550:3550:3550))
        (PORT d[3] (2494:2494:2494) (2582:2582:2582))
        (PORT d[4] (2162:2162:2162) (2214:2214:2214))
        (PORT d[5] (2835:2835:2835) (2758:2758:2758))
        (PORT d[6] (3344:3344:3344) (3180:3180:3180))
        (PORT d[7] (3456:3456:3456) (3354:3354:3354))
        (PORT d[8] (3354:3354:3354) (3214:3214:3214))
        (PORT d[9] (3889:3889:3889) (3920:3920:3920))
        (PORT d[10] (2512:2512:2512) (2574:2574:2574))
        (PORT d[11] (3148:3148:3148) (3024:3024:3024))
        (PORT d[12] (3399:3399:3399) (3228:3228:3228))
        (PORT clk (2214:2214:2214) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2401:2401:2401))
        (PORT clk (2214:2214:2214) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2254:2254:2254))
        (PORT d[0] (3098:3098:3098) (2955:2955:2955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2588:2588:2588))
        (PORT d[1] (5636:5636:5636) (5625:5625:5625))
        (PORT d[2] (4449:4449:4449) (4591:4591:4591))
        (PORT d[3] (2879:2879:2879) (2918:2918:2918))
        (PORT d[4] (2511:2511:2511) (2552:2552:2552))
        (PORT d[5] (2040:2040:2040) (2027:2027:2027))
        (PORT d[6] (3498:3498:3498) (3328:3328:3328))
        (PORT d[7] (3142:3142:3142) (3076:3076:3076))
        (PORT d[8] (3303:3303:3303) (3289:3289:3289))
        (PORT d[9] (2170:2170:2170) (2196:2196:2196))
        (PORT d[10] (3228:3228:3228) (3186:3186:3186))
        (PORT d[11] (3820:3820:3820) (3783:3783:3783))
        (PORT d[12] (2877:2877:2877) (2779:2779:2779))
        (PORT clk (2166:2166:2166) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2165:2165:2165))
        (PORT d[0] (2208:2208:2208) (2106:2106:2106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1008:1008:1008) (943:943:943))
        (PORT datac (1894:1894:1894) (1867:1867:1867))
        (PORT datad (1594:1594:1594) (1504:1504:1504))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1940:1940:1940) (1878:1878:1878))
        (PORT datab (1952:1952:1952) (1903:1903:1903))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (732:732:732))
        (PORT datab (815:815:815) (833:833:833))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1580:1580:1580) (1518:1518:1518))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (417:417:417))
        (PORT datab (298:298:298) (373:373:373))
        (PORT datac (668:668:668) (644:644:644))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (2032:2032:2032))
        (PORT d[1] (2140:2140:2140) (2150:2150:2150))
        (PORT d[2] (2097:2097:2097) (2098:2098:2098))
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2176:2176:2176))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
)
