

================================================================
== Vitis HLS Report for 'framebuffer_copy'
================================================================
* Date:           Sun May 16 17:14:34 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        framebuffer_copy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.166 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       29|   314094|  0.295 us|  3.193 ms|   30|  314095|     none|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- height_loop  |       28|   314093|  29 ~ 1307|          -|          -|  1 ~ 480|        no|
        +---------------+---------+---------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 5 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cp, void @empty_11, i32 0, i32 0, void @empty_7, i32 0, i32 399360, void @empty, void @empty_6, void @empty_7, i32 16, i32 16, i32 32, i32 16, void @empty_7, void @empty_7"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cp"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %up, void @empty_11, i32 0, i32 0, void @empty_7, i32 0, i32 399360, void @empty_3, void @empty_6, void @empty_7, i32 16, i32 16, i32 16, i32 32, void @empty_7, void @empty_7"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %up"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %copy, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_10, void @empty_14, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %copy, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %update, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_10, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %update, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_10, void @empty_13, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %height"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_10, void @empty_12, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %display_xsize"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %display_xsize, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_10, void @empty_8, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %display_xsize, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_10, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%display_xsize_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %display_xsize" [framebuffer_copy.cpp:10]   --->   Operation 24 'read' 'display_xsize_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %height" [framebuffer_copy.cpp:10]   --->   Operation 25 'read' 'height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %width" [framebuffer_copy.cpp:10]   --->   Operation 26 'read' 'width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%update_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %update" [framebuffer_copy.cpp:10]   --->   Operation 27 'read' 'update_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%copy_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %copy" [framebuffer_copy.cpp:10]   --->   Operation 28 'read' 'copy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%br_ln17 = br void" [framebuffer_copy.cpp:17]   --->   Operation 29 'br' 'br_ln17' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%y = phi i32 %add_ln17, void %.split, i32 0, void" [framebuffer_copy.cpp:17]   --->   Operation 30 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%add_ln17 = add i32 %y, i32 1" [framebuffer_copy.cpp:17]   --->   Operation 31 'add' 'add_ln17' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_eq  i32 %y, i32 %height_read"   --->   Operation 32 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln17 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i32 %y, i32 %height" [framebuffer_copy.cpp:17]   --->   Operation 33 'specdataflowpipeline' 'specdataflowpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln878, void %.split, void" [framebuffer_copy.cpp:17]   --->   Operation 34 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [framebuffer_copy.cpp:29]   --->   Operation 35 'ret' 'ret_ln29' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 36 [2/2] (6.91ns)   --->   "%call_ln10 = call void @dataflow_in_loop_height_loop, i32 %width_read, i32 %y, i32 %display_xsize_read, i64 %copy_read, i32 %cp, i64 %update_read, i32 %up" [framebuffer_copy.cpp:10]   --->   Operation 36 'call' 'call_ln10' <Predicate = (!icmp_ln878)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 480, i64 480" [framebuffer_copy.cpp:19]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [framebuffer_copy.cpp:19]   --->   Operation 38 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln10 = call void @dataflow_in_loop_height_loop, i32 %width_read, i32 %y, i32 %display_xsize_read, i64 %copy_read, i32 %cp, i64 %update_read, i32 %up" [framebuffer_copy.cpp:10]   --->   Operation 39 'call' 'call_ln10' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln17 = br void" [framebuffer_copy.cpp:17]   --->   Operation 40 'br' 'br_ln17' <Predicate = (!icmp_ln878)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('y', framebuffer_copy.cpp:17) with incoming values : ('add_ln17', framebuffer_copy.cpp:17) [34]  (1.59 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	'phi' operation ('y', framebuffer_copy.cpp:17) with incoming values : ('add_ln17', framebuffer_copy.cpp:17) [34]  (0 ns)
	'add' operation ('add_ln17', framebuffer_copy.cpp:17) [35]  (2.55 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'call' operation ('call_ln10', framebuffer_copy.cpp:10) to 'dataflow_in_loop_height_loop' [42]  (6.91 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
