aag 297 30 17 1 250
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62 1
64 505
66 511
68 517
70 523
72 529
74 535
76 541
78 547
80 553
82 559
84 565
86 571
88 577
90 583
92 589
94 595
220
96 65 62
98 64 62
100 97 62
102 67 62
104 66 62
106 103 62
108 69 62
110 68 62
112 109 62
114 71 62
116 70 62
118 115 62
120 73 62
122 72 62
124 121 62
126 75 62
128 74 62
130 127 62
132 77 62
134 76 62
136 133 62
138 79 62
140 78 62
142 139 62
144 81 62
146 80 62
148 145 62
150 83 62
152 82 62
154 151 62
156 85 62
158 84 62
160 157 62
162 87 62
164 86 62
166 163 62
168 89 62
170 88 62
172 169 62
174 91 62
176 90 62
178 175 62
180 93 62
182 92 62
184 181 62
186 95 62
188 94 62
190 187 62
192 106 100
194 192 112
196 194 118
198 196 124
200 198 130
202 200 136
204 202 142
206 204 148
208 206 154
210 208 160
212 210 166
214 212 172
216 214 178
218 216 184
220 218 190
222 4 3
224 5 2
226 225 223
228 226 6
230 227 7
232 231 229
234 232 8
236 233 9
238 237 235
240 238 10
242 239 11
244 243 241
246 244 12
248 245 13
250 249 247
252 250 14
254 251 15
256 255 253
258 256 16
260 257 17
262 261 259
264 262 18
266 263 19
268 267 265
270 268 20
272 269 21
274 273 271
276 274 22
278 275 23
280 279 277
282 280 24
284 281 25
286 285 283
288 286 26
290 287 27
292 291 289
294 292 28
296 293 29
298 297 295
300 298 30
302 299 31
304 303 301
306 305 188
308 307 184
310 309 307
312 310 309
314 307 185
316 315 312
318 184 98
320 185 32
322 321 319
324 306 98
326 323 307
328 327 325
330 184 104
332 185 34
334 333 331
336 306 104
338 335 307
340 339 337
342 184 110
344 185 36
346 345 343
348 306 110
350 347 307
352 351 349
354 184 116
356 185 38
358 357 355
360 306 116
362 359 307
364 363 361
366 184 122
368 185 40
370 369 367
372 306 122
374 371 307
376 375 373
378 184 128
380 185 42
382 381 379
384 306 128
386 383 307
388 387 385
390 184 134
392 185 44
394 393 391
396 306 134
398 395 307
400 399 397
402 184 140
404 185 46
406 405 403
408 306 140
410 407 307
412 411 409
414 184 146
416 185 48
418 417 415
420 306 146
422 419 307
424 423 421
426 184 152
428 185 50
430 429 427
432 306 152
434 431 307
436 435 433
438 184 158
440 185 52
442 441 439
444 306 158
446 443 307
448 447 445
450 184 164
452 185 54
454 453 451
456 306 164
458 455 307
460 459 457
462 184 170
464 185 56
466 465 463
468 306 170
470 467 307
472 471 469
474 184 176
476 185 58
478 477 475
480 306 176
482 479 307
484 483 481
486 185 60
488 306 182
490 486 307
492 491 489
494 188 185
496 495 185
498 497 307
500 329 317
502 316 98
504 503 501
506 341 317
508 316 104
510 509 507
512 353 317
514 316 110
516 515 513
518 365 317
520 316 116
522 521 519
524 377 317
526 316 122
528 527 525
530 389 317
532 316 128
534 533 531
536 401 317
538 316 134
540 539 537
542 413 317
544 316 140
546 545 543
548 425 317
550 316 146
552 551 549
554 437 317
556 316 152
558 557 555
560 449 317
562 316 158
564 563 561
566 461 317
568 316 164
570 569 567
572 473 317
574 316 170
576 575 573
578 485 317
580 316 176
582 581 579
584 493 317
586 316 182
588 587 585
590 498 317
592 316 188
594 593 591
i0 controllable_c<0>
i1 controllable_c<1>
i2 controllable_c<2>
i3 controllable_c<3>
i4 controllable_c<4>
i5 controllable_c<5>
i6 controllable_c<6>
i7 controllable_c<7>
i8 controllable_c<8>
i9 controllable_c<9>
i10 controllable_c<10>
i11 controllable_c<11>
i12 controllable_c<12>
i13 controllable_c<13>
i14 controllable_c<14>
i15 a<0>
i16 a<1>
i17 a<2>
i18 a<3>
i19 a<4>
i20 a<5>
i21 a<6>
i22 a<7>
i23 a<8>
i24 a<9>
i25 a<10>
i26 a<11>
i27 a<12>
i28 a<13>
i29 a<14>
l0 n63
l1 counter<0>_out
l2 counter<1>_out
l3 counter<2>_out
l4 counter<3>_out
l5 counter<4>_out
l6 counter<5>_out
l7 counter<6>_out
l8 counter<7>_out
l9 counter<8>_out
l10 counter<9>_out
l11 counter<10>_out
l12 counter<11>_out
l13 counter<12>_out
l14 counter<13>_out
l15 counter<14>_out
l16 counter<15>_out
o0 err
c
bench
This file was written by ABC on Sat Aug 31 20:24:40 2013
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv mvs16.v   ---gives--> mvs16.mv
> abc -c "read_blif_mv mvs16.mv; write_aiger -s mvs16n.aig"   ---gives--> mvs16n.aig
> aigtoaig mvs16n.aig mvs16n.aag   ---gives--> mvs16n.aag (this file)
Content of mvs16.v:
// realizable
module bench(clk, a, controllable_c, err);
  input clk;
  input [14:0] a;
  input [14:0] controllable_c;
  reg [15:0] counter;
  output err;
  wire ctrl_xor;
  
  assign err = (counter == 16'b1111111111111111) ? 1 : 0;
  assign ctrl_xor = controllable_c[0] ^
                    controllable_c[1] ^
                    controllable_c[2] ^
                    controllable_c[3] ^
                    controllable_c[4] ^
                    controllable_c[5] ^
                    controllable_c[6] ^
                    controllable_c[7] ^
                    controllable_c[8] ^
                    controllable_c[9] ^
                    controllable_c[10] ^
                    controllable_c[11] ^
                    controllable_c[12] ^
                    controllable_c[13] ^
                    controllable_c[14];

  initial
  begin
    counter = 0;
  end

  always @ (posedge clk)
  begin
    if(counter[15] & ctrl_xor)
       counter[15] = 0;
    else if(counter[14])
      begin
       counter[15] = 1;
       counter[14] = 0;
      end
    else
       counter[14:0] = a;
   end
endmodule
-------------------------------
#!SYNTCOMP
STATUS : realizable
SOLVED_BY : 8/8 [SYNTCOMP2014-RealSeq]
SOLVED_IN : 0.008 [SYNTCOMP2014-RealSeq]
#.
