Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Thu Jan 12 12:29:15 2023
| Host              : liara running 64-bit Arch Linux
| Command           : report_timing_summary -file ./report/corr_accel_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (190)
6. checking no_output_delay (246)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (190)
--------------------------------
 There are 190 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (246)
---------------------------------
 There are 246 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.252        0.000                      0                 7011        0.046        0.000                      0                 7011        4.458        0.000                       0                  3082  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.252        0.000                      0                 7011        0.046        0.000                      0                 7011        4.458        0.000                       0                  3082  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 3.216ns (72.205%)  route 1.238ns (27.795%))
  Logic Levels:           14  (CARRY8=2 DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[6]/Q
                         net (fo=2, unplaced)         0.172     0.279    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[6]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[6]_B2_DATA[6])
                                                      0.151     0.430 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, unplaced)         0.000     0.430    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA.B2_DATA<6>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[6]_B2B1[6])
                                                      0.073     0.503 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, unplaced)         0.000     0.503    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA.B2B1<6>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[6]_V[35])
                                                      0.609     1.112 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, unplaced)         0.000     1.112    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER.V<35>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[35]_V_DATA[35])
                                                      0.046     1.158 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, unplaced)         0.000     1.158    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA.V_DATA<35>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[35]_ALU_OUT[47])
                                                      0.571     1.729 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.729    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.092 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=2, unplaced)         0.220     2.312    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/zero_detect_rnd[0]
                         LUT3 (Prop_LUT3_I1_O)        0.053     2.365 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, unplaced)         0.020     2.385    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[2])
                                                      0.115     2.500 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, unplaced)         0.199     2.699    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B_ALU[1])
                                                      0.165     2.864 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, unplaced)         0.000     2.864    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
                         DSP_ALU (Prop_DSP_ALU_B_ALU[1]_ALU_OUT[12])
                                                      0.541     3.405 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, unplaced)         0.000     3.405    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<12>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.109     3.514 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[12]
                         net (fo=1, unplaced)         0.058     3.572    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CARRY_IN
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.193     3.765 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=1, unplaced)         0.186     3.951    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q[4]
                         LUT3 (Prop_LUT3_I2_O)        0.112     4.063 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[14]_INST_0/O
                         net (fo=1, unplaced)         0.186     4.249    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/grp_compute_fu_208_reg_file_2_1_d0[14]
                         LUT3 (Prop_LUT3_I0_O)        0.038     4.287 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/ram_reg_bram_0_i_2__7/O
                         net (fo=1, unplaced)         0.197     4.484    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0_2[14]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.041    10.041    bd_0_i/hls_inst/inst/reg_file_5_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[14])
                                                     -0.270     9.736    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                  5.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.038ns (46.341%)  route 0.044ns (53.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.054ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.051 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p1_reg[7]/Q
                         net (fo=1, unplaced)         0.044     0.095    bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[7]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.054     0.054    bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.054    
                         RAMB36E2 (Hold_RAMB36E2_CLKBWRCLK_DINADIN[7])
                                                     -0.005     0.049    bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431                bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK



