First i have written an verilog code for full substractor in xilinx vivado......
