#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 11 17:05:17 2019
# Process ID: 3989
# Current directory: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1
# Command line: vivado -log DCT16_2_I.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DCT16_2_I.tcl
# Log file: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/DCT16_2_I.vds
# Journal file: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source DCT16_2_I.tcl -notrace
Command: synth_design -top DCT16_2_I -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4062 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1666.398 ; gain = 153.719 ; free physical = 606 ; free virtual = 12596
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DCT16_2_I' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sim_1/new/DCT16_2_I.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'DCT16_2_I' (1#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sim_1/new/DCT16_2_I.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1721.148 ; gain = 208.469 ; free physical = 626 ; free virtual = 12617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1724.117 ; gain = 211.438 ; free physical = 626 ; free virtual = 12618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1724.117 ; gain = 211.438 ; free physical = 626 ; free virtual = 12618
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc]
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1865.852 ; gain = 0.000 ; free physical = 536 ; free virtual = 12528
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1868.820 ; gain = 2.969 ; free physical = 534 ; free virtual = 12526
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1868.820 ; gain = 356.141 ; free physical = 613 ; free virtual = 12608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1868.820 ; gain = 356.141 ; free physical = 613 ; free virtual = 12608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1868.820 ; gain = 356.141 ; free physical = 613 ; free virtual = 12608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1868.820 ; gain = 356.141 ; free physical = 603 ; free virtual = 12601
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 17    
	   2 Input     32 Bit       Adders := 15    
+---Registers : 
	               32 Bit    Registers := 76    
	                1 Bit    Registers := 11    
+---Multipliers : 
	                 9x32  Multipliers := 18    
	                 8x32  Multipliers := 8     
	                 6x32  Multipliers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DCT16_2_I 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 17    
	   2 Input     32 Bit       Adders := 15    
+---Registers : 
	               32 Bit    Registers := 76    
	                1 Bit    Registers := 11    
+---Multipliers : 
	                 9x32  Multipliers := 18    
	                 8x32  Multipliers := 8     
	                 6x32  Multipliers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 's_stg2D10_reg[31]' (FDRE) to 's_stg2D10_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D10_reg[30]' (FDRE) to 's_stg2D10_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D10_reg[29]' (FDRE) to 's_stg2D10_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D13_reg[31]' (FDRE) to 's_stg2D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D13_reg[30]' (FDRE) to 's_stg2D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D13_reg[27]' (FDRE) to 's_stg2D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D13_reg[28]' (FDRE) to 's_stg2D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D13_reg[29]' (FDRE) to 's_stg2D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D13_reg[25]' (FDRE) to 's_stg2D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D13_reg[26]' (FDRE) to 's_stg2D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D13_reg[23]' (FDRE) to 's_stg2D13_reg[24]'
INFO: [Synth 8-3886] merging instance 's_stg2D10_reg[27]' (FDRE) to 's_stg2D10_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D10_reg[28]' (FDRE) to 's_stg2D10_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D10_reg[23]' (FDRE) to 's_stg2D10_reg[24]'
INFO: [Synth 8-3886] merging instance 's_stg2D10_reg[24]' (FDRE) to 's_stg2D10_reg[25]'
INFO: [Synth 8-3886] merging instance 's_stg2D10_reg[25]' (FDRE) to 's_stg2D10_reg[26]'
INFO: [Synth 8-3886] merging instance 's_stg4M101_reg[1]' (FDRE) to 's_stg4M101_reg[2]'
INFO: [Synth 8-3886] merging instance 's_stg4M101_reg[2]' (FDRE) to 's_stg4M131_reg[1]'
INFO: [Synth 8-3886] merging instance 's_stg4M131_reg[1]' (FDRE) to 's_stg4M131_reg[2]'
INFO: [Synth 8-3886] merging instance 's_stg4M131_reg[2]' (FDRE) to 's_stg4M141_reg[1]'
INFO: [Synth 8-3886] merging instance 's_stg4M141_reg[1]' (FDRE) to 's_stg4M141_reg[2]'
INFO: [Synth 8-3886] merging instance 's_stg4M141_reg[2]' (FDRE) to 's_stg4M91_reg[1]'
INFO: [Synth 8-3886] merging instance 's_stg4M91_reg[1]' (FDRE) to 's_stg4M91_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M91_reg[2] )
INFO: [Synth 8-3886] merging instance 's_stg2D11_reg[31]' (FDRE) to 's_stg2D11_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D11_reg[23]' (FDRE) to 's_stg2D11_reg[24]'
INFO: [Synth 8-3886] merging instance 's_stg2D11_reg[24]' (FDRE) to 's_stg2D11_reg[25]'
INFO: [Synth 8-3886] merging instance 's_stg2D11_reg[25]' (FDRE) to 's_stg2D11_reg[26]'
INFO: [Synth 8-3886] merging instance 's_stg2D11_reg[26]' (FDRE) to 's_stg2D11_reg[27]'
INFO: [Synth 8-3886] merging instance 's_stg2D11_reg[27]' (FDRE) to 's_stg2D11_reg[28]'
INFO: [Synth 8-3886] merging instance 's_stg2D11_reg[28]' (FDRE) to 's_stg2D11_reg[29]'
INFO: [Synth 8-3886] merging instance 's_stg2D11_reg[29]' (FDRE) to 's_stg2D11_reg[30]'
INFO: [Synth 8-3886] merging instance 's_stg2D12_reg[31]' (FDRE) to 's_stg2D12_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D12_reg[30]' (FDRE) to 's_stg2D12_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D12_reg[27]' (FDRE) to 's_stg2D12_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D12_reg[28]' (FDRE) to 's_stg2D12_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D12_reg[29]' (FDRE) to 's_stg2D12_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D12_reg[23]' (FDRE) to 's_stg2D12_reg[24]'
INFO: [Synth 8-3886] merging instance 's_stg2D12_reg[24]' (FDRE) to 's_stg2D12_reg[25]'
INFO: [Synth 8-3886] merging instance 's_stg2D12_reg[25]' (FDRE) to 's_stg2D12_reg[26]'
INFO: [Synth 8-3886] merging instance 's_stg4D10_reg[31]' (FDRE) to 's_stg4D10_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D10_reg[29]' (FDRE) to 's_stg4D10_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D10_reg[30]' (FDRE) to 's_stg4D10_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D10_reg[26]' (FDRE) to 's_stg4D10_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D10_reg[27]' (FDRE) to 's_stg4D10_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D10_reg[28]' (FDRE) to 's_stg4D10_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D10_reg[23]' (FDRE) to 's_stg4D10_reg[24]'
INFO: [Synth 8-3886] merging instance 's_stg4D10_reg[24]' (FDRE) to 's_stg4D10_reg[25]'
INFO: [Synth 8-3886] merging instance 's_stg4D13_reg[31]' (FDRE) to 's_stg4D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D13_reg[30]' (FDRE) to 's_stg4D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D13_reg[28]' (FDRE) to 's_stg4D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D13_reg[29]' (FDRE) to 's_stg4D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D13_reg[25]' (FDRE) to 's_stg4D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D13_reg[26]' (FDRE) to 's_stg4D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D13_reg[27]' (FDRE) to 's_stg4D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D13_reg[23]' (FDRE) to 's_stg4D13_reg[24]'
INFO: [Synth 8-3886] merging instance 's_stg4D9_reg[31]' (FDRE) to 's_stg4D9_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D9_reg[23]' (FDRE) to 's_stg4D9_reg[24]'
INFO: [Synth 8-3886] merging instance 's_stg4D9_reg[24]' (FDRE) to 's_stg4D9_reg[25]'
INFO: [Synth 8-3886] merging instance 's_stg4D9_reg[25]' (FDRE) to 's_stg4D9_reg[26]'
INFO: [Synth 8-3886] merging instance 's_stg4D9_reg[26]' (FDRE) to 's_stg4D9_reg[27]'
INFO: [Synth 8-3886] merging instance 's_stg4D9_reg[27]' (FDRE) to 's_stg4D9_reg[28]'
INFO: [Synth 8-3886] merging instance 's_stg4D9_reg[28]' (FDRE) to 's_stg4D9_reg[29]'
INFO: [Synth 8-3886] merging instance 's_stg4D9_reg[29]' (FDRE) to 's_stg4D9_reg[30]'
INFO: [Synth 8-3886] merging instance 's_stg4D14_reg[31]' (FDRE) to 's_stg4D14_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D14_reg[30]' (FDRE) to 's_stg4D14_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D14_reg[27]' (FDRE) to 's_stg4D14_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D14_reg[28]' (FDRE) to 's_stg4D14_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D14_reg[29]' (FDRE) to 's_stg4D14_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D14_reg[23]' (FDRE) to 's_stg4D14_reg[24]'
INFO: [Synth 8-3886] merging instance 's_stg4D14_reg[24]' (FDRE) to 's_stg4D14_reg[25]'
INFO: [Synth 8-3886] merging instance 's_stg4D14_reg[25]' (FDRE) to 's_stg4D14_reg[26]'
INFO: [Synth 8-3886] merging instance 's_stg6M111_reg[1]' (FDRE) to 's_stg6M111_reg[2]'
INFO: [Synth 8-3886] merging instance 's_stg6M111_reg[2]' (FDRE) to 's_stg6M111_reg[3]'
INFO: [Synth 8-3886] merging instance 's_stg6M111_reg[3]' (FDRE) to 's_stg6M121_reg[1]'
INFO: [Synth 8-3886] merging instance 's_stg6M121_reg[1]' (FDRE) to 's_stg6M121_reg[2]'
INFO: [Synth 8-3886] merging instance 's_stg6M121_reg[2]' (FDRE) to 's_stg6M121_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M121_reg[3] )
INFO: [Synth 8-3886] merging instance 'dataOut15_reg[23]' (FDRE) to 'dataOut15_reg[24]'
INFO: [Synth 8-3886] merging instance 'dataOut15_reg[24]' (FDRE) to 'dataOut15_reg[25]'
INFO: [Synth 8-3886] merging instance 'dataOut15_reg[25]' (FDRE) to 'dataOut15_reg[26]'
INFO: [Synth 8-3886] merging instance 'dataOut15_reg[26]' (FDRE) to 'dataOut15_reg[27]'
INFO: [Synth 8-3886] merging instance 'dataOut15_reg[27]' (FDRE) to 'dataOut15_reg[28]'
INFO: [Synth 8-3886] merging instance 'dataOut15_reg[28]' (FDRE) to 'dataOut15_reg[29]'
INFO: [Synth 8-3886] merging instance 'dataOut15_reg[29]' (FDRE) to 'dataOut15_reg[30]'
INFO: [Synth 8-3886] merging instance 'dataOut15_reg[30]' (FDRE) to 'dataOut15_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataOut14_reg[23]' (FDRE) to 'dataOut14_reg[24]'
INFO: [Synth 8-3886] merging instance 'dataOut14_reg[24]' (FDRE) to 'dataOut14_reg[25]'
INFO: [Synth 8-3886] merging instance 'dataOut14_reg[25]' (FDRE) to 'dataOut14_reg[26]'
INFO: [Synth 8-3886] merging instance 'dataOut14_reg[26]' (FDRE) to 'dataOut14_reg[27]'
INFO: [Synth 8-3886] merging instance 'dataOut14_reg[27]' (FDRE) to 'dataOut14_reg[28]'
INFO: [Synth 8-3886] merging instance 'dataOut14_reg[28]' (FDRE) to 'dataOut14_reg[29]'
INFO: [Synth 8-3886] merging instance 'dataOut14_reg[29]' (FDRE) to 'dataOut14_reg[30]'
INFO: [Synth 8-3886] merging instance 'dataOut14_reg[30]' (FDRE) to 'dataOut14_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataOut13_reg[23]' (FDRE) to 'dataOut13_reg[24]'
INFO: [Synth 8-3886] merging instance 'dataOut13_reg[24]' (FDRE) to 'dataOut13_reg[25]'
INFO: [Synth 8-3886] merging instance 'dataOut13_reg[25]' (FDRE) to 'dataOut13_reg[26]'
INFO: [Synth 8-3886] merging instance 'dataOut13_reg[26]' (FDRE) to 'dataOut13_reg[27]'
INFO: [Synth 8-3886] merging instance 'dataOut13_reg[27]' (FDRE) to 'dataOut13_reg[28]'
INFO: [Synth 8-3886] merging instance 'dataOut13_reg[28]' (FDRE) to 'dataOut13_reg[29]'
INFO: [Synth 8-3886] merging instance 'dataOut13_reg[29]' (FDRE) to 'dataOut13_reg[30]'
INFO: [Synth 8-3886] merging instance 'dataOut13_reg[30]' (FDRE) to 'dataOut13_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M91_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M92_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.820 ; gain = 356.141 ; free physical = 572 ; free virtual = 12579
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1868.820 ; gain = 356.141 ; free physical = 451 ; free virtual = 12459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1868.820 ; gain = 356.141 ; free physical = 450 ; free virtual = 12457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1868.820 ; gain = 356.141 ; free physical = 443 ; free virtual = 12449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1874.758 ; gain = 362.078 ; free physical = 441 ; free virtual = 12448
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1874.758 ; gain = 362.078 ; free physical = 441 ; free virtual = 12448
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1874.758 ; gain = 362.078 ; free physical = 441 ; free virtual = 12448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1874.758 ; gain = 362.078 ; free physical = 441 ; free virtual = 12448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1874.758 ; gain = 362.078 ; free physical = 441 ; free virtual = 12448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1874.758 ; gain = 362.078 ; free physical = 441 ; free virtual = 12448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   871|
|3     |LUT1   |   218|
|4     |LUT2   |  2562|
|5     |LUT3   |   509|
|6     |LUT4   |   508|
|7     |LUT5   |   414|
|8     |LUT6   |   416|
|9     |FDRE   |  2150|
|10    |IBUF   |   259|
|11    |OBUF   |   257|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  8165|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1874.758 ; gain = 362.078 ; free physical = 441 ; free virtual = 12448
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1874.758 ; gain = 217.375 ; free physical = 494 ; free virtual = 12501
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1874.766 ; gain = 362.078 ; free physical = 508 ; free virtual = 12515
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 871 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'DCT16_2_I' is not ideal for floorplanning, since the cellview 'DCT16_2_I' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1878.727 ; gain = 0.000 ; free physical = 444 ; free virtual = 12451
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1878.727 ; gain = 516.367 ; free physical = 543 ; free virtual = 12550
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1878.727 ; gain = 0.000 ; free physical = 543 ; free virtual = 12550
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/DCT16_2_I.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DCT16_2_I_utilization_synth.rpt -pb DCT16_2_I_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 11 17:06:03 2019...
