From 70c9e45b8a18fd9f003eb6d3939b5dc71315d638 Mon Sep 17 00:00:00 2001
From: Callan Barrett <callan@zoocar.org>
Date: Wed, 17 Aug 2022 09:22:06 +0800
Subject: [PATCH 1/2] Overclock

---
 arch/arm/configs/MiSTer_defconfig |  23 ++-
 drivers/cpufreq/Kconfig.arm       |   7 +
 drivers/cpufreq/Makefile          |   1 +
 drivers/cpufreq/socfpga-cpufreq.c | 301 ++++++++++++++++++++++++++++++
 4 files changed, 331 insertions(+), 1 deletion(-)
 create mode 100644 drivers/cpufreq/socfpga-cpufreq.c

diff --git a/arch/arm/configs/MiSTer_defconfig b/arch/arm/configs/MiSTer_defconfig
index ab9548e5d..5da7702b0 100644
--- a/arch/arm/configs/MiSTer_defconfig
+++ b/arch/arm/configs/MiSTer_defconfig
@@ -475,7 +475,28 @@ CONFIG_AUTO_ZRELADDR=y
 #
 # CPU Frequency scaling
 #
-# CONFIG_CPU_FREQ is not set
+CONFIG_CPU_FREQ=y
+CONFIG_CPU_FREQ_GOV_ATTR_SET=y
+CONFIG_CPU_FREQ_GOV_COMMON=y
+CONFIG_CPU_FREQ_STAT=y
+CONFIG_CPU_FREQ_DEFAULT_GOV_PERFORMANCE=y
+# CONFIG_CPU_FREQ_DEFAULT_GOV_POWERSAVE is not set
+# CONFIG_CPU_FREQ_DEFAULT_GOV_USERSPACE is not set
+# CONFIG_CPU_FREQ_DEFAULT_GOV_ONDEMAND is not set
+# CONFIG_CPU_FREQ_DEFAULT_GOV_CONSERVATIVE is not set
+# CONFIG_CPU_FREQ_DEFAULT_GOV_SCHEDUTIL is not set
+CONFIG_CPU_FREQ_GOV_PERFORMANCE=y
+CONFIG_CPU_FREQ_GOV_POWERSAVE=y
+CONFIG_CPU_FREQ_GOV_USERSPACE=y
+CONFIG_CPU_FREQ_GOV_ONDEMAND=y
+CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y
+CONFIG_CPU_FREQ_GOV_SCHEDUTIL=y
+
+#
+# CPU frequency scaling drivers
+#
+# CONFIG_CPUFREQ_DT is not set
+CONFIG_ARM_SOCFPGA_CPUFREQ=y
 # end of CPU Frequency scaling
 
 #
diff --git a/drivers/cpufreq/Kconfig.arm b/drivers/cpufreq/Kconfig.arm
index 954749afb..8d153fed2 100644
--- a/drivers/cpufreq/Kconfig.arm
+++ b/drivers/cpufreq/Kconfig.arm
@@ -311,6 +311,13 @@ config ARM_STI_CPUFREQ
 	  this config option if you wish to add CPUFreq support for STi based
 	  SoCs.
 
+config ARM_SOCFPGA_CPUFREQ
+	tristate "socfpga CPUFreq support"
+	depends on CPU_FREQ && CLK_INTEL_SOCFPGA32
+	help
+	  This adds the CPUFreq driver support for ARM socfpga. Currently
+	  assumes DE10 Nano board.
+
 config ARM_TEGRA20_CPUFREQ
 	tristate "Tegra20/30 CPUFreq support"
 	depends on ARCH_TEGRA && CPUFREQ_DT
diff --git a/drivers/cpufreq/Makefile b/drivers/cpufreq/Makefile
index 48ee58590..d749d92ff 100644
--- a/drivers/cpufreq/Makefile
+++ b/drivers/cpufreq/Makefile
@@ -76,6 +76,7 @@ obj-$(CONFIG_ARM_SA1100_CPUFREQ)	+= sa1100-cpufreq.o
 obj-$(CONFIG_ARM_SA1110_CPUFREQ)	+= sa1110-cpufreq.o
 obj-$(CONFIG_ARM_SCMI_CPUFREQ)		+= scmi-cpufreq.o
 obj-$(CONFIG_ARM_SCPI_CPUFREQ)		+= scpi-cpufreq.o
+obj-$(CONFIG_ARM_SOCFPGA_CPUFREQ)	+= socfpga-cpufreq.o
 obj-$(CONFIG_ARM_SPEAR_CPUFREQ)		+= spear-cpufreq.o
 obj-$(CONFIG_ARM_STI_CPUFREQ)		+= sti-cpufreq.o
 obj-$(CONFIG_ARM_ALLWINNER_SUN50I_CPUFREQ_NVMEM) += sun50i-cpufreq-nvmem.o
diff --git a/drivers/cpufreq/socfpga-cpufreq.c b/drivers/cpufreq/socfpga-cpufreq.c
new file mode 100644
index 000000000..e00739b71
--- /dev/null
+++ b/drivers/cpufreq/socfpga-cpufreq.c
@@ -0,0 +1,301 @@
+#include <linux/cpufreq.h>
+#include <linux/module.h>
+#include <linux/of_address.h>
+#include <linux/wait_bit.h>
+
+#define DRIVER_AUTHOR "Michael Huang <coolbho3000@gmail.com>"
+#define DRIVER_DESCRIPTION "DE10 Nano cpufreq driver"
+#define DRIVER_VERSION "1.0"
+
+MODULE_AUTHOR(DRIVER_AUTHOR);
+MODULE_DESCRIPTION(DRIVER_DESCRIPTION);
+MODULE_VERSION(DRIVER_VERSION);
+MODULE_LICENSE("GPL");
+
+// Input clock is 25 MHz for DE10 Nano by default
+#define OSC1_HZ 25000000;
+
+// Address offsets
+#define CLKMGR_GEN5_BYPASS     0x04
+#define CLKMGR_STAT            0x14
+#define MAINPLL_VCO            0x40
+#define MAINPLL_MPUCLK         0x48
+#define MAINPLL_CFGS2FUSER0CLK 0x5c
+#define ALTR_MPUCLK            0xe0
+#define ALTR_MAINCLK           0xe4
+#define ALTR_DBGATCLK          0xe8
+
+// Register masks
+#define CLKMGR_BYPASS_MAINPLL BIT(0)
+#define CLKMGR_STAT_BUSY      BIT(0)
+
+// Offsets for calculating VCO frequency/register value
+#define VCO_NUMER_OFFSET 3
+#define VCO_DENOM_OFFSET 16
+
+// Mask for setting main PLL VCO
+#define MAINPLL_VCO_MASK 0x003ffff8
+
+static DEFINE_MUTEX(socfpga_cpufreq_mutex);
+
+void __iomem *socfpga_cpufreq_clk_mgr_base_addr;
+
+struct socfpga_clock_data {
+        u32 vco_numer; // Numerator for calculating VCO register
+        u32 vco_denom; // Denominator for calculating VCO register
+        u32 alteragrp_mpuclk; // Divides the VCO frequency by the value+1
+        u32 alteragrp_mainclk; // Divides the VCO frequency by the value+1
+        u32 alteragrp_dbgatclk; // Divides the VCO frequency by the value+1
+        u32 mainpll_cfgs2fuser0clk; // Divides the VCO frequency by the value+1
+};
+
+// 1300 MHz overclock
+static const struct socfpga_clock_data clock_data_1300000 = {
+        .vco_numer = 103, // 25 MHz * (103 + 1) / (0 + 1) = 2600 MHz
+        .vco_denom = 0,
+        .alteragrp_mpuclk = 1, // 2600 MHz / (1 + 1) = 1300 MHz
+        .alteragrp_mainclk = 5, // 2600 MHz / (5 + 1) = 433 MHz
+        .alteragrp_dbgatclk = 5, // 2600 MHz / (5 + 1) = 433 MHz
+        .mainpll_cfgs2fuser0clk = 25, // 2600 MHz / (25 + 1) = 100 MHz
+};
+
+// 1200 MHz overclock
+static const struct socfpga_clock_data clock_data_1200000 = {
+        .vco_numer = 95, // 25 MHz * (95 + 1) / (0 + 1) = 2400 MHz
+        .vco_denom = 0,
+        .alteragrp_mpuclk = 1, // 2400 MHz / (1 + 1) = 1200 MHz
+        .alteragrp_mainclk = 5, // 2400 MHz / (5 + 1) = 400 MHz
+        .alteragrp_dbgatclk = 5, // 2400 MHz / (5 + 1) = 400 MHz
+        .mainpll_cfgs2fuser0clk = 23, // 2400 MHz / (23 + 1) = 100 MHz
+};
+
+// 1000 MHz overclock
+static const struct socfpga_clock_data clock_data_1000000 = {
+        .vco_numer = 79, // 25 MHz * (79 + 1) / (0 + 1) = 2000 MHz
+        .vco_denom = 0,
+        .alteragrp_mpuclk = 1, // 2000 MHz / (1 + 1) = 1000 MHz
+        .alteragrp_mainclk = 4, // 2000 MHz / (4 + 1) = 400 MHz
+        .alteragrp_dbgatclk = 4, // 2000 MHz / (4 + 1) = 400 MHz
+        .mainpll_cfgs2fuser0clk = 19, // 2000 MHz / (19 + 1) = 100 MHz
+};
+
+// 800 MHz. Default for -I7 and -C7 speed grades
+static const struct socfpga_clock_data clock_data_800000 = {
+        .vco_numer = 63, // 25 MHz * (63 + 1) / (0 + 1) = 1600 MHz
+        .vco_denom = 0,
+        .alteragrp_mpuclk = 1, // 1600 MHz / (1 + 1) = 800 MHz
+        .alteragrp_mainclk = 3, // 1600 MHz / (3 + 1) = 400 MHz
+        .alteragrp_dbgatclk = 3, // 1600 MHz / (3 + 1) = 400 MHz
+        .mainpll_cfgs2fuser0clk = 15, // 1600 MHz / (15 + 1) = 100 MHz
+};
+
+// 400 MHz underclock
+static const struct socfpga_clock_data clock_data_400000 = {
+        .vco_numer = 63, // 25 MHz * (63 + 1) / (0 + 1) = 1600 MHz
+        .vco_denom = 0,
+        .alteragrp_mpuclk = 3, // 1600 MHz / (3 + 1) = 400 MHz
+        .alteragrp_mainclk = 3, // 1600 MHz / (3 + 1) = 400 MHz
+        .alteragrp_dbgatclk = 3, // 1600 MHz / (3 + 1) = 400 MHz
+        .mainpll_cfgs2fuser0clk = 15, // 1600 MHz / (15 + 1) = 100 MHz
+};
+
+#define SOCFPGA_CPUFREQ_ROW(freq_khz, f) \
+        { \
+                .driver_data = (unsigned int) &clock_data_##freq_khz, \
+                .frequency = freq_khz, \
+                .flags = f, \
+        }
+
+
+static struct cpufreq_frequency_table freq_table[] = {
+        // Mark OC rows as boost freq to prevent cpufreq from setting them
+        SOCFPGA_CPUFREQ_ROW(1300000, CPUFREQ_BOOST_FREQ),
+        SOCFPGA_CPUFREQ_ROW(1200000, CPUFREQ_BOOST_FREQ),
+        SOCFPGA_CPUFREQ_ROW(1000000, CPUFREQ_BOOST_FREQ),
+        SOCFPGA_CPUFREQ_ROW(800000, 0),
+        SOCFPGA_CPUFREQ_ROW(400000, 0),
+        {
+                .driver_data = 0,
+                .frequency   = CPUFREQ_TABLE_END,
+        },
+};
+
+static inline u32 calculate_vco_reg(u32 numer, u32 denom) {
+        u32 vco_reg;
+        vco_reg = readl(socfpga_cpufreq_clk_mgr_base_addr + MAINPLL_VCO);
+        return (vco_reg & ~MAINPLL_VCO_MASK) | (((denom << VCO_DENOM_OFFSET) |
+                (numer << VCO_NUMER_OFFSET)) & MAINPLL_VCO_MASK);
+}
+
+static inline u64 calculate_vco_clock_hz(u32 numer, u32 denom) {
+        u64 vco_freq = OSC1_HZ;
+        vco_freq *= (numer + 1);
+        do_div(vco_freq, (denom + 1));
+        return vco_freq;
+}
+
+static inline u64 get_vco_clock_hz(void) {
+        u32 numer, denom, vco_reg;
+
+        vco_reg = readl(socfpga_cpufreq_clk_mgr_base_addr + MAINPLL_VCO);
+        numer = vco_reg >> VCO_NUMER_OFFSET;
+        denom = vco_reg >> VCO_DENOM_OFFSET;
+        return calculate_vco_clock_hz(numer, denom);
+}
+
+void inline wait_for_fsm(void)
+{
+        wait_on_bit((void *)(socfpga_cpufreq_clk_mgr_base_addr + CLKMGR_STAT),
+                CLKMGR_STAT_BUSY, TASK_UNINTERRUPTIBLE);
+}
+
+static int socfpga_verify_speed(struct cpufreq_policy_data *policy)
+{
+        return cpufreq_frequency_table_verify(policy, freq_table);
+}
+
+static unsigned int socfpga_get(unsigned int cpu) {
+        u32 alteragrp_mpuclk_reg, mpuclk_cnt_reg;
+        u64 mpuclk_freq;
+
+        mutex_lock(&socfpga_cpufreq_mutex);
+
+        // Get value of alteragrp_mpuclk
+        alteragrp_mpuclk_reg = readl(socfpga_cpufreq_clk_mgr_base_addr +
+                ALTR_MPUCLK);
+
+        // Get value of mpuclk_cnt
+        mpuclk_cnt_reg = readl(socfpga_cpufreq_clk_mgr_base_addr +
+                MAINPLL_MPUCLK);
+
+        // Get and calculate VCO clock
+        mpuclk_freq = get_vco_clock_hz();
+
+        mutex_unlock(&socfpga_cpufreq_mutex);
+
+        // Divide by value of registers
+        do_div(mpuclk_freq, alteragrp_mpuclk_reg + 1);
+        do_div(mpuclk_freq, mpuclk_cnt_reg + 1);
+
+        // Convert to KHz
+        do_div(mpuclk_freq, 1000);
+
+        return (unsigned int) mpuclk_freq;
+}
+
+static inline void set_dividers(struct socfpga_clock_data * clock_data) {
+        // Hardware-managed clocks
+        writel(clock_data->alteragrp_mpuclk,
+                socfpga_cpufreq_clk_mgr_base_addr + ALTR_MPUCLK);
+        writel(clock_data->alteragrp_mainclk,
+                socfpga_cpufreq_clk_mgr_base_addr + ALTR_MAINCLK);
+        writel(clock_data->alteragrp_dbgatclk,
+                socfpga_cpufreq_clk_mgr_base_addr + ALTR_DBGATCLK);
+
+        // Software-managed clocks
+        writel(clock_data->mainpll_cfgs2fuser0clk,
+                socfpga_cpufreq_clk_mgr_base_addr + MAINPLL_CFGS2FUSER0CLK);
+
+        // Other affected clocks are driven by peripheral PLL on DE10 Nano
+}
+
+static inline void set_vco_freq(struct socfpga_clock_data * clock_data) {
+        // Put main PLL into bypass
+        writel(CLKMGR_BYPASS_MAINPLL, socfpga_cpufreq_clk_mgr_base_addr +
+                CLKMGR_GEN5_BYPASS);
+        wait_for_fsm();
+
+        // Set VCO register
+        writel(calculate_vco_reg(clock_data->vco_numer, clock_data->vco_denom),
+                socfpga_cpufreq_clk_mgr_base_addr + MAINPLL_VCO);
+
+        // Put main PLL out of bypass
+        writel(0, socfpga_cpufreq_clk_mgr_base_addr + CLKMGR_GEN5_BYPASS);
+        wait_for_fsm();
+}
+
+
+static int socfpga_target_index(struct cpufreq_policy *policy,
+        unsigned int index)
+{
+        struct socfpga_clock_data *clock_data;
+        u64 current_vco_clock_hz, target_vco_clock_hz;
+
+        clock_data = (struct socfpga_clock_data *) freq_table[index].driver_data;
+
+        mutex_lock(&socfpga_cpufreq_mutex);
+
+        current_vco_clock_hz = get_vco_clock_hz();
+        target_vco_clock_hz = calculate_vco_clock_hz(clock_data->vco_numer,
+                clock_data->vco_denom);
+
+        if (target_vco_clock_hz == current_vco_clock_hz) {
+                set_dividers(clock_data);
+        } else if (target_vco_clock_hz > current_vco_clock_hz) {
+                set_dividers(clock_data);
+                set_vco_freq(clock_data);
+        } else if (target_vco_clock_hz < current_vco_clock_hz) {
+                set_vco_freq(clock_data);
+                set_dividers(clock_data);
+        }
+
+        mutex_unlock(&socfpga_cpufreq_mutex);
+
+        return 0;
+}
+
+static int socfpga_cpu_init(struct cpufreq_policy *policy)
+{
+
+        policy->cur = socfpga_get(policy->cpu);
+        policy->cpuinfo.transition_latency = 1000000;
+        policy->cpuinfo.max_freq = 1300000;
+        policy->cpuinfo.max_freq = 1200000;
+        policy->cpuinfo.min_freq = 400000;
+        policy->freq_table = freq_table;
+        cpumask_setall(policy->cpus);
+        return 0;
+}
+
+
+static int socfpga_cpu_exit(struct cpufreq_policy *policy)
+{
+        socfpga_cpufreq_clk_mgr_base_addr = NULL;
+        return 0;
+}
+
+
+static struct freq_attr *socfpga_cpufreq_attr[] = {
+        &cpufreq_freq_attr_scaling_available_freqs,
+        &cpufreq_freq_attr_scaling_boost_freqs,
+        NULL,
+};
+
+static struct cpufreq_driver socfpga_cpufreq_driver = {
+        .verify        = socfpga_verify_speed,
+        .target_index  = socfpga_target_index,
+        .get           = socfpga_get,
+        .init          = socfpga_cpu_init,
+        .exit          = socfpga_cpu_exit,
+        .name          = "socfpga",
+        .attr          = socfpga_cpufreq_attr,
+        .boost_enabled = false,
+};
+
+static int __init socfpga_cpufreq_init(void)
+{
+        struct device_node *clkmgr_np;
+
+        clkmgr_np = of_find_compatible_node(NULL, NULL, "altr,clk-mgr");
+        socfpga_cpufreq_clk_mgr_base_addr = of_iomap(clkmgr_np, 0);
+        of_node_put(clkmgr_np);
+        return cpufreq_register_driver(&socfpga_cpufreq_driver);
+}
+
+static void __exit socfpga_cpufreq_exit(void)
+{
+        cpufreq_unregister_driver(&socfpga_cpufreq_driver);
+}
+
+module_init(socfpga_cpufreq_init);
+module_exit(socfpga_cpufreq_exit);
\ No newline at end of file
-- 
2.37.2

