
#use-added-syntax(jitx)
defpackage ocdb/st-microelectronics/STM32L4R9AII6 : 
  import core
  import collections
  import math
  import jitx
  import jitx/commands

  import ocdb/defaults
  import ocdb/land-patterns
  import ocdb/symbols
  import ocdb/symbol-utils
  import ocdb/generic-components
  import ocdb/bundles
  import ocdb/box-symbol
  import ocdb/property-structs

public pcb-component component :
  manufacturer = "STMicroelectronics"
  mpn = "STM32L4R9AII6"
  val generic-props = GenericPin(Interval(-0.3, 4.0, false), 2000.)
  val power-props = PowerPin(Interval(1.71, 3.6, false))
  pin-properties :
    [pin:Ref                   | pads:Ref ... | side:Dir| generic-pin:GenericPin | power-pin:PowerPin ]
      [PI[10]   | A[1] | Right | - | - ]
    [PH[2]   | A[2] | Right | - | - ]
    [VDD[0]   | A[3] | Up | - | - ]
    [VDD[1]   | A[8] | Up | - | - ]
    [VDD[2]   | C[1] | Up | - | - ]
    [VDD[3]   | C[13] | Up | - | - ]
    [VDD[4]   | G[2] | Up | - | - ]
    [VDD[5]   | H[13] | Up | - | - ]
    [VDD[6]   | N[3] | Up | - | - ]
    [VDD[7]   | N[7] | Up | - | - ]
    [VDD[8]   | N[11] | Up | - | - ]
    [PE[0]   | A[4] | Right | - | - ]
    [PB[4] (NJTRST)   | A[5] | Right | - | - ]
    [PB[3] (JTDO/TRACESWO)   | A[6] | Right | - | - ]
    [VSS[0]   | A[7] | Down | - | - ]
    [VSS[1]   | B[3] | Down | - | - ]
    [VSS[2]   | C[2] | Down | - | - ]
    [VSS[3]   | C[12] | Down | - | - ]
    [VSS[4]   | F[2] | Down | - | - ]
    [VSS[5]   | F[13] | Down | - | - ]
    [VSS[6]   | H[2] | Down | - | - ]
    [VSS[7]   | H[12] | Down | - | - ]
    [VSS[8]   | M[3] | Down | - | - ]
    [VSS[9]   | M[7] | Down | - | - ]
    [VSS[10]   | M[11] | Down | - | - ]
    [PA[15] (JTDI)   | A[9] | Right | - | - ]
    [PA[14] (JTCK/SWCLK)   | A[10] | Right | - | - ]
    [PA[13] (JTMS/SWDIO)   | A[11] | Right | - | - ]
    [PI[0]   | A[12] | Right | - | - ]
    [PH[14]   | A[13] | Right | - | - ]
    [PI[9]   | B[1] | Right | - | - ]
    [PI[7]   | B[2] | Right | - | - ]
    [PE[1]   | B[4] | Right | - | - ]
    [PB[5]   | B[5] | Right | - | - ]
    [VDDIO[2][0]   | B[6] | Up | - | - ]
    [VDDIO[2][1]   | F[12] | Up | - | - ]
    [PG[9]   | B[7] | Right | - | - ]
    [PD[0]   | B[8] | Right | - | - ]
    [PI[6]   | B[9] | Right | - | - ]
    [PI[2]   | B[10] | Right | - | - ]
    [PI[1]   | B[11] | Right | - | - ]
    [PH[15]   | B[12] | Right | - | - ]
    [PH[12]   | B[13] | Right | - | - ]
    [PI[11]   | C[3] | Right | - | - ]
    [PB[8]   | C[4] | Right | - | - ]
    [PB[6]   | C[5] | Right | - | - ]
    [PG[15]   | C[6] | Right | - | - ]
    [PD[4]   | C[7] | Right | - | - ]
    [PD[1]   | C[8] | Right | - | - ]
    [PH[13]   | C[9] | Right | - | - ]
    [PI[3]   | C[10] | Right | - | - ]
    [PH[9]   | C[11] | Right | - | - ]
    [PE[4]   | D[1] | Right | - | - ]
    [PE[3]   | D[2] | Right | - | - ]
    [PE[2]   | D[3] | Right | - | - ]
    [PB[9]   | D[4] | Right | - | - ]
    [PB[7]   | D[5] | Right | - | - ]
    [PG[10]   | D[6] | Right | - | - ]
    [PD[5]   | D[7] | Right | - | - ]
    [PD[2]   | D[8] | Right | - | - ]
    [PC[10]   | D[9] | Right | - | - ]
    [PI[4]   | D[10] | Right | - | - ]
    [PA[10]   | D[11] | Right | - | - ]
    [VDDUSB   | D[12] | Up | - | - ]
    [PA[12]   | D[13] | Right | - | - ]
    [PC[13]   | E[1] | Right | - | - ]
    [VBAT   | E[2] | Up | - | - ]
    [PE[6]   | E[3] | Right | - | - ]
    [PE[5]   | E[4] | Right | - | - ]
    [PH[3]   | E[5] | Right | - | - ]
    [PG[11]   | E[6] | Right | - | - ]
    [PD[6]   | E[7] | Right | - | - ]
    [PD[3]   | E[8] | Right | - | - ]
    [PC[11]   | E[9] | Right | - | - ]
    [PI[5]   | E[10] | Right | - | - ]
    [PA[8]   | E[11] | Right | - | - ]
    [PA[9]   | E[12] | Right | - | - ]
    [PA[11]   | E[13] | Right | - | - ]
    [PC[14]   | F[1] | Right | - | - ]
    [PF[2]   | F[3] | Right | - | - ]
    [PF[1]   | F[4] | Right | - | - ]
    [PF[0]   | F[5] | Right | - | - ]
    [PG[12]   | F[6] | Right | - | - ]
    [PD[7]   | F[7] | Right | - | - ]
    [PC[12]   | F[8] | Right | - | - ]
    [PC[8]   | F[9] | Right | - | - ]
    [PG[8]   | F[10] | Right | - | - ]
    [PC[6]   | F[11] | Right | - | - ]
    [PC[15]   | G[1] | Right | - | - ]
    [PF[3]   | G[3] | Right | - | - ]
    [PF[4]   | G[4] | Right | - | - ]
    [PF[5]   | G[5] | Right | - | - ]
    [PG[13]   | G[6] | Right | - | - ]
    [PG[4]   | G[7] | Right | - | - ]
    [PG[3]   | G[8] | Right | - | - ]
    [PG[5]   | G[9] | Right | - | - ]
    [PG[7]   | G[10] | Right | - | - ]
    [PC[7]   | G[11] | Right | - | - ]
    [PG[6]   | G[12] | Right | - | - ]
    [PC[9]   | G[13] | Right | - | - ]
    [PH[0]   | H[1] | Right | - | - ]
    [NRST   | H[3] | Left | - | - ]
    [PF[10]   | H[4] | Right | - | - ]
    [PG[1]   | H[5] | Right | - | - ]
    [PE[10]   | H[6] | Right | - | - ]
    [PB[11]   | H[7] | Right | - | - ]
    [PD[13]   | H[8] | Right | - | - ]
    [PG[2]   | H[9] | Right | - | - ]
    [PD[15]   | H[10] | Right | - | - ]
    [PD[14]   | H[11] | Right | - | - ]
    [PH[1]   | J[1] | Right | - | - ]
    [PC[0]   | J[2] | Right | - | - ]
    [PC[1]   | J[3] | Right | - | - ]
    [PC[2]   | J[4] | Right | - | - ]
    [PG[0]   | J[5] | Right | - | - ]
    [PE[9]   | J[6] | Right | - | - ]
    [PE[15]   | J[7] | Right | - | - ]
    [PD[12]   | J[8] | Right | - | - ]
    [PD[11]   | J[9] | Right | - | - ]
    [PD[10]   | J[10] | Right | - | - ]
    [DSIHOST_D[1]P   | J[11] | Right | - | - ]
    [DSIHOST_D[1]N   | J[12] | Right | - | - ]
    [VSSDSI[0]   | J[13] | Up | - | - ]
    [VSSDSI[1]   | K[13] | Up | - | - ]
    [PC[3]   | K[1] | Right | - | - ]
    [VSSA/VREF   | K[2] | Up | - | - ]
    [PA[0]   | K[3] | Right | - | - ]
    [PC[4]   | K[4] | Right | - | - ]
    [PF[15]   | K[5] | Right | - | - ]
    [PE[8]   | K[6] | Right | - | - ]
    [PE[14]   | K[7] | Right | - | - ]
    [PH[4]   | K[8] | Right | - | - ]
    [PD[9]   | K[9] | Right | - | - ]
    [PD[8]   | K[10] | Right | - | - ]
    [DSIHOST_CKP   | K[11] | Right | - | - ]
    [DSIHOST_CKN   | K[12] | Right | - | - ]
    [VREF+   | L[1] | Right | - | - ]
    [VDDA   | L[2] | Up | - | - ]
    [PA[5]   | L[3] | Right | - | - ]
    [PA[6]   | L[4] | Right | - | - ]
    [PB[1]   | L[5] | Right | - | - ]
    [PF[14]   | L[6] | Right | - | - ]
    [PE[7]   | L[7] | Right | - | - ]
    [PE[13]   | L[8] | Right | - | - ]
    [PH[5]   | L[9] | Right | - | - ]
    [PB[15]   | L[10] | Right | - | - ]
    [DSIHOST_D[0]P   | L[11] | Right | - | - ]
    [DSIHOST_D[0]N   | L[12] | Right | - | - ]
    [VCAPDSI   | L[13] | Up | - | - ]
    [PA[1]   | M[1] | Right | - | - ]
    [PA[3]   | M[2] | Right | - | - ]
    [PA[7]   | M[4] | Right | - | - ]
    [PF[11]   | M[5] | Right | - | - ]
    [PF[13]   | M[6] | Right | - | - ]
    [PE[12]   | M[8] | Right | - | - ]
    [PH[10]   | M[9] | Right | - | - ]
    [PH[11]   | M[10] | Right | - | - ]
    [PB[14]   | M[12] | Right | - | - ]
    [VDDDSI   | M[13] | Up | - | - ]
    [PA[2]   | N[1] | Right | - | - ]
    [PA[4]   | N[2] | Right | - | - ]
    [PB[0]   | N[4] | Right | - | - ]
    [PB[2]   | N[5] | Right | - | - ]
    [PF[12]   | N[6] | Right | - | - ]
    [PE[11]   | N[8] | Right | - | - ]
    [PB[10]   | N[9] | Right | - | - ]
    [PH[8]   | N[10] | Right | - | - ]
    [PB[12]   | N[12] | Right | - | - ]
    [PB[13]   | N[13] | Right | - | - ]

  ;eval-when has-property?(VDD.rail-voltage):
  ;  val vdd = property(VDD.rail-voltage)
  ;  val generic-props-FT = GenericPin(Interval(-0.3, 4.0 + vdd, false), 2000)
  ;  for p in FT-pins do :
  ;    property(p.generic-pin) = generic-props-FT

  ;assign-landpattern(<UNKNOWN>)
  make-box-symbol()
  ocdb/components/STM32L4R9A_G-I_Ix/supports/make-supports()
  
  ; Put actual datasheet url
  property(self.metadata) = ["datasheet" => "ds12023-ultra-low-power-arm-cortex-m4-32-bit-mcufpu-150dmips-up-to-2mb-flash-640kb-sram-lcd-tft--mipi-dsi-ext-smps-stmicroelectronics-en.pdf"]

public pcb-module module :

  inst mcu : component
  