#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul 30 11:07:11 2024
# Process ID: 26032
# Current directory: C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.runs/synth_1
# Command line: vivado.exe -log MPSQ.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MPSQ.tcl
# Log file: C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.runs/synth_1/MPSQ.vds
# Journal file: C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MPSQ.tcl -notrace
Command: synth_design -top MPSQ -part xcvu19p-fsvb3824-1-e -gated_clock_conversion on -directive PerformanceOptimized -retiming -resource_sharing off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu19p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu19p'
INFO: [Common 17-86] Your Synthesis license expires in 9 day(s)
INFO: [Device 21-403] Loading part xcvu19p-fsvb3824-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16032
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2101.723 ; gain = 245.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MPSQ' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ.v:12]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state10 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state12 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state18 bound to: 11'b10000000000 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_patches_superpoints_V' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_patches_superpoints_V.v:48]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 2560 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_patches_superpoints_V_ram' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_patches_superpoints_V.v:6]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2560 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_patches_superpoints_V_ram' (1#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_patches_superpoints_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_patches_superpoints_V' (2#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_patches_superpoints_V.v:48]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_patches_parameters_V' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_patches_parameters_V.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 3840 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_patches_parameters_V_ram' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_patches_parameters_V.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3840 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_patches_parameters_V_ram' (3#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_patches_parameters_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_patches_parameters_V' (4#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_patches_parameters_V.v:52]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_GDarrayDecoded_V' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_GDarrayDecoded_V.v:50]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2560 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_GDarrayDecoded_V_ram' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_GDarrayDecoded_V.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2560 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_GDarrayDecoded_V_ram' (5#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_GDarrayDecoded_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_GDarrayDecoded_V' (6#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_GDarrayDecoded_V.v:50]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_solveNextColumn' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_solveNextColumn.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_solveNextPatchPair' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_solveNextPatchPair.v:10]
	Parameter ap_ST_fsm_state1 bound to: 47'b00000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 47'b00000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 47'b00000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 47'b00000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 47'b00000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 47'b00000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 47'b00000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 47'b00000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 47'b00000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 47'b00000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 47'b00000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 47'b00000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 47'b00000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 47'b00000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 47'b00000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 47'b00000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 47'b00000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 47'b00000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 47'b00000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 47'b00000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 47'b00000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 47'b00000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 47'b00000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 47'b00000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 47'b00000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 47'b00000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 47'b00000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 47'b00000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 47'b00000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 47'b00000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 47'b00000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 47'b00000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 47'b00000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 47'b00000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 47'b00000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 47'b00000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 47'b00000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 47'b00000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 47'b00000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 47'b00000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 47'b00000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 47'b00000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 47'b00001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 47'b00010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 47'b00100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 47'b01000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 47'b10000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_makeThirdPatch' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makeThirdPatch.v:10]
	Parameter ap_ST_fsm_state1 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 82'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 82'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 82'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 82'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 82'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 82'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 82'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 82'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 82'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 82'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 82'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 82'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 82'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 82'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 82'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 82'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 82'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 82'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 82'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 82'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 82'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 82'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 82'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 82'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 82'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 82'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 82'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 82'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 82'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 82'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 82'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 82'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 82'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 82'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 82'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 82'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 82'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 82'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 82'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 82'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 82'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 82'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 82'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 82'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 82'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 82'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 82'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 82'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 82'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 82'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 82'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 82'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 82'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 82'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 82'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 82'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 82'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 82'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 82'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 82'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 82'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_makePatch_alignedToLine' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makePatch_alignedToLine.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state11 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state14 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state15 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state16 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state17 bound to: 12'b100000000000 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_makePatch_alignedToLine_init_patch_V' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makePatch_alignedToLine_init_patch_V.v:37]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 160 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_makePatch_alignedToLine_init_patch_V_ram' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makePatch_alignedToLine_init_patch_V.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 160 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_makePatch_alignedToLine_init_patch_V_ram' (7#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makePatch_alignedToLine_init_patch_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_makePatch_alignedToLine_init_patch_V' (8#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makePatch_alignedToLine_init_patch_V.v:37]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V.v:48]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 160 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 160 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram' (9#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V' (10#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V.v:48]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_makePatch_alignedToLine_NPpatches_parameters_V' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 120 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 120 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram' (11#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_makePatch_alignedToLine_NPpatches_parameters_V' (12#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V.v:52]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_wedgePatch_init' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_wedgePatch_init.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state9 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state10 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state11 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state12 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state13 bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_getParallelograms' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_getParallelograms.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_straightLineProjectorFromLayerIJtoK' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_straightLineProjectorFromLayerIJtoK.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList.v:39]
	Parameter DataWidth bound to: 35 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList_rom' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList.v:6]
	Parameter DWIDTH bound to: 35 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList_rom.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList.v:21]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList_rom' (13#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList' (14#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList.v:39]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_mul_4s_4s_8_1_1' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mul_4s_4s_8_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_mul_4s_4s_8_1_1_Multiplier_0' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mul_4s_4s_8_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_mul_4s_4s_8_1_1_Multiplier_0' (15#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mul_4s_4s_8_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_mul_4s_4s_8_1_1' (16#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mul_4s_4s_8_1_1.v:16]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_mul_35ns_33s_64_3_1' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mul_35ns_33s_64_3_1.v:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 35 - type: integer 
	Parameter din1_WIDTH bound to: 33 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_mul_35ns_33s_64_3_1_Multiplier_1' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mul_35ns_33s_64_3_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_mul_35ns_33s_64_3_1_Multiplier_1' (17#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mul_35ns_33s_64_3_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_mul_35ns_33s_64_3_1' (18#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mul_35ns_33s_64_3_1.v:31]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_straightLineProjectorFromLayerIJtoK' (19#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_straightLineProjectorFromLayerIJtoK.v:10]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_getParallelograms' (20#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_getParallelograms.v:10]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_get_acceptanceCorners' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_get_acceptanceCorners.v:10]
	Parameter ap_ST_fsm_state1 bound to: 20'b00000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 20'b00000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 20'b00000000000000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 20'b00000000000000001000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 20'b00000000000000010000 
	Parameter ap_ST_fsm_state7 bound to: 20'b00000000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 20'b00000000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 20'b00000000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 20'b00000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 20'b00000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 20'b00000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 20'b00000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 20'b00000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 20'b00000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 20'b00000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 20'b00001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 20'b00010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 20'b00100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 20'b01000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 20'b10000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_get_acceptanceCorners' (21#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_get_acceptanceCorners.v:10]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_wedgePatch_init' (22#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_wedgePatch_init.v:10]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_makeSuperPoint_alignedToLine11' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makeSuperPoint_alignedToLine11.v:10]
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_state7 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_state8 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_state9 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_state10 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_state11 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_state12 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_state13 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_state14 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state15 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state21 bound to: 14'b10000000000000 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_makeSuperPoint_alignedToLine11_row_list_V' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makeSuperPoint_alignedToLine11_row_list_V.v:37]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makeSuperPoint_alignedToLine11_row_list_V.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram' (23#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makeSuperPoint_alignedToLine11_row_list_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_makeSuperPoint_alignedToLine11_row_list_V' (24#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makeSuperPoint_alignedToLine11_row_list_V.v:37]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_mSP_findLRBounds' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mSP_findLRBounds.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_mSP_findLRBounds_trapezoid_edges_V' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mSP_findLRBounds_trapezoid_edges_V.v:39]
	Parameter DataWidth bound to: 26 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_mSP_findLRBounds_trapezoid_edges_V_rom' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mSP_findLRBounds_trapezoid_edges_V.v:6]
	Parameter DWIDTH bound to: 26 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './MPSQ_mSP_findLRBounds_trapezoid_edges_V_rom.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mSP_findLRBounds_trapezoid_edges_V.v:21]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_mSP_findLRBounds_trapezoid_edges_V_rom' (25#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mSP_findLRBounds_trapezoid_edges_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_mSP_findLRBounds_trapezoid_edges_V' (26#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mSP_findLRBounds_trapezoid_edges_V.v:39]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_mSP_findLRBounds' (27#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mSP_findLRBounds.v:10]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_mSP_findStartIndex' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mSP_findStartIndex.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_mSP_findStartIndex' (28#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mSP_findStartIndex.v:10]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_mul_35ns_33s_68_3_1' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mul_35ns_33s_68_3_1.v:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 35 - type: integer 
	Parameter din1_WIDTH bound to: 33 - type: integer 
	Parameter dout_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_mul_35ns_33s_68_3_1_Multiplier_2' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mul_35ns_33s_68_3_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_mul_35ns_33s_68_3_1_Multiplier_2' (29#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mul_35ns_33s_68_3_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_mul_35ns_33s_68_3_1' (30#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mul_35ns_33s_68_3_1.v:31]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_makeSuperPoint_alignedToLine11' (31#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makeSuperPoint_alignedToLine11.v:10]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_add_patch9' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_add_patch9.v:10]
	Parameter ap_ST_fsm_state1 bound to: 20'b00000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 20'b00000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 20'b00000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 20'b00000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 20'b00000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 20'b00000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 20'b00000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 20'b00000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 20'b00000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 20'b00000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 20'b00000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 20'b00000000100000000000 
	Parameter ap_ST_fsm_state16 bound to: 20'b00000001000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 20'b00000010000000000000 
	Parameter ap_ST_fsm_state21 bound to: 20'b00000100000000000000 
	Parameter ap_ST_fsm_state22 bound to: 20'b00001000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 20'b00010000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 20'b00100000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 20'b01000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 20'b10000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_encodeCoordinates' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_encodeCoordinates.v:10]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_encodeCoordinates' (32#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_encodeCoordinates.v:10]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_add_patch9' (33#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_add_patch9.v:10]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_makePatch_alignedToLine' (34#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makePatch_alignedToLine.v:10]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_getShadows' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_getShadows.v:10]
	Parameter ap_ST_fsm_state1 bound to: 43'b0000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 43'b0000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 43'b0000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 43'b0000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 43'b0000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 43'b0000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 43'b0000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 43'b0000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 43'b0000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 43'b0000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 43'b0000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 43'b0000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 43'b0000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 43'b0000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 43'b0000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 43'b0000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 43'b0000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 43'b0000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 43'b0000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 43'b0000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 43'b0000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 43'b0000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 43'b0000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 43'b0000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 43'b0000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 43'b0000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 43'b0000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 43'b0000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 43'b0000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 43'b0000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 43'b0000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 43'b0000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 43'b0000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 43'b0000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 43'b0000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 43'b0000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 43'b0000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 43'b0000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 43'b0000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 43'b0001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 43'b0010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 43'b0100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 43'b1000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_mux_42_32_1_1' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mux_42_32_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_mux_42_32_1_1' (35#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mux_42_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_getShadows' (36#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_getShadows.v:10]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_delete_patch' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_delete_patch.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state8 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state14 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state17 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state20 bound to: 10'b1000000000 
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_delete_patch' (37#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_delete_patch.v:10]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_makeThirdPatch' (38#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_makeThirdPatch.v:10]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_solveComplmentaryPatch' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_solveComplmentaryPatch.v:10]
	Parameter ap_ST_fsm_state1 bound to: 59'b00000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 59'b00000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 59'b00000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 59'b00000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 59'b00000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 59'b00000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 59'b00000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 59'b00000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 59'b00000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 59'b00000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 59'b00000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 59'b00000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 59'b00000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 59'b00000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 59'b00000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 59'b00000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 59'b00000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 59'b00000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 59'b00000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 59'b00000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 59'b00000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 59'b00000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 59'b00000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 59'b00000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 59'b00000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage0 bound to: 59'b00000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 59'b00000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 59'b00000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 59'b00000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 59'b00000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 59'b00000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 59'b00000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 59'b00000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 59'b00000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 59'b00000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 59'b00000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 59'b00000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 59'b00000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 59'b00000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 59'b00000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 59'b00000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 59'b00000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 59'b00000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 59'b00000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 59'b00000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 59'b00000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 59'b00000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 59'b00000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 59'b00000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 59'b00000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 59'b00000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 59'b00000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 59'b00000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 59'b00000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 59'b00001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 59'b00010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 59'b00100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 59'b01000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 59'b10000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_solveComplmentaryPatch_current_z_i_index' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_solveComplmentaryPatch_current_z_i_index.v:37]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_solveComplmentaryPatch_current_z_i_index_ram' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_solveComplmentaryPatch_current_z_i_index.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_solveComplmentaryPatch_current_z_i_index_ram' (39#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_solveComplmentaryPatch_current_z_i_index.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_solveComplmentaryPatch_current_z_i_index' (40#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_solveComplmentaryPatch_current_z_i_index.v:37]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_solveComplmentaryPatch_new_z_i_index' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_solveComplmentaryPatch_new_z_i_index.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_solveComplmentaryPatch_new_z_i_index_ram' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_solveComplmentaryPatch_new_z_i_index.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_solveComplmentaryPatch_new_z_i_index_ram' (41#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_solveComplmentaryPatch_new_z_i_index.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_solveComplmentaryPatch_new_z_i_index' (42#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_solveComplmentaryPatch_new_z_i_index.v:46]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_solveComplmentaryPatch_new_z_i_V' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_solveComplmentaryPatch_new_z_i_V.v:37]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_solveComplmentaryPatch_new_z_i_V_ram' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_solveComplmentaryPatch_new_z_i_V.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_solveComplmentaryPatch_new_z_i_V_ram' (43#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_solveComplmentaryPatch_new_z_i_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_solveComplmentaryPatch_new_z_i_V' (44#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_solveComplmentaryPatch_new_z_i_V.v:37]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_get_index_from_z' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_get_index_from_z.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_get_index_from_z' (45#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_get_index_from_z.v:10]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_areWedgeSuperPointsEqual' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_areWedgeSuperPointsEqual.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_areWedgeSuperPointsEqual' (46#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_areWedgeSuperPointsEqual.v:10]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_solveComplmentaryPatch' (47#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_solveComplmentaryPatch.v:10]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_getSolveNextPatchPairWhileCondition' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_getSolveNextPatchPairWhileCondition.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_getSolveNextPatchPairWhileCondition' (48#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_getSolveNextPatchPairWhileCondition.v:10]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_mul_33s_64s_64_5_1' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mul_33s_64s_64_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 33 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MPSQ_mul_33s_64s_64_5_1_Multiplier_3' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mul_33s_64s_64_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_mul_33s_64s_64_5_1_Multiplier_3' (49#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mul_33s_64s_64_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_mul_33s_64s_64_5_1' (50#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_mul_33s_64s_64_5_1.v:35]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_solveNextPatchPair' (51#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_solveNextPatchPair.v:10]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_getSolveNextColumnWhileConditional' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_getSolveNextColumnWhileConditional.v:10]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_getSolveNextColumnWhileConditional' (52#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_getSolveNextColumnWhileConditional.v:10]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_solveNextColumn' (53#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_solveNextColumn.v:10]
INFO: [Synth 8-6157] synthesizing module 'MPSQ_initializeArrays' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_initializeArrays.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00010 
	Parameter ap_ST_fsm_state5 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state10 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'MPSQ_initializeArrays' (54#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ_initializeArrays.v:10]
INFO: [Synth 8-6155] done synthesizing module 'MPSQ' (55#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/sources_1/imports/hdl/verilog/MPSQ.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.980 ; gain = 390.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2263.906 ; gain = 407.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2263.906 ; gain = 407.926
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.719 . Memory (MB): peak = 2263.906 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/constrs_1/imports/constraints/MPSQ_ooc.xdc]
Finished Parsing XDC File [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.srcs/constrs_1/imports/constraints/MPSQ_ooc.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2515.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.414 . Memory (MB): peak = 2515.812 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 2515.812 ; gain = 659.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu19p-fsvb3824-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 2515.812 ; gain = 659.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 2515.812 ; gain = 659.832
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"MPSQ_patches_superpoints_V_ram:/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "MPSQ_patches_superpoints_V_ram:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM "MPSQ_patches_superpoints_V_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "MPSQ_patches_superpoints_V_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "MPSQ_patches_superpoints_V_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "MPSQ_patches_superpoints_V_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"MPSQ_patches_parameters_V_ram:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "MPSQ_patches_parameters_V_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "MPSQ_patches_parameters_V_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "MPSQ_patches_parameters_V_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "MPSQ_patches_parameters_V_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"MPSQ_GDarrayDecoded_V_ram:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "MPSQ_GDarrayDecoded_V_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "MPSQ_GDarrayDecoded_V_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "MPSQ_GDarrayDecoded_V_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "MPSQ_GDarrayDecoded_V_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "MPSQ_makePatch_alignedToLine_init_patch_V_ram:/ram_reg" of size (depth=160 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram:/ram_reg" of size (depth=160 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "MPSQ_solveComplmentaryPatch_current_z_i_index_ram:/ram_reg" of size (depth=5 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "MPSQ_solveComplmentaryPatch_new_z_i_index_ram:/ram_reg" of size (depth=5 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "MPSQ_solveComplmentaryPatch_new_z_i_V_ram:/ram_reg" of size (depth=5 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2515.812 ; gain = 659.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   3 Input   37 Bit       Adders := 3     
	   2 Input   37 Bit       Adders := 3     
	   3 Input   33 Bit       Adders := 39    
	   2 Input   33 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 48    
	   3 Input   32 Bit       Adders := 8     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 41    
	   4 Input   12 Bit       Adders := 11    
	   3 Input   12 Bit       Adders := 25    
	   2 Input   11 Bit       Adders := 15    
	   3 Input   11 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 14    
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 79    
	   3 Input    8 Bit       Adders := 6     
	   3 Input    7 Bit       Adders := 15    
	   2 Input    7 Bit       Adders := 47    
	   4 Input    7 Bit       Adders := 6     
	   4 Input    6 Bit       Adders := 16    
	   2 Input    6 Bit       Adders := 31    
	   3 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 33    
	   3 Input    4 Bit       Adders := 32    
	   2 Input    3 Bit       Adders := 80    
	   2 Input    2 Bit       Adders := 12    
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               82 Bit    Registers := 1     
	               68 Bit    Registers := 3     
	               64 Bit    Registers := 50    
	               59 Bit    Registers := 1     
	               47 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               37 Bit    Registers := 9     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 57    
	               33 Bit    Registers := 54    
	               32 Bit    Registers := 438   
	               31 Bit    Registers := 6     
	               26 Bit    Registers := 12    
	               20 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 51    
	               11 Bit    Registers := 22    
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 58    
	                8 Bit    Registers := 110   
	                7 Bit    Registers := 35    
	                6 Bit    Registers := 39    
	                5 Bit    Registers := 70    
	                4 Bit    Registers := 31    
	                3 Bit    Registers := 204   
	                2 Bit    Registers := 38    
	                1 Bit    Registers := 750   
+---Multipliers : 
	              33x36  Multipliers := 19    
	              33x64  Multipliers := 1     
+---RAMs : 
	             160K Bit	(2560 X 64 bit)          RAMs := 1     
	             120K Bit	(3840 X 32 bit)          RAMs := 1     
	              80K Bit	(2560 X 32 bit)          RAMs := 1     
	               8K Bit	(256 X 32 bit)          RAMs := 3     
	               5K Bit	(160 X 32 bit)          RAMs := 6     
	               3K Bit	(120 X 32 bit)          RAMs := 3     
	              160 Bit	(5 X 32 bit)          RAMs := 1     
	               40 Bit	(5 X 8 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   82 Bit        Muxes := 4     
	  83 Input   82 Bit        Muxes := 1     
	   2 Input   73 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 19    
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   59 Bit        Muxes := 2     
	  60 Input   59 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 2     
	   2 Input   56 Bit        Muxes := 1     
	   3 Input   55 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 1     
	  48 Input   47 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 1     
	  44 Input   43 Bit        Muxes := 1     
	   2 Input   43 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 3     
	   2 Input   36 Bit        Muxes := 2     
	   3 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 203   
	   2 Input   31 Bit        Muxes := 9     
	   2 Input   30 Bit        Muxes := 1     
	   3 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 7     
	   2 Input   25 Bit        Muxes := 1     
	   3 Input   25 Bit        Muxes := 1     
	   3 Input   23 Bit        Muxes := 1     
	   3 Input   21 Bit        Muxes := 1     
	  21 Input   20 Bit        Muxes := 6     
	   3 Input   20 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 3     
	   3 Input   18 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 4     
	   3 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	  17 Input   16 Bit        Muxes := 3     
	   3 Input   16 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 7     
	   3 Input   15 Bit        Muxes := 3     
	   3 Input   14 Bit        Muxes := 5     
	  15 Input   14 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 5     
	   3 Input   13 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 58    
	   2 Input   11 Bit        Muxes := 17    
	  12 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 10    
	  10 Input    9 Bit        Muxes := 3     
	   3 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 69    
	   3 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 39    
	   5 Input    7 Bit        Muxes := 6     
	   3 Input    7 Bit        Muxes := 3     
	   3 Input    6 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 22    
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 25    
	   3 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 19    
	   7 Input    4 Bit        Muxes := 7     
	   3 Input    4 Bit        Muxes := 5     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 129   
	   3 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 33    
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 450   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3840 (col length:120)
BRAMs: 4320 (col length: RAMB18 480 RAMB36 240)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register radiiDivisionList_load_reg_291_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul211_reg_296_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/b_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register radiiDivisionList_load_reg_291_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul211_reg_296_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/b_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register radiiDivisionList_load_reg_291_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul211_reg_296_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/b_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register radiiDivisionList_load_reg_291_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul211_reg_296_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/b_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register radiiDivisionList_load_reg_291_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul211_reg_296_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/b_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register radiiDivisionList_load_reg_291_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul211_reg_296_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/b_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register radiiDivisionList_load_reg_291_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul211_reg_296_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/b_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register radiiDivisionList_load_reg_291_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul211_reg_296_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/b_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/a_reg0_reg is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register ret_14_reg_829_reg is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/b_reg0_reg is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/a_reg0_reg is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg.
DSP Report: operator mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg.
DSP Report: operator mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg.
DSP Report: Generating DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register ret_14_reg_829_reg is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/b_reg0_reg is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg.
DSP Report: operator mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg.
DSP Report: operator mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg.
INFO: [Synth 8-6904] The RAM "MPSQ_makePatch_alignedToLine:/init_patch_V_U/MPSQ_makePatch_alignedToLine_init_patch_V_ram_U/ram_reg" of size (depth=160 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "MPSQ_makePatch_alignedToLine:/NPpatches_superpoints_V_U/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram_U/ram_reg" of size (depth=160 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register radiiDivisionList_load_reg_291_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul211_reg_296_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/b_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register radiiDivisionList_load_reg_291_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul211_reg_296_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/b_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
INFO: [Synth 8-6904] The RAM "MPSQ/current_z_i_index_U/MPSQ_solveComplmentaryPatch_current_z_i_index_ram_U/ram_reg" of size (depth=5 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "MPSQ/new_z_i_index_U/MPSQ_solveComplmentaryPatch_new_z_i_index_ram_U/ram_reg" of size (depth=5 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "MPSQ/new_z_i_V_U/MPSQ_solveComplmentaryPatch_new_z_i_V_ram_U/ram_reg" of size (depth=5 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register radiiDivisionList_load_reg_291_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul211_reg_296_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/b_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register radiiDivisionList_load_reg_291_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul211_reg_296_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/b_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register radiiDivisionList_load_reg_291_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul211_reg_296_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/b_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register radiiDivisionList_load_reg_291_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul211_reg_296_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/b_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg, operation Mode is: (A2*B)'.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg.
DSP Report: operator mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg.
DSP Report: operator mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg.
DSP Report: Generating DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg.
DSP Report: operator mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg.
DSP Report: operator mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg.
DSP Report: Generating DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg.
DSP Report: operator mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg.
DSP Report: operator mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg.
DSP Report: Generating DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product, operation Mode is: PCIN+(A2*B)'.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg.
DSP Report: operator mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg.
DSP Report: operator mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg.
DSP Report: Generating DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg.
DSP Report: operator mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg.
DSP Report: operator mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg.
DSP Report: Generating DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg, operation Mode is: (PCIN+(A2*B)')'.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg.
DSP Report: register mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg.
DSP Report: operator mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg.
DSP Report: operator mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register radiiDivisionList_load_reg_291_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul211_reg_296_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/b_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register radiiDivisionList_load_reg_291_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul211_reg_296_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/b_reg0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg.
RAM ("MPSQ_makePatch_alignedToLine:/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg") is too shallow (depth = 120) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"MPSQ_makePatch_alignedToLine:/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MPSQ_makePatch_alignedToLine:/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "MPSQ_makePatch_alignedToLine:/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("MPSQ_makePatch_alignedToLine:/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "MPSQ_makePatch_alignedToLine:/init_patch_V_U/MPSQ_makePatch_alignedToLine_init_patch_V_ram_U/ram_reg" of size (depth=160 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "MPSQ_makePatch_alignedToLine:/NPpatches_superpoints_V_U/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram_U/ram_reg" of size (depth=160 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "MPSQ/current_z_i_index_U/MPSQ_solveComplmentaryPatch_current_z_i_index_ram_U/ram_reg" of size (depth=5 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "MPSQ/new_z_i_index_U/MPSQ_solveComplmentaryPatch_new_z_i_index_ram_U/ram_reg" of size (depth=5 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "MPSQ/new_z_i_V_U/MPSQ_solveComplmentaryPatch_new_z_i_V_ram_U/ram_reg" of size (depth=5 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"MPSQ/patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "MPSQ/patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM "MPSQ/patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "MPSQ/patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "MPSQ/patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "MPSQ/patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"MPSQ/patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "MPSQ/patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "MPSQ/patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "MPSQ/patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "MPSQ/patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7124] RAM ("MPSQ/GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"MPSQ/GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "MPSQ/GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "MPSQ/GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "MPSQ/GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "MPSQ/GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:26 . Memory (MB): peak = 2515.812 ; gain = 659.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                             | RTL Object                                                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|MPSQ_makePatch_alignedToLine:                                           | NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg | 120 x 32(READ_FIRST)   | W | R | 120 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|MPSQ_makePatch_alignedToLine:/grp_makeSuperPoint_alignedToLine11_fu_414 | row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg                  | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|MPSQ_makePatch_alignedToLine:                                           | NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg | 120 x 32(READ_FIRST)   | W | R | 120 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|MPSQ_makePatch_alignedToLine:/grp_makeSuperPoint_alignedToLine11_fu_414 | row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg                  | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|MPSQ                                                                    | patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg                           | 2 K x 64(READ_FIRST)   | W | R | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|MPSQ                                                                    | patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg                             | 3 K x 32(READ_FIRST)   | W | R | 3 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 2,1,1           | 
|MPSQ                                                                    | GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg                                     | 2 K x 32(NO_CHANGE)    | W |   | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 2,1,1           | 
+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------+----------------------------------------------------------------------------------------------+-----------+----------------------+-------------------------------+
|Module Name                   | RTL Object                                                                                   | Inference | Size (Depth x Width) | Primitives                    | 
+------------------------------+----------------------------------------------------------------------------------------------+-----------+----------------------+-------------------------------+
|MPSQ_makePatch_alignedToLine: | init_patch_V_U/MPSQ_makePatch_alignedToLine_init_patch_V_ram_U/ram_reg                       | Implied   | 256 x 32             | RAM32X1S x 32	RAM128X1S x 32	 | 
|MPSQ_makePatch_alignedToLine: | NPpatches_superpoints_V_U/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram_U/ram_reg | Implied   | 256 x 32             | RAM32X1D x 32	RAM128X1D x 32	 | 
|MPSQ_makePatch_alignedToLine: | init_patch_V_U/MPSQ_makePatch_alignedToLine_init_patch_V_ram_U/ram_reg                       | Implied   | 256 x 32             | RAM32X1S x 32	RAM128X1S x 32	 | 
|MPSQ_makePatch_alignedToLine: | NPpatches_superpoints_V_U/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram_U/ram_reg | Implied   | 256 x 32             | RAM32X1D x 32	RAM128X1D x 32	 | 
|MPSQ                          | current_z_i_index_U/MPSQ_solveComplmentaryPatch_current_z_i_index_ram_U/ram_reg              | Implied   | 8 x 8                | RAM16X1S x 8	                 | 
|MPSQ                          | new_z_i_index_U/MPSQ_solveComplmentaryPatch_new_z_i_index_ram_U/ram_reg                      | Implied   | 8 x 8                | RAM32M16 x 1	                 | 
|MPSQ                          | new_z_i_V_U/MPSQ_solveComplmentaryPatch_new_z_i_V_ram_U/ram_reg                              | Implied   | 8 x 32               | RAM16X1S x 32	                | 
+------------------------------+----------------------------------------------------------------------------------------------+-----------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                              | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MPSQ_straightLineProjectorFromLayerIJtoK | A''*B''             | 19     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | (PCIN>>17)+A''*B''  | 19     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | A''*B''             | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | (PCIN>>17)+A''*B''  | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | A''*B''             | 19     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | (PCIN>>17)+A''*B''  | 19     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | A''*B''             | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | (PCIN>>17)+A''*B''  | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | A''*B''             | 19     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | (PCIN>>17)+A''*B''  | 19     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | A''*B''             | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | (PCIN>>17)+A''*B''  | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | A''*B''             | 19     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | (PCIN>>17)+A''*B''  | 19     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | A''*B''             | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | (PCIN>>17)+A''*B''  | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|MPSQ_makeSuperPoint_alignedToLine11      | A2*B''              | 19     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|MPSQ_makeSuperPoint_alignedToLine11      | (PCIN>>17)+A2*B''   | 19     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|MPSQ_makeSuperPoint_alignedToLine11      | A''*B''             | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MPSQ_makeSuperPoint_alignedToLine11      | (PCIN>>17)+A''*B''  | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | A''*B''             | 19     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | (PCIN>>17)+A''*B''  | 19     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | A''*B''             | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | (PCIN>>17)+A''*B''  | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | A''*B''             | 19     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | (PCIN>>17)+A''*B''  | 19     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | A''*B''             | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | (PCIN>>17)+A''*B''  | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | A''*B''             | 19     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | (PCIN>>17)+A''*B''  | 19     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | A''*B''             | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | (PCIN>>17)+A''*B''  | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|MPSQ                                     | (A2*B)'             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|MPSQ                                     | (PCIN>>17)+(A*B2)'  | 16     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|MPSQ                                     | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MPSQ                                     | PCIN+(A2*B)'        | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|MPSQ                                     | (PCIN>>17)+(A2*B2)' | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MPSQ                                     | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MPSQ                                     | (PCIN>>17)+(A2*B2)' | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MPSQ                                     | (PCIN+(A2*B)')'     | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | A''*B''             | 19     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | (PCIN>>17)+A''*B''  | 19     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | A''*B''             | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MPSQ_straightLineProjectorFromLayerIJtoK | (PCIN>>17)+A''*B''  | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
+-----------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:39 . Memory (MB): peak = 2818.430 ; gain = 962.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "MPSQ/patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "MPSQ/patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM "MPSQ/patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "MPSQ/patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "MPSQ/patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "MPSQ/patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "MPSQ/patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "MPSQ/patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "MPSQ/patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "MPSQ/patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "MPSQ/patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "MPSQ/GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("MPSQ/GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "MPSQ/GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "MPSQ/GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "MPSQ/GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "MPSQ/GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:02:39 . Memory (MB): peak = 3051.090 ; gain = 1195.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                             | RTL Object                                                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|MPSQ_makePatch_alignedToLine:                                           | NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg | 120 x 32(READ_FIRST)   | W | R | 120 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|MPSQ_makePatch_alignedToLine:/grp_makeSuperPoint_alignedToLine11_fu_414 | row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg                  | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|MPSQ_makePatch_alignedToLine:                                           | NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg | 120 x 32(READ_FIRST)   | W | R | 120 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|MPSQ_makePatch_alignedToLine:/grp_makeSuperPoint_alignedToLine11_fu_414 | row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg                  | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|MPSQ                                                                    | patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg                           | 2 K x 64(READ_FIRST)   | W | R | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|MPSQ                                                                    | patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg                             | 3 K x 32(READ_FIRST)   | W | R | 3 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 2,1,1           | 
|MPSQ                                                                    | GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg                                     | 2 K x 32(NO_CHANGE)    | W |   | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 2,1,1           | 
+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+------------------------------+----------------------------------------------------------------------------------------------+-----------+----------------------+-------------------------------+
|Module Name                   | RTL Object                                                                                   | Inference | Size (Depth x Width) | Primitives                    | 
+------------------------------+----------------------------------------------------------------------------------------------+-----------+----------------------+-------------------------------+
|MPSQ_makePatch_alignedToLine: | init_patch_V_U/MPSQ_makePatch_alignedToLine_init_patch_V_ram_U/ram_reg                       | Implied   | 256 x 32             | RAM32X1S x 32	RAM128X1S x 32	 | 
|MPSQ_makePatch_alignedToLine: | NPpatches_superpoints_V_U/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram_U/ram_reg | Implied   | 256 x 32             | RAM32X1D x 32	RAM128X1D x 32	 | 
|MPSQ_makePatch_alignedToLine: | init_patch_V_U/MPSQ_makePatch_alignedToLine_init_patch_V_ram_U/ram_reg                       | Implied   | 256 x 32             | RAM32X1S x 32	RAM128X1S x 32	 | 
|MPSQ_makePatch_alignedToLine: | NPpatches_superpoints_V_U/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram_U/ram_reg | Implied   | 256 x 32             | RAM32X1D x 32	RAM128X1D x 32	 | 
|MPSQ                          | current_z_i_index_U/MPSQ_solveComplmentaryPatch_current_z_i_index_ram_U/ram_reg              | Implied   | 8 x 8                | RAM16X1S x 8	                 | 
|MPSQ                          | new_z_i_index_U/MPSQ_solveComplmentaryPatch_new_z_i_index_ram_U/ram_reg                      | Implied   | 8 x 8                | RAM32M16 x 1	                 | 
|MPSQ                          | new_z_i_V_U/MPSQ_solveComplmentaryPatch_new_z_i_V_ram_U/ram_reg                              | Implied   | 8 x 32               | RAM16X1S x 32	                | 
+------------------------------+----------------------------------------------------------------------------------------------+-----------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `MPSQ_makePatch_alignedToLine`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `MPSQ_makePatch_alignedToLine' done


INFO: [Synth 8-5816] Retiming module `MPSQ_makePatch_alignedToLine__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `MPSQ_makePatch_alignedToLine__1' done


INFO: [Synth 8-5816] Retiming module `MPSQ_GT0`
	Numbers of forward move = 1, and backward move = 0

	Retimed registers names:
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__0
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__1
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__10
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__11
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__12
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__13
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__14
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__15
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__16
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__17
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__18
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__19
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__2
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__20
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__21
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__22
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__23
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__24
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__25
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__26
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__27
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__28
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__29
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__3
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__30
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__4
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__5
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__6
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__7
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__8
		i_14_0/grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__9
 

INFO: [Synth 8-5816] Retiming module `MPSQ_GT0' done


INFO: [Synth 8-5816] Retiming module `MPSQ`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `MPSQ' done


INFO: [Synth 8-7052] The timing for the instance grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:03:29 . Memory (MB): peak = 3109.348 ; gain = 1253.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Gated Clock Conversion
---------------------------------------------------------------------------------
Gated Clock Conversion mode: on
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__32 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__32 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__32 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__15 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__15 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__15 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__3 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__3 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__3 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__18 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__18 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__18 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__30 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__30 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__30 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__26 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__26 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__26 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__18 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__18 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__18 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__22 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__22 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__22 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__2 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__2 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__2 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__16 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__16 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__16 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__31 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__31 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__31 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__25 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__25 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__25 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__22 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__22 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__22 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__19 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__19 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__19 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product_funnel__1 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product_funnel__1 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product_funnel__1 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg_funnel__2 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg_funnel__2 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg_funnel__2 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__24 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__24 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__24 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__7 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__7 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__7 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__15 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__15 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__15 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__32 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__32 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__32 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__28 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__28 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__28 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__30 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__30 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__30 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__9 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__9 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__9 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__5 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__5 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__5 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__25 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__25 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__25 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__21 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__21 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__21 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__26 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__26 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__26 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__4 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__4 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__4 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__19 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__19 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__19 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__17 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__17 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__17 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__20 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__20 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__20 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__31 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__31 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__31 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__27 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__27 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__27 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__29 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__29 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__29 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product_funnel__2 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product_funnel__2 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product_funnel__2 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg_funnel '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg_funnel ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg_funnel '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__29 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__29 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__29 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__23 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__23 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__23 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__17 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__17 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__17 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__28 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__28 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__28 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__8 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__8 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__8 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__11 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__11 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__11 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__6 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__6 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__6 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__1 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__1 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__1 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__1 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__1 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__1 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__10 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__10 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__10 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__16 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__16 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__16 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__14 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__14 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__14 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__23 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__23 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__23 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__13 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__13 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__13 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__12 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__12 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__12 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__2 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__2 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__2 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__13 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__13 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__13 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__6 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__6 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__6 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product_funnel '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product_funnel ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/tmp_product_funnel '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg_funnel__1 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg_funnel__1 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/mul_35ns_33s_68_3_1_U23/MPSQ_mul_35ns_33s_68_3_1_Multiplier_2_U/buff0_reg_funnel__1 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__34 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__34 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__34 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__9 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__9 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__9 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__4 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__4 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__4 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__33 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__33 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__33 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__33 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__33 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__33 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__34 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__34 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__34 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__5 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__5 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__5 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__8 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__8 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__8 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__14 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__14 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__14 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__3 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__3 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__3 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__7 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__7 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__7 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__20 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__20 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__20 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__10 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__10 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__10 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__24 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__24 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__24 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg__0_funnel__2 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg__0_funnel__2 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg__0_funnel__2 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg__1_funnel__1 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg__1_funnel__1 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg__1_funnel__1 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product__0_funnel__1 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product__0_funnel__1 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product__0_funnel__1 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg__0_funnel__1 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg__0_funnel__1 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg__0_funnel__1 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg__1_funnel '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg__1_funnel ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff0_reg__1_funnel '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product__0_funnel '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product__0_funnel ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/tmp_product__0_funnel '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg__0_funnel '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg__0_funnel ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/mul_33s_64s_64_5_1_U125/MPSQ_mul_33s_64s_64_5_1_Multiplier_3_U/buff1_reg__0_funnel '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__11 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__11 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__11 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__12 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__12 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__12 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__21 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__21 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/tmp_product__0_funnel__21 '
-----------------------------------------------
Starting Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__27 '
[INFO] Found 0 combinational gated clocks in this module ('\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__27 ')
End Gated Clock analysis for module '\grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_funnel__27 '
-----------------------------------------------
Starting Gated Clock analysis for module 'MPSQ'
[INFO] Found 0 combinational gated clocks in this module ('MPSQ')
End Gated Clock analysis for module 'MPSQ'
-----------------------------------------------

Report Gated Clocks: 
+-+---------------------+-----------+------------+---------+--------+--------+------+
| |Gated Clock net name |Clock Name |Gating Type |#FF/SRLs |#RAMs_A |#RAMs_B |#DSPs |
+-+---------------------+-----------+------------+---------+--------+--------+------+
+-+---------------------+-----------+------------+---------+--------+--------+------+
---------------------------------------------------------------------------------
End Gated Clock Conversion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:03:37 . Memory (MB): peak = 3124.141 ; gain = 1268.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:03:37 . Memory (MB): peak = 3124.141 ; gain = 1268.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:03:49 . Memory (MB): peak = 3124.141 ; gain = 1268.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:03:49 . Memory (MB): peak = 3124.141 ; gain = 1268.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:03:50 . Memory (MB): peak = 3124.141 ; gain = 1268.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:03:51 . Memory (MB): peak = 3124.141 ; gain = 1268.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MPSQ        | grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_i_read_reg_263_pp0_iter5_reg_reg[0]         | 4      | 26    | NO           | NO                 | YES               | 26     | 0       | 
|MPSQ        | grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter5_reg_reg[0]         | 4      | 26    | NO           | NO                 | YES               | 26     | 0       | 
|MPSQ        | grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/tmp_1_reg_270_pp0_iter5_reg_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MPSQ        | grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_i_read_reg_263_pp0_iter5_reg_reg[0] | 4      | 26    | NO           | NO                 | YES               | 26     | 0       | 
|MPSQ        | grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter5_reg_reg[0] | 4      | 26    | NO           | NO                 | YES               | 26     | 0       | 
|MPSQ        | grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/tmp_1_reg_270_pp0_iter5_reg_reg[0]    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MPSQ        | grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_i_read_reg_263_pp0_iter5_reg_reg[0]                                   | 4      | 26    | NO           | NO                 | YES               | 26     | 0       | 
|MPSQ        | grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter5_reg_reg[0]                                   | 4      | 26    | NO           | NO                 | YES               | 26     | 0       | 
|MPSQ        | grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/tmp_1_reg_270_pp0_iter5_reg_reg[0]                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MPSQ        | grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/z_i_read_reg_263_pp0_iter5_reg_reg[31]                                                                             | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|MPSQ        | grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/tmp_1_reg_270_pp0_iter5_reg_reg[0]                                                                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MPSQ        | grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/z_i_read_reg_263_pp0_iter5_reg_reg[31]                                                                                                                             | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|MPSQ        | grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/tmp_1_reg_270_pp0_iter5_reg_reg[0]                                                                                                                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MPSQ        | grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter5_reg_reg[31]                                                                                                                            | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|MPSQ        | grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/trunc_ln1188_reg_1854_pp5_iter7_reg_reg[1]                                                                                                                                      | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|MPSQ        | grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/ap_enable_reg_pp5_iter7_reg                                                                                                                                                     | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MPSQ        | grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/ap_CS_fsm_reg[28]                                                                                                                                                 | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|MPSQ        | grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/ap_CS_fsm_reg[8]                                                                                                                                                  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Retiming Report:
+--------------------+----+
|Retiming summary:   |    | 
+--------------------+----+
|Forward Retiming    | 1  | 
|Backward Retiming   | 0  | 
|New registers added | 32 | 
|Registers deleted   | 32 | 
+--------------------+----+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  1181|
|3     |DSP_ALU         |    83|
|5     |DSP_A_B_DATA    |    83|
|8     |DSP_C_DATA      |    83|
|10    |DSP_MULTIPLIER  |    83|
|11    |DSP_M_DATA      |    83|
|13    |DSP_OUTPUT      |    83|
|15    |DSP_PREADD      |    83|
|16    |DSP_PREADD_DATA |    83|
|17    |LUT1            |  1513|
|18    |LUT2            |  4754|
|19    |LUT3            |  2829|
|20    |LUT4            |  3875|
|21    |LUT5            |  2749|
|22    |LUT6            |  3720|
|23    |MUXF7           |    22|
|24    |RAM128X1D       |    96|
|25    |RAM128X1S       |    96|
|26    |RAM16X1S        |    40|
|27    |RAM32M16        |     1|
|28    |RAM32X1D        |    96|
|29    |RAM32X1S        |    96|
|30    |RAMB18E2        |     4|
|32    |RAMB36E2        |    17|
|45    |SRL16E          |   264|
|46    |FDRE            | 17231|
|47    |FDSE            |   859|
|48    |IBUF            |   139|
|49    |OBUF            |   106|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:03:51 . Memory (MB): peak = 3124.141 ; gain = 1268.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:03:38 . Memory (MB): peak = 3124.141 ; gain = 1016.254
Synthesis Optimization Complete : Time (s): cpu = 00:01:43 ; elapsed = 00:03:51 . Memory (MB): peak = 3124.141 ; gain = 1268.160
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3155.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1851 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3339.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 648 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 83 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 139 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 96 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 96 instances
  RAM16X1S => RAM32X1S (RAMS32): 40 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1 instance 
  RAM32X1D => RAM32X1D (RAMD32(x2)): 96 instances
  RAM32X1S => RAM32X1S (RAMS32): 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
264 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:04:27 . Memory (MB): peak = 3339.480 ; gain = 2212.973
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/tanish_v3_vivado/tanish_v3_vivado.runs/synth_1/MPSQ.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3339.480 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file MPSQ_utilization_synth.rpt -pb MPSQ_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 30 11:11:56 2024...
