/*

Xilinx Vivado v2017.4 (64-bit) [Major: 2017, Minor: 4]
SW Build: 2086221 on Fri Dec 15 20:55:39 MST 2017
IP Build: 2085800 on Fri Dec 15 22:25:07 MST 2017

Process ID: 17344
License: Customer

Current time: 	Sat Dec 21 09:03:28 CST 2019
Time zone: 	China Standard Time (Asia/Shanghai)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 8

Screen size: 1536x864
Screen resolution (DPI): 96
Available screens: 1
Available disk space: 15 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	D:/BaiduNetdiskDownload/vivado/Vivado/2017.4/tps/win64/jre
JVM executable location: 	D:/BaiduNetdiskDownload/vivado/Vivado/2017.4/tps/win64/jre/bin/java.exe

User name: 	ASUS
User home directory: C:/Users/ASUS
User working directory: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF
User country: 	CN
User language: 	zh
User locale: 	zh_CN

RDI_BASEROOT: D:/BaiduNetdiskDownload/vivado/Vivado
HDI_APPROOT: D:/BaiduNetdiskDownload/vivado/Vivado/2017.4
RDI_DATADIR: D:/BaiduNetdiskDownload/vivado/Vivado/2017.4/data
RDI_BINDIR: D:/BaiduNetdiskDownload/vivado/Vivado/2017.4/bin

Vivado preferences file location: C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/2017.4/vivado.xml
Vivado preferences directory: C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/2017.4/
Vivado layouts directory: C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/2017.4/layouts
PlanAhead jar file location: 	D:/BaiduNetdiskDownload/vivado/Vivado/2017.4/lib/classes/planAhead.jar
Vivado log file location: 	C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/vivado.log
Vivado journal file location: 	C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/vivado.jou
Engine tmp dir: 	C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/.Xil/Vivado-17344-DESKTOP-FKSGOEO

GUI allocated memory:	179 MB
GUI max memory:		3,052 MB
Engine allocated memory: 494 MB

Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// [GUI Memory]: 44 MB (+43775kb) [00:00:22]
// [Engine Memory]: 453 MB (+323287kb) [00:00:22]
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// [Engine Memory]: 485 MB (+10056kb) [00:00:23]
// bs (cj):  Open Project : addNotify
// Opening Vivado Project: C:\Users\ASUS\Desktop\course\FPGA chal\FPGA\TF\TF.xpr. Version: Vivado v2017.4 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.xpr} 
// [GUI Memory]: 55 MB (+8828kb) [00:00:27]
// HMemoryUtils.trashcanNow. Engine heap size: 502 MB. GUI used memory: 33 MB. Current time: 12/21/19 9:03:30 AM CST
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// [Engine Memory]: 515 MB (+5469kb) [00:00:32]
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_CURRENT
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [Engine Memory]: 573 MB (+34397kb) [00:00:50]
// [GUI Memory]: 62 MB (+5170kb) [00:00:51]
// [Engine Memory]: 612 MB (+10769kb) [00:00:55]
// Tcl Message: open_project {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.xpr} 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/BaiduNetdiskDownload/vivado/Vivado/2017.4/data/ip'. 
// HMemoryUtils.trashcanNow. Engine heap size: 628 MB. GUI used memory: 44 MB. Current time: 12/21/19 9:04:00 AM CST
// Tcl Message: open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 828.027 ; gain = 122.176 
// Project name: TF; location: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF; part: xc7a35tftg256-1
// [Engine Memory]: 644 MB (+1686kb) [00:00:58]
dismissDialog("Open Project"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// PAPropertyPanels.initPanels (top_sd_rw.v) elapsed time: 0.5s
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v)]", 1, true); // B (D, cj) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v)]", 1); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), clk_wiz_01 : clk_wiz_0 (clk_wiz_0.xci)]", 2, false); // B (D, cj)
// [GUI Memory]: 68 MB (+3021kb) [00:01:10]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), clk_wiz_01 : clk_wiz_0 (clk_wiz_0.xci)]", 2, false, false, false, false, false, true); // B (D, cj) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// N (cj):  Re-customize IP : addNotify
// TclEventType: LOAD_FEATURE
// HMemoryUtils.trashcanNow. Engine heap size: 647 MB. GUI used memory: 45 MB. Current time: 12/21/19 9:04:15 AM CST
selectButton(RDIResource.ProgressDialog_CANCEL, "Cancel"); // a (N)
// TclEventType: LOAD_FEATURE
// [Engine Memory]: 750 MB (+77218kb) [00:01:18]
// Elapsed time: 13 seconds
dismissDialog("Re-customize IP"); // N (cj)
// [GUI Memory]: 77 MB (+5788kb) [00:01:27]
// [Engine Memory]: 814 MB (+27524kb) [00:01:27]
// HMemoryUtils.trashcanNow. Engine heap size: 821 MB. GUI used memory: 55 MB. Current time: 12/21/19 9:04:30 AM CST
// Elapsed time: 34 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v)]", 1, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v)]", 1, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
// [GUI Memory]: 83 MB (+1395kb) [00:02:02]
selectCodeEditor("top_sd_rw.v", 120, 26); // cd (w, cj)
// [Engine Memory]: 860 MB (+5974kb) [00:02:20]
// Elapsed time: 13 seconds
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 11); // u (O, cj)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 11); // u (O, cj)
// [GUI Memory]: 89 MB (+1862kb) [00:02:20]
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 11); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 11); // u (O, cj)
// HMemoryUtils.trashcanNow. Engine heap size: 862 MB. GUI used memory: 56 MB. Current time: 12/21/19 9:05:25 AM CST
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (O, cj) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_CANCEL, "Cancel"); // a (am)
dismissDialog("Save Project"); // am (cj)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (O, cj)
selectCodeEditor("top_sd_rw.v", 119, 161); // cd (w, cj)
// [GUI Memory]: 93 MB (+228kb) [00:02:28]
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 5); // u (O, cj)
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// x (cj): Elaborate Design: addNotify
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Project"); // am (cj)
// TclEventType: FILE_SET_CHANGE
// WARNING: HTimer (FileMgr Design Graph Update Timer) is taking too long to process. Increasing delay to 3000 ms.
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cj):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // x (cj)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a35tftg256-1 Top: top_sd_rw 
// [Engine Memory]: 903 MB (+1kb) [00:02:45]
// HMemoryUtils.trashcanNow. Engine heap size: 919 MB. GUI used memory: 57 MB. Current time: 12/21/19 9:05:50 AM CST
// [Engine Memory]: 990 MB (+43095kb) [00:02:55]
// [Engine Memory]: 1,149 MB (+114896kb) [00:03:00]
// HMemoryUtils.trashcanNow. Engine heap size: 1,150 MB. GUI used memory: 57 MB. Current time: 12/21/19 9:06:06 AM CST
// TclEventType: ELABORATE_FINISH
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,150 MB. GUI used memory: 57 MB. Current time: 12/21/19 9:06:15 AM CST
// TclEventType: DESIGN_NEW
// Xgd.load filename: D:/BaiduNetdiskDownload/vivado/Vivado/2017.4/data/parts/xilinx/artix7/devint/artix7/xc7a35t/xc7a35t.xgd; ZipEntry: xc7a35t_detail.xgd elapsed time: 0.5s
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// [Engine Memory]: 1,233 MB (+28342kb) [00:03:15]
// [GUI Memory]: 111 MB (+13398kb) [00:03:16]
// Schematic: addNotify
// PAPropertyPanels.initPanels (top_sd_rw.v) elapsed time: 0.2s
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1106.867 ; gain = 78.266 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'top_sd_rw' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/top_sd_rw.v:1] INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/.Xil/Vivado-17344-DESKTOP-FKSGOEO/realtime/clk_wiz_0_stub.v:5] INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/.Xil/Vivado-17344-DESKTOP-FKSGOEO/realtime/clk_wiz_0_stub.v:5] INFO: [Synth 8-638] synthesizing module 'data_gen' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/data_gen.v:1] 
// Tcl Message: 	Parameter start_addr_sd bound to: 17000 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/.Xil/Vivado-17344-DESKTOP-FKSGOEO/realtime/blk_mem_gen_0_stub.v:6] INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (2#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/.Xil/Vivado-17344-DESKTOP-FKSGOEO/realtime/blk_mem_gen_0_stub.v:6] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/.Xil/Vivado-17344-DESKTOP-FKSGOEO/realtime/blk_mem_gen_1_stub.v:6] INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (3#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/.Xil/Vivado-17344-DESKTOP-FKSGOEO/realtime/blk_mem_gen_1_stub.v:6] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'VGA_disp2' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/VGA_disp2.v:1] 
// Tcl Message: 	Parameter ta bound to: 96 - type: integer  	Parameter tb bound to: 48 - type: integer  	Parameter tc bound to: 640 - type: integer  	Parameter td bound to: 16 - type: integer  	Parameter te bound to: 800 - type: integer  	Parameter to bound to: 2 - type: integer  	Parameter tp bound to: 33 - type: integer  	Parameter tq bound to: 480 - type: integer  	Parameter tr bound to: 10 - type: integer  	Parameter ts bound to: 525 - type: integer  	Parameter tm bound to: 320 - type: integer  	Parameter tn bound to: 240 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'VGA_disp2' (4#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/VGA_disp2.v:1] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'data_gen' (5#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/data_gen.v:1] INFO: [Synth 8-638] synthesizing module 'sd_ctrl_top' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/sd_ctrl_top.v:1] INFO: [Synth 8-638] synthesizing module 'sd_init' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/sd_init.v:1] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'sd_init' (6#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/sd_init.v:1] INFO: [Synth 8-638] synthesizing module 'sd_write' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/sd_write.v:1] 
// Tcl Message: 	Parameter HEAD_BYTE bound to: 8'b11111110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'sd_write' (7#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/sd_write.v:1] INFO: [Synth 8-638] synthesizing module 'sd_read' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/sd_read.v:1] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'sd_read' (8#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/sd_read.v:1] INFO: [Synth 8-256] done synthesizing module 'sd_ctrl_top' (9#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/sd_ctrl_top.v:1] INFO: [Synth 8-638] synthesizing module 'led_alarm' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/led_alarm.v:1] 
// Tcl Message: 	Parameter L_TIME bound to: 25'b1011111010111100001000000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'led_alarm' (10#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/led_alarm.v:1] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'top_sd_rw' (11#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/top_sd_rw.v:1] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1152.852 ; gain = 124.250 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1152.852 ; gain = 124.250 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_sd_rw_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/top_sd_rw_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc] 
// Tcl Message: Finished Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc] 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking too long to process. Increasing delay to 2000 ms.
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 1396.383 ; gain = 367.781 
// Tcl Message: 35 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:40 . Memory (MB): peak = 1396.383 ; gain = 367.781 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 41 seconds
dismissDialog("Open Elaborated Design"); // bs (cj)
// [GUI Memory]: 116 MB (+58kb) [00:04:16]
// PAPropertyPanels.initPanels (u_data_gen (data_gen)) elapsed time: 1s
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking too long to process. Increasing delay to 2000 ms.
// [GUI Memory]: 123 MB (+1136kb) [00:05:30]
// [GUI Memory]: 131 MB (+1509kb) [00:10:55]
// Elapsed time: 543 seconds
closeFrame(PAResourceOtoP.PAViews_NETLIST, "Netlist"); // ax (aF, cj)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v)]", 1); // B (D, cj)
// Elapsed time: 39 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_led_alarm : led_alarm (led_alarm.v)]", 5, false, false, false, false, true, false); // B (D, cj) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ac (ai, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// as (cj): Remove Sources: addNotify
selectCheckBox(PAResourceQtoS.RemoveSourcesDialog_ALSO_DELETE, "Also delete the project local file/directory from disk", true); // g (N, as): TRUE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (as)
dismissDialog("Remove Sources"); // as (cj)
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/led_alarm.v}}] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// as (cj): Remove Sources: addNotify
// bs (as):  Remove Sources : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {{C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/led_alarm.v}} 
// Tcl Message: file delete -force {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/led_alarm.v} 
dismissDialog("Remove Sources"); // bs (as)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,279 MB. GUI used memory: 88 MB. Current time: 12/21/19 9:16:21 AM CST
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v)]", 1, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v)]", 1, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v)]", 1, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), clk_wiz_01 : clk_wiz_0 (clk_wiz_0.xci)]", 2, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("top_sd_rw.v", 51, 224); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 71, 74); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("top_sd_rw.v", 2, 80); // cd (w, cj)
// Elapsed time: 13 seconds
selectCodeEditor("top_sd_rw.v", 125, 159); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("top_sd_rw.v", 214, 181); // cd (w, cj)
// Elapsed time: 15 seconds
selectCodeEditor("top_sd_rw.v", 56, 211); // cd (w, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_data_gen : data_gen (data_gen.v)]", 3, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_data_gen : data_gen (data_gen.v), uut_ram0 : blk_mem_gen_0 (blk_mem_gen_0.xci)]", 4, false, false, false, false, false, true); // B (D, cj) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_data_gen : data_gen (data_gen.v), uut_ram0 : blk_mem_gen_0 (blk_mem_gen_0.xci)]", 4, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_data_gen : data_gen (data_gen.v), uut_ram0 : blk_mem_gen_0 (blk_mem_gen_0.xci)]", 4, false, false, false, false, false, true); // B (D, cj) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// N (cj):  Re-customize IP : addNotify
// [Engine Memory]: 1,302 MB (+7668kb) [00:14:41]
// r (cj): Re-customize IP: addNotify
// [GUI Memory]: 140 MB (+2351kb) [00:14:41]
selectCodeEditor("data_gen.v", 300, 187); // cd (w, cj)
dismissDialog("Re-customize IP"); // N (cj)
// HMemoryUtils.trashcanNow. Engine heap size: 1,302 MB. GUI used memory: 96 MB. Current time: 12/21/19 9:17:46 AM CST
dismissDialog("Re-customize IP"); // r (cj)
selectCodeEditor("data_gen.v", 181, 104); // cd (w, cj)
// Elapsed time: 44 seconds
selectCodeEditor("data_gen.v", 136, 173); // cd (w, cj)
// Elapsed time: 24 seconds
selectCodeEditor("data_gen.v", 78, 189); // cd (w, cj)
// Elapsed time: 34 seconds
selectCodeEditor("data_gen.v", 567, 98); // cd (w, cj)
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 18, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 4); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// x (cj): Run Synthesis: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// am (cj): Save Project: addNotify
dismissDialog("Run Synthesis"); // x (cj)
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// bs (cj):  Resetting Runs : addNotify
dismissDialog("Save Project"); // am (cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs synth_1 -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 09:19:55 2019] Launched synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 7 seconds
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 22 seconds
selectCodeEditor("data_gen.v", 162, 98); // cd (w, cj)
// TclEventType: RUN_COMPLETED
// WARNING: HTimer (ExpRunMgr Pending Runs Timer) is taking too long to process. Increasing delay to 3000 ms.
// ah (cj): Synthesis Completed: addNotify
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking too long to process. Increasing delay to 2000 ms.
// Elapsed time: 48 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 4 
// Tcl Message: [Sat Dec 21 09:21:08 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 90 seconds
selectCodeEditor("data_gen.v", 241, 127); // cd (w, cj)
selectCodeEditor("data_gen.v", 232, 175); // cd (w, cj)
selectCodeEditor("data_gen.v", 209, 152); // cd (w, cj)
selectCodeEditor("data_gen.v", 219, 171); // cd (w, cj)
// TclEventType: RUN_COMPLETED
// Elapsed time: 19 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 24, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 5); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// bs (cj):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// Tcl Message: [Sat Dec 21 09:23:03 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cj)
// Elapsed time: 65 seconds
selectCodeEditor("data_gen.v", 286, 144); // cd (w, cj)
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 25); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 25); // u (O, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ac (ai, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Tcl Command: 'load_features labtools'
// TclEventType: LOAD_FEATURE
// bs (cj):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw 
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
dismissDialog("Open Hardware Manager"); // bs (cj)
// bs (cj):  Auto Connect : addNotify
// Tcl Message: connect_hw_server 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2017.4   **** Build date : Dec 15 2017-21:08:27     ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.   
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1421.449 ; gain = 0.000 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A 
// [Engine Memory]: 1,852 MB (+508468kb) [00:21:33]
// HMemoryUtils.trashcanNow. Engine heap size: 1,853 MB. GUI used memory: 101 MB. Current time: 12/21/19 9:24:36 AM CST
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_CFGMEM_CREATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_CFGMEM_PART_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// Tcl Message: create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0] 
// Elapsed time: 11 seconds
dismissDialog("Auto Connect"); // bs (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // q (af, bA)
// Elapsed time: 21 seconds
setFileChooser("C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cj)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 29 seconds
dismissDialog("Program Device"); // bs (cj)
// [GUI Memory]: 147 MB (+174kb) [00:22:28]
// Elapsed time: 30 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 1); // k (j, cj)
// HMemoryUtils.trashcanNow. Engine heap size: 1,875 MB. GUI used memory: 101 MB. Current time: 12/21/19 9:25:41 AM CST
// Elapsed time: 70 seconds
selectCodeEditor("data_gen.v", 80, 125); // cd (w, cj)
// Elapsed time: 15 seconds
selectCodeEditor("data_gen.v", 212, 123); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 60, 153); // cd (w, cj)
// Elapsed time: 23 seconds
selectCodeEditor("data_gen.v", 82, 79); // cd (w, cj)
// Elapsed time: 19 seconds
selectCodeEditor("data_gen.v", 580, 141); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
// Elapsed time: 95 seconds
selectCodeEditor("data_gen.v", 100, 124); // cd (w, cj)
selectCodeEditor("data_gen.v", 139, 93); // cd (w, cj)
selectCodeEditor("data_gen.v", 28, 118); // cd (w, cj)
selectCodeEditor("data_gen.v", 195, 106); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 17, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 1); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// x (cj): Run Synthesis: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// am (cj): Save Project: addNotify
dismissDialog("Run Synthesis"); // x (cj)
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// bs (cj):  Resetting Runs : addNotify
dismissDialog("Save Project"); // am (cj)
// TclEventType: RUN_MODIFY
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_RESET
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_RESET
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs synth_1 -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 09:29:59 2019] Launched synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 5 seconds
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_FAILED
// ah (cj): Synthesis Failed: addNotify
// Elapsed time: 45 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // ah (cj)
// Elapsed time: 25 seconds
selectCodeEditor("data_gen.v", 99, 186); // cd (w, cj)
selectCodeEditor("data_gen.v", 101, 185); // cd (w, cj)
// Elapsed time: 23 seconds
selectCodeEditor("data_gen.v", 74, 191); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 17, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 4); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// bs (cj):  Resetting Runs : addNotify
dismissDialog("Save Project"); // am (cj)
// TclEventType: RUN_MODIFY
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_RESET
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_RESET
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs synth_1 -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 09:31:45 2019] Launched synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 3 seconds
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_COMPLETED
// ah (cj): Synthesis Completed: addNotify
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 -jobs 4 
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 09:32:53 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
// Elapsed time: 67 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// Elapsed time: 126 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: RUN_MODIFY
// bs (cj):  Generate Bitstream : addNotify
// Tcl Message: [Sat Dec 21 09:35:00 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cj)
// [GUI Memory]: 154 MB (+6kb) [00:32:00]
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 76 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cj)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// TclEventType: HW_DEVICE_PROBES_CHANGE
// 'I' command handler elapsed time: 4 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 169 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 0); // k (j, cj)
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 1); // k (j, cj)
selectCodeEditor("data_gen.v", 84, 169); // cd (w, cj)
selectCodeEditor("data_gen.v", 109, 212); // cd (w, cj)
selectCodeEditor("data_gen.v", 93, 186); // cd (w, cj)
selectCodeEditor("data_gen.v", 83, 185); // cd (w, cj)
selectCodeEditor("data_gen.v", 110, 187); // cd (w, cj)
selectCodeEditor("data_gen.v", 172, 124); // cd (w, cj)
// Elapsed time: 493 seconds
selectCodeEditor("data_gen.v", 84, 170); // cd (w, cj)
// PAResourceOtoP.PAViews_HARDWARE: Hardware: close view
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aB, cj)
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// x (cj): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// TclEventType: HW_OBJECT_DELETE
dismissDialog("Confirm Close"); // x (cj)
// TclEventType: HW_SERVER_CLOSE
// Tcl Message: close_hw 
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SYSMON_DELETE
// bs (cj):  CLose Hardware Manager : addNotify
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
// Tcl Message: close_hw: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1989.055 ; gain = 0.000 
// Elapsed time: 11 seconds
dismissDialog("CLose Hardware Manager"); // bs (cj)
// Elapsed time: 11 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_sd_ctrl_top : sd_ctrl_top (sd_ctrl_top.v)]", 7); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_sd_ctrl_top : sd_ctrl_top (sd_ctrl_top.v), u_sd_write : sd_write (sd_write.v)]", 9, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_sd_ctrl_top : sd_ctrl_top (sd_ctrl_top.v), u_sd_write : sd_write (sd_write.v)]", 9, false, false, false, false, false, true); // B (D, cj) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_sd_ctrl_top : sd_ctrl_top (sd_ctrl_top.v), u_sd_write : sd_write (sd_write.v)]", 9, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_sd_ctrl_top : sd_ctrl_top (sd_ctrl_top.v), u_sd_write : sd_write (sd_write.v)]", 9, false, false, false, false, false, true); // B (D, cj) - Double Click
// Elapsed time: 20 seconds
selectCodeEditor("sd_write.v", 178, 166); // cd (w, cj)
// Elapsed time: 34 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v)]", 1, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v)]", 1, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
selectCodeEditor("top_sd_rw.v", 100, 138); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
// Elapsed time: 322 seconds
selectCodeEditor("data_gen.v", 95, 84); // cd (w, cj)
// [GUI Memory]: 162 MB (+375kb) [00:52:08]
selectCodeEditor("data_gen.v", 88, 102); // cd (w, cj)
selectCodeEditor("data_gen.v", 110, 130); // cd (w, cj)
selectCodeEditor("data_gen.v", 55, 119); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("data_gen.v", 50, 189); // cd (w, cj)
selectCodeEditor("data_gen.v", 58, 187); // cd (w, cj)
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
// HMemoryUtils.trashcanNow. Engine heap size: 1,875 MB. GUI used memory: 98 MB. Current time: 12/21/19 9:55:42 AM CST
// Elapsed time: 19 seconds
selectCodeEditor("top_sd_rw.v", 169, 103); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 172, 103); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 168, 103, false, false, false, false, true); // cd (w, cj) - Double Click
selectCodeEditor("top_sd_rw.v", 209, 106); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
selectCodeEditor("data_gen.v", 166, 137); // cd (w, cj)
selectCodeEditor("data_gen.v", 176, 82); // cd (w, cj)
selectCodeEditor("data_gen.v", 315, 81); // cd (w, cj)
// Elapsed time: 74 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
selectCodeEditor("top_sd_rw.v", 171, 100); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 214, 108); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 211, 100); // cd (w, cj)
// Elapsed time: 15 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v)]", 1); // B (D, cj)
// Elapsed time: 58 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_sd_ctrl_top : sd_ctrl_top (sd_ctrl_top.v), u_sd_write : sd_write (sd_write.v)]", 9, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_sd_ctrl_top : sd_ctrl_top (sd_ctrl_top.v), u_sd_write : sd_write (sd_write.v)]", 9, false, false, false, false, false, true); // B (D, cj) - Double Click
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
// Elapsed time: 77 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
selectCodeEditor("data_gen.v", 215, 98); // cd (w, cj)
// Elapsed time: 17 seconds
selectCodeEditor("data_gen.v", 166, 117); // cd (w, cj)
selectCodeEditor("data_gen.v", 50, 125); // cd (w, cj)
selectCodeEditor("data_gen.v", 46, 77); // cd (w, cj)
selectCodeEditor("data_gen.v", 109, 191); // cd (w, cj)
// Elapsed time: 38 seconds
selectCodeEditor("data_gen.v", 220, 75); // cd (w, cj)
// Elapsed time: 30 seconds
selectCodeEditor("data_gen.v", 173, 74); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 134, 100); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 28, 97); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 228, 89); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 103, 121); // cd (w, cj)
selectCodeEditor("data_gen.v", 105, 146); // cd (w, cj)
selectCodeEditor("data_gen.v", 103, 162); // cd (w, cj)
selectCodeEditor("data_gen.v", 109, 186); // cd (w, cj)
selectCodeEditor("data_gen.v", 172, 120); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 128, 126); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 173, 81); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 127, 147); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("data_gen.v", 28, 187); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 226, 198); // cd (w, cj)
selectCodeEditor("data_gen.v", 218, 189); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 102, 121); // cd (w, cj)
selectCodeEditor("data_gen.v", 109, 139); // cd (w, cj)
selectCodeEditor("data_gen.v", 178, 145); // cd (w, cj)
// Elapsed time: 20 seconds
selectCodeEditor("data_gen.v", 129, 146); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
typeControlKey(null, null, 'z');
selectCodeEditor("data_gen.v", 175, 163); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 128, 104); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 172, 121); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
// Elapsed time: 15 seconds
selectCodeEditor("data_gen.v", 126, 121); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 177, 99); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 127, 147); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 225, 175); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 18, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// x (cj): Run Synthesis: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// am (cj): Save Project: addNotify
dismissDialog("Run Synthesis"); // x (cj)
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// bs (cj):  Resetting Runs : addNotify
dismissDialog("Save Project"); // am (cj)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_RESET
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs synth_1 -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 10:04:46 2019] Launched synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 5 seconds
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 76 seconds
selectCodeEditor("data_gen.v", 667, 89); // cd (w, cj)
// TclEventType: RUN_COMPLETED
// WARNING: HTimer (ExpRunMgr Pending Runs Timer) is taking too long to process. Increasing delay to 4000 ms.
// ah (cj): Synthesis Completed: addNotify
// Elapsed time: 42 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 -jobs 4 
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 10:06:47 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// Elapsed time: 109 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 24, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 3); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: RUN_MODIFY
// bs (cj):  Generate Bitstream : addNotify
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 10:08:39 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cj)
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 98 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
// Elapsed time: 22 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 27, false); // u (O, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ac (ai, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// bs (cj):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw 
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
dismissDialog("Open Hardware Manager"); // bs (cj)
// bs (cj):  Auto Connect : addNotify
// Tcl Message: connect_hw_server 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2017.4   **** Build date : Dec 15 2017-21:08:27     ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.   
// TclEventType: HW_SERVER_UPDATE
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// Tcl Message: create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0] 
// TclEventType: HW_CFGMEM_CREATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_CFGMEM_PART_CHANGE
dismissDialog("Auto Connect"); // bs (cj)
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // q (af, bA)
// Elapsed time: 17 seconds
setFileChooser("C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cj)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 25 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 12 seconds
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "n25q64-3.3v-spi-x1_x2_x4 ;   ", 4, "n25q64-3.3v-spi-x1_x2_x4", 0, false); // t (O, cj)
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "n25q64-3.3v-spi-x1_x2_x4 ;   ", 4, "n25q64-3.3v-spi-x1_x2_x4", 0, false, false, false, false, true, false); // t (O, cj) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PROGRAM_CONFIG_MEMORY, "Program Configuration Memory Device..."); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_CONFIG_MEMORY
// aE (cj): Program Configuration Memory Device: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
// 'aa' command handler elapsed time: 3 seconds
dismissDialog("Program Configuration Memory Device"); // aE (cj)
// Tcl Message: set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.FILES [list "C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// bs (cj):  Program Configuration Memory Device : addNotify
// Tcl Message: startgroup  
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7a35t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; };  
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// Tcl Message: program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: Mfg ID : 20   Memory Type : ba   Memory Capacity : 17   Device ID 1 : 0   Device ID 2 : 0 Performing Erase Operation... 
// Tcl Message: Erase Operation successful. Performing Program and Verify Operations... 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: Program/Verify Operation successful. 
// Tcl Message: INFO: [Labtoolstcl 44-377] Flash programming completed successfully 
// Tcl Message: program_hw_cfgmem: Time (s): cpu = 00:00:02 ; elapsed = 00:01:12 . Memory (MB): peak = 1996.922 ; gain = 0.000 
// Tcl Message: endgroup 
// Elapsed time: 76 seconds
selectButton("PAResourceOtoP.ProgramCfgMem_FLASH_PROGRAMMING_COMPLETED_SUCCESSFULLY_OK", "OK"); // JButton (A, G)
// Elapsed time: 45 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 1); // k (j, cj)
selectCodeEditor("data_gen.v", 131, 150); // cd (w, cj)
selectCodeEditor("data_gen.v", 127, 148); // cd (w, cj)
// Elapsed time: 79 seconds
selectCodeEditor("data_gen.v", 123, 127); // cd (w, cj)
selectCodeEditor("data_gen.v", 122, 148); // cd (w, cj)
selectCodeEditor("data_gen.v", 126, 151); // cd (w, cj)
// Elapsed time: 28 seconds
selectCodeEditor("data_gen.v", 316, 128); // cd (w, cj)
selectCodeEditor("data_gen.v", 213, 82); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
// Elapsed time: 20 seconds
selectCodeEditor("data_gen.v", 299, 126); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 291, 87); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
// Elapsed time: 115 seconds
selectCodeEditor("data_gen.v", 213, 84); // cd (w, cj)
selectCodeEditor("data_gen.v", 174, 74); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 84, 123); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 1); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
dismissDialog("Save Project"); // am (cj)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceQtoS.RunBitgen_BITSTREAM_GENERATION_HAS_ALREADY_COMPLETED_OK", "OK"); // JButton (A, G)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run impl_1 -prev_step  
// bs (cj):  Generate Bitstream : addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 10:18:50 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 80 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
// bi (cj): Implementation is Out-of-date: addNotify
// Elapsed time: 10 seconds
selectButton(PAResourceQtoS.StaleRunDialog_YES, "Yes"); // a (bi)
// bs (cj):  Open Implemented Design : addNotify
dismissDialog("Implementation is Out-of-date"); // bi (cj)
// Tcl Message: open_run impl_1 
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
selectButton(RDIResource.ProgressDialog_CANCEL, "Cancel"); // a (bs)
// TclEventType: READ_XDC_FILE_END
// TclEventType: DESIGN_CLOSE
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2017.4 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/.Xil/Vivado-17344-DESKTOP-FKSGOEO/dcp24/top_sd_rw_board.xdc] Finished Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/.Xil/Vivado-17344-DESKTOP-FKSGOEO/dcp24/top_sd_rw_board.xdc] Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/.Xil/Vivado-17344-DESKTOP-FKSGOEO/dcp24/top_sd_rw_early.xdc] 
// Tcl Message: INFO: [Common 17-41] Interrupt caught. Command should exit soon. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57] INFO: [Timing 38-2] Deriving generated clocks [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57] INFO: [Common 17-344] 'get_clocks' was cancelled [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57] 
// Tcl Message: Finished Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/.Xil/Vivado-17344-DESKTOP-FKSGOEO/dcp24/top_sd_rw_early.xdc] Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/.Xil/Vivado-17344-DESKTOP-FKSGOEO/dcp24/top_sd_rw.xdc] Finished Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/.Xil/Vivado-17344-DESKTOP-FKSGOEO/dcp24/top_sd_rw.xdc] Reading XDEF placement. Reading placer database... Reading XDEF routing. Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.123 . Memory (MB): peak = 2684.230 ; gain = 1.441 open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2688.574 ; gain = 686.613 
// Tcl Message: INFO: [Common 17-344] 'open_run' was cancelled 
// CommandFailedException: ERROR: [Common 17-69] Command failed:  
// 'dO' command handler elapsed time: 29 seconds
// Elapsed time: 15 seconds
dismissDialog("Open Implemented Design"); // bs (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 27, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cj)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 6 seconds
dismissDialog("Program Device"); // bs (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// x (cj): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (x)
// bs (cj):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // x (cj)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
dismissDialog("Resetting Runs"); // bs (cj)
// TclEventType: RUN_LAUNCH
// bs (cj):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 10:21:05 2019] Launched synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/synth_1/runme.log [Sat Dec 21 10:21:06 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cj)
// Elapsed time: 26 seconds
selectCodeEditor("data_gen.v", 161, 76); // cd (w, cj)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// [GUI Memory]: 171 MB (+301kb) [01:20:44]
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 146 seconds
selectRadioButton(PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN, "Open Implemented Design"); // a (N, ah)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 3); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cj)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 13 seconds
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "n25q64-3.3v-spi-x1_x2_x4 ;   ", 4, "n25q64-3.3v-spi-x1_x2_x4", 0, false, false, false, false, true, false); // t (O, cj) - Popup Trigger
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "n25q64-3.3v-spi-x1_x2_x4 ;   ", 4, "n25q64-3.3v-spi-x1_x2_x4", 0, false); // t (O, cj)
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "n25q64-3.3v-spi-x1_x2_x4 ;   ", 4, "n25q64-3.3v-spi-x1_x2_x4", 0, false, false, false, false, true, false); // t (O, cj) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PROGRAM_CONFIG_MEMORY, "Program Configuration Memory Device..."); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_CONFIG_MEMORY
// aE (cj): Program Configuration Memory Device: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
// 'aa' command handler elapsed time: 6 seconds
dismissDialog("Program Configuration Memory Device"); // aE (cj)
// Tcl Message: set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.FILES [list "C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// TclEventType: HW_DEVICE_CHANGE
// bs (cj):  Program Configuration Memory Device : addNotify
// Tcl Message: set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: startgroup  
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7a35t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; };  
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// Tcl Message: program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: Mfg ID : 20   Memory Type : ba   Memory Capacity : 17   Device ID 1 : 0   Device ID 2 : 0 Performing Erase Operation... 
// Tcl Message: Erase Operation successful. Performing Program and Verify Operations... 
// TclEventType: HW_DEVICE_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,875 MB. GUI used memory: 103 MB. Current time: 12/21/19 10:25:41 AM CST
// Tcl Message: Program/Verify Operation successful. 
// Tcl Message: INFO: [Labtoolstcl 44-377] Flash programming completed successfully 
// Tcl Message: program_hw_cfgmem: Time (s): cpu = 00:00:02 ; elapsed = 00:01:09 . Memory (MB): peak = 2688.574 ; gain = 0.000 
// Tcl Message: endgroup 
// Elapsed time: 75 seconds
selectButton("PAResourceOtoP.ProgramCfgMem_FLASH_PROGRAMMING_COMPLETED_SUCCESSFULLY_OK", "OK"); // JButton (A, G)
// Elapsed time: 72 seconds
selectCodeEditor("data_gen.v", 124, 104); // cd (w, cj)
selectCodeEditor("data_gen.v", 124, 144); // cd (w, cj)
// WARNING: HTimer (WrapperUtils Delayed Delete Timer) is taking too long to process. Increasing delay to 2000 ms.
// Elapsed time: 579 seconds
selectCodeEditor("data_gen.v", 210, 114); // cd (w, cj)
selectCodeEditor("data_gen.v", 191, 94); // cd (w, cj)
selectCodeEditor("data_gen.v", 180, 93); // cd (w, cj)
// Elapsed time: 24 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aB, cj)
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// x (cj): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// TclEventType: HW_OBJECT_DELETE
dismissDialog("Confirm Close"); // x (cj)
// TclEventType: HW_SERVER_CLOSE
// Tcl Message: close_hw 
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SYSMON_DELETE
// bs (cj):  CLose Hardware Manager : addNotify
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
dismissDialog("CLose Hardware Manager"); // bs (cj)
// Elapsed time: 29 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 12); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, write.coe]", 13, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, write.coe]", 13, false, false, false, false, false, true); // B (D, cj) - Double Click
// Elapsed time: 12 seconds
selectCodeEditor("write.coe", 19, 213); // cd (w, cj)
selectCodeEditor("write.coe", 49, 126); // cd (w, cj)
selectCodeEditor("write.coe", 22, 74); // cd (w, cj)
selectCodeEditor("write.coe", 17, 100); // cd (w, cj)
selectCodeEditor("write.coe", 28, 117); // cd (w, cj)
selectCodeEditor("write.coe", 18, 162); // cd (w, cj)
selectCodeEditor("write.coe", 20, 184); // cd (w, cj)
selectCodeEditor("write.coe", 31, 186); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
// Elapsed time: 56 seconds
selectCodeEditor("data_gen.v", 280, 101); // cd (w, cj)
// Elapsed time: 16 seconds
selectCodeEditor("data_gen.v", 61, 97); // cd (w, cj)
selectCodeEditor("data_gen.v", 68, 101); // cd (w, cj)
// Elapsed time: 225 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), clk_wiz_01 : clk_wiz_0 (clk_wiz_0.xci)]", 2, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), clk_wiz_01 : clk_wiz_0 (clk_wiz_0.xci)]", 2, false, false, false, false, false, true); // B (D, cj) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// N (cj):  Re-customize IP : addNotify
// r (cj): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // N (cj)
// Elapsed time: 10 seconds
setText("PRIM IN FREQ", "50.000"); // z (cZ, r)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
dismissDialog("Re-customize IP"); // r (cj)
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property -dict [list CONFIG.PRIM_IN_FREQ {50.000} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.CLKOUT1_JITTER {213.504} CONFIG.CLKOUT2_JITTER {213.504}] [get_ips clk_wiz_0] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// r (cj): Re-customize IP: addNotify
// bs (r):  Re-customize IP : addNotify
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// au (cj): Generate Output Products: addNotify
dismissDialog("Re-customize IP"); // bs (r)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (au)
// bs (cj):  Managing Output Products : addNotify
// Tcl Message: generate_target all [get_files  {{C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'... 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'... 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'... 
// Tcl Message: catch { config_ip_cache -export [get_ips -all clk_wiz_0] } 
// Tcl Message: export_ip_user_files -of_objects [get_files {{C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run clk_wiz_0_synth_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs -jobs 4 clk_wiz_0_synth_1 
// Tcl Message: [Sat Dec 21 10:43:34 2019] Launched clk_wiz_0_synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/clk_wiz_0_synth_1/runme.log 
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 13 seconds
selectButton("PAResourceQtoS.SimpleOutputProductDialog_OUT_OF_CONTEXT_MODULE_RUNS_WERE_LAUNCHED_OK", "OK"); // JButton (A, G)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 24, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// x (cj): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (x)
// bs (cj):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // x (cj)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
dismissDialog("Resetting Runs"); // bs (cj)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// bs (cj):  Generate Bitstream : addNotify
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// Tcl Message: [Sat Dec 21 10:43:46 2019] Launched clk_wiz_0_synth_1, synth_1... Run output will be captured here: clk_wiz_0_synth_1: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/clk_wiz_0_synth_1/runme.log synth_1: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/synth_1/runme.log [Sat Dec 21 10:43:46 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cj)
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 240 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ac (ai, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// bs (cj):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw 
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
dismissDialog("Open Hardware Manager"); // bs (cj)
// bs (cj):  Auto Connect : addNotify
// Tcl Message: connect_hw_server 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2017.4   **** Build date : Dec 15 2017-21:08:27     ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.   
// TclEventType: HW_SERVER_UPDATE
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_CFGMEM_CREATE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// Tcl Message: create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_CFGMEM_PART_CHANGE
dismissDialog("Auto Connect"); // bs (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // q (af, bA)
// [GUI Memory]: 180 MB (+418kb) [01:45:07]
// Elapsed time: 13 seconds
setFileChooser("C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cj)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 20 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 36 seconds
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "n25q64-3.3v-spi-x1_x2_x4 ;   ", 4, "n25q64-3.3v-spi-x1_x2_x4", 0, false, false, false, false, true, false); // t (O, cj) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PROGRAM_CONFIG_MEMORY, "Program Configuration Memory Device..."); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_CONFIG_MEMORY
// aE (cj): Program Configuration Memory Device: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Program Configuration Memory Device"); // aE (cj)
// Tcl Message: set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.FILES [list "C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: startgroup  
// TclEventType: HW_DEVICE_CHANGE
// bs (cj):  Program Configuration Memory Device : addNotify
// Tcl Message: if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7a35t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; };  
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// Tcl Message: program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: Mfg ID : 20   Memory Type : ba   Memory Capacity : 17   Device ID 1 : 0   Device ID 2 : 0 Performing Erase Operation... 
// Tcl Message: Erase Operation successful. Performing Program and Verify Operations... 
// [GUI Memory]: 192 MB (+3726kb) [01:46:41]
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: Program/Verify Operation successful. 
// Tcl Message: INFO: [Labtoolstcl 44-377] Flash programming completed successfully 
// Tcl Message: program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:01:08 . Memory (MB): peak = 2738.555 ; gain = 0.000 
// Tcl Message: endgroup 
// Elapsed time: 72 seconds
selectButton("PAResourceOtoP.ProgramCfgMem_FLASH_PROGRAMMING_COMPLETED_SUCCESSFULLY_OK", "OK"); // JButton (A, G)
// Elapsed time: 136 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 1); // k (j, cj)
// Elapsed time: 50 seconds
selectCodeEditor("data_gen.v", 230, 149); // cd (w, cj)
// [GUI Memory]: 202 MB (+340kb) [01:50:19]
// HMemoryUtils.trashcanNow. Engine heap size: 1,875 MB. GUI used memory: 128 MB. Current time: 12/21/19 10:55:42 AM CST
// Elapsed time: 148 seconds
selectCodeEditor("data_gen.v", 187, 123); // cd (w, cj)
// Elapsed time: 12 seconds
selectCodeEditor("data_gen.v", 46, 173); // cd (w, cj)
selectCodeEditor("data_gen.v", 26, 49); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 59, 254); // cd (w, cj)
selectCodeEditor("data_gen.v", 64, 74, false, false, false, true, false); // cd (w, cj) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_BLOCK_COMMENTS, "Toggle Block Comments"); // ac (ai, Popup.HeavyWeightWindow)
typeControlKey(null, null, 'z');
selectCodeEditor("data_gen.v", 83, 124, false, false, false, true, false); // cd (w, cj) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_LINE_COMMENTS, "Toggle Line Comments"); // ac (ai, Popup.HeavyWeightWindow)
selectCodeEditor("data_gen.v", 141, 183); // cd (w, cj)
selectCodeEditor("data_gen.v", 39, 118); // cd (w, cj)
selectCodeEditor("data_gen.v", 28, 130); // cd (w, cj)
selectCodeEditor("data_gen.v", 8, 127); // cd (w, cj)
selectCodeEditor("data_gen.v", 177, 138); // cd (w, cj)
selectCodeEditor("data_gen.v", 54, 125); // cd (w, cj)
// Elapsed time: 87 seconds
selectCodeEditor("data_gen.v", 726, 133); // cd (w, cj)
selectCodeEditor("data_gen.v", 123, 153); // cd (w, cj)
// Elapsed time: 12 seconds
selectCodeEditor("data_gen.v", 361, 117); // cd (w, cj)
// Elapsed time: 20 seconds
selectCodeEditor("data_gen.v", 86, 78); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 185, 120); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 82, 98); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 275, 126); // cd (w, cj)
selectCodeEditor("data_gen.v", 280, 126); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 274, 123); // cd (w, cj)
selectCodeEditor("data_gen.v", 244, 137); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("data_gen.v", 50, 78); // cd (w, cj)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 3); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
dismissDialog("Save Project"); // am (cj)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceQtoS.RunBitgen_BITSTREAM_GENERATION_HAS_ALREADY_COMPLETED_OK", "OK"); // JButton (A, G)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run impl_1 -prev_step  
// TclEventType: DG_ANALYSIS_MSG_RESET
// bs (cj):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 10:59:36 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 117 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cj)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// 'I' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 30 seconds
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "n25q64-3.3v-spi-x1_x2_x4 ;   ", 4, "n25q64-3.3v-spi-x1_x2_x4", 0, false, false, false, false, true, false); // t (O, cj) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PROGRAM_CONFIG_MEMORY, "Program Configuration Memory Device..."); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_CONFIG_MEMORY
// aE (cj): Program Configuration Memory Device: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Program Configuration Memory Device"); // aE (cj)
// Tcl Message: set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.FILES [list "C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: startgroup  
// TclEventType: HW_DEVICE_CHANGE
// bs (cj):  Program Configuration Memory Device : addNotify
// Tcl Message: if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7a35t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; };  
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// Tcl Message: program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: Mfg ID : 20   Memory Type : ba   Memory Capacity : 17   Device ID 1 : 0   Device ID 2 : 0 Performing Erase Operation... 
// Tcl Message: Erase Operation successful. Performing Program and Verify Operations... 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: Program/Verify Operation successful. 
// Tcl Message: INFO: [Labtoolstcl 44-377] Flash programming completed successfully 
// Tcl Message: program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:01:08 . Memory (MB): peak = 2738.555 ; gain = 0.000 
// Tcl Message: endgroup 
// Elapsed time: 72 seconds
selectButton("PAResourceOtoP.ProgramCfgMem_FLASH_PROGRAMMING_COMPLETED_SUCCESSFULLY_OK", "OK"); // JButton (A, G)
// Elapsed time: 74 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aB, cj)
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// x (cj): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
dismissDialog("Confirm Close"); // x (cj)
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
// Tcl Message: close_hw 
// bs (cj):  CLose Hardware Manager : addNotify
dismissDialog("CLose Hardware Manager"); // bs (cj)
// Elapsed time: 355 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
selectCodeEditor("top_sd_rw.v", 0, 54); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 55, 186); // cd (w, cj)
typeControlKey((HResource) null, "top_sd_rw.v", 'c'); // cd (w, cj)
// Elapsed time: 21 seconds
selectCodeEditor("top_sd_rw.v", 189, 207); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
// Elapsed time: 22 seconds
selectCodeEditor("data_gen.v", 84, 121); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 83, 96); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
// Elapsed time: 38 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 24, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug]", 6); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// x (cj): Synthesis is Out-of-date: addNotify
dismissDialog("Save Project"); // am (cj)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (x)
// bs (cj):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // x (cj)
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
dismissDialog("Resetting Runs"); // bs (cj)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// bs (cj):  Generate Bitstream : addNotify
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// Tcl Message: [Sat Dec 21 11:12:29 2019] Launched synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/synth_1/runme.log [Sat Dec 21 11:12:29 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
// [GUI Memory]: 214 MB (+1622kb) [02:09:26]
dismissDialog("Generate Bitstream"); // bs (cj)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 305 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// bs (cj):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw 
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
dismissDialog("Open Hardware Manager"); // bs (cj)
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// bs (cj):  Auto Connect : addNotify
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// Tcl Message: create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0] 
// TclEventType: HW_CFGMEM_CREATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_CFGMEM_PART_CHANGE
dismissDialog("Auto Connect"); // bs (cj)
// Elapsed time: 50 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // q (af, bA)
// Elapsed time: 21 seconds
setFileChooser("C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 26 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 82 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 1); // k (j, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "n25q64-3.3v-spi-x1_x2_x4 ;   ", 4, "n25q64-3.3v-spi-x1_x2_x4", 0, false, false, false, false, true, false); // t (O, cj) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PROGRAM_CONFIG_MEMORY, "Program Configuration Memory Device..."); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_CONFIG_MEMORY
// aE (cj): Program Configuration Memory Device: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Program Configuration Memory Device"); // aE (cj)
// Tcl Message: set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.FILES [list "C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: startgroup  
// TclEventType: HW_DEVICE_CHANGE
// bs (cj):  Program Configuration Memory Device : addNotify
// Tcl Message: if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7a35t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; };  
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// Tcl Message: program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: Mfg ID : 20   Memory Type : ba   Memory Capacity : 17   Device ID 1 : 0   Device ID 2 : 0 Performing Erase Operation... 
// Tcl Message: Erase Operation successful. Performing Program and Verify Operations... 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: Program/Verify Operation successful. 
// Tcl Message: INFO: [Labtoolstcl 44-377] Flash programming completed successfully 
// Tcl Message: program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:01:09 . Memory (MB): peak = 2738.555 ; gain = 0.000 
// Tcl Message: endgroup 
// Elapsed time: 76 seconds
selectButton("PAResourceOtoP.ProgramCfgMem_FLASH_PROGRAMMING_COMPLETED_SUCCESSFULLY_OK", "OK"); // JButton (A, G)
// Elapsed time: 64 seconds
selectCodeEditor("data_gen.v", 172, 63); // cd (w, cj)
selectCodeEditor("data_gen.v", 210, 125); // cd (w, cj)
selectCodeEditor("data_gen.v", 224, 54); // cd (w, cj)
selectCodeEditor("data_gen.v", 214, 55); // cd (w, cj)
selectCodeEditor("data_gen.v", 171, 59); // cd (w, cj)
selectCodeEditor("data_gen.v", 174, 59); // cd (w, cj)
// Elapsed time: 118 seconds
selectCodeEditor("data_gen.v", 194, 127); // cd (w, cj)
selectCodeEditor("data_gen.v", 134, 191); // cd (w, cj)
selectCodeEditor("data_gen.v", 135, 210); // cd (w, cj)
selectCodeEditor("data_gen.v", 132, 221); // cd (w, cj)
selectCodeEditor("data_gen.v", 109, 174); // cd (w, cj)
// Elapsed time: 13 seconds
selectCodeEditor("data_gen.v", 125, 168); // cd (w, cj)
// HMemoryUtils.trashcanNow. Engine heap size: 1,875 MB. GUI used memory: 133 MB. Current time: 12/21/19 11:25:42 AM CST
// Elapsed time: 38 seconds
selectCodeEditor("data_gen.v", 188, 121); // cd (w, cj)
selectCodeEditor("data_gen.v", 116, 130); // cd (w, cj)
// Elapsed time: 15 seconds
selectCodeEditor("data_gen.v", 161, 55); // cd (w, cj)
selectCodeEditor("data_gen.v", 175, 80); // cd (w, cj)
selectCodeEditor("data_gen.v", 195, 80); // cd (w, cj)
// Elapsed time: 295 seconds
selectCodeEditor("data_gen.v", 182, 188); // cd (w, cj)
selectCodeEditor("data_gen.v", 175, 190); // cd (w, cj)
selectCodeEditor("data_gen.v", 195, 190); // cd (w, cj)
selectCodeEditor("data_gen.v", 188, 185); // cd (w, cj)
selectCodeEditor("data_gen.v", 218, 192); // cd (w, cj)
selectCodeEditor("data_gen.v", 212, 190); // cd (w, cj)
// Elapsed time: 96 seconds
selectCodeEditor("data_gen.v", 55, 194); // cd (w, cj)
selectCodeEditor("data_gen.v", 155, 169); // cd (w, cj)
// Elapsed time: 28 seconds
selectTab((HResource) null, (HResource) null, "Messages", 1); // aF (Q, cj)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\u_data_gen/VGA_disp21/uut_clk  has unconnected pin reset. ]", 2, false); // ah (O, cj)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:14]. ]", 5, true); // ah (O, cj) - Node
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:14]. ]", 5); // ah (O, cj)
// Elapsed time: 16 seconds
selectCodeEditor("data_gen.v", 108, 262); // cd (w, cj)
selectCodeEditor("data_gen.v", 140, 228); // cd (w, cj)
// Elapsed time: 74 seconds
selectCodeEditor("data_gen.v", 104, 134); // cd (w, cj)
selectCodeEditor("data_gen.v", 102, 123); // cd (w, cj)
selectCodeEditor("data_gen.v", 181, 166); // cd (w, cj)
selectCodeEditor("data_gen.v", 225, 192); // cd (w, cj)
selectCodeEditor("data_gen.v", 185, 176); // cd (w, cj)
selectCodeEditor("data_gen.v", 227, 162); // cd (w, cj)
selectCodeEditor("data_gen.v", 248, 210); // cd (w, cj)
selectCodeEditor("data_gen.v", 180, 191); // cd (w, cj)
// Elapsed time: 438 seconds
selectCodeEditor("data_gen.v", 352, 151); // cd (w, cj)
selectCodeEditor("data_gen.v", 360, 152); // cd (w, cj)
selectCodeEditor("data_gen.v", 273, 143); // cd (w, cj)
selectCodeEditor("data_gen.v", 195, 195); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("data_gen.v", 128, 122); // cd (w, cj)
selectCodeEditor("data_gen.v", 133, 126); // cd (w, cj)
selectCodeEditor("data_gen.v", 130, 124); // cd (w, cj)
selectCodeEditor("data_gen.v", 127, 147); // cd (w, cj)
selectCodeEditor("data_gen.v", 117, 213); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("data_gen.v", 117, 191); // cd (w, cj)
// Elapsed time: 38 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aB, cj)
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// x (cj): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// TclEventType: HW_OBJECT_DELETE
dismissDialog("Confirm Close"); // x (cj)
// TclEventType: HW_SERVER_CLOSE
// Tcl Message: close_hw 
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SYSMON_DELETE
// bs (cj):  CLose Hardware Manager : addNotify
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
dismissDialog("CLose Hardware Manager"); // bs (cj)
// PAPropertyPanels.initPanels (VGA_disp2.v) elapsed time: 0.3s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_data_gen : data_gen (data_gen.v), VGA_disp21 : VGA_disp2 (VGA_disp2.v)]", 6, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_data_gen : data_gen (data_gen.v), VGA_disp21 : VGA_disp2 (VGA_disp2.v), uut_clk : clk_wiz_0 (clk_wiz_0.xci)]", 7, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("VGA_disp2.v", 219, 100); // cd (w, cj)
selectCodeEditor("VGA_disp2.v", 283, 101); // cd (w, cj)
selectCodeEditor("VGA_disp2.v", 302, 99); // cd (w, cj)
selectCodeEditor("VGA_disp2.v", 219, 122); // cd (w, cj)
selectCodeEditor("VGA_disp2.v", 227, 123); // cd (w, cj)
selectCodeEditor("VGA_disp2.v", 313, 122); // cd (w, cj)
selectCodeEditor("VGA_disp2.v", 306, 120); // cd (w, cj)
selectCodeEditor("VGA_disp2.v", 225, 147); // cd (w, cj)
selectCodeEditor("VGA_disp2.v", 306, 145); // cd (w, cj)
selectCodeEditor("VGA_disp2.v", 129, 165); // cd (w, cj)
selectCodeEditor("VGA_disp2.v", 105, 176); // cd (w, cj)
selectCodeEditor("VGA_disp2.v", 92, 188); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
selectCodeEditor("data_gen.v", 129, 142); // cd (w, cj)
selectCodeEditor("data_gen.v", 127, 140); // cd (w, cj)
selectCodeEditor("data_gen.v", 165, 144); // cd (w, cj)
// Elapsed time: 14 seconds
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
// Elapsed time: 20 seconds
selectCodeEditor("data_gen.v", 78, 126); // cd (w, cj)
selectCodeEditor("data_gen.v", 77, 163); // cd (w, cj)
selectCodeEditor("data_gen.v", 83, 103); // cd (w, cj)
// Elapsed time: 35 seconds
selectCodeEditor("data_gen.v", 161, 147); // cd (w, cj)
selectCodeEditor("data_gen.v", 167, 146); // cd (w, cj)
selectCodeEditor("data_gen.v", 163, 146); // cd (w, cj)
// HMemoryUtils.trashcanNow. Engine heap size: 1,875 MB. GUI used memory: 128 MB. Current time: 12/21/19 11:55:43 AM CST
// Elapsed time: 890 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_sd_ctrl_top : sd_ctrl_top (sd_ctrl_top.v), u_sd_write : sd_write (sd_write.v)]", 10, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_sd_ctrl_top : sd_ctrl_top (sd_ctrl_top.v), u_sd_write : sd_write (sd_write.v)]", 10, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("sd_write.v", 210, 108); // cd (w, cj)
selectCodeEditor("sd_write.v", 145, 122); // cd (w, cj)
// Elapsed time: 16 seconds
selectCodeEditor("sd_write.v", 175, 144); // cd (w, cj)
// Elapsed time: 27 seconds
selectCodeEditor("sd_write.v", 57, 103); // cd (w, cj)
// Elapsed time: 101 seconds
selectCodeEditor("sd_write.v", 200, 80); // cd (w, cj)
selectCodeEditor("sd_write.v", 211, 80); // cd (w, cj)
selectCodeEditor("sd_write.v", 127, 78); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 4); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "write.coe", 5); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "VGA_disp2.v", 6); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
selectCodeEditor("data_gen.v", 141, 124); // cd (w, cj)
selectCodeEditor("data_gen.v", 121, 119); // cd (w, cj)
// Elapsed time: 49 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
// Elapsed time: 154 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "VGA_disp2.v", 6); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
// Elapsed time: 40 seconds
selectCodeEditor("top_sd_rw.v", 100, 188); // cd (w, cj)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
selectCodeEditor("data_gen.v", 241, 55); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
selectCodeEditor("top_sd_rw.v", 119, 199); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 116, 140); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 126, 221); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 131, 159); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 141, 144); // cd (w, cj)
// Elapsed time: 157 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
selectCodeEditor("data_gen.v", 532, 78); // cd (w, cj)
// Elapsed time: 32 seconds
selectCodeEditor("data_gen.v", 600, 148); // cd (w, cj)
// Elapsed time: 104 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
// Elapsed time: 49 seconds
selectCodeEditor("top_sd_rw.v", 253, 229); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
selectCodeEditor("data_gen.v", 274, 131); // cd (w, cj)
// Elapsed time: 352 seconds
selectCodeEditor("data_gen.v", 662, 31); // cd (w, cj)
// Elapsed time: 18 seconds
selectCodeEditor("data_gen.v", 175, 79); // cd (w, cj)
selectCodeEditor("data_gen.v", 244, 78, false, false, false, true, false); // cd (w, cj) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_REPLACE_TEXT, "Replace..."); // ac (ai, Popup.HeavyWeightWindow)
selectComboBox("FindAndReplaceDialog.cj_(R)", "order", -1); // JComboBox (cj, FindAndReplaceDialog)
selectRadioButton((HResource) null, "(B)"); // JRadioButton (cj, FindAndReplaceDialog)
selectRadioButton((HResource) null, "(T)"); // JRadioButton (cj, FindAndReplaceDialog)
selectButton("FindAndReplaceDialog.cj_(F)", "(F)"); // JButton (cj, FindAndReplaceDialog)
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
selectCodeEditor("top_sd_rw.v", 35, 165); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 103, 163); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 97, 166); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 155, 228); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 155, 179); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 154, 165); // cd (w, cj)
// Elapsed time: 12 seconds
selectCodeEditor("top_sd_rw.v", 177, 166); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 165, 162); // cd (w, cj)
typeControlKey((HResource) null, "top_sd_rw.v", 'v'); // cd (w, cj)
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 18, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager]", 0); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// x (cj): Run Synthesis: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (x)
dismissDialog("Run Synthesis"); // x (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 24, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Project"); // am (cj)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// 'cv' command handler elapsed time: 4 seconds
selectButton("PAResourceQtoS.RunBitgen_BITSTREAM_GENERATION_HAS_ALREADY_COMPLETED_OK", "OK"); // JButton (A, G)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run impl_1 -prev_step  
// bs (cj):  Generate Bitstream : addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 12:23:26 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 99 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// bs (cj):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw 
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
dismissDialog("Open Hardware Manager"); // bs (cj)
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A 
// TclEventType: HW_DEVICE_CHANGE
// bs (cj):  Auto Connect : addNotify
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// Tcl Message: create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0] 
// TclEventType: HW_CFGMEM_CREATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_CFGMEM_PART_CHANGE
dismissDialog("Auto Connect"); // bs (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // q (af, bA)
// Elapsed time: 16 seconds
setFileChooser("C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 20 seconds
dismissDialog("Program Device"); // bs (cj)
// HMemoryUtils.trashcanNow. Engine heap size: 1,875 MB. GUI used memory: 148 MB. Current time: 12/21/19 12:25:43 PM CST
// Elapsed time: 26 seconds
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "n25q64-3.3v-spi-x1_x2_x4 ;   ", 4, "n25q64-3.3v-spi-x1_x2_x4", 0, false, false, false, false, true, false); // t (O, cj) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PROGRAM_CONFIG_MEMORY, "Program Configuration Memory Device..."); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_CONFIG_MEMORY
// aE (cj): Program Configuration Memory Device: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Program Configuration Memory Device"); // aE (cj)
// Tcl Message: set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.FILES [list "C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: startgroup  
// TclEventType: HW_DEVICE_CHANGE
// bs (cj):  Program Configuration Memory Device : addNotify
// Tcl Message: if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7a35t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; };  
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// Tcl Message: program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: Mfg ID : 20   Memory Type : ba   Memory Capacity : 17   Device ID 1 : 0   Device ID 2 : 0 Performing Erase Operation... 
// Tcl Message: Erase Operation successful. Performing Program and Verify Operations... 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: Program/Verify Operation successful. 
// Tcl Message: INFO: [Labtoolstcl 44-377] Flash programming completed successfully 
// Tcl Message: program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:01:07 . Memory (MB): peak = 2743.301 ; gain = 0.000 
// Tcl Message: endgroup 
// Elapsed time: 84 seconds
selectButton("PAResourceOtoP.ProgramCfgMem_FLASH_PROGRAMMING_COMPLETED_SUCCESSFULLY_OK", "OK"); // JButton (A, G)
// Elapsed time: 55 seconds
selectCodeEditor("top_sd_rw.v", 199, 53); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 203, 57); // cd (w, cj)
// Elapsed time: 32 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 1); // k (j, cj)
selectCodeEditor("data_gen.v", 110, 121); // cd (w, cj)
// Elapsed time: 58 seconds
selectCodeEditor("data_gen.v", 790, 56); // cd (w, cj)
// Elapsed time: 41 seconds
selectCodeEditor("data_gen.v", 146, 216); // cd (w, cj)
// Elapsed time: 32 seconds
selectCodeEditor("data_gen.v", 80, 143); // cd (w, cj)
// Elapsed time: 12 seconds
selectCodeEditor("data_gen.v", 77, 83); // cd (w, cj)
selectCodeEditor("data_gen.v", 83, 77); // cd (w, cj)
// Elapsed time: 45 seconds
selectCodeEditor("data_gen.v", 216, 126); // cd (w, cj)
// Elapsed time: 12 seconds
selectCodeEditor("data_gen.v", 179, 147); // cd (w, cj)
selectCodeEditor("data_gen.v", 220, 183); // cd (w, cj)
// Elapsed time: 14 seconds
selectCodeEditor("data_gen.v", 212, 119); // cd (w, cj)
selectCodeEditor("data_gen.v", 219, 119); // cd (w, cj)
selectCodeEditor("data_gen.v", 219, 119, false, false, false, false, true); // cd (w, cj) - Double Click
selectCodeEditor("data_gen.v", 236, 125); // cd (w, cj)
selectCodeEditor("data_gen.v", 280, 119); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
// Elapsed time: 25 seconds
selectCodeEditor("data_gen.v", 218, 153); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 140, 140); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 122, 159); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
// Elapsed time: 20 seconds
selectCodeEditor("data_gen.v", 27, 148); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 29, 159); // cd (w, cj)
selectCodeEditor("data_gen.v", 29, 159, false, false, false, false, true); // cd (w, cj) - Double Click
selectCodeEditor("data_gen.v", 28, 159); // cd (w, cj)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("data_gen.v", 28, 159); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 112, 164); // cd (w, cj)
selectCodeEditor("data_gen.v", 127, 165); // cd (w, cj)
// Elapsed time: 64 seconds
selectCodeEditor("data_gen.v", 102, 145); // cd (w, cj)
selectCodeEditor("data_gen.v", 85, 100); // cd (w, cj)
// Elapsed time: 112 seconds
selectCodeEditor("data_gen.v", 182, 193); // cd (w, cj)
selectCodeEditor("data_gen.v", 175, 189); // cd (w, cj)
selectCodeEditor("data_gen.v", 184, 195); // cd (w, cj)
selectCodeEditor("data_gen.v", 166, 192); // cd (w, cj)
selectCodeEditor("data_gen.v", 173, 191); // cd (w, cj)
selectCodeEditor("data_gen.v", 180, 194); // cd (w, cj)
selectCodeEditor("data_gen.v", 78, 189); // cd (w, cj)
selectCodeEditor("data_gen.v", 82, 163); // cd (w, cj)
selectCodeEditor("data_gen.v", 83, 185); // cd (w, cj)
selectCodeEditor("data_gen.v", 196, 195); // cd (w, cj)
selectCodeEditor("data_gen.v", 187, 191); // cd (w, cj)
selectCodeEditor("data_gen.v", 182, 191); // cd (w, cj)
selectCodeEditor("data_gen.v", 173, 191); // cd (w, cj)
// Elapsed time: 69 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 2); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "write.coe", 3); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "VGA_disp2.v", 4); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 2); // k (j, cj)
selectCodeEditor("sd_write.v", 208, 85); // cd (w, cj)
selectCodeEditor("sd_write.v", 175, 230); // cd (w, cj)
// Elapsed time: 336 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug]", 6); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// x (cj): Synthesis is Out-of-date: addNotify
dismissDialog("Save Project"); // am (cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (x)
// bs (cj):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // x (cj)
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// 'cv' command handler elapsed time: 3 seconds
dismissDialog("Resetting Runs"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// bs (cj):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 12:44:33 2019] Launched synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/synth_1/runme.log [Sat Dec 21 12:44:33 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_COMPLETED
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking too long to process. Increasing delay to 2000 ms.
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 272 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 36 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 1); // k (j, cj)
// Elapsed time: 115 seconds
selectCodeEditor("data_gen.v", 398, 130); // cd (w, cj)
// Elapsed time: 17 seconds
selectCodeEditor("data_gen.v", 350, 189); // cd (w, cj)
// Elapsed time: 19 seconds
selectCodeEditor("data_gen.v", 28, 96); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 157, 101); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 80, 125); // cd (w, cj)
// Elapsed time: 23 seconds
selectCodeEditor("data_gen.v", 76, 232); // cd (w, cj)
selectCodeEditor("data_gen.v", 0, 103); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 341, 102); // cd (w, cj)
selectCodeEditor("data_gen.v", 80, 83); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
// Elapsed time: 15 seconds
selectCodeEditor("data_gen.v", 24, 186); // cd (w, cj)
selectCodeEditor("data_gen.v", 27, 169); // cd (w, cj)
typeControlKey(null, null, 'z');
selectCodeEditor("data_gen.v", 285, 167); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 40, 147); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 64, 54); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 152, 82); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 149, 81); // cd (w, cj)
// Elapsed time: 14 seconds
selectCodeEditor("data_gen.v", 21, 122); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 305, 92); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 47, 149); // cd (w, cj)
selectCodeEditor("data_gen.v", 282, 114); // cd (w, cj)
selectCodeEditor("data_gen.v", 181, 121); // cd (w, cj)
selectCodeEditor("data_gen.v", 179, 121); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 153, 123); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 148, 144); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 248, 125); // cd (w, cj)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("data_gen.v", 157, 124); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 160, 145); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("data_gen.v", 59, 125); // cd (w, cj)
selectCodeEditor("data_gen.v", 144, 121); // cd (w, cj)
selectCodeEditor("data_gen.v", 35, 171); // cd (w, cj)
selectCodeEditor("data_gen.v", 77, 256); // cd (w, cj)
selectCodeEditor("data_gen.v", 24, 98); // cd (w, cj)
selectCodeEditor("data_gen.v", 31, 98); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
// Elapsed time: 14 seconds
selectCodeEditor("data_gen.v", 150, 168); // cd (w, cj)
// HMemoryUtils.trashcanNow. Engine heap size: 1,875 MB. GUI used memory: 134 MB. Current time: 12/21/19 12:55:43 PM CST
// Elapsed time: 27 seconds
selectCodeEditor("data_gen.v", 69, 197); // cd (w, cj)
selectCodeEditor("data_gen.v", 62, 192); // cd (w, cj)
selectCodeEditor("data_gen.v", 24, 165); // cd (w, cj)
selectCodeEditor("data_gen.v", 2, 100); // cd (w, cj)
typeControlKey(null, null, 'z');
selectCodeEditor("data_gen.v", 41, 229); // cd (w, cj)
selectCodeEditor("data_gen.v", 26, 227); // cd (w, cj)
selectCodeEditor("data_gen.v", 16, 120); // cd (w, cj)
selectCodeEditor("data_gen.v", 1, 34); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 129, 93); // cd (w, cj)
selectCodeEditor("data_gen.v", 84, 81); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 82, 94); // cd (w, cj)
selectCodeEditor("data_gen.v", 123, 97, false, false, false, true, false); // cd (w, cj) - Popup Trigger
selectCodeEditor("data_gen.v", 81, 125); // cd (w, cj)
selectCodeEditor("data_gen.v", 25, 60); // cd (w, cj)
selectCodeEditor("data_gen.v", 118, 127); // cd (w, cj)
// Elapsed time: 14 seconds
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("data_gen.v", 105, 59); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 3, 100); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 53, 159); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 55, 187); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 54, 189); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 56, 211); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
// Elapsed time: 23 seconds
selectCodeEditor("data_gen.v", 24, 103); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 405, 102); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 32, 124); // cd (w, cj)
selectCodeEditor("data_gen.v", 149, 145); // cd (w, cj)
selectCodeEditor("data_gen.v", 152, 124); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 80, 124); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 223, 123); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 385, 122); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 411, 126); // cd (w, cj)
selectCodeEditor("data_gen.v", 250, 117); // cd (w, cj)
selectCodeEditor("data_gen.v", 79, 116); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 82, 120); // cd (w, cj)
// Elapsed time: 41 seconds
selectCodeEditor("data_gen.v", 167, 124); // cd (w, cj)
// Elapsed time: 42 seconds
selectCodeEditor("data_gen.v", 190, 77); // cd (w, cj)
selectCodeEditor("data_gen.v", 181, 121); // cd (w, cj)
selectCodeEditor("data_gen.v", 168, 124); // cd (w, cj)
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 0); // k (j, cj)
// Elapsed time: 10 seconds
selectCodeEditor("top_sd_rw.v", 35, 96); // cd (w, cj)
typeControlKey((HResource) null, "top_sd_rw.v", 'c'); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 28, 171); // cd (w, cj)
typeControlKey((HResource) null, "top_sd_rw.v", 'c'); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 249, 144); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 226, 127); // cd (w, cj)
typeControlKey((HResource) null, "top_sd_rw.v", 'v'); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 1); // k (j, cj)
selectCodeEditor("data_gen.v", 117, 102); // cd (w, cj)
// Elapsed time: 12 seconds
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 185, 122); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 0); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 1); // k (j, cj)
selectCodeEditor("data_gen.v", 24, 168); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 289, 186); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 31, 208); // cd (w, cj)
selectCodeEditor("data_gen.v", 49, 234); // cd (w, cj)
selectCodeEditor("data_gen.v", 25, 212); // cd (w, cj)
selectCodeEditor("data_gen.v", 163, 209); // cd (w, cj)
selectCodeEditor("data_gen.v", 161, 238); // cd (w, cj)
// Elapsed time: 12 seconds
selectCodeEditor("data_gen.v", 36, 101); // cd (w, cj)
selectCodeEditor("data_gen.v", 34, 73); // cd (w, cj)
selectCodeEditor("data_gen.v", 27, 168); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 290, 171); // cd (w, cj)
selectCodeEditor("data_gen.v", 37, 176); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 169, 189); // cd (w, cj)
selectCodeEditor("data_gen.v", 191, 191); // cd (w, cj)
// Elapsed time: 15 seconds
selectCodeEditor("data_gen.v", 1, 33); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 180, 237); // cd (w, cj)
selectCodeEditor("data_gen.v", 57, 99); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 189, 170); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 185, 190); // cd (w, cj)
selectCodeEditor("data_gen.v", 188, 181); // cd (w, cj)
selectCodeEditor("data_gen.v", 189, 183); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 1, 57); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 64, 164); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 57, 102); // cd (w, cj)
selectCodeEditor("data_gen.v", 69, 99); // cd (w, cj)
selectCodeEditor("data_gen.v", 70, 124); // cd (w, cj)
selectCodeEditor("data_gen.v", 68, 188); // cd (w, cj)
selectCodeEditor("data_gen.v", 69, 208); // cd (w, cj)
selectCodeEditor("data_gen.v", 172, 188); // cd (w, cj)
selectCodeEditor("data_gen.v", 155, 188); // cd (w, cj)
selectCodeEditor("data_gen.v", 157, 211); // cd (w, cj)
// Elapsed time: 15 seconds
selectCodeEditor("data_gen.v", 25, 169); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 394, 165); // cd (w, cj)
// Elapsed time: 12 seconds
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 169, 118); // cd (w, cj)
selectCodeEditor("data_gen.v", 84, 161); // cd (w, cj)
selectCodeEditor("data_gen.v", 151, 163, false, false, false, true, false); // cd (w, cj) - Popup Trigger
// Elapsed time: 10 seconds
selectMenuItem(RDIResource.HInputHandler_REPLACE_TEXT, "Replace..."); // ac (ai, Popup.HeavyWeightWindow)
// Elapsed time: 63 seconds
selectComboBox("FindAndReplaceDialog.cj_(R)", "wr_new_addr", -1); // JComboBox (cj, FindAndReplaceDialog)
selectRadioButton((HResource) null, "(T)"); // JRadioButton (cj, FindAndReplaceDialog)
selectButton("FindAndReplaceDialog.cj_(F)", "(F)"); // JButton (cj, FindAndReplaceDialog)
// Elapsed time: 10 seconds
selectCodeEditor("data_gen.v", 118, 183); // cd (w, cj)
selectCodeEditor("data_gen.v", 83, 182); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("data_gen.v", 172, 188); // cd (w, cj)
selectCodeEditor("data_gen.v", 168, 189); // cd (w, cj)
selectCodeEditor("data_gen.v", 168, 188); // cd (w, cj)
// Elapsed time: 20 seconds
selectCodeEditor("data_gen.v", 259, 190); // cd (w, cj)
// Elapsed time: 20 seconds
selectCodeEditor("data_gen.v", 99, 185); // cd (w, cj)
selectCodeEditor("data_gen.v", 84, 185); // cd (w, cj)
// Elapsed time: 17 seconds
selectCodeEditor("data_gen.v", 23, 52); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 176, 61); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 78, 79); // cd (w, cj)
selectCodeEditor("data_gen.v", 73, 78); // cd (w, cj)
selectCodeEditor("data_gen.v", 35, 75); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("data_gen.v", 62, 111); // cd (w, cj)
// Elapsed time: 15 seconds
selectCodeEditor("data_gen.v", 68, 80); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 171, 149); // cd (w, cj)
selectCodeEditor("data_gen.v", 251, 150); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("data_gen.v", 171, 122); // cd (w, cj)
// Elapsed time: 18 seconds
selectCodeEditor("data_gen.v", 170, 152); // cd (w, cj)
selectCodeEditor("data_gen.v", 80, 76); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 167, 141); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 168, 121); // cd (w, cj)
selectCodeEditor("data_gen.v", 256, 118, false, false, false, true, false); // cd (w, cj) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_REPLACE_TEXT, "Replace..."); // ac (ai, Popup.HeavyWeightWindow)
// Elapsed time: 10 seconds
selectComboBox("FindAndReplaceDialog.cj_(R)", "pos_order", -1); // JComboBox (cj, FindAndReplaceDialog)
selectRadioButton((HResource) null, "(T)"); // JRadioButton (cj, FindAndReplaceDialog)
selectButton("FindAndReplaceDialog.cj_(F)", "(F)"); // JButton (cj, FindAndReplaceDialog)
selectCodeEditor("data_gen.v", 187, 190); // cd (w, cj)
// Elapsed time: 12 seconds
selectCodeEditor("data_gen.v", 80, 209); // cd (w, cj)
selectCodeEditor("data_gen.v", 88, 189); // cd (w, cj)
selectCodeEditor("data_gen.v", 83, 204); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 84, 81); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 1); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Project"); // am (cj)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// 'cv' command handler elapsed time: 3 seconds
selectButton("PAResourceQtoS.RunBitgen_BITSTREAM_GENERATION_HAS_ALREADY_COMPLETED_OK", "OK"); // JButton (A, G)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run impl_1 -prev_step  
// bs (cj):  Generate Bitstream : addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 13:08:57 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 83 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 4 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 113 seconds
selectCodeEditor("data_gen.v", 241, 84); // cd (w, cj)
// Elapsed time: 25 seconds
selectCodeEditor("data_gen.v", 25, 102); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 0); // k (j, cj)
selectCodeEditor("top_sd_rw.v", 309, 106); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 206, 53); // cd (w, cj)
typeControlKey((HResource) null, "top_sd_rw.v", 'v'); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 24, 75); // cd (w, cj)
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 1); // k (j, cj)
selectCodeEditor("data_gen.v", 175, 103); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 125, 54); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
// Elapsed time: 39 seconds
selectCodeEditor("data_gen.v", 169, 148); // cd (w, cj)
selectCodeEditor("data_gen.v", 229, 146); // cd (w, cj)
// Elapsed time: 58 seconds
selectCodeEditor("data_gen.v", 84, 165); // cd (w, cj)
selectCodeEditor("data_gen.v", 76, 145); // cd (w, cj)
selectCodeEditor("data_gen.v", 76, 168); // cd (w, cj)
selectCodeEditor("data_gen.v", 78, 145); // cd (w, cj)
// Elapsed time: 46 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 2); // k (j, cj)
selectCodeEditor("sd_write.v", 177, 209); // cd (w, cj)
// Elapsed time: 35 seconds
selectCodeEditor("sd_write.v", 160, 140); // cd (w, cj)
selectCodeEditor("sd_write.v", 140, 231); // cd (w, cj)
// Elapsed time: 81 seconds
selectCodeEditor("sd_write.v", 131, 209); // cd (w, cj)
selectCodeEditor("sd_write.v", 153, 161); // cd (w, cj)
// Elapsed time: 125 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 5); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// x (cj): Synthesis is Out-of-date: addNotify
dismissDialog("Save Project"); // am (cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (x)
// bs (cj):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // x (cj)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_MODIFY
// TclEventType: DG_ANALYSIS_MSG_RESET
dismissDialog("Resetting Runs"); // bs (cj)
// bs (cj):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 13:20:42 2019] Launched synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/synth_1/runme.log [Sat Dec 21 13:20:42 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// [GUI Memory]: 227 MB (+2044kb) [04:17:48]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 1); // k (j, cj)
selectCodeEditor("data_gen.v", 196, 164); // cd (w, cj)
// TclEventType: RUN_FAILED
// ah (cj): Synthesis Failed: addNotify
// Elapsed time: 20 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // ah (cj)
// Elapsed time: 27 seconds
selectCodeEditor("data_gen.v", 158, 55); // cd (w, cj)
selectCodeEditor("data_gen.v", 135, 53); // cd (w, cj)
selectCodeEditor("data_gen.v", 5, 170); // cd (w, cj)
// Elapsed time: 41 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-91] ambiguous clock in event control [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/data_gen.v:158]. ]", 2, false); // ah (O, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 17, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// bs (cj):  Resetting Runs : addNotify
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Project"); // am (cj)
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_RESET
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs synth_1 -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 13:22:33 2019] Launched synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 3 seconds
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_FAILED
// ah (cj): Synthesis Failed: addNotify
// Elapsed time: 22 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // ah (cj)
// Elapsed time: 20 seconds
selectCodeEditor("data_gen.v", 26, 119); // cd (w, cj)
selectCodeEditor("data_gen.v", 90, 121); // cd (w, cj)
selectCodeEditor("data_gen.v", 28, 122); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 63, 102); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 17, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 3); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// bs (cj):  Resetting Runs : addNotify
// TclEventType: DESIGN_STALE
dismissDialog("Save Project"); // am (cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_RESET
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs synth_1 -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 13:23:55 2019] Launched synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 3 seconds
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("data_gen.v", 176, 20); // cd (w, cj)
selectCodeEditor("data_gen.v", 95, 25); // cd (w, cj)
selectCodeEditor("data_gen.v", 61, 86); // cd (w, cj)
selectCodeEditor("data_gen.v", 114, 63); // cd (w, cj)
selectCodeEditor("data_gen.v", 131, 40); // cd (w, cj)
// TclEventType: RUN_COMPLETED
// ah (cj): Synthesis Completed: addNotify
// Elapsed time: 54 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 -jobs 4 
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 13:24:56 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bs (cj)
// Elapsed time: 23 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-3352] multi-driven net Q with 1st driver pin 'u_data_gen/vga_addr1_reg[15]__0/Q' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/new/data_gen.v:72]. ]", 2); // ah (O, cj)
selectCodeEditor("data_gen.v", 335, 201); // cd (w, cj)
// TclEventType: RUN_STEP_COMPLETED
// HMemoryUtils.trashcanNow. Engine heap size: 1,875 MB. GUI used memory: 138 MB. Current time: 12/21/19 1:25:43 PM CST
// TclEventType: RUN_COMPLETED
// Elapsed time: 56 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 5); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// Tcl Message: [Sat Dec 21 13:26:23 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
// bs (cj):  Generate Bitstream : addNotify
dismissDialog("Generate Bitstream"); // bs (cj)
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 69 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 160 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 2); // k (j, cj)
// Elapsed time: 27 seconds
selectCodeEditor("sd_write.v", 92, 102); // cd (w, cj)
selectCodeEditor("sd_write.v", 133, 142); // cd (w, cj)
// Elapsed time: 63 seconds
selectCodeEditor("sd_write.v", 163, 101); // cd (w, cj)
selectCodeEditor("sd_write.v", 169, 130); // cd (w, cj)
selectCodeEditor("sd_write.v", 167, 141); // cd (w, cj)
selectCodeEditor("sd_write.v", 170, 159); // cd (w, cj)
selectCodeEditor("sd_write.v", 123, 189); // cd (w, cj)
selectCodeEditor("sd_write.v", 115, 191); // cd (w, cj)
selectCodeEditor("sd_write.v", 156, 187); // cd (w, cj)
selectCodeEditor("sd_write.v", 170, 186); // cd (w, cj)
selectCodeEditor("sd_write.v", 257, 191); // cd (w, cj)
selectCodeEditor("sd_write.v", 253, 191); // cd (w, cj)
selectCodeEditor("sd_write.v", 93, 175); // cd (w, cj)
selectCodeEditor("sd_write.v", 100, 167); // cd (w, cj)
selectCodeEditor("sd_write.v", 121, 178); // cd (w, cj)
selectCodeEditor("sd_write.v", 126, 191); // cd (w, cj)
selectCodeEditor("sd_write.v", 132, 194); // cd (w, cj)
selectCodeEditor("sd_write.v", 158, 204); // cd (w, cj)
selectCodeEditor("sd_write.v", 157, 189); // cd (w, cj)
// Elapsed time: 78 seconds
selectCodeEditor("sd_write.v", 176, 76); // cd (w, cj)
// Elapsed time: 97 seconds
selectCodeEditor("sd_write.v", 178, 158); // cd (w, cj)
selectCodeEditor("sd_write.v", 192, 158); // cd (w, cj)
// Elapsed time: 48 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aB, cj)
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// x (cj): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// TclEventType: HW_OBJECT_DELETE
dismissDialog("Confirm Close"); // x (cj)
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
// Tcl Message: close_hw 
// bs (cj):  CLose Hardware Manager : addNotify
dismissDialog("CLose Hardware Manager"); // bs (cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_sd_ctrl_top : sd_ctrl_top (sd_ctrl_top.v), u_sd_read : sd_read (sd_read.v)]", 11, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_sd_ctrl_top : sd_ctrl_top (sd_ctrl_top.v), u_sd_read : sd_read (sd_read.v)]", 11, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("sd_read.v", 174, 123); // cd (w, cj)
selectCodeEditor("sd_read.v", 182, 124); // cd (w, cj)
selectCodeEditor("sd_read.v", 179, 124); // cd (w, cj)
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
selectCodeEditor("data_gen.v", 229, 77); // cd (w, cj)
selectCodeEditor("data_gen.v", 226, 84); // cd (w, cj)
// Elapsed time: 12 seconds
selectCodeEditor("data_gen.v", 184, 151); // cd (w, cj)
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 4); // k (j, cj)
// Elapsed time: 24 seconds
selectCodeEditor("sd_write.v", 138, 119); // cd (w, cj)
// Elapsed time: 367 seconds
selectCodeEditor("sd_write.v", 124, 115); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 4); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
selectCodeEditor("data_gen.v", 202, 143); // cd (w, cj)
// Elapsed time: 23 seconds
selectCodeEditor("data_gen.v", 84, 193); // cd (w, cj)
// Elapsed time: 96 seconds
selectCodeEditor("data_gen.v", 763, 67); // cd (w, cj)
selectCodeEditor("data_gen.v", 82, 163); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 34, 141); // cd (w, cj)
// Elapsed time: 13 seconds
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 145, 211); // cd (w, cj)
selectCodeEditor("data_gen.v", 34, 188); // cd (w, cj)
selectCodeEditor("data_gen.v", 46, 188); // cd (w, cj)
// Elapsed time: 20 seconds
selectCodeEditor("data_gen.v", 2, 186); // cd (w, cj)
typeControlKey(null, null, 'z');
selectCodeEditor("data_gen.v", 1, 189); // cd (w, cj)
selectCodeEditor("data_gen.v", 40, 194); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 58, 190); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 53, 188); // cd (w, cj)
// Elapsed time: 20 seconds
selectCodeEditor("data_gen.v", 178, 93); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("data_gen.v", 46, 186); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("data_gen.v", 28, 140); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("data_gen.v", 46, 149); // cd (w, cj)
selectCodeEditor("data_gen.v", 122, 149); // cd (w, cj)
selectCodeEditor("data_gen.v", 357, 121); // cd (w, cj)
selectCodeEditor("data_gen.v", 57, 93); // cd (w, cj)
selectCodeEditor("data_gen.v", 96, 96); // cd (w, cj)
selectCodeEditor("data_gen.v", 53, 97); // cd (w, cj)
selectCodeEditor("data_gen.v", 71, 114); // cd (w, cj)
selectCodeEditor("data_gen.v", 46, 100); // cd (w, cj)
selectCodeEditor("data_gen.v", 0, 98); // cd (w, cj)
// Elapsed time: 12 seconds
selectCodeEditor("data_gen.v", 30, 122); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 45, 65); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 25, 212); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 178, 74); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 108, 93); // cd (w, cj)
selectCodeEditor("data_gen.v", 128, 102); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 24, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 2); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// am (cj): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Project"); // am (cj)
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceQtoS.RunBitgen_BITSTREAM_GENERATION_HAS_ALREADY_COMPLETED_OK", "OK"); // JButton (A, G)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run impl_1 -prev_step  
// bs (cj):  Generate Bitstream : addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 13:50:04 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 83 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ac (ai, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// bs (cj):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw 
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
dismissDialog("Open Hardware Manager"); // bs (cj)
// bs (cj):  Auto Connect : addNotify
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// Tcl Message: create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0] 
// TclEventType: HW_CFGMEM_CREATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_CFGMEM_PART_CHANGE
dismissDialog("Auto Connect"); // bs (cj)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // q (af, bA)
// Elapsed time: 19 seconds
setFileChooser("C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 24 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 17, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// x (cj): Run Synthesis: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cj):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Run Synthesis"); // x (cj)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 4 
// Tcl Message: [Sat Dec 21 13:52:33 2019] Launched synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: RUN_COMPLETED
// ah (cj): Synthesis Completed: addNotify
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 4 
// Tcl Message: [Sat Dec 21 13:54:02 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
// Elapsed time: 88 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// HMemoryUtils.trashcanNow. Engine heap size: 1,875 MB. GUI used memory: 149 MB. Current time: 12/21/19 1:55:44 PM CST
// Elapsed time: 102 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// Tcl Message: [Sat Dec 21 13:55:45 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 68 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 38 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// PAPropertyPanels.initPanels (XADC) elapsed time: 0.3s
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "XADC ;   ", 3, "XADC", 0, false); // t (O, cj)
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "XADC ;   ", 3, "XADC", 0, false); // t (O, cj)
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "n25q64-3.3v-spi-x1_x2_x4 ;   ", 4, "n25q64-3.3v-spi-x1_x2_x4", 0, false); // t (O, cj)
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "n25q64-3.3v-spi-x1_x2_x4 ;   ", 4, "n25q64-3.3v-spi-x1_x2_x4", 0, false, false, false, false, true, false); // t (O, cj) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PROGRAM_CONFIG_MEMORY, "Program Configuration Memory Device..."); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_CONFIG_MEMORY
// aE (cj): Program Configuration Memory Device: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Program Configuration Memory Device"); // aE (cj)
// Tcl Message: set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.FILES [list "C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: startgroup  
// TclEventType: HW_DEVICE_CHANGE
// bs (cj):  Program Configuration Memory Device : addNotify
// Tcl Message: if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7a35t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; };  
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// Tcl Message: program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: Mfg ID : 20   Memory Type : ba   Memory Capacity : 17   Device ID 1 : 0   Device ID 2 : 0 Performing Erase Operation... 
// Tcl Message: Erase Operation successful. Performing Program and Verify Operations... 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: Program/Verify Operation successful. 
// Tcl Message: INFO: [Labtoolstcl 44-377] Flash programming completed successfully 
// Tcl Message: program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:01:08 . Memory (MB): peak = 2753.406 ; gain = 0.000 
// Tcl Message: endgroup 
// Elapsed time: 79 seconds
selectButton("PAResourceOtoP.ProgramCfgMem_FLASH_PROGRAMMING_COMPLETED_SUCCESSFULLY_OK", "OK"); // JButton (A, G)
// Elapsed time: 22 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_read.v", 5); // k (j, cj)
// Elapsed time: 26 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 1); // k (j, cj)
// Elapsed time: 32 seconds
selectCodeEditor("data_gen.v", 2, 145); // cd (w, cj)
selectCodeEditor("data_gen.v", 176, 125); // cd (w, cj)
// Elapsed time: 18 seconds
selectCodeEditor("data_gen.v", 56, 124); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("data_gen.v", 83, 106); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 90, 198); // cd (w, cj)
selectCodeEditor("data_gen.v", 54, 190); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 12, 209); // cd (w, cj)
selectCodeEditor("data_gen.v", 22, 209); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectCodeEditor("data_gen.v", 101, 238); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 17, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager]", 0); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// x (cj): Run Synthesis: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// am (cj): Save Project: addNotify
dismissDialog("Run Synthesis"); // x (cj)
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// bs (cj):  Resetting Runs : addNotify
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Project"); // am (cj)
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_RESET
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs synth_1 -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 14:01:28 2019] Launched synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 3 seconds
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_COMPLETED
// ah (cj): Synthesis Completed: addNotify
// Elapsed time: 89 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 4 
// Tcl Message: [Sat Dec 21 14:02:58 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// Elapsed time: 88 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// Tcl Message: [Sat Dec 21 14:04:27 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 86 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 29 seconds
selectCodeEditor("data_gen.v", 25, 98); // cd (w, cj)
selectCodeEditor("data_gen.v", 183, 103); // cd (w, cj)
// Elapsed time: 17 seconds
selectCodeEditor("data_gen.v", 125, 176); // cd (w, cj)
selectCodeEditor("data_gen.v", 127, 167); // cd (w, cj)
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 2); // k (j, cj)
// Elapsed time: 20 seconds
selectCodeEditor("sd_write.v", 131, 144); // cd (w, cj)
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 1); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 2); // k (j, cj)
selectCodeEditor("sd_write.v", 152, 100); // cd (w, cj)
selectCodeEditor("sd_write.v", 178, 82); // cd (w, cj)
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 1); // k (j, cj)
selectCodeEditor("data_gen.v", 392, 113); // cd (w, cj)
selectCodeEditor("data_gen.v", 175, 189); // cd (w, cj)
// Elapsed time: 77 seconds
selectCodeEditor("data_gen.v", 125, 158); // cd (w, cj)
selectCodeEditor("data_gen.v", 75, 166); // cd (w, cj)
// Elapsed time: 32 seconds
selectCodeEditor("data_gen.v", 156, 145); // cd (w, cj)
selectCodeEditor("data_gen.v", 161, 143); // cd (w, cj)
// Elapsed time: 194 seconds
selectCodeEditor("data_gen.v", 116, 24); // cd (w, cj)
selectCodeEditor("data_gen.v", 115, 62); // cd (w, cj)
selectCodeEditor("data_gen.v", 72, 165); // cd (w, cj)
selectCodeEditor("data_gen.v", 284, 197); // cd (w, cj)
selectCodeEditor("data_gen.v", 282, 28); // cd (w, cj)
selectCodeEditor("data_gen.v", 274, 10); // cd (w, cj)
selectCodeEditor("data_gen.v", 44, 47); // cd (w, cj)
selectCodeEditor("data_gen.v", 102, 58); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 0); // k (j, cj)
selectCodeEditor("top_sd_rw.v", 255, 157); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 124, 141); // cd (w, cj)
// Elapsed time: 11 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aB, cj)
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// x (cj): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// TclEventType: HW_OBJECT_DELETE
dismissDialog("Confirm Close"); // x (cj)
// TclEventType: HW_SERVER_CLOSE
// Tcl Message: close_hw 
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SYSMON_DELETE
// bs (cj):  CLose Hardware Manager : addNotify
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
dismissDialog("CLose Hardware Manager"); // bs (cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_sd_ctrl_top : sd_ctrl_top (sd_ctrl_top.v)]", 8, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_sd_ctrl_top : sd_ctrl_top (sd_ctrl_top.v)]", 8, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
selectCodeEditor("sd_ctrl_top.v", 172, 95); // cd (w, cj)
// Elapsed time: 29 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 4); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
// Elapsed time: 28 seconds
selectCodeEditor("top_sd_rw.v", 174, 122); // cd (w, cj)
// Elapsed time: 15 seconds
selectCodeEditor("top_sd_rw.v", 120, 125); // cd (w, cj)
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2, false, true); // k (j, cj) - Double Click
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // G (Q, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2, false, true); // k (j, cj) - Double Click
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // G (Q, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
// Elapsed time: 44 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_data_gen : data_gen (data_gen.v), VGA_disp21 : VGA_disp2 (VGA_disp2.v)]", 6, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), u_sd_ctrl_top : sd_ctrl_top (sd_ctrl_top.v)]", 8, true); // B (D, cj) - Node
// PAPropertyPanels.initPanels (clk_wiz_0.xci) elapsed time: 0.4s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), clk_wiz_01 : clk_wiz_0 (clk_wiz_0.xci)]", 2, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_sd_rw (top_sd_rw.v), clk_wiz_01 : clk_wiz_0 (clk_wiz_0.xci)]", 2, false, false, false, false, false, true); // B (D, cj) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// N (cj):  Re-customize IP : addNotify
// r (cj): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // N (cj)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Output Clocks", 1); // cY (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Clocking Options", 0); // cY (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Output Clocks", 1); // cY (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Port Renaming", 2); // cY (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Output Clocks", 1); // cY (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Clocking Options", 0); // cY (C, r)
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
selectRadioButton((HResource) null, "MMCM"); // cT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
dismissDialog("Re-customize IP"); // r (cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// r (cj): Re-customize IP: addNotify
// bs (r):  Re-customize IP : addNotify
// Tcl Message: set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.CLKOUT1_JITTER {192.113} CONFIG.CLKOUT1_PHASE_ERROR {164.985} CONFIG.CLKOUT2_JITTER {192.113} CONFIG.CLKOUT2_PHASE_ERROR {164.985}] [get_ips clk_wiz_0] 
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// au (cj): Generate Output Products: addNotify
dismissDialog("Re-customize IP"); // bs (r)
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 242 MB (+4445kb) [05:14:25]
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (au)
// bs (cj):  Managing Output Products : addNotify
// Tcl Message: generate_target all [get_files  {{C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'... 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'... 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'... 
// Tcl Message: catch { config_ip_cache -export [get_ips -all clk_wiz_0] } 
// Tcl Message: export_ip_user_files -of_objects [get_files {{C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run clk_wiz_0_synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs -jobs 4 clk_wiz_0_synth_1 
// Tcl Message: [Sat Dec 21 14:17:34 2019] Launched clk_wiz_0_synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/clk_wiz_0_synth_1/runme.log 
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 46 seconds
selectButton("PAResourceQtoS.SimpleOutputProductDialog_OUT_OF_CONTEXT_MODULE_RUNS_WERE_LAUNCHED_OK", "OK"); // JButton (A, G)
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// [GUI Memory]: 256 MB (+1997kb) [05:15:22]
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 4); // k (j, cj)
// Elapsed time: 32 seconds
selectCodeEditor("sd_write.v", 134, 151); // cd (w, cj)
// [GUI Memory]: 272 MB (+2869kb) [05:16:05]
// [GUI Memory]: 289 MB (+3200kb) [05:16:14]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
// Elapsed time: 37 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 4); // k (j, cj)
// Elapsed time: 17 seconds
selectCodeEditor("sd_write.v", 296, 168); // cd (w, cj)
selectCodeEditor("sd_write.v", 222, 191); // cd (w, cj)
selectCodeEditor("sd_write.v", 232, 153); // cd (w, cj)
selectCodeEditor("sd_write.v", 219, 172); // cd (w, cj)
selectCodeEditor("sd_write.v", 209, 172); // cd (w, cj)
selectCodeEditor("sd_write.v", 217, 191); // cd (w, cj)
// Elapsed time: 17 seconds
selectCodeEditor("sd_write.v", 133, 123); // cd (w, cj)
selectCodeEditor("sd_write.v", 209, 127); // cd (w, cj)
selectCodeEditor("sd_write.v", 228, 155); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("sd_write.v", 163, 150); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("sd_write.v", 171, 102); // cd (w, cj)
selectCodeEditor("sd_write.v", 228, 100); // cd (w, cj)
selectCodeEditor("sd_write.v", 300, 99); // cd (w, cj)
selectCodeEditor("sd_write.v", 279, 98); // cd (w, cj)
selectCodeEditor("sd_write.v", 443, 92); // cd (w, cj)
// Elapsed time: 19 seconds
selectCodeEditor("sd_write.v", 277, 122); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("sd_write.v", 175, 117); // cd (w, cj)
selectCodeEditor("sd_write.v", 177, 87); // cd (w, cj)
selectCodeEditor("sd_write.v", 83, 100); // cd (w, cj)
typeControlKey((HResource) null, "sd_write.v", 'c'); // cd (w, cj)
selectCodeEditor("sd_write.v", 123, 116); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("sd_write.v", 38, 121); // cd (w, cj)
selectCodeEditor("sd_write.v", 28, 120); // cd (w, cj)
// Elapsed time: 15 seconds
selectCodeEditor("sd_write.v", 87, 189); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 3); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 4); // k (j, cj)
selectCodeEditor("sd_write.v", 178, 81); // cd (w, cj)
typeControlKey((HResource) null, "sd_write.v", 'v'); // cd (w, cj)
selectCodeEditor("sd_write.v", 116, 96); // cd (w, cj)
selectCodeEditor("sd_write.v", 168, 162); // cd (w, cj)
typeControlKey((HResource) null, "sd_write.v", 'v'); // cd (w, cj)
selectCodeEditor("sd_write.v", 119, 195); // cd (w, cj)
selectCodeEditor("sd_write.v", 182, 117); // cd (w, cj)
typeControlKey((HResource) null, "sd_write.v", 'v'); // cd (w, cj)
selectCodeEditor("sd_write.v", 120, 144); // cd (w, cj)
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 18, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 4); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// x (cj): Run Synthesis: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// am (cj): Save Project: addNotify
dismissDialog("Run Synthesis"); // x (cj)
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// bs (cj):  Resetting Runs : addNotify
dismissDialog("Save Project"); // am (cj)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_RESET
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs synth_1 -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 14:23:32 2019] Launched synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 4 seconds
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_COMPLETED
// ah (cj): Synthesis Completed: addNotify
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 4 
// Tcl Message: [Sat Dec 21 14:24:49 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
// Elapsed time: 77 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: RUN_STEP_COMPLETED
// HMemoryUtils.trashcanNow. Engine heap size: 1,875 MB. GUI used memory: 151 MB. Current time: 12/21/19 2:25:44 PM CST
// TclEventType: RUN_COMPLETED
// Elapsed time: 91 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 24, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// Tcl Message: [Sat Dec 21 14:26:22 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 68 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ac (ai, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// bs (cj):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw 
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
dismissDialog("Open Hardware Manager"); // bs (cj)
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// bs (cj):  Auto Connect : addNotify
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_CFGMEM_CREATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_CFGMEM_PART_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// Tcl Message: create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0] 
dismissDialog("Auto Connect"); // bs (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // q (af, bA)
// Elapsed time: 20 seconds
setFileChooser("C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cj)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 27 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 26 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "n25q64-3.3v-spi-x1_x2_x4 ;   ", 4, "n25q64-3.3v-spi-x1_x2_x4", 0, false, false, false, false, true, false); // t (O, cj) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PROGRAM_CONFIG_MEMORY, "Program Configuration Memory Device..."); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_CONFIG_MEMORY
// aE (cj): Program Configuration Memory Device: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Program Configuration Memory Device"); // aE (cj)
// Tcl Message: set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.FILES [list "C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: startgroup  
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7a35t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; };  
// bs (cj):  Program Configuration Memory Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// Tcl Message: program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: Mfg ID : 20   Memory Type : ba   Memory Capacity : 17   Device ID 1 : 0   Device ID 2 : 0 Performing Erase Operation... 
// Tcl Message: Erase Operation successful. Performing Program and Verify Operations... 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: Program/Verify Operation successful. 
// Tcl Message: INFO: [Labtoolstcl 44-377] Flash programming completed successfully 
// Tcl Message: program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:01:08 . Memory (MB): peak = 2808.047 ; gain = 0.000 
// Tcl Message: endgroup 
// Elapsed time: 81 seconds
selectButton("PAResourceOtoP.ProgramCfgMem_FLASH_PROGRAMMING_COMPLETED_SUCCESSFULLY_OK", "OK"); // JButton (A, G)
// Elapsed time: 108 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 0); // k (j, cj)
selectCodeEditor("data_gen.v", 167, 238); // cd (w, cj)
selectCodeEditor("data_gen.v", 26, 173); // cd (w, cj)
// Elapsed time: 112 seconds
selectCodeEditor("data_gen.v", 126, 142); // cd (w, cj)
selectCodeEditor("data_gen.v", 77, 141); // cd (w, cj)
selectCodeEditor("data_gen.v", 147, 209); // cd (w, cj)
// Elapsed time: 24 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 2); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 1); // k (j, cj)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_ctrl_top.v", 6); // k (j, cj)
selectCodeEditor("sd_ctrl_top.v", 253, 235); // cd (w, cj)
selectCodeEditor("sd_ctrl_top.v", 253, 235); // cd (w, cj)
selectCodeEditor("sd_ctrl_top.v", 169, 257); // cd (w, cj)
// Elapsed time: 13 seconds
selectCodeEditor("sd_ctrl_top.v", 153, 92); // cd (w, cj)
selectCodeEditor("sd_ctrl_top.v", 287, 210); // cd (w, cj)
selectCodeEditor("sd_ctrl_top.v", 273, 210); // cd (w, cj)
// Elapsed time: 24 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 1); // k (j, cj)
selectCodeEditor("top_sd_rw.v", 253, 123); // cd (w, cj)
selectCodeEditor("top_sd_rw.v", 256, 123, false, false, false, false, true); // cd (w, cj) - Double Click
selectCodeEditor("top_sd_rw.v", 257, 123); // cd (w, cj)
// Elapsed time: 22 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 0); // k (j, cj)
selectCodeEditor("data_gen.v", 235, 169); // cd (w, cj)
selectCodeEditor("data_gen.v", 182, 183); // cd (w, cj)
selectCodeEditor("data_gen.v", 166, 179); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("data_gen.v", 126, 210); // cd (w, cj)
selectCodeEditor("data_gen.v", 168, 213); // cd (w, cj)
// Elapsed time: 14 seconds
selectCodeEditor("data_gen.v", 1, 121); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 128, 211); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 17, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager]", 0); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// x (cj): Run Synthesis: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// am (cj): Save Project: addNotify
dismissDialog("Run Synthesis"); // x (cj)
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// bs (cj):  Resetting Runs : addNotify
dismissDialog("Save Project"); // am (cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs synth_1 -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 14:37:15 2019] Launched synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 5 seconds
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_COMPLETED
// ah (cj): Synthesis Completed: addNotify
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 4 
// Tcl Message: [Sat Dec 21 14:39:05 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
// Elapsed time: 110 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// Elapsed time: 116 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// Tcl Message: [Sat Dec 21 14:41:02 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 77 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cj)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 50 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 25, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
// 'I' command handler elapsed time: 5 seconds
dismissDialog("Program Device"); // bA (cj)
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "n25q64-3.3v-spi-x1_x2_x4 ;   ", 4, "n25q64-3.3v-spi-x1_x2_x4", 0, false); // t (O, cj)
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "n25q64-3.3v-spi-x1_x2_x4 ;   ", 4, "n25q64-3.3v-spi-x1_x2_x4", 0, false, false, false, false, true, false); // t (O, cj) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PROGRAM_CONFIG_MEMORY, "Program Configuration Memory Device..."); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_CONFIG_MEMORY
// aE (cj): Program Configuration Memory Device: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Program Configuration Memory Device"); // aE (cj)
// Tcl Message: set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.FILES [list "C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: startgroup  
// TclEventType: HW_DEVICE_CHANGE
// bs (cj):  Program Configuration Memory Device : addNotify
// Tcl Message: if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7a35t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; };  
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// Tcl Message: program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]] 
// Tcl Message: Mfg ID : 20   Memory Type : ba   Memory Capacity : 17   Device ID 1 : 0   Device ID 2 : 0 Performing Erase Operation... 
// Tcl Message: Erase Operation successful. Performing Program and Verify Operations... 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: Program/Verify Operation successful. 
// Tcl Message: INFO: [Labtoolstcl 44-377] Flash programming completed successfully 
// Tcl Message: program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:01:08 . Memory (MB): peak = 2812.660 ; gain = 0.000 
// Tcl Message: endgroup 
// Elapsed time: 71 seconds
selectButton("PAResourceOtoP.ProgramCfgMem_FLASH_PROGRAMMING_COMPLETED_SUCCESSFULLY_OK", "OK"); // JButton (A, G)
// Elapsed time: 71 seconds
selectCodeEditor("data_gen.v", 127, 208); // cd (w, cj)
selectCodeEditor("data_gen.v", 125, 209); // cd (w, cj)
selectCodeEditor("data_gen.v", 128, 210); // cd (w, cj)
// Elapsed time: 66 seconds
selectCodeEditor("data_gen.v", 58, 165); // cd (w, cj)
// Elapsed time: 71 seconds
selectCodeEditor("data_gen.v", 82, 193); // cd (w, cj)
// Elapsed time: 21 seconds
selectCodeEditor("data_gen.v", 81, 99); // cd (w, cj)
selectCodeEditor("data_gen.v", 87, 74); // cd (w, cj)
selectCodeEditor("data_gen.v", 77, 165); // cd (w, cj)
// Elapsed time: 133 seconds
selectCodeEditor(PAResourceItoN.LogMonitor_MONITOR, 212, 110); // n (B, cj)
selectCodeEditor("data_gen.v", 195, 199); // cd (w, cj)
selectCodeEditor("data_gen.v", 200, 224); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("data_gen.v", 307, 82); // cd (w, cj)
// Elapsed time: 30 seconds
selectCodeEditor("data_gen.v", 133, 169); // cd (w, cj)
// Elapsed time: 12 seconds
selectCodeEditor("data_gen.v", 322, 207); // cd (w, cj)
// Elapsed time: 21 seconds
selectCodeEditor("data_gen.v", 83, 125); // cd (w, cj)
// Elapsed time: 17 seconds
selectCodeEditor("data_gen.v", 142, 149); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 17, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 1); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// x (cj): Run Synthesis: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// am (cj): Save Project: addNotify
dismissDialog("Run Synthesis"); // x (cj)
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// bs (cj):  Resetting Runs : addNotify
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Project"); // am (cj)
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_RESET
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs synth_1 -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 14:52:44 2019] Launched synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 5 seconds
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_COMPLETED
// ah (cj): Synthesis Completed: addNotify
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 4 
// Tcl Message: [Sat Dec 21 14:53:57 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
// Elapsed time: 73 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// Elapsed time: 84 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// Tcl Message: [Sat Dec 21 14:55:22 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
// HMemoryUtils.trashcanNow. Engine heap size: 1,875 MB. GUI used memory: 157 MB. Current time: 12/21/19 2:55:44 PM CST
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 64 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cj)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 78 seconds
selectCodeEditor("data_gen.v", 134, 146); // cd (w, cj)
selectCodeEditor("data_gen.v", 123, 146); // cd (w, cj)
selectCodeEditor("data_gen.v", 135, 146); // cd (w, cj)
selectCodeEditor("data_gen.v", 125, 141); // cd (w, cj)
// Elapsed time: 33 seconds
selectCodeEditor("data_gen.v", 161, 192); // cd (w, cj)
// Elapsed time: 42 seconds
selectCodeEditor("data_gen.v", 300, 188); // cd (w, cj)
selectCodeEditor("data_gen.v", 175, 195); // cd (w, cj)
selectCodeEditor("data_gen.v", 173, 185); // cd (w, cj)
selectCodeEditor("data_gen.v", 180, 193); // cd (w, cj)
// Elapsed time: 24 seconds
selectCodeEditor("data_gen.v", 124, 102); // cd (w, cj)
selectCodeEditor("data_gen.v", 77, 94); // cd (w, cj)
selectCodeEditor("data_gen.v", 132, 97); // cd (w, cj)
selectCodeEditor("data_gen.v", 127, 103); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 2); // k (j, cj)
selectCodeEditor("sd_write.v", 55, 76); // cd (w, cj)
selectCodeEditor("sd_write.v", 178, 99); // cd (w, cj)
// Elapsed time: 20 seconds
selectCodeEditor("sd_write.v", 91, 121); // cd (w, cj)
// Elapsed time: 16 seconds
selectCodeEditor("sd_write.v", 134, 129); // cd (w, cj)
// Elapsed time: 17 seconds
selectCodeEditor("sd_write.v", 161, 146); // cd (w, cj)
// Elapsed time: 12 seconds
selectCodeEditor("sd_write.v", 197, 168); // cd (w, cj)
// Elapsed time: 15 seconds
selectCodeEditor("sd_write.v", 144, 173); // cd (w, cj)
selectCodeEditor("sd_write.v", 275, 60); // cd (w, cj)
typeControlKey((HResource) null, "sd_write.v", 'v'); // cd (w, cj)
selectCodeEditor("sd_write.v", 81, 115); // cd (w, cj)
typeControlKey((HResource) null, "sd_write.v", 'c'); // cd (w, cj)
selectCodeEditor("sd_write.v", 293, 93); // cd (w, cj)
typeControlKey((HResource) null, "sd_write.v", 'v'); // cd (w, cj)
selectCodeEditor("sd_write.v", 85, 26); // cd (w, cj)
selectCodeEditor("sd_write.v", 456, 54); // cd (w, cj)
selectCodeEditor("sd_write.v", 332, 139); // cd (w, cj)
typeControlKey((HResource) null, "sd_write.v", 'v'); // cd (w, cj)
selectCodeEditor("sd_write.v", 91, 80); // cd (w, cj)
selectCodeEditor("sd_write.v", 84, 70); // cd (w, cj)
typeControlKey((HResource) null, "sd_write.v", 'c'); // cd (w, cj)
// Elapsed time: 18 seconds
selectCodeEditor("sd_write.v", 329, 125); // cd (w, cj)
typeControlKey((HResource) null, "sd_write.v", 'v'); // cd (w, cj)
// Elapsed time: 21 seconds
selectCodeEditor("sd_write.v", 110, 187); // cd (w, cj)
// Elapsed time: 104 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 17, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 4); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// x (cj): Run Synthesis: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// am (cj): Save Project: addNotify
dismissDialog("Run Synthesis"); // x (cj)
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// bs (cj):  Resetting Runs : addNotify
dismissDialog("Save Project"); // am (cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs synth_1 -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 15:04:39 2019] Launched synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 4 seconds
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_COMPLETED
// ah (cj): Synthesis Completed: addNotify
// Elapsed time: 69 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 4 
// Tcl Message: [Sat Dec 21 15:05:49 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// Elapsed time: 136 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// Tcl Message: [Sat Dec 21 15:08:06 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 70 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cj)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 32 seconds
selectCodeEditor("sd_write.v", 229, 177); // cd (w, cj)
selectCodeEditor("sd_write.v", 206, 205); // cd (w, cj)
selectCodeEditor("sd_write.v", 188, 226); // cd (w, cj)
selectCodeEditor("sd_write.v", 214, 191); // cd (w, cj)
selectCodeEditor("sd_write.v", 200, 125); // cd (w, cj)
selectCodeEditor("sd_write.v", 137, 118); // cd (w, cj)
selectCodeEditor("sd_write.v", 134, 121); // cd (w, cj)
// Elapsed time: 62 seconds
selectCodeEditor("sd_write.v", 79, 129); // cd (w, cj)
selectCodeEditor("sd_write.v", 89, 121); // cd (w, cj)
selectCodeEditor("sd_write.v", 137, 174); // cd (w, cj)
selectCodeEditor("sd_write.v", 170, 175); // cd (w, cj)
selectCodeEditor("sd_write.v", 171, 224); // cd (w, cj)
selectCodeEditor("sd_write.v", 203, 192); // cd (w, cj)
selectCodeEditor("sd_write.v", 285, 202); // cd (w, cj)
selectCodeEditor("sd_write.v", 305, 186); // cd (w, cj)
// Elapsed time: 39 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "write.coe", 3); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 2); // k (j, cj)
// Elapsed time: 27 seconds
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "n25q64-3.3v-spi-x1_x2_x4 ;   ", 4, "n25q64-3.3v-spi-x1_x2_x4", 0, false); // t (O, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cj)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 51 seconds
selectCodeEditor("sd_write.v", 137, 123); // cd (w, cj)
selectCodeEditor("sd_write.v", 135, 125); // cd (w, cj)
// Elapsed time: 79 seconds
selectCodeEditor("sd_write.v", 153, 122); // cd (w, cj)
// Elapsed time: 21 seconds
selectCodeEditor("sd_write.v", 135, 186); // cd (w, cj)
selectCodeEditor("sd_write.v", 144, 182); // cd (w, cj)
selectCodeEditor("sd_write.v", 137, 185); // cd (w, cj)
selectCodeEditor("sd_write.v", 137, 185); // cd (w, cj)
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 0); // k (j, cj)
selectCodeEditor("data_gen.v", 253, 137); // cd (w, cj)
selectCodeEditor("data_gen.v", 173, 125); // cd (w, cj)
selectCodeEditor("data_gen.v", 178, 125); // cd (w, cj)
selectCodeEditor("data_gen.v", 178, 124); // cd (w, cj)
// Elapsed time: 54 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_ctrl_top.v", 6); // k (j, cj)
selectCodeEditor("sd_ctrl_top.v", 174, 78); // cd (w, cj)
// Elapsed time: 58 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 1); // k (j, cj)
selectCodeEditor("top_sd_rw.v", 121, 77); // cd (w, cj)
// Elapsed time: 32 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 2); // k (j, cj)
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 0); // k (j, cj)
// Elapsed time: 12 seconds
selectCodeEditor("data_gen.v", 146, 232); // cd (w, cj)
selectCodeEditor("data_gen.v", 126, 142); // cd (w, cj)
// Elapsed time: 31 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 2); // k (j, cj)
// Elapsed time: 111 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 1); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 2); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 0); // k (j, cj)
// Elapsed time: 31 seconds
selectCodeEditor("data_gen.v", 127, 164); // cd (w, cj)
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 2); // k (j, cj)
selectCodeEditor("sd_write.v", 193, 204); // cd (w, cj)
// Elapsed time: 46 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 1); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 0); // k (j, cj)
selectCodeEditor("data_gen.v", 246, 78); // cd (w, cj)
// Elapsed time: 72 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 2); // k (j, cj)
selectCodeEditor("sd_write.v", 133, 67, false, false, false, true, false); // cd (w, cj) - Popup Trigger
selectMenu(RDIResource.HCodeEditor_BLANK_OPERATIONS, "Blank Operations"); // U (ai, Popup.HeavyWeightWindow)
selectMenuItem(RDIResource.HInputHandler_SELECT_ALL, "Select All"); // ac (ai, Popup.HeavyWeightWindow)
typeControlKey((HResource) null, "sd_write.v", 'c'); // cd (w, cj)
// Elapsed time: 38 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_ctrl_top.v", 6); // k (j, cj)
selectCodeEditor("sd_ctrl_top.v", 231, 185, false, false, false, true, false); // cd (w, cj) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_SELECT_ALL, "Select All"); // ac (ai, Popup.HeavyWeightWindow)
typeControlKey((HResource) null, "sd_ctrl_top.v", 'c'); // cd (w, cj)
// HMemoryUtils.trashcanNow. Engine heap size: 1,875 MB. GUI used memory: 159 MB. Current time: 12/21/19 3:25:44 PM CST
// Elapsed time: 138 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aB, cj)
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// x (cj): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// TclEventType: HW_OBJECT_DELETE
dismissDialog("Confirm Close"); // x (cj)
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// Tcl Message: close_hw 
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
// bs (cj):  CLose Hardware Manager : addNotify
dismissDialog("CLose Hardware Manager"); // bs (cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, write.coe]", 11, false); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 12); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, cons.xdc]", 14, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, cons.xdc]", 14, false, false, false, false, false, true); // B (D, cj) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, cons.xdc]", 14, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, cons.xdc]", 14, false, false, false, false, false, true); // B (D, cj) - Double Click
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_read.v", 7); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_ctrl_top.v", 8); // k (j, cj)
selectCodeEditor("sd_ctrl_top.v", 260, 135); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_read.v", 7); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_write.v", 4); // k (j, cj)
selectCodeEditor("sd_write.v", 232, 75); // cd (w, cj)
// Elapsed time: 246 seconds
selectCodeEditor("sd_write.v", 179, 37, false, false, false, true, false); // cd (w, cj) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_SELECT_ALL, "Select All"); // ac (ai, Popup.HeavyWeightWindow)
typeControlKey((HResource) null, "sd_write.v", 'v'); // cd (w, cj)
// Elapsed time: 28 seconds
selectCodeEditor("sd_write.v", 216, 105, false, false, false, true, false); // cd (w, cj) - Popup Trigger
selectCodeEditor("sd_write.v", 187, 119, false, false, false, true, false); // cd (w, cj) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_SELECT_ALL, "Select All"); // ac (ai, Popup.HeavyWeightWindow)
typeControlKey((HResource) null, "sd_write.v", 'v'); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "sd_ctrl_top.v", 8); // k (j, cj)
// Elapsed time: 14 seconds
selectCodeEditor("sd_ctrl_top.v", 406, 124, false, true, false, true, false); // cd (w, cj) - Control Key - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_SELECT_ALL, "Select All"); // ac (ai, Popup.HeavyWeightWindow)
typeControlKey((HResource) null, "sd_ctrl_top.v", 'v'); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_sd_rw.v", 2); // k (j, cj)
selectCodeEditor("top_sd_rw.v", 257, 57); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 18, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 3); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// x (cj): Run Synthesis: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// am (cj): Save Project: addNotify
dismissDialog("Run Synthesis"); // x (cj)
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// bs (cj):  Resetting Runs : addNotify
dismissDialog("Save Project"); // am (cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs synth_1 -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 15:33:48 2019] Launched synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 4 seconds
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_COMPLETED
// ah (cj): Synthesis Completed: addNotify
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 4 
// Tcl Message: [Sat Dec 21 15:34:48 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
// Elapsed time: 59 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// Elapsed time: 91 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 24, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// Tcl Message: [Sat Dec 21 15:36:20 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 64 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ac (ai, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// bs (cj):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw 
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
dismissDialog("Open Hardware Manager"); // bs (cj)
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A 
// TclEventType: HW_DEVICE_CHANGE
// bs (cj):  Auto Connect : addNotify
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// Tcl Message: create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0] 
// TclEventType: HW_CFGMEM_CREATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_CFGMEM_PART_CHANGE
dismissDialog("Auto Connect"); // bs (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // q (af, bA)
// Elapsed time: 19 seconds
setFileChooser("C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cj)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 24 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 27 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_gen.v", 1); // k (j, cj)
// HMemoryUtils.trashcanNow. Engine heap size: 1,875 MB. GUI used memory: 160 MB. Current time: 12/21/19 3:55:45 PM CST
// Elapsed time: 1529 seconds
selectCodeEditor("data_gen.v", 87, 186); // cd (w, cj)
selectCodeEditor("data_gen.v", 25, 142); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'c'); // cd (w, cj)
selectCodeEditor("data_gen.v", 392, 136); // cd (w, cj)
typeControlKey((HResource) null, "data_gen.v", 'v'); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("data_gen.v", 121, 169); // cd (w, cj)
selectCodeEditor("data_gen.v", 113, 167); // cd (w, cj)
selectCodeEditor("data_gen.v", 194, 160); // cd (w, cj)
selectCodeEditor("data_gen.v", 298, 169); // cd (w, cj)
// Elapsed time: 38 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 17, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug]", 6); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// x (cj): Run Synthesis: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// am (cj): Save Project: addNotify
dismissDialog("Run Synthesis"); // x (cj)
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (am)
// bs (cj):  Save Constraints : addNotify
// bs (cj):  Resetting Runs : addNotify
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Project"); // am (cj)
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: launch_runs synth_1 -jobs 4 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Dec 21 16:05:04 2019] Launched synth_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 4 seconds
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_COMPLETED
// ah (cj): Synthesis Completed: addNotify
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// bs (cj):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 4 
// Tcl Message: [Sat Dec 21 16:06:10 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
// Elapsed time: 66 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 36 seconds
selectCodeEditor("data_gen.v", 228, 211); // cd (w, cj)
selectCodeEditor("data_gen.v", 228, 211, false, false, false, false, true); // cd (w, cj) - Double Click
selectCodeEditor("data_gen.v", 143, 218); // cd (w, cj)
selectCodeEditor("data_gen.v", 134, 143); // cd (w, cj)
selectCodeEditor("data_gen.v", 149, 242); // cd (w, cj)
selectCodeEditor("data_gen.v", 149, 241, false, false, false, false, true); // cd (w, cj) - Double Click
selectCodeEditor("data_gen.v", 301, 159); // cd (w, cj)
selectCodeEditor("data_gen.v", 240, 161); // cd (w, cj)
// TclEventType: RUN_COMPLETED
// Elapsed time: 42 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 3); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u (O, cj)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// Tcl Message: [Sat Dec 21 16:07:36 2019] Launched impl_1... Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/runme.log 
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 67 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 5 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 43 seconds
selectCodeEditor("data_gen.v", 173, 124); // cd (w, cj)
selectCodeEditor("data_gen.v", 237, 182); // cd (w, cj)
selectCodeEditor("data_gen.v", 325, 100); // cd (w, cj)
// Elapsed time: 114 seconds
selectCodeEditor(PAResourceItoN.LogMonitor_MONITOR, 917, 16); // n (B, cj)
selectCodeEditor("data_gen.v", 596, 179); // cd (w, cj)
selectCodeEditor("data_gen.v", 51, 61); // cd (w, cj)
