# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab3_test.srcs/sources_1/new/ALU.v" \
"../../../../lab3_test.srcs/sources_1/new/ALUctrl.v" \
"../../../../lab3_test.srcs/sources_1/new/Adder.v" \
"../../../../lab3_test.srcs/sources_1/new/Control.v" \
"../../../../lab3_test.srcs/sources_1/new/DataMem.v" \
"../../../../lab3_test.srcs/sources_1/new/ImmGen.v" \
"../../../../lab3_test.srcs/sources_1/new/InstMem.v" \
"../../../../lab3_test.srcs/sources_1/new/Mux.v" \
"../../../../lab3_test.srcs/sources_1/new/PC.v" \
"../../../../lab3_test.srcs/sources_1/new/RegisterFile.v" \
"../../../../lab3_test.srcs/sources_1/new/Shifter.v" \
"../../../../lab3_test.srcs/sources_1/new/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
