Classic Timing Analyzer report for mux4
Sun Jul 05 10:14:00 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 18.316 ns   ; Cin  ; Cout ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 18.316 ns       ; Cin  ; Cout   ;
; N/A   ; None              ; 17.868 ns       ; B[0] ; Cout   ;
; N/A   ; None              ; 16.906 ns       ; B[1] ; Cout   ;
; N/A   ; None              ; 16.716 ns       ; A[0] ; Cout   ;
; N/A   ; None              ; 16.392 ns       ; Cin  ; SUM[1] ;
; N/A   ; None              ; 16.147 ns       ; A[1] ; Cout   ;
; N/A   ; None              ; 15.988 ns       ; B[3] ; Cout   ;
; N/A   ; None              ; 15.944 ns       ; B[0] ; SUM[1] ;
; N/A   ; None              ; 15.542 ns       ; B[2] ; Cout   ;
; N/A   ; None              ; 15.121 ns       ; A[3] ; Cout   ;
; N/A   ; None              ; 14.982 ns       ; B[1] ; SUM[1] ;
; N/A   ; None              ; 14.801 ns       ; A[2] ; Cout   ;
; N/A   ; None              ; 14.792 ns       ; A[0] ; SUM[1] ;
; N/A   ; None              ; 14.442 ns       ; Cin  ; SUM[3] ;
; N/A   ; None              ; 14.223 ns       ; A[1] ; SUM[1] ;
; N/A   ; None              ; 14.066 ns       ; Cin  ; SUM[2] ;
; N/A   ; None              ; 14.062 ns       ; B[3] ; SUM[1] ;
; N/A   ; None              ; 13.994 ns       ; B[0] ; SUM[3] ;
; N/A   ; None              ; 13.798 ns       ; B[0] ; SUM[0] ;
; N/A   ; None              ; 13.618 ns       ; B[0] ; SUM[2] ;
; N/A   ; None              ; 13.618 ns       ; B[2] ; SUM[1] ;
; N/A   ; None              ; 13.196 ns       ; A[3] ; SUM[1] ;
; N/A   ; None              ; 13.032 ns       ; B[1] ; SUM[3] ;
; N/A   ; None              ; 12.877 ns       ; A[2] ; SUM[1] ;
; N/A   ; None              ; 12.842 ns       ; A[0] ; SUM[3] ;
; N/A   ; None              ; 12.656 ns       ; B[1] ; SUM[2] ;
; N/A   ; None              ; 12.649 ns       ; A[0] ; SUM[0] ;
; N/A   ; None              ; 12.466 ns       ; A[0] ; SUM[2] ;
; N/A   ; None              ; 12.273 ns       ; A[1] ; SUM[3] ;
; N/A   ; None              ; 12.114 ns       ; B[3] ; SUM[3] ;
; N/A   ; None              ; 11.897 ns       ; A[1] ; SUM[2] ;
; N/A   ; None              ; 11.739 ns       ; B[3] ; SUM[2] ;
; N/A   ; None              ; 11.668 ns       ; B[2] ; SUM[3] ;
; N/A   ; None              ; 11.292 ns       ; B[2] ; SUM[2] ;
; N/A   ; None              ; 11.247 ns       ; A[3] ; SUM[3] ;
; N/A   ; None              ; 10.927 ns       ; A[2] ; SUM[3] ;
; N/A   ; None              ; 10.872 ns       ; A[3] ; SUM[2] ;
; N/A   ; None              ; 10.551 ns       ; A[2] ; SUM[2] ;
+-------+-------------------+-----------------+------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sun Jul 05 10:14:00 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux4 -c mux4 --timing_analysis_only
Info: Longest tpd from source pin "Cin" to destination pin "Cout" is 18.316 ns
    Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AB4; Fanout = 9; PIN Node = 'Cin'
    Info: 2: + IC(6.231 ns) + CELL(0.545 ns) = 7.649 ns; Loc. = LCCOMB_X1_Y20_N18; Fanout = 2; COMB Node = 'full_adder_subtractor:comb_4|full_adder:fa0|WideOr0~0'
    Info: 3: + IC(0.313 ns) + CELL(0.521 ns) = 8.483 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 2; COMB Node = 'full_adder_subtractor:comb_4|full_adder:fa1|WideOr0~0'
    Info: 4: + IC(0.331 ns) + CELL(0.545 ns) = 9.359 ns; Loc. = LCCOMB_X1_Y20_N6; Fanout = 3; COMB Node = 'full_adder_subtractor:comb_4|full_adder:fa2|WideOr0~0'
    Info: 5: + IC(0.329 ns) + CELL(0.178 ns) = 9.866 ns; Loc. = LCCOMB_X1_Y20_N12; Fanout = 3; COMB Node = 'full_adder_subtractor:comb_4|full_adder:fa3|S~0'
    Info: 6: + IC(0.351 ns) + CELL(0.544 ns) = 10.761 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 1; COMB Node = 'full_adder_subtractor:comb_10|full_adder:fa3|w3'
    Info: 7: + IC(4.745 ns) + CELL(2.810 ns) = 18.316 ns; Loc. = PIN_M18; Fanout = 0; PIN Node = 'Cout'
    Info: Total cell delay = 6.016 ns ( 32.85 % )
    Info: Total interconnect delay = 12.300 ns ( 67.15 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Sun Jul 05 10:14:00 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


