Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_accelerator_top glbl -Oenable_linking_all_libraries -prj accelerator.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s accelerator 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/estimation_accel/hls/byte_count_stream/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/estimation_accel/hls/byte_count_stream/solution1/sim/verilog/accelerator.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_accelerator_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/estimation_accel/hls/byte_count_stream/solution1/sim/verilog/accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/estimation_accel/hls/byte_count_stream/solution1/sim/verilog/accelerator_ap_bound.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_ap_bound_shiftReg
INFO: [VRFC 10-311] analyzing module accelerator_ap_bound
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/estimation_accel/hls/byte_count_stream/solution1/sim/verilog/accelerator_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/estimation_accel/hls/byte_count_stream/solution1/sim/verilog/accelerator_count_Pipeline_APPEARANCES.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_count_Pipeline_APPEARANCES
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/estimation_accel/hls/byte_count_stream/solution1/sim/verilog/accelerator_dataflow_in_loop_VITIS_LOOP_10_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_dataflow_in_loop_VITIS_LOOP_10_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/estimation_accel/hls/byte_count_stream/solution1/sim/verilog/accelerator_dataflow_in_loop_VITIS_LOOP_10_1_appear_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_dataflow_in_loop_VITIS_LOOP_10_1_appear_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/estimation_accel/hls/byte_count_stream/solution1/sim/verilog/accelerator_dataflow_in_loop_VITIS_LOOP_10_1_appear_V_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_dataflow_in_loop_VITIS_LOOP_10_1_appear_V_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/estimation_accel/hls/byte_count_stream/solution1/sim/verilog/accelerator_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/estimation_accel/hls/byte_count_stream/solution1/sim/verilog/accelerator_threshold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_threshold
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/estimation_accel/hls/byte_count_stream/solution1/sim/verilog/accelerator_threshold_Pipeline_VITIS_LOOP_58_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_threshold_Pipeline_VITIS_LOOP_58_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/estimation_accel/hls/byte_count_stream/solution1/sim/verilog/AESL_autofifo_In_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_In_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/estimation_accel/hls/byte_count_stream/solution1/sim/verilog/AESL_autofifo_Out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/estimation_accel/hls/byte_count_stream/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/estimation_accel/hls/byte_count_stream/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/estimation_accel/hls/byte_count_stream/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/estimation_accel/hls/byte_count_stream/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.accelerator_dataflow_in_loop_VIT...
Compiling module xil_defaultlib.accelerator_dataflow_in_loop_VIT...
Compiling module xil_defaultlib.accelerator_flow_control_loop_pi...
Compiling module xil_defaultlib.accelerator_count_Pipeline_APPEA...
Compiling module xil_defaultlib.accelerator_count
Compiling module xil_defaultlib.accelerator_threshold_Pipeline_V...
Compiling module xil_defaultlib.accelerator_threshold
Compiling module xil_defaultlib.accelerator_dataflow_in_loop_VIT...
Compiling module xil_defaultlib.accelerator_ap_bound_shiftReg
Compiling module xil_defaultlib.accelerator_ap_bound
Compiling module xil_defaultlib.accelerator
Compiling module xil_defaultlib.AESL_autofifo_In_r
Compiling module xil_defaultlib.AESL_autofifo_Out_r
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.df_loop_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_accelerator_top
Compiling module work.glbl
Built simulation snapshot accelerator
