from parse_sdf import IOPath, SetupHoldCheck
from os import path
import database
import sys, json, os, glob, pickle

def unescape_sdf_name(name):
    e = ""
    if name[0] == '"':
        assert name[-1] == '"'
        name = name[1:-1]
    for c in name:
        if c == '\\':
            continue
        e += c
    return e

# DSP cell types
dsp_celltypes = {
    "MULT9_CORE",
    "PREADD9_CORE",
    "MULT18_CORE",
    "REG18_CORE",
    "MULT18X36_CORE",
    "MULT36_CORE",
    "ACC54_CORE",
}

ebr_celltypes = {
    "SP16K_MODE",
    "DP16K_MODE",
    "PDP16K_MODE",
    "PDPSC16K_MODE",
    "FIFO16K_MODE",
}

# We strip off these prefices, as all delays to 'subports' are the same
dsp_prefixes = [
    "M9ADDSUB", "ADDSUB",
    "SFTCTRL", "DSPIN", "CINPUT", "DSPOUT", "CASCOUT", "CASCIN",
    "PML72", "PMH72", "SUM1", "SUM0",
    "BRS1", "BRS2", "BLS1", "BLS2", "BLSO", "BRSO", "PL18", "PH18", "PL36", "PH36", "PL72", "PH72",
    "P72", "P36", "P18", "AS1", "AS2", "ARL", "ARH", "BRL", "BRH",
    "AO", "BO", "AB", "AR", "BR", "PM", "PP",
    "A", "B", "C",
]
ebr_prefixes = [
    "DIA",
    "DIB",
    "DOA",
    "DOB",
    "CSA",
    "CSB",
    "ADA",
    "ADB",
]
lram_prefixes = [
    "DIA",
    "DIB",
    "DOA",
    "DOB",
    "CSA",
    "CSB",
    "ADA",
    "ADB",
    "BENA_N",
    "BENB_N",
    "ERRDECA",
    "ERRDECB",
]

# Which IOLOGIC signals are relevant for which purposes...
iol_input_sigs = ["SCLKIN", "CEIN", "LSRIN", "INFF", "DI", "WORDALIGN"] + ["RXDATA{}".format(i) for i in range(10)]
iol_output_sigs = ["SCLKOUT", "CEOUT", "LSROUT", "DOUT", "TOUT"] + ["TXDATA{}".format(i) for i in range(10)] + ["TSDATA{}".format(i) for i in range(4)]
iol_dly_sigs = ["INDD", "DIR", "LOAD_N", "MOVE", "CFLAG"]

subtracts = {}

def rewrite_path(modules, modtype, from_pin, to_pin, cellconf=None):
    # Rewrite a (celltype, from_pin, to_pin) tuple given cell data, or returns None to drop the path
    # This looks at the JSON output by Yosys from the Lattice structural Verilog netlist in order
    # to determine what the cells in the SDF file are actually doing
    mod = modules["modules"][modtype]
    mod_cells = mod["cells"]

    def get_netid(name):
        if name not in mod["netnames"]:
            return -1
        return mod["netnames"][name]["bits"][0]

    for cellname, cell in mod_cells.items():
        # Go through each sub-cell inside the SDF-level cell module
        celltype = cell["type"]
        if celltype.startswith("UALUT4"):
            # Simple LUT4s
            if from_pin in ("A0", "A1", "B0", "B1", "C0", "C1", "D0", "D1") and to_pin in ("F0", "F1"):
                return ("OXIDE_COMB:LUT4", from_pin[0], to_pin[0])
        elif celltype.startswith("UACCU2"):
            # Carries
            if from_pin in ("A0", "A1", "B0", "B1", "C0", "C1", "D0", "D1", "FCI") and to_pin in ("F0", "F1", "FCO"):
                # TODO: split in half?
                return ("OXIDE_COMB:CCU2", from_pin, to_pin)
        elif celltype.startswith("UASLICEREG"):
            # Flipflops
            # We need to work if we are index 0 or 1 within the SLICE, use the connectivity of Q1 to determine this
            idx = 1 if cell["connections"]["Q"][0] == get_netid("Q1") else 0
            if from_pin in ("DI0", "DI1", "M0", "M1"):
                if int(from_pin[-1]) != idx:
                    continue
                from_pin = from_pin[:-1]
            elif from_pin not in ("LSR", "CE", "CLK"):
                continue
            if to_pin in ("Q0", "Q1"):
                if int(to_pin[-1]) != idx:
                    continue
                to_pin = to_pin[:-1]
            elif to_pin != "CLK":
                continue
            invstr = "N" if "CLK_INVERTERIN" in mod_cells else "P"
            invstr += "N" if "LSR_INVERTERIN" in mod_cells else "P"
            invstr += "N" if "CE_INVERTERIN" in mod_cells else "P"

            # Skip these, as they aren't actually different numerically so we can derive them later on and just clutter things up
            if invstr != "PPP":
                return None
            ffinst = modules["modules"][celltype]["cells"]["INST10"]
            synctype = "ASYNC" if ffinst["parameters"].get("ASYNC", "NO") == "YES" else "SYNC"
            return ("OXIDE_FF:{}:{}".format(invstr, synctype), from_pin, to_pin)
        elif celltype.startswith("UARAMW"):
            ramw_pins = (
                "A0", "A1", "B0", "B1", "C0", "C1", "D0", "D1", "CLK", "LSR",
                "WDO0", "WDO1", "WDO2", "WDO3", "WADO0", "WADO1", "WADO2", "WADO3", "WCKO", "WREO"
            )
            if from_pin in ramw_pins and to_pin in ramw_pins:
                return ("RAMW", from_pin, to_pin)
        elif celltype.startswith("UADPRAM"):
            if from_pin in ("A0", "A1", "B0", "B1", "C0", "C1", "D0", "D1", "WDI0", "WDI1"):
                return ("OXIDE_COMB:DPRAM", from_pin[:-1], to_pin[:-1])
        elif celltype.startswith("selmux2"):
            if to_pin == "OFX0":
                if from_pin in ("A0", "B0", "C0", "D0"):
                    return ("OXIDE_COMB:WIDEFN9", from_pin[:-1], to_pin[:-1])
                elif from_pin == "D1":
                    key = ("OXIDE_COMB:WIDEFN9", "F1", to_pin[:-1])
                    subtracts[key] = ("OXIDE_COMB:LUT4", "D", "F")
                    return key
                elif from_pin == "SEL":
                    return ("OXIDE_COMB:WIDEFN9", from_pin, to_pin[:-1])
        elif celltype.startswith("DCS"):
            if from_pin in ("CLK0", "CLK1", "SEL", "SELFORCE") and to_pin in ("DCSOUT", "CLK0", "CLK1"):
                return("DCS:DCS", from_pin, to_pin)
        elif "_INPUT" in modtype or "_OUTPUT" in modtype or "_INOUT" in modtype:
            # PIO config is encoded in name
            ct = modtype.split("__")
            new_type = "PIO:{}{}".format(
                ct[1], "".join(":{}".format(kv) for kv in ct[3:]) 
            )
            if "_INPUT" in from_pin or "_OUTPUT" in from_pin or "_INOUT" in from_pin:
                from_pin = "IOPAD"
            if "_INPUT" in to_pin or "_OUTPUT" in to_pin or "_INOUT" in to_pin:
                to_pin = "IOPAD"
            return (new_type, from_pin, to_pin)
        if "_S_IOB_" in modtype or "__IOB_" in modtype:

            def idelay_used():
                di_idx = get_netid("DI")
                for cellname2, cell2 in mod_cells.items():
                    if cell2["type"].startswith("DELAY") and cell2["connections"]["A"][0] == di_idx:
                        return True
                return False
            def odelay_used():
                dout_idx = get_netid("DOUT")
                for cellname2, cell2 in mod_cells.items():
                    if cell2["type"].startswith("DELAY") and cell2["connections"]["Z"][0] == dout_idx:
                        return True
                return False
            # For IOLOGIC, we encode in the buffer name (which becomes the IOL name)
            # whether this is a simple 'SIOLOGIC' or full 'IOLOGIC'
            s = "S" if "_S_IOB_" in modtype else ""
            if celltype.startswith("DELAY"):
                if from_pin in iol_dly_sigs or to_pin in iol_dly_sigs:
                    return ("{}IOLOGIC:DELAY".format(s), from_pin, to_pin)
            elif celltype.startswith("IOREG"):
                if from_pin in iol_input_sigs or to_pin in iol_input_sigs:
                    return ("{}IOLOGIC:IREG{}".format(s, ":DELAYED" if idelay_used() else ""), from_pin, to_pin)
                if from_pin in iol_output_sigs or to_pin in iol_output_sigs:
                    return ("{}IOLOGIC:OREG{}".format(s, ":DELAYED" if odelay_used() else ""), from_pin, to_pin)
            elif celltype.startswith("IDDR"):
                ddrtype = celltype[:6]
                if from_pin in iol_input_sigs or to_pin in iol_input_sigs:
                    if to_pin[-1].isdigit():
                        to_pin = to_pin[:-1]
                    return ("{}IOLOGIC:{}{}".format(s, ddrtype, ":DELAYED" if idelay_used() else ""), from_pin, to_pin)
            elif celltype.startswith("ODDR"):
                ddrtype = celltype[:6]
                if from_pin in iol_output_sigs or to_pin in iol_output_sigs:
                    if from_pin[-1].isdigit():
                        from_pin = from_pin[:-1]
                    return ("{}IOLOGIC:{}{}".format(s, ddrtype, ":DELAYED" if odelay_used() else ""), from_pin, to_pin)
        # Removing prefices as defined above; for buses that share delays
        def strip_prefix(x, p):
            for pr in p:
                if x.startswith(pr) and x[len(pr):].isdigit():
                    return pr
            return x
        def strip_prefix_ebr(x, p):
            for pr in p:
                if x.startswith(pr) and x[len(pr):].isdigit():
                    pin = pr
                    if pr in ("ADA", "ADB"):
                        i = int(x[len(pr):])
                        pin += "_13_5" if i > 4 else "_4_0"
                    return pin
            return x
        # Handle the special cases of DSP and EBR
        for dsp_type in dsp_celltypes:
            if not celltype.startswith(dsp_type):
                continue
            # Determine DSP cell programming
            dsp_postfix = set()
            for sub_cell in modules["modules"][celltype]["cells"].values():
                for k, v in sub_cell["parameters"].items():
                    if "REGBYPS" in k and v == "REGISTER":
                        dsp_postfix.add(k.replace("REGBYPS", "REG"))
                    if k == "BYPASS_PREADD9" and v == "BYPASS":
                        dsp_postfix.add("BYPASS")
            cell_type = dsp_type
            if len(dsp_postfix) > 0:
                cell_type += ":"
                cell_type += ",".join(sorted(dsp_postfix))
            return (cell_type, strip_prefix(from_pin, dsp_prefixes), strip_prefix(to_pin, dsp_prefixes))
        for ebr_type in ebr_celltypes:
            if not celltype.startswith(ebr_type):
                continue
            return (ebr_type, strip_prefix_ebr(from_pin, ebr_prefixes), strip_prefix_ebr(to_pin, ebr_prefixes))
        if celltype.startswith("LRAM_CORE"):
            conf_str = ""
            if cellconf is not None:
                spen = "ENABLE" if cellconf["type"] == "SP512K" else "DISABLE"
                if "OUTREG" in cellconf["params"]:
                    oreg_a = cellconf["params"]["OUTREG"]
                    oreg_b = cellconf["params"]["OUTREG"]
                else:
                    oreg_a = cellconf["params"]["OUTREG_A"]
                    oreg_b = cellconf["params"]["OUTREG_B"]
                conf_str = ":{},{},{}".format(spen, oreg_a, oreg_b)
            return ("LRAM_CORE" + conf_str, strip_prefix(from_pin, lram_prefixes), strip_prefix(to_pin, lram_prefixes))
    return None

def main():
    folder = sys.argv[1]
    iopaths = {}
    setupholds = {}

    speedgrades = ["4", "5", "6", "10", "11", "12", "M"]
    for speed in speedgrades:
        iopaths[speed] = {}
        setupholds[speed] = {}

    # Import JSON netlists and SDF files
    for netlist in glob.glob(path.join(folder, "*.vo.json")):
        with open(netlist, "r") as jf:
            modules = json.load(jf)
        sdffile = netlist.replace(".vo.json", ".sdf.pickle")
        if not path.exists(sdffile):
            continue
        with open(sdffile, "rb") as sdff:
            sdf = pickle.load(sdff)

        # Load cell configuration if any
        conffile = netlist.rsplit("_", maxsplit=1)[0] + ".json"
        try:
            with open(conffile, "r") as fp:
                conf = json.load(fp)
        except FileNotFoundError:
            conf = dict()

        speed = sdffile.replace(".sdf.pickle", "").split("_")[-1]
        assert speed in speedgrades
        for cell in sdf.cells.values():
            celltype = unescape_sdf_name(cell.type)
            if conf is not None:
                cellconf = conf.get(cell.inst.split("\\",maxsplit=1)[0], None)
            for entry in cell.entries:
                if isinstance(entry, IOPath):
                    rewritten = rewrite_path(modules, celltype, entry.from_pin, entry.to_pin, cellconf)
                    if rewritten is None:
                        continue
                    if rewritten in iopaths[speed]:
                        # If path appears multiple times; pick the worst case
                        iopaths[speed][rewritten] = (
                            min(iopaths[speed][rewritten][0], entry.rising.minv, entry.falling.minv),
                            max(iopaths[speed][rewritten][1], entry.rising.maxv, entry.falling.maxv),
                        )
                    else:
                        # Add to the list of paths
                        iopaths[speed][rewritten] = (
                            min(entry.rising.minv, entry.falling.minv),
                            max(entry.rising.maxv, entry.falling.maxv),
                        )
                elif isinstance(entry, SetupHoldCheck):
                    pin = entry.pin
                    if isinstance(entry.pin, list):
                        pin = pin[1]
                    rewritten = rewrite_path(modules, celltype, pin, entry.clock[1])
                    if rewritten is None:
                        continue
                    if rewritten in setupholds[speed]:
                        setupholds[speed][rewritten] = (
                            min(setupholds[speed][rewritten][0], entry.setup.minv),
                            max(setupholds[speed][rewritten][1], entry.setup.maxv),
                            min(setupholds[speed][rewritten][2], entry.hold.minv),
                            max(setupholds[speed][rewritten][3], entry.hold.maxv),
                        )
                    else:
                        setupholds[speed][rewritten] = (
                            entry.setup.minv, entry.setup.maxv,
                            entry.hold.minv, entry.hold.maxv,
                        )
    for speed in speedgrades:
        # Apply subtraction rules
        iopath_keys = sorted(iopaths[speed].keys())
        for key in iopath_keys:
            if key not in subtracts:
                continue
            sub_key = subtracts[key]
            sub_iopath = iopaths[speed][sub_key]
            # Compute all corner combinations
            cnr00 = iopaths[speed][key][0] - sub_iopath[0]
            cnr01 = iopaths[speed][key][0] - sub_iopath[1]
            cnr10 = iopaths[speed][key][1] - sub_iopath[0]
            cnr11 = iopaths[speed][key][1] - sub_iopath[1]
            iopaths[speed][key] = (
                min(cnr00, cnr01, cnr10, cnr11),
                max(cnr00, cnr01, cnr10, cnr11),
            )
        # Convert to the format that we save to JSON
        json_celltypes = {}
        for key, iopath in sorted(iopaths[speed].items()):
            if key[0] not in json_celltypes:
                json_celltypes[key[0]] = dict(iopaths=[], setupholds=[])
            json_celltypes[key[0]]["iopaths"].append(dict(from_pin=key[1], to_pin=key[2], minv=iopath[0], maxv=iopath[1]))
        for key, sh in sorted(setupholds[speed].items()):
            if key[0] not in json_celltypes:
                json_celltypes[key[0]] = dict(iopaths=[], setupholds=[])
            json_celltypes[key[0]]["setupholds"].append(dict(pin=key[1], clock=key[2],
                min_setup=sh[0], max_setup=sh[1],
                min_hold=sh[2], max_hold=sh[3])
            )
        timing_root = path.join(database.get_db_root(), "LIFCL", "timing")
        os.makedirs(timing_root, exist_ok=True)
        with open(path.join(timing_root, "cells_{}.json".format(speed)), 'w') as outf:
            json.dump(dict(celltypes=json_celltypes), outf, sort_keys=True, indent=4)
if __name__ == '__main__':
    main()
