#ifndef __DTS_TDA2X_ABC_PINFUNC_H
#define __DTS_TDA2X_ABC_PINFUNC_H

#define TDA2X_ABC_PAD_GPMC_AD0          0x0 /* M6   gpmc_ad0 = 0, vin3a_d0 = 2, vout3_d0 = 3, gpio1_6 = 11, sysboot0 = 12 */
#define TDA2X_ABC_PAD_GPMC_AD1          0x4 /* M2   gpmc_ad1 = 0, vin3a_d1 = 2, vout3_d1 = 3, gpio1_7 = 11, sysboot1 = 12 */
#define TDA2X_ABC_PAD_GPMC_AD2          0x8 /* L5   gpmc_ad2 = 0, vin3a_d2 = 2, vout3_d2 = 3, gpio1_8 = 11, sysboot2 = 12 */
#define TDA2X_ABC_PAD_GPMC_AD3          0xc /* M1   gpmc_ad3 = 0, vin3a_d3 = 2, vout3_d3 = 3, gpio1_9 = 11, sysboot3 = 12 */
#define TDA2X_ABC_PAD_GPMC_AD4         0x10 /* L6   gpmc_ad4 = 0, vin3a_d4 = 2, vout3_d4 = 3, gpio1_10 = 11, sysboot4 = 12 */
#define TDA2X_ABC_PAD_GPMC_AD5         0x14 /* L4   gpmc_ad5 = 0, vin3a_d5 = 2, vout3_d5 = 3, gpio1_11 = 11, sysboot5 = 12 */
#define TDA2X_ABC_PAD_GPMC_AD6         0x18 /* L3   gpmc_ad6 = 0, vin3a_d6 = 2, vout3_d6 = 3, gpio1_12 = 11, sysboot6 = 12 */
#define TDA2X_ABC_PAD_GPMC_AD7         0x1c /* L2   gpmc_ad7 = 0, vin3a_d7 = 2, vout3_d7 = 3, gpio1_13 = 11, sysboot7 = 12 */
#define TDA2X_ABC_PAD_GPMC_AD8         0x20 /* L1   gpmc_ad8 = 0, vin3a_d8 = 2, vout3_d8 = 3, gpio7_18 = 11, sysboot8 = 12 */
#define TDA2X_ABC_PAD_GPMC_AD9         0x24 /* K2   gpmc_ad9 = 0, vin3a_d9 = 2, vout3_d9 = 3, gpio7_19 = 11, sysboot9 = 12 */
#define TDA2X_ABC_PAD_GPMC_AD10        0x28 /* J1   gpmc_ad10 = 0, vin3a_d10 = 2, vout3_d10 = 3, gpio7_28 = 11, sysboot10 = 12 */
#define TDA2X_ABC_PAD_GPMC_AD11        0x2c /* J2   gpmc_ad11 = 0, vin3a_d11 = 2, vout3_d11 = 3, gpio7_29 = 11, sysboot11 = 12 */
#define TDA2X_ABC_PAD_GPMC_AD12        0x30 /* H1   gpmc_ad12 = 0, vin3a_d12 = 2, vout3_d12 = 3, gpio1_18 = 11, sysboot12 = 12 */
#define TDA2X_ABC_PAD_GPMC_AD13        0x34 /* J3   gpmc_ad13 = 0, vin3a_d13 = 2, vout3_d13 = 3, gpio1_19 = 11, sysboot13 = 12 */
#define TDA2X_ABC_PAD_GPMC_AD14        0x38 /* H2   gpmc_ad14 = 0, vin3a_d14 = 2, vout3_d14 = 3, gpio1_20 = 11, sysboot14 = 12 */
#define TDA2X_ABC_PAD_GPMC_AD15        0x3c /* H3   gpmc_ad15 = 0, vin3a_d15 = 2, vout3_d15 = 3, gpio1_21 = 11, sysboot15 = 12 */
#define TDA2X_ABC_PAD_GPMC_A0          0x40 /* R6   gpmc_a0 = 0, vin3a_d16 = 2, vout3_d16 = 3, vin4a_d0 = 4, vin4b_d0 = 6, i2c4_scl = 7, uart5_rxd = 8, gpio7_3 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A1          0x44 /* T9   gpmc_a1 = 0, vin3a_d17 = 2, vout3_d17 = 3, vin4a_d1 = 4, vin4b_d1 = 6, i2c4_sda = 7, uart5_txd = 8, gpio7_4 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A2          0x48 /* T6   gpmc_a2 = 0, vin3a_d18 = 2, vout3_d18 = 3, vin4a_d2 = 4, vin4b_d2 = 6, uart7_rxd = 7, uart5_ctsn = 8, gpio7_5 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A3          0x4c /* T7   gpmc_a3 = 0, qspi1_cs2 = 1, vin3a_d19 = 2, vout3_d19 = 3, vin4a_d3 = 4, vin4b_d3 = 6, uart7_txd = 7, uart5_rtsn = 8, gpio7_6 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A4          0x50 /* P6   gpmc_a4 = 0, qspi1_cs3 = 1, vin3a_d20 = 2, vout3_d20 = 3, vin4a_d4 = 4, vin4b_d4 = 6, i2c5_scl = 7, uart6_rxd = 8, gpio1_26 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A5          0x54 /* R9   gpmc_a5 = 0, vin3a_d21 = 2, vout3_d21 = 3, vin4a_d5 = 4, vin4b_d5 = 6, i2c5_sda = 7, uart6_txd = 8, gpio1_27 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A6          0x58 /* R5   gpmc_a6 = 0, vin3a_d22 = 2, vout3_d22 = 3, vin4a_d6 = 4, vin4b_d6 = 6, uart8_rxd = 7, uart6_ctsn = 8, gpio1_28 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A7          0x5c /* P5   gpmc_a7 = 0, vin3a_d23 = 2, vout3_d23 = 3, vin4a_d7 = 4, vin4b_d7 = 6, uart8_txd = 7, uart6_rtsn = 8, gpio1_29 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A8          0x60 /* N7   gpmc_a8 = 0, vin3a_hsync0 = 2, vout3_hsync = 3, vin4b_hsync1 = 6, timer12 = 7, spi4_sclk = 8, gpio1_30 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A9          0x64 /* R4   gpmc_a9 = 0, vin3a_vsync0 = 2, vout3_vsync = 3, vin4b_vsync1 = 6, timer11 = 7, spi4_d1 = 8, gpio1_31 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A10         0x68 /* N9   gpmc_a10 = 0, vin3a_de0 = 2, vout3_de = 3, vin4b_clk1 = 6, timer10 = 7, spi4_d0 = 8, gpio2_0 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A11         0x6c /* P9   gpmc_a11 = 0, vin3a_fld0 = 2, vout3_fld = 3, vin4a_fld0 = 4, vin4b_de1 = 6, timer9 = 7, spi4_cs0 = 8, gpio2_1 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A12         0x70 /* P4   gpmc_a12 = 0, vin4a_clk0 = 4, gpmc_a0 = 5, vin4b_fld1 = 6, timer8 = 7, spi4_cs1 = 8, dma_evt1 = 9, gpio2_2 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A13         0x74 /* R3   gpmc_a13 = 0, qspi1_rtclk = 1, vin4a_hsync0 = 4, timer7 = 7, spi4_cs2 = 8, dma_evt2 = 9, gpio2_3 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A14         0x78 /* T2   gpmc_a14 = 0, qspi1_d3 = 1, vin4a_vsync0 = 4, timer6 = 7, spi4_cs3 = 8, gpio2_4 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A15         0x7c /* U2   gpmc_a15 = 0, qspi1_d2 = 1, vin4a_d8 = 4, timer5 = 7, gpio2_5 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A16         0x80 /* U1   gpmc_a16 = 0, qspi1_d0 = 1, vin4a_d9 = 4, gpio2_6 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A17         0x84 /* P3   gpmc_a17 = 0, qspi1_d1 = 1, vin4a_d10 = 4, gpio2_7 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A18         0x88 /* R2   gpmc_a18 = 0, qspi1_sclk = 1, vin4a_d11 = 4, gpio2_8 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A19         0x8c /* K7   gpmc_a19 = 0, mmc2_dat4 = 1, gpmc_a13 = 2, vin4a_d12 = 4, vin3b_d0 = 6, gpio2_9 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A20         0x90 /* M7   gpmc_a20 = 0, mmc2_dat5 = 1, gpmc_a14 = 2, vin4a_d13 = 4, vin3b_d1 = 6, gpio2_10 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A21         0x94 /* J5   gpmc_a21 = 0, mmc2_dat6 = 1, gpmc_a15 = 2, vin4a_d14 = 4, vin3b_d2 = 6, gpio2_11 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A22         0x98 /* K6   gpmc_a22 = 0, mmc2_dat7 = 1, gpmc_a16 = 2, vin4a_d15 = 4, vin3b_d3 = 6, gpio2_12 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A23         0x9c /* J7   gpmc_a23 = 0, mmc2_clk = 1, gpmc_a17 = 2, vin4a_fld0 = 4, vin3b_d4 = 6, gpio2_13 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A24         0xa0 /* J4   gpmc_a24 = 0, mmc2_dat0 = 1, gpmc_a18 = 2, vin4a_d8 = 4, vin3b_d5 = 6, gpio2_14 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A25         0xa4 /* J6   gpmc_a25 = 0, mmc2_dat1 = 1, gpmc_a19 = 2, vin4a_d9 = 4, vin3b_d6 = 6, gpio2_15 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A26         0xa8 /* H4   gpmc_a26 = 0, mmc2_dat2 = 1, gpmc_a20 = 2, vin4a_d10 = 4, vin3b_d7 = 6, gpio2_16 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_A27         0xac /* H5   gpmc_a27 = 0, mmc2_dat3 = 1, gpmc_a21 = 2, vin4a_d11 = 4, vin3b_hsync1 = 6, gpio2_17 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_CS1         0xb0 /* H6   gpmc_cs1 = 0, mmc2_cmd = 1, gpmc_a22 = 2, vin4a_de0 = 4, vin3b_vsync1 = 6, gpio2_18 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_CS0         0xb4 /* T1   gpmc_cs0 = 0, gpio2_19 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_CS2         0xb8 /* P2   gpmc_cs2 = 0, qspi1_cs0 = 1, gpio2_20 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_CS3         0xbc /* P1   gpmc_cs3 = 0, qspi1_cs1 = 1, vin3a_clk0 = 2, vout3_clk = 3, gpmc_a1 = 5, gpio2_21 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_CLK         0xc0 /* P7   gpmc_clk = 0, gpmc_cs7 = 1, clkout1 = 2, gpmc_wait1 = 3, vin4a_hsync0 = 4, vin4a_de0 = 5, vin3b_clk1 = 6, timer4 = 7, i2c3_scl = 8, dma_evt1 = 9, gpio2_22 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_ADVN_ALE    0xc4 /* N1   gpmc_advn_ale = 0, gpmc_cs6 = 1, clkout2 = 2, gpmc_wait1 = 3, vin4a_vsync0 = 4, gpmc_a2 = 5, gpmc_a23 = 6, timer3 = 7, i2c3_sda = 8, dma_evt2 = 9, gpio2_23 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_OEN_REN     0xc8 /* M5   gpmc_oen_ren = 0, gpio2_24 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_WEN         0xcc /* M3   gpmc_wen = 0, gpio2_25 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_BEN0        0xd0 /* N6   gpmc_ben0 = 0, gpmc_cs4 = 1, vin1b_hsync1 = 3, vin3b_de1 = 6, timer2 = 7, dma_evt3 = 9, gpio2_26 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_BEN1        0xd4 /* M4   gpmc_ben1 = 0, gpmc_cs5 = 1, vin1b_de1 = 3, vin3b_clk1 = 4, gpmc_a3 = 5, vin3b_fld1 = 6, timer1 = 7, dma_evt4 = 9, gpio2_27 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPMC_WAIT0       0xd8 /* N2   gpmc_wait0 = 0, gpio2_28 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_CLK0       0xdc /* AG8  vin1a_clk0 = 0, vout3_d16 = 3, vout3_fld = 4, gpio2_30 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1B_CLK1       0xe0 /* AH7  vin1b_clk1 = 0, vin3a_clk0 = 6, gpio2_31 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_DE0        0xe4 /* AD9  vin1a_de0 = 0, vin1b_hsync1 = 1, vout3_d17 = 3, vout3_de = 4, uart7_rxd = 5, timer16 = 7, spi3_sclk = 8, eQEP1A_in = 10, gpio3_0 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_FLD0       0xe8 /* AF9  vin1a_fld0 = 0, vin1b_vsync1 = 1, vout3_clk = 4, uart7_txd = 5, timer15 = 7, spi3_d1 = 8, eQEP1B_in = 10, gpio3_1 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_HSYNC0     0xec /* AE9  vin1a_hsync0 = 0, vin1b_fld1 = 1, vout3_hsync = 4, uart7_ctsn = 5, timer14 = 7, spi3_d0 = 8, eQEP1_index = 10, gpio3_2 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_VSYNC0     0xf0 /* AF8  vin1a_vsync0 = 0, vin1b_de1 = 1, vout3_vsync = 4, uart7_rtsn = 5, timer13 = 7, spi3_cs0 = 8, eQEP1_strobe = 10, gpio3_3 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D0         0xf4 /* AE8  vin1a_d0 = 0, vout3_d7 = 3, vout3_d23 = 4, uart8_rxd = 5, ehrpwm1A = 10, gpio3_4 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D1         0xf8 /* AD8  vin1a_d1 = 0, vout3_d6 = 3, vout3_d22 = 4, uart8_txd = 5, ehrpwm1B = 10, gpio3_5 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D2         0xfc /* AG7  vin1a_d2 = 0, vout3_d5 = 3, vout3_d21 = 4, uart8_ctsn = 5, ehrpwm1_tripzone_input = 10, gpio3_6 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D3        0x100 /* AH6  vin1a_d3 = 0, vout3_d4 = 3, vout3_d20 = 4, uart8_rtsn = 5, eCAP1_in_PWM1_out = 10, gpio3_7 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D4        0x104 /* AH3  vin1a_d4 = 0, vout3_d3 = 3, vout3_d19 = 4, ehrpwm1_synci = 10, gpio3_8 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D5        0x108 /* AH5  vin1a_d5 = 0, vout3_d2 = 3, vout3_d18 = 4, ehrpwm1_synco = 10, gpio3_9 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D6        0x10c /* AG6  vin1a_d6 = 0, vout3_d1 = 3, vout3_d17 = 4, eQEP2A_in = 10, gpio3_10 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D7        0x110 /* AH4  vin1a_d7 = 0, vout3_d0 = 3, vout3_d16 = 4, eQEP2B_in = 10, gpio3_11 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D8        0x114 /* AG4  vin1a_d8 = 0, vin1b_d7 = 1, vout3_d15 = 4, eQEP2_index = 10, gpio3_12 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D9        0x118 /* AG2  vin1a_d9 = 0, vin1b_d6 = 1, vout3_d14 = 4, eQEP2_strobe = 10, gpio3_13 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D10       0x11c /* AG3  vin1a_d10 = 0, vin1b_d5 = 1, vout3_d13 = 4, gpio3_14 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D11       0x120 /* AG5  vin1a_d11 = 0, vin1b_d4 = 1, vout3_d12 = 4, gpmc_a23 = 5, gpio3_15 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D12       0x124 /* AF2  vin1a_d12 = 0, vin1b_d3 = 1, usb3_ulpi_d7 = 2, vout3_d11 = 4, gpmc_a24 = 5, gpio3_16 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D13       0x128 /* AF6  vin1a_d13 = 0, vin1b_d2 = 1, usb3_ulpi_d6 = 2, vout3_d10 = 4, gpmc_a25 = 5, gpio3_17 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D14       0x12c /* AF3  vin1a_d14 = 0, vin1b_d1 = 1, usb3_ulpi_d5 = 2, vout3_d9 = 4, gpmc_a26 = 5, gpio3_18 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D15       0x130 /* AF4  vin1a_d15 = 0, vin1b_d0 = 1, usb3_ulpi_d4 = 2, vout3_d8 = 4, gpmc_a27 = 5, gpio3_19 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D16       0x134 /* AF1  vin1a_d16 = 0, vin1b_d7 = 1, usb3_ulpi_d3 = 2, vout3_d7 = 4, vin3a_d0 = 6, gpio3_20 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D17       0x138 /* AE3  vin1a_d17 = 0, vin1b_d6 = 1, usb3_ulpi_d2 = 2, vout3_d6 = 4, vin3a_d1 = 6, gpio3_21 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D18       0x13c /* AE5  vin1a_d18 = 0, vin1b_d5 = 1, usb3_ulpi_d1 = 2, vout3_d5 = 4, vin3a_d2 = 6, gpio3_22 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D19       0x140 /* AE1  vin1a_d19 = 0, vin1b_d4 = 1, usb3_ulpi_d0 = 2, vout3_d4 = 4, vin3a_d3 = 6, gpio3_23 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D20       0x144 /* AE2  vin1a_d20 = 0, vin1b_d3 = 1, usb3_ulpi_nxt = 2, vout3_d3 = 4, vin3a_d4 = 6, gpio3_24 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D21       0x148 /* AE6  vin1a_d21 = 0, vin1b_d2 = 1, usb3_ulpi_dir = 2, vout3_d2 = 4, vin3a_d5 = 6, gpio3_25 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D22       0x14c /* AD2  vin1a_d22 = 0, vin1b_d1 = 1, usb3_ulpi_stp = 2, vout3_d1 = 4, vin3a_d6 = 6, gpio3_26 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN1A_D23       0x150 /* AD3  vin1a_d23 = 0, vin1b_d0 = 1, usb3_ulpi_clk = 2, vout3_d0 = 4, vin3a_d7 = 6, gpio3_27 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_CLK0      0x154 /* E1   vin2a_clk0 = 0, vout2_fld = 4, emu5 = 5, eQEP1A_in = 10, gpio3_28 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_DE0       0x158 /* G2   vin2a_de0 = 0, vin2a_fld0 = 1, vin2b_fld1 = 2, vin2b_de1 = 3, vout2_de = 4, emu6 = 5, eQEP1B_in = 10, gpio3_29 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_FLD0      0x15c /* H7   vin2a_fld0 = 0, vin2b_clk1 = 2, vout2_clk = 4, emu7 = 5, eQEP1_index = 10, gpio3_30 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_HSYNC0    0x160 /* G1   vin2a_hsync0 = 0, vin2b_hsync1 = 3, vout2_hsync = 4, emu8 = 5, uart9_rxd = 7, spi4_sclk = 8, eQEP1_strobe = 10, gpio3_31 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_VSYNC0    0x164 /* G6   vin2a_vsync0 = 0, vin2b_vsync1 = 3, vout2_vsync = 4, emu9 = 5, uart9_txd = 7, spi4_d1 = 8, ehrpwm1A = 10, gpio4_0 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D0        0x168 /* F2   vin2a_d0 = 0, vout2_d23 = 4, emu10 = 5, uart9_ctsn = 7, spi4_d0 = 8, ehrpwm1B = 10, gpio4_1 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D1        0x16c /* F3   vin2a_d1 = 0, vout2_d22 = 4, emu11 = 5, uart9_rtsn = 7, spi4_cs0 = 8, ehrpwm1_tripzone_input = 10, gpio4_2 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D2        0x170 /* D1   vin2a_d2 = 0, vout2_d21 = 4, emu12 = 5, uart10_rxd = 8, eCAP1_in_PWM1_out = 10, gpio4_3 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D3        0x174 /* E2   vin2a_d3 = 0, vout2_d20 = 4, emu13 = 5, uart10_txd = 8, ehrpwm1_synci = 10, gpio4_4 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D4        0x178 /* D2   vin2a_d4 = 0, vout2_d19 = 4, emu14 = 5, uart10_ctsn = 8, ehrpwm1_synco = 10, gpio4_5 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D5        0x17c /* F4   vin2a_d5 = 0, vout2_d18 = 4, emu15 = 5, uart10_rtsn = 8, eQEP2A_in = 10, gpio4_6 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D6        0x180 /* C1   vin2a_d6 = 0, vout2_d17 = 4, emu16 = 5, mii1_rxd1 = 8, eQEP2B_in = 10, gpio4_7 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D7        0x184 /* E4   vin2a_d7 = 0, vout2_d16 = 4, emu17 = 5, mii1_rxd2 = 8, eQEP2_index = 10, gpio4_8 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D8        0x188 /* F5   vin2a_d8 = 0, vout2_d15 = 4, emu18 = 5, mii1_rxd3 = 8, eQEP2_strobe = 10, gpio4_9 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D9        0x18c /* E6   vin2a_d9 = 0, vout2_d14 = 4, emu19 = 5, mii1_rxd0 = 8, ehrpwm2A = 10, gpio4_10 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D10       0x190 /* D3   vin2a_d10 = 0, mdio_mclk = 3, vout2_d13 = 4, ehrpwm2B = 10, gpio4_11 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D11       0x194 /* F6   vin2a_d11 = 0, mdio_d = 3, vout2_d12 = 4, ehrpwm2_tripzone_input = 10, gpio4_12 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D12       0x198 /* D5   vin2a_d12 = 0, rgmii1_txc = 3, vout2_d11 = 4, mii1_rxclk = 8, eCAP2_in_PWM2_out = 10, gpio4_13 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D13       0x19c /* C2   vin2a_d13 = 0, rgmii1_txctl = 3, vout2_d10 = 4, mii1_rxdv = 8, eQEP3A_in = 10, gpio4_14 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D14       0x1a0 /* C3   vin2a_d14 = 0, rgmii1_txd3 = 3, vout2_d9 = 4, mii1_txclk = 8, eQEP3B_in = 10, gpio4_15 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D15       0x1a4 /* C4   vin2a_d15 = 0, rgmii1_txd2 = 3, vout2_d8 = 4, mii1_txd0 = 8, eQEP3_index = 10, gpio4_16 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D16       0x1a8 /* B2   vin2a_d16 = 0, vin2b_d7 = 2, rgmii1_txd1 = 3, vout2_d7 = 4, vin3a_d8 = 6, mii1_txd1 = 8, eQEP3_strobe = 10, gpio4_24 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D17       0x1ac /* D6   vin2a_d17 = 0, vin2b_d6 = 2, rgmii1_txd0 = 3, vout2_d6 = 4, vin3a_d9 = 6, mii1_txd2 = 8, ehrpwm3A = 10, gpio4_25 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D18       0x1b0 /* C5   vin2a_d18 = 0, vin2b_d5 = 2, rgmii1_rxc = 3, vout2_d5 = 4, vin3a_d10 = 6, mii1_txd3 = 8, ehrpwm3B = 10, gpio4_26 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D19       0x1b4 /* A3   vin2a_d19 = 0, vin2b_d4 = 2, rgmii1_rxctl = 3, vout2_d4 = 4, vin3a_d11 = 6, mii1_txer = 8, ehrpwm3_tripzone_input = 10, gpio4_27 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D20       0x1b8 /* B3   vin2a_d20 = 0, vin2b_d3 = 2, rgmii1_rxd3 = 3, vout2_d3 = 4, vin3a_de0 = 5, vin3a_d12 = 6, mii1_rxer = 8, eCAP3_in_PWM3_out = 10, gpio4_28 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D21       0x1bc /* B4   vin2a_d21 = 0, vin2b_d2 = 2, rgmii1_rxd2 = 3, vout2_d2 = 4, vin3a_fld0 = 5, vin3a_d13 = 6, mii1_col = 8, gpio4_29 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D22       0x1c0 /* B5   vin2a_d22 = 0, vin2b_d1 = 2, rgmii1_rxd1 = 3, vout2_d1 = 4, vin3a_hsync0 = 5, vin3a_d14 = 6, mii1_crs = 8, gpio4_30 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VIN2A_D23       0x1c4 /* A4   vin2a_d23 = 0, vin2b_d0 = 2, rgmii1_rxd0 = 3, vout2_d0 = 4, vin3a_vsync0 = 5, vin3a_d15 = 6, mii1_txen = 8, gpio4_31 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_CLK       0x1c8 /* D11  vout1_clk = 0, vin4a_fld0 = 3, vin3a_fld0 = 4, spi3_cs0 = 8, gpio4_19 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_DE        0x1cc /* B10  vout1_de = 0, vin4a_de0 = 3, vin3a_de0 = 4, spi3_d1 = 8, gpio4_20 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_FLD       0x1d0 /* B11  vout1_fld = 0, vin4a_clk0 = 3, vin3a_clk0 = 4, spi3_cs1 = 8, gpio4_21 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_HSYNC     0x1d4 /* C11  vout1_hsync = 0, vin4a_hsync0 = 3, vin3a_hsync0 = 4, spi3_d0 = 8, gpio4_22 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_VSYNC     0x1d8 /* E11  vout1_vsync = 0, vin4a_vsync0 = 3, vin3a_vsync0 = 4, spi3_sclk = 8, gpio4_23 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D0        0x1dc /* F11  vout1_d0 = 0, uart5_rxd = 2, vin4a_d16 = 3, vin3a_d16 = 4, spi3_cs2 = 8, gpio8_0 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D1        0x1e0 /* G10  vout1_d1 = 0, uart5_txd = 2, vin4a_d17 = 3, vin3a_d17 = 4, gpio8_1 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D2        0x1e4 /* F10  vout1_d2 = 0, emu2 = 2, vin4a_d18 = 3, vin3a_d18 = 4, obs0 = 5, obs16 = 6, obs_irq1 = 7, gpio8_2 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D3        0x1e8 /* G11  vout1_d3 = 0, emu5 = 2, vin4a_d19 = 3, vin3a_d19 = 4, obs1 = 5, obs17 = 6, obs_dmarq1 = 7, gpio8_3 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D4        0x1ec /* E9   vout1_d4 = 0, emu6 = 2, vin4a_d20 = 3, vin3a_d20 = 4, obs2 = 5, obs18 = 6, gpio8_4 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D5        0x1f0 /* F9   vout1_d5 = 0, emu7 = 2, vin4a_d21 = 3, vin3a_d21 = 4, obs3 = 5, obs19 = 6, gpio8_5 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D6        0x1f4 /* F8   vout1_d6 = 0, emu8 = 2, vin4a_d22 = 3, vin3a_d22 = 4, obs4 = 5, obs20 = 6, gpio8_6 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D7        0x1f8 /* E7   vout1_d7 = 0, emu9 = 2, vin4a_d23 = 3, vin3a_d23 = 4, gpio8_7 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D8        0x1fc /* E8   vout1_d8 = 0, uart6_rxd = 2, vin4a_d8 = 3, vin3a_d8 = 4, gpio8_8 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D9        0x200 /* D9   vout1_d9 = 0, uart6_txd = 2, vin4a_d9 = 3, vin3a_d9 = 4, gpio8_9 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D10       0x204 /* D7   vout1_d10 = 0, emu3 = 2, vin4a_d10 = 3, vin3a_d10 = 4, obs5 = 5, obs21 = 6, obs_irq2 = 7, gpio8_10 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D11       0x208 /* D8   vout1_d11 = 0, emu10 = 2, vin4a_d11 = 3, vin3a_d11 = 4, obs6 = 5, obs22 = 6, obs_dmarq2 = 7, gpio8_11 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D12       0x20c /* A5   vout1_d12 = 0, emu11 = 2, vin4a_d12 = 3, vin3a_d12 = 4, obs7 = 5, obs23 = 6, gpio8_12 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D13       0x210 /* C6   vout1_d13 = 0, emu12 = 2, vin4a_d13 = 3, vin3a_d13 = 4, obs8 = 5, obs24 = 6, gpio8_13 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D14       0x214 /* C8   vout1_d14 = 0, emu13 = 2, vin4a_d14 = 3, vin3a_d14 = 4, obs9 = 5, obs25 = 6, gpio8_14 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D15       0x218 /* C7   vout1_d15 = 0, emu14 = 2, vin4a_d15 = 3, vin3a_d15 = 4, obs10 = 5, obs26 = 6, gpio8_15 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D16       0x21c /* B7   vout1_d16 = 0, uart7_rxd = 2, vin4a_d0 = 3, vin3a_d0 = 4, gpio8_16 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D17       0x220 /* B8   vout1_d17 = 0, uart7_txd = 2, vin4a_d1 = 3, vin3a_d1 = 4, gpio8_17 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D18       0x224 /* A7   vout1_d18 = 0, emu4 = 2, vin4a_d2 = 3, vin3a_d2 = 4, obs11 = 5, obs27 = 6, gpio8_18 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D19       0x228 /* A8   vout1_d19 = 0, emu15 = 2, vin4a_d3 = 3, vin3a_d3 = 4, obs12 = 5, obs28 = 6, gpio8_19 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D20       0x22c /* C9   vout1_d20 = 0, emu16 = 2, vin4a_d4 = 3, vin3a_d4 = 4, obs13 = 5, obs29 = 6, gpio8_20 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D21       0x230 /* A9   vout1_d21 = 0, emu17 = 2, vin4a_d5 = 3, vin3a_d5 = 4, obs14 = 5, obs30 = 6, gpio8_21 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D22       0x234 /* B9   vout1_d22 = 0, emu18 = 2, vin4a_d6 = 3, vin3a_d6 = 4, obs15 = 5, obs31 = 6, gpio8_22 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_VOUT1_D23       0x238 /* A10  vout1_d23 = 0, emu19 = 2, vin4a_d7 = 3, vin3a_d7 = 4, spi3_cs3 = 8, gpio8_23 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MDIO_MCLK       0x23c /* V1   mdio_mclk = 0, uart3_rtsn = 1, mii0_col = 3, vin2a_clk0 = 4, vin4b_clk1 = 5, gpio5_15 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MDIO_D          0x240 /* U4   mdio_d = 0, uart3_ctsn = 1, mii0_txer = 3, vin2a_d0 = 4, vin4b_d0 = 5, gpio5_16 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_RMII_MHZ_50_CLK 0x244 /* U3   RMII_MHZ_50_CLK = 0, vin2a_d11 = 4, gpio5_17 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_UART3_RXD       0x248 /* V2   uart3_rxd = 0, rmii1_crs = 2, mii0_rxdv = 3, vin2a_d1 = 4, vin4b_d1 = 5, spi3_sclk = 7, gpio5_18 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_UART3_TXD       0x24c /* Y1   uart3_txd = 0, rmii1_rxer = 2, mii0_rxclk = 3, vin2a_d2 = 4, vin4b_d2 = 5, spi3_d1 = 7, spi4_cs1 = 8, gpio5_19 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_RGMII0_TXC      0x250 /* W9   rgmii0_txc = 0, uart3_ctsn = 1, rmii1_rxd1 = 2, mii0_rxd3 = 3, vin2a_d3 = 4, vin4b_d3 = 5, usb4_ulpi_clk = 6, spi3_d0 = 7, spi4_cs2 = 8, gpio5_20 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_RGMII0_TXCTL    0x254 /* V9   rgmii0_txctl = 0, uart3_rtsn = 1, rmii1_rxd0 = 2, mii0_rxd2 = 3, vin2a_d4 = 4, vin4b_d4 = 5, usb4_ulpi_stp = 6, spi3_cs0 = 7, spi4_cs3 = 8, gpio5_21 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_RGMII0_TXD3     0x258 /* V7   rgmii0_txd3 = 0, rmii0_crs = 1, mii0_crs = 3, vin2a_de0 = 4, vin4b_de1 = 5, usb4_ulpi_dir = 6, spi4_sclk = 7, uart4_rxd = 8, gpio5_22 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_RGMII0_TXD2     0x25c /* U7   rgmii0_txd2 = 0, rmii0_rxer = 1, mii0_rxer = 3, vin2a_hsync0 = 4, vin4b_hsync1 = 5, usb4_ulpi_nxt = 6, spi4_d1 = 7, uart4_txd = 8, gpio5_23 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_RGMII0_TXD1     0x260 /* V6   rgmii0_txd1 = 0, rmii0_rxd1 = 1, mii0_rxd1 = 3, vin2a_vsync0 = 4, vin4b_vsync1 = 5, usb4_ulpi_d0 = 6, spi4_d0 = 7, uart4_ctsn = 8, gpio5_24 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_RGMII0_TXD0     0x264 /* U6   rgmii0_txd0 = 0, rmii0_rxd0 = 1, mii0_rxd0 = 3, vin2a_d10 = 4, usb4_ulpi_d1 = 6, spi4_cs0 = 7, uart4_rtsn = 8, gpio5_25 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_RGMII0_RXC      0x268 /* U5   rgmii0_rxc = 0, rmii1_txen = 2, mii0_txclk = 3, vin2a_d5 = 4, vin4b_d5 = 5, usb4_ulpi_d2 = 6, gpio5_26 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_RGMII0_RXCTL    0x26c /* V5   rgmii0_rxctl = 0, rmii1_txd1 = 2, mii0_txd3 = 3, vin2a_d6 = 4, vin4b_d6 = 5, usb4_ulpi_d3 = 6, gpio5_27 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_RGMII0_RXD3     0x270 /* V4   rgmii0_rxd3 = 0, rmii1_txd0 = 2, mii0_txd2 = 3, vin2a_d7 = 4, vin4b_d7 = 5, usb4_ulpi_d4 = 6, gpio5_28 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_RGMII0_RXD2     0x274 /* V3   rgmii0_rxd2 = 0, rmii0_txen = 1, mii0_txen = 3, vin2a_d8 = 4, usb4_ulpi_d5 = 6, gpio5_29 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_RGMII0_RXD1     0x278 /* Y2   rgmii0_rxd1 = 0, rmii0_txd1 = 1, mii0_txd1 = 3, vin2a_d9 = 4, usb4_ulpi_d6 = 6, gpio5_30 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_RGMII0_RXD0     0x27c /* W2   rgmii0_rxd0 = 0, rmii0_txd0 = 1, mii0_txd0 = 3, vin2a_fld0 = 4, vin4b_fld1 = 5, usb4_ulpi_d7 = 6, gpio5_31 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_USB1_DRVVBUS    0x280 /* AB10 usb1_drvvbus = 0, timer16 = 7, gpio6_12 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_USB2_DRVVBUS    0x284 /* AC10 usb2_drvvbus = 0, timer15 = 7, gpio6_13 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPIO6_14        0x288 /* E21  gpio6_14 = 0, mcasp1_axr8 = 1, dcan2_tx = 2, uart10_rxd = 3, vout2_hsync = 6, vin4a_hsync0 = 8, i2c3_sda = 9, timer1 = 10, gpio6_14 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPIO6_15        0x28c /* F20  gpio6_15 = 0, mcasp1_axr9 = 1, dcan2_rx = 2, uart10_txd = 3, vout2_vsync = 6, vin4a_vsync0 = 8, i2c3_scl = 9, timer2 = 10, gpio6_15 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPIO6_16        0x290 /* F21  gpio6_16 = 0, mcasp1_axr10 = 1, vout2_fld = 6, vin4a_fld0 = 8, clkout1 = 9, timer3 = 10, gpio6_16 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_XREF_CLK0       0x294 /* D18  xref_clk0 = 0, mcasp2_axr8 = 1, mcasp1_axr4 = 2, mcasp1_ahclkx = 3, mcasp5_ahclkx = 4, vin6a_d0 = 7, clkout2 = 9, timer13 = 10, gpio6_17 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_XREF_CLK1       0x298 /* E17  xref_clk1 = 0, mcasp2_axr9 = 1, mcasp1_axr5 = 2, mcasp2_ahclkx = 3, mcasp6_ahclkx = 4, vin6a_clk0 = 7, timer14 = 10, gpio6_18 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_XREF_CLK2       0x29c /* B26  xref_clk2 = 0, mcasp2_axr10 = 1, mcasp1_axr6 = 2, mcasp3_ahclkx = 3, mcasp7_ahclkx = 4, vout2_clk = 6, vin4a_clk0 = 8, timer15 = 10, gpio6_19 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_XREF_CLK3       0x2a0 /* C23  xref_clk3 = 0, mcasp2_axr11 = 1, mcasp1_axr7 = 2, mcasp4_ahclkx = 3, mcasp8_ahclkx = 4, vout2_de = 6, vin4a_de0 = 8, clkout3 = 9, timer16 = 10, gpio6_20 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_ACLKX    0x2a4 /* C14  mcasp1_aclkx = 0, vin6a_fld0 = 7, i2c3_sda = 10, gpio7_31 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_FSX      0x2a8 /* D14  mcasp1_fsx = 0, vin6a_de0 = 7, i2c3_scl = 10, gpio7_30 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_ACLKR    0x2ac /* B14  mcasp1_aclkr = 0, mcasp7_axr2 = 1, vout2_d0 = 6, vin4a_d0 = 8, i2c4_sda = 10, gpio5_0 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_FSR      0x2b0 /* J14  mcasp1_fsr = 0, mcasp7_axr3 = 1, vout2_d1 = 6, vin4a_d1 = 8, i2c4_scl = 10, gpio5_1 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_AXR0     0x2b4 /* G12  mcasp1_axr0 = 0, uart6_rxd = 3, vin6a_vsync0 = 7, i2c5_sda = 10, gpio5_2 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_AXR1     0x2b8 /* F12  mcasp1_axr1 = 0, uart6_txd = 3, vin6a_hsync0 = 7, i2c5_scl = 10, gpio5_3 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_AXR2     0x2bc /* G13  mcasp1_axr2 = 0, mcasp6_axr2 = 1, uart6_ctsn = 3, vout2_d2 = 6, vin4a_d2 = 8, gpio5_4 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_AXR3     0x2c0 /* J11  mcasp1_axr3 = 0, mcasp6_axr3 = 1, uart6_rtsn = 3, vout2_d3 = 6, vin4a_d3 = 8, gpio5_5 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_AXR4     0x2c4 /* E12  mcasp1_axr4 = 0, mcasp4_axr2 = 1, vout2_d4 = 6, vin4a_d4 = 8, gpio5_6 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_AXR5     0x2c8 /* F13  mcasp1_axr5 = 0, mcasp4_axr3 = 1, vout2_d5 = 6, vin4a_d5 = 8, gpio5_7 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_AXR6     0x2cc /* C12  mcasp1_axr6 = 0, mcasp5_axr2 = 1, vout2_d6 = 6, vin4a_d6 = 8, gpio5_8 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_AXR7     0x2d0 /* D12  mcasp1_axr7 = 0, mcasp5_axr3 = 1, vout2_d7 = 6, vin4a_d7 = 8, timer4 = 10, gpio5_9 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_AXR8     0x2d4 /* B12  mcasp1_axr8 = 0, mcasp6_axr0 = 1, spi3_sclk = 3, vin6a_d15 = 7, timer5 = 10, gpio5_10 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_AXR9     0x2d8 /* A11  mcasp1_axr9 = 0, mcasp6_axr1 = 1, spi3_d1 = 3, vin6a_d14 = 7, timer6 = 10, gpio5_11 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_AXR10    0x2dc /* B13  mcasp1_axr10 = 0, mcasp6_aclkx = 1, mcasp6_aclkr = 2, spi3_d0 = 3, vin6a_d13 = 7, timer7 = 10, gpio5_12 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_AXR11    0x2e0 /* A12  mcasp1_axr11 = 0, mcasp6_fsx = 1, mcasp6_fsr = 2, spi3_cs0 = 3, vin6a_d12 = 7, timer8 = 10, gpio4_17 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_AXR12    0x2e4 /* E14  mcasp1_axr12 = 0, mcasp7_axr0 = 1, spi3_cs1 = 3, vin6a_d11 = 7, timer9 = 10, gpio4_18 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_AXR13    0x2e8 /* A13  mcasp1_axr13 = 0, mcasp7_axr1 = 1, vin6a_d10 = 7, timer10 = 10, gpio6_4 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_AXR14    0x2ec /* G14  mcasp1_axr14 = 0, mcasp7_aclkx = 1, mcasp7_aclkr = 2, vin6a_d9 = 7, timer11 = 10, gpio6_5 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP1_AXR15    0x2f0 /* F14  mcasp1_axr15 = 0, mcasp7_fsx = 1, mcasp7_fsr = 2, vin6a_d8 = 7, timer12 = 10, gpio6_6 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP2_ACLKX    0x2f4 /* A19  mcasp2_aclkx = 0, vin6a_d7 = 7, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP2_FSX      0x2f8 /* A18  mcasp2_fsx = 0, vin6a_d6 = 7, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP2_ACLKR    0x2fc /* E15  mcasp2_aclkr = 0, mcasp8_axr2 = 1, vout2_d8 = 6, vin4a_d8 = 8, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP2_FSR      0x300 /* A20  mcasp2_fsr = 0, mcasp8_axr3 = 1, vout2_d9 = 6, vin4a_d9 = 8, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP2_AXR0     0x304 /* B15  mcasp2_axr0 = 0, vout2_d10 = 6, vin4a_d10 = 8, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP2_AXR1     0x308 /* A15  mcasp2_axr1 = 0, vout2_d11 = 6, vin4a_d11 = 8, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP2_AXR2     0x30c /* C15  mcasp2_axr2 = 0, mcasp3_axr2 = 1, vin6a_d5 = 7, gpio6_8 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP2_AXR3     0x310 /* A16  mcasp2_axr3 = 0, mcasp3_axr3 = 1, vin6a_d4 = 7, gpio6_9 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP2_AXR4     0x314 /* D15  mcasp2_axr4 = 0, mcasp8_axr0 = 1, vout2_d12 = 6, vin4a_d12 = 8, gpio1_4 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP2_AXR5     0x318 /* B16  mcasp2_axr5 = 0, mcasp8_axr1 = 1, vout2_d13 = 6, vin4a_d13 = 8, gpio6_7 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP2_AXR6     0x31c /* B17  mcasp2_axr6 = 0, mcasp8_aclkx = 1, mcasp8_aclkr = 2, vout2_d14 = 6, vin4a_d14 = 8, gpio2_29 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP2_AXR7     0x320 /* A17  mcasp2_axr7 = 0, mcasp8_fsx = 1, mcasp8_fsr = 2, vout2_d15 = 6, vin4a_d15 = 8, gpio1_5 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP3_ACLKX    0x324 /* B18  mcasp3_aclkx = 0, mcasp3_aclkr = 1, mcasp2_axr12 = 2, uart7_rxd = 3, vin6a_d3 = 7, gpio5_13 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP3_FSX      0x328 /* F15  mcasp3_fsx = 0, mcasp3_fsr = 1, mcasp2_axr13 = 2, uart7_txd = 3, vin6a_d2 = 7, gpio5_14 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP3_AXR0     0x32c /* B19  mcasp3_axr0 = 0, mcasp2_axr14 = 2, uart7_ctsn = 3, uart5_rxd = 4, vin6a_d1 = 7, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP3_AXR1     0x330 /* C17  mcasp3_axr1 = 0, mcasp2_axr15 = 2, uart7_rtsn = 3, uart5_txd = 4, vin6a_d0 = 7, vin5a_fld0 = 9, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP4_ACLKX    0x334 /* C18  mcasp4_aclkx = 0, mcasp4_aclkr = 1, spi3_sclk = 2, uart8_rxd = 3, i2c4_sda = 4, vout2_d16 = 6, vin4a_d16 = 8, vin5a_d15 = 9, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP4_FSX      0x338 /* A21  mcasp4_fsx = 0, mcasp4_fsr = 1, spi3_d1 = 2, uart8_txd = 3, i2c4_scl = 4, vout2_d17 = 6, vin4a_d17 = 8, vin5a_d14 = 9, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP4_AXR0     0x33c /* G16  mcasp4_axr0 = 0, spi3_d0 = 2, uart8_ctsn = 3, uart4_rxd = 4, vout2_d18 = 6, vin4a_d18 = 8, vin5a_d13 = 9, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP4_AXR1     0x340 /* D17  mcasp4_axr1 = 0, spi3_cs0 = 2, uart8_rtsn = 3, uart4_txd = 4, vout2_d19 = 6, vin4a_d19 = 8, vin5a_d12 = 9, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP5_ACLKX    0x344 /* AA3  mcasp5_aclkx = 0, mcasp5_aclkr = 1, spi4_sclk = 2, uart9_rxd = 3, i2c5_sda = 4, vout2_d20 = 6, vin4a_d20 = 8, vin5a_d11 = 9, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP5_FSX      0x348 /* AB9  mcasp5_fsx = 0, mcasp5_fsr = 1, spi4_d1 = 2, uart9_txd = 3, i2c5_scl = 4, vout2_d21 = 6, vin4a_d21 = 8, vin5a_d10 = 9, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP5_AXR0     0x34c /* AB3  mcasp5_axr0 = 0, spi4_d0 = 2, uart9_ctsn = 3, uart3_rxd = 4, vout2_d22 = 6, vin4a_d22 = 8, vin5a_d9 = 9, Driver off = 12 */
#define TDA2X_ABC_PAD_MCASP5_AXR1     0x350 /* AA4  mcasp5_axr1 = 0, spi4_cs0 = 2, uart9_rtsn = 3, uart3_txd = 4, vout2_d23 = 6, vin4a_d23 = 8, vin5a_d8 = 9, Driver off = 12 */
#define TDA2X_ABC_PAD_MMC1_CLK        0x354 /* W6   mmc1_clk = 0, gpio6_21 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MMC1_CMD        0x358 /* Y6   mmc1_cmd = 0, gpio6_22 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MMC1_DAT0       0x35c /* AA6  mmc1_dat0 = 0, gpio6_23 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MMC1_DAT1       0x360 /* Y4   mmc1_dat1 = 0, gpio6_24 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MMC1_DAT2       0x364 /* AA5  mmc1_dat2 = 0, gpio6_25 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MMC1_DAT3       0x368 /* Y3   mmc1_dat3 = 0, gpio6_26 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MMC1_SDCD       0x36c /* W7   mmc1_sdcd = 0, uart6_rxd = 3, i2c4_sda = 4, gpio6_27 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MMC1_SDWP       0x370 /* Y9   mmc1_sdwp = 0, uart6_txd = 3, i2c4_scl = 4, gpio6_28 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPIO6_10        0x374 /* AC5  gpio6_10 = 0, mdio_mclk = 1, i2c3_sda = 2, usb3_ulpi_d7 = 3, vin2b_hsync1 = 4, vin5a_clk0 = 9, ehrpwm2A = 10, gpio6_10 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_GPIO6_11        0x378 /* AB4  gpio6_11 = 0, mdio_d = 1, i2c3_scl = 2, usb3_ulpi_d6 = 3, vin2b_vsync1 = 4, vin5a_de0 = 9, ehrpwm2B = 10, gpio6_11 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MMC3_CLK        0x37c /* AD4  mmc3_clk = 0, usb3_ulpi_d5 = 3, vin2b_d7 = 4, vin5a_d7 = 9, ehrpwm2_tripzone_input = 10, gpio6_29 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MMC3_CMD        0x380 /* AC4  mmc3_cmd = 0, spi3_sclk = 1, usb3_ulpi_d4 = 3, vin2b_d6 = 4, vin5a_d6 = 9, eCAP2_in_PWM2_out = 10, gpio6_30 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MMC3_DAT0       0x384 /* AC7  mmc3_dat0 = 0, spi3_d1 = 1, uart5_rxd = 2, usb3_ulpi_d3 = 3, vin2b_d5 = 4, vin5a_d5 = 9, eQEP3A_in = 10, gpio6_31 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MMC3_DAT1       0x388 /* AC6  mmc3_dat1 = 0, spi3_d0 = 1, uart5_txd = 2, usb3_ulpi_d2 = 3, vin2b_d4 = 4, vin5a_d4 = 9, eQEP3B_in = 10, gpio7_0 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MMC3_DAT2       0x38c /* AC9  mmc3_dat2 = 0, spi3_cs0 = 1, uart5_ctsn = 2, usb3_ulpi_d1 = 3, vin2b_d3 = 4, vin5a_d3 = 9, eQEP3_index = 10, gpio7_1 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MMC3_DAT3       0x390 /* AC3  mmc3_dat3 = 0, spi3_cs1 = 1, uart5_rtsn = 2, usb3_ulpi_d0 = 3, vin2b_d2 = 4, vin5a_d2 = 9, eQEP3_strobe = 10, gpio7_2 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MMC3_DAT4       0x394 /* AC8  mmc3_dat4 = 0, spi4_sclk = 1, uart10_rxd = 2, usb3_ulpi_nxt = 3, vin2b_d1 = 4, vin5a_d1 = 9, ehrpwm3A = 10, gpio1_22 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MMC3_DAT5       0x398 /* AD6  mmc3_dat5 = 0, spi4_d1 = 1, uart10_txd = 2, usb3_ulpi_dir = 3, vin2b_d0 = 4, vin5a_d0 = 9, ehrpwm3B = 10, gpio1_23 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MMC3_DAT6       0x39c /* AB8  mmc3_dat6 = 0, spi4_d0 = 1, uart10_ctsn = 2, usb3_ulpi_stp = 3, vin2b_de1 = 4, vin5a_hsync0 = 9, ehrpwm3_tripzone_input = 10, gpio1_24 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_MMC3_DAT7       0x3a0 /* AB5  mmc3_dat7 = 0, spi4_cs0 = 1, uart10_rtsn = 2, usb3_ulpi_clk = 3, vin2b_clk1 = 4, vin5a_vsync0 = 9, eCAP3_in_PWM3_out = 10, gpio1_25 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_SPI1_SCLK       0x3a4 /* A25  spi1_sclk = 0, gpio7_7 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_SPI1_D1         0x3a8 /* F16  spi1_d1 = 0, gpio7_8 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_SPI1_D0         0x3ac /* B25  spi1_d0 = 0, gpio7_9 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_SPI1_CS0        0x3b0 /* A24  spi1_cs0 = 0, gpio7_10 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_SPI1_CS1        0x3b4 /* A22  spi1_cs1 = 0, sata1_led = 2, spi2_cs1 = 3, gpio7_11 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_SPI1_CS2        0x3b8 /* B21  spi1_cs2 = 0, uart4_rxd = 1, mmc3_sdcd = 2, spi2_cs2 = 3, dcan2_tx = 4, mdio_mclk = 5, hdmi1_hpd = 6, gpio7_12 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_SPI1_CS3        0x3bc /* B20  spi1_cs3 = 0, uart4_txd = 1, mmc3_sdwp = 2, spi2_cs3 = 3, dcan2_rx = 4, mdio_d = 5, hdmi1_cec = 6, gpio7_13 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_SPI2_SCLK       0x3c0 /* A26  spi2_sclk = 0, uart3_rxd = 1, gpio7_14 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_SPI2_D1         0x3c4 /* B22  spi2_d1 = 0, uart3_txd = 1, gpio7_15 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_SPI2_D0         0x3c8 /* G17  spi2_d0 = 0, uart3_ctsn = 1, uart5_rxd = 2, gpio7_16 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_SPI2_CS0        0x3cc /* B24  spi2_cs0 = 0, uart3_rtsn = 1, uart5_txd = 2, gpio7_17 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_DCAN1_TX        0x3d0 /* G20  dcan1_tx = 0, uart8_rxd = 2, mmc2_sdcd = 3, hdmi1_hpd = 6, gpio1_14 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_DCAN1_RX        0x3d4 /* G19  dcan1_rx = 0, uart8_txd = 2, mmc2_sdwp = 3, sata1_led = 4, hdmi1_cec = 6, gpio1_15 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_UART1_RXD       0x3e0 /* B27  uart1_rxd = 0, mmc4_sdcd = 3, gpio7_22 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_UART1_TXD       0x3e4 /* C26  uart1_txd = 0, mmc4_sdwp = 3, gpio7_23 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_UART1_CTSN      0x3e8 /* E25  uart1_ctsn = 0, uart9_rxd = 2, mmc4_clk = 3, gpio7_24 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_UART1_RTSN      0x3ec /* C27  uart1_rtsn = 0, uart9_txd = 2, mmc4_cmd = 3, gpio7_25 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_UART2_RXD       0x3f0 /* D28  uart3_ctsn = 1, uart3_rctx = 2, mmc4_dat0 = 3, uart2_rxd = 4, uart1_dcdn = 5, gpio7_26 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_UART2_TXD       0x3f4 /* D26  uart2_txd = 0, uart3_rtsn = 1, uart3_sd = 2, mmc4_dat1 = 3, uart2_txd = 4, uart1_dsrn = 5, gpio7_27 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_UART2_CTSN      0x3f8 /* D27  uart2_ctsn = 0, uart3_rxd = 2, mmc4_dat2 = 3, uart10_rxd = 4, uart1_dtrn = 5, gpio1_16 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_UART2_RTSN      0x3fc /* C28  uart2_rtsn = 0, uart3_txd = 1, uart3_irtx = 2, mmc4_dat3 = 3, uart10_txd = 4, uart1_rin = 5, gpio1_17 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_I2C1_SDA        0x400 /* C21  i2c1_sda = 0 */
#define TDA2X_ABC_PAD_I2C1_SCL        0x404 /* C20  i2c1_scl = 0 */
#define TDA2X_ABC_PAD_I2C2_SDA        0x408 /* C25  i2c2_sda = 0, hdmi1_ddc_scl = 1, Driver off = 12 */
#define TDA2X_ABC_PAD_I2C2_SCL        0x40c /* F17  i2c2_scl = 0, hdmi1_ddc_sda = 1, Driver off = 12 */
#define TDA2X_ABC_PAD_WAKEUP0         0x418 /* AD17 Wakeup0 = 0, dcan1_rx = 1, gpio1_0 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_WAKEUP1         0x41c /* AC17 Wakeup1 = 0, dcan2_rx = 1, gpio1_1 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_WAKEUP2         0x420 /* AB16 Wakeup2 = 0, sys_nirq2 = 1, gpio1_2 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_WAKEUP3         0x424 /* AC16 Wakeup3 = 0, sys_nirq1 = 1, gpio1_3 = 11, Driver off = 12 */
#define TDA2X_ABC_PAD_ON_OFF          0x428 /* Y11  on_off = 0 */
#define TDA2X_ABC_PAD_RTC_PORZ        0x42c /* AB17 rtc_porz = 0 */
#define TDA2X_ABC_PAD_TMS             0x430 /* F18  tms = 0 */
#define TDA2X_ABC_PAD_TDI             0x434 /* D23  tdi = 0, gpio8_27 = 11 */
#define TDA2X_ABC_PAD_TDO             0x438 /* F19  tdo = 0, gpio8_28 = 11 */
#define TDA2X_ABC_PAD_TCLK            0x43c /* E20  tclk = 0 */
#define TDA2X_ABC_PAD_TRSTN           0x440 /* D20  trstn = 0 */
#define TDA2X_ABC_PAD_RTCK            0x444 /* E18  rtck = 0, gpio8_29 = 11 */
#define TDA2X_ABC_PAD_EMU0            0x448 /* G21  emu0 = 0, gpio8_30 = 11 */
#define TDA2X_ABC_PAD_EMU1            0x44c /* D24  emu1 = 0, gpio8_31 = 11 */
#define TDA2X_ABC_PAD_RESETN          0x45c /* E23  resetn = 0 */
#define TDA2X_ABC_PAD_NMIN_DSP        0x460 /* D21  nmin_dsp = 0 */
#define TDA2X_ABC_PAD_RSTOUTN         0x464 /* F23  rstoutn = 0 */

#endif /* __DTS_TDA2X_ABC_PINFUNC_H */
