
---------- Begin Simulation Statistics ----------
final_tick                               113759012000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 385987                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661116                       # Number of bytes of host memory used
host_op_rate                                   422393                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   259.08                       # Real time elapsed on the host
host_tick_rate                              439095044                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.113759                       # Number of seconds simulated
sim_ticks                                113759012000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431833                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.137590                       # CPI: cycles per instruction
system.cpu.discardedOps                        726674                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         4222434                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.879051                       # IPC: instructions per cycle
system.cpu.numCycles                        113759012                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954902     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646336     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534647     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431833                       # Class of committed instruction
system.cpu.tickCycles                       109536578                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14623                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         37706                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         5216                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          296                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       239876                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            296                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20616837                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16509273                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            153946                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8833452                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8742748                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.973176                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050605                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                313                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434002                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300037                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133965                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1234                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35414432                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35414432                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35417738                       # number of overall hits
system.cpu.dcache.overall_hits::total        35417738                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       141811                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         141811                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       141878                       # number of overall misses
system.cpu.dcache.overall_misses::total        141878                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6322625000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6322625000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6322625000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6322625000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35556243                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35556243                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35559616                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35559616                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003988                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003988                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003990                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003990                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44584.870003                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44584.870003                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44563.815391                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44563.815391                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81767                       # number of writebacks
system.cpu.dcache.writebacks::total             81767                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22584                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22584                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22584                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22584                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       119227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       119227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       119288                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       119288                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5040903000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5040903000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5043365000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5043365000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003353                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003353                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003355                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003355                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42279.877880                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42279.877880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42278.896452                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42278.896452                       # average overall mshr miss latency
system.cpu.dcache.replacements                 119033                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21210238                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21210238                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        91418                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         91418                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2812844000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2812844000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21301656                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21301656                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004292                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004292                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30769.038920                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30769.038920                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        86701                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        86701                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2468792000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2468792000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004070                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004070                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28474.781144                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28474.781144                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14204194                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14204194                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        50393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        50393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3509781000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3509781000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254587                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254587                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003535                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003535                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69648.185264                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69648.185264                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17867                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17867                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32526                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32526                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2572111000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2572111000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79078.614032                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79078.614032                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3306                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3306                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           67                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           67                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.019864                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.019864                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           61                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           61                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2462000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2462000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018085                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018085                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 40360.655738                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 40360.655738                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 113759012000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.636923                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35715187                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            119289                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            299.400506                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.636923                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998582                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998582                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35857066                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35857066                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113759012000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 113759012000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 113759012000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49930768                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17208697                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10039607                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27156998                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27156998                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27156998                       # number of overall hits
system.cpu.icache.overall_hits::total        27156998                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          915                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            915                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          915                       # number of overall misses
system.cpu.icache.overall_misses::total           915                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52358000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52358000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52358000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52358000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27157913                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27157913                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27157913                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27157913                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57221.857923                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57221.857923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57221.857923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57221.857923                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          639                       # number of writebacks
system.cpu.icache.writebacks::total               639                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          915                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          915                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          915                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          915                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50528000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50528000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50528000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50528000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55221.857923                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55221.857923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55221.857923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55221.857923                       # average overall mshr miss latency
system.cpu.icache.replacements                    639                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27156998                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27156998                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          915                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           915                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52358000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52358000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27157913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27157913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57221.857923                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57221.857923                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50528000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50528000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55221.857923                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55221.857923                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 113759012000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           275.795961                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27157913                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               915                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29680.779235                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   275.795961                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.538664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.538664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.539062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27158828                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27158828                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113759012000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 113759012000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 113759012000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 113759012000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431833                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  578                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                96539                       # number of demand (read+write) hits
system.l2.demand_hits::total                    97117                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 578                       # number of overall hits
system.l2.overall_hits::.cpu.data               96539                       # number of overall hits
system.l2.overall_hits::total                   97117                       # number of overall hits
system.l2.demand_misses::.cpu.inst                337                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              22750                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23087                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               337                       # number of overall misses
system.l2.overall_misses::.cpu.data             22750                       # number of overall misses
system.l2.overall_misses::total                 23087                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35367000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2515909000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2551276000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35367000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2515909000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2551276000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              915                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           119289                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120204                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             915                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          119289                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120204                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.368306                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.190713                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.192065                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.368306                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.190713                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.192065                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104946.587537                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110589.406593                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110507.038593                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104946.587537                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110589.406593                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110507.038593                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               14509                       # number of writebacks
system.l2.writebacks::total                     14509                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         22746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23083                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        22746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23083                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28627000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2060640000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2089267000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28627000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2060640000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2089267000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.368306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.190680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.192032                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.368306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.190680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.192032                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84946.587537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90593.510947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90511.068752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84946.587537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90593.510947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90511.068752                       # average overall mshr miss latency
system.l2.replacements                          14916                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        81767                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            81767                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        81767                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        81767                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          574                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              574                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          574                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          574                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             13113                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13113                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19413                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19413                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2134127000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2134127000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         32526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.596846                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.596846                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109932.880029                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109932.880029                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1745867000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1745867000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.596846                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.596846                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89932.880029                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89932.880029                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            578                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                578                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35367000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35367000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.368306                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.368306                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104946.587537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104946.587537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28627000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28627000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.368306                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.368306                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84946.587537                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84946.587537                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         83426                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             83426                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3337                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3337                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    381782000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    381782000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        86763                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         86763                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.038461                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.038461                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114408.750375                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114408.750375                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3333                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3333                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    314773000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    314773000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.038415                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.038415                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94441.344134                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94441.344134                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 113759012000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7801.196555                       # Cycle average of tags in use
system.l2.tags.total_refs                      234653                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23108                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.154622                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.344521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        33.835155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7759.016879                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.947146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.952295                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6685                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    492428                       # Number of tag accesses
system.l2.tags.data_accesses                   492428                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113759012000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     29018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008085690500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1606                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1606                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              112759                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27436                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       23083                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14509                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46166                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29018                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     14                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.48                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46166                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29018                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   22622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.735990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.402875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    374.514363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1604     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14848-15359            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1606                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.057908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.048308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.592589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               48      2.99%      2.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1463     91.10%     94.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.06%     94.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               94      5.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1606                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2954624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1857152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     25.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  113753881000                       # Total gap between requests
system.mem_ctrls.avgGap                    3026013.01                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2910592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1856064                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 379187.540763803350                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 25585594.924119066447                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 16315753.515862109140                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          674                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45492                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        29018                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20668250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1666828000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2462586130500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30665.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36640.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  84864088.86                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2911488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2954624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1857152                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1857152                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          337                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        22746                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          23083                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        14509                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         14509                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       379188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     25593471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         25972659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       379188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       379188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     16325318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        16325318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     16325318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       379188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     25593471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        42297976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46152                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               29001                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2854                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2802                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1720                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1748                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1870                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1794                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               822146250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             230760000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1687496250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17813.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36563.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               28991                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              23277                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            62.82                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.26                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        22885                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   210.172253                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   168.336491                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   192.739216                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          416      1.82%      1.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17055     74.52%     76.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1948      8.51%     84.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1390      6.07%     90.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          693      3.03%     93.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          404      1.77%     95.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          237      1.04%     96.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          244      1.07%     97.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          498      2.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        22885                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2953728                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1856064                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               25.964782                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               16.315754                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               69.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 113759012000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        81738720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        43445160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      164062920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75601260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8979890400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15750342600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  30420014400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   55515095460                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   488.006132                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  78910369000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3798600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31050043000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        81660180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        43403415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      165462360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      75783960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8979890400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15870174270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  30319103520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   55535478105                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   488.185306                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  78646327500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3798600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  31314084500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 113759012000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3670                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14509                       # Transaction distribution
system.membus.trans_dist::CleanEvict              114                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19413                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19413                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3670                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        60789                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  60789                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4811776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4811776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23083                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23083    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23083                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 113759012000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           153778000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          217812250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             87678                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        96276                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          639                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37673                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32526                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32526                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           915                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        86763                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2469                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       357611                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                360080                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       198912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     25735168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               25934080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           14916                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1857152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           135120                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.040830                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.197898                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 129603     95.92%     95.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5517      4.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             135120                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 113759012000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          569500000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4575000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         596448996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
