<!doctype html>
<html lang="zh-CN" data-theme="light">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />
    <meta name="generator" content="VuePress 2.0.0-beta.66" />
    <meta name="theme" content="VuePress Theme Hope" />
    <link rel="preconnect" href="https://fonts.googleapis.com"><link rel="preconnect" href="https://fonts.gstatic.com" crossorigin=""><link href="https://fonts.googleapis.com/css2?family=Noto+Serif+SC:wght@400;500;700&display=swap" rel="stylesheet"><link rel="icon" href="/favicon.ico"><link rel="icon" href="/assets/icon/chrome-mask-512.png" type="image/png" sizes="512x512"><link rel="icon" href="/assets/icon/chrome-mask-192.png" type="image/png" sizes="192x192"><link rel="icon" href="/assets/icon/chrome-512.png" type="image/png" sizes="512x512"><link rel="icon" href="/assets/icon/chrome-192.png" type="image/png" sizes="192x192"><link rel="manifest" href="/manifest.webmanifest" crossorigin="use-credentials"><meta name="theme-color" content="#46bd87"><link rel="apple-touch-icon" href="/assets/icon/apple-icon-152.png"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-status-bar-style" content="black"><meta name="msapplication-TileImage" content="/assets/icon/ms-icon-144.png"><meta name="msapplication-TileColor" content="#ffffff"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no, viewport-fit=cover"><link rel="icon" href="/res/images/logo/ieda_icon.png"><title>EDA学习-Week1</title><meta name="description" content="">
    <style>
      :root {
        --bg-color: #fff;
      }

      html[data-theme="dark"] {
        --bg-color: #1d1e1f;
      }

      html,
      body {
        background: var(--bg-color);
      }
    </style>
    <script>
      const userMode = localStorage.getItem("vuepress-theme-hope-scheme");
      const systemDarkMode =
        window.matchMedia &&
        window.matchMedia("(prefers-color-scheme: dark)").matches;

      if (userMode === "dark" || (userMode !== "light" && systemDarkMode)) {
        document.documentElement.setAttribute("data-theme", "dark");
      }
    </script>
    <link rel="preload" href="/assets/style-b9de12a5.css" as="style"><link rel="stylesheet" href="/assets/style-b9de12a5.css">
    <link rel="modulepreload" href="/assets/app-1ed3f6c2.js"><link rel="modulepreload" href="/assets/w4_EDA.html-0eadadf6.js"><link rel="modulepreload" href="/assets/plugin-vue_export-helper-c27b6911.js"><link rel="modulepreload" href="/assets/w4_EDA.html-782880ed.js">
  </head>
  <body>
    <div id="app"><!--[--><!--[--><!--[--><span tabindex="-1"></span><a href="#main-content" class="vp-skip-link sr-only">跳至主要內容</a><!--]--><!--[--><div class="theme-container"><!--[--><header id="navbar" class="vp-navbar"><div class="vp-navbar-start"><button type="button" class="vp-toggle-sidebar-button" title="Toggle Sidebar"><span class="icon"></span></button><!--[--><!----><!--]--><!--[--><a class="vp-link vp-brand" href="/"><img class="vp-nav-logo light" src="/res/images/logo/ieda_logo_b.png" alt><img class="vp-nav-logo dark" src="/res/images/logo/ieda_logo_d.png" alt><!----></a><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-center"><!--[--><!----><!--]--><!--[--><nav class="vp-nav-links"><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="项目和团队"><span class="title"><!---->项目和团队</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/project/intro/"><!---->项目介绍<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/project/plan/"><!---->项目规划<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/project/team/"><!---->贡献成员<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="知识和训练"><span class="title"><!---->知识和训练</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/train/eda/"><!---->EDA知识<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link active" href="/train/water_drop/"><span class="font-icon icon fa-fw fa-sm fas fa-bell" style=""></span>水滴计划<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/train/practice/"><span class="font-icon icon fa-fw fa-sm fas fa-book" style=""></span>iEDA实践<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/train/others/"><!---->其他学习<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="平台和工具"><span class="title"><!---->平台和工具</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/tools/ieda-platform/"><!---->iEDA基础平台<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/tools/ieda-tools/"><!---->iEDA工具集<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/tools/auto-scripts/"><!---->自动化设计脚本<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="智能和数据"><span class="title"><!---->智能和数据</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/aieda/ibm/"><!---->iBM数据集<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/aieda/aieda-model/"><!---->AiEDA模型<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/aieda/aieda-framework/"><!---->AiEDA框架<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="学术和研发"><span class="title"><!---->学术和研发</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/research/subjects/"><!---->研究课题<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/research/tasks/"><!---->开发任务<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/research/achieves/"><!---->学术成果<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="活动和交流"><span class="title"><!---->活动和交流</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/activities/conferences/"><!---->学术会议<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/activities/communication/"><!---->技术交流<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/activities/contests/"><!---->学术竞赛<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/activities/tape-out/"><!---->流片计划<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="宣传和合作"><span class="title"><!---->宣传和合作</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/publicity/news/"><!---->新闻动态<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/publicity/collaborate/"><!---->业务合作<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/publicity/recruit/"><!---->人才招聘<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/publicity/connection.html"><!---->联系方式<!----></a></li></ul></button></div></div></nav><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-end"><!--[--><!----><!--]--><!--[--><div class="nav-item"><div class="dropdown-wrapper i18n-dropdown"><button type="button" class="dropdown-title" aria-label="选择语言"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon i18n-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="i18n icon" style="width:1rem;height:1rem;vertical-align:middle;"><path d="M379.392 460.8 494.08 575.488l-42.496 102.4L307.2 532.48 138.24 701.44l-71.68-72.704L234.496 460.8l-45.056-45.056c-27.136-27.136-51.2-66.56-66.56-108.544h112.64c7.68 14.336 16.896 27.136 26.112 35.84l45.568 46.08 45.056-45.056C382.976 312.32 409.6 247.808 409.6 204.8H0V102.4h256V0h102.4v102.4h256v102.4H512c0 70.144-37.888 161.28-87.04 210.944L378.88 460.8zM576 870.4 512 1024H409.6l256-614.4H768l256 614.4H921.6l-64-153.6H576zM618.496 768h196.608L716.8 532.48 618.496 768z"></path></svg><!--]--><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link active" href="/train/water_drop/eda/w4_EDA.html"><!---->简体中文<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/train/water_drop/eda/w4_EDA.html"><!---->English<!----></a></li></ul></button></div></div><div class="nav-item vp-repo"><a class="vp-repo-link" href="https://github.com/OSCC-Project/iEDA" target="_blank" rel="noopener noreferrer" aria-label="GitHub"><svg xmlns="http://www.w3.org/2000/svg" class="icon github-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="github icon" style="width:1.25rem;height:1.25rem;vertical-align:middle;"><path d="M511.957 21.333C241.024 21.333 21.333 240.981 21.333 512c0 216.832 140.544 400.725 335.574 465.664 24.49 4.395 32.256-10.07 32.256-23.083 0-11.69.256-44.245 0-85.205-136.448 29.61-164.736-64.64-164.736-64.64-22.315-56.704-54.4-71.765-54.4-71.765-44.587-30.464 3.285-29.824 3.285-29.824 49.195 3.413 75.179 50.517 75.179 50.517 43.776 75.008 114.816 53.333 142.762 40.79 4.523-31.66 17.152-53.377 31.19-65.537-108.971-12.458-223.488-54.485-223.488-242.602 0-53.547 19.114-97.323 50.517-131.67-5.035-12.33-21.93-62.293 4.779-129.834 0 0 41.258-13.184 134.912 50.346a469.803 469.803 0 0 1 122.88-16.554c41.642.213 83.626 5.632 122.88 16.554 93.653-63.488 134.784-50.346 134.784-50.346 26.752 67.541 9.898 117.504 4.864 129.834 31.402 34.347 50.474 78.123 50.474 131.67 0 188.586-114.73 230.016-224.042 242.09 17.578 15.232 33.578 44.672 33.578 90.454v135.85c0 13.142 7.936 27.606 32.854 22.87C862.25 912.597 1002.667 728.747 1002.667 512c0-271.019-219.648-490.667-490.71-490.667z"></path></svg></a></div><div class="nav-item hide-in-mobile"><button type="button" class="outlook-button" tabindex="-1" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" class="icon outlook-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="outlook icon"><path d="M224 800c0 9.6 3.2 44.8 6.4 54.4 6.4 48-48 76.8-48 76.8s80 41.6 147.2 0 134.4-134.4 38.4-195.2c-22.4-12.8-41.6-19.2-57.6-19.2C259.2 716.8 227.2 761.6 224 800zM560 675.2l-32 51.2c-51.2 51.2-83.2 32-83.2 32 25.6 67.2 0 112-12.8 128 25.6 6.4 51.2 9.6 80 9.6 54.4 0 102.4-9.6 150.4-32l0 0c3.2 0 3.2-3.2 3.2-3.2 22.4-16 12.8-35.2 6.4-44.8-9.6-12.8-12.8-25.6-12.8-41.6 0-54.4 60.8-99.2 137.6-99.2 6.4 0 12.8 0 22.4 0 12.8 0 38.4 9.6 48-25.6 0-3.2 0-3.2 3.2-6.4 0-3.2 3.2-6.4 3.2-6.4 6.4-16 6.4-16 6.4-19.2 9.6-35.2 16-73.6 16-115.2 0-105.6-41.6-198.4-108.8-268.8C704 396.8 560 675.2 560 675.2zM224 419.2c0-28.8 22.4-51.2 51.2-51.2 28.8 0 51.2 22.4 51.2 51.2 0 28.8-22.4 51.2-51.2 51.2C246.4 470.4 224 448 224 419.2zM320 284.8c0-22.4 19.2-41.6 41.6-41.6 22.4 0 41.6 19.2 41.6 41.6 0 22.4-19.2 41.6-41.6 41.6C339.2 326.4 320 307.2 320 284.8zM457.6 208c0-12.8 12.8-25.6 25.6-25.6 12.8 0 25.6 12.8 25.6 25.6 0 12.8-12.8 25.6-25.6 25.6C470.4 233.6 457.6 220.8 457.6 208zM128 505.6C128 592 153.6 672 201.6 736c28.8-60.8 112-60.8 124.8-60.8-16-51.2 16-99.2 16-99.2l316.8-422.4c-48-19.2-99.2-32-150.4-32C297.6 118.4 128 291.2 128 505.6zM764.8 86.4c-22.4 19.2-390.4 518.4-390.4 518.4-22.4 28.8-12.8 76.8 22.4 99.2l9.6 6.4c35.2 22.4 80 12.8 99.2-25.6 0 0 6.4-12.8 9.6-19.2 54.4-105.6 275.2-524.8 288-553.6 6.4-19.2-3.2-32-19.2-32C777.6 76.8 771.2 80 764.8 86.4z"></path></svg><div class="outlook-dropdown"><!----></div></button></div><!--[--><button type="button" class="search-pro-button" role="search" aria-label="搜索"><svg xmlns="http://www.w3.org/2000/svg" class="icon search-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="search icon"><path d="M192 480a256 256 0 1 1 512 0 256 256 0 0 1-512 0m631.776 362.496-143.2-143.168A318.464 318.464 0 0 0 768 480c0-176.736-143.264-320-320-320S128 303.264 128 480s143.264 320 320 320a318.016 318.016 0 0 0 184.16-58.592l146.336 146.368c12.512 12.48 32.768 12.48 45.28 0 12.48-12.512 12.48-32.768 0-45.28"></path></svg><div class="search-pro-placeholder">搜索</div><div class="search-pro-key-hints"><kbd class="search-pro-key">Ctrl</kbd><kbd class="search-pro-key">K</kbd></div></button><!--]--><!--]--><!--[--><!----><!--]--><button type="button" class="vp-toggle-navbar-button" aria-label="Toggle Navbar" aria-expanded="false" aria-controls="nav-screen"><span><span class="vp-top"></span><span class="vp-middle"></span><span class="vp-bottom"></span></span></button></div></header><!----><!--]--><!----><div class="toggle-sidebar-wrapper"><span class="arrow start"></span></div><aside id="sidebar" class="vp-sidebar"><!--[--><!----><!--]--><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/train/eda/"><!---->EDA知识<!----></a><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><a class="vp-link nav-link active vp-sidebar-title" href="/train/water_drop/"><!---->水滴计划<!----></a><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/train/water_drop/application.html"><span class="font-icon icon fa-fw fa-sm fas fa-square-check" style=""></span>水滴计划报名<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">C++学习</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><span class="vp-sidebar-title">EDA学习</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><!--[--><a class="vp-link nav-link active vp-sidebar-link vp-sidebar-page active" href="/train/water_drop/eda/w4_EDA.html"><span class="font-icon icon fa-fw fa-sm fas fa-file-lines" style=""></span>EDA学习-Week1<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#day1-eda基础入门"><!---->DAY1：EDA基础入门<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#一、具体要求"><!---->一、具体要求<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#二、学习成果展示"><!---->二、学习成果展示<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#三、参考资料"><!---->三、参考资料<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#day2-逻辑综合入门"><!---->DAY2 逻辑综合入门<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#一、具体要求-1"><!---->一、具体要求<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#二、学习成果展示-1"><!---->二、学习成果展示<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#三、参考资料-1"><!---->三、参考资料<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#day3-布图和布局入门"><!---->DAY3 布图和布局入门<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#一、具体要求-2"><!---->一、具体要求<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#二、学习成果展示-2"><!---->二、学习成果展示<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#三、参考资料-2"><!---->三、参考资料<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#day4-时钟树综合入门"><!---->DAY4 时钟树综合入门<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#一、具体要求-3"><!---->一、具体要求<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#二、学习成果展示-3"><!---->二、学习成果展示<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#三、参考资料-3"><!---->三、参考资料<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#day5-布线入门"><!---->DAY5 布线入门<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#一、具体要求-4"><!---->一、具体要求<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#二、学习成果展示-4"><!---->二、学习成果展示<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#三、参考资料-4"><!---->三、参考资料<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#day6-day7-静态时序分析和优化"><!---->DAY6-DAY7 静态时序分析和优化<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#一、具体要求-5"><!---->一、具体要求<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#二、学习成果展示-5"><!---->二、学习成果展示<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/water_drop/eda/w4_EDA.html#三、参考资料-5"><!---->三、参考资料<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/train/water_drop/eda/w5_EDA.html"><span class="font-icon icon fa-fw fa-sm fas fa-book" style=""></span>EDA学习-Week2<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/train/water_drop/eda/w6_EDA.html"><span class="font-icon icon fa-fw fa-sm fas fa-file-lines" style=""></span>EDA学习-Week3<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">AI学习(选)</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">RUST学习(选)</span><span class="vp-arrow end"></span></button><!----></section></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/train/practice/"><!---->iEDA实践<!----></a><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/train/others/"><!---->其他学习<!----></a><span class="vp-arrow end"></span></button><!----></section></li></ul><!--[--><!----><!--]--></aside><!--[--><main id="main-content" class="vp-page"><!--[--><!----><!----><nav class="vp-breadcrumb disable"></nav><div class="vp-page-title"><h1><span class="font-icon icon fa-fw fa-sm fas fa-file-lines" style=""></span>EDA学习-Week1</h1><div class="page-info"><span class="page-author-info" aria-label="作者🖊" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon author-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="author icon"><path d="M649.6 633.6c86.4-48 147.2-144 147.2-249.6 0-160-128-288-288-288s-288 128-288 288c0 108.8 57.6 201.6 147.2 249.6-121.6 48-214.4 153.6-240 288-3.2 9.6 0 19.2 6.4 25.6 3.2 9.6 12.8 12.8 22.4 12.8h704c9.6 0 19.2-3.2 25.6-12.8 6.4-6.4 9.6-16 6.4-25.6-25.6-134.4-121.6-240-243.2-288z"></path></svg><span><a class="page-author-item" href="https://github.com/OSCC-Project" target="_blank" rel="noopener noreferrer">iEDA</a></span><span property="author" content="iEDA"></span></span><!----><span class="page-date-info" aria-label="写作日期📅" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon calendar-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="calendar icon"><path d="M716.4 110.137c0-18.753-14.72-33.473-33.472-33.473-18.753 0-33.473 14.72-33.473 33.473v33.473h66.993v-33.473zm-334.87 0c0-18.753-14.72-33.473-33.473-33.473s-33.52 14.72-33.52 33.473v33.473h66.993v-33.473zm468.81 33.52H716.4v100.465c0 18.753-14.72 33.473-33.472 33.473a33.145 33.145 0 01-33.473-33.473V143.657H381.53v100.465c0 18.753-14.72 33.473-33.473 33.473a33.145 33.145 0 01-33.473-33.473V143.657H180.6A134.314 134.314 0 0046.66 277.595v535.756A134.314 134.314 0 00180.6 947.289h669.74a134.36 134.36 0 00133.94-133.938V277.595a134.314 134.314 0 00-133.94-133.938zm33.473 267.877H147.126a33.145 33.145 0 01-33.473-33.473c0-18.752 14.72-33.473 33.473-33.473h736.687c18.752 0 33.472 14.72 33.472 33.473a33.145 33.145 0 01-33.472 33.473z"></path></svg><span><!----></span><meta property="datePublished" content="2024-06-23T03:10:13.000Z"></span><!----><!----><span class="page-reading-time-info" aria-label="阅读时间⌛" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon timer-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="timer icon"><path d="M799.387 122.15c4.402-2.978 7.38-7.897 7.38-13.463v-1.165c0-8.933-7.38-16.312-16.312-16.312H256.33c-8.933 0-16.311 7.38-16.311 16.312v1.165c0 5.825 2.977 10.874 7.637 13.592 4.143 194.44 97.22 354.963 220.201 392.763-122.204 37.542-214.893 196.511-220.2 389.397-4.661 5.049-7.638 11.651-7.638 19.03v5.825h566.49v-5.825c0-7.379-2.849-13.981-7.509-18.9-5.049-193.016-97.867-351.985-220.2-389.527 123.24-37.67 216.446-198.453 220.588-392.892zM531.16 450.445v352.632c117.674 1.553 211.787 40.778 211.787 88.676H304.097c0-48.286 95.149-87.382 213.728-88.676V450.445c-93.077-3.107-167.901-81.297-167.901-177.093 0-8.803 6.99-15.793 15.793-15.793 8.803 0 15.794 6.99 15.794 15.793 0 80.261 63.69 145.635 142.01 145.635s142.011-65.374 142.011-145.635c0-8.803 6.99-15.793 15.794-15.793s15.793 6.99 15.793 15.793c0 95.019-73.789 172.82-165.96 177.093z"></path></svg><span>大约 8 分钟</span><meta property="timeRequired" content="PT8M"></span></div><hr></div><!----><!----><div class="theme-hope-content"><h2 id="day1-eda基础入门" tabindex="-1"><a class="header-anchor" href="#day1-eda基础入门" aria-hidden="true">#</a> DAY1：EDA基础入门</h2><p><strong>学习小注：</strong> 接下来就要正式开始学习EDA了，了解EDA流程，各个环节的目的与参考指标有哪些，课题介绍可以先浏览<a href="https://space.bilibili.com/1189298533" target="_blank" rel="noopener noreferrer">iEDA B站视频号<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a>，若学习中有什么问题想法，也可以联系询问iEDA的相关课题的老师同学。</p><p><strong>以防看完就忘</strong>，在阅读书籍时，建议在阅读前整理EDA主要流程，构建思维导图；然后在阅读过程中补充细节。</p><h3 id="一、具体要求" tabindex="-1"><a class="header-anchor" href="#一、具体要求" aria-hidden="true">#</a> 一、具体要求</h3><p><strong>学习内容</strong></p><p>学习《数字集成电路物理设计》 第一章和第二章，以及《超大规模集成电路物理设计：从图分割到时序收敛》第一章。</p><ol><li>了解芯片设计基本流程，前端（需求制定，架构设计，功能设计），后端（逻辑综合，物理设计，签核分析，物理验证）</li><li>了解物理设计<a href="/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.html" class="">VLSI流程</a>、工具、子步骤。</li><li><a href="/train/eda/chip-circuit/Part_2-chip_files/" class="">芯片设计标准格式文件</a>，包括Verilog、LEF/DEF、Liberty、SPEF、SDC等</li></ol><h3 id="二、学习成果展示" tabindex="-1"><a class="header-anchor" href="#二、学习成果展示" aria-hidden="true">#</a> 二、学习成果展示</h3><p>整理书籍阅读笔记，并将笔记链接贴到每日记录中。</p><h3 id="三、参考资料" tabindex="-1"><a class="header-anchor" href="#三、参考资料" aria-hidden="true">#</a> 三、参考资料</h3><ul><li><strong>书籍推荐</strong>：《超大规模集成电路物理设计》、《数字集成电路物理设计》。</li><li><strong><a href="https://gitee.com/oscc-project/iTraining/tree/master/EDA/ppt" target="_blank" rel="noopener noreferrer">图像资料<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></strong>：《EDA后端数据流图_郭帆.png》、《EDA后端流程图_伍振东.png》、《EDA后端流程思维导图_王瑞.png》.</li></ul><hr><h2 id="day2-逻辑综合入门" tabindex="-1"><a class="header-anchor" href="#day2-逻辑综合入门" aria-hidden="true">#</a> DAY2 逻辑综合入门</h2><h3 id="一、具体要求-1" tabindex="-1"><a class="header-anchor" href="#一、具体要求-1" aria-hidden="true">#</a> 一、具体要求</h3><p><strong>学习内容</strong></p><ol><li>逻辑编译，了解硬件编程语言Verilog编译到内部逻辑图GTech的过程 <ul><li>《Logic Synthesis in a Nutshell》（第一章）</li><li>《Synthesis and Optimization of Digital Circuits》 DT1、DT2</li></ul></li><li>逻辑表示，了解逻辑表示包括BDD、AIG、MIG等表示方法 <ul><li><a href="https://en.wikipedia.org/wiki/Functional_completeness" target="_blank" rel="noopener noreferrer">逻辑完备集<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li>《Logic Synthesis in a Nutshell》（第二章）</li><li>《Synthesis and Optimization of Digital Circuits》 DT3、DT4</li></ul></li><li>逻辑优化，了解布尔优化、逻辑等价、复杂逻辑分解，状态机优化等基本概念和方法 <ul><li>《Logic Synthesis in a Nutshell》（第三章）</li><li>《Synthesis and Optimization of Digital Circuits》 DT5、DT6</li><li>论文 DAG-Aware AIG Rewriting A Fresh Look at Combinational Logic Synthesis(<strong>选学</strong>)</li><li>论文 Delay optimization using SOP balancing(<strong>选学</strong>)</li></ul></li><li>工艺映射，将逻辑图映射到工艺门电路的过程，以及工艺映射中Cut、SuperGate等概念、面积、时序和功耗优化方法 <ul><li>《Electronic Design Automation for IC Implementation, Circuit Design》，第2章 Logic Synthesis，第3章 Power Analysis and Optimization from Circuit to Register-Transfer Levels</li><li>《Logic Synthesis in a Nutshell》（第四章）</li><li>论文 Cut ranking and pruning: enabling a general and efficient FPGA mapping solution(<strong>选学</strong>)</li><li>论文 Combinational and sequential mapping with priority cuts(<strong>选学</strong>)</li></ul></li></ol><h3 id="二、学习成果展示-1" tabindex="-1"><a class="header-anchor" href="#二、学习成果展示-1" aria-hidden="true">#</a> 二、学习成果展示</h3><ul><li>整理书籍阅读笔记，并分享笔记链接到每日记录中.</li></ul><h3 id="三、参考资料-1" tabindex="-1"><a class="header-anchor" href="#三、参考资料-1" aria-hidden="true">#</a> 三、参考资料</h3><ul><li><p><strong>书籍推荐</strong>：<br> 1. 《集成电路设计自动化》<br> 2. 《Electronic Design Automation for IC Implementation, Circuit Design》<br> 3. Logic Synthesis in a Nutshell, J. H. Jiang, S. Devadas<br> 4. Synthesis and Optimization of Digital Circuits, DeMicheli</p></li><li><p><strong>视频链接</strong>：</p><ul><li><a href="https://www.bilibili.com/video/BV1TC4y1d7Jh" target="_blank" rel="noopener noreferrer">iEDA-Tutorial-第四期：iEDA-iMAP工具介绍<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li><a href="https://www.bilibili.com/video/BV1kj411479e" target="_blank" rel="noopener noreferrer">iEDA-Tutorial-第四期：iEDA-AiMAP工艺映射算法<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li><a href="https://www.bilibili.com/video/BV1F94y187se" target="_blank" rel="noopener noreferrer">iEDA-Tutorial-第四期：iEDA-并行化逻辑重写算法<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li><a href="https://www.bilibili.com/video/BV1cu4y147L7" target="_blank" rel="noopener noreferrer">iEDA-Tutorial-第四期：iEDA-iATPG工具介绍<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li></ul></li><li><p><strong>工具</strong>：</p><ol><li>iMap: <a href="https://gitee.com/oscc-project/iMAP" target="_blank" rel="noopener noreferrer">https://gitee.com/oscc-project/iMAP<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li>berkeley-abc: <a href="https://github.com/berkeley-abc/abc" target="_blank" rel="noopener noreferrer">https://github.com/berkeley-abc/abc<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li>yosys: <a href="https://github.com/YosysHQ/yosys" target="_blank" rel="noopener noreferrer">https://github.com/YosysHQ/yosys<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li></ol></li></ul><hr><h2 id="day3-布图和布局入门" tabindex="-1"><a class="header-anchor" href="#day3-布图和布局入门" aria-hidden="true">#</a> DAY3 布图和布局入门</h2><h3 id="一、具体要求-2" tabindex="-1"><a class="header-anchor" href="#一、具体要求-2" aria-hidden="true">#</a> 一、具体要求</h3><p><strong>学习内容</strong></p><ol><li>布图（FloorPlan）基础知识，包括分割（Partition）、IO规划、电源网络规划、宏单元放置等，具体可以学习<br> - 《超大规模集成电路物理设计：从图分割到时序收敛/VSLI Physical Design: From Graph Partitioning to Timing Closure》 第三章<br> - 《Handbook of Algorithms For Physical Design Automation》: Part III(<strong>选学</strong>)<br> - 《Electronic Design Automation》：Chaper 10</li><li>布局基础知识，包括超图概念，线长模型，密度模型，优化方法等，可学习书籍<br> - 《Handbook of Algorithms For Physical Design Automation》 Part Ⅳ<br> - 《Electronic Design Automation》Chaper 11<br> - 《超大规模集成电路物理设计：从图分割到时序收敛》第4章 全局和详细布局。</li><li>最优化/组合优化基础，可学习书籍《Combinatorial optimization. Theory and algorithms》(<strong>选学</strong>)</li></ol><h3 id="二、学习成果展示-2" tabindex="-1"><a class="header-anchor" href="#二、学习成果展示-2" aria-hidden="true">#</a> 二、学习成果展示</h3><ul><li>整理书籍阅读笔记，并分享笔记链接到每日记录中.</li></ul><h3 id="三、参考资料-2" tabindex="-1"><a class="header-anchor" href="#三、参考资料-2" aria-hidden="true">#</a> 三、参考资料</h3><ul><li><strong>书籍推荐</strong>：《超大规模集成电路物理设计》、《数字集成电路物理设计》。</li><li><strong>视频链接：</strong><ul><li><a href="https://www.bilibili.com/video/BV1W14y1B7n" target="_blank" rel="noopener noreferrer">iEDA-Tutorial-第二期：iEDA-iFP及iPDN工具架构、特性与使用<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li><a href="https://www.bilibili.com/video/BV1GN411h7b3/?spm_id_from=333.999.0.0&amp;vd_source=db6d06160a4c6ef1c3194042b1b9bbe2" target="_blank" rel="noopener noreferrer">iEDA-Tutorial-第二期：iEDA-iPL 问题介绍、架构、使用与规划<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li><a href="https://www.bilibili.com/video/BV1CX4y1j7eb" target="_blank" rel="noopener noreferrer">iEDA-Tutorial-第二期：iEDA-iPL关键技术<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li></ul></li></ul><hr><h2 id="day4-时钟树综合入门" tabindex="-1"><a class="header-anchor" href="#day4-时钟树综合入门" aria-hidden="true">#</a> DAY4 时钟树综合入门</h2><h3 id="一、具体要求-3" tabindex="-1"><a class="header-anchor" href="#一、具体要求-3" aria-hidden="true">#</a> 一、具体要求</h3><p><strong>学习内容</strong></p><ol><li>时钟树综合基础，包括时钟树构成（时钟源、时钟缓冲器、时钟反相器），时钟树拓扑（Tree、Mesh等），时钟树综合常用算法（Zero Skew、Useful Skew等）<br> 《Electronic Design Automation: Synthesis, Verification, and Test 》 CHAPTER 13 Synthesis of clock and power/ground networks<br><a href="https://www.eng.biu.ac.il/temanad/files/2017/02/Lecture-8-CTS.pdf" target="_blank" rel="noopener noreferrer">BIU Lecture<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a><br> Modern CTS Summary Paper: Performance Analysis on Skew Optimized Clock Tree Synthesis</li><li>CTS设计原则，Ultimate Guide: <a href="https://anysilicon.com/clock-tree-synthesis/" target="_blank" rel="noopener noreferrer">Clock Tree Synthesis<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li>商业工具（Innovus）<a href="https://vlsitalks.com/physical-design/cts/" target="_blank" rel="noopener noreferrer">Design Flow<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a>(<strong>选学</strong>)</li><li>DME，《A computer aided design software module for clock tree synthesis in very large scale integration design》(<strong>选学</strong>)</li><li>时序计算(<strong>选学</strong>)<br> Linear Delay: Timing characterization of clock buffers for clock tree synthesis<br> PERI: Closed-form expressions for extending step delay and slew metrics to ramp inputs for RC trees<br> Bakoglu Metric: Circuits, interconnections, and packaging for VLSI</li></ol><h3 id="二、学习成果展示-3" tabindex="-1"><a class="header-anchor" href="#二、学习成果展示-3" aria-hidden="true">#</a> 二、学习成果展示</h3><ul><li>整理书籍阅读笔记，并分享笔记链接到每日记录中.</li></ul><h3 id="三、参考资料-3" tabindex="-1"><a class="header-anchor" href="#三、参考资料-3" aria-hidden="true">#</a> 三、参考资料</h3><ul><li><strong>书籍推荐</strong>：《数字集成电路物理设计》第四章 时钟树综合，《超大规模集成电路物理设计：从图分割到时序收敛/VSLI Physical Design: From Graph Partitioning to Timing Closure》第七章 Special Routing</li><li><strong>视频链接</strong>：<a href="https://www.bilibili.com/video/BV1rT4y1W7JF/?spm_id_from=333.999.0.0" target="_blank" rel="noopener noreferrer">iEDA-Tutorial-第五期：iEDA-iCTS问题、研究内容和计划<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li></ul><hr><h2 id="day5-布线入门" tabindex="-1"><a class="header-anchor" href="#day5-布线入门" aria-hidden="true">#</a> DAY5 布线入门</h2><h3 id="一、具体要求-4" tabindex="-1"><a class="header-anchor" href="#一、具体要求-4" aria-hidden="true">#</a> 一、具体要求</h3><p><strong>学习内容</strong></p><ol><li>学习绕线基本概念，包括Routing Track（Column），Gcell， 斯坦纳树（Steiner Tree），常见DRC规则（Short、Space、Min Area）等基础概念</li><li>学习绕线基本流程，包括Global Routing、Detail Routing（包含Track Assignment，Pin Access、Rip-Up and Reroute等）</li><li>学习绕线基本算法，迷宫算法，模式布线、AStar算法。</li></ol><p>可学习以下章节：</p><ul><li>《超大规模集成电路物理设计：从图分割到时序收敛/VSLI Physical Design: From Graph Partitioning to Timing Closure》第五章和第六章</li><li>《数字集成电路物理设计》 第5章 布线， 附录7 LEF文档简介，附录9 DEF文档简介</li></ul><h3 id="二、学习成果展示-4" tabindex="-1"><a class="header-anchor" href="#二、学习成果展示-4" aria-hidden="true">#</a> 二、学习成果展示</h3><ul><li>整理书籍阅读笔记，并分享笔记链接到每日记录中.</li></ul><h3 id="三、参考资料-4" tabindex="-1"><a class="header-anchor" href="#三、参考资料-4" aria-hidden="true">#</a> 三、参考资料</h3><ul><li><strong>书籍推荐</strong>：《数字集成电路物理设计》《超大规模集成电路物理设计：从图分割到时序收敛/VSLI Physical Design: From Graph Partitioning to Timing Closure》</li><li><strong>视频链接</strong>：<a href="https://www.bilibili.com/video/BV1C94y1g75d/?spm_id_from=333.999.0.0" target="_blank" rel="noopener noreferrer">iEDA-Tutorial-第五期：iEDA-iRT整体，GR问题，研究内容与计划<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li><strong>视频链接</strong>：<a href="https://www.bilibili.com/video/BV1yG411q7EX/?spm_id_from=333.999.0.0" target="_blank" rel="noopener noreferrer">iEDA-Tutorial-第五期：iEDA-iRT详细布线问题、研究内容与计划<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li><strong>视频链接</strong>：<a href="https://www.bilibili.com/video/BV1s94y1g7nT/?spm_id_from=333.999.0.0" target="_blank" rel="noopener noreferrer">iEDA-Tutorial-第五期：iEDA-iDRC问题、研究内容与计划<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li></ul><hr><h2 id="day6-day7-静态时序分析和优化" tabindex="-1"><a class="header-anchor" href="#day6-day7-静态时序分析和优化" aria-hidden="true">#</a> DAY6-DAY7 静态时序分析和优化</h2><h3 id="一、具体要求-5" tabindex="-1"><a class="header-anchor" href="#一、具体要求-5" aria-hidden="true">#</a> 一、具体要求</h3><p><strong>学习内容</strong></p><p>1.数字电路基础知识，包括MOSFET、组合逻辑电路、时序逻辑电路，可学习书籍《数字电路与逻辑设计》第1-5章。<br> 2.Verilog语言学习,包括Module、Port、Netlist，可学习书籍《Verilog HDL数字设计与综合》第1-6章。<br> 3.时序基础概念，包括Delay、Transition Time（Slew）、Skew，Clock Domain，Cell Library，Slack，Timing Arc、Timing Path，可学习书籍《Static Timing Analysis for Nanometer Designs》第1-2章。<br> 4. 延时计算（Delay Calculation），包括Cell Delay、SPEF、Interconnect Delay计算方法，可学习书籍《Static Timing Analysis for Nanometer Designs》第3-5章，另外可阅读补充书籍和论文关于AWE、Arnodi等模型降阶的计算方法(<strong>选学</strong>)。<br> 5. 时序约束（SDC），包括create_clock，set_input_delay，set_output_delay，set_max_fanout，set_max_transition等，可学习书籍《Static Timing Analysis for Nanometer Designs》第7章。<br> 6.时序传播和分析（STA），包括Setup/Hold，Multicycle Path，Recovery/Removal，可学习书籍《Static Timing Analysis for Nanometer Designs》第8章。<br> 7. 时序分析优化方法（Gate Sizing，Buffering等），可以学习书籍《超大规模集成电路物理设计：从图分割到时序收敛/VSLI Physical Design: From Graph Partitioning to Timing Closure》第八章：对时序收敛、时序优化技术有个初步认识</p><h3 id="二、学习成果展示-5" tabindex="-1"><a class="header-anchor" href="#二、学习成果展示-5" aria-hidden="true">#</a> 二、学习成果展示</h3><ul><li>整理书籍阅读笔记，并分享笔记链接到每日记录中.</li></ul><h3 id="三、参考资料-5" tabindex="-1"><a class="header-anchor" href="#三、参考资料-5" aria-hidden="true">#</a> 三、参考资料</h3><ul><li><strong>书籍推荐</strong>：《数字集成电路物理设计》、《MK_Static Timing Analysis For Nanometer Designs》、《集成电路静态时序分析与建模》、《Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology》第十章：Gate sizing survey</li><li><strong>视频链接</strong>： <ul><li><a href="https://www.bilibili.com/video/BV1sp4y137bc/?spm_id_from=333.788.recommend_more_video.1" target="_blank" rel="noopener noreferrer">iEDA-Tutorial-第一期：iSTA和iPW整体介绍<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li><a href="https://www.bilibili.com/video/BV1a14y1B7uz" target="_blank" rel="noopener noreferrer">iEDA-Tutorial-第一期：iSTA工具架构、特性、API与使用<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li><a href="https://www.bilibili.com/video/BV16X4y177xr" target="_blank" rel="noopener noreferrer">iEDA-Tutorial-第一期：iSTA关键技术研究<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li><a href="https://www.bilibili.com/video/BV1LX4y177oQ/?spm_id_from=333.999.0.0&amp;vd_source=db6d06160a4c6ef1c3194042b1b9bbe2" target="_blank" rel="noopener noreferrer">iEDA-Tutorial-第二期：iEDA-iTO工具架构、特性与关键技术<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li><a href="https://www.bilibili.com/video/BV1TF411k7kF" target="_blank" rel="noopener noreferrer">2023 开源芯片技术生态论坛：基于Yosys和iSTA的数字前端时序评估<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li></ul></li><li><strong>补充阅读材料</strong>： <ol><li>Neil H. E. Weste, David Money Harris 《CMOS VLSI Design A Circuits and Systems Perspective (4th Edition) 》</li><li>喻文健《超大规模集成电路分析与综合》</li><li>刘峰《集成电路静态时序分析与建模 》</li><li>Eli Chiprout, Michel S. Nakhla 《Asymptotic Waveform Evaluation And Moment Matching for Interconnect Analysis 》</li><li>Sheldon Tan, Lei He《Advanced Model Order Reduction Techniques In VLSI Design》</li><li>论文《PRIMA: Passive Reduced-Order<br> Interconnect Macromodeling Algorithm》</li><li>论文《TICER Realizable Reduction of Extracted RC Circuits》</li><li>手册《prime time user guide》</li></ol></li></ul></div><!----><footer class="page-meta"><div class="meta-item edit-link"><a href="https://github.com/oscc-web/ieda-website/edit/main/src/train/water_drop/eda/w4_EDA.md" rel="noopener noreferrer" target="_blank" aria-label="在 GitHub 上编辑此页" class="nav-link label"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon edit-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="edit icon"><path d="M430.818 653.65a60.46 60.46 0 0 1-50.96-93.281l71.69-114.012 7.773-10.365L816.038 80.138A60.46 60.46 0 0 1 859.225 62a60.46 60.46 0 0 1 43.186 18.138l43.186 43.186a60.46 60.46 0 0 1 0 86.373L588.879 565.55l-8.637 8.637-117.466 68.234a60.46 60.46 0 0 1-31.958 11.229z"></path><path d="M728.802 962H252.891A190.883 190.883 0 0 1 62.008 771.98V296.934a190.883 190.883 0 0 1 190.883-192.61h267.754a60.46 60.46 0 0 1 0 120.92H252.891a69.962 69.962 0 0 0-69.098 69.099V771.98a69.962 69.962 0 0 0 69.098 69.098h475.911A69.962 69.962 0 0 0 797.9 771.98V503.363a60.46 60.46 0 1 1 120.922 0V771.98A190.883 190.883 0 0 1 728.802 962z"></path></svg><!--]-->在 GitHub 上编辑此页<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span><!----></a></div><div class="meta-item git-info"><div class="update-time"><span class="label">上次编辑于: </span><!----></div><div class="contributors"><span class="label">贡献者: </span><!--[--><!--[--><span class="contributor" title="email: simintao@126.com">simintao</span>,<!--]--><!--[--><span class="contributor" title="email: fzulxq@gmail.com">Xingquan-Li</span>,<!--]--><!--[--><span class="contributor" title="email: yxyu613@163.com">叶欣雨</span>,<!--]--><!--[--><span class="contributor" title="email: wr13132008217@163.com">wangrui</span><!--]--><!--]--></div></div></footer><nav class="vp-page-nav"><!----><a class="vp-link nav-link next" href="/train/water_drop/eda/w5_EDA.html"><div class="hint">下一页<span class="arrow end"></span></div><div class="link">EDA学习-Week2<span class="font-icon icon fa-fw fa-sm fas fa-book" style=""></span></div></a></nav><div id="comment" class="giscus-wrapper input-top" style="display:block;"><div class="loading-icon-wrapper" style="display:flex;align-items:center;justify-content:center;height:96px"><svg xmlns="http://www.w3.org/2000/svg" width="48" height="48" preserveAspectRatio="xMidYMid" viewBox="25 25 50 50"><animateTransform attributeName="transform" type="rotate" dur="2s" keyTimes="0;1" repeatCount="indefinite" values="0;360"></animateTransform><circle cx="50" cy="50" r="20" fill="none" stroke="currentColor" stroke-width="4" stroke-linecap="round"><animate attributeName="stroke-dasharray" dur="1.5s" keyTimes="0;0.5;1" repeatCount="indefinite" values="1,200;90,200;1,200"></animate><animate attributeName="stroke-dashoffset" dur="1.5s" keyTimes="0;0.5;1" repeatCount="indefinite" values="0;-35px;-125px"></animate></circle></svg></div></div><!----><!--]--></main><!--]--><footer class="vp-footer-wrapper"><div class="vp-footer">GPL License | Copyright © iEDA | 2023 - Now</div><!----></footer></div><!--]--><!--]--><!----><!----><!----><!--]--></div>
    <script type="module" src="/assets/app-1ed3f6c2.js" defer></script>
  </body>
</html>
