library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity clock_divider is
port (clk_out : out std_logic;
		clk_50, resetn : in std_logic);
end entity clock_divider;

architecture bhv of clock_divider is
signal count : integer := 1;
signal clk_out_temp : std_logic := '1';

begin
clock_proc:process(clk_50,resetn)
begin
	if(clk_50='1' and clk_50' event) then
		count <= count + 1;
	end if;
	
	if (count = 50000000) then
		count <= 1;
		--clk_out <= not clk_out_temp;
		clk_out_temp <= not clk_out_temp;
	end if;
		
	if (resetn = '0') then 
		count <= 1;
		--clk_out <= '1';
	end if;
	clk_out <=  clk_out_temp;
end process;
end bhv;