Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Aug 10 01:31:53 2017
| Host         : Sai-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nbyn_full_timing_summary_routed.rpt -rpx nbyn_full_timing_summary_routed.rpx
| Design       : nbyn_full
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 258 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.059        0.000                      0                40708        0.065        0.000                      0                40708        1.600        0.000                       0                 22230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
Clk    {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 0.059        0.000                      0                40701        0.065        0.000                      0                40701        1.600        0.000                       0                 22230  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  Clk                Clk                      2.687        0.000                      0                    7        0.311        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 xs[1].ys[2].instnce.nbyn_instance/switch/o_data_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[2].ys[2].instnce.nbyn_instance/switch/o_data_r_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk rise@4.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.352ns (9.263%)  route 3.448ns (90.737%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns = ( 8.050 - 4.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.322     4.315    xs[1].ys[2].instnce.nbyn_instance/switch/clk_IBUF_BUFG
    SLICE_X53Y289        FDRE                                         r  xs[1].ys[2].instnce.nbyn_instance/switch/o_data_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y289        FDRE (Prop_fdre_C_Q)         0.223     4.538 f  xs[1].ys[2].instnce.nbyn_instance/switch/o_data_r_reg[3]/Q
                         net (fo=5, routed)           0.773     5.311    xs[1].ys[2].instnce.nbyn_instance/switch/p_64_out[3]
    SLICE_X56Y273        LUT5 (Prop_lut5_I3_O)        0.043     5.354 f  xs[1].ys[2].instnce.nbyn_instance/switch/o_data_t[264]_i_5__3/O
                         net (fo=262, routed)         0.537     5.890    xs[2].ys[1].instnce.nbyn_instance/switch/o_valid_r_reg_3
    SLICE_X59Y286        LUT6 (Prop_lut6_I0_O)        0.043     5.933 f  xs[2].ys[1].instnce.nbyn_instance/switch/o_data_r[264]_i_3__3/O
                         net (fo=262, routed)         0.547     6.480    xs[2].ys[1].instnce.nbyn_instance/switch/o_data_r_reg[264]_1
    SLICE_X52Y293        LUT5 (Prop_lut5_I0_O)        0.043     6.523 r  xs[2].ys[1].instnce.nbyn_instance/switch/o_data_r[264]_i_1__2/O
                         net (fo=265, routed)         1.592     8.115    xs[2].ys[2].instnce.nbyn_instance/switch/o_valid_r_reg_2[0]
    SLICE_X14Y267        FDRE                                         r  xs[2].ys[2].instnce.nbyn_instance/switch/o_data_r_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.301     8.050    xs[2].ys[2].instnce.nbyn_instance/switch/clk_IBUF_BUFG
    SLICE_X14Y267        FDRE                                         r  xs[2].ys[2].instnce.nbyn_instance/switch/o_data_r_reg[64]/C
                         clock pessimism              0.336     8.387    
                         clock uncertainty           -0.035     8.351    
    SLICE_X14Y267        FDRE (Setup_fdre_C_CE)      -0.178     8.173    xs[2].ys[2].instnce.nbyn_instance/switch/o_data_r_reg[64]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_switch/o_valid_pe_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/main_output_reg[217]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk rise@4.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.223ns (6.236%)  route 3.353ns (93.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 7.996 - 4.000 ) 
    Source Clock Delay      (SCD):    4.375ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.382     4.375    xs[0].ys[0].instnce.nbyn_main_instance/main_switch/clk_IBUF_BUFG
    SLICE_X38Y283        FDRE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_switch/o_valid_pe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y283        FDRE (Prop_fdre_C_Q)         0.223     4.598 r  xs[0].ys[0].instnce.nbyn_main_instance/main_switch/o_valid_pe_reg/Q
                         net (fo=271, routed)         3.353     7.950    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/o_valid_pe
    SLICE_X64Y347        FDRE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/main_output_reg[217]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.247     7.996    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/clk_IBUF_BUFG
    SLICE_X64Y347        FDRE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/main_output_reg[217]/C
                         clock pessimism              0.256     8.253    
                         clock uncertainty           -0.035     8.217    
    SLICE_X64Y347        FDRE (Setup_fdre_C_CE)      -0.178     8.039    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/main_output_reg[217]
  -------------------------------------------------------------------
                         required time                          8.039    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk rise@4.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.223ns (6.585%)  route 3.164ns (93.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 8.096 - 4.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.417     4.410    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X71Y303        FDCE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y303        FDCE (Prop_fdce_C_Q)         0.223     4.633 r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=33, routed)          3.164     7.796    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/Q[1]
    RAMB36_X2Y49         RAMB36E1                                     r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.347     8.096    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y49         RAMB36E1                                     r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.243     8.339    
                         clock uncertainty           -0.035     8.304    
    RAMB36_X2Y49         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.416     7.888    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk rise@4.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.236ns (7.460%)  route 2.928ns (92.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 7.943 - 4.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.417     4.410    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X70Y305        FDCE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y305        FDCE (Prop_fdce_C_Q)         0.236     4.646 r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/Q
                         net (fo=33, routed)          2.928     7.573    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/Q[6]
    RAMB36_X4Y54         RAMB36E1                                     r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.194     7.943    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y54         RAMB36E1                                     r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.256     8.199    
                         clock uncertainty           -0.035     8.164    
    RAMB36_X4Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.499     7.665    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk rise@4.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.236ns (7.149%)  route 3.065ns (92.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 8.096 - 4.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.417     4.410    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X70Y304        FDCE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y304        FDCE (Prop_fdce_C_Q)         0.236     4.646 r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/Q
                         net (fo=33, routed)          3.065     7.711    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/Q[7]
    RAMB36_X2Y49         RAMB36E1                                     r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.347     8.096    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y49         RAMB36E1                                     r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.243     8.339    
                         clock uncertainty           -0.035     8.304    
    RAMB36_X2Y49         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.499     7.805    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk rise@4.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.236ns (7.179%)  route 3.051ns (92.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 8.073 - 4.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.417     4.410    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X70Y301        FDCE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y301        FDCE (Prop_fdce_C_Q)         0.236     4.646 r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=33, routed)          3.051     7.697    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][0]
    RAMB36_X2Y53         RAMB36E1                                     r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.324     8.073    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y53         RAMB36E1                                     r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.256     8.329    
                         clock uncertainty           -0.035     8.294    
    RAMB36_X2Y53         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.496     7.798    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk rise@4.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.236ns (7.160%)  route 3.060ns (92.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 8.088 - 4.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.417     4.410    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X70Y303        FDCE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y303        FDCE (Prop_fdce_C_Q)         0.236     4.646 r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/Q
                         net (fo=33, routed)          3.060     7.706    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][8]
    RAMB36_X1Y50         RAMB36E1                                     r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.339     8.088    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X1Y50         RAMB36E1                                     r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.256     8.344    
                         clock uncertainty           -0.035     8.309    
    RAMB36_X1Y50         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.497     7.812    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.812    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk rise@4.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.236ns (7.178%)  route 3.052ns (92.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 8.096 - 4.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.417     4.410    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X70Y303        FDCE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y303        FDCE (Prop_fdce_C_Q)         0.236     4.646 r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/Q
                         net (fo=33, routed)          3.052     7.698    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][8]
    RAMB36_X2Y49         RAMB36E1                                     r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.347     8.096    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y49         RAMB36E1                                     r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.243     8.339    
                         clock uncertainty           -0.035     8.304    
    RAMB36_X2Y49         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.497     7.807    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.807    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk rise@4.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.236ns (7.320%)  route 2.988ns (92.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 8.022 - 4.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.417     4.410    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X70Y301        FDCE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y301        FDCE (Prop_fdce_C_Q)         0.236     4.646 r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=33, routed)          2.988     7.634    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][1]
    RAMB36_X3Y50         RAMB36E1                                     r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.273     8.022    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y50         RAMB36E1                                     r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.256     8.278    
                         clock uncertainty           -0.035     8.243    
    RAMB36_X3Y50         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.499     7.744    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.744    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk rise@4.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.236ns (7.183%)  route 3.050ns (92.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 8.088 - 4.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.417     4.410    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X70Y302        FDCE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y302        FDCE (Prop_fdce_C_Q)         0.236     4.646 r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=33, routed)          3.050     7.695    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][7]
    RAMB36_X1Y50         RAMB36E1                                     r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.339     8.088    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X1Y50         RAMB36E1                                     r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.256     8.344    
                         clock uncertainty           -0.035     8.309    
    RAMB36_X1Y50         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.501     7.808    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.808    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  0.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 xs[1].ys[1].instnce.nbyn_instance/switch/o_data_pe_reg[130]_inv/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[1].ys[1].instnce.nbyn_instance/pe/o_data_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.627%)  route 0.102ns (46.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.638     1.865    xs[1].ys[1].instnce.nbyn_instance/switch/clk_IBUF_BUFG
    SLICE_X68Y300        FDRE                                         r  xs[1].ys[1].instnce.nbyn_instance/switch/o_data_pe_reg[130]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y300        FDRE (Prop_fdre_C_Q)         0.118     1.983 r  xs[1].ys[1].instnce.nbyn_instance/switch/o_data_pe_reg[130]_inv/Q
                         net (fo=1, routed)           0.102     2.085    xs[1].ys[1].instnce.nbyn_instance/pe/Q[126]
    SLICE_X68Y298        FDRE                                         r  xs[1].ys[1].instnce.nbyn_instance/pe/o_data_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.764     2.234    xs[1].ys[1].instnce.nbyn_instance/pe/clk_IBUF_BUFG
    SLICE_X68Y298        FDRE                                         r  xs[1].ys[1].instnce.nbyn_instance/pe/o_data_reg[130]/C
                         clock pessimism             -0.250     1.983    
    SLICE_X68Y298        FDRE (Hold_fdre_C_D)         0.037     2.020    xs[1].ys[1].instnce.nbyn_instance/pe/o_data_reg[130]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 xs[1].ys[0].instnce.nbyn_instance/switch/o_data_r_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[2].ys[0].instnce.nbyn_instance/switch/o_data_t_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.198%)  route 0.326ns (71.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.608     1.835    xs[1].ys[0].instnce.nbyn_instance/switch/clk_IBUF_BUFG
    SLICE_X48Y298        FDRE                                         r  xs[1].ys[0].instnce.nbyn_instance/switch/o_data_r_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y298        FDRE (Prop_fdre_C_Q)         0.100     1.935 r  xs[1].ys[0].instnce.nbyn_instance/switch/o_data_r_reg[133]/Q
                         net (fo=3, routed)           0.326     2.261    xs[2].ys[3].instnce.nbyn_instance/switch/o_data_r_reg[264]_6[129]
    SLICE_X50Y308        LUT6 (Prop_lut6_I4_O)        0.028     2.289 r  xs[2].ys[3].instnce.nbyn_instance/switch/o_data_t[133]_i_1__0/O
                         net (fo=1, routed)           0.000     2.289    xs[2].ys[0].instnce.nbyn_instance/switch/o_data_t_reg[264]_4[133]
    SLICE_X50Y308        FDRE                                         r  xs[2].ys[0].instnce.nbyn_instance/switch/o_data_t_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.914     2.384    xs[2].ys[0].instnce.nbyn_instance/switch/clk_IBUF_BUFG
    SLICE_X50Y308        FDRE                                         r  xs[2].ys[0].instnce.nbyn_instance/switch/o_data_t_reg[133]/C
                         clock pessimism             -0.250     2.133    
    SLICE_X50Y308        FDRE (Hold_fdre_C_D)         0.087     2.220    xs[2].ys[0].instnce.nbyn_instance/switch/o_data_t_reg[133]
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 xs[0].ys[2].instnce.nbyn_instance/switch/o_data_pe_reg[193]_inv/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[2].instnce.nbyn_instance/pe/o_data_reg[193]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.799%)  route 0.145ns (59.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.762     1.989    xs[0].ys[2].instnce.nbyn_instance/switch/clk_IBUF_BUFG
    SLICE_X1Y300         FDRE                                         r  xs[0].ys[2].instnce.nbyn_instance/switch/o_data_pe_reg[193]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y300         FDRE (Prop_fdre_C_Q)         0.100     2.089 r  xs[0].ys[2].instnce.nbyn_instance/switch/o_data_pe_reg[193]_inv/Q
                         net (fo=1, routed)           0.145     2.234    xs[0].ys[2].instnce.nbyn_instance/pe/Q[189]
    SLICE_X1Y299         FDRE                                         r  xs[0].ys[2].instnce.nbyn_instance/pe/o_data_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.892     2.362    xs[0].ys[2].instnce.nbyn_instance/pe/clk_IBUF_BUFG
    SLICE_X1Y299         FDRE                                         r  xs[0].ys[2].instnce.nbyn_instance/pe/o_data_reg[193]/C
                         clock pessimism             -0.250     2.111    
    SLICE_X1Y299         FDRE (Hold_fdre_C_D)         0.049     2.160    xs[0].ys[2].instnce.nbyn_instance/pe/o_data_reg[193]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 xs[1].ys[1].instnce.nbyn_instance/switch/o_data_r_reg[205]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[2].ys[1].instnce.nbyn_instance/switch/o_data_t_reg[205]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.128ns (27.365%)  route 0.340ns (72.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.591     1.818    xs[1].ys[1].instnce.nbyn_instance/switch/clk_IBUF_BUFG
    SLICE_X55Y287        FDRE                                         r  xs[1].ys[1].instnce.nbyn_instance/switch/o_data_r_reg[205]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y287        FDRE (Prop_fdre_C_Q)         0.100     1.918 r  xs[1].ys[1].instnce.nbyn_instance/switch/o_data_r_reg[205]/Q
                         net (fo=3, routed)           0.340     2.258    xs[2].ys[0].instnce.nbyn_instance/switch/o_data_r_reg[264]_4[205]
    SLICE_X52Y301        LUT6 (Prop_lut6_I2_O)        0.028     2.286 r  xs[2].ys[0].instnce.nbyn_instance/switch/o_data_t[205]_i_1__1/O
                         net (fo=1, routed)           0.000     2.286    xs[2].ys[1].instnce.nbyn_instance/switch/o_data_t_reg[264]_3[205]
    SLICE_X52Y301        FDRE                                         r  xs[2].ys[1].instnce.nbyn_instance/switch/o_data_t_reg[205]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.903     2.373    xs[2].ys[1].instnce.nbyn_instance/switch/clk_IBUF_BUFG
    SLICE_X52Y301        FDRE                                         r  xs[2].ys[1].instnce.nbyn_instance/switch/o_data_t_reg[205]/C
                         clock pessimism             -0.250     2.122    
    SLICE_X52Y301        FDRE (Hold_fdre_C_D)         0.087     2.209    xs[2].ys[1].instnce.nbyn_instance/switch/o_data_t_reg[205]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 xs[2].ys[3].instnce.nbyn_instance/switch/o_data_r_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[3].ys[3].instnce.nbyn_instance/switch/o_data_pe_reg[57]_inv/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.146ns (43.218%)  route 0.192ns (56.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.687     1.914    xs[2].ys[3].instnce.nbyn_instance/switch/clk_IBUF_BUFG
    SLICE_X22Y247        FDRE                                         r  xs[2].ys[3].instnce.nbyn_instance/switch/o_data_r_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y247        FDRE (Prop_fdre_C_Q)         0.118     2.032 f  xs[2].ys[3].instnce.nbyn_instance/switch/o_data_r_reg[57]/Q
                         net (fo=3, routed)           0.192     2.224    xs[2].ys[3].instnce.nbyn_instance/switch/o_data_r_reg[264]_4[57]
    SLICE_X19Y251        LUT3 (Prop_lut3_I2_O)        0.028     2.252 r  xs[2].ys[3].instnce.nbyn_instance/switch/o_data_pe[57]_inv_i_1__6/O
                         net (fo=1, routed)           0.000     2.252    xs[3].ys[3].instnce.nbyn_instance/switch/o_data_t_reg[264]_6[53]
    SLICE_X19Y251        FDRE                                         r  xs[3].ys[3].instnce.nbyn_instance/switch/o_data_pe_reg[57]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.884     2.354    xs[3].ys[3].instnce.nbyn_instance/switch/clk_IBUF_BUFG
    SLICE_X19Y251        FDRE                                         r  xs[3].ys[3].instnce.nbyn_instance/switch/o_data_pe_reg[57]_inv/C
                         clock pessimism             -0.242     2.111    
    SLICE_X19Y251        FDRE (Hold_fdre_C_D)         0.061     2.172    xs[3].ys[3].instnce.nbyn_instance/switch/o_data_pe_reg[57]_inv
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 xs[0].ys[2].instnce.nbyn_instance/switch/o_data_pe_reg[169]_inv/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[2].instnce.nbyn_instance/pe/o_data_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.744%)  route 0.134ns (57.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.762     1.989    xs[0].ys[2].instnce.nbyn_instance/switch/clk_IBUF_BUFG
    SLICE_X1Y300         FDRE                                         r  xs[0].ys[2].instnce.nbyn_instance/switch/o_data_pe_reg[169]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y300         FDRE (Prop_fdre_C_Q)         0.100     2.089 r  xs[0].ys[2].instnce.nbyn_instance/switch/o_data_pe_reg[169]_inv/Q
                         net (fo=1, routed)           0.134     2.223    xs[0].ys[2].instnce.nbyn_instance/pe/Q[165]
    SLICE_X1Y299         FDRE                                         r  xs[0].ys[2].instnce.nbyn_instance/pe/o_data_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.892     2.362    xs[0].ys[2].instnce.nbyn_instance/pe/clk_IBUF_BUFG
    SLICE_X1Y299         FDRE                                         r  xs[0].ys[2].instnce.nbyn_instance/pe/o_data_reg[169]/C
                         clock pessimism             -0.250     2.111    
    SLICE_X1Y299         FDRE (Hold_fdre_C_D)         0.032     2.143    xs[0].ys[2].instnce.nbyn_instance/pe/o_data_reg[169]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 xs[1].ys[0].instnce.nbyn_instance/switch/o_data_r_reg[243]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[243]_inv/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.483%)  route 0.233ns (64.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.638     1.865    xs[1].ys[0].instnce.nbyn_instance/switch/clk_IBUF_BUFG
    SLICE_X39Y255        FDRE                                         r  xs[1].ys[0].instnce.nbyn_instance/switch/o_data_r_reg[243]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y255        FDRE (Prop_fdre_C_Q)         0.100     1.965 f  xs[1].ys[0].instnce.nbyn_instance/switch/o_data_r_reg[243]/Q
                         net (fo=3, routed)           0.233     2.198    xs[2].ys[3].instnce.nbyn_instance/switch/o_data_r_reg[264]_6[239]
    SLICE_X37Y249        LUT3 (Prop_lut3_I2_O)        0.028     2.226 r  xs[2].ys[3].instnce.nbyn_instance/switch/o_data_pe[243]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.226    xs[2].ys[0].instnce.nbyn_instance/switch/o_data_t_reg[264]_5[239]
    SLICE_X37Y249        FDRE                                         r  xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[243]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.856     2.326    xs[2].ys[0].instnce.nbyn_instance/switch/clk_IBUF_BUFG
    SLICE_X37Y249        FDRE                                         r  xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[243]_inv/C
                         clock pessimism             -0.242     2.083    
    SLICE_X37Y249        FDRE (Hold_fdre_C_D)         0.061     2.144    xs[2].ys[0].instnce.nbyn_instance/switch/o_data_pe_reg[243]_inv
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 xs[0].ys[2].instnce.nbyn_instance/switch/o_data_t_reg[221]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[3].instnce.nbyn_instance/switch/o_data_pe_reg[221]_inv/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.516%)  route 0.136ns (51.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.762     1.989    xs[0].ys[2].instnce.nbyn_instance/switch/clk_IBUF_BUFG
    SLICE_X7Y301         FDRE                                         r  xs[0].ys[2].instnce.nbyn_instance/switch/o_data_t_reg[221]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y301         FDRE (Prop_fdre_C_Q)         0.100     2.089 f  xs[0].ys[2].instnce.nbyn_instance/switch/o_data_t_reg[221]/Q
                         net (fo=3, routed)           0.136     2.225    xs[3].ys[3].instnce.nbyn_instance/switch/o_data_t_reg[264]_5[219]
    SLICE_X7Y299         LUT3 (Prop_lut3_I0_O)        0.028     2.253 r  xs[3].ys[3].instnce.nbyn_instance/switch/o_data_pe[221]_inv_i_1__13/O
                         net (fo=1, routed)           0.000     2.253    xs[0].ys[3].instnce.nbyn_instance/switch/o_data_t_reg[264]_1[217]
    SLICE_X7Y299         FDRE                                         r  xs[0].ys[3].instnce.nbyn_instance/switch/o_data_pe_reg[221]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.891     2.361    xs[0].ys[3].instnce.nbyn_instance/switch/clk_IBUF_BUFG
    SLICE_X7Y299         FDRE                                         r  xs[0].ys[3].instnce.nbyn_instance/switch/o_data_pe_reg[221]_inv/C
                         clock pessimism             -0.250     2.110    
    SLICE_X7Y299         FDRE (Hold_fdre_C_D)         0.061     2.171    xs[0].ys[3].instnce.nbyn_instance/switch/o_data_pe_reg[221]_inv
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 xs[2].ys[0].instnce.nbyn_instance/pe/o_data_reg[233]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[2].ys[0].instnce.nbyn_instance/switch/o_data_r_reg[233]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.146ns (40.214%)  route 0.217ns (59.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.653     1.880    xs[2].ys[0].instnce.nbyn_instance/pe/clk_IBUF_BUFG
    SLICE_X36Y249        FDRE                                         r  xs[2].ys[0].instnce.nbyn_instance/pe/o_data_reg[233]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y249        FDRE (Prop_fdre_C_Q)         0.118     1.998 r  xs[2].ys[0].instnce.nbyn_instance/pe/o_data_reg[233]/Q
                         net (fo=2, routed)           0.217     2.215    xs[1].ys[0].instnce.nbyn_instance/switch/o_data_reg[264]_0[229]
    SLICE_X36Y253        LUT5 (Prop_lut5_I2_O)        0.028     2.243 r  xs[1].ys[0].instnce.nbyn_instance/switch/o_data_r[233]_i_1/O
                         net (fo=1, routed)           0.000     2.243    xs[2].ys[0].instnce.nbyn_instance/switch/o_data_r_reg[264]_5[233]
    SLICE_X36Y253        FDRE                                         r  xs[2].ys[0].instnce.nbyn_instance/switch/o_data_r_reg[233]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.846     2.316    xs[2].ys[0].instnce.nbyn_instance/switch/clk_IBUF_BUFG
    SLICE_X36Y253        FDRE                                         r  xs[2].ys[0].instnce.nbyn_instance/switch/o_data_r_reg[233]/C
                         clock pessimism             -0.242     2.073    
    SLICE_X36Y253        FDRE (Hold_fdre_C_D)         0.087     2.160    xs[2].ys[0].instnce.nbyn_instance/switch/o_data_r_reg[233]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 xs[0].ys[1].instnce.nbyn_instance/switch/o_data_pe_reg[15]_inv/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[1].instnce.nbyn_instance/pe/o_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (65.134%)  route 0.054ns (34.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.671     1.898    xs[0].ys[1].instnce.nbyn_instance/switch/CLK
    SLICE_X15Y282        FDRE                                         r  xs[0].ys[1].instnce.nbyn_instance/switch/o_data_pe_reg[15]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y282        FDRE (Prop_fdre_C_Q)         0.100     1.998 r  xs[0].ys[1].instnce.nbyn_instance/switch/o_data_pe_reg[15]_inv/Q
                         net (fo=1, routed)           0.054     2.052    xs[0].ys[1].instnce.nbyn_instance/pe/Q[11]
    SLICE_X14Y282        FDRE                                         r  xs[0].ys[1].instnce.nbyn_instance/pe/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.879     2.349    xs[0].ys[1].instnce.nbyn_instance/pe/CLK
    SLICE_X14Y282        FDRE                                         r  xs[0].ys[1].instnce.nbyn_instance/pe/o_data_reg[15]/C
                         clock pessimism             -0.439     1.909    
    SLICE_X14Y282        FDRE (Hold_fdre_C_D)         0.059     1.968    xs[0].ys[1].instnce.nbyn_instance/pe/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X5Y55   xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X5Y55   xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X3Y55   xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X3Y55   xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X1Y53   xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X1Y53   xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X2Y59   xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X2Y59   xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X3Y50   xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X3Y50   xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X58Y304  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X58Y304  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X44Y273  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[231]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X44Y273  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[233]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X44Y273  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[236]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X44Y273  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[257]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X60Y265  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/scheduler_inst/o_data_reg[135]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X35Y274  xs[0].ys[2].instnce.nbyn_instance/pe/o_data_reg[99]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X47Y314  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/main_output_reg[240]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X47Y314  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/main_output_reg[242]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X53Y324  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/scheduler_inst/my_mem_reg[2][137]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X50Y321  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/scheduler_inst/my_mem_reg[2][138]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X36Y312  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/scheduler_inst/my_mem_reg[2][143]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X46Y317  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/scheduler_inst/o_data_pci_reg[218]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X19Y321  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/scheduler_inst/o_data_pci_reg[219]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X12Y324  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/scheduler_inst/o_data_pci_reg[221]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X52Y324  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/scheduler_inst/o_data_pci_reg[223]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X40Y261  xs[0].ys[1].instnce.nbyn_instance/switch/o_data_t_reg[234]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X37Y261  xs[0].ys[1].instnce.nbyn_instance/switch/o_data_t_reg[235]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X37Y261  xs[0].ys[1].instnce.nbyn_instance/switch/o_data_t_reg[236]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        2.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk rise@4.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.266ns (25.457%)  route 0.779ns (74.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 7.992 - 4.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.412     4.405    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X76Y307        FDRE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y307        FDRE (Prop_fdre_C_Q)         0.223     4.628 r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.351     4.978    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X76Y307        LUT2 (Prop_lut2_I1_O)        0.043     5.021 f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.428     5.450    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X74Y306        FDPE                                         f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.243     7.992    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X74Y306        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.366     8.359    
                         clock uncertainty           -0.035     8.323    
    SLICE_X74Y306        FDPE (Recov_fdpe_C_PRE)     -0.187     8.136    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.136    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk rise@4.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.266ns (29.588%)  route 0.633ns (70.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 7.994 - 4.000 ) 
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.410     4.403    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X61Y317        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y317        FDPE (Prop_fdpe_C_Q)         0.223     4.626 f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.287     4.913    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X61Y317        LUT2 (Prop_lut2_I0_O)        0.043     4.956 f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.346     5.302    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X61Y310        FDPE                                         f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.245     7.994    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X61Y310        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.390     8.385    
                         clock uncertainty           -0.035     8.349    
    SLICE_X61Y310        FDPE (Recov_fdpe_C_PRE)     -0.178     8.171    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.171    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk rise@4.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.266ns (29.588%)  route 0.633ns (70.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 7.994 - 4.000 ) 
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.410     4.403    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X61Y317        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y317        FDPE (Prop_fdpe_C_Q)         0.223     4.626 f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.287     4.913    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X61Y317        LUT2 (Prop_lut2_I0_O)        0.043     4.956 f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.346     5.302    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X61Y310        FDPE                                         f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.245     7.994    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X61Y310        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.390     8.385    
                         clock uncertainty           -0.035     8.349    
    SLICE_X61Y310        FDPE (Recov_fdpe_C_PRE)     -0.178     8.171    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.171    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk rise@4.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.236ns (43.346%)  route 0.308ns (56.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 7.858 - 4.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.248     4.241    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X74Y285        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y285        FDPE (Prop_fdpe_C_Q)         0.236     4.477 f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.308     4.785    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_full_ff_i
    SLICE_X73Y285        FDPE                                         f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.109     7.858    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X73Y285        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.359     8.218    
                         clock uncertainty           -0.035     8.182    
    SLICE_X73Y285        FDPE (Recov_fdpe_C_PRE)     -0.258     7.924    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.924    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk rise@4.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.236ns (43.346%)  route 0.308ns (56.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 7.858 - 4.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.248     4.241    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X74Y285        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y285        FDPE (Prop_fdpe_C_Q)         0.236     4.477 f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.308     4.785    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_full_ff_i
    SLICE_X73Y285        FDPE                                         f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.109     7.858    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X73Y285        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.359     8.218    
                         clock uncertainty           -0.035     8.182    
    SLICE_X73Y285        FDPE (Recov_fdpe_C_PRE)     -0.258     7.924    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          7.924    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk rise@4.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.204ns (39.613%)  route 0.311ns (60.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 7.989 - 4.000 ) 
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.410     4.403    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X78Y307        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y307        FDPE (Prop_fdpe_C_Q)         0.204     4.607 f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.311     4.918    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X77Y307        FDPE                                         f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.240     7.989    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X77Y307        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.366     8.356    
                         clock uncertainty           -0.035     8.320    
    SLICE_X77Y307        FDPE (Recov_fdpe_C_PRE)     -0.261     8.059    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk rise@4.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.236ns (45.153%)  route 0.287ns (54.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 7.989 - 4.000 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.409     4.402    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X62Y318        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y318        FDPE (Prop_fdpe_C_Q)         0.236     4.638 f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.287     4.924    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X61Y317        FDPE                                         f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       1.240     7.989    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X61Y317        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.390     8.380    
                         clock uncertainty           -0.035     8.344    
    SLICE_X61Y317        FDPE (Recov_fdpe_C_PRE)     -0.258     8.086    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  3.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.561%)  route 0.145ns (61.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.630     1.857    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X78Y307        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y307        FDPE (Prop_fdpe_C_Q)         0.091     1.948 f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.145     2.093    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X77Y307        FDPE                                         f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.858     2.328    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X77Y307        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.435     1.892    
    SLICE_X77Y307        FDPE (Remov_fdpe_C_PRE)     -0.110     1.782    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.107ns (45.402%)  route 0.129ns (54.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.631     1.858    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X62Y318        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y318        FDPE (Prop_fdpe_C_Q)         0.107     1.965 f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.129     2.094    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X61Y317        FDPE                                         f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.857     2.327    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X61Y317        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.455     1.871    
    SLICE_X61Y317        FDPE (Remov_fdpe_C_PRE)     -0.108     1.763    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.107ns (42.893%)  route 0.142ns (57.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.551     1.778    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X74Y285        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y285        FDPE (Prop_fdpe_C_Q)         0.107     1.885 f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.142     2.028    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_full_ff_i
    SLICE_X73Y285        FDPE                                         f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.756     2.226    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X73Y285        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.434     1.791    
    SLICE_X73Y285        FDPE (Remov_fdpe_C_PRE)     -0.108     1.683    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.107ns (42.893%)  route 0.142ns (57.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.551     1.778    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X74Y285        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y285        FDPE (Prop_fdpe_C_Q)         0.107     1.885 f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.142     2.028    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_full_ff_i
    SLICE_X73Y285        FDPE                                         f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.756     2.226    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X73Y285        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.434     1.791    
    SLICE_X73Y285        FDPE (Remov_fdpe_C_PRE)     -0.108     1.683    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.128ns (28.122%)  route 0.327ns (71.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.631     1.858    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X77Y307        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y307        FDPE (Prop_fdpe_C_Q)         0.100     1.958 f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.103     2.061    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X76Y307        LUT2 (Prop_lut2_I0_O)        0.028     2.089 f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.224     2.313    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X74Y306        FDPE                                         f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.862     2.332    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X74Y306        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.435     1.896    
    SLICE_X74Y306        FDPE (Remov_fdpe_C_PRE)     -0.052     1.844    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.146ns (34.303%)  route 0.280ns (65.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.632     1.859    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X60Y317        FDRE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y317        FDRE (Prop_fdre_C_Q)         0.118     1.977 r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.116     2.093    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X61Y317        LUT2 (Prop_lut2_I1_O)        0.028     2.121 f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.164     2.285    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X61Y310        FDPE                                         f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.863     2.333    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X61Y310        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.455     1.877    
    SLICE_X61Y310        FDPE (Remov_fdpe_C_PRE)     -0.072     1.805    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.146ns (34.303%)  route 0.280ns (65.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.632     1.859    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X60Y317        FDRE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y317        FDRE (Prop_fdre_C_Q)         0.118     1.977 r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.116     2.093    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X61Y317        LUT2 (Prop_lut2_I1_O)        0.028     2.121 f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.164     2.285    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X61Y310        FDPE                                         f  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=22229, routed)       0.863     2.333    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X61Y310        FDPE                                         r  xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.455     1.877    
    SLICE_X61Y310        FDPE (Remov_fdpe_C_PRE)     -0.072     1.805    xs[0].ys[0].instnce.nbyn_main_instance/main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.480    





