{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696289337547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696289337548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 17:28:57 2023 " "Processing started: Mon Oct  2 17:28:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696289337548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289337548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DisplayText -c DisplayText " "Command: quartus_map --read_settings_files=on --write_settings_files=off DisplayText -c DisplayText" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289337548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696289337643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696289337643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-ArchROM " "Found design unit 1: ROM-ArchROM" {  } { { "ROM.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/ROM.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696289343661 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/ROM.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696289343661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DisplayText.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DisplayText.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayText-ArchDisplay " "Found design unit 1: DisplayText-ArchDisplay" {  } { { "DisplayText.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/DisplayText.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696289343662 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayText " "Found entity 1: DisplayText" {  } { { "DisplayText.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/DisplayText.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696289343662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrecuencyDivisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FrecuencyDivisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrecuencyDivisor-ArchFrecuency " "Found design unit 1: FrecuencyDivisor-ArchFrecuency" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696289343662 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrecuencyDivisor " "Found entity 1: FrecuencyDivisor" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696289343662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DisplayText " "Elaborating entity \"DisplayText\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696289343690 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "displaySegments DisplayText.vhd(7) " "VHDL Signal Declaration warning at DisplayText.vhd(7): used implicit default value for signal \"displaySegments\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DisplayText.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/DisplayText.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696289343691 "|DisplayText"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "displayNumbers DisplayText.vhd(8) " "VHDL Signal Declaration warning at DisplayText.vhd(8): used implicit default value for signal \"displayNumbers\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DisplayText.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/DisplayText.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696289343691 "|DisplayText"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "newClock DisplayText.vhd(22) " "Verilog HDL or VHDL warning at DisplayText.vhd(22): object \"newClock\" assigned a value but never read" {  } { { "DisplayText.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/DisplayText.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696289343691 "|DisplayText"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "direction DisplayText.vhd(23) " "VHDL Signal Declaration warning at DisplayText.vhd(23): used explicit default value for signal \"direction\" because signal was never assigned a value" {  } { { "DisplayText.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/DisplayText.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1696289343691 "|DisplayText"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outPut DisplayText.vhd(24) " "Verilog HDL or VHDL warning at DisplayText.vhd(24): object \"outPut\" assigned a value but never read" {  } { { "DisplayText.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/DisplayText.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696289343691 "|DisplayText"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrecuencyDivisor FrecuencyDivisor:Frecuency " "Elaborating entity \"FrecuencyDivisor\" for hierarchy \"FrecuencyDivisor:Frecuency\"" {  } { { "DisplayText.vhd" "Frecuency" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/DisplayText.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696289343697 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "newClockCounter FrecuencyDivisor.vhd(14) " "VHDL Process Statement warning at FrecuencyDivisor.vhd(14): inferring latch(es) for signal or variable \"newClockCounter\", which holds its previous value in one or more paths through the process" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1696289343697 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[0\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[0\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[1\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[1\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[2\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[2\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[3\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[3\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[4\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[4\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[5\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[5\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[6\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[6\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[7\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[7\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[8\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[8\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[9\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[9\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[10\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[10\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[11\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[11\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[12\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[12\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[13\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[13\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[14\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[14\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[15\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[15\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[16\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[16\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[17\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[17\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[18\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[18\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[19\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[19\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[20\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[20\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343698 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[21\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[21\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343699 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[22\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[22\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343699 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[23\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[23\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343699 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[24\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[24\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343699 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[25\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[25\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343699 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[26\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[26\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343699 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[27\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[27\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343699 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[28\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[28\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343699 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[29\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[29\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343699 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[30\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[30\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343699 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newClockCounter\[31\] FrecuencyDivisor.vhd(14) " "Inferred latch for \"newClockCounter\[31\]\" at FrecuencyDivisor.vhd(14)" {  } { { "FrecuencyDivisor.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/FrecuencyDivisor.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343699 "|DisplayText|FrecuencyDivisor:Frecuency"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM1 " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM1\"" {  } { { "DisplayText.vhd" "ROM1" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/DisplayText.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696289343702 ""}
{ "Error" "EVRFX_VHDL_NO_PROCESS_SENSITIVITY_LIST_PRESENT" "ROM.vhd(59) " "VHDL Process Statement error at ROM.vhd(59): Process Statement must contain either a sensitivity list or a Wait Statement" {  } { { "ROM.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/ROM.vhd" 59 0 0 } }  } 0 10442 "VHDL Process Statement error at %1!s!: Process Statement must contain either a sensitivity list or a Wait Statement" 0 0 "Analysis & Synthesis" 0 -1 1696289343704 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ROM:ROM1 " "Can't elaborate user hierarchy \"ROM:ROM1\"" {  } { { "DisplayText.vhd" "ROM1" { Text "/mnt/External/Codigos/VHDL/Projects/DisplayText/DisplayText.vhd" 33 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696289343704 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696289343762 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct  2 17:29:03 2023 " "Processing ended: Mon Oct  2 17:29:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696289343762 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696289343762 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696289343762 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289343762 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696289344413 ""}
