Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 13:15:23 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 164 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.907        0.000                      0                16355        0.042        0.000                      0                16355        3.225        0.000                       0                  7084  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.907        0.000                      0                16355        0.042        0.000                      0                16355        3.225        0.000                       0                  7084  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 0.897ns (17.675%)  route 4.178ns (82.325%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    fsm9/clk
    SLICE_X25Y62         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[0]/Q
                         net (fo=14, routed)          0.266     0.398    fsm9/fsm9_out[0]
    SLICE_X26Y63         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     0.576 f  fsm9/out[3]_i_3__2/O
                         net (fo=10, routed)          0.198     0.774    fsm8/out_reg[3]
    SLICE_X27Y59         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     0.922 r  fsm8/A_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.140     1.062    fsm8/out_reg[0]_1
    SLICE_X28Y59         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.212 r  fsm8/out[31]_i_1__10/O
                         net (fo=55, routed)          0.379     1.591    fsm0/B_sh_read0_0_write_en
    SLICE_X25Y62         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     1.654 r  fsm0/mem[11][7][31]_i_7/O
                         net (fo=352, routed)         1.648     3.302    B0_0/out[31]_i_6_0
    SLICE_X38Y16         MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     3.392 r  B0_0/out_reg[0]_i_9/O
                         net (fo=1, routed)           0.634     4.026    B0_0/out_reg[0]_i_9_n_0
    SLICE_X33Y16         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     4.089 r  B0_0/out[0]_i_4/O
                         net (fo=1, routed)           0.010     4.099    B0_0/out[0]_i_4_n_0
    SLICE_X33Y16         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     4.174 r  B0_0/out_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     4.174    B0_0/out_reg[0]_i_2_n_0
    SLICE_X33Y16         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     4.208 r  B0_0/out_reg[0]_i_1/O
                         net (fo=3, routed)           0.903     5.111    B_sh_read0_0/B0_0_read_data[0]
    SLICE_X31Y62         FDRE                                         r  B_sh_read0_0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    B_sh_read0_0/clk
    SLICE_X31Y62         FDRE                                         r  B_sh_read0_0/out_reg[0]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y62         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    B_sh_read0_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 0.897ns (17.911%)  route 4.111ns (82.089%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    fsm9/clk
    SLICE_X25Y62         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[0]/Q
                         net (fo=14, routed)          0.266     0.398    fsm9/fsm9_out[0]
    SLICE_X26Y63         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     0.576 f  fsm9/out[3]_i_3__2/O
                         net (fo=10, routed)          0.198     0.774    fsm8/out_reg[3]
    SLICE_X27Y59         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     0.922 r  fsm8/A_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.140     1.062    fsm8/out_reg[0]_1
    SLICE_X28Y59         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.212 r  fsm8/out[31]_i_1__10/O
                         net (fo=55, routed)          0.379     1.591    fsm0/B_sh_read0_0_write_en
    SLICE_X25Y62         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     1.654 r  fsm0/mem[11][7][31]_i_7/O
                         net (fo=352, routed)         1.648     3.302    B0_0/out[31]_i_6_0
    SLICE_X38Y16         MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     3.392 r  B0_0/out_reg[0]_i_9/O
                         net (fo=1, routed)           0.634     4.026    B0_0/out_reg[0]_i_9_n_0
    SLICE_X33Y16         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     4.089 r  B0_0/out[0]_i_4/O
                         net (fo=1, routed)           0.010     4.099    B0_0/out[0]_i_4_n_0
    SLICE_X33Y16         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     4.174 r  B0_0/out_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     4.174    B0_0/out_reg[0]_i_2_n_0
    SLICE_X33Y16         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     4.208 r  B0_0/out_reg[0]_i_1/O
                         net (fo=3, routed)           0.836     5.044    B_read0_0/B0_0_read_data[0]
    SLICE_X29Y62         FDRE                                         r  B_read0_0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    B_read0_0/clk
    SLICE_X29Y62         FDRE                                         r  B_read0_0/out_reg[0]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y62         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    B_read0_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.851ns (17.283%)  route 4.073ns (82.717%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.035     0.035    fsm9/clk
    SLICE_X26Y64         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[1]/Q
                         net (fo=14, routed)          0.260     0.391    fsm9/fsm9_out[1]
    SLICE_X26Y62         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.540 f  fsm9/done_i_4/O
                         net (fo=24, routed)          0.286     0.826    fsm0/done_reg_147
    SLICE_X27Y58         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     0.939 r  fsm0/done_i_1__4/O
                         net (fo=168, routed)         0.362     1.301    fsm4/out[31]_i_44__0
    SLICE_X26Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.399 r  fsm4/mem[11][7][31]_i_11__0/O
                         net (fo=13, routed)          0.261     1.660    fsm0/mem_reg[11][1][31]_0
    SLICE_X24Y59         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     1.761 r  fsm0/out[31]_i_32__0/O
                         net (fo=108, routed)         1.386     3.147    B0_0/out[31]_i_7_0
    SLICE_X11Y2          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     3.210 r  B0_0/out[15]_i_31/O
                         net (fo=1, routed)           0.011     3.221    B0_0/out[15]_i_31_n_0
    SLICE_X11Y2          MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.304 r  B0_0/out_reg[15]_i_15/O
                         net (fo=1, routed)           0.313     3.617    B0_0/out_reg[15]_i_15_n_0
    SLICE_X11Y12         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     3.655 r  B0_0/out[15]_i_5/O
                         net (fo=1, routed)           0.011     3.666    B0_0/out[15]_i_5_n_0
    SLICE_X11Y12         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.742 r  B0_0/out_reg[15]_i_2/O
                         net (fo=1, routed)           0.000     3.742    B0_0/out_reg[15]_i_2_n_0
    SLICE_X11Y12         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     3.776 r  B0_0/out_reg[15]_i_1/O
                         net (fo=3, routed)           1.183     4.959    B_sh_read0_0/B0_0_read_data[15]
    SLICE_X29Y60         FDRE                                         r  B_sh_read0_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    B_sh_read0_0/clk
    SLICE_X29Y60         FDRE                                         r  B_sh_read0_0/out_reg[15]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y60         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     7.018    B_sh_read0_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 0.950ns (19.408%)  route 3.945ns (80.592%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    fsm9/clk
    SLICE_X25Y62         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[0]/Q
                         net (fo=14, routed)          0.266     0.398    fsm9/fsm9_out[0]
    SLICE_X26Y63         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     0.576 f  fsm9/out[3]_i_3__2/O
                         net (fo=10, routed)          0.198     0.774    fsm8/out_reg[3]
    SLICE_X27Y59         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     0.922 r  fsm8/A_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.140     1.062    fsm8/out_reg[0]_1
    SLICE_X28Y59         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.212 r  fsm8/out[31]_i_1__10/O
                         net (fo=55, routed)          0.379     1.591    fsm0/B_sh_read0_0_write_en
    SLICE_X25Y62         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     1.654 r  fsm0/mem[11][7][31]_i_7/O
                         net (fo=352, routed)         1.550     3.204    B0_0/out[31]_i_6_0
    SLICE_X37Y3          MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.098     3.302 r  B0_0/out_reg[1]_i_15/O
                         net (fo=1, routed)           0.399     3.701    B0_0/out_reg[1]_i_15_n_0
    SLICE_X34Y7          LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     3.799 r  B0_0/out[1]_i_5/O
                         net (fo=1, routed)           0.023     3.822    B0_0/out[1]_i_5_n_0
    SLICE_X34Y7          MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     3.904 r  B0_0/out_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     3.904    B0_0/out_reg[1]_i_2_n_0
    SLICE_X34Y7          MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     3.941 r  B0_0/out_reg[1]_i_1/O
                         net (fo=3, routed)           0.990     4.931    B_read0_0/B0_0_read_data[1]
    SLICE_X29Y62         FDRE                                         r  B_read0_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    B_read0_0/clk
    SLICE_X29Y62         FDRE                                         r  B_read0_0/out_reg[1]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y62         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    B_read0_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.095ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.023ns (20.929%)  route 3.865ns (79.071%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.035     0.035    fsm9/clk
    SLICE_X26Y64         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[1]/Q
                         net (fo=14, routed)          0.260     0.391    fsm9/fsm9_out[1]
    SLICE_X26Y62         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.540 f  fsm9/done_i_4/O
                         net (fo=24, routed)          0.286     0.826    fsm0/done_reg_147
    SLICE_X27Y58         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     0.939 r  fsm0/done_i_1__4/O
                         net (fo=168, routed)         0.362     1.301    fsm4/out[31]_i_44__0
    SLICE_X26Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.399 r  fsm4/mem[11][7][31]_i_11__0/O
                         net (fo=13, routed)          0.261     1.660    fsm0/mem_reg[11][1][31]_0
    SLICE_X24Y59         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     1.761 r  fsm0/out[31]_i_32__0/O
                         net (fo=108, routed)         1.209     2.970    B0_0/out[31]_i_7_0
    SLICE_X6Y2           LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.070 r  B0_0/out[22]_i_30/O
                         net (fo=1, routed)           0.010     3.080    B0_0/out[22]_i_30_n_0
    SLICE_X6Y2           MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     3.162 r  B0_0/out_reg[22]_i_15/O
                         net (fo=1, routed)           0.321     3.483    B0_0/out_reg[22]_i_15_n_0
    SLICE_X11Y6          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.174     3.657 r  B0_0/out[22]_i_5/O
                         net (fo=1, routed)           0.011     3.668    B0_0/out[22]_i_5_n_0
    SLICE_X11Y6          MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.744 r  B0_0/out_reg[22]_i_2/O
                         net (fo=1, routed)           0.000     3.744    B0_0/out_reg[22]_i_2_n_0
    SLICE_X11Y6          MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     3.778 r  B0_0/out_reg[22]_i_1/O
                         net (fo=3, routed)           1.145     4.923    B_read0_0/B0_0_read_data[22]
    SLICE_X28Y60         FDRE                                         r  B_read0_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    B_read0_0/clk
    SLICE_X28Y60         FDRE                                         r  B_read0_0/out_reg[22]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y60         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     7.018    B_read0_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                  2.095    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 0.923ns (18.891%)  route 3.963ns (81.109%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.035     0.035    fsm9/clk
    SLICE_X26Y64         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[1]/Q
                         net (fo=14, routed)          0.260     0.391    fsm9/fsm9_out[1]
    SLICE_X26Y62         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.540 f  fsm9/done_i_4/O
                         net (fo=24, routed)          0.286     0.826    fsm0/done_reg_147
    SLICE_X27Y58         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     0.939 r  fsm0/done_i_1__4/O
                         net (fo=168, routed)         0.362     1.301    fsm4/out[31]_i_44__0
    SLICE_X26Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.399 r  fsm4/mem[11][7][31]_i_11__0/O
                         net (fo=13, routed)          0.255     1.654    fsm0/mem_reg[11][1][31]_0
    SLICE_X25Y58         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     1.768 r  fsm0/mem[11][3][31]_i_4__0/O
                         net (fo=108, routed)         1.324     3.092    B0_0/out[13]_i_5_0
    SLICE_X6Y2           LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     3.155 r  B0_0/out[12]_i_30/O
                         net (fo=1, routed)           0.010     3.165    B0_0/out[12]_i_30_n_0
    SLICE_X6Y2           MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.247 r  B0_0/out_reg[12]_i_15/O
                         net (fo=1, routed)           0.305     3.552    B0_0/out_reg[12]_i_15_n_0
    SLICE_X10Y7          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     3.650 r  B0_0/out[12]_i_5/O
                         net (fo=1, routed)           0.011     3.661    B0_0/out[12]_i_5_n_0
    SLICE_X10Y7          MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.737 r  B0_0/out_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     3.737    B0_0/out_reg[12]_i_2_n_0
    SLICE_X10Y7          MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     3.771 r  B0_0/out_reg[12]_i_1/O
                         net (fo=3, routed)           1.150     4.921    B_sh_read0_0/B0_0_read_data[12]
    SLICE_X29Y60         FDRE                                         r  B_sh_read0_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    B_sh_read0_0/clk
    SLICE_X29Y60         FDRE                                         r  B_sh_read0_0/out_reg[12]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y60         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.018    B_sh_read0_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 0.950ns (19.511%)  route 3.919ns (80.489%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    fsm9/clk
    SLICE_X25Y62         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[0]/Q
                         net (fo=14, routed)          0.266     0.398    fsm9/fsm9_out[0]
    SLICE_X26Y63         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     0.576 f  fsm9/out[3]_i_3__2/O
                         net (fo=10, routed)          0.198     0.774    fsm8/out_reg[3]
    SLICE_X27Y59         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     0.922 r  fsm8/A_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.140     1.062    fsm8/out_reg[0]_1
    SLICE_X28Y59         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.212 r  fsm8/out[31]_i_1__10/O
                         net (fo=55, routed)          0.379     1.591    fsm0/B_sh_read0_0_write_en
    SLICE_X25Y62         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     1.654 r  fsm0/mem[11][7][31]_i_7/O
                         net (fo=352, routed)         1.550     3.204    B0_0/out[31]_i_6_0
    SLICE_X37Y3          MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.098     3.302 r  B0_0/out_reg[1]_i_15/O
                         net (fo=1, routed)           0.399     3.701    B0_0/out_reg[1]_i_15_n_0
    SLICE_X34Y7          LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     3.799 r  B0_0/out[1]_i_5/O
                         net (fo=1, routed)           0.023     3.822    B0_0/out[1]_i_5_n_0
    SLICE_X34Y7          MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     3.904 r  B0_0/out_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     3.904    B0_0/out_reg[1]_i_2_n_0
    SLICE_X34Y7          MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     3.941 r  B0_0/out_reg[1]_i_1/O
                         net (fo=3, routed)           0.964     4.905    B_sh_read0_0/B0_0_read_data[1]
    SLICE_X31Y62         FDRE                                         r  B_sh_read0_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    B_sh_read0_0/clk
    SLICE_X31Y62         FDRE                                         r  B_sh_read0_0/out_reg[1]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y62         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     7.018    B_sh_read0_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.023ns (21.010%)  route 3.846ns (78.990%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.035     0.035    fsm9/clk
    SLICE_X26Y64         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[1]/Q
                         net (fo=14, routed)          0.260     0.391    fsm9/fsm9_out[1]
    SLICE_X26Y62         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.540 f  fsm9/done_i_4/O
                         net (fo=24, routed)          0.286     0.826    fsm0/done_reg_147
    SLICE_X27Y58         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     0.939 r  fsm0/done_i_1__4/O
                         net (fo=168, routed)         0.362     1.301    fsm4/out[31]_i_44__0
    SLICE_X26Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.399 r  fsm4/mem[11][7][31]_i_11__0/O
                         net (fo=13, routed)          0.261     1.660    fsm0/mem_reg[11][1][31]_0
    SLICE_X24Y59         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     1.761 r  fsm0/out[31]_i_32__0/O
                         net (fo=108, routed)         1.209     2.970    B0_0/out[31]_i_7_0
    SLICE_X6Y2           LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.070 r  B0_0/out[22]_i_30/O
                         net (fo=1, routed)           0.010     3.080    B0_0/out[22]_i_30_n_0
    SLICE_X6Y2           MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     3.162 r  B0_0/out_reg[22]_i_15/O
                         net (fo=1, routed)           0.321     3.483    B0_0/out_reg[22]_i_15_n_0
    SLICE_X11Y6          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.174     3.657 r  B0_0/out[22]_i_5/O
                         net (fo=1, routed)           0.011     3.668    B0_0/out[22]_i_5_n_0
    SLICE_X11Y6          MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.744 r  B0_0/out_reg[22]_i_2/O
                         net (fo=1, routed)           0.000     3.744    B0_0/out_reg[22]_i_2_n_0
    SLICE_X11Y6          MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     3.778 r  B0_0/out_reg[22]_i_1/O
                         net (fo=3, routed)           1.126     4.904    B_sh_read0_0/B0_0_read_data[22]
    SLICE_X29Y58         FDRE                                         r  B_sh_read0_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    B_sh_read0_0/clk
    SLICE_X29Y58         FDRE                                         r  B_sh_read0_0/out_reg[22]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y58         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    B_sh_read0_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.923ns (19.051%)  route 3.922ns (80.949%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.035     0.035    fsm9/clk
    SLICE_X26Y64         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[1]/Q
                         net (fo=14, routed)          0.260     0.391    fsm9/fsm9_out[1]
    SLICE_X26Y62         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.540 f  fsm9/done_i_4/O
                         net (fo=24, routed)          0.286     0.826    fsm0/done_reg_147
    SLICE_X27Y58         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     0.939 r  fsm0/done_i_1__4/O
                         net (fo=168, routed)         0.362     1.301    fsm4/out[31]_i_44__0
    SLICE_X26Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.399 r  fsm4/mem[11][7][31]_i_11__0/O
                         net (fo=13, routed)          0.255     1.654    fsm0/mem_reg[11][1][31]_0
    SLICE_X25Y58         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     1.768 r  fsm0/mem[11][3][31]_i_4__0/O
                         net (fo=108, routed)         1.324     3.092    B0_0/out[13]_i_5_0
    SLICE_X6Y2           LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     3.155 r  B0_0/out[12]_i_30/O
                         net (fo=1, routed)           0.010     3.165    B0_0/out[12]_i_30_n_0
    SLICE_X6Y2           MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.247 r  B0_0/out_reg[12]_i_15/O
                         net (fo=1, routed)           0.305     3.552    B0_0/out_reg[12]_i_15_n_0
    SLICE_X10Y7          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     3.650 r  B0_0/out[12]_i_5/O
                         net (fo=1, routed)           0.011     3.661    B0_0/out[12]_i_5_n_0
    SLICE_X10Y7          MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.737 r  B0_0/out_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     3.737    B0_0/out_reg[12]_i_2_n_0
    SLICE_X10Y7          MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     3.771 r  B0_0/out_reg[12]_i_1/O
                         net (fo=3, routed)           1.109     4.880    B_read0_0/B0_0_read_data[12]
    SLICE_X28Y61         FDRE                                         r  B_read0_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    B_read0_0/clk
    SLICE_X28Y61         FDRE                                         r  B_read0_0/out_reg[12]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y61         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    B_read0_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.851ns (17.604%)  route 3.983ns (82.396%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.035     0.035    fsm9/clk
    SLICE_X26Y64         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[1]/Q
                         net (fo=14, routed)          0.260     0.391    fsm9/fsm9_out[1]
    SLICE_X26Y62         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.540 f  fsm9/done_i_4/O
                         net (fo=24, routed)          0.286     0.826    fsm0/done_reg_147
    SLICE_X27Y58         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     0.939 r  fsm0/done_i_1__4/O
                         net (fo=168, routed)         0.362     1.301    fsm4/out[31]_i_44__0
    SLICE_X26Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.399 r  fsm4/mem[11][7][31]_i_11__0/O
                         net (fo=13, routed)          0.261     1.660    fsm0/mem_reg[11][1][31]_0
    SLICE_X24Y59         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     1.761 r  fsm0/out[31]_i_32__0/O
                         net (fo=108, routed)         1.386     3.147    B0_0/out[31]_i_7_0
    SLICE_X11Y2          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     3.210 r  B0_0/out[15]_i_31/O
                         net (fo=1, routed)           0.011     3.221    B0_0/out[15]_i_31_n_0
    SLICE_X11Y2          MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.304 r  B0_0/out_reg[15]_i_15/O
                         net (fo=1, routed)           0.313     3.617    B0_0/out_reg[15]_i_15_n_0
    SLICE_X11Y12         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     3.655 r  B0_0/out[15]_i_5/O
                         net (fo=1, routed)           0.011     3.666    B0_0/out[15]_i_5_n_0
    SLICE_X11Y12         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.742 r  B0_0/out_reg[15]_i_2/O
                         net (fo=1, routed)           0.000     3.742    B0_0/out_reg[15]_i_2_n_0
    SLICE_X11Y12         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     3.776 r  B0_0/out_reg[15]_i_1/O
                         net (fo=3, routed)           1.093     4.869    B_read0_0/B0_0_read_data[15]
    SLICE_X28Y60         FDRE                                         r  B_read0_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    B_read0_0/clk
    SLICE_X28Y60         FDRE                                         r  B_read0_0/out_reg[15]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y60         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.018    B_read0_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                  2.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X27Y62         FDRE                                         r  mult_pipe3/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe3/out_reg[4]/Q
                         net (fo=1, routed)           0.056     0.108    bin_read3_0/Q[4]
    SLICE_X26Y62         FDRE                                         r  bin_read3_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    bin_read3_0/clk
    SLICE_X26Y62         FDRE                                         r  bin_read3_0/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y62         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read3_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe4/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe4/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.012     0.012    mult_pipe4/clk
    SLICE_X17Y62         FDRE                                         r  mult_pipe4/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe4/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.058     0.109    mult_pipe4/p_1_in[12]
    SLICE_X17Y61         FDRE                                         r  mult_pipe4/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    mult_pipe4/clk
    SLICE_X17Y61         FDRE                                         r  mult_pipe4/out_reg[12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X17Y61         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe4/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.040ns (40.000%)  route 0.060ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.012     0.012    mult_pipe0/clk
    SLICE_X10Y61         FDRE                                         r  mult_pipe0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe0/out_reg[13]/Q
                         net (fo=1, routed)           0.060     0.112    bin_read0_0/out[13]
    SLICE_X10Y62         FDRE                                         r  bin_read0_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X10Y62         FDRE                                         r  bin_read0_0/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X10Y62         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.038ns (38.000%)  route 0.062ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X9Y62          FDRE                                         r  mult_pipe0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/out_reg[2]/Q
                         net (fo=1, routed)           0.062     0.113    bin_read0_0/out[2]
    SLICE_X10Y62         FDRE                                         r  bin_read0_0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X10Y62         FDRE                                         r  bin_read0_0/out_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X10Y62         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.037ns (37.000%)  route 0.063ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X9Y62          FDRE                                         r  mult_pipe0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe0/out_reg[4]/Q
                         net (fo=1, routed)           0.063     0.113    bin_read0_0/out[4]
    SLICE_X10Y62         FDRE                                         r  bin_read0_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X10Y62         FDRE                                         r  bin_read0_0/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X10Y62         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    bin_read0_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.037ns (36.634%)  route 0.064ns (63.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X28Y65         FDRE                                         r  mult_pipe3/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe3/out_reg[21]/Q
                         net (fo=1, routed)           0.064     0.114    bin_read3_0/Q[21]
    SLICE_X26Y65         FDRE                                         r  bin_read3_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    bin_read3_0/clk
    SLICE_X26Y65         FDRE                                         r  bin_read3_0/out_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y65         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read3_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X28Y65         FDRE                                         r  mult_pipe3/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe3/out_reg[23]/Q
                         net (fo=1, routed)           0.062     0.114    bin_read3_0/Q[23]
    SLICE_X27Y65         FDRE                                         r  bin_read3_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    bin_read3_0/clk
    SLICE_X27Y65         FDRE                                         r  bin_read3_0/out_reg[23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y65         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read3_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe1/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X29Y68         FDRE                                         r  mult_pipe1/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.063     0.114    mult_pipe1/done_buf_reg[1]__0
    SLICE_X29Y68         FDRE                                         r  mult_pipe1/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X29Y68         FDRE                                         r  mult_pipe1/done_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y68         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe1/done_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X19Y66         FDRE                                         r  mult_pipe4/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe4/out_reg[26]/Q
                         net (fo=1, routed)           0.064     0.115    bin_read4_0/Q[26]
    SLICE_X19Y67         FDRE                                         r  bin_read4_0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    bin_read4_0/clk
    SLICE_X19Y67         FDRE                                         r  bin_read4_0/out_reg[26]/C
                         clock pessimism              0.000     0.019    
    SLICE_X19Y67         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X28Y64         FDRE                                         r  mult_pipe3/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe3/out_reg[12]/Q
                         net (fo=1, routed)           0.063     0.115    bin_read3_0/Q[12]
    SLICE_X27Y64         FDRE                                         r  bin_read3_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    bin_read3_0/clk
    SLICE_X27Y64         FDRE                                         r  bin_read3_0/out_reg[12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y64         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read3_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y26  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y24  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y28  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y23  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y26  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y26  mult_pipe4/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y29  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y21  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y24  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y27  mult_pipe4/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y57   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y99   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y78   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y77   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y77   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y72   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y78   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X37Y74   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X37Y87   A0_0/mem_reg[0][0][15]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y121  A0_0/mem_reg[0][0][16]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y57   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y57   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y99   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y99   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y78   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y78   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y77   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y77   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y72   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y72   A0_0/mem_reg[0][0][12]/C



