{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1616046594638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616046594639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 07:49:54 2021 " "Processing started: Thu Mar 18 07:49:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616046594639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1616046594639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1616046594639 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1616046594997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/freddy gabbay/documents/riscv for de0/rv32i-verilog-master/src/top.v 13 13 " "Found 13 design units, including 13 entities, in source file /users/freddy gabbay/documents/riscv for de0/rv32i-verilog-master/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 progMem " "Found entity 1: progMem" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616046595086 ""} { "Info" "ISGN_ENTITY_NAME" "2 dataMem " "Found entity 2: dataMem" {  } { { "../../src/mem/mem_data.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_data.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616046595086 ""} { "Info" "ISGN_ENTITY_NAME" "3 controlUnit " "Found entity 3: controlUnit" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616046595086 ""} { "Info" "ISGN_ENTITY_NAME" "4 programCounter " "Found entity 4: programCounter" {  } { { "../../src/core/core_program_counter.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_program_counter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616046595086 ""} { "Info" "ISGN_ENTITY_NAME" "5 regFile " "Found entity 5: regFile" {  } { { "../../src/core/core_regfile.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_regfile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616046595086 ""} { "Info" "ISGN_ENTITY_NAME" "6 alu " "Found entity 6: alu" {  } { { "../../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_execution_unit/core_execution_unit_alu.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616046595086 ""} { "Info" "ISGN_ENTITY_NAME" "7 lis " "Found entity 7: lis" {  } { { "../../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_execution_unit/core_execution_unit_lis.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616046595086 ""} { "Info" "ISGN_ENTITY_NAME" "8 br " "Found entity 8: br" {  } { { "../../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_execution_unit/core_execution_unit_br.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616046595086 ""} { "Info" "ISGN_ENTITY_NAME" "9 executionUnit " "Found entity 9: executionUnit" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_execution_unit/core_execution_unit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616046595086 ""} { "Info" "ISGN_ENTITY_NAME" "10 timer " "Found entity 10: timer" {  } { { "../../src/core/core_csr_unit/core_csr_unit_timer.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_csr_unit/core_csr_unit_timer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616046595086 ""} { "Info" "ISGN_ENTITY_NAME" "11 crs_unit " "Found entity 11: crs_unit" {  } { { "../../src/core/core_csr_unit/core_csr_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_csr_unit/core_csr_unit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616046595086 ""} { "Info" "ISGN_ENTITY_NAME" "12 core " "Found entity 12: core" {  } { { "../../src/core/core.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616046595086 ""} { "Info" "ISGN_ENTITY_NAME" "13 top " "Found entity 13: top" {  } { { "../../src/top.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616046595086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616046595086 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1616046595118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core_inst " "Elaborating entity \"core\" for hierarchy \"core:core_inst\"" {  } { { "../../src/top.v" "core_inst" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616046595128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit core:core_inst\|controlUnit:controlUnit_inst " "Elaborating entity \"controlUnit\" for hierarchy \"core:core_inst\|controlUnit:controlUnit_inst\"" {  } { { "../../src/core/core.v" "controlUnit_inst" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616046595142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(354) " "Verilog HDL assignment warning at core_control_unit.v(354): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595144 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(360) " "Verilog HDL assignment warning at core_control_unit.v(360): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595144 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(363) " "Verilog HDL assignment warning at core_control_unit.v(363): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595144 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(370) " "Verilog HDL assignment warning at core_control_unit.v(370): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595144 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(382) " "Verilog HDL assignment warning at core_control_unit.v(382): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595144 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(384) " "Verilog HDL assignment warning at core_control_unit.v(384): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595144 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(398) " "Verilog HDL assignment warning at core_control_unit.v(398): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595145 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(407) " "Verilog HDL assignment warning at core_control_unit.v(407): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595145 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(409) " "Verilog HDL assignment warning at core_control_unit.v(409): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595145 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(417) " "Verilog HDL assignment warning at core_control_unit.v(417): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595145 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(422) " "Verilog HDL assignment warning at core_control_unit.v(422): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595145 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(429) " "Verilog HDL assignment warning at core_control_unit.v(429): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595145 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(437) " "Verilog HDL assignment warning at core_control_unit.v(437): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595145 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(445) " "Verilog HDL assignment warning at core_control_unit.v(445): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595145 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(451) " "Verilog HDL assignment warning at core_control_unit.v(451): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595145 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(452) " "Verilog HDL assignment warning at core_control_unit.v(452): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595145 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(454) " "Verilog HDL assignment warning at core_control_unit.v(454): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595145 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(455) " "Verilog HDL assignment warning at core_control_unit.v(455): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595145 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(458) " "Verilog HDL assignment warning at core_control_unit.v(458): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595145 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(459) " "Verilog HDL assignment warning at core_control_unit.v(459): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595145 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(462) " "Verilog HDL assignment warning at core_control_unit.v(462): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595146 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(463) " "Verilog HDL assignment warning at core_control_unit.v(463): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595146 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(466) " "Verilog HDL assignment warning at core_control_unit.v(466): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595146 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(467) " "Verilog HDL assignment warning at core_control_unit.v(467): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595146 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(484) " "Verilog HDL assignment warning at core_control_unit.v(484): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595146 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(486) " "Verilog HDL assignment warning at core_control_unit.v(486): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595146 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(493) " "Verilog HDL assignment warning at core_control_unit.v(493): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595146 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(494) " "Verilog HDL assignment warning at core_control_unit.v(494): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595146 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(495) " "Verilog HDL assignment warning at core_control_unit.v(495): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595146 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(496) " "Verilog HDL assignment warning at core_control_unit.v(496): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595146 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(497) " "Verilog HDL assignment warning at core_control_unit.v(497): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595146 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(501) " "Verilog HDL assignment warning at core_control_unit.v(501): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595146 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(516) " "Verilog HDL assignment warning at core_control_unit.v(516): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595147 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(518) " "Verilog HDL assignment warning at core_control_unit.v(518): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595147 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(528) " "Verilog HDL assignment warning at core_control_unit.v(528): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595147 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(532) " "Verilog HDL assignment warning at core_control_unit.v(532): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595147 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(536) " "Verilog HDL assignment warning at core_control_unit.v(536): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595147 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(547) " "Verilog HDL assignment warning at core_control_unit.v(547): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595147 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(553) " "Verilog HDL assignment warning at core_control_unit.v(553): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595147 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(554) " "Verilog HDL assignment warning at core_control_unit.v(554): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595147 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(555) " "Verilog HDL assignment warning at core_control_unit.v(555): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595147 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(556) " "Verilog HDL assignment warning at core_control_unit.v(556): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595147 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(557) " "Verilog HDL assignment warning at core_control_unit.v(557): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595147 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(558) " "Verilog HDL assignment warning at core_control_unit.v(558): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595147 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(560) " "Verilog HDL assignment warning at core_control_unit.v(560): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595147 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(561) " "Verilog HDL assignment warning at core_control_unit.v(561): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595147 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(564) " "Verilog HDL assignment warning at core_control_unit.v(564): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595148 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(576) " "Verilog HDL assignment warning at core_control_unit.v(576): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595148 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(577) " "Verilog HDL assignment warning at core_control_unit.v(577): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595148 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(578) " "Verilog HDL assignment warning at core_control_unit.v(578): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595148 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(579) " "Verilog HDL assignment warning at core_control_unit.v(579): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595148 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(580) " "Verilog HDL assignment warning at core_control_unit.v(580): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595148 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(581) " "Verilog HDL assignment warning at core_control_unit.v(581): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595148 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(582) " "Verilog HDL assignment warning at core_control_unit.v(582): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595148 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(583) " "Verilog HDL assignment warning at core_control_unit.v(583): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595148 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(586) " "Verilog HDL assignment warning at core_control_unit.v(586): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595148 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(611) " "Verilog HDL assignment warning at core_control_unit.v(611): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595148 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(615) " "Verilog HDL assignment warning at core_control_unit.v(615): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595148 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(619) " "Verilog HDL assignment warning at core_control_unit.v(619): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595148 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(623) " "Verilog HDL assignment warning at core_control_unit.v(623): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595148 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(627) " "Verilog HDL assignment warning at core_control_unit.v(627): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595149 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(631) " "Verilog HDL assignment warning at core_control_unit.v(631): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595149 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(636) " "Verilog HDL assignment warning at core_control_unit.v(636): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_control_unit.v" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616046595149 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter core:core_inst\|programCounter:program_counter_inst " "Elaborating entity \"programCounter\" for hierarchy \"core:core_inst\|programCounter:program_counter_inst\"" {  } { { "../../src/core/core.v" "program_counter_inst" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616046595166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile core:core_inst\|regFile:reg_file_inst " "Elaborating entity \"regFile\" for hierarchy \"core:core_inst\|regFile:reg_file_inst\"" {  } { { "../../src/core/core.v" "reg_file_inst" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616046595174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "executionUnit core:core_inst\|executionUnit:exec_unit_inst " "Elaborating entity \"executionUnit\" for hierarchy \"core:core_inst\|executionUnit:exec_unit_inst\"" {  } { { "../../src/core/core.v" "exec_unit_inst" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616046595259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:core_inst\|executionUnit:exec_unit_inst\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"core:core_inst\|executionUnit:exec_unit_inst\|alu:ALU\"" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "ALU" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_execution_unit/core_execution_unit.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616046595273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lis core:core_inst\|executionUnit:exec_unit_inst\|lis:LIS " "Elaborating entity \"lis\" for hierarchy \"core:core_inst\|executionUnit:exec_unit_inst\|lis:LIS\"" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "LIS" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_execution_unit/core_execution_unit.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616046595283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "br core:core_inst\|executionUnit:exec_unit_inst\|br:BR " "Elaborating entity \"br\" for hierarchy \"core:core_inst\|executionUnit:exec_unit_inst\|br:BR\"" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "BR" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_execution_unit/core_execution_unit.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616046595292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crs_unit core:core_inst\|crs_unit:crs_unit_inst " "Elaborating entity \"crs_unit\" for hierarchy \"core:core_inst\|crs_unit:crs_unit_inst\"" {  } { { "../../src/core/core.v" "crs_unit_inst" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616046595304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer core:core_inst\|crs_unit:crs_unit_inst\|timer:timer_inst " "Elaborating entity \"timer\" for hierarchy \"core:core_inst\|crs_unit:crs_unit_inst\|timer:timer_inst\"" {  } { { "../../src/core/core_csr_unit/core_csr_unit.v" "timer_inst" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/core/core_csr_unit/core_csr_unit.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616046595328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:mem_data_inst " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:mem_data_inst\"" {  } { { "../../src/top.v" "mem_data_inst" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616046595340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progMem progMem:mem_prog_inst " "Elaborating entity \"progMem\" for hierarchy \"progMem:mem_prog_inst\"" {  } { { "../../src/top.v" "mem_prog_inst" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616046595565 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595584 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595584 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595584 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595584 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595584 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595584 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595584 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595584 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595584 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595592 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595592 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595592 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595592 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595592 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595592 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595592 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595592 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595592 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595592 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595592 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595592 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595594 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595594 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595594 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595594 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595594 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595594 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595594 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595594 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595594 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595594 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595594 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595595 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595595 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595595 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595595 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595595 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595595 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595595 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595595 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595595 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595595 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595595 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595595 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595597 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595597 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595597 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595597 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595597 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595597 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595597 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595597 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595597 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595597 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595597 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595601 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595601 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595601 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595601 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595601 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595601 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595601 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595601 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595601 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595601 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595601 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595601 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595602 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595602 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595602 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595602 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595602 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595602 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595602 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595602 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595602 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595603 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595603 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595603 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595603 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595603 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595603 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595603 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595603 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595603 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595605 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595605 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595605 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595605 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595605 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595605 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595605 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595605 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595605 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595605 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595605 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595656 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595656 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595656 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595656 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595656 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595656 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595656 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595656 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595656 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595656 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595656 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595682 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595682 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595682 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595682 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595682 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595682 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595682 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595682 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595682 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595682 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595682 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595684 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595684 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595684 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595684 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595684 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595684 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595684 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595684 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595684 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595684 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595684 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595685 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595685 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595685 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595685 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595685 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595685 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595685 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595685 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595685 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595686 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595686 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595686 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595686 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595686 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595686 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595686 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595686 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595686 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595687 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595687 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595687 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595687 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595687 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595687 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595687 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595687 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595687 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595687 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595701 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595701 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595701 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595701 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595701 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595701 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595701 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595701 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595701 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595714 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595714 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595714 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595714 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595714 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595714 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595714 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595714 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595714 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595714 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595717 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595717 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595717 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595717 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595717 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595717 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595717 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595717 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616046595717 "|top|progMem:mem_prog_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1616046596772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1616046596926 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616046596926 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../../src/top.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/top.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616046596949 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "../../src/top.v" "" { Text "C:/Users/freddy gabbay/Documents/Riscv for DE0/RV32i-Verilog-master/src/top.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616046596949 "|top|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1616046596949 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1616046596949 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1616046596949 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1616046596949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616046597008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 07:49:57 2021 " "Processing ended: Thu Mar 18 07:49:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616046597008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616046597008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616046597008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616046597008 ""}
