  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir D:/sidejob/ethernet_NN/NN/hls_component/hls_component 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=Components.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Components.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=Components.cpp' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Components.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=Coeff.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Coeff.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=ComponentStream.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/ComponentStream.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=Type.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Type.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=ComponentsStream.cpp' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/ComponentsStream.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=CNN_stream' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu19eg-ffvc1760-2-i' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [HLS 200-1465] Applying ini 'clock=280mhz' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(14)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.571ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.124 seconds; current allocated memory: 269.340 MB.
INFO: [HLS 200-10] Analyzing design file 'ComponentsStream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'dout' (ComponentsStream.cpp:57:43)
INFO: [HLS 200-10] Analyzing design file 'Components.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (Components.cpp:266:92)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (Components.cpp:276:103)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Components.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 31.268 seconds; current allocated memory: 280.215 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,057 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83,876 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,670 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,648 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,596 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,236 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,777 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,107 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,953 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,836 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,836 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,836 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,168 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,854 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,245 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,110 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'log_reduce::log(float)' into 'hls::log(float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'l_softmax_layer_stream(hls::stream<int, 4> (&) [2], int*)' (./ComponentStream.h:338:17)
INFO: [HLS 214-131] Inlining function 'hls::log(float)' into 'l_softmax_layer_stream(hls::stream<int, 4> (&) [2], int*)' (./ComponentStream.h:340:12)
INFO: [HLS 214-241] Aggregating axis (array-to-stream) variable 'din' with compact=bit mode in 8-bits (ComponentsStream.cpp:5:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_341_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:341:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_335_1' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:335:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_284_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:284:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_285_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:285:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_278_1' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:278:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_279_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:279:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_243_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:243:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_248_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:248:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_256_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:256:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_257_5' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:257:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_263_6' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:263:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_227_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:227:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_228_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:228:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_220_1' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:220:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_221_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:221:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_185_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:185:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_190_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:190:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_198_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:198:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_199_5' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:199:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_205_6' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:205:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_169_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:169:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_170_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:170:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_162_1' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:162:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:163:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:127:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_132_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:132:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:140:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_141_5' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:141:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_147_6' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:147:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_98_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:98:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:101:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:105:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_18_1' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:18:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_2' (./ComponentStream.h:341:23) in function 'l_softmax_layer_stream' completely with a factor of 2 (./ComponentStream.h:331:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_1' (./ComponentStream.h:335:23) in function 'l_softmax_layer_stream' completely with a factor of 2 (./ComponentStream.h:331:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_318_1' (./ComponentStream.h:318:23) in function 'fully_connect2_layer_stream' completely with a factor of 2 (./ComponentStream.h:316:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_2' (./ComponentStream.h:322:27) in function 'fully_connect2_layer_stream' completely with a factor of 36 (./ComponentStream.h:316:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_307_3' (./ComponentStream.h:307:23) in function 'reshape_concate_layer_stream' completely with a factor of 5 (./ComponentStream.h:295:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_302_2' (./ComponentStream.h:302:23) in function 'reshape_concate_layer_stream' completely with a factor of 6 (./ComponentStream.h:295:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_297_1' (./ComponentStream.h:297:23) in function 'reshape_concate_layer_stream' completely with a factor of 7 (./ComponentStream.h:295:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_284_3' (./ComponentStream.h:284:23) in function 'conv2d_5_stream_layer_post<9u>' completely with a factor of 2 (./ComponentStream.h:275:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_285_4' (./ComponentStream.h:285:27) in function 'conv2d_5_stream_layer_post<9u>' completely with a factor of 5 (./ComponentStream.h:275:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_278_1' (./ComponentStream.h:278:23) in function 'conv2d_5_stream_layer_post<9u>' completely with a factor of 9 (./ComponentStream.h:275:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_279_2' (./ComponentStream.h:279:27) in function 'conv2d_5_stream_layer_post<9u>' completely with a factor of 10 (./ComponentStream.h:275:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_239_1' (./ComponentStream.h:239:23) in function 'conv2d_5_stream_layer<9u>' partially with a factor of 3 (./ComponentStream.h:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_2' (./ComponentStream.h:243:27) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_248_3' (./ComponentStream.h:248:27) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 10 (./ComponentStream.h:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_263_6' (./ComponentStream.h:263:35) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_256_4' (./ComponentStream.h:256:35) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_257_5' (./ComponentStream.h:257:39) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 16 (./ComponentStream.h:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_3' (./ComponentStream.h:227:23) in function 'conv2d_4_stream_layer_post<9u>' completely with a factor of 2 (./ComponentStream.h:217:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_228_4' (./ComponentStream.h:228:27) in function 'conv2d_4_stream_layer_post<9u>' completely with a factor of 6 (./ComponentStream.h:217:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_1' (./ComponentStream.h:220:23) in function 'conv2d_4_stream_layer_post<9u>' completely with a factor of 9 (./ComponentStream.h:217:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_221_2' (./ComponentStream.h:221:27) in function 'conv2d_4_stream_layer_post<9u>' completely with a factor of 8 (./ComponentStream.h:217:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_181_1' (./ComponentStream.h:181:23) in function 'conv2d_4_stream_layer<9u>' partially with a factor of 3 (./ComponentStream.h:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_185_2' (./ComponentStream.h:185:27) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_190_3' (./ComponentStream.h:190:27) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_205_6' (./ComponentStream.h:205:35) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_198_4' (./ComponentStream.h:198:35) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_199_5' (./ComponentStream.h:199:39) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 16 (./ComponentStream.h:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_3' (./ComponentStream.h:169:23) in function 'conv2d_3_stream_layer_post<9u>' completely with a factor of 2 (./ComponentStream.h:159:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_170_4' (./ComponentStream.h:170:27) in function 'conv2d_3_stream_layer_post<9u>' completely with a factor of 7 (./ComponentStream.h:159:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_1' (./ComponentStream.h:162:23) in function 'conv2d_3_stream_layer_post<9u>' completely with a factor of 9 (./ComponentStream.h:159:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_2' (./ComponentStream.h:163:27) in function 'conv2d_3_stream_layer_post<9u>' completely with a factor of 6 (./ComponentStream.h:159:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_123_1' (./ComponentStream.h:123:23) in function 'conv2d_3_stream_layer<9u>' partially with a factor of 3 (./ComponentStream.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_2' (./ComponentStream.h:127:27) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_3' (./ComponentStream.h:132:27) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 6 (./ComponentStream.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_6' (./ComponentStream.h:147:35) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./ComponentStream.h:140:35) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_5' (./ComponentStream.h:141:39) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 16 (./ComponentStream.h:122:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_94_1' (./ComponentStream.h:94:22) in function 'fully_connect_layer_stream3<9u>' partially with a factor of 3 (./ComponentStream.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (./ComponentStream.h:98:26) in function 'fully_connect_layer_stream3<9u>' completely with a factor of 8 (./ComponentStream.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_3' (./ComponentStream.h:101:31) in function 'fully_connect_layer_stream3<9u>' completely with a factor of 16 (./ComponentStream.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_4' (./ComponentStream.h:105:35) in function 'fully_connect_layer_stream3<9u>' completely with a factor of 18 (./ComponentStream.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_1' (./ComponentStream.h:50:22) in function 'feature_concate_layer_stream<9u>' completely with a factor of 9 (./ComponentStream.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_2' (./ComponentStream.h:55:26) in function 'feature_concate_layer_stream<9u>' completely with a factor of 18 (./ComponentStream.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (./ComponentStream.h:33:22) in function 'embedding_layer_stream<9u>' completely with a factor of 9 (./ComponentStream.h:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (./ComponentStream.h:18:19) in function 'feature_separate_layer_stream<9u>' completely with a factor of 9 (./ComponentStream.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'l_softmax_layer_stream(hls::stream<int, 4> (&) [2], int*)' (./ComponentStream.h:331:0)
INFO: [HLS 214-248] Applying array_partition to 'len_x': Complete partitioning on dimension 1. (ComponentsStream.cpp:13:29)
INFO: [HLS 214-248] Applying array_partition to 'ipd_x': Complete partitioning on dimension 1. (ComponentsStream.cpp:13:39)
INFO: [HLS 214-248] Applying array_partition to 'len_x_embedding': Complete partitioning on dimension 1. (ComponentsStream.cpp:14:31)
INFO: [HLS 214-248] Applying array_partition to 'ipd_x_embedding': Complete partitioning on dimension 1. (ComponentsStream.cpp:15:31)
INFO: [HLS 214-248] Applying array_partition to 'feature_embedding': Complete partitioning on dimension 1. (ComponentsStream.cpp:16:35)
INFO: [HLS 214-248] Applying array_partition to 'proj_embedding3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:18:33)
INFO: [HLS 214-248] Applying array_partition to 'proj_embedding4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:19:33)
INFO: [HLS 214-248] Applying array_partition to 'proj_embedding5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:20:33)
INFO: [HLS 214-248] Applying array_partition to 'sum_out3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:22:26)
INFO: [HLS 214-248] Applying array_partition to 'sum_out4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:23:26)
INFO: [HLS 214-248] Applying array_partition to 'sum_out5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:24:26)
INFO: [HLS 214-248] Applying array_partition to 'conv_out3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:26:26)
INFO: [HLS 214-248] Applying array_partition to 'conv_out4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:27:26)
INFO: [HLS 214-248] Applying array_partition to 'conv_out5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:28:26)
INFO: [HLS 214-248] Applying array_partition to 'fc2_embedding': Complete partitioning on dimension 1. (ComponentsStream.cpp:31:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature2_embedding' with compact=bit mode in 1152-bits (ComponentsStream.cpp:30:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_0' with compact=bit mode in 320-bits (ComponentsStream.cpp:14:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_1' with compact=bit mode in 320-bits (ComponentsStream.cpp:14:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_2' with compact=bit mode in 320-bits (ComponentsStream.cpp:14:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_3' with compact=bit mode in 320-bits (ComponentsStream.cpp:14:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_4' with compact=bit mode in 320-bits (ComponentsStream.cpp:14:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_5' with compact=bit mode in 320-bits (ComponentsStream.cpp:14:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_6' with compact=bit mode in 320-bits (ComponentsStream.cpp:14:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_7' with compact=bit mode in 320-bits (ComponentsStream.cpp:14:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_8' with compact=bit mode in 320-bits (ComponentsStream.cpp:14:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_3' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_4' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_5' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_6' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_7' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_8' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_0' with compact=bit mode in 576-bits (ComponentsStream.cpp:16:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_1' with compact=bit mode in 576-bits (ComponentsStream.cpp:16:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_2' with compact=bit mode in 576-bits (ComponentsStream.cpp:16:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_3' with compact=bit mode in 576-bits (ComponentsStream.cpp:16:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_4' with compact=bit mode in 576-bits (ComponentsStream.cpp:16:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_5' with compact=bit mode in 576-bits (ComponentsStream.cpp:16:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_6' with compact=bit mode in 576-bits (ComponentsStream.cpp:16:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_7' with compact=bit mode in 576-bits (ComponentsStream.cpp:16:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_8' with compact=bit mode in 576-bits (ComponentsStream.cpp:16:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_0_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_0_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_0_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_1_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_1_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_1_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_2_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_2_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_2_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_3_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_3_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_3_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_4_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_4_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_4_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_5_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_5_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_5_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_6_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_6_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_6_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_7_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_7_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_7_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_0_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_0_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_0_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_1_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_1_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_1_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_2_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_2_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_2_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_3_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_3_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_3_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_4_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_4_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_4_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_5_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_5_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_5_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_6_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_6_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_6_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_7_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_7_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_7_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_0_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_0_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_0_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_1_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_1_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_1_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_2_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_2_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_2_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_3_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_3_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_3_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_4_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_4_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_4_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_5_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_5_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_5_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_6_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_6_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_6_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_7_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_7_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_7_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-248] Applying array_reshape to 'din': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (ComponentsStream.cpp:5:0)
INFO: [HLS 214-248] Applying array_reshape to 'dout': Complete reshaping on dimension 1. (ComponentsStream.cpp:5:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL26len_embedding_table_stream' dimension 2 completely based on constant index. (./Coeff.h:14:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL26ipd_embedding_table_stream' dimension 2 completely based on constant index. (./Coeff.h:18:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'ipd_embedding_table_stream' due to pipeline pragma (./Coeff.h:18:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'len_embedding_table_stream' due to pipeline pragma (./Coeff.h:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL26len_embedding_table_stream': Complete partitioning on dimension 2. (./Coeff.h:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL26ipd_embedding_table_stream': Complete partitioning on dimension 2. (./Coeff.h:18:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'dout' (ComponentsStream.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 28.488 seconds; current allocated memory: 299.496 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 299.496 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.576 seconds; current allocated memory: 310.203 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.644 seconds; current allocated memory: 321.969 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN_stream' (ComponentsStream.cpp:13:1), detected/extracted 13 process function(s): 
	 'feature_separate_layer_stream<9u>'
	 'embedding_layer_stream<9u>'
	 'feature_concate_layer_stream<9u>'
	 'fully_connect_layer_stream3<9u>'
	 'conv2d_3_stream_layer<9u>'
	 'conv2d_3_stream_layer_post<9u>'
	 'conv2d_4_stream_layer<9u>'
	 'conv2d_4_stream_layer_post<9u>'
	 'conv2d_5_stream_layer<9u>'
	 'conv2d_5_stream_layer_post<9u>'
	 'reshape_concate_layer_stream'
	 'fully_connect2_layer_stream'
	 'l_softmax_layer_stream'.
INFO: [XFORM 203-11] Balancing expressions in function 'fully_connect_layer_stream3<9u>' (./ComponentStream.h:94:22)...51 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_5_stream_layer_post<9u>' (./ComponentStream.h:275:1)...40 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_4_stream_layer_post<9u>' (./ComponentStream.h:217:1)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.144 seconds; current allocated memory: 351.512 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.639 seconds; current allocated memory: 483.938 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN_stream' ...
WARNING: [SYN 201-103] Legalizing function name 'feature_separate_layer_stream<9u>' to 'feature_separate_layer_stream_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'embedding_layer_stream<9u>' to 'embedding_layer_stream_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'feature_concate_layer_stream<9u>' to 'feature_concate_layer_stream_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connect_layer_stream3<9u>' to 'fully_connect_layer_stream3_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_3_stream_layer<9u>' to 'conv2d_3_stream_layer_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_3_stream_layer_post<9u>' to 'conv2d_3_stream_layer_post_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_4_stream_layer<9u>' to 'conv2d_4_stream_layer_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_4_stream_layer_post<9u>' to 'conv2d_4_stream_layer_post_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_5_stream_layer<9u>' to 'conv2d_5_stream_layer_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_5_stream_layer_post<9u>' to 'conv2d_5_stream_layer_post_9u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feature_separate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feature_separate_layer_stream<9u>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'feature_separate_layer_stream<9u>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 488.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 489.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'embedding_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 494.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 495.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feature_concate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 495.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 495.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect_layer_stream3_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_94_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 500.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 501.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 501.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 501.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv2d_3_stream_layer_post<9u>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'conv2d_3_stream_layer_post<9u>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 502.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 503.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_4_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_181_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 505.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 505.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_4_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv2d_4_stream_layer_post<9u>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'conv2d_4_stream_layer_post<9u>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 506.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.05 seconds; current allocated memory: 507.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_5_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_239_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_239_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 509.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 510.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_5_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv2d_5_stream_layer_post<9u>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'conv2d_5_stream_layer_post<9u>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 511.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.918 seconds; current allocated memory: 512.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reshape_concate_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 512.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 513.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect2_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 513.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 513.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_softmax_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'l_softmax_layer_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 82, function 'l_softmax_layer_stream'
WARNING: [HLS 200-871] Estimated clock period (3.239 ns) exceeds the target (target clock period: 3.571 ns, clock uncertainty: 0.964 ns, effective delay budget: 2.607 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'l_softmax_layer_stream' consists of the following:
	'sitofp' operation 32 bit ('vf', ./ComponentStream.h:337) [9]  (3.239 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 514.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 514.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.239 ns) exceeds the target (target clock period: 3.571 ns, clock uncertainty: 0.964 ns, effective delay budget: 2.607 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'CNN_stream' consists of the following:
	'call' operation 0 bit ('_ln51', ComponentsStream.cpp:51) to 'l_softmax_layer_stream' [1155]  (3.239 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.986 seconds; current allocated memory: 525.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 525.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feature_separate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feature_separate_layer_stream_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 527.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'embedding_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'embedding_layer_stream_9u_s' is 5205 from HDL expression: ((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))
INFO: [RTGEN 206-100] Finished creating RTL model for 'embedding_layer_stream_9u_s'.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_0_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_1_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_5_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_0_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_1_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_5_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_7_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.393 seconds; current allocated memory: 536.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feature_concate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'feature_concate_layer_stream_9u_s' is 5214 from HDL expression: ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'feature_concate_layer_stream_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.809 seconds; current allocated memory: 544.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect_layer_stream3_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connect_layer_stream3_9u_s' pipeline 'VITIS_LOOP_94_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect_layer_stream3_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 551.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_3_stream_layer_9u_s' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3_stream_layer_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.78 seconds; current allocated memory: 562.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_3_stream_layer_post_9u_s' pipeline 'conv2d_3_stream_layer_post<9u>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3_stream_layer_post_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 568.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_4_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_4_stream_layer_9u_s' pipeline 'VITIS_LOOP_181_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_4_stream_layer_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 577.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_4_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_4_stream_layer_post_9u_s' pipeline 'conv2d_4_stream_layer_post<9u>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_4_stream_layer_post_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 583.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_5_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_5_stream_layer_9u_s' pipeline 'VITIS_LOOP_239_1' pipeline type 'loop pipeline'
