\hypertarget{struct_f_m_c___bank1_e___type_def}{}\section{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_c___bank1_e___type_def}\index{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}


Flexible Memory Controller Bank1E.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank1_e___type_def_a20f13b79c0f8670af319af0c5ebd5c91}{B\+W\+TR}} \mbox{[}7\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Memory Controller Bank1E. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_f_m_c___bank1_e___type_def_a20f13b79c0f8670af319af0c5ebd5c91}\label{struct_f_m_c___bank1_e___type_def_a20f13b79c0f8670af319af0c5ebd5c91}} 
\index{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}!B\+W\+TR@{B\+W\+TR}}
\index{B\+W\+TR@{B\+W\+TR}!F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+W\+TR}{BWTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+W\+TR\mbox{[}7\mbox{]}}

N\+O\+R/\+P\+S\+R\+AM write timing registers, Address offset\+: 0x104-\/0x11C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\end{DoxyCompactItemize}
