Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 05:47:07 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 439         
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (439)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1158)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (439)
--------------------------
 There are 439 register/latch pins with no clock driven by root clock pin: D_slowclk_dff_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1158)
---------------------------------------------------
 There are 1158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.697        0.000                      0                    3        0.521        0.000                      0                    3        4.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.697        0.000                      0                    3        0.521        0.000                      0                    3        4.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.697ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.580ns (25.249%)  route 1.717ns (74.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.563     5.147    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  D_slowclk_dff_q_reg[1]/Q
                         net (fo=2, routed)           1.717     7.321    reset_cond/D_slowclk_dff_q_reg[2]
    SLICE_X36Y40         LUT3 (Prop_lut3_I1_O)        0.124     7.445 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     7.445    reset_cond_n_2
    SLICE_X36Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.443    14.848    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
                         clock pessimism              0.299    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X36Y40         FDRE (Setup_fdre_C_D)        0.029    15.141    D_slowclk_dff_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  7.697    

Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.606ns (26.085%)  route 1.717ns (73.915%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.563     5.147    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  D_slowclk_dff_q_reg[1]/Q
                         net (fo=2, routed)           1.717     7.321    reset_cond/D_slowclk_dff_q_reg[2]
    SLICE_X36Y40         LUT4 (Prop_lut4_I0_O)        0.150     7.471 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     7.471    reset_cond_n_0
    SLICE_X36Y40         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.443    14.848    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  D_slowclk_dff_q_reg[2]/C
                         clock pessimism              0.299    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X36Y40         FDRE (Setup_fdre_C_D)        0.075    15.187    D_slowclk_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  7.717    

Slack (MET) :             8.075ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.608ns (37.662%)  route 1.006ns (62.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.558     5.142    clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  D_slowclk_dff_q_reg[0]/Q
                         net (fo=3, routed)           0.512     6.111    reset_cond/D_slowclk_dff_q_reg[2]_0
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.152     6.263 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.494     6.757    reset_cond_n_3
    SLICE_X37Y15         FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.439    14.844    clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
                         clock pessimism              0.298    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)       -0.275    14.832    D_slowclk_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                  8.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.184ns (35.091%)  route 0.340ns (64.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.559     1.503    clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  D_slowclk_dff_q_reg[0]/Q
                         net (fo=3, routed)           0.172     1.816    reset_cond/D_slowclk_dff_q_reg[2]_0
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.043     1.859 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.168     2.027    reset_cond_n_3
    SLICE_X37Y15         FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.826     2.016    clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.003     1.506    D_slowclk_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.189ns (26.495%)  route 0.524ns (73.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.559     1.503    clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  D_slowclk_dff_q_reg[0]/Q
                         net (fo=3, routed)           0.524     2.168    reset_cond/D_slowclk_dff_q_reg[2]_0
    SLICE_X36Y40         LUT4 (Prop_lut4_I1_O)        0.048     2.216 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.216    reset_cond_n_0
    SLICE_X36Y40         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.831     2.021    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  D_slowclk_dff_q_reg[2]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.107     1.648    D_slowclk_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.185%)  route 0.524ns (73.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.559     1.503    clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  D_slowclk_dff_q_reg[0]/Q
                         net (fo=3, routed)           0.524     2.168    reset_cond/D_slowclk_dff_q_reg[2]_0
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.045     2.213 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.213    reset_cond_n_2
    SLICE_X36Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.831     2.021    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.091     1.632    D_slowclk_dff_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.581    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y15   D_slowclk_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   D_slowclk_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   D_slowclk_dff_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y15   D_slowclk_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y15   D_slowclk_dff_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   D_slowclk_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   D_slowclk_dff_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   D_slowclk_dff_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   D_slowclk_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y15   D_slowclk_dff_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y15   D_slowclk_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   D_slowclk_dff_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   D_slowclk_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   D_slowclk_dff_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   D_slowclk_dff_q_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1221 Endpoints
Min Delay          1221 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.638ns  (logic 10.452ns (31.071%)  route 23.187ns (68.929%))
  Logic Levels:           32  (CARRY4=8 FDRE=1 LUT2=2 LUT4=6 LUT5=7 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][7]/C
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[4][7]/Q
                         net (fo=13, routed)          1.215     1.733    L_reg/M_reg_targetpixel[7]
    SLICE_X52Y18         LUT4 (Prop_lut4_I2_O)        0.124     1.857 f  L_reg/L_44701aeb_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.842     2.699    L_reg/L_44701aeb_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.823 r  L_reg/L_44701aeb_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.706     3.529    L_reg/L_44701aeb_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I4_O)        0.124     3.653 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.886     4.538    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X53Y17         LUT4 (Prop_lut4_I2_O)        0.152     4.690 r  L_reg/L_44701aeb_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.846     5.536    L_reg/L_44701aeb_remainder0__0_carry_i_9_n_0
    SLICE_X51Y16         LUT4 (Prop_lut4_I2_O)        0.326     5.862 r  L_reg/L_44701aeb_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.862    timerseg_driver/decimal_renderer/i__carry__0_i_19__2_0[1]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.412 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.412    timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.526 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.526    timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__0_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.860 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.980     7.841    L_reg/L_44701aeb_remainder0_1[9]
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.303     8.144 r  L_reg/i__carry_i_16__2/O
                         net (fo=9, routed)           0.943     9.087    L_reg/i__carry_i_16__2_n_0
    SLICE_X50Y15         LUT4 (Prop_lut4_I0_O)        0.124     9.211 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=7, routed)           0.848    10.059    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X50Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.183 f  L_reg/i__carry__0_i_12__2/O
                         net (fo=5, routed)           1.114    11.297    L_reg/i__carry__0_i_12__2_n_0
    SLICE_X52Y12         LUT4 (Prop_lut4_I1_O)        0.146    11.443 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.469    11.913    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X52Y12         LUT5 (Prop_lut5_I2_O)        0.328    12.241 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=3, routed)           0.648    12.889    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.013 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.644    13.657    timerseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X52Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.061 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.061    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.384 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.768    15.152    timerseg_driver/decimal_renderer/D_registers_q_reg[4][9][1]
    SLICE_X54Y16         LUT5 (Prop_lut5_I2_O)        0.306    15.458 r  timerseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=12, routed)          1.043    16.501    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I4_O)        0.124    16.625 r  L_reg/i__carry__0_i_12__1/O
                         net (fo=6, routed)           0.985    17.610    L_reg/i__carry__0_i_12__1_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I4_O)        0.124    17.734 f  L_reg/i__carry_i_15__1/O
                         net (fo=2, routed)           0.595    18.329    L_reg/i__carry_i_15__1_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I1_O)        0.149    18.478 r  L_reg/i__carry_i_2__1/O
                         net (fo=2, routed)           0.999    19.477    L_reg/D_registers_q_reg[4][3]_0[1]
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.332    19.809 r  L_reg/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    19.809    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14_0[2]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.525 f  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    21.383    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.295    21.678 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.264    21.942    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X57Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.066 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.840    22.906    L_reg/timerseg_OBUF[10]_inst_i_6_2
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.124    23.030 f  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.810    23.840    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.124    23.964 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.508    24.472    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124    24.596 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.856    25.452    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I2_O)        0.124    25.576 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.519    30.095    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    33.638 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    33.638    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.416ns  (logic 10.331ns (30.917%)  route 23.085ns (69.083%))
  Logic Levels:           31  (CARRY4=8 FDRE=1 LUT2=2 LUT3=1 LUT4=6 LUT5=7 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][7]/C
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[4][7]/Q
                         net (fo=13, routed)          1.215     1.733    L_reg/M_reg_targetpixel[7]
    SLICE_X52Y18         LUT4 (Prop_lut4_I2_O)        0.124     1.857 f  L_reg/L_44701aeb_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.842     2.699    L_reg/L_44701aeb_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.823 r  L_reg/L_44701aeb_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.706     3.529    L_reg/L_44701aeb_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I4_O)        0.124     3.653 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.886     4.538    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X53Y17         LUT4 (Prop_lut4_I2_O)        0.152     4.690 r  L_reg/L_44701aeb_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.846     5.536    L_reg/L_44701aeb_remainder0__0_carry_i_9_n_0
    SLICE_X51Y16         LUT4 (Prop_lut4_I2_O)        0.326     5.862 r  L_reg/L_44701aeb_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.862    timerseg_driver/decimal_renderer/i__carry__0_i_19__2_0[1]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.412 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.412    timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.526 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.526    timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__0_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.860 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.980     7.841    L_reg/L_44701aeb_remainder0_1[9]
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.303     8.144 r  L_reg/i__carry_i_16__2/O
                         net (fo=9, routed)           0.943     9.087    L_reg/i__carry_i_16__2_n_0
    SLICE_X50Y15         LUT4 (Prop_lut4_I0_O)        0.124     9.211 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=7, routed)           0.848    10.059    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X50Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.183 f  L_reg/i__carry__0_i_12__2/O
                         net (fo=5, routed)           1.114    11.297    L_reg/i__carry__0_i_12__2_n_0
    SLICE_X52Y12         LUT4 (Prop_lut4_I1_O)        0.146    11.443 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.469    11.913    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X52Y12         LUT5 (Prop_lut5_I2_O)        0.328    12.241 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=3, routed)           0.648    12.889    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.013 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.644    13.657    timerseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X52Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.061 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.061    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.384 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.768    15.152    timerseg_driver/decimal_renderer/D_registers_q_reg[4][9][1]
    SLICE_X54Y16         LUT5 (Prop_lut5_I2_O)        0.306    15.458 r  timerseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=12, routed)          1.043    16.501    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I4_O)        0.124    16.625 r  L_reg/i__carry__0_i_12__1/O
                         net (fo=6, routed)           0.985    17.610    L_reg/i__carry__0_i_12__1_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I4_O)        0.124    17.734 f  L_reg/i__carry_i_15__1/O
                         net (fo=2, routed)           0.595    18.329    L_reg/i__carry_i_15__1_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I1_O)        0.149    18.478 r  L_reg/i__carry_i_2__1/O
                         net (fo=2, routed)           0.999    19.477    L_reg/D_registers_q_reg[4][3]_0[1]
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.332    19.809 r  L_reg/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    19.809    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14_0[2]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.525 f  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    21.383    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.295    21.678 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.264    21.942    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X57Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.066 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           1.294    23.360    L_reg/timerseg_OBUF[10]_inst_i_6_2
    SLICE_X54Y12         LUT4 (Prop_lut4_I2_O)        0.124    23.484 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.452    23.936    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.124    24.060 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.226    25.286    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y14         LUT3 (Prop_lut3_I0_O)        0.124    25.410 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.459    29.869    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    33.416 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    33.416    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.234ns  (logic 10.430ns (31.385%)  route 22.804ns (68.615%))
  Logic Levels:           33  (CARRY4=9 FDRE=1 LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][8]/C
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=16, routed)          1.359     1.815    L_reg/D_registers_q_reg[0][11]_0[6]
    SLICE_X40Y17         LUT3 (Prop_lut3_I2_O)        0.150     1.965 f  L_reg/L_44701aeb_remainder0__0_carry_i_17/O
                         net (fo=3, routed)           0.801     2.765    L_reg/L_44701aeb_remainder0__0_carry_i_17_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I5_O)        0.332     3.097 r  L_reg/L_44701aeb_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.820     3.917    L_reg/L_44701aeb_remainder0__0_carry_i_14__0_n_0
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.124     4.041 f  L_reg/L_44701aeb_remainder0__0_carry_i_13/O
                         net (fo=6, routed)           1.004     5.045    L_reg/L_44701aeb_remainder0__0_carry_i_13_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.124     5.169 r  L_reg/L_44701aeb_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.214     6.383    L_reg/L_44701aeb_remainder0__0_carry_i_11_n_0
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.124     6.507 r  L_reg/L_44701aeb_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.507    bseg_driver/decimal_renderer/i__carry_i_5__3_0[0]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.039 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.039    bseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.352 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.005     8.356    L_reg/L_44701aeb_remainder0[7]
    SLICE_X38Y18         LUT5 (Prop_lut5_I1_O)        0.306     8.662 r  L_reg/i__carry_i_19__0/O
                         net (fo=9, routed)           1.061     9.724    L_reg/i__carry_i_19__0_n_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124     9.848 f  L_reg/i__carry_i_21__0/O
                         net (fo=8, routed)           0.854    10.702    L_reg/i__carry_i_21__0_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.826 f  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.690    11.516    L_reg/i__carry_i_23__0_n_0
    SLICE_X39Y14         LUT5 (Prop_lut5_I3_O)        0.124    11.640 f  L_reg/i__carry_i_13__2/O
                         net (fo=6, routed)           0.605    12.245    L_reg/i__carry_i_13__2_n_0
    SLICE_X38Y16         LUT5 (Prop_lut5_I4_O)        0.124    12.369 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.010    13.379    L_reg/i__carry_i_12__2_n_0
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.503 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.190    13.693    bseg_driver/decimal_renderer/i__carry_i_14[0]
    SLICE_X39Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.200 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.200    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.314    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.553 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.327    15.880    L_reg/L_44701aeb_remainder0_inferred__1/i__carry__2[2]
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.302    16.182 f  L_reg/i__carry_i_23/O
                         net (fo=13, routed)          1.411    17.593    L_reg/L_44701aeb_remainder0_inferred__0/i__carry__1
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.717 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.585    18.302    L_reg/i__carry_i_20_n_0
    SLICE_X43Y14         LUT4 (Prop_lut4_I1_O)        0.124    18.426 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.831    19.257    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I0_O)        0.124    19.381 r  L_reg/i__carry_i_16/O
                         net (fo=3, routed)           0.826    20.207    L_reg/i__carry_i_16_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    20.331 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.331    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.881 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.881    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.995 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.995    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.109 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.109    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.331 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    22.155    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y17         LUT6 (Prop_lut6_I4_O)        0.299    22.454 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.172    22.625    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.124    22.749 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.961    23.710    L_reg/bseg_OBUF[10]_inst_i_17_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I5_O)        0.124    23.834 r  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.415    24.249    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124    24.373 f  L_reg/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.804    25.178    L_reg/bseg_OBUF[10]_inst_i_17_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.124    25.302 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.061    26.362    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I2_O)        0.152    26.514 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.976    29.490    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    33.234 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    33.234    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.222ns  (logic 10.434ns (31.406%)  route 22.788ns (68.594%))
  Logic Levels:           32  (CARRY4=8 FDRE=1 LUT2=2 LUT4=6 LUT5=7 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][7]/C
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[4][7]/Q
                         net (fo=13, routed)          1.215     1.733    L_reg/M_reg_targetpixel[7]
    SLICE_X52Y18         LUT4 (Prop_lut4_I2_O)        0.124     1.857 f  L_reg/L_44701aeb_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.842     2.699    L_reg/L_44701aeb_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.823 r  L_reg/L_44701aeb_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.706     3.529    L_reg/L_44701aeb_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I4_O)        0.124     3.653 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.886     4.538    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X53Y17         LUT4 (Prop_lut4_I2_O)        0.152     4.690 r  L_reg/L_44701aeb_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.846     5.536    L_reg/L_44701aeb_remainder0__0_carry_i_9_n_0
    SLICE_X51Y16         LUT4 (Prop_lut4_I2_O)        0.326     5.862 r  L_reg/L_44701aeb_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.862    timerseg_driver/decimal_renderer/i__carry__0_i_19__2_0[1]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.412 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.412    timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.526 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.526    timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__0_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.860 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.980     7.841    L_reg/L_44701aeb_remainder0_1[9]
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.303     8.144 r  L_reg/i__carry_i_16__2/O
                         net (fo=9, routed)           0.943     9.087    L_reg/i__carry_i_16__2_n_0
    SLICE_X50Y15         LUT4 (Prop_lut4_I0_O)        0.124     9.211 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=7, routed)           0.848    10.059    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X50Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.183 f  L_reg/i__carry__0_i_12__2/O
                         net (fo=5, routed)           1.114    11.297    L_reg/i__carry__0_i_12__2_n_0
    SLICE_X52Y12         LUT4 (Prop_lut4_I1_O)        0.146    11.443 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.469    11.913    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X52Y12         LUT5 (Prop_lut5_I2_O)        0.328    12.241 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=3, routed)           0.648    12.889    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.013 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.644    13.657    timerseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X52Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.061 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.061    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.384 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.768    15.152    timerseg_driver/decimal_renderer/D_registers_q_reg[4][9][1]
    SLICE_X54Y16         LUT5 (Prop_lut5_I2_O)        0.306    15.458 r  timerseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=12, routed)          1.043    16.501    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I4_O)        0.124    16.625 r  L_reg/i__carry__0_i_12__1/O
                         net (fo=6, routed)           0.985    17.610    L_reg/i__carry__0_i_12__1_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I4_O)        0.124    17.734 f  L_reg/i__carry_i_15__1/O
                         net (fo=2, routed)           0.595    18.329    L_reg/i__carry_i_15__1_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I1_O)        0.149    18.478 r  L_reg/i__carry_i_2__1/O
                         net (fo=2, routed)           0.999    19.477    L_reg/D_registers_q_reg[4][3]_0[1]
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.332    19.809 r  L_reg/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    19.809    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14_0[2]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.525 f  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    21.383    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.295    21.678 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.264    21.942    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X57Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.066 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.840    22.906    L_reg/timerseg_OBUF[10]_inst_i_6_2
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.124    23.030 f  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.810    23.840    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.124    23.964 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.508    24.472    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124    24.596 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.852    25.447    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I0_O)        0.124    25.571 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.125    29.696    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    33.222 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    33.222    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.197ns  (logic 10.721ns (32.296%)  route 22.476ns (67.704%))
  Logic Levels:           32  (CARRY4=8 FDRE=1 LUT2=2 LUT4=6 LUT5=7 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][7]/C
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[4][7]/Q
                         net (fo=13, routed)          1.215     1.733    L_reg/M_reg_targetpixel[7]
    SLICE_X52Y18         LUT4 (Prop_lut4_I2_O)        0.124     1.857 f  L_reg/L_44701aeb_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.842     2.699    L_reg/L_44701aeb_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.823 r  L_reg/L_44701aeb_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.706     3.529    L_reg/L_44701aeb_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I4_O)        0.124     3.653 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.886     4.538    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X53Y17         LUT4 (Prop_lut4_I2_O)        0.152     4.690 r  L_reg/L_44701aeb_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.846     5.536    L_reg/L_44701aeb_remainder0__0_carry_i_9_n_0
    SLICE_X51Y16         LUT4 (Prop_lut4_I2_O)        0.326     5.862 r  L_reg/L_44701aeb_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.862    timerseg_driver/decimal_renderer/i__carry__0_i_19__2_0[1]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.412 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.412    timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.526 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.526    timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__0_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.860 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.980     7.841    L_reg/L_44701aeb_remainder0_1[9]
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.303     8.144 r  L_reg/i__carry_i_16__2/O
                         net (fo=9, routed)           0.943     9.087    L_reg/i__carry_i_16__2_n_0
    SLICE_X50Y15         LUT4 (Prop_lut4_I0_O)        0.124     9.211 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=7, routed)           0.848    10.059    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X50Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.183 f  L_reg/i__carry__0_i_12__2/O
                         net (fo=5, routed)           1.114    11.297    L_reg/i__carry__0_i_12__2_n_0
    SLICE_X52Y12         LUT4 (Prop_lut4_I1_O)        0.146    11.443 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.469    11.913    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X52Y12         LUT5 (Prop_lut5_I2_O)        0.328    12.241 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=3, routed)           0.648    12.889    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.013 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.644    13.657    timerseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X52Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.061 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.061    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.384 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.768    15.152    timerseg_driver/decimal_renderer/D_registers_q_reg[4][9][1]
    SLICE_X54Y16         LUT5 (Prop_lut5_I2_O)        0.306    15.458 r  timerseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=12, routed)          1.043    16.501    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I4_O)        0.124    16.625 r  L_reg/i__carry__0_i_12__1/O
                         net (fo=6, routed)           0.985    17.610    L_reg/i__carry__0_i_12__1_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I4_O)        0.124    17.734 f  L_reg/i__carry_i_15__1/O
                         net (fo=2, routed)           0.595    18.329    L_reg/i__carry_i_15__1_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I1_O)        0.149    18.478 r  L_reg/i__carry_i_2__1/O
                         net (fo=2, routed)           0.999    19.477    L_reg/D_registers_q_reg[4][3]_0[1]
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.332    19.809 r  L_reg/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    19.809    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14_0[2]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.525 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    21.383    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.295    21.678 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.264    21.942    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X57Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.066 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.840    22.906    L_reg/timerseg_OBUF[10]_inst_i_6_2
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.124    23.030 r  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.810    23.840    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.124    23.964 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.508    24.472    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124    24.596 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.852    25.447    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I3_O)        0.150    25.597 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.813    29.410    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.787    33.197 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    33.197    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.182ns  (logic 10.424ns (31.415%)  route 22.758ns (68.585%))
  Logic Levels:           33  (CARRY4=9 FDRE=1 LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][8]/C
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=16, routed)          1.359     1.815    L_reg/D_registers_q_reg[0][11]_0[6]
    SLICE_X40Y17         LUT3 (Prop_lut3_I2_O)        0.150     1.965 f  L_reg/L_44701aeb_remainder0__0_carry_i_17/O
                         net (fo=3, routed)           0.801     2.765    L_reg/L_44701aeb_remainder0__0_carry_i_17_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I5_O)        0.332     3.097 r  L_reg/L_44701aeb_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.820     3.917    L_reg/L_44701aeb_remainder0__0_carry_i_14__0_n_0
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.124     4.041 f  L_reg/L_44701aeb_remainder0__0_carry_i_13/O
                         net (fo=6, routed)           1.004     5.045    L_reg/L_44701aeb_remainder0__0_carry_i_13_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.124     5.169 r  L_reg/L_44701aeb_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.214     6.383    L_reg/L_44701aeb_remainder0__0_carry_i_11_n_0
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.124     6.507 r  L_reg/L_44701aeb_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.507    bseg_driver/decimal_renderer/i__carry_i_5__3_0[0]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.039 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.039    bseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.352 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.005     8.356    L_reg/L_44701aeb_remainder0[7]
    SLICE_X38Y18         LUT5 (Prop_lut5_I1_O)        0.306     8.662 r  L_reg/i__carry_i_19__0/O
                         net (fo=9, routed)           1.061     9.724    L_reg/i__carry_i_19__0_n_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124     9.848 f  L_reg/i__carry_i_21__0/O
                         net (fo=8, routed)           0.854    10.702    L_reg/i__carry_i_21__0_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.826 f  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.690    11.516    L_reg/i__carry_i_23__0_n_0
    SLICE_X39Y14         LUT5 (Prop_lut5_I3_O)        0.124    11.640 f  L_reg/i__carry_i_13__2/O
                         net (fo=6, routed)           0.605    12.245    L_reg/i__carry_i_13__2_n_0
    SLICE_X38Y16         LUT5 (Prop_lut5_I4_O)        0.124    12.369 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.010    13.379    L_reg/i__carry_i_12__2_n_0
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.503 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.190    13.693    bseg_driver/decimal_renderer/i__carry_i_14[0]
    SLICE_X39Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.200 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.200    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.314    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.553 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.327    15.880    L_reg/L_44701aeb_remainder0_inferred__1/i__carry__2[2]
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.302    16.182 f  L_reg/i__carry_i_23/O
                         net (fo=13, routed)          1.411    17.593    L_reg/L_44701aeb_remainder0_inferred__0/i__carry__1
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.717 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.585    18.302    L_reg/i__carry_i_20_n_0
    SLICE_X43Y14         LUT4 (Prop_lut4_I1_O)        0.124    18.426 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.831    19.257    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I0_O)        0.124    19.381 r  L_reg/i__carry_i_16/O
                         net (fo=3, routed)           0.826    20.207    L_reg/i__carry_i_16_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    20.331 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.331    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.881 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.881    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.995 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.995    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.109 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.109    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.331 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    22.155    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y17         LUT6 (Prop_lut6_I4_O)        0.299    22.454 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.172    22.625    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.124    22.749 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.961    23.710    L_reg/bseg_OBUF[10]_inst_i_17_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I5_O)        0.124    23.834 r  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.415    24.249    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124    24.373 f  L_reg/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.804    25.178    L_reg/bseg_OBUF[10]_inst_i_17_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.124    25.302 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.025    26.327    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I2_O)        0.153    26.480 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.965    29.445    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    33.182 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    33.182    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.054ns  (logic 10.424ns (31.537%)  route 22.630ns (68.462%))
  Logic Levels:           33  (CARRY4=9 FDRE=1 LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][8]/C
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=16, routed)          1.359     1.815    L_reg/D_registers_q_reg[0][11]_0[6]
    SLICE_X40Y17         LUT3 (Prop_lut3_I2_O)        0.150     1.965 f  L_reg/L_44701aeb_remainder0__0_carry_i_17/O
                         net (fo=3, routed)           0.801     2.765    L_reg/L_44701aeb_remainder0__0_carry_i_17_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I5_O)        0.332     3.097 r  L_reg/L_44701aeb_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.820     3.917    L_reg/L_44701aeb_remainder0__0_carry_i_14__0_n_0
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.124     4.041 f  L_reg/L_44701aeb_remainder0__0_carry_i_13/O
                         net (fo=6, routed)           1.004     5.045    L_reg/L_44701aeb_remainder0__0_carry_i_13_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.124     5.169 r  L_reg/L_44701aeb_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.214     6.383    L_reg/L_44701aeb_remainder0__0_carry_i_11_n_0
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.124     6.507 r  L_reg/L_44701aeb_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.507    bseg_driver/decimal_renderer/i__carry_i_5__3_0[0]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.039 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.039    bseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.352 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.005     8.356    L_reg/L_44701aeb_remainder0[7]
    SLICE_X38Y18         LUT5 (Prop_lut5_I1_O)        0.306     8.662 r  L_reg/i__carry_i_19__0/O
                         net (fo=9, routed)           1.061     9.724    L_reg/i__carry_i_19__0_n_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124     9.848 f  L_reg/i__carry_i_21__0/O
                         net (fo=8, routed)           0.854    10.702    L_reg/i__carry_i_21__0_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.826 f  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.690    11.516    L_reg/i__carry_i_23__0_n_0
    SLICE_X39Y14         LUT5 (Prop_lut5_I3_O)        0.124    11.640 f  L_reg/i__carry_i_13__2/O
                         net (fo=6, routed)           0.605    12.245    L_reg/i__carry_i_13__2_n_0
    SLICE_X38Y16         LUT5 (Prop_lut5_I4_O)        0.124    12.369 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.010    13.379    L_reg/i__carry_i_12__2_n_0
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.503 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.190    13.693    bseg_driver/decimal_renderer/i__carry_i_14[0]
    SLICE_X39Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.200 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.200    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.314    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.553 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.327    15.880    L_reg/L_44701aeb_remainder0_inferred__1/i__carry__2[2]
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.302    16.182 f  L_reg/i__carry_i_23/O
                         net (fo=13, routed)          1.411    17.593    L_reg/L_44701aeb_remainder0_inferred__0/i__carry__1
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.717 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.585    18.302    L_reg/i__carry_i_20_n_0
    SLICE_X43Y14         LUT4 (Prop_lut4_I1_O)        0.124    18.426 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.831    19.257    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I0_O)        0.124    19.381 r  L_reg/i__carry_i_16/O
                         net (fo=3, routed)           0.826    20.207    L_reg/i__carry_i_16_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    20.331 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.331    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.881 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.881    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.995 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.995    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.109 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.109    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.331 f  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    22.155    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y17         LUT6 (Prop_lut6_I4_O)        0.299    22.454 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.172    22.625    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.124    22.749 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.961    23.710    L_reg/bseg_OBUF[10]_inst_i_17_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I5_O)        0.124    23.834 f  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.415    24.249    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124    24.373 r  L_reg/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.804    25.178    L_reg/bseg_OBUF[10]_inst_i_17_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.124    25.302 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.839    26.140    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I1_O)        0.150    26.290 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.024    29.314    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.740    33.054 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    33.054    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.961ns  (logic 10.621ns (32.222%)  route 22.340ns (67.778%))
  Logic Levels:           32  (CARRY4=8 FDRE=1 LUT2=2 LUT4=6 LUT5=7 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][7]/C
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[4][7]/Q
                         net (fo=13, routed)          1.215     1.733    L_reg/M_reg_targetpixel[7]
    SLICE_X52Y18         LUT4 (Prop_lut4_I2_O)        0.124     1.857 f  L_reg/L_44701aeb_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.842     2.699    L_reg/L_44701aeb_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.823 r  L_reg/L_44701aeb_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.706     3.529    L_reg/L_44701aeb_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I4_O)        0.124     3.653 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.886     4.538    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X53Y17         LUT4 (Prop_lut4_I2_O)        0.152     4.690 r  L_reg/L_44701aeb_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.846     5.536    L_reg/L_44701aeb_remainder0__0_carry_i_9_n_0
    SLICE_X51Y16         LUT4 (Prop_lut4_I2_O)        0.326     5.862 r  L_reg/L_44701aeb_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.862    timerseg_driver/decimal_renderer/i__carry__0_i_19__2_0[1]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.412 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.412    timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.526 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.526    timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__0_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.860 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.980     7.841    L_reg/L_44701aeb_remainder0_1[9]
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.303     8.144 r  L_reg/i__carry_i_16__2/O
                         net (fo=9, routed)           0.943     9.087    L_reg/i__carry_i_16__2_n_0
    SLICE_X50Y15         LUT4 (Prop_lut4_I0_O)        0.124     9.211 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=7, routed)           0.848    10.059    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X50Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.183 f  L_reg/i__carry__0_i_12__2/O
                         net (fo=5, routed)           1.114    11.297    L_reg/i__carry__0_i_12__2_n_0
    SLICE_X52Y12         LUT4 (Prop_lut4_I1_O)        0.146    11.443 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.469    11.913    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X52Y12         LUT5 (Prop_lut5_I2_O)        0.328    12.241 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=3, routed)           0.648    12.889    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.013 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.644    13.657    timerseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X52Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.061 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.061    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.384 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.768    15.152    timerseg_driver/decimal_renderer/D_registers_q_reg[4][9][1]
    SLICE_X54Y16         LUT5 (Prop_lut5_I2_O)        0.306    15.458 r  timerseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=12, routed)          1.043    16.501    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I4_O)        0.124    16.625 r  L_reg/i__carry__0_i_12__1/O
                         net (fo=6, routed)           0.985    17.610    L_reg/i__carry__0_i_12__1_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I4_O)        0.124    17.734 f  L_reg/i__carry_i_15__1/O
                         net (fo=2, routed)           0.595    18.329    L_reg/i__carry_i_15__1_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I1_O)        0.149    18.478 r  L_reg/i__carry_i_2__1/O
                         net (fo=2, routed)           0.999    19.477    L_reg/D_registers_q_reg[4][3]_0[1]
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.332    19.809 r  L_reg/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    19.809    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14_0[2]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.525 f  timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    21.383    timerseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.295    21.678 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.264    21.942    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X57Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.066 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.840    22.906    L_reg/timerseg_OBUF[10]_inst_i_6_2
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.124    23.030 f  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.810    23.840    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.124    23.964 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.508    24.472    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124    24.596 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.884    25.480    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I3_O)        0.118    25.598 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.644    29.242    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.719    32.961 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.961    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.916ns  (logic 10.190ns (30.959%)  route 22.726ns (69.041%))
  Logic Levels:           33  (CARRY4=9 FDRE=1 LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][8]/C
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=16, routed)          1.359     1.815    L_reg/D_registers_q_reg[0][11]_0[6]
    SLICE_X40Y17         LUT3 (Prop_lut3_I2_O)        0.150     1.965 f  L_reg/L_44701aeb_remainder0__0_carry_i_17/O
                         net (fo=3, routed)           0.801     2.765    L_reg/L_44701aeb_remainder0__0_carry_i_17_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I5_O)        0.332     3.097 r  L_reg/L_44701aeb_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.820     3.917    L_reg/L_44701aeb_remainder0__0_carry_i_14__0_n_0
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.124     4.041 f  L_reg/L_44701aeb_remainder0__0_carry_i_13/O
                         net (fo=6, routed)           1.004     5.045    L_reg/L_44701aeb_remainder0__0_carry_i_13_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.124     5.169 r  L_reg/L_44701aeb_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.214     6.383    L_reg/L_44701aeb_remainder0__0_carry_i_11_n_0
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.124     6.507 r  L_reg/L_44701aeb_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.507    bseg_driver/decimal_renderer/i__carry_i_5__3_0[0]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.039 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.039    bseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.352 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.005     8.356    L_reg/L_44701aeb_remainder0[7]
    SLICE_X38Y18         LUT5 (Prop_lut5_I1_O)        0.306     8.662 r  L_reg/i__carry_i_19__0/O
                         net (fo=9, routed)           1.061     9.724    L_reg/i__carry_i_19__0_n_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124     9.848 f  L_reg/i__carry_i_21__0/O
                         net (fo=8, routed)           0.854    10.702    L_reg/i__carry_i_21__0_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.826 f  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.690    11.516    L_reg/i__carry_i_23__0_n_0
    SLICE_X39Y14         LUT5 (Prop_lut5_I3_O)        0.124    11.640 f  L_reg/i__carry_i_13__2/O
                         net (fo=6, routed)           0.605    12.245    L_reg/i__carry_i_13__2_n_0
    SLICE_X38Y16         LUT5 (Prop_lut5_I4_O)        0.124    12.369 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.010    13.379    L_reg/i__carry_i_12__2_n_0
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.503 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.190    13.693    bseg_driver/decimal_renderer/i__carry_i_14[0]
    SLICE_X39Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.200 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.200    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.314    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.553 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.327    15.880    L_reg/L_44701aeb_remainder0_inferred__1/i__carry__2[2]
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.302    16.182 f  L_reg/i__carry_i_23/O
                         net (fo=13, routed)          1.411    17.593    L_reg/L_44701aeb_remainder0_inferred__0/i__carry__1
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.717 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.585    18.302    L_reg/i__carry_i_20_n_0
    SLICE_X43Y14         LUT4 (Prop_lut4_I1_O)        0.124    18.426 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.831    19.257    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I0_O)        0.124    19.381 r  L_reg/i__carry_i_16/O
                         net (fo=3, routed)           0.826    20.207    L_reg/i__carry_i_16_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    20.331 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.331    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.881 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.881    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.995 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.995    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.109 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.109    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.331 f  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    22.155    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y17         LUT6 (Prop_lut6_I4_O)        0.299    22.454 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.172    22.625    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.124    22.749 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.961    23.710    L_reg/bseg_OBUF[10]_inst_i_17_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I5_O)        0.124    23.834 f  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.415    24.249    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124    24.373 r  L_reg/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.804    25.178    L_reg/bseg_OBUF[10]_inst_i_17_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.124    25.302 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.839    26.140    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I3_O)        0.124    26.264 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.120    29.384    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    32.916 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    32.916    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.716ns  (logic 10.202ns (31.184%)  route 22.514ns (68.816%))
  Logic Levels:           33  (CARRY4=9 FDRE=1 LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][8]/C
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=16, routed)          1.359     1.815    L_reg/D_registers_q_reg[0][11]_0[6]
    SLICE_X40Y17         LUT3 (Prop_lut3_I2_O)        0.150     1.965 f  L_reg/L_44701aeb_remainder0__0_carry_i_17/O
                         net (fo=3, routed)           0.801     2.765    L_reg/L_44701aeb_remainder0__0_carry_i_17_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I5_O)        0.332     3.097 r  L_reg/L_44701aeb_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.820     3.917    L_reg/L_44701aeb_remainder0__0_carry_i_14__0_n_0
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.124     4.041 f  L_reg/L_44701aeb_remainder0__0_carry_i_13/O
                         net (fo=6, routed)           1.004     5.045    L_reg/L_44701aeb_remainder0__0_carry_i_13_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.124     5.169 r  L_reg/L_44701aeb_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.214     6.383    L_reg/L_44701aeb_remainder0__0_carry_i_11_n_0
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.124     6.507 r  L_reg/L_44701aeb_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.507    bseg_driver/decimal_renderer/i__carry_i_5__3_0[0]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.039 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.039    bseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.352 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.005     8.356    L_reg/L_44701aeb_remainder0[7]
    SLICE_X38Y18         LUT5 (Prop_lut5_I1_O)        0.306     8.662 r  L_reg/i__carry_i_19__0/O
                         net (fo=9, routed)           1.061     9.724    L_reg/i__carry_i_19__0_n_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124     9.848 f  L_reg/i__carry_i_21__0/O
                         net (fo=8, routed)           0.854    10.702    L_reg/i__carry_i_21__0_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.826 f  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.690    11.516    L_reg/i__carry_i_23__0_n_0
    SLICE_X39Y14         LUT5 (Prop_lut5_I3_O)        0.124    11.640 f  L_reg/i__carry_i_13__2/O
                         net (fo=6, routed)           0.605    12.245    L_reg/i__carry_i_13__2_n_0
    SLICE_X38Y16         LUT5 (Prop_lut5_I4_O)        0.124    12.369 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.010    13.379    L_reg/i__carry_i_12__2_n_0
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.503 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.190    13.693    bseg_driver/decimal_renderer/i__carry_i_14[0]
    SLICE_X39Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.200 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.200    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.314    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.553 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.327    15.880    L_reg/L_44701aeb_remainder0_inferred__1/i__carry__2[2]
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.302    16.182 f  L_reg/i__carry_i_23/O
                         net (fo=13, routed)          1.411    17.593    L_reg/L_44701aeb_remainder0_inferred__0/i__carry__1
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.717 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.585    18.302    L_reg/i__carry_i_20_n_0
    SLICE_X43Y14         LUT4 (Prop_lut4_I1_O)        0.124    18.426 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.831    19.257    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I0_O)        0.124    19.381 r  L_reg/i__carry_i_16/O
                         net (fo=3, routed)           0.826    20.207    L_reg/i__carry_i_16_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    20.331 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.331    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.881 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.881    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.995 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.995    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.109 r  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.109    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.331 f  bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    22.155    bseg_driver/decimal_renderer/L_44701aeb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y17         LUT6 (Prop_lut6_I4_O)        0.299    22.454 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.172    22.625    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I1_O)        0.124    22.749 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.961    23.710    L_reg/bseg_OBUF[10]_inst_i_17_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I5_O)        0.124    23.834 f  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.415    24.249    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124    24.373 r  L_reg/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.804    25.178    L_reg/bseg_OBUF[10]_inst_i_17_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.124    25.302 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.025    26.327    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I0_O)        0.124    26.451 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.721    29.172    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    32.716 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    32.716    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_685649773[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_685649773[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE                         0.000     0.000 r  forLoop_idx_0_685649773[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_685649773[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    forLoop_idx_0_685649773[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X37Y37         FDRE                                         r  forLoop_idx_0_685649773[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_685649773[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_685649773[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE                         0.000     0.000 r  forLoop_idx_0_685649773[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_685649773[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    forLoop_idx_0_685649773[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X37Y37         FDRE                                         r  forLoop_idx_0_685649773[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_662673457[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_662673457[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE                         0.000     0.000 r  forLoop_idx_0_662673457[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_662673457[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    forLoop_idx_0_662673457[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_662673457[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE                         0.000     0.000 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_662673457[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_662673457[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE                         0.000     0.000 r  forLoop_idx_0_662673457[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_662673457[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_662673457[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_662673457[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_685649773[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_685649773[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE                         0.000     0.000 r  forLoop_idx_0_685649773[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_685649773[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_685649773[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X42Y36         FDRE                                         r  forLoop_idx_0_685649773[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_685649773[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_685649773[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE                         0.000     0.000 r  forLoop_idx_0_685649773[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_685649773[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_685649773[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X42Y36         FDRE                                         r  forLoop_idx_0_685649773[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_bram_addr_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.443%)  route 0.133ns (48.557%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE                         0.000     0.000 r  display/D_pixel_idx_q_reg[5]/C
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/D_pixel_idx_q_reg[5]/Q
                         net (fo=3, routed)           0.133     0.274    display/p_0_in__0[5]
    SLICE_X44Y15         FDRE                                         r  display/D_bram_addr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/D_decrease_timer_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE                         0.000     0.000 r  timerclk/D_last_q_reg/C
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  timerclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.054     0.182    sm/D_last_q_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I1_O)        0.099     0.281 r  sm/D_decrease_timer_q_i_1/O
                         net (fo=1, routed)           0.000     0.281    sm/D_decrease_timer_q_i_1_n_0
    SLICE_X41Y26         FDRE                                         r  sm/D_decrease_timer_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_counter_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_state_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.150%)  route 0.099ns (34.850%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE                         0.000     0.000 r  display/D_sclk_counter_q_reg[5]/C
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/D_sclk_counter_q_reg[5]/Q
                         net (fo=10, routed)          0.099     0.240    display/D_sclk_counter_q_reg[5]
    SLICE_X37Y13         LUT6 (Prop_lut6_I4_O)        0.045     0.285 r  display/D_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.285    display/D_state_q[1]_i_1_n_0
    SLICE_X37Y13         FDRE                                         r  display/D_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.569ns  (logic 0.670ns (10.199%)  route 5.899ns (89.801%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         5.899     6.417    reset_cond/Q[0]
    SLICE_X36Y40         LUT4 (Prop_lut4_I3_O)        0.152     6.569 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.569    reset_cond_n_0
    SLICE_X36Y40         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.443     4.848    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  D_slowclk_dff_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.541ns  (logic 0.642ns (9.814%)  route 5.899ns (90.186%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         5.899     6.417    reset_cond/Q[0]
    SLICE_X36Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.541 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     6.541    reset_cond_n_2
    SLICE_X36Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.443     4.848    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.358ns  (logic 0.670ns (10.538%)  route 5.688ns (89.462%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         5.194     5.712    reset_cond/Q[0]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.152     5.864 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.494     6.358    reset_cond_n_3
    SLICE_X37Y15         FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.439     4.844    clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  D_slowclk_dff_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.780ns  (logic 0.207ns (7.446%)  route 2.573ns (92.554%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         2.405     2.569    reset_cond/Q[0]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.043     2.612 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.168     2.780    reset_cond_n_3
    SLICE_X37Y15         FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.826     2.016    clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  D_slowclk_dff_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.868ns  (logic 0.208ns (7.251%)  route 2.660ns (92.749%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         2.660     2.824    reset_cond/Q[0]
    SLICE_X36Y40         LUT4 (Prop_lut4_I3_O)        0.044     2.868 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.868    reset_cond_n_0
    SLICE_X36Y40         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.831     2.021    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  D_slowclk_dff_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.869ns  (logic 0.209ns (7.284%)  route 2.660ns (92.716%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         2.660     2.824    reset_cond/Q[0]
    SLICE_X36Y40         LUT3 (Prop_lut3_I2_O)        0.045     2.869 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.869    reset_cond_n_2
    SLICE_X36Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.831     2.021    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/C





