#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Apr 28 20:02:57 2018
# Process ID: 12092
# Current directory: C:/Users/jawaidt/Desktop/Lab3part2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14796 C:\Users\jawaidt\Desktop\Lab3part2\Lab3part2.xpr
# Log file: C:/Users/jawaidt/Desktop/Lab3part2/vivado.log
# Journal file: C:/Users/jawaidt/Desktop/Lab3part2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jawaidt/Desktop/Lab3part2/Lab3part2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Edgar Vazquez/Documents/Vivado/Lab3/Lab3part2' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name ProjectType
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimTypes
WARNING: [Project 1-231] Project 'Lab3part2.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
save_project_as lab3part2_mine C:/Users/jawaidt/Desktop/lab3part2_mine -force
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sat Apr 28 20:07:27 2018] Launched synth_1...
Run output will be captured here: C:/Users/jawaidt/Desktop/lab3part2_mine/lab3part2_mine.runs/synth_1/runme.log
[Sat Apr 28 20:07:27 2018] Launched impl_1...
Run output will be captured here: C:/Users/jawaidt/Desktop/lab3part2_mine/lab3part2_mine.runs/impl_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jawaidt/Desktop/lab3part2_mine/lab3part2_mine.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jawaidt/Desktop/Lab3part2/LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lfsr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jawaidt/Desktop/Lab3part2/clkdiv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clkdiv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jawaidt/Desktop/Lab3part2/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jawaidt/Desktop/Lab3part2/hamming.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hamming
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jawaidt/Desktop/Lab3part2/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jawaidt/Desktop/lab3part2_mine/lab3part2_mine.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 30f1085f456b4b2eb9011493c9f74155 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture beh of entity xil_defaultlib.clkdiv [clkdiv_default]
Compiling architecture beh of entity xil_defaultlib.lfsr [lfsr_default]
Compiling architecture beh of entity xil_defaultlib.hamming [hamming_default]
Compiling architecture beh of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture beh of entity xil_defaultlib.top
Built simulation snapshot top_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/jawaidt/Desktop/lab3part2_mine/lab3part2_mine.sim/sim_1/behav/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jawaidt/Desktop/lab3part2_mine/lab3part2_mine.sim/sim_1/behav/xsim.dir/top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 28 20:11:57 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 28 20:11:57 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jawaidt/Desktop/lab3part2_mine/lab3part2_mine.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 867.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project Lab4TheRightWay C:/Users/jawaidt/Desktop/l4trw/Lab4TheRightWay -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
file mkdir C:/Users/jawaidt/Desktop/l4trw/Lab4TheRightWay/Lab4TheRightWay.srcs/sources_1/new
close [ open C:/Users/jawaidt/Desktop/l4trw/Lab4TheRightWay/Lab4TheRightWay.srcs/sources_1/new/lab4.v w ]
add_files C:/Users/jawaidt/Desktop/l4trw/Lab4TheRightWay/Lab4TheRightWay.srcs/sources_1/new/lab4.v
update_compile_order -fileset sources_1
remove_files  C:/Users/jawaidt/Desktop/l4trw/Lab4TheRightWay/Lab4TheRightWay.srcs/sources_1/new/lab4.v
file delete -force C:/Users/jawaidt/Desktop/l4trw/Lab4TheRightWay/Lab4TheRightWay.srcs/sources_1/new/lab4.v
close [ open C:/Users/jawaidt/Desktop/l4trw/Lab4TheRightWay/Lab4TheRightWay.srcs/sources_1/new/lab4.v w ]
add_files C:/Users/jawaidt/Desktop/l4trw/Lab4TheRightWay/Lab4TheRightWay.srcs/sources_1/new/lab4.v
launch_runs synth_1 -jobs 4
[Sat Apr 28 22:54:23 2018] Launched synth_1...
Run output will be captured here: C:/Users/jawaidt/Desktop/l4trw/Lab4TheRightWay/Lab4TheRightWay.runs/synth_1/runme.log
archive_project C:/Users/jawaidt/Desktop/Lab4TheRightWay.xpr.zip -temp_dir C:/Users/jawaidt/Desktop/Lab3part2/.Xil/Vivado-12092-NIOBIUM -force
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/jawaidt/Desktop/Lab3part2/.Xil/Vivado-12092-NIOBIUM' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
