set NETLIST_CACHE(Adder_HA,cells) {{schematic my_xor} {icon inverter has_schematic} {icon nand2 has_schematic}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(Adder_HA,version) MMI_SUE4.4.0
set NETLIST_CACHE(Adder_HA) {{module Adder_HA (A, B, Cout, S);} {	input		A;} {	input		B;} {	output		Cout;} {	output		S;} { } {	wire		net_1;} { } {	my_xor my_xor(.in1(A), .in2(B), .out(S));} {	assign #0 net_1 = !(A && B);} {	not #0 inv(Cout, net_1);} {} {endmodule		// Adder_HA} {}}
set NETLIST_CACHE(Adder_HA,names) {{580 470 {0 net_1}} {450 350 {0 my_xor}} {390 330 {1 A}} {500 350 {0 S}} {650 470 {0 inv}} {490 450 {0 A}} {540 350 {1 S}} {490 490 {0 B}} {700 470 {0 Cout} {2 Cout}} {410 330 {0 A}} {620 470 {0 net_1}} {360 370 {1 B}} {410 370 {0 B}}}
set NETLIST_CACHE(Adder_HA,wires) {{360 370 410 370 B} {390 330 410 330 A} {390 450 490 450 A} {360 370 360 490 B} {360 490 490 490 B} {500 350 540 350 S} {580 470 620 470 net_1} {390 330 390 450 A}}
