<pre>name: asicworld_code_hdl_models_up_counter_load
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module up_counter_load (
	out,
	data,
	load,
	enable,
	clk,
	reset
);
	output [7:0] out;
	input [7:0] data;
	input load;
	input enable;
	input clk;
	input reset;
	reg [7:0] out;
	always @(posedge clk) if (reset) begin
		out <= 8'b0;
	end
	else if (load) begin
		out <= data;
	end
	else if (enable) begin
		out <= (out + 1);
	end
endmodule
</pre>