// Seed: 1202491545
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_6;
  initial begin
    @(posedge 1) id_6 = id_1;
    id_6 = 1;
  end
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input tri id_2,
    input tri id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    output wire id_10,
    input wire id_11,
    output uwire id_12,
    input supply0 id_13,
    output wand id_14
);
  wire id_16;
  initial begin
    #1;
    $display();
    $display(1);
  end
  logic [7:0] id_17;
  tri1 id_18 = id_3;
  module_0(
      id_16, id_16, id_16, id_16, id_16
  );
  assign id_17[1 : 1] = id_9;
endmodule
