
monapollo-firmware.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000138  00800100  00002944  000029f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002944  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000001ba  00800238  00800238  00002b30  2**0
                  ALLOC
  3 .eeprom       00000068  00810000  00810000  00002b30  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .stab         00000bf4  00000000  00000000  00002b98  2**2
                  CONTENTS, READONLY, DEBUGGING
  5 .stabstr      0000033e  00000000  00000000  0000378c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_aranges 000002c0  00000000  00000000  00003ad0  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00004768  00000000  00000000  00003d90  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001347  00000000  00000000  000084f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001cb3  00000000  00000000  0000983f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000bb0  00000000  00000000  0000b4f4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000144a  00000000  00000000  0000c0a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002bc5  00000000  00000000  0000d4ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000158  00000000  00000000  000100b3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 32 00 	jmp	0x64	; 0x64 <__ctors_end>
       4:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       8:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      10:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      14:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      18:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      1c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      20:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      24:	0c 94 43 02 	jmp	0x486	; 0x486 <__vector_9>
      28:	0c 94 04 02 	jmp	0x408	; 0x408 <__vector_10>
      2c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      30:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      34:	0c 94 7e 02 	jmp	0x4fc	; 0x4fc <__vector_13>
      38:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      3c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      40:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      44:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      48:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      4c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      50:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      54:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      58:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      5c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      60:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>

00000064 <__ctors_end>:
      64:	11 24       	eor	r1, r1
      66:	1f be       	out	0x3f, r1	; 63
      68:	cf ef       	ldi	r28, 0xFF	; 255
      6a:	d0 e1       	ldi	r29, 0x10	; 16
      6c:	de bf       	out	0x3e, r29	; 62
      6e:	cd bf       	out	0x3d, r28	; 61

00000070 <__do_copy_data>:
      70:	12 e0       	ldi	r17, 0x02	; 2
      72:	a0 e0       	ldi	r26, 0x00	; 0
      74:	b1 e0       	ldi	r27, 0x01	; 1
      76:	e4 e4       	ldi	r30, 0x44	; 68
      78:	f9 e2       	ldi	r31, 0x29	; 41
      7a:	02 c0       	rjmp	.+4      	; 0x80 <__do_copy_data+0x10>
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0
      80:	a8 33       	cpi	r26, 0x38	; 56
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <__do_copy_data+0xc>

00000086 <__do_clear_bss>:
      86:	13 e0       	ldi	r17, 0x03	; 3
      88:	a8 e3       	ldi	r26, 0x38	; 56
      8a:	b2 e0       	ldi	r27, 0x02	; 2
      8c:	01 c0       	rjmp	.+2      	; 0x90 <.do_clear_bss_start>

0000008e <.do_clear_bss_loop>:
      8e:	1d 92       	st	X+, r1

00000090 <.do_clear_bss_start>:
      90:	a2 3f       	cpi	r26, 0xF2	; 242
      92:	b1 07       	cpc	r27, r17
      94:	e1 f7       	brne	.-8      	; 0x8e <.do_clear_bss_loop>
      96:	0e 94 b3 02 	call	0x566	; 0x566 <main>
      9a:	0c 94 a0 14 	jmp	0x2940	; 0x2940 <_exit>

0000009e <__bad_interrupt>:
      9e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a2 <setup_adc>:

void setup_adc(void)
{
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0); //set ADC clock to 156.25 KHz for 20 MHz clock
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1); //set ADC clock to 312.5 KHz for 20 MHz clock
	ADCSRA |= (1<<ADPS2);// | (1<<ADPS0); //set ADC clock to 1.25 MHz for 20 MHz clock
      a2:	ea e7       	ldi	r30, 0x7A	; 122
      a4:	f0 e0       	ldi	r31, 0x00	; 0
      a6:	80 81       	ld	r24, Z
      a8:	84 60       	ori	r24, 0x04	; 4
      aa:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //set ADC reference to AVCC (+5V)
      ac:	ac e7       	ldi	r26, 0x7C	; 124
      ae:	b0 e0       	ldi	r27, 0x00	; 0
      b0:	8c 91       	ld	r24, X
      b2:	80 64       	ori	r24, 0x40	; 64
      b4:	8c 93       	st	X, r24
	
	DIDR0 |= 0x01; //disable digital input buffer for ADC0
      b6:	ae e7       	ldi	r26, 0x7E	; 126
      b8:	b0 e0       	ldi	r27, 0x00	; 0
      ba:	8c 91       	ld	r24, X
      bc:	81 60       	ori	r24, 0x01	; 1
      be:	8c 93       	st	X, r24
	
	ADCSRA |= (1<<ADEN); //enable ADC
      c0:	80 81       	ld	r24, Z
      c2:	80 68       	ori	r24, 0x80	; 128
      c4:	80 83       	st	Z, r24
}
      c6:	08 95       	ret

000000c8 <read_pot>:

uint16_t read_pot(uint8_t mux_select, uint8_t channel) {
	
	DATA_BUS = channel;
      c8:	62 b9       	out	0x02, r22	; 2
	POT_MUX &= ~(1<<mux_select);
      ca:	ea ed       	ldi	r30, 0xDA	; 218
      cc:	f0 e0       	ldi	r31, 0x00	; 0
      ce:	40 81       	ld	r20, Z
      d0:	21 e0       	ldi	r18, 0x01	; 1
      d2:	30 e0       	ldi	r19, 0x00	; 0
      d4:	b9 01       	movw	r22, r18
      d6:	02 c0       	rjmp	.+4      	; 0xdc <read_pot+0x14>
      d8:	66 0f       	add	r22, r22
      da:	77 1f       	adc	r23, r23
      dc:	8a 95       	dec	r24
      de:	e2 f7       	brpl	.-8      	; 0xd8 <read_pot+0x10>
      e0:	cb 01       	movw	r24, r22
      e2:	26 2f       	mov	r18, r22
      e4:	20 95       	com	r18
      e6:	42 23       	and	r20, r18
      e8:	40 83       	st	Z, r20
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
      ea:	7d e0       	ldi	r23, 0x0D	; 13
      ec:	7a 95       	dec	r23
      ee:	f1 f7       	brne	.-4      	; 0xec <read_pot+0x24>
      f0:	00 00       	nop
	_delay_us(2); //ADC settling time. Previously used 10 us, testing 2 us now.
	ADCSRA |= (1<<ADSC); //start ADC conversion
      f2:	ea e7       	ldi	r30, 0x7A	; 122
      f4:	f0 e0       	ldi	r31, 0x00	; 0
      f6:	20 81       	ld	r18, Z
      f8:	20 64       	ori	r18, 0x40	; 64
      fa:	20 83       	st	Z, r18
	while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock - 10.4 us for 1.25Mhz clock) - need to figure out what to do with this time - would interrupt be more efficient?
      fc:	20 81       	ld	r18, Z
      fe:	26 fd       	sbrc	r18, 6
     100:	fd cf       	rjmp	.-6      	; 0xfc <read_pot+0x34>
	POT_MUX |= (1<<mux_select); //disable pot multiplexer U2
     102:	ea ed       	ldi	r30, 0xDA	; 218
     104:	f0 e0       	ldi	r31, 0x00	; 0
     106:	90 81       	ld	r25, Z
     108:	89 2b       	or	r24, r25
     10a:	80 83       	st	Z, r24
	//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
			
			
	uint16_t adc_read = ADCL;
     10c:	80 91 78 00 	lds	r24, 0x0078
     110:	90 e0       	ldi	r25, 0x00	; 0
	adc_read = adc_read | (ADCH <<8);
     112:	40 91 79 00 	lds	r20, 0x0079
     116:	34 2f       	mov	r19, r20
     118:	20 e0       	ldi	r18, 0x00	; 0
     11a:	82 2b       	or	r24, r18
     11c:	93 2b       	or	r25, r19
			
	return adc_read;
     11e:	08 95       	ret

00000120 <get_current_note>:

uint8_t get_current_note() { //this is a kludge. Either make current_note global or force inline this function? Ask Omar. BUT, this could be where interpolation is calculated!
	
	return current_note;
	
}
     120:	80 91 38 02 	lds	r24, 0x0238
     124:	08 95       	ret

00000126 <new_note>:

void new_note(uint8_t note, uint8_t velocity) {
     126:	0f 93       	push	r16
     128:	1f 93       	push	r17
     12a:	cf 93       	push	r28
     12c:	df 93       	push	r29
     12e:	18 2f       	mov	r17, r24
     130:	06 2f       	mov	r16, r22
	
	
	//shift contents of note_pool right by one element
	memmove(note_pool + 1, note_pool, sizeof(note_pool) -sizeof(*note_pool)); //last argument: sizeof struct - sizeof one element of struct. See http://www.cplusplus.com/forum/beginner/1936/
     132:	82 e0       	ldi	r24, 0x02	; 2
     134:	91 e0       	ldi	r25, 0x01	; 1
     136:	ec 01       	movw	r28, r24
     138:	22 97       	sbiw	r28, 0x02	; 2
     13a:	be 01       	movw	r22, r28
     13c:	4e e0       	ldi	r20, 0x0E	; 14
     13e:	50 e0       	ldi	r21, 0x00	; 0
     140:	0e 94 51 14 	call	0x28a2	; 0x28a2 <memmove>
	
	//add new note to pool
	note_pool[0].note = note;
     144:	18 83       	st	Y, r17
	note_pool[0].velocity = velocity;
     146:	09 83       	std	Y+1, r16	; 0x01
	
	current_note = note; //set current note
     148:	10 93 38 02 	sts	0x0238, r17
	
} 
     14c:	df 91       	pop	r29
     14e:	cf 91       	pop	r28
     150:	1f 91       	pop	r17
     152:	0f 91       	pop	r16
     154:	08 95       	ret

00000156 <remove_note>:
void remove_note(uint8_t note){
     156:	cf 93       	push	r28
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
     158:	c0 91 00 01 	lds	r28, 0x0100
	for (int i = 0; i <= 7; i++) { //search for note in note stack
		
		if (note_pool[i].note == note) {
     15c:	c8 17       	cp	r28, r24
     15e:	41 f0       	breq	.+16     	; 0x170 <remove_note+0x1a>
     160:	e2 e0       	ldi	r30, 0x02	; 2
     162:	f1 e0       	ldi	r31, 0x01	; 1
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
	for (int i = 0; i <= 7; i++) { //search for note in note stack
     164:	41 e0       	ldi	r20, 0x01	; 1
     166:	50 e0       	ldi	r21, 0x00	; 0
		
		if (note_pool[i].note == note) {
     168:	90 81       	ld	r25, Z
     16a:	98 17       	cp	r25, r24
     16c:	59 f4       	brne	.+22     	; 0x184 <remove_note+0x2e>
     16e:	02 c0       	rjmp	.+4      	; 0x174 <remove_note+0x1e>
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
	for (int i = 0; i <= 7; i++) { //search for note in note stack
     170:	40 e0       	ldi	r20, 0x00	; 0
     172:	50 e0       	ldi	r21, 0x00	; 0
		
		if (note_pool[i].note == note) {
			
			note_pool[i].note = EMPTY;
     174:	fa 01       	movw	r30, r20
     176:	ee 0f       	add	r30, r30
     178:	ff 1f       	adc	r31, r31
     17a:	e0 50       	subi	r30, 0x00	; 0
     17c:	ff 4f       	sbci	r31, 0xFF	; 255
     17e:	8f ef       	ldi	r24, 0xFF	; 255
     180:	80 83       	st	Z, r24
			free_slot = i;
			break;
     182:	07 c0       	rjmp	.+14     	; 0x192 <remove_note+0x3c>
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
	for (int i = 0; i <= 7; i++) { //search for note in note stack
     184:	4f 5f       	subi	r20, 0xFF	; 255
     186:	5f 4f       	sbci	r21, 0xFF	; 255
     188:	32 96       	adiw	r30, 0x02	; 2
     18a:	48 30       	cpi	r20, 0x08	; 8
     18c:	51 05       	cpc	r21, r1
     18e:	61 f7       	brne	.-40     	; 0x168 <remove_note+0x12>
	current_note = note; //set current note
	
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
     190:	40 e0       	ldi	r20, 0x00	; 0
		
	}
	
	
	//now shift elements left	
	memmove(note_pool + free_slot, note_pool + free_slot + 1, sizeof(note_pool) - (sizeof(*note_pool)*(free_slot + 1)));
     192:	50 e0       	ldi	r21, 0x00	; 0
     194:	ca 01       	movw	r24, r20
     196:	88 0f       	add	r24, r24
     198:	99 1f       	adc	r25, r25
     19a:	bc 01       	movw	r22, r24
     19c:	6e 5f       	subi	r22, 0xFE	; 254
     19e:	7e 4f       	sbci	r23, 0xFE	; 254
     1a0:	40 95       	com	r20
     1a2:	50 95       	com	r21
     1a4:	48 5f       	subi	r20, 0xF8	; 248
     1a6:	5f 4f       	sbci	r21, 0xFF	; 255
     1a8:	44 0f       	add	r20, r20
     1aa:	55 1f       	adc	r21, r21
     1ac:	80 50       	subi	r24, 0x00	; 0
     1ae:	9f 4f       	sbci	r25, 0xFF	; 255
     1b0:	0e 94 51 14 	call	0x28a2	; 0x28a2 <memmove>
	note_pool[7].note = EMPTY;	
     1b4:	8f ef       	ldi	r24, 0xFF	; 255
     1b6:	80 93 0e 01 	sts	0x010E, r24
	
	//check to see if this is the last note released		
	//if it is, this might be a good place to ensure gate_buffer is empty
	if (note_pool[0].note == EMPTY) {
     1ba:	80 91 00 01 	lds	r24, 0x0100
     1be:	8f 3f       	cpi	r24, 0xFF	; 255
     1c0:	19 f4       	brne	.+6      	; 0x1c8 <remove_note+0x72>
		
		current_note = temp_note; //store last note released for maintaining pitch during envelope release stage
     1c2:	c0 93 38 02 	sts	0x0238, r28
     1c6:	02 c0       	rjmp	.+4      	; 0x1cc <remove_note+0x76>
		
	} else {		
		
		current_note = note_pool[0].note; //otherwise, the current note is the next one in the note stack
     1c8:	80 93 38 02 	sts	0x0238, r24

	}	
	
}
     1cc:	cf 91       	pop	r28
     1ce:	08 95       	ret

000001d0 <set_control_voltage>:
struct control_voltage sustain_2_cv		={SUSTAIN_2,	DAC_MUX_EN3};
struct control_voltage sustain_1_cv		={SUSTAIN_1,	DAC_MUX_EN3};
struct control_voltage release_2_cv		={RELEASE_2,	DAC_MUX_EN3};
struct control_voltage release_1_cv		={RELEASE_1,	DAC_MUX_EN3};		

void set_control_voltage (struct control_voltage * cv, uint16_t value) {
     1d0:	dc 01       	movw	r26, r24

	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
     1d2:	6b b9       	out	0x0b, r22	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
     1d4:	78 b9       	out	0x08, r23	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
     1d6:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);	
     1d8:	a0 9a       	sbi	0x14, 0	; 20

	DATA_BUS = cv->channel; //set channel for DG408 multiplexer output
     1da:	8c 91       	ld	r24, X
     1dc:	82 b9       	out	0x02, r24	; 2
     1de:	8d e0       	ldi	r24, 0x0D	; 13
     1e0:	8a 95       	dec	r24
     1e2:	f1 f7       	brne	.-4      	; 0x1e0 <set_control_voltage+0x10>
     1e4:	00 00       	nop

	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<cv->mux_addr); //enable multiplexer
     1e6:	ea ed       	ldi	r30, 0xDA	; 218
     1e8:	f0 e0       	ldi	r31, 0x00	; 0
     1ea:	40 81       	ld	r20, Z
     1ec:	21 e0       	ldi	r18, 0x01	; 1
     1ee:	30 e0       	ldi	r19, 0x00	; 0
     1f0:	c9 01       	movw	r24, r18
     1f2:	11 96       	adiw	r26, 0x01	; 1
     1f4:	0c 90       	ld	r0, X
     1f6:	11 97       	sbiw	r26, 0x01	; 1
     1f8:	02 c0       	rjmp	.+4      	; 0x1fe <set_control_voltage+0x2e>
     1fa:	88 0f       	add	r24, r24
     1fc:	99 1f       	adc	r25, r25
     1fe:	0a 94       	dec	r0
     200:	e2 f7       	brpl	.-8      	; 0x1fa <set_control_voltage+0x2a>
     202:	84 2b       	or	r24, r20
     204:	80 83       	st	Z, r24
     206:	82 e4       	ldi	r24, 0x42	; 66
     208:	8a 95       	dec	r24
     20a:	f1 f7       	brne	.-4      	; 0x208 <set_control_voltage+0x38>
     20c:	00 c0       	rjmp	.+0      	; 0x20e <set_control_voltage+0x3e>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<cv->mux_addr); //disable multiplexer
     20e:	80 81       	ld	r24, Z
     210:	11 96       	adiw	r26, 0x01	; 1
     212:	0c 90       	ld	r0, X
     214:	11 97       	sbiw	r26, 0x01	; 1
     216:	02 c0       	rjmp	.+4      	; 0x21c <set_control_voltage+0x4c>
     218:	22 0f       	add	r18, r18
     21a:	33 1f       	adc	r19, r19
     21c:	0a 94       	dec	r0
     21e:	e2 f7       	brpl	.-8      	; 0x218 <set_control_voltage+0x48>
     220:	20 95       	com	r18
     222:	28 23       	and	r18, r24
     224:	20 83       	st	Z, r18
	
}	
     226:	08 95       	ret

00000228 <setup_dac>:

	
void setup_dac(void) //set up DAC
{
	DDRG |= (1<<DAC_WR) | (1<<DAC_RS); //set DAC control bits as outputs
     228:	83 b3       	in	r24, 0x13	; 19
     22a:	83 60       	ori	r24, 0x03	; 3
     22c:	83 bb       	out	0x13, r24	; 19
	DDRD = 0xFF; //set DAC_BUS_LOW bits to outputs
     22e:	8f ef       	ldi	r24, 0xFF	; 255
     230:	8a b9       	out	0x0a, r24	; 10
	DDRC |= 0xFF;//set DAC_BUS_HIGH bits to outputs
     232:	97 b1       	in	r25, 0x07	; 7
     234:	87 b9       	out	0x07, r24	; 7
	DDRH |= (1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3); //set DAC_MUX_EN pins as outputs
     236:	e9 ed       	ldi	r30, 0xD9	; 217
     238:	f0 e0       	ldi	r31, 0x00	; 0
     23a:	80 81       	ld	r24, Z
     23c:	8f 60       	ori	r24, 0x0F	; 15
     23e:	80 83       	st	Z, r24
	
	DAC_MUX &= ~((1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3)); //disable DG408 VDAC multiplexers
     240:	ea ed       	ldi	r30, 0xDA	; 218
     242:	f0 e0       	ldi	r31, 0x00	; 0
     244:	80 81       	ld	r24, Z
     246:	80 7f       	andi	r24, 0xF0	; 240
     248:	80 83       	st	Z, r24
	
	DAC_CTRL |= (1<<DAC_RS) | (1<<DAC_WR); //disable DAC
     24a:	84 b3       	in	r24, 0x14	; 20
     24c:	83 60       	ori	r24, 0x03	; 3
     24e:	84 bb       	out	0x14, r24	; 20
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     250:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);
     252:	a1 9a       	sbi	0x14, 1	; 20
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA - falling edge then rising edge to toggle DAC bits to output register
     254:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     256:	a0 9a       	sbi	0x14, 0	; 20
}
     258:	08 95       	ret

0000025a <set_dac>:

void set_dac(uint8_t dac_mux_address, uint8_t channel, uint16_t value)
{
	
	
	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
     25a:	4b b9       	out	0x0b, r20	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
     25c:	58 b9       	out	0x08, r21	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
     25e:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     260:	a0 9a       	sbi	0x14, 0	; 20
	
	DATA_BUS = channel; //set channel for DG408 multiplexer output
     262:	62 b9       	out	0x02, r22	; 2
     264:	2d e0       	ldi	r18, 0x0D	; 13
     266:	2a 95       	dec	r18
     268:	f1 f7       	brne	.-4      	; 0x266 <set_dac+0xc>
     26a:	00 00       	nop

	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<dac_mux_address); //enable multiplexer
     26c:	ea ed       	ldi	r30, 0xDA	; 218
     26e:	f0 e0       	ldi	r31, 0x00	; 0
     270:	40 81       	ld	r20, Z
     272:	21 e0       	ldi	r18, 0x01	; 1
     274:	30 e0       	ldi	r19, 0x00	; 0
     276:	b9 01       	movw	r22, r18
     278:	02 c0       	rjmp	.+4      	; 0x27e <set_dac+0x24>
     27a:	66 0f       	add	r22, r22
     27c:	77 1f       	adc	r23, r23
     27e:	8a 95       	dec	r24
     280:	e2 f7       	brpl	.-8      	; 0x27a <set_dac+0x20>
     282:	cb 01       	movw	r24, r22
     284:	94 2f       	mov	r25, r20
     286:	98 2b       	or	r25, r24
     288:	90 83       	st	Z, r25
     28a:	72 e4       	ldi	r23, 0x42	; 66
     28c:	7a 95       	dec	r23
     28e:	f1 f7       	brne	.-4      	; 0x28c <set_dac+0x32>
     290:	00 c0       	rjmp	.+0      	; 0x292 <set_dac+0x38>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<dac_mux_address); //disable multiplexer
     292:	90 81       	ld	r25, Z
     294:	80 95       	com	r24
     296:	89 23       	and	r24, r25
     298:	80 83       	st	Z, r24
	
}
     29a:	08 95       	ret

0000029c <display_dec>:
#include "display_map.h"



void display_dec(uint16_t number, uint8_t place)
{
     29c:	cf 93       	push	r28
     29e:	df 93       	push	r29
     2a0:	cd b7       	in	r28, 0x3d	; 61
     2a2:	de b7       	in	r29, 0x3e	; 62
     2a4:	2e 97       	sbiw	r28, 0x0e	; 14
     2a6:	0f b6       	in	r0, 0x3f	; 63
     2a8:	f8 94       	cli
     2aa:	de bf       	out	0x3e, r29	; 62
     2ac:	0f be       	out	0x3f, r0	; 63
     2ae:	cd bf       	out	0x3d, r28	; 61
     2b0:	ac 01       	movw	r20, r24
	
	uint8_t digit[] = {
     2b2:	88 e0       	ldi	r24, 0x08	; 8
     2b4:	89 83       	std	Y+1, r24	; 0x01
     2b6:	81 e0       	ldi	r24, 0x01	; 1
     2b8:	8a 83       	std	Y+2, r24	; 0x02
     2ba:	82 e0       	ldi	r24, 0x02	; 2
     2bc:	8b 83       	std	Y+3, r24	; 0x03
     2be:	84 e0       	ldi	r24, 0x04	; 4
     2c0:	8c 83       	std	Y+4, r24	; 0x04
		TENS,
		HUNDS,
		THOUS,
	};
	
	uint8_t dec[] = {
     2c2:	de 01       	movw	r26, r28
     2c4:	15 96       	adiw	r26, 0x05	; 5
     2c6:	ee e4       	ldi	r30, 0x4E	; 78
     2c8:	f1 e0       	ldi	r31, 0x01	; 1
     2ca:	8a e0       	ldi	r24, 0x0A	; 10
     2cc:	01 90       	ld	r0, Z+
     2ce:	0d 92       	st	X+, r0
     2d0:	81 50       	subi	r24, 0x01	; 1
     2d2:	e1 f7       	brne	.-8      	; 0x2cc <display_dec+0x30>
		
		
	};
	
	//clear cathode bits
	DATA_BUS = 0xFF; //set bits for cathode (current sinks, active LOW)
     2d4:	8f ef       	ldi	r24, 0xFF	; 255
     2d6:	82 b9       	out	0x02, r24	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     2d8:	ea ed       	ldi	r30, 0xDA	; 218
     2da:	f0 e0       	ldi	r31, 0x00	; 0
     2dc:	80 81       	ld	r24, Z
     2de:	80 61       	ori	r24, 0x10	; 16
     2e0:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     2e2:	80 81       	ld	r24, Z
     2e4:	8f 7e       	andi	r24, 0xEF	; 239
     2e6:	80 83       	st	Z, r24
	
	//set anode bit
	DATA_BUS = digit[place];
     2e8:	70 e0       	ldi	r23, 0x00	; 0
     2ea:	de 01       	movw	r26, r28
     2ec:	a6 0f       	add	r26, r22
     2ee:	b7 1f       	adc	r27, r23
     2f0:	11 96       	adiw	r26, 0x01	; 1
     2f2:	8c 91       	ld	r24, X
     2f4:	11 97       	sbiw	r26, 0x01	; 1
     2f6:	82 b9       	out	0x02, r24	; 2
	//latch data to anode lines
	DISPLAY_PORT |= (1<<DISP_ANODE_LATCH);
     2f8:	80 81       	ld	r24, Z
     2fa:	80 62       	ori	r24, 0x20	; 32
     2fc:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH);
     2fe:	80 81       	ld	r24, Z
     300:	8f 7d       	andi	r24, 0xDF	; 223
     302:	80 83       	st	Z, r24
	//number = 999;
	//}

	/* First division by 10 */

	q1 = (number >> 1) + (number >> 2);
     304:	ca 01       	movw	r24, r20
     306:	96 95       	lsr	r25
     308:	87 95       	ror	r24
     30a:	96 95       	lsr	r25
     30c:	87 95       	ror	r24
     30e:	9a 01       	movw	r18, r20
     310:	36 95       	lsr	r19
     312:	27 95       	ror	r18
     314:	28 0f       	add	r18, r24
     316:	39 1f       	adc	r19, r25
	q1 += q1 >> 4;
     318:	c9 01       	movw	r24, r18
     31a:	92 95       	swap	r25
     31c:	82 95       	swap	r24
     31e:	8f 70       	andi	r24, 0x0F	; 15
     320:	89 27       	eor	r24, r25
     322:	9f 70       	andi	r25, 0x0F	; 15
     324:	89 27       	eor	r24, r25
     326:	82 0f       	add	r24, r18
     328:	93 1f       	adc	r25, r19
	q1 += q1 >> 8;
     32a:	29 2f       	mov	r18, r25
     32c:	33 27       	eor	r19, r19
     32e:	82 0f       	add	r24, r18
     330:	93 1f       	adc	r25, r19
	q2 = q1 >> 3;
     332:	96 95       	lsr	r25
     334:	87 95       	ror	r24
     336:	96 95       	lsr	r25
     338:	87 95       	ror	r24
     33a:	96 95       	lsr	r25
     33c:	87 95       	ror	r24
	r = number - q2 * 10;
     33e:	98 2f       	mov	r25, r24
     340:	99 0f       	add	r25, r25
     342:	29 2f       	mov	r18, r25
     344:	22 0f       	add	r18, r18
     346:	22 0f       	add	r18, r18
     348:	92 0f       	add	r25, r18
     34a:	49 1b       	sub	r20, r25
	q = q2 + (r > 9);
     34c:	91 e0       	ldi	r25, 0x01	; 1
     34e:	4a 30       	cpi	r20, 0x0A	; 10
     350:	08 f4       	brcc	.+2      	; 0x354 <display_dec+0xb8>
     352:	90 e0       	ldi	r25, 0x00	; 0
     354:	89 0f       	add	r24, r25
	lsd = rem[r];

	/* Second division by 10 */

	q3 = (q >> 1) + (q >> 2);
     356:	28 2f       	mov	r18, r24
     358:	26 95       	lsr	r18
     35a:	26 95       	lsr	r18
     35c:	98 2f       	mov	r25, r24
     35e:	96 95       	lsr	r25
     360:	29 0f       	add	r18, r25
	q3 += q3 >> 4;
     362:	92 2f       	mov	r25, r18
     364:	92 95       	swap	r25
     366:	9f 70       	andi	r25, 0x0F	; 15
     368:	29 0f       	add	r18, r25
	q3 = q3 >> 3;
     36a:	26 95       	lsr	r18
     36c:	26 95       	lsr	r18
     36e:	26 95       	lsr	r18
	r = q - q3 * 10;
     370:	92 2f       	mov	r25, r18
     372:	99 0f       	add	r25, r25
     374:	39 2f       	mov	r19, r25
     376:	33 0f       	add	r19, r19
     378:	33 0f       	add	r19, r19
     37a:	93 0f       	add	r25, r19
     37c:	38 2f       	mov	r19, r24
     37e:	39 1b       	sub	r19, r25
	msd = q3 + (r > 9);
	nsd = rem[r];
     380:	88 e5       	ldi	r24, 0x58	; 88
     382:	91 e0       	ldi	r25, 0x01	; 1
     384:	fc 01       	movw	r30, r24
     386:	e3 0f       	add	r30, r19
     388:	f1 1d       	adc	r31, r1
     38a:	50 81       	ld	r21, Z
	q1 += q1 >> 4;
	q1 += q1 >> 8;
	q2 = q1 >> 3;
	r = number - q2 * 10;
	q = q2 + (r > 9);
	lsd = rem[r];
     38c:	84 0f       	add	r24, r20
     38e:	91 1d       	adc	r25, r1
	q3 = q3 >> 3;
	r = q - q3 * 10;
	msd = q3 + (r > 9);
	nsd = rem[r];

	digit_index[0] = lsd;
     390:	fc 01       	movw	r30, r24
     392:	80 81       	ld	r24, Z
     394:	80 93 3d 02 	sts	0x023D, r24
	digit_index[1] = nsd;
     398:	50 93 3e 02 	sts	0x023E, r21

	q3 = (q >> 1) + (q >> 2);
	q3 += q3 >> 4;
	q3 = q3 >> 3;
	r = q - q3 * 10;
	msd = q3 + (r > 9);
     39c:	81 e0       	ldi	r24, 0x01	; 1
     39e:	3a 30       	cpi	r19, 0x0A	; 10
     3a0:	08 f4       	brcc	.+2      	; 0x3a4 <display_dec+0x108>
     3a2:	80 e0       	ldi	r24, 0x00	; 0
     3a4:	28 0f       	add	r18, r24
	nsd = rem[r];

	digit_index[0] = lsd;
	digit_index[1] = nsd;
	digit_index[2] = msd;
     3a6:	20 93 3f 02 	sts	0x023F, r18
	digit_index[3] = 0;
     3aa:	10 92 40 02 	sts	0x0240, r1

	cathode_byte = dec[digit_index[place]];
     3ae:	63 5c       	subi	r22, 0xC3	; 195
     3b0:	7d 4f       	sbci	r23, 0xFD	; 253
     3b2:	fb 01       	movw	r30, r22
     3b4:	80 81       	ld	r24, Z
     3b6:	fe 01       	movw	r30, r28
     3b8:	e8 0f       	add	r30, r24
     3ba:	f1 1d       	adc	r31, r1
	
	//set cathode byte
	DATA_BUS = ~(cathode_byte); //set bits for cathode (current sinks, active LOW)
     3bc:	85 81       	ldd	r24, Z+5	; 0x05
     3be:	80 95       	com	r24
     3c0:	82 b9       	out	0x02, r24	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     3c2:	ea ed       	ldi	r30, 0xDA	; 218
     3c4:	f0 e0       	ldi	r31, 0x00	; 0
     3c6:	80 81       	ld	r24, Z
     3c8:	80 61       	ori	r24, 0x10	; 16
     3ca:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     3cc:	80 81       	ld	r24, Z
     3ce:	8f 7e       	andi	r24, 0xEF	; 239
     3d0:	80 83       	st	Z, r24
	
	//DATA_BUS = 0; //clear DATA_BUS before return
}
     3d2:	2e 96       	adiw	r28, 0x0e	; 14
     3d4:	0f b6       	in	r0, 0x3f	; 63
     3d6:	f8 94       	cli
     3d8:	de bf       	out	0x3e, r29	; 62
     3da:	0f be       	out	0x3f, r0	; 63
     3dc:	cd bf       	out	0x3d, r28	; 61
     3de:	df 91       	pop	r29
     3e0:	cf 91       	pop	r28
     3e2:	08 95       	ret

000003e4 <update_display>:

void update_display(uint16_t number, uint8_t type) {
     3e4:	cf 93       	push	r28
	
	static uint8_t place = 0;
	

	
	if (type == DEC) {
     3e6:	66 23       	and	r22, r22
     3e8:	69 f4       	brne	.+26     	; 0x404 <update_display+0x20>

		
			
		display_dec(number, place);
     3ea:	c0 91 41 02 	lds	r28, 0x0241
     3ee:	6c 2f       	mov	r22, r28
     3f0:	0e 94 4e 01 	call	0x29c	; 0x29c <display_dec>
		//increment digit display place
		if (place++ == 3) //post increment
     3f4:	8c 2f       	mov	r24, r28
     3f6:	8f 5f       	subi	r24, 0xFF	; 255
     3f8:	80 93 41 02 	sts	0x0241, r24
     3fc:	c3 30       	cpi	r28, 0x03	; 3
     3fe:	11 f4       	brne	.+4      	; 0x404 <update_display+0x20>
		{
			place = 0;
     400:	10 92 41 02 	sts	0x0241, r1
		
		
	}
	
	
     404:	cf 91       	pop	r28
     406:	08 95       	ret

00000408 <__vector_10>:

#include "hardware.h"
#include "tune.h"
#include "display.h"

ISR (TIMER0_COMP_vect) { //timer 0 output compare interrupt for tuning
     408:	1f 92       	push	r1
     40a:	0f 92       	push	r0
     40c:	0f b6       	in	r0, 0x3f	; 63
     40e:	0f 92       	push	r0
     410:	11 24       	eor	r1, r1
     412:	8f 93       	push	r24
     414:	9f 93       	push	r25
     416:	ef 93       	push	r30
     418:	ff 93       	push	r31
	
	OCR0A = period-1; //OCR0A counts n-1 periods - see comment in tune.c about setting OCR0A
     41a:	80 91 ff 02 	lds	r24, 0x02FF
     41e:	81 50       	subi	r24, 0x01	; 1
     420:	87 bd       	out	0x27, r24	; 39
	//PORTB ^= (1<<ARP_SYNC_LED); //toggle arp ARP_SYNC LED
	if (period_counter == 0) {
     422:	80 91 00 03 	lds	r24, 0x0300
     426:	88 23       	and	r24, r24
     428:	a1 f4       	brne	.+40     	; 0x452 <__vector_10+0x4a>
		count_finished = FALSE;
     42a:	10 92 fd 02 	sts	0x02FD, r1
		no_overflow = TRUE;
     42e:	81 e0       	ldi	r24, 0x01	; 1
     430:	80 93 37 02 	sts	0x0237, r24
		period_counter = 1; //set period counter to 1
     434:	80 93 00 03 	sts	0x0300, r24
		//set up 16 bit timer/counter1		
		TCCR1B |= timer1_clock; //clock /64 to run at 312.5 KHz or /8 to run at 2.5 MHz, dependent on note frequency being measured
     438:	e1 e8       	ldi	r30, 0x81	; 129
     43a:	f0 e0       	ldi	r31, 0x00	; 0
     43c:	80 81       	ld	r24, Z
     43e:	90 91 fe 02 	lds	r25, 0x02FE
     442:	89 2b       	or	r24, r25
     444:	80 83       	st	Z, r24
		TIMSK1 |= (1<<TOIE1); //enable timer1 overflow interrupt
     446:	ef e6       	ldi	r30, 0x6F	; 111
     448:	f0 e0       	ldi	r31, 0x00	; 0
     44a:	80 81       	ld	r24, Z
     44c:	81 60       	ori	r24, 0x01	; 1
     44e:	80 83       	st	Z, r24
     450:	11 c0       	rjmp	.+34     	; 0x474 <__vector_10+0x6c>
		
	} else {
		
		osc_count = TCNT1;		
     452:	e4 e8       	ldi	r30, 0x84	; 132
     454:	f0 e0       	ldi	r31, 0x00	; 0
     456:	80 81       	ld	r24, Z
     458:	91 81       	ldd	r25, Z+1	; 0x01
     45a:	90 93 fc 02 	sts	0x02FC, r25
     45e:	80 93 fb 02 	sts	0x02FB, r24
		TCCR1B = 0; //turn off 16 bit timer/counter1
     462:	10 92 81 00 	sts	0x0081, r1
		count_finished = TRUE;
     466:	81 e0       	ldi	r24, 0x01	; 1
     468:	80 93 fd 02 	sts	0x02FD, r24
		period_counter = 0;
     46c:	10 92 00 03 	sts	0x0300, r1
		TCNT1 = 0; //reset timer/counter 1
     470:	11 82       	std	Z+1, r1	; 0x01
     472:	10 82       	st	Z, r1
	}
	
	
	
	
}
     474:	ff 91       	pop	r31
     476:	ef 91       	pop	r30
     478:	9f 91       	pop	r25
     47a:	8f 91       	pop	r24
     47c:	0f 90       	pop	r0
     47e:	0f be       	out	0x3f, r0	; 63
     480:	0f 90       	pop	r0
     482:	1f 90       	pop	r1
     484:	18 95       	reti

00000486 <__vector_9>:



ISR (TIMER1_OVF_vect) {
     486:	1f 92       	push	r1
     488:	0f 92       	push	r0
     48a:	0f b6       	in	r0, 0x3f	; 63
     48c:	0f 92       	push	r0
     48e:	11 24       	eor	r1, r1
	
	//during frequency counting, if timer1 overflow occurs set overflow flag
	no_overflow = FALSE;
     490:	10 92 37 02 	sts	0x0237, r1
	//PORTB ^= (1<<ARP_SYNC_LED); //toggle arp VCO_SYNC_LATCH_BIT LED
	
     494:	0f 90       	pop	r0
     496:	0f be       	out	0x3f, r0	; 63
     498:	0f 90       	pop	r0
     49a:	1f 90       	pop	r1
     49c:	18 95       	reti

0000049e <note_off_event>:
		//could implement this with timers. Will it really make a difference?
		PORTF |= (1<<GATE);
	}
	
}
void note_off_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
     49e:	84 2f       	mov	r24, r20
	remove_note(note);
     4a0:	0e 94 ab 00 	call	0x156	; 0x156 <remove_note>
	gate_buffer--;
     4a4:	80 91 43 02 	lds	r24, 0x0243
     4a8:	81 50       	subi	r24, 0x01	; 1
     4aa:	80 93 43 02 	sts	0x0243, r24
	if (gate_buffer == 0) PORTF &= ~(1<<GATE);
     4ae:	88 23       	and	r24, r24
     4b0:	09 f4       	brne	.+2      	; 0x4b4 <note_off_event+0x16>
     4b2:	89 98       	cbi	0x11, 1	; 17
     4b4:	08 95       	ret

000004b6 <note_on_event>:
//MIDI gate buffer for note stealing
static uint8_t gate_buffer = 0;



void note_on_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
     4b6:	84 2f       	mov	r24, r20
	
	//value_to_display = note;
	midi_note_number = note;
     4b8:	40 93 82 02 	sts	0x0282, r20
	if (velocity == 0) {
     4bc:	22 23       	and	r18, r18
     4be:	59 f4       	brne	.+22     	; 0x4d6 <note_on_event+0x20>
		remove_note(note);
     4c0:	0e 94 ab 00 	call	0x156	; 0x156 <remove_note>
		gate_buffer--;
     4c4:	80 91 43 02 	lds	r24, 0x0243
     4c8:	81 50       	subi	r24, 0x01	; 1
     4ca:	80 93 43 02 	sts	0x0243, r24
		if (gate_buffer == 0) PORTF &= ~(1<<GATE);
     4ce:	88 23       	and	r24, r24
     4d0:	59 f4       	brne	.+22     	; 0x4e8 <note_on_event+0x32>
     4d2:	89 98       	cbi	0x11, 1	; 17
     4d4:	08 95       	ret
				
	} else {
		new_note(note, velocity);
     4d6:	62 2f       	mov	r22, r18
     4d8:	0e 94 93 00 	call	0x126	; 0x126 <new_note>
		gate_buffer++; //increment gate_buffer
     4dc:	80 91 43 02 	lds	r24, 0x0243
     4e0:	8f 5f       	subi	r24, 0xFF	; 255
     4e2:	80 93 43 02 	sts	0x0243, r24
		//PORTF &= ~(1<<GATE); //turn gate off to re-trigger envelopes - this isn't nearly long enough
		//retriggering is a feature offered by Kenton Pro-Solo - maybe want it here, but need to decide how long to turn gate off
		//looking at gate of Pro-Solo on oscilloscope might give an idea of how long the Pro-Solo gate is released between retriggers  - checked: Pro-Solo gate-retrigger is 0.3ms
		//could implement this with timers. Will it really make a difference?
		PORTF |= (1<<GATE);
     4e6:	89 9a       	sbi	0x11, 1	; 17
     4e8:	08 95       	ret

000004ea <setup_midi_usart>:

void setup_midi_usart(void)
{
    uint16_t ubbr_value = 39; //20MHz/(16*31250 BAUD) - 1
    //write ubbr_value to H and L UBBR1 registers:
    UBRR0L = (unsigned char) ubbr_value;
     4ea:	87 e2       	ldi	r24, 0x27	; 39
     4ec:	80 93 c4 00 	sts	0x00C4, r24
    UBRR0H = (unsigned char) (ubbr_value >> 8);
     4f0:	10 92 c5 00 	sts	0x00C5, r1
	
	UCSR0B = (1<<RXEN0)|(1<<TXEN0) | (1<<RXCIE0);
     4f4:	88 e9       	ldi	r24, 0x98	; 152
     4f6:	80 93 c1 00 	sts	0x00C1, r24
	//UCSR0C |= (0<<UMSEL0)|(0<<UMSEL01)|(0<<UPM01)|(0<<UPM00)|(0<<USBS0)|(0<<UCSZ02)|(1<<UCSZ01)|(1<<UCSZ00);  	
}
     4fa:	08 95       	ret

000004fc <__vector_13>:



ISR (USART_RX_vect) { // USART receive interrupt
     4fc:	1f 92       	push	r1
     4fe:	0f 92       	push	r0
     500:	0f b6       	in	r0, 0x3f	; 63
     502:	0f 92       	push	r0
     504:	11 24       	eor	r1, r1
     506:	2f 93       	push	r18
     508:	3f 93       	push	r19
     50a:	4f 93       	push	r20
     50c:	5f 93       	push	r21
     50e:	6f 93       	push	r22
     510:	7f 93       	push	r23
     512:	8f 93       	push	r24
     514:	9f 93       	push	r25
     516:	af 93       	push	r26
     518:	bf 93       	push	r27
     51a:	ef 93       	push	r30
     51c:	ff 93       	push	r31
     51e:	cf 93       	push	r28
     520:	df 93       	push	r29
     522:	0f 92       	push	r0
     524:	cd b7       	in	r28, 0x3d	; 61
     526:	de b7       	in	r29, 0x3e	; 62
	//PORTB ^= (1<<ARP_SYNC_LED); //toggle arp VCO_SYNC_LATCH_BIT LED 
	uint8_t inByte = UDR0;
     528:	80 91 c6 00 	lds	r24, 0x00C6
     52c:	89 83       	std	Y+1, r24	; 0x01
	midi_device_input(&midi_device, 1, &inByte); 
     52e:	85 e0       	ldi	r24, 0x05	; 5
     530:	93 e0       	ldi	r25, 0x03	; 3
     532:	61 e0       	ldi	r22, 0x01	; 1
     534:	ae 01       	movw	r20, r28
     536:	4f 5f       	subi	r20, 0xFF	; 255
     538:	5f 4f       	sbci	r21, 0xFF	; 255
     53a:	0e 94 fe 0f 	call	0x1ffc	; 0x1ffc <midi_device_input>
	//calling a function in an interrupt is inefficient according to AVR C guidelines
	// so this function should maybe be inlined in main loop if inByte is made volatile	
	//***HOWEVER***, xnor-midi example code has this function being called from USART_RX_vect ISR  	
}
     53e:	0f 90       	pop	r0
     540:	df 91       	pop	r29
     542:	cf 91       	pop	r28
     544:	ff 91       	pop	r31
     546:	ef 91       	pop	r30
     548:	bf 91       	pop	r27
     54a:	af 91       	pop	r26
     54c:	9f 91       	pop	r25
     54e:	8f 91       	pop	r24
     550:	7f 91       	pop	r23
     552:	6f 91       	pop	r22
     554:	5f 91       	pop	r21
     556:	4f 91       	pop	r20
     558:	3f 91       	pop	r19
     55a:	2f 91       	pop	r18
     55c:	0f 90       	pop	r0
     55e:	0f be       	out	0x3f, r0	; 63
     560:	0f 90       	pop	r0
     562:	1f 90       	pop	r1
     564:	18 95       	reti

00000566 <main>:


int main(void)
{
	//turn off JTAG so all outputs of PORTC can be used
	MCUCR = (1<<JTD);
     566:	c0 e8       	ldi	r28, 0x80	; 128
     568:	c5 bf       	out	0x35, r28	; 53
	MCUCR = (1<<JTD);
     56a:	c5 bf       	out	0x35, r28	; 53
		
	//SET PORTB PIN 7 (PB7) as OUTPUT
	DDRB |= (1<<ARP_SYNC_LED);
     56c:	27 9a       	sbi	0x04, 7	; 4
	
	DDRF |= (1<<GATE); //set gate as output
     56e:	81 9a       	sbi	0x10, 1	; 16
	//PORTF |= (1<<GATE); //turn gate on for testing
	
	DDRG |= (1<<TUNE_SELECT); //set tune select bit as output on PORTG
     570:	9a 9a       	sbi	0x13, 2	; 19
	PORTG &= ~(1<<TUNE_SELECT); //set tune select bit to 0 to select VCF/VCA output for oscillator tuning
     572:	a2 98       	cbi	0x14, 2	; 20
	//PORTG |= (1<<TUNE_SELECT);
	
	setup_spi(); 
     574:	0e 94 9c 04 	call	0x938	; 0x938 <setup_spi>
	
	DDRH |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins as outputs
     578:	a9 ed       	ldi	r26, 0xD9	; 217
     57a:	b0 e0       	ldi	r27, 0x00	; 0
     57c:	8c 91       	ld	r24, X
     57e:	80 6c       	ori	r24, 0xC0	; 192
     580:	8c 93       	st	X, r24
	POT_MUX |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins HIGH (active LOW)
     582:	ea ed       	ldi	r30, 0xDA	; 218
     584:	f0 e0       	ldi	r31, 0x00	; 0
     586:	80 81       	ld	r24, Z
     588:	80 6c       	ori	r24, 0xC0	; 192
     58a:	80 83       	st	Z, r24
	//POT_MUX |= (1<<POTMUX_EN1);
	
	//set up LED display
	DDRA |= 0b11111111; //set all lines or DATA_BUS to outputs
     58c:	81 b1       	in	r24, 0x01	; 1
     58e:	8f ef       	ldi	r24, 0xFF	; 255
     590:	81 b9       	out	0x01, r24	; 1
	DATA_BUS |= 0b11111111; //set all DATA_BUS lines to HIGH (cathodes OFF)
     592:	92 b1       	in	r25, 0x02	; 2
     594:	82 b9       	out	0x02, r24	; 2
	DDRH |= (1<<DISP_CATHODE_LATCH) | (1<<DISP_ANODE_LATCH); //set display latches to outputs
     596:	8c 91       	ld	r24, X
     598:	80 63       	ori	r24, 0x30	; 48
     59a:	8c 93       	st	X, r24
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH | 1<< DISP_CATHODE_LATCH); //set DISP latches to LOW (inactive)
     59c:	80 81       	ld	r24, Z
     59e:	8f 7c       	andi	r24, 0xCF	; 207
     5a0:	80 83       	st	Z, r24
	
	//set up switch port
	DDRF &= ~(1<<BMOD_SW); //set BMOD_SW pin as input
     5a2:	82 98       	cbi	0x10, 2	; 16
	
	//set up LFO DEMUX LATCH
	DDRJ |= (1<<LFO_SW_LATCH); //set LFO_SW_LATCH pin as output
     5a4:	ec ed       	ldi	r30, 0xDC	; 220
     5a6:	f0 e0       	ldi	r31, 0x00	; 0
     5a8:	80 81       	ld	r24, Z
     5aa:	80 62       	ori	r24, 0x20	; 32
     5ac:	80 83       	st	Z, r24
	DATA_BUS = LFO_TRI_ADDR;
     5ae:	12 b8       	out	0x02, r1	; 2
	LFO_LATCH_PORT |= (1<<LFO_SW_LATCH);
     5b0:	ed ed       	ldi	r30, 0xDD	; 221
     5b2:	f0 e0       	ldi	r31, 0x00	; 0
     5b4:	80 81       	ld	r24, Z
     5b6:	80 62       	ori	r24, 0x20	; 32
     5b8:	80 83       	st	Z, r24
	LFO_LATCH_PORT &= ~(1<<LFO_SW_LATCH);
     5ba:	80 81       	ld	r24, Z
     5bc:	8f 7d       	andi	r24, 0xDF	; 223
     5be:	80 83       	st	Z, r24
	DATA_BUS = 0;
     5c0:	12 b8       	out	0x02, r1	; 2
	patch.byte_2 = (1<<LFO_TRI);
     5c2:	c0 93 8c 02 	sts	0x028C, r28
	
	//setup ADC
    setup_adc();		
     5c6:	0e 94 51 00 	call	0xa2	; 0xa2 <setup_adc>
	//setup DAC
	setup_dac();
     5ca:	0e 94 14 01 	call	0x228	; 0x228 <setup_dac>
	
	//setup MIDI
	//initialize MIDI device
	midi_device_init(&midi_device);
     5ce:	c5 e0       	ldi	r28, 0x05	; 5
     5d0:	d3 e0       	ldi	r29, 0x03	; 3
     5d2:	ce 01       	movw	r24, r28
     5d4:	0e 94 cd 0f 	call	0x1f9a	; 0x1f9a <midi_device_init>
	//register callbacks
	midi_register_noteon_callback(&midi_device, note_on_event);
     5d8:	ce 01       	movw	r24, r28
     5da:	6b e5       	ldi	r22, 0x5B	; 91
     5dc:	72 e0       	ldi	r23, 0x02	; 2
     5de:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <midi_register_noteon_callback>
	midi_register_noteoff_callback(&midi_device, note_off_event);
     5e2:	ce 01       	movw	r24, r28
     5e4:	6f e4       	ldi	r22, 0x4F	; 79
     5e6:	72 e0       	ldi	r23, 0x02	; 2
     5e8:	0e 94 99 0f 	call	0x1f32	; 0x1f32 <midi_register_noteoff_callback>
	//setup MIDI USART
	setup_midi_usart();
     5ec:	0e 94 75 02 	call	0x4ea	; 0x4ea <setup_midi_usart>
	
	update_spi(); //initial update of SPI - will eventual be useful for picking up special power up switch holds
     5f0:	0e 94 c1 04 	call	0x982	; 0x982 <update_spi>
	
	
	
		
	sei(); //enable global interrupts
     5f4:	78 94       	sei

	
	//eeprom_update_word((uint16_t*)109, test_word);
	//value_to_display = eeprom_read_word((uint16_t*)109);
	
	load_tuning_tables();
     5f6:	0e 94 4f 0c 	call	0x189e	; 0x189e <load_tuning_tables>
	//value_to_display = vco1_init_cv;
	//set_one_volt_per_octave(); //overwrite tuning tables with 1V/octave data for calibration purposes
	//set initial switch states
	switch_states.byte0 = (1<<VCO1_PULSE_SW) | (1<<VCO2_PULSE_SW);
     5fa:	81 e4       	ldi	r24, 0x41	; 65
     5fc:	80 93 01 03 	sts	0x0301, r24
	patch.byte_4 = (1<<VCO1_32F) | (1<<VCO2_32F);
     600:	82 e2       	ldi	r24, 0x22	; 34
     602:	80 93 8e 02 	sts	0x028E, r24
	

	while(1)
	{	
		
		midi_device_process(&midi_device); //this needs to be called 'frequently' in order for MIDI to work
     606:	8e 01       	movw	r16, r28
		//do SPI read/write every loops - whole section needs major update
		if (switch_timer++ == 5)
		{
			switch_timer = 0;
			//read switches directly connected to MCU				
			switch_states.byte2 ^= read_switch_port(); //toggle switch states
     608:	0f 2e       	mov	r0, r31
     60a:	f3 e0       	ldi	r31, 0x03	; 3
     60c:	ef 2e       	mov	r14, r31
     60e:	f3 e0       	ldi	r31, 0x03	; 3
     610:	ff 2e       	mov	r15, r31
     612:	f0 2d       	mov	r31, r0
	

	while(1)
	{	
		
		midi_device_process(&midi_device); //this needs to be called 'frequently' in order for MIDI to work
     614:	c8 01       	movw	r24, r16
     616:	0e 94 28 12 	call	0x2450	; 0x2450 <midi_device_process>
		//value_to_display = vco1_init_cv;
		PORTB |= (1<<ARP_SYNC_LED); //toggle arp VCO_SYNC_LATCH_BIT LED 
     61a:	2f 9a       	sbi	0x05, 7	; 5
		update_display(value_to_display, DEC);
     61c:	80 91 a2 01 	lds	r24, 0x01A2
     620:	90 91 a3 01 	lds	r25, 0x01A3
     624:	60 e0       	ldi	r22, 0x00	; 0
     626:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <update_display>
		PORTB &= ~(1<<ARP_SYNC_LED);
     62a:	2f 98       	cbi	0x05, 7	; 5
			
		scan_pots_and_update_control_voltages();
     62c:	0e 94 2e 03 	call	0x65c	; 0x65c <scan_pots_and_update_control_voltages>
			
		//do SPI read/write every loops - whole section needs major update
		if (switch_timer++ == 5)
     630:	80 91 42 02 	lds	r24, 0x0242
     634:	98 2f       	mov	r25, r24
     636:	9f 5f       	subi	r25, 0xFF	; 255
     638:	90 93 42 02 	sts	0x0242, r25
     63c:	85 30       	cpi	r24, 0x05	; 5
     63e:	51 f7       	brne	.-44     	; 0x614 <main+0xae>
		{
			switch_timer = 0;
     640:	10 92 42 02 	sts	0x0242, r1
			//read switches directly connected to MCU				
			switch_states.byte2 ^= read_switch_port(); //toggle switch states
     644:	f7 01       	movw	r30, r14
     646:	c0 81       	ld	r28, Z
     648:	0e 94 d6 0c 	call	0x19ac	; 0x19ac <read_switch_port>
     64c:	8c 27       	eor	r24, r28
     64e:	f7 01       	movw	r30, r14
     650:	80 83       	st	Z, r24
			update_spi();
     652:	0e 94 c1 04 	call	0x982	; 0x982 <update_spi>
			refresh_synth();
     656:	0e 94 e9 05 	call	0xbd2	; 0xbd2 <refresh_synth>
     65a:	dc cf       	rjmp	.-72     	; 0x614 <main+0xae>

0000065c <scan_pots_and_update_control_voltages>:
	&sustain_1_cv,
	&release_2_cv,
	&release_1_cv
	}; 
	
void scan_pots_and_update_control_voltages(void) {
     65c:	2f 92       	push	r2
     65e:	3f 92       	push	r3
     660:	4f 92       	push	r4
     662:	5f 92       	push	r5
     664:	6f 92       	push	r6
     666:	7f 92       	push	r7
     668:	8f 92       	push	r8
     66a:	9f 92       	push	r9
     66c:	af 92       	push	r10
     66e:	bf 92       	push	r11
     670:	cf 92       	push	r12
     672:	df 92       	push	r13
     674:	ef 92       	push	r14
     676:	ff 92       	push	r15
     678:	0f 93       	push	r16
     67a:	1f 93       	push	r17
     67c:	cf 93       	push	r28
     67e:	df 93       	push	r29
		
	}
	
	uint8_t note = get_current_note(); //get current note from assigner
	if (note < 8) note = 8; //init_cv gives VCO range from MIDI note 8 to MIDI note 127+. If you don't set notes <8 to 8 then you get array out of bounds problems. Should find a better way to handle this.
	value_to_display = note;	
     680:	02 e6       	ldi	r16, 0x62	; 98
     682:	12 e0       	ldi	r17, 0x02	; 2
     684:	0f 2e       	mov	r0, r31
     686:	f2 e8       	ldi	r31, 0x82	; 130
     688:	cf 2e       	mov	r12, r31
     68a:	f1 e0       	ldi	r31, 0x01	; 1
     68c:	df 2e       	mov	r13, r31
     68e:	f0 2d       	mov	r31, r0
	&sustain_1_cv,
	&release_2_cv,
	&release_1_cv
	}; 
	
void scan_pots_and_update_control_voltages(void) {
     690:	ee 24       	eor	r14, r14
     692:	ff 24       	eor	r15, r15
     694:	e3 94       	inc	r14
     696:	c0 e0       	ldi	r28, 0x00	; 0
     698:	d0 e0       	ldi	r29, 0x00	; 0
		{
			case 8: //exception for VCO2 fine
				
				//value_to_display = pot_group_0[i];
				fine_offset = 512 - pot_group_0[i];
				set_control_voltage(&fine_cv, vco2_init_cv + tune_offset + fine_offset);			
     69a:	0f 2e       	mov	r0, r31
     69c:	fa e3       	ldi	r31, 0x3A	; 58
     69e:	8f 2e       	mov	r8, r31
     6a0:	f1 e0       	ldi	r31, 0x01	; 1
     6a2:	9f 2e       	mov	r9, r31
     6a4:	f0 2d       	mov	r31, r0
				break;
			
			case 9: //exception for TUNE - apply to both VCO1 and VCO2

				tune_offset = 512 - pot_group_0[i];
     6a6:	aa 24       	eor	r10, r10
     6a8:	bb 24       	eor	r11, r11
     6aa:	68 94       	set
     6ac:	b1 f8       	bld	r11, 1
				set_control_voltage(&tune_cv, vco1_init_cv + tune_offset);
     6ae:	0f 2e       	mov	r0, r31
     6b0:	f8 e3       	ldi	r31, 0x38	; 56
     6b2:	6f 2e       	mov	r6, r31
     6b4:	f1 e0       	ldi	r31, 0x01	; 1
     6b6:	7f 2e       	mov	r7, r31
     6b8:	f0 2d       	mov	r31, r0
			
				break;
				
			case 4: //LFO pitch modulation depth control - reduce by 1/4
				
				set_control_voltage(&pitch_lfo_cv, pot_group_0[i] << 3);	//1/4 scale allows for easier vibrato settings
     6ba:	0f 2e       	mov	r0, r31
     6bc:	f2 e4       	ldi	r31, 0x42	; 66
     6be:	4f 2e       	mov	r4, r31
     6c0:	f1 e0       	ldi	r31, 0x01	; 1
     6c2:	5f 2e       	mov	r5, r31
     6c4:	f0 2d       	mov	r31, r0
     6c6:	08 c0       	rjmp	.+16     	; 0x6d8 <scan_pots_and_update_control_voltages+0x7c>
		
	}
	
	uint8_t note = get_current_note(); //get current note from assigner
	if (note < 8) note = 8; //init_cv gives VCO range from MIDI note 8 to MIDI note 127+. If you don't set notes <8 to 8 then you get array out of bounds problems. Should find a better way to handle this.
	value_to_display = note;	
     6c8:	21 96       	adiw	r28, 0x01	; 1
     6ca:	08 94       	sec
     6cc:	e1 1c       	adc	r14, r1
     6ce:	f1 1c       	adc	r15, r1
     6d0:	82 e0       	ldi	r24, 0x02	; 2
     6d2:	90 e0       	ldi	r25, 0x00	; 0
     6d4:	c8 0e       	add	r12, r24
     6d6:	d9 1e       	adc	r13, r25

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
	{

		adc_value = read_pot(POTMUX_EN0, i);
     6d8:	86 e0       	ldi	r24, 0x06	; 6
     6da:	6c 2f       	mov	r22, r28
     6dc:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     6e0:	90 93 86 02 	sts	0x0286, r25
     6e4:	80 93 85 02 	sts	0x0285, r24
		//implement IIR digital low pass filter - change pot value only by some fraction (>>2) of the difference between the new and old value
		int adc_change = adc_value - pot_group_0[i];
     6e8:	f8 01       	movw	r30, r16
     6ea:	60 81       	ld	r22, Z
     6ec:	71 81       	ldd	r23, Z+1	; 0x01
     6ee:	86 1b       	sub	r24, r22
     6f0:	97 0b       	sbc	r25, r23
		pot_group_0[i] = pot_group_0[i] + (adc_change >> 2);
     6f2:	95 95       	asr	r25
     6f4:	87 95       	ror	r24
     6f6:	95 95       	asr	r25
     6f8:	87 95       	ror	r24
     6fa:	9c 01       	movw	r18, r24
     6fc:	26 0f       	add	r18, r22
     6fe:	37 1f       	adc	r19, r23
     700:	21 93       	st	Z+, r18
     702:	31 93       	st	Z+, r19
     704:	8f 01       	movw	r16, r30
		int fine_offset = 0;
		
		switch (i)
     706:	c8 30       	cpi	r28, 0x08	; 8
     708:	d1 05       	cpc	r29, r1
     70a:	71 f0       	breq	.+28     	; 0x728 <scan_pots_and_update_control_voltages+0xcc>
     70c:	c9 30       	cpi	r28, 0x09	; 9
     70e:	d1 05       	cpc	r29, r1
     710:	24 f4       	brge	.+8      	; 0x71a <scan_pots_and_update_control_voltages+0xbe>
     712:	c4 30       	cpi	r28, 0x04	; 4
     714:	d1 05       	cpc	r29, r1
     716:	b1 f5       	brne	.+108    	; 0x784 <scan_pots_and_update_control_voltages+0x128>
     718:	2a c0       	rjmp	.+84     	; 0x76e <scan_pots_and_update_control_voltages+0x112>
     71a:	c9 30       	cpi	r28, 0x09	; 9
     71c:	d1 05       	cpc	r29, r1
     71e:	b1 f0       	breq	.+44     	; 0x74c <scan_pots_and_update_control_voltages+0xf0>
     720:	cb 30       	cpi	r28, 0x0B	; 11
     722:	d1 05       	cpc	r29, r1
     724:	79 f5       	brne	.+94     	; 0x784 <scan_pots_and_update_control_voltages+0x128>
     726:	3a c0       	rjmp	.+116    	; 0x79c <scan_pots_and_update_control_voltages+0x140>
		{
			case 8: //exception for VCO2 fine
				
				//value_to_display = pot_group_0[i];
				fine_offset = 512 - pot_group_0[i];
     728:	60 91 f6 02 	lds	r22, 0x02F6
     72c:	70 91 f7 02 	lds	r23, 0x02F7
     730:	60 50       	subi	r22, 0x00	; 0
     732:	7e 4f       	sbci	r23, 0xFE	; 254
				set_control_voltage(&fine_cv, vco2_init_cv + tune_offset + fine_offset);			
     734:	80 91 83 02 	lds	r24, 0x0283
     738:	90 91 84 02 	lds	r25, 0x0284
     73c:	68 0f       	add	r22, r24
     73e:	79 1f       	adc	r23, r25
     740:	62 1b       	sub	r22, r18
     742:	73 0b       	sbc	r23, r19
     744:	c4 01       	movw	r24, r8
     746:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				break;
     74a:	be cf       	rjmp	.-132    	; 0x6c8 <scan_pots_and_update_control_voltages+0x6c>
			
			case 9: //exception for TUNE - apply to both VCO1 and VCO2

				tune_offset = 512 - pot_group_0[i];
     74c:	b5 01       	movw	r22, r10
     74e:	62 1b       	sub	r22, r18
     750:	73 0b       	sbc	r23, r19
     752:	70 93 84 02 	sts	0x0284, r23
     756:	60 93 83 02 	sts	0x0283, r22
				set_control_voltage(&tune_cv, vco1_init_cv + tune_offset);
     75a:	80 91 f8 02 	lds	r24, 0x02F8
     75e:	90 91 f9 02 	lds	r25, 0x02F9
     762:	68 0f       	add	r22, r24
     764:	79 1f       	adc	r23, r25
     766:	c3 01       	movw	r24, r6
     768:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				break;
     76c:	ad cf       	rjmp	.-166    	; 0x6c8 <scan_pots_and_update_control_voltages+0x6c>
			
				break;
				
			case 4: //LFO pitch modulation depth control - reduce by 1/4
				
				set_control_voltage(&pitch_lfo_cv, pot_group_0[i] << 3);	//1/4 scale allows for easier vibrato settings
     76e:	b9 01       	movw	r22, r18
     770:	66 0f       	add	r22, r22
     772:	77 1f       	adc	r23, r23
     774:	66 0f       	add	r22, r22
     776:	77 1f       	adc	r23, r23
     778:	66 0f       	add	r22, r22
     77a:	77 1f       	adc	r23, r23
     77c:	c2 01       	movw	r24, r4
     77e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				break;
     782:	a2 cf       	rjmp	.-188    	; 0x6c8 <scan_pots_and_update_control_voltages+0x6c>
			
			default: //set control voltage full-scale
				set_control_voltage(pot_decoder_0[i], pot_group_0[i] << 4);
     784:	b9 01       	movw	r22, r18
     786:	62 95       	swap	r22
     788:	72 95       	swap	r23
     78a:	70 7f       	andi	r23, 0xF0	; 240
     78c:	76 27       	eor	r23, r22
     78e:	60 7f       	andi	r22, 0xF0	; 240
     790:	76 27       	eor	r23, r22
     792:	f6 01       	movw	r30, r12
     794:	80 81       	ld	r24, Z
     796:	91 81       	ldd	r25, Z+1	; 0x01
     798:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	}; 
	
void scan_pots_and_update_control_voltages(void) {

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     79c:	f0 e1       	ldi	r31, 0x10	; 16
     79e:	ef 16       	cp	r14, r31
     7a0:	f1 04       	cpc	r15, r1
     7a2:	0c f4       	brge	.+2      	; 0x7a6 <scan_pots_and_update_control_voltages+0x14a>
     7a4:	91 cf       	rjmp	.-222    	; 0x6c8 <scan_pots_and_update_control_voltages+0x6c>
			
		}
		
	}
	
	uint8_t note = get_current_note(); //get current note from assigner
     7a6:	0e 94 90 00 	call	0x120	; 0x120 <get_current_note>
     7aa:	d8 2e       	mov	r13, r24
	if (note < 8) note = 8; //init_cv gives VCO range from MIDI note 8 to MIDI note 127+. If you don't set notes <8 to 8 then you get array out of bounds problems. Should find a better way to handle this.
     7ac:	87 e0       	ldi	r24, 0x07	; 7
     7ae:	8d 15       	cp	r24, r13
     7b0:	18 f0       	brcs	.+6      	; 0x7b8 <scan_pots_and_update_control_voltages+0x15c>
     7b2:	dd 24       	eor	r13, r13
     7b4:	68 94       	set
     7b6:	d3 f8       	bld	r13, 3
	value_to_display = note;	
     7b8:	8d 2d       	mov	r24, r13
     7ba:	90 e0       	ldi	r25, 0x00	; 0
     7bc:	90 93 a3 01 	sts	0x01A3, r25
     7c0:	80 93 a2 01 	sts	0x01A2, r24
     7c4:	04 e4       	ldi	r16, 0x44	; 68
     7c6:	12 e0       	ldi	r17, 0x02	; 2
     7c8:	0f 2e       	mov	r0, r31
     7ca:	f4 e6       	ldi	r31, 0x64	; 100
     7cc:	ef 2e       	mov	r14, r31
     7ce:	f1 e0       	ldi	r31, 0x01	; 1
     7d0:	ff 2e       	mov	r15, r31
     7d2:	f0 2d       	mov	r31, r0
     7d4:	c1 e0       	ldi	r28, 0x01	; 1
     7d6:	d0 e0       	ldi	r29, 0x00	; 0
		pot_group_1[i] = pot_group_1[i] + (adc_change >> 2);
		
		switch(i) 
		{
			case 2: //exception to handle filter key tracking: use key_track pot setting to determine how much pitch cv contributes to filter cutoff
				interpolated_pitch_cv = interpolate_pitch_cv(note-8, filter_pitch_table); //subtract 8 from note because filter pitch is calibrated so that 0V is E, 20.6 Hz
     7d8:	0f 2e       	mov	r0, r31
     7da:	f8 ef       	ldi	r31, 0xF8	; 248
     7dc:	cf 2e       	mov	r12, r31
     7de:	f0 2d       	mov	r31, r0
     7e0:	cd 0c       	add	r12, r13
     7e2:	0f 2e       	mov	r0, r31
     7e4:	f2 e9       	ldi	r31, 0x92	; 146
     7e6:	8f 2e       	mov	r8, r31
     7e8:	f2 e0       	ldi	r31, 0x02	; 2
     7ea:	9f 2e       	mov	r9, r31
     7ec:	f0 2d       	mov	r31, r0
				uint16_t key_track_byte = (pot_group_1[3]); //
     7ee:	0f 2e       	mov	r0, r31
     7f0:	fa e4       	ldi	r31, 0x4A	; 74
     7f2:	af 2e       	mov	r10, r31
     7f4:	f2 e0       	ldi	r31, 0x02	; 2
     7f6:	bf 2e       	mov	r11, r31
     7f8:	f0 2d       	mov	r31, r0
				//if (key_track_byte > 1020) key_track_byte = 1024;			 
				uint16_t divided_pitch_cv = ((uint32_t)key_track_byte*interpolated_pitch_cv) >> 10; //note that produce of key_track_byte and interpolated_pitch_cv needs to be cast as uint32t - otherwise product is evaluated incorrectly

				//value_to_display = divided_pitch_cv;
							
				uint16_t filter_cutoff_cv = divided_pitch_cv + (pot_group_1[i] << 4); //filter cutoff CV is the sum of filter cutoff pot and key track amount.
     7fa:	0f 2e       	mov	r0, r31
     7fc:	fe ef       	ldi	r31, 0xFE	; 254
     7fe:	6f 2e       	mov	r6, r31
     800:	ff ef       	ldi	r31, 0xFF	; 255
     802:	7f 2e       	mov	r7, r31
     804:	f0 2d       	mov	r31, r0
     806:	6a 0c       	add	r6, r10
     808:	7b 1c       	adc	r7, r11
				if (filter_cutoff_cv > MAX) filter_cutoff_cv = MAX; //make sure there is no overflow/wrap by capping max
				set_control_voltage(&cutoff_cv, filter_cutoff_cv);
     80a:	0f 2e       	mov	r0, r31
     80c:	f8 e2       	ldi	r31, 0x28	; 40
     80e:	4f 2e       	mov	r4, r31
     810:	f1 e0       	ldi	r31, 0x01	; 1
     812:	5f 2e       	mov	r5, r31
     814:	f0 2d       	mov	r31, r0
     816:	0f 2e       	mov	r0, r31
     818:	ff ef       	ldi	r31, 0xFF	; 255
     81a:	2f 2e       	mov	r2, r31
     81c:	ff e3       	ldi	r31, 0x3F	; 63
     81e:	3f 2e       	mov	r3, r31
     820:	f0 2d       	mov	r31, r0
     822:	05 c0       	rjmp	.+10     	; 0x82e <scan_pots_and_update_control_voltages+0x1d2>
		
	}
	
	uint8_t note = get_current_note(); //get current note from assigner
	if (note < 8) note = 8; //init_cv gives VCO range from MIDI note 8 to MIDI note 127+. If you don't set notes <8 to 8 then you get array out of bounds problems. Should find a better way to handle this.
	value_to_display = note;	
     824:	21 96       	adiw	r28, 0x01	; 1
     826:	e2 e0       	ldi	r30, 0x02	; 2
     828:	f0 e0       	ldi	r31, 0x00	; 0
     82a:	ee 0e       	add	r14, r30
     82c:	ff 1e       	adc	r15, r31
	
	//now read second set of pots from U4 and set appropriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
	{
		
		adc_value = read_pot(POTMUX_EN1, i+1);
     82e:	87 e0       	ldi	r24, 0x07	; 7
     830:	6c 2f       	mov	r22, r28
     832:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     836:	90 93 86 02 	sts	0x0286, r25
     83a:	80 93 85 02 	sts	0x0285, r24
		int adc_change = adc_value - pot_group_1[i];
     83e:	f8 01       	movw	r30, r16
     840:	20 81       	ld	r18, Z
     842:	31 81       	ldd	r19, Z+1	; 0x01
     844:	82 1b       	sub	r24, r18
     846:	93 0b       	sbc	r25, r19
		pot_group_1[i] = pot_group_1[i] + (adc_change >> 2);
     848:	95 95       	asr	r25
     84a:	87 95       	ror	r24
     84c:	95 95       	asr	r25
     84e:	87 95       	ror	r24
     850:	82 0f       	add	r24, r18
     852:	93 1f       	adc	r25, r19
     854:	81 93       	st	Z+, r24
     856:	91 93       	st	Z+, r25
     858:	8f 01       	movw	r16, r30
		
		switch(i) 
     85a:	c3 30       	cpi	r28, 0x03	; 3
     85c:	d1 05       	cpc	r29, r1
     85e:	69 f5       	brne	.+90     	; 0x8ba <scan_pots_and_update_control_voltages+0x25e>
		{
			case 2: //exception to handle filter key tracking: use key_track pot setting to determine how much pitch cv contributes to filter cutoff
				interpolated_pitch_cv = interpolate_pitch_cv(note-8, filter_pitch_table); //subtract 8 from note because filter pitch is calibrated so that 0V is E, 20.6 Hz
     860:	8c 2d       	mov	r24, r12
     862:	b4 01       	movw	r22, r8
     864:	0e 94 78 0c 	call	0x18f0	; 0x18f0 <interpolate_pitch_cv>
				uint16_t key_track_byte = (pot_group_1[3]); //
				//if (key_track_byte > 1020) key_track_byte = 1024;			 
				uint16_t divided_pitch_cv = ((uint32_t)key_track_byte*interpolated_pitch_cv) >> 10; //note that produce of key_track_byte and interpolated_pitch_cv needs to be cast as uint32t - otherwise product is evaluated incorrectly
     868:	bc 01       	movw	r22, r24
     86a:	80 e0       	ldi	r24, 0x00	; 0
     86c:	90 e0       	ldi	r25, 0x00	; 0
     86e:	f5 01       	movw	r30, r10
     870:	20 81       	ld	r18, Z
     872:	31 81       	ldd	r19, Z+1	; 0x01
     874:	40 e0       	ldi	r20, 0x00	; 0
     876:	50 e0       	ldi	r21, 0x00	; 0
     878:	0e 94 02 14 	call	0x2804	; 0x2804 <__mulsi3>
     87c:	dc 01       	movw	r26, r24
     87e:	cb 01       	movw	r24, r22
     880:	07 2e       	mov	r0, r23
     882:	7a e0       	ldi	r23, 0x0A	; 10
     884:	b6 95       	lsr	r27
     886:	a7 95       	ror	r26
     888:	97 95       	ror	r25
     88a:	87 95       	ror	r24
     88c:	7a 95       	dec	r23
     88e:	d1 f7       	brne	.-12     	; 0x884 <scan_pots_and_update_control_voltages+0x228>
     890:	70 2d       	mov	r23, r0

				//value_to_display = divided_pitch_cv;
							
				uint16_t filter_cutoff_cv = divided_pitch_cv + (pot_group_1[i] << 4); //filter cutoff CV is the sum of filter cutoff pot and key track amount.
     892:	f3 01       	movw	r30, r6
     894:	60 81       	ld	r22, Z
     896:	71 81       	ldd	r23, Z+1	; 0x01
     898:	62 95       	swap	r22
     89a:	72 95       	swap	r23
     89c:	70 7f       	andi	r23, 0xF0	; 240
     89e:	76 27       	eor	r23, r22
     8a0:	60 7f       	andi	r22, 0xF0	; 240
     8a2:	76 27       	eor	r23, r22
     8a4:	68 0f       	add	r22, r24
     8a6:	79 1f       	adc	r23, r25
				if (filter_cutoff_cv > MAX) filter_cutoff_cv = MAX; //make sure there is no overflow/wrap by capping max
				set_control_voltage(&cutoff_cv, filter_cutoff_cv);
     8a8:	f0 e4       	ldi	r31, 0x40	; 64
     8aa:	60 30       	cpi	r22, 0x00	; 0
     8ac:	7f 07       	cpc	r23, r31
     8ae:	08 f0       	brcs	.+2      	; 0x8b2 <scan_pots_and_update_control_voltages+0x256>
     8b0:	b1 01       	movw	r22, r2
     8b2:	c2 01       	movw	r24, r4
     8b4:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
     8b8:	b5 cf       	rjmp	.-150    	; 0x824 <scan_pots_and_update_control_voltages+0x1c8>
				//value_to_display = filter_cutoff_cv;
				break;
			
			default:
				set_control_voltage(pot_decoder_1[i], pot_group_1[i] <<4);
     8ba:	bc 01       	movw	r22, r24
     8bc:	62 95       	swap	r22
     8be:	72 95       	swap	r23
     8c0:	70 7f       	andi	r23, 0xF0	; 240
     8c2:	76 27       	eor	r23, r22
     8c4:	60 7f       	andi	r22, 0xF0	; 240
     8c6:	76 27       	eor	r23, r22
     8c8:	f7 01       	movw	r30, r14
     8ca:	80 81       	ld	r24, Z
     8cc:	91 81       	ldd	r25, Z+1	; 0x01
     8ce:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	value_to_display = note;	
	
	uint16_t interpolated_pitch_cv = 0; //holder for interpolated pitch values
	
	//now read second set of pots from U4 and set appropriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
     8d2:	cf 30       	cpi	r28, 0x0F	; 15
     8d4:	d1 05       	cpc	r29, r1
     8d6:	0c f4       	brge	.+2      	; 0x8da <scan_pots_and_update_control_voltages+0x27e>
     8d8:	a5 cf       	rjmp	.-182    	; 0x824 <scan_pots_and_update_control_voltages+0x1c8>
	
	//set VCO1 and VCO2 pitch control voltages. Remember, set_control_voltage() is expecting a pointer to a control_voltage struct
	//that contains the control_voltage multiplexer channel and the multiplexer address
	

	uint8_t vco1_note = transpose_note(note, VCO1); //transpose 
     8da:	8d 2d       	mov	r24, r13
     8dc:	6f e0       	ldi	r22, 0x0F	; 15
     8de:	0e 94 1f 05 	call	0xa3e	; 0xa3e <transpose_note>

	interpolated_pitch_cv = interpolate_pitch_cv(vco1_note, vco1_pitch_table);
     8e2:	64 ed       	ldi	r22, 0xD4	; 212
     8e4:	72 e0       	ldi	r23, 0x02	; 2
     8e6:	0e 94 78 0c 	call	0x18f0	; 0x18f0 <interpolate_pitch_cv>
     8ea:	bc 01       	movw	r22, r24
	
	//value_to_display = interpolated_pitch_cv;
	
	set_control_voltage(&vco1_pitch_cv, interpolated_pitch_cv);
     8ec:	8c e4       	ldi	r24, 0x4C	; 76
     8ee:	91 e0       	ldi	r25, 0x01	; 1
     8f0:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	
	uint8_t vco2_note = transpose_note(note, VCO2);
     8f4:	8d 2d       	mov	r24, r13
     8f6:	60 ef       	ldi	r22, 0xF0	; 240
     8f8:	0e 94 1f 05 	call	0xa3e	; 0xa3e <transpose_note>
	
	interpolated_pitch_cv = interpolate_pitch_cv(vco2_note, vco2_pitch_table);
     8fc:	62 eb       	ldi	r22, 0xB2	; 178
     8fe:	72 e0       	ldi	r23, 0x02	; 2
     900:	0e 94 78 0c 	call	0x18f0	; 0x18f0 <interpolate_pitch_cv>
     904:	bc 01       	movw	r22, r24
	
	set_control_voltage(&vco2_pitch_cv, interpolated_pitch_cv); 
     906:	8a e4       	ldi	r24, 0x4A	; 74
     908:	91 e0       	ldi	r25, 0x01	; 1
     90a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     90e:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);	
     910:	a1 9a       	sbi	0x14, 1	; 20
	
	
     912:	df 91       	pop	r29
     914:	cf 91       	pop	r28
     916:	1f 91       	pop	r17
     918:	0f 91       	pop	r16
     91a:	ff 90       	pop	r15
     91c:	ef 90       	pop	r14
     91e:	df 90       	pop	r13
     920:	cf 90       	pop	r12
     922:	bf 90       	pop	r11
     924:	af 90       	pop	r10
     926:	9f 90       	pop	r9
     928:	8f 90       	pop	r8
     92a:	7f 90       	pop	r7
     92c:	6f 90       	pop	r6
     92e:	5f 90       	pop	r5
     930:	4f 90       	pop	r4
     932:	3f 90       	pop	r3
     934:	2f 90       	pop	r2
     936:	08 95       	ret

00000938 <setup_spi>:
void setup_spi(void) {
	
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH pins as outputs
		//also set Slave Select (PB0) as output just to ensure it doesn't interfere with SPI communication (currently floating)
		//ACTUALLY, Slave Select ***MUST*** be set as output. Leaving it floating without setting its data direction bit breaks SPI!
		DDRB |= (SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH |(1<<PB0));
     938:	84 b1       	in	r24, 0x04	; 4
     93a:	87 62       	ori	r24, 0x27	; 39
     93c:	84 b9       	out	0x04, r24	; 4
		
		//SET SPI_EN and LED_LATCH and VCO_SW_LATCH and EG2_POL pins as outputs
		DDRJ |= (SPI_EN | LED_LATCH | (1<<VCO_SW_LATCH) | (1<<EG2_POL));
     93e:	ec ed       	ldi	r30, 0xDC	; 220
     940:	f0 e0       	ldi	r31, 0x00	; 0
     942:	80 81       	ld	r24, Z
     944:	8c 65       	ori	r24, 0x5C	; 92
     946:	80 83       	st	Z, r24
		
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH outputs LOW
		SPI_PORT &= ~(SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH);
     948:	85 b1       	in	r24, 0x05	; 5
     94a:	89 7d       	andi	r24, 0xD9	; 217
     94c:	85 b9       	out	0x05, r24	; 5
		
		//SET SPI_EN LOW (active) and LED_LATCH LOW (active)
		SPI_LATCH_PORT &= ~(SPI_EN | LED_LATCH);
     94e:	ed ed       	ldi	r30, 0xDD	; 221
     950:	f0 e0       	ldi	r31, 0x00	; 0
     952:	80 81       	ld	r24, Z
     954:	83 7f       	andi	r24, 0xF3	; 243
     956:	80 83       	st	Z, r24
		
		//SET UP SPI
		SPCR = (1<<SPE) | (1<<MSTR); //Start SPI as MASTER
     958:	80 e5       	ldi	r24, 0x50	; 80
     95a:	8c bd       	out	0x2c, r24	; 44
		
		//Pull LED_LATCH LOW
		SPI_LATCH_PORT &= ~LED_LATCH;
     95c:	80 81       	ld	r24, Z
     95e:	87 7f       	andi	r24, 0xF7	; 247
     960:	80 83       	st	Z, r24
		
		
		//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
		
		SPI_LATCH_PORT &= ~LED_LATCH;
     962:	80 81       	ld	r24, Z
     964:	87 7f       	andi	r24, 0xF7	; 247
     966:	80 83       	st	Z, r24
		SPI_LATCH_PORT |= LED_LATCH;
     968:	80 81       	ld	r24, Z
     96a:	88 60       	ori	r24, 0x08	; 8
     96c:	80 83       	st	Z, r24
		
		//set EG2 POL
		EG2_POL_PORT &= ~(1 << EG2_POL); //0 for normal, 1 for inverted
     96e:	80 81       	ld	r24, Z
     970:	8f 7e       	andi	r24, 0xEF	; 239
     972:	80 83       	st	Z, r24
	
}
     974:	08 95       	ret

00000976 <spi_shift_byte>:

uint8_t spi_shift_byte(uint8_t byte) { //shifts out byte for LED data and simultaneously reads switch data
	
	SPDR = byte;
     976:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
     978:	0d b4       	in	r0, 0x2d	; 45
     97a:	07 fe       	sbrs	r0, 7
     97c:	fd cf       	rjmp	.-6      	; 0x978 <spi_shift_byte+0x2>
	return SPDR;
     97e:	8e b5       	in	r24, 0x2e	; 46
	
}
     980:	08 95       	ret

00000982 <update_spi>:

void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
     982:	2d 9a       	sbi	0x05, 5	; 5
			
			//SHIFT 5th BYTE				
			//Read SPDR for switch data shifted in from 74XX165 U14 and write LED data to LED latch 5
			spi_sw_byte0_current_state = spi_shift_byte(patch.byte_5);
     984:	80 91 8f 02 	lds	r24, 0x028F
     988:	0e 94 bb 04 	call	0x976	; 0x976 <spi_shift_byte>
			
			spi_sw_byte0_current_state ^= spi_sw_byte0_previous_state;
     98c:	90 91 88 02 	lds	r25, 0x0288
     990:	89 27       	eor	r24, r25
			spi_sw_byte0_previous_state ^= spi_sw_byte0_current_state;
     992:	98 27       	eor	r25, r24
     994:	90 93 88 02 	sts	0x0288, r25
			spi_sw_byte0_current_state &= spi_sw_byte0_previous_state;
     998:	98 23       	and	r25, r24
     99a:	90 93 87 02 	sts	0x0287, r25
			
			//toggle switch state		
			switch_states.byte0 ^= spi_sw_byte0_current_state; //Omar's solution.
     99e:	80 91 01 03 	lds	r24, 0x0301
     9a2:	98 27       	eor	r25, r24
     9a4:	90 93 01 03 	sts	0x0301, r25
			//Now read SPDR for switch data shifted in from 74XX165 (U9)
			//uint8_t spi_data = (1<<VCO2_32F | 1<<VCO1_32F); //turn on 32' octave LEDs as default 
			
			uint8_t spi_data = patch.byte_4;
					
			spi_sw_byte1_current_state = spi_shift_byte(spi_data);
     9a8:	80 91 8e 02 	lds	r24, 0x028E
     9ac:	0e 94 bb 04 	call	0x976	; 0x976 <spi_shift_byte>
	
			spi_sw_byte1_current_state ^= spi_sw_byte1_previous_state;
     9b0:	90 91 8a 02 	lds	r25, 0x028A
     9b4:	89 27       	eor	r24, r25
			spi_sw_byte1_previous_state ^= spi_sw_byte1_current_state;
     9b6:	98 27       	eor	r25, r24
     9b8:	90 93 8a 02 	sts	0x028A, r25
			spi_sw_byte1_current_state &= spi_sw_byte1_previous_state;
     9bc:	98 23       	and	r25, r24
     9be:	90 93 89 02 	sts	0x0289, r25
			
			//toggle switch state
			switch_states.byte1 ^= spi_sw_byte1_current_state; //Omar's solution.			
     9c2:	80 91 02 03 	lds	r24, 0x0302
     9c6:	98 27       	eor	r25, r24
     9c8:	90 93 02 03 	sts	0x0302, r25
							
			//SHIFT 3th BYTE
			spi_shift_byte(patch.byte_3);
     9cc:	80 91 8d 02 	lds	r24, 0x028D
     9d0:	0e 94 bb 04 	call	0x976	; 0x976 <spi_shift_byte>

			//SHIFT 2th BYTE
			spi_shift_byte(patch.byte_2);
     9d4:	80 91 8c 02 	lds	r24, 0x028C
     9d8:	0e 94 bb 04 	call	0x976	; 0x976 <spi_shift_byte>
			
			//SHIFT 1st BYTE	//eventually need to parse this elsewhere		
			spi_data =	((switch_states.byte1 >> ARP_MODE_SW) & 1) << ARP_MODE | 
						((switch_states.byte2 >> PROG_WRITE_SW) & 1) << PROG_WRITE | 
     9dc:	90 91 03 03 	lds	r25, 0x0303
     9e0:	29 2f       	mov	r18, r25
     9e2:	22 95       	swap	r18
     9e4:	2f 70       	andi	r18, 0x0F	; 15
     9e6:	27 95       	ror	r18
     9e8:	22 27       	eor	r18, r18
     9ea:	27 95       	ror	r18

			//SHIFT 2th BYTE
			spi_shift_byte(patch.byte_2);
			
			//SHIFT 1st BYTE	//eventually need to parse this elsewhere		
			spi_data =	((switch_states.byte1 >> ARP_MODE_SW) & 1) << ARP_MODE | 
     9ec:	89 2f       	mov	r24, r25
     9ee:	86 95       	lsr	r24
     9f0:	86 95       	lsr	r24
     9f2:	86 95       	lsr	r24
     9f4:	81 70       	andi	r24, 0x01	; 1
     9f6:	82 2b       	or	r24, r18
     9f8:	40 91 02 03 	lds	r20, 0x0302
     9fc:	42 95       	swap	r20
     9fe:	46 95       	lsr	r20
     a00:	47 70       	andi	r20, 0x07	; 7
     a02:	50 e0       	ldi	r21, 0x00	; 0
     a04:	41 70       	andi	r20, 0x01	; 1
     a06:	50 70       	andi	r21, 0x00	; 0
     a08:	9a 01       	movw	r18, r20
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	22 0f       	add	r18, r18
     a10:	33 1f       	adc	r19, r19
     a12:	28 2b       	or	r18, r24
						((switch_states.byte2 >> PROG_WRITE_SW) & 1) << PROG_WRITE | 
						((switch_states.byte2 >> EG2_INV_SW) &1 ) << EG2_INV |
						((switch_states.byte2 >> PROG_MANUAL_SW &1) << PROG_MANUAL); 			
     a14:	99 1f       	adc	r25, r25
     a16:	99 27       	eor	r25, r25
     a18:	99 1f       	adc	r25, r25
     a1a:	89 2f       	mov	r24, r25
     a1c:	82 95       	swap	r24
     a1e:	88 0f       	add	r24, r24
     a20:	88 0f       	add	r24, r24
     a22:	80 7c       	andi	r24, 0xC0	; 192
			//Wait for SPI shift to complete
			spi_shift_byte(spi_data);
     a24:	82 2b       	or	r24, r18
     a26:	0e 94 bb 04 	call	0x976	; 0x976 <spi_shift_byte>
			
			//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
			
			SPI_LATCH_PORT &= ~LED_LATCH;
     a2a:	ed ed       	ldi	r30, 0xDD	; 221
     a2c:	f0 e0       	ldi	r31, 0x00	; 0
     a2e:	80 81       	ld	r24, Z
     a30:	87 7f       	andi	r24, 0xF7	; 247
     a32:	80 83       	st	Z, r24
			SPI_LATCH_PORT |= LED_LATCH;
     a34:	80 81       	ld	r24, Z
     a36:	88 60       	ori	r24, 0x08	; 8
     a38:	80 83       	st	Z, r24
			
			//clear SPI_SW_LATCH
			SPI_PORT &= ~SPI_SW_LATCH;
     a3a:	2d 98       	cbi	0x05, 5	; 5
			
			

	
     a3c:	08 95       	ret

00000a3e <transpose_note>:

uint8_t transpose_note (uint8_t note, uint8_t vco) {
	
	uint8_t n = 0;
	
	n = octave_index.vco1;
     a3e:	90 91 90 02 	lds	r25, 0x0290
     a42:	97 70       	andi	r25, 0x07	; 7
	if (vco == VCO2) n = octave_index.vco2;
     a44:	60 3f       	cpi	r22, 0xF0	; 240
     a46:	31 f4       	brne	.+12     	; 0xa54 <transpose_note+0x16>
     a48:	90 91 90 02 	lds	r25, 0x0290
     a4c:	96 95       	lsr	r25
     a4e:	96 95       	lsr	r25
     a50:	96 95       	lsr	r25
     a52:	97 70       	andi	r25, 0x07	; 7

	note = (n*12) + note; //calculate MIDI note after octave addition
     a54:	29 2f       	mov	r18, r25
     a56:	22 0f       	add	r18, r18
     a58:	92 0f       	add	r25, r18
     a5a:	99 0f       	add	r25, r25
     a5c:	99 0f       	add	r25, r25
     a5e:	89 0f       	add	r24, r25
			
		note = 136;
			
	}
		
	return note;	
     a60:	89 38       	cpi	r24, 0x89	; 137
     a62:	08 f0       	brcs	.+2      	; 0xa66 <transpose_note+0x28>
     a64:	88 e8       	ldi	r24, 0x88	; 136
	
}
     a66:	08 95       	ret

00000a68 <update_octave_range>:

void update_octave_range(void) {
	
	if ((switch_states.byte0 >> VCO1_OCTAVE_UP_SW) & 1) {
     a68:	80 91 01 03 	lds	r24, 0x0301
     a6c:	98 2f       	mov	r25, r24
     a6e:	96 95       	lsr	r25
     a70:	96 95       	lsr	r25
     a72:	96 95       	lsr	r25
     a74:	90 ff       	sbrs	r25, 0
     a76:	14 c0       	rjmp	.+40     	; 0xaa0 <update_octave_range+0x38>
		
		if (++octave_index.vco1 == 5) octave_index.vco1 = 4;
     a78:	20 91 90 02 	lds	r18, 0x0290
     a7c:	92 2f       	mov	r25, r18
     a7e:	9f 5f       	subi	r25, 0xFF	; 255
     a80:	97 70       	andi	r25, 0x07	; 7
     a82:	28 7f       	andi	r18, 0xF8	; 248
     a84:	29 2b       	or	r18, r25
     a86:	20 93 90 02 	sts	0x0290, r18
     a8a:	95 30       	cpi	r25, 0x05	; 5
     a8c:	29 f4       	brne	.+10     	; 0xa98 <update_octave_range+0x30>
     a8e:	92 2f       	mov	r25, r18
     a90:	98 7f       	andi	r25, 0xF8	; 248
     a92:	94 60       	ori	r25, 0x04	; 4
     a94:	90 93 90 02 	sts	0x0290, r25
		switch_states.byte0 ^= (1<<VCO1_OCTAVE_UP_SW); //toggle switch state bit
     a98:	98 e0       	ldi	r25, 0x08	; 8
     a9a:	89 27       	eor	r24, r25
     a9c:	80 93 01 03 	sts	0x0301, r24
		
	}
	
	if ((switch_states.byte1 >> VCO1_OCTAVE_DOWN_SW) & 1) { //this didn't work initially because VCO1_OCTAVE_DOWN_SW pull down resistor wasn't installed on PCB!!!
     aa0:	80 91 02 03 	lds	r24, 0x0302
     aa4:	98 2f       	mov	r25, r24
     aa6:	96 95       	lsr	r25
     aa8:	96 95       	lsr	r25
     aaa:	96 95       	lsr	r25
     aac:	90 ff       	sbrs	r25, 0
     aae:	11 c0       	rjmp	.+34     	; 0xad2 <update_octave_range+0x6a>
	
		if (octave_index.vco1 == 0) {} else {octave_index.vco1--;}
     ab0:	90 91 90 02 	lds	r25, 0x0290
     ab4:	97 70       	andi	r25, 0x07	; 7
     ab6:	49 f0       	breq	.+18     	; 0xaca <update_octave_range+0x62>
     ab8:	90 91 90 02 	lds	r25, 0x0290
     abc:	29 2f       	mov	r18, r25
     abe:	29 5f       	subi	r18, 0xF9	; 249
     ac0:	27 70       	andi	r18, 0x07	; 7
     ac2:	98 7f       	andi	r25, 0xF8	; 248
     ac4:	92 2b       	or	r25, r18
     ac6:	90 93 90 02 	sts	0x0290, r25
		switch_states.byte1 ^= (1<<VCO1_OCTAVE_DOWN_SW);
     aca:	98 e0       	ldi	r25, 0x08	; 8
     acc:	89 27       	eor	r24, r25
     ace:	80 93 02 03 	sts	0x0302, r24

	}
	
	patch.byte_4 = 0; //clear the whole damn byte as all bits are set below
	patch.byte_4 |= (1<<vco1_octave[octave_index.vco1]); //set octave	
     ad2:	80 91 90 02 	lds	r24, 0x0290
     ad6:	87 70       	andi	r24, 0x07	; 7
     ad8:	ee ea       	ldi	r30, 0xAE	; 174
     ada:	f1 e0       	ldi	r31, 0x01	; 1
     adc:	e8 0f       	add	r30, r24
     ade:	f1 1d       	adc	r31, r1
     ae0:	81 e0       	ldi	r24, 0x01	; 1
     ae2:	90 e0       	ldi	r25, 0x00	; 0
     ae4:	00 80       	ld	r0, Z
     ae6:	02 c0       	rjmp	.+4      	; 0xaec <update_octave_range+0x84>
     ae8:	88 0f       	add	r24, r24
     aea:	99 1f       	adc	r25, r25
     aec:	0a 94       	dec	r0
     aee:	e2 f7       	brpl	.-8      	; 0xae8 <update_octave_range+0x80>
     af0:	58 2f       	mov	r21, r24
     af2:	80 93 8e 02 	sts	0x028E, r24
	
	if ((switch_states.byte1 >> VCO2_OCTAVE_UP_SW) & 1) {
     af6:	90 91 02 03 	lds	r25, 0x0302
     afa:	29 2f       	mov	r18, r25
     afc:	26 95       	lsr	r18
     afe:	26 95       	lsr	r18
     b00:	20 ff       	sbrs	r18, 0
     b02:	1a c0       	rjmp	.+52     	; 0xb38 <update_octave_range+0xd0>
		
		if (++octave_index.vco2 == 5) octave_index.vco2 = 4;
     b04:	80 91 90 02 	lds	r24, 0x0290
     b08:	28 2f       	mov	r18, r24
     b0a:	26 95       	lsr	r18
     b0c:	26 95       	lsr	r18
     b0e:	26 95       	lsr	r18
     b10:	2f 5f       	subi	r18, 0xFF	; 255
     b12:	27 70       	andi	r18, 0x07	; 7
     b14:	32 2f       	mov	r19, r18
     b16:	33 0f       	add	r19, r19
     b18:	33 0f       	add	r19, r19
     b1a:	33 0f       	add	r19, r19
     b1c:	87 7c       	andi	r24, 0xC7	; 199
     b1e:	83 2b       	or	r24, r19
     b20:	80 93 90 02 	sts	0x0290, r24
     b24:	25 30       	cpi	r18, 0x05	; 5
     b26:	21 f4       	brne	.+8      	; 0xb30 <update_octave_range+0xc8>
     b28:	87 7c       	andi	r24, 0xC7	; 199
     b2a:	80 62       	ori	r24, 0x20	; 32
     b2c:	80 93 90 02 	sts	0x0290, r24
		switch_states.byte1 ^= (1<<VCO2_OCTAVE_UP_SW); //toggle switch state bit		
     b30:	84 e0       	ldi	r24, 0x04	; 4
     b32:	98 27       	eor	r25, r24
     b34:	90 93 02 03 	sts	0x0302, r25
	}	
	
	if ((switch_states.byte1 >> VCO2_OCTAVE_DOWN_SW) & 1) {
     b38:	90 91 02 03 	lds	r25, 0x0302
     b3c:	29 2f       	mov	r18, r25
     b3e:	26 95       	lsr	r18
     b40:	20 ff       	sbrs	r18, 0
     b42:	17 c0       	rjmp	.+46     	; 0xb72 <update_octave_range+0x10a>
		
		if (octave_index.vco2 == 0) {} else {octave_index.vco2--;}
     b44:	80 91 90 02 	lds	r24, 0x0290
     b48:	88 73       	andi	r24, 0x38	; 56
     b4a:	79 f0       	breq	.+30     	; 0xb6a <update_octave_range+0x102>
     b4c:	80 91 90 02 	lds	r24, 0x0290
     b50:	28 2f       	mov	r18, r24
     b52:	26 95       	lsr	r18
     b54:	26 95       	lsr	r18
     b56:	26 95       	lsr	r18
     b58:	29 5f       	subi	r18, 0xF9	; 249
     b5a:	27 70       	andi	r18, 0x07	; 7
     b5c:	22 0f       	add	r18, r18
     b5e:	22 0f       	add	r18, r18
     b60:	22 0f       	add	r18, r18
     b62:	87 7c       	andi	r24, 0xC7	; 199
     b64:	82 2b       	or	r24, r18
     b66:	80 93 90 02 	sts	0x0290, r24
		switch_states.byte1 ^= (1<<VCO2_OCTAVE_DOWN_SW);
     b6a:	82 e0       	ldi	r24, 0x02	; 2
     b6c:	98 27       	eor	r25, r24
     b6e:	90 93 02 03 	sts	0x0302, r25
		
	}
			
	patch.byte_3 &= 0b11111100; //clear bottom 2 bits for patch byte_3, which are for VCO2 2' and 4'
     b72:	40 91 8d 02 	lds	r20, 0x028D
     b76:	4c 7f       	andi	r20, 0xFC	; 252
     b78:	40 93 8d 02 	sts	0x028D, r20
	
	if (octave_index.vco2 > 2) { //VCO2 2' and 4' LEDs are on LED latch 3
     b7c:	90 91 90 02 	lds	r25, 0x0290
     b80:	96 95       	lsr	r25
     b82:	96 95       	lsr	r25
     b84:	96 95       	lsr	r25
     b86:	97 70       	andi	r25, 0x07	; 7
     b88:	89 2f       	mov	r24, r25
     b8a:	90 e0       	ldi	r25, 0x00	; 0
     b8c:	83 30       	cpi	r24, 0x03	; 3
     b8e:	91 05       	cpc	r25, r1
     b90:	84 f0       	brlt	.+32     	; 0xbb2 <update_octave_range+0x14a>

						
		patch.byte_3 |= (1<<vco2_octave[octave_index.vco2]);	
     b92:	fc 01       	movw	r30, r24
     b94:	e7 55       	subi	r30, 0x57	; 87
     b96:	fe 4f       	sbci	r31, 0xFE	; 254
     b98:	21 e0       	ldi	r18, 0x01	; 1
     b9a:	30 e0       	ldi	r19, 0x00	; 0
     b9c:	c9 01       	movw	r24, r18
     b9e:	00 80       	ld	r0, Z
     ba0:	02 c0       	rjmp	.+4      	; 0xba6 <update_octave_range+0x13e>
     ba2:	88 0f       	add	r24, r24
     ba4:	99 1f       	adc	r25, r25
     ba6:	0a 94       	dec	r0
     ba8:	e2 f7       	brpl	.-8      	; 0xba2 <update_octave_range+0x13a>
     baa:	84 2b       	or	r24, r20
     bac:	80 93 8d 02 	sts	0x028D, r24
     bb0:	08 95       	ret
				
	} else { //VCO2 8', 16' and 32' are on LED latch 4
		
		patch.byte_4 |= (1<<vco2_octave[octave_index.vco2]); //set octave
     bb2:	fc 01       	movw	r30, r24
     bb4:	e7 55       	subi	r30, 0x57	; 87
     bb6:	fe 4f       	sbci	r31, 0xFE	; 254
     bb8:	21 e0       	ldi	r18, 0x01	; 1
     bba:	30 e0       	ldi	r19, 0x00	; 0
     bbc:	c9 01       	movw	r24, r18
     bbe:	00 80       	ld	r0, Z
     bc0:	02 c0       	rjmp	.+4      	; 0xbc6 <update_octave_range+0x15e>
     bc2:	88 0f       	add	r24, r24
     bc4:	99 1f       	adc	r25, r25
     bc6:	0a 94       	dec	r0
     bc8:	e2 f7       	brpl	.-8      	; 0xbc2 <update_octave_range+0x15a>
     bca:	85 2b       	or	r24, r21
     bcc:	80 93 8e 02 	sts	0x028E, r24
     bd0:	08 95       	ret

00000bd2 <refresh_synth>:
	}	
	
}
	
	
void refresh_synth(void) {
     bd2:	cf 93       	push	r28
     bd4:	df 93       	push	r29
	
	//parse LED data for LED latch 5
	patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
     bd6:	90 91 01 03 	lds	r25, 0x0301
					((switch_states.byte0 >> VCO1_TRI_SW) & 1) << VCO1_TRI |
					((switch_states.byte0 >> VCO1_PULSE_SW) & 1) << VCO1_PULSE |
					((switch_states.byte0 >> VCO2_SAW_SW) & 1) << VCO2_SAW |
					((switch_states.byte0 >> VCO2_TRI_SW) & 1) << VCO2_TRI |
					((switch_states.byte0 >> VCO2_PULSE_SW) & 1) << VCO2_PULSE |
					((switch_states.byte2 >> BMOD_SW) & 1) << BMOD;
     bda:	80 91 03 03 	lds	r24, 0x0303
     bde:	86 95       	lsr	r24
     be0:	86 95       	lsr	r24
     be2:	68 2f       	mov	r22, r24
     be4:	67 95       	ror	r22
     be6:	66 27       	eor	r22, r22
     be8:	67 95       	ror	r22
	
	
void refresh_synth(void) {
	
	//parse LED data for LED latch 5
	patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
     bea:	29 2f       	mov	r18, r25
     bec:	21 70       	andi	r18, 0x01	; 1
     bee:	26 2b       	or	r18, r22
     bf0:	69 2f       	mov	r22, r25
     bf2:	66 1f       	adc	r22, r22
     bf4:	66 27       	eor	r22, r22
     bf6:	66 1f       	adc	r22, r22
     bf8:	66 0f       	add	r22, r22
     bfa:	62 2b       	or	r22, r18
					((switch_states.byte0 >> VCO1_SAW_SW) & 1) << VCO1_SAW |
     bfc:	c9 2f       	mov	r28, r25
     bfe:	c6 95       	lsr	r28
     c00:	c6 95       	lsr	r28
     c02:	d0 e0       	ldi	r29, 0x00	; 0
     c04:	c1 70       	andi	r28, 0x01	; 1
     c06:	d0 70       	andi	r29, 0x00	; 0
     c08:	de 01       	movw	r26, r28
     c0a:	aa 0f       	add	r26, r26
     c0c:	bb 1f       	adc	r27, r27
     c0e:	aa 0f       	add	r26, r26
     c10:	bb 1f       	adc	r27, r27
	
	
void refresh_synth(void) {
	
	//parse LED data for LED latch 5
	patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
     c12:	6a 2b       	or	r22, r26
					((switch_states.byte0 >> VCO1_SAW_SW) & 1) << VCO1_SAW |
					((switch_states.byte0 >> VCO1_TRI_SW) & 1) << VCO1_TRI |
     c14:	a9 2f       	mov	r26, r25
     c16:	a6 95       	lsr	r26
     c18:	b0 e0       	ldi	r27, 0x00	; 0
     c1a:	a1 70       	andi	r26, 0x01	; 1
     c1c:	b0 70       	andi	r27, 0x00	; 0
     c1e:	fd 01       	movw	r30, r26
     c20:	ee 0f       	add	r30, r30
     c22:	ff 1f       	adc	r31, r31
     c24:	ee 0f       	add	r30, r30
     c26:	ff 1f       	adc	r31, r31
     c28:	ee 0f       	add	r30, r30
     c2a:	ff 1f       	adc	r31, r31
	
	
void refresh_synth(void) {
	
	//parse LED data for LED latch 5
	patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
     c2c:	a6 2f       	mov	r26, r22
     c2e:	ae 2b       	or	r26, r30
					((switch_states.byte0 >> VCO1_SAW_SW) & 1) << VCO1_SAW |
					((switch_states.byte0 >> VCO1_TRI_SW) & 1) << VCO1_TRI |
					((switch_states.byte0 >> VCO1_PULSE_SW) & 1) << VCO1_PULSE |
					((switch_states.byte0 >> VCO2_SAW_SW) & 1) << VCO2_SAW |
     c30:	e9 2f       	mov	r30, r25
     c32:	e2 95       	swap	r30
     c34:	ef 70       	andi	r30, 0x0F	; 15
     c36:	f0 e0       	ldi	r31, 0x00	; 0
     c38:	e1 70       	andi	r30, 0x01	; 1
     c3a:	f0 70       	andi	r31, 0x00	; 0
     c3c:	bf 01       	movw	r22, r30
     c3e:	62 95       	swap	r22
     c40:	72 95       	swap	r23
     c42:	70 7f       	andi	r23, 0xF0	; 240
     c44:	76 27       	eor	r23, r22
     c46:	60 7f       	andi	r22, 0xF0	; 240
     c48:	76 27       	eor	r23, r22
	
	
void refresh_synth(void) {
	
	//parse LED data for LED latch 5
	patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
     c4a:	ea 2f       	mov	r30, r26
     c4c:	e6 2b       	or	r30, r22
					((switch_states.byte0 >> VCO1_SAW_SW) & 1) << VCO1_SAW |
					((switch_states.byte0 >> VCO1_TRI_SW) & 1) << VCO1_TRI |
					((switch_states.byte0 >> VCO1_PULSE_SW) & 1) << VCO1_PULSE |
					((switch_states.byte0 >> VCO2_SAW_SW) & 1) << VCO2_SAW |
					((switch_states.byte0 >> VCO2_TRI_SW) & 1) << VCO2_TRI |
     c4e:	69 2f       	mov	r22, r25
     c50:	62 95       	swap	r22
     c52:	66 95       	lsr	r22
     c54:	67 70       	andi	r22, 0x07	; 7
     c56:	70 e0       	ldi	r23, 0x00	; 0
     c58:	61 70       	andi	r22, 0x01	; 1
     c5a:	70 70       	andi	r23, 0x00	; 0
     c5c:	ab 01       	movw	r20, r22
     c5e:	44 0f       	add	r20, r20
     c60:	55 1f       	adc	r21, r21
     c62:	42 95       	swap	r20
     c64:	52 95       	swap	r21
     c66:	50 7f       	andi	r21, 0xF0	; 240
     c68:	54 27       	eor	r21, r20
     c6a:	40 7f       	andi	r20, 0xF0	; 240
     c6c:	54 27       	eor	r21, r20
	
	
void refresh_synth(void) {
	
	//parse LED data for LED latch 5
	patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
     c6e:	6e 2f       	mov	r22, r30
     c70:	64 2b       	or	r22, r20
					((switch_states.byte0 >> VCO1_SAW_SW) & 1) << VCO1_SAW |
					((switch_states.byte0 >> VCO1_TRI_SW) & 1) << VCO1_TRI |
					((switch_states.byte0 >> VCO1_PULSE_SW) & 1) << VCO1_PULSE |
					((switch_states.byte0 >> VCO2_SAW_SW) & 1) << VCO2_SAW |
					((switch_states.byte0 >> VCO2_TRI_SW) & 1) << VCO2_TRI |
					((switch_states.byte0 >> VCO2_PULSE_SW) & 1) << VCO2_PULSE |
     c72:	49 2f       	mov	r20, r25
     c74:	42 95       	swap	r20
     c76:	46 95       	lsr	r20
     c78:	46 95       	lsr	r20
     c7a:	43 70       	andi	r20, 0x03	; 3
     c7c:	50 e0       	ldi	r21, 0x00	; 0
     c7e:	41 70       	andi	r20, 0x01	; 1
     c80:	50 70       	andi	r21, 0x00	; 0
     c82:	9a 01       	movw	r18, r20
     c84:	00 24       	eor	r0, r0
     c86:	36 95       	lsr	r19
     c88:	27 95       	ror	r18
     c8a:	07 94       	ror	r0
     c8c:	36 95       	lsr	r19
     c8e:	27 95       	ror	r18
     c90:	07 94       	ror	r0
     c92:	32 2f       	mov	r19, r18
     c94:	20 2d       	mov	r18, r0
	
	
void refresh_synth(void) {
	
	//parse LED data for LED latch 5
	patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
     c96:	26 2b       	or	r18, r22
     c98:	20 93 8f 02 	sts	0x028F, r18
			
	//update analog switch latch:
	//need to incorporate BMOD_LATCH_BIT switch state into data byte sent to analog switch latch
	//3rd switch bit is VCO1_OCTAVE_UP_SW state, which isn't used by analog switch latch
	uint8_t analog_sw_byte = switch_states.byte0;
	uint8_t BMOD_SW_ON = (switch_states.byte2 >> BMOD_SW) & 1;
     c9c:	81 70       	andi	r24, 0x01	; 1
	analog_sw_byte ^= (-BMOD_SW_ON ^ analog_sw_byte) & (1<<3);//set third bit dependent on BMOD switch state
     c9e:	81 95       	neg	r24
     ca0:	89 27       	eor	r24, r25
     ca2:	88 70       	andi	r24, 0x08	; 8
	update_analog_switch_latch(analog_sw_byte);
     ca4:	89 27       	eor	r24, r25
     ca6:	0e 94 df 0c 	call	0x19be	; 0x19be <update_analog_switch_latch>
					
	//set EG2 INV bit. This changes the nth bit to x from: http://stackoverflow.com/questions/47981/how-do-you-set-clear-and-toggle-a-single-bit-in-c-c
	//need to make sure this doesn't interfere with anything else on this port
	uint8_t EG2_INV_ON = (switch_states.byte2 >> EG2_INV_SW) & 1;
	EG2_POL_PORT ^= (-EG2_INV_ON ^ EG2_POL_PORT) & (1<<EG2_POL);
     caa:	ed ed       	ldi	r30, 0xDD	; 221
     cac:	f0 e0       	ldi	r31, 0x00	; 0
     cae:	90 81       	ld	r25, Z
     cb0:	20 81       	ld	r18, Z
	analog_sw_byte ^= (-BMOD_SW_ON ^ analog_sw_byte) & (1<<3);//set third bit dependent on BMOD switch state
	update_analog_switch_latch(analog_sw_byte);
					
	//set EG2 INV bit. This changes the nth bit to x from: http://stackoverflow.com/questions/47981/how-do-you-set-clear-and-toggle-a-single-bit-in-c-c
	//need to make sure this doesn't interfere with anything else on this port
	uint8_t EG2_INV_ON = (switch_states.byte2 >> EG2_INV_SW) & 1;
     cb2:	80 91 03 03 	lds	r24, 0x0303
     cb6:	86 95       	lsr	r24
     cb8:	86 95       	lsr	r24
     cba:	86 95       	lsr	r24
     cbc:	81 70       	andi	r24, 0x01	; 1
	EG2_POL_PORT ^= (-EG2_INV_ON ^ EG2_POL_PORT) & (1<<EG2_POL);
     cbe:	81 95       	neg	r24
     cc0:	82 27       	eor	r24, r18
     cc2:	80 71       	andi	r24, 0x10	; 16
     cc4:	89 27       	eor	r24, r25
     cc6:	80 83       	st	Z, r24
	
	//parse octave switch data
	update_octave_range();
     cc8:	0e 94 34 05 	call	0xa68	; 0xa68 <update_octave_range>
	
	//parse LFO data
	if ((switch_states.byte1 >> LFO_SHAPE_SW) & 1) {
     ccc:	80 91 02 03 	lds	r24, 0x0302
     cd0:	88 23       	and	r24, r24
     cd2:	84 f5       	brge	.+96     	; 0xd34 <refresh_synth+0x162>
		
		switch_states.byte1 ^= (1<<LFO_SHAPE_SW); //toggle switch state
     cd4:	80 58       	subi	r24, 0x80	; 128
     cd6:	80 93 02 03 	sts	0x0302, r24
		if (++lfo_shape_index == 5) lfo_shape_index = 0;
     cda:	80 91 91 02 	lds	r24, 0x0291
     cde:	8f 5f       	subi	r24, 0xFF	; 255
     ce0:	80 93 91 02 	sts	0x0291, r24
     ce4:	85 30       	cpi	r24, 0x05	; 5
     ce6:	11 f4       	brne	.+4      	; 0xcec <refresh_synth+0x11a>
     ce8:	10 92 91 02 	sts	0x0291, r1
		DATA_BUS = lfo[lfo_shape_index].waveform_addr;
     cec:	a0 91 91 02 	lds	r26, 0x0291
     cf0:	b0 e0       	ldi	r27, 0x00	; 0
     cf2:	ad 54       	subi	r26, 0x4D	; 77
     cf4:	be 4f       	sbci	r27, 0xFE	; 254
     cf6:	8c 91       	ld	r24, X
     cf8:	87 70       	andi	r24, 0x07	; 7
     cfa:	82 b9       	out	0x02, r24	; 2
		LFO_LATCH_PORT |= (1<<LFO_SW_LATCH);
     cfc:	ed ed       	ldi	r30, 0xDD	; 221
     cfe:	f0 e0       	ldi	r31, 0x00	; 0
     d00:	80 81       	ld	r24, Z
     d02:	80 62       	ori	r24, 0x20	; 32
     d04:	80 83       	st	Z, r24
		LFO_LATCH_PORT &= ~(1<<LFO_SW_LATCH);
     d06:	80 81       	ld	r24, Z
     d08:	8f 7d       	andi	r24, 0xDF	; 223
     d0a:	80 83       	st	Z, r24
		patch.byte_2 &= 0b00001111; //clear top 4 bits 
		patch.byte_2 |= 1 << lfo[lfo_shape_index].led_addr;
     d0c:	8c 91       	ld	r24, X
     d0e:	86 95       	lsr	r24
     d10:	86 95       	lsr	r24
     d12:	86 95       	lsr	r24
     d14:	87 70       	andi	r24, 0x07	; 7
     d16:	21 e0       	ldi	r18, 0x01	; 1
     d18:	30 e0       	ldi	r19, 0x00	; 0
     d1a:	a9 01       	movw	r20, r18
     d1c:	02 c0       	rjmp	.+4      	; 0xd22 <refresh_synth+0x150>
     d1e:	44 0f       	add	r20, r20
     d20:	55 1f       	adc	r21, r21
     d22:	8a 95       	dec	r24
     d24:	e2 f7       	brpl	.-8      	; 0xd1e <refresh_synth+0x14c>
     d26:	ca 01       	movw	r24, r20
		switch_states.byte1 ^= (1<<LFO_SHAPE_SW); //toggle switch state
		if (++lfo_shape_index == 5) lfo_shape_index = 0;
		DATA_BUS = lfo[lfo_shape_index].waveform_addr;
		LFO_LATCH_PORT |= (1<<LFO_SW_LATCH);
		LFO_LATCH_PORT &= ~(1<<LFO_SW_LATCH);
		patch.byte_2 &= 0b00001111; //clear top 4 bits 
     d28:	90 91 8c 02 	lds	r25, 0x028C
     d2c:	9f 70       	andi	r25, 0x0F	; 15
		patch.byte_2 |= 1 << lfo[lfo_shape_index].led_addr;
     d2e:	89 2b       	or	r24, r25
     d30:	80 93 8c 02 	sts	0x028C, r24
		
		
	}		
				
	if ((switch_states.byte2 >> PROG_WRITE_SW) & 1) //temporary tune button hack
     d34:	80 91 03 03 	lds	r24, 0x0303
     d38:	98 2f       	mov	r25, r24
     d3a:	92 95       	swap	r25
     d3c:	9f 70       	andi	r25, 0x0F	; 15
     d3e:	90 ff       	sbrs	r25, 0
     d40:	3f c0       	rjmp	.+126    	; 0xdc0 <refresh_synth+0x1ee>
		{ 
				
		switch_states.byte2 ^= (1<<PROG_WRITE_SW); //toggle read switch state
     d42:	90 e1       	ldi	r25, 0x10	; 16
     d44:	89 27       	eor	r24, r25
     d46:	80 93 03 03 	sts	0x0303, r24


		//TURN OFF LFO OUTPUT
		DATA_BUS = 0b00000111; //turn off LFO waveform
     d4a:	87 e0       	ldi	r24, 0x07	; 7
     d4c:	82 b9       	out	0x02, r24	; 2
		LFO_LATCH_PORT |= (1<<LFO_SW_LATCH);
     d4e:	cd ed       	ldi	r28, 0xDD	; 221
     d50:	d0 e0       	ldi	r29, 0x00	; 0
     d52:	88 81       	ld	r24, Y
     d54:	80 62       	ori	r24, 0x20	; 32
     d56:	88 83       	st	Y, r24
		LFO_LATCH_PORT &= ~(1<<LFO_SW_LATCH);
     d58:	88 81       	ld	r24, Y
     d5a:	8f 7d       	andi	r24, 0xDF	; 223
     d5c:	88 83       	st	Y, r24
		DATA_BUS = 0;
     d5e:	12 b8       	out	0x02, r1	; 2
		
		vco1_init_cv = set_vco_init_cv(VCO1, 24079);
     d60:	8f e0       	ldi	r24, 0x0F	; 15
     d62:	6f e0       	ldi	r22, 0x0F	; 15
     d64:	7e e5       	ldi	r23, 0x5E	; 94
     d66:	0e 94 62 07 	call	0xec4	; 0xec4 <set_vco_init_cv>
     d6a:	90 93 f9 02 	sts	0x02F9, r25
     d6e:	80 93 f8 02 	sts	0x02F8, r24
		vco2_init_cv = set_vco_init_cv(VCO2, 24079);
     d72:	80 ef       	ldi	r24, 0xF0	; 240
     d74:	6f e0       	ldi	r22, 0x0F	; 15
     d76:	7e e5       	ldi	r23, 0x5E	; 94
     d78:	0e 94 62 07 	call	0xec4	; 0xec4 <set_vco_init_cv>
     d7c:	90 93 f7 02 	sts	0x02F7, r25
     d80:	80 93 f6 02 	sts	0x02F6, r24

		tune_8ths(VCO1);
     d84:	8f e0       	ldi	r24, 0x0F	; 15
     d86:	0e 94 c6 08 	call	0x118c	; 0x118c <tune_8ths>
		tune_8ths(VCO2);
     d8a:	80 ef       	ldi	r24, 0xF0	; 240
     d8c:	0e 94 c6 08 	call	0x118c	; 0x118c <tune_8ths>
		tune_filter();
     d90:	0e 94 68 0a 	call	0x14d0	; 0x14d0 <tune_filter>
		save_tuning_tables();
     d94:	0e 94 36 0c 	call	0x186c	; 0x186c <save_tuning_tables>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d98:	8f e4       	ldi	r24, 0x4F	; 79
     d9a:	93 ec       	ldi	r25, 0xC3	; 195
     d9c:	01 97       	sbiw	r24, 0x01	; 1
     d9e:	f1 f7       	brne	.-4      	; 0xd9c <refresh_synth+0x1ca>
     da0:	00 c0       	rjmp	.+0      	; 0xda2 <refresh_synth+0x1d0>
     da2:	00 00       	nop
		_delay_ms(200);	//give some time for release to decay to avoid pops	
		
		DATA_BUS = LFO_TRI_ADDR;
     da4:	12 b8       	out	0x02, r1	; 2
		LFO_LATCH_PORT |= (1<<LFO_SW_LATCH);
     da6:	88 81       	ld	r24, Y
     da8:	80 62       	ori	r24, 0x20	; 32
     daa:	88 83       	st	Y, r24
		LFO_LATCH_PORT &= ~(1<<LFO_SW_LATCH);
     dac:	88 81       	ld	r24, Y
     dae:	8f 7d       	andi	r24, 0xDF	; 223
     db0:	88 83       	st	Y, r24
		DATA_BUS = 0;
     db2:	12 b8       	out	0x02, r1	; 2
		patch.byte_2 &= 0b00001111; //clear top 4 bits 
     db4:	80 91 8c 02 	lds	r24, 0x028C
     db8:	8f 70       	andi	r24, 0x0F	; 15
		patch.byte_2 |= (1<<LFO_TRI);
     dba:	80 68       	ori	r24, 0x80	; 128
     dbc:	80 93 8c 02 	sts	0x028C, r24
				
		}
		
		
	
}
     dc0:	df 91       	pop	r29
     dc2:	cf 91       	pop	r28
     dc4:	08 95       	ret

00000dc6 <initialize_voice_for_tuning>:
	

void initialize_voice_for_tuning(void) { //this function sets all CVs required for oscillator tuning
	

	set_control_voltage(&volume_cv, MIN); //turn volume all the way down
     dc6:	80 e3       	ldi	r24, 0x30	; 48
     dc8:	91 e0       	ldi	r25, 0x01	; 1
     dca:	60 e0       	ldi	r22, 0x00	; 0
     dcc:	70 e0       	ldi	r23, 0x00	; 0
     dce:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all pitch modulation
	set_control_voltage(&pitch_lfo_cv, MIN);
     dd2:	82 e4       	ldi	r24, 0x42	; 66
     dd4:	91 e0       	ldi	r25, 0x01	; 1
     dd6:	60 e0       	ldi	r22, 0x00	; 0
     dd8:	70 e0       	ldi	r23, 0x00	; 0
     dda:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pitch_eg2_cv, MIN);
     dde:	84 e4       	ldi	r24, 0x44	; 68
     de0:	91 e0       	ldi	r25, 0x01	; 1
     de2:	60 e0       	ldi	r22, 0x00	; 0
     de4:	70 e0       	ldi	r23, 0x00	; 0
     de6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pitch_vco2_cv, MIN);
     dea:	8b e3       	ldi	r24, 0x3B	; 59
     dec:	92 e0       	ldi	r25, 0x02	; 2
     dee:	60 e0       	ldi	r22, 0x00	; 0
     df0:	70 e0       	ldi	r23, 0x00	; 0
     df2:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off glide
	set_control_voltage(&glide_cv, MIN);
     df6:	84 e3       	ldi	r24, 0x34	; 52
     df8:	91 e0       	ldi	r25, 0x01	; 1
     dfa:	60 e0       	ldi	r22, 0x00	; 0
     dfc:	70 e0       	ldi	r23, 0x00	; 0
     dfe:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all pulse width modulation
	set_control_voltage(&pwm_eg2_cv, MIN);
     e02:	8e e3       	ldi	r24, 0x3E	; 62
     e04:	91 e0       	ldi	r25, 0x01	; 1
     e06:	60 e0       	ldi	r22, 0x00	; 0
     e08:	70 e0       	ldi	r23, 0x00	; 0
     e0a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pwm_lfo_cv, MIN);
     e0e:	80 e4       	ldi	r24, 0x40	; 64
     e10:	91 e0       	ldi	r25, 0x01	; 1
     e12:	60 e0       	ldi	r22, 0x00	; 0
     e14:	70 e0       	ldi	r23, 0x00	; 0
     e16:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all filter modulation
	set_control_voltage(&fil_lfo_cv, MIN);
     e1a:	82 e2       	ldi	r24, 0x22	; 34
     e1c:	91 e0       	ldi	r25, 0x01	; 1
     e1e:	60 e0       	ldi	r22, 0x00	; 0
     e20:	70 e0       	ldi	r23, 0x00	; 0
     e22:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&fil_eg2_cv, MIN);
     e26:	8c e2       	ldi	r24, 0x2C	; 44
     e28:	91 e0       	ldi	r25, 0x01	; 1
     e2a:	60 e0       	ldi	r22, 0x00	; 0
     e2c:	70 e0       	ldi	r23, 0x00	; 0
     e2e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&fil_vco2_cv, MIN);
     e32:	84 e2       	ldi	r24, 0x24	; 36
     e34:	91 e0       	ldi	r25, 0x01	; 1
     e36:	60 e0       	ldi	r22, 0x00	; 0
     e38:	70 e0       	ldi	r23, 0x00	; 0
     e3a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&key_track_cv, MIN);
     e3e:	86 e2       	ldi	r24, 0x26	; 38
     e40:	91 e0       	ldi	r25, 0x01	; 1
     e42:	60 e0       	ldi	r22, 0x00	; 0
     e44:	70 e0       	ldi	r23, 0x00	; 0
     e46:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//open filter with no resonance
	set_control_voltage(&cutoff_cv, MAX);
     e4a:	88 e2       	ldi	r24, 0x28	; 40
     e4c:	91 e0       	ldi	r25, 0x01	; 1
     e4e:	6f ef       	ldi	r22, 0xFF	; 255
     e50:	7f e3       	ldi	r23, 0x3F	; 63
     e52:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&res_cv, MIN);
     e56:	8a e2       	ldi	r24, 0x2A	; 42
     e58:	91 e0       	ldi	r25, 0x01	; 1
     e5a:	60 e0       	ldi	r22, 0x00	; 0
     e5c:	70 e0       	ldi	r23, 0x00	; 0
     e5e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off VCA LFO modulation
	set_control_voltage(&amp_lfo_cv, MIN);
     e62:	82 e3       	ldi	r24, 0x32	; 50
     e64:	91 e0       	ldi	r25, 0x01	; 1
     e66:	60 e0       	ldi	r22, 0x00	; 0
     e68:	70 e0       	ldi	r23, 0x00	; 0
     e6a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//initialize VCA envelope
	set_control_voltage(&attack_1_cv, MIN);
     e6e:	8c e1       	ldi	r24, 0x1C	; 28
     e70:	91 e0       	ldi	r25, 0x01	; 1
     e72:	60 e0       	ldi	r22, 0x00	; 0
     e74:	70 e0       	ldi	r23, 0x00	; 0
     e76:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&decay_1_cv, MIN);
     e7a:	88 e1       	ldi	r24, 0x18	; 24
     e7c:	91 e0       	ldi	r25, 0x01	; 1
     e7e:	60 e0       	ldi	r22, 0x00	; 0
     e80:	70 e0       	ldi	r23, 0x00	; 0
     e82:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&sustain_1_cv, MAX);
     e86:	84 e1       	ldi	r24, 0x14	; 20
     e88:	91 e0       	ldi	r25, 0x01	; 1
     e8a:	6f ef       	ldi	r22, 0xFF	; 255
     e8c:	7f e3       	ldi	r23, 0x3F	; 63
     e8e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&release_1_cv, MIN);
     e92:	80 e1       	ldi	r24, 0x10	; 16
     e94:	91 e0       	ldi	r25, 0x01	; 1
     e96:	60 e0       	ldi	r22, 0x00	; 0
     e98:	70 e0       	ldi	r23, 0x00	; 0
     e9a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off noise
	set_control_voltage(&noise_mix_cv, MIN);
     e9e:	80 e2       	ldi	r24, 0x20	; 32
     ea0:	91 e0       	ldi	r25, 0x01	; 1
     ea2:	60 e0       	ldi	r22, 0x00	; 0
     ea4:	70 e0       	ldi	r23, 0x00	; 0
     ea6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&vco1_mix_cv, MIN);
     eaa:	86 e4       	ldi	r24, 0x46	; 70
     eac:	91 e0       	ldi	r25, 0x01	; 1
     eae:	60 e0       	ldi	r22, 0x00	; 0
     eb0:	70 e0       	ldi	r23, 0x00	; 0
     eb2:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&vco2_mix_cv, MIN);
     eb6:	88 e4       	ldi	r24, 0x48	; 72
     eb8:	91 e0       	ldi	r25, 0x01	; 1
     eba:	60 e0       	ldi	r22, 0x00	; 0
     ebc:	70 e0       	ldi	r23, 0x00	; 0
     ebe:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
}	
     ec2:	08 95       	ret

00000ec4 <set_vco_init_cv>:
	
uint16_t set_vco_init_cv(uint8_t vco, uint16_t base_reference) { 
     ec4:	2f 92       	push	r2
     ec6:	3f 92       	push	r3
     ec8:	4f 92       	push	r4
     eca:	5f 92       	push	r5
     ecc:	6f 92       	push	r6
     ece:	7f 92       	push	r7
     ed0:	8f 92       	push	r8
     ed2:	9f 92       	push	r9
     ed4:	af 92       	push	r10
     ed6:	bf 92       	push	r11
     ed8:	cf 92       	push	r12
     eda:	df 92       	push	r13
     edc:	ef 92       	push	r14
     ede:	ff 92       	push	r15
     ee0:	0f 93       	push	r16
     ee2:	1f 93       	push	r17
     ee4:	cf 93       	push	r28
     ee6:	df 93       	push	r29
     ee8:	cd b7       	in	r28, 0x3d	; 61
     eea:	de b7       	in	r29, 0x3e	; 62
     eec:	2c 97       	sbiw	r28, 0x0c	; 12
     eee:	0f b6       	in	r0, 0x3f	; 63
     ef0:	f8 94       	cli
     ef2:	de bf       	out	0x3e, r29	; 62
     ef4:	0f be       	out	0x3f, r0	; 63
     ef6:	cd bf       	out	0x3d, r28	; 61
     ef8:	08 2f       	mov	r16, r24
     efa:	78 87       	std	Y+8, r23	; 0x08
     efc:	6f 83       	std	Y+7, r22	; 0x07

	uint16_t init_cv = 0;
	timer1_clock |= (1<<CS11) | (1<<CS10);
     efe:	80 91 fe 02 	lds	r24, 0x02FE
     f02:	83 60       	ori	r24, 0x03	; 3
     f04:	80 93 fe 02 	sts	0x02FE, r24
	 
	//TO DO: disable UART so MIDI data doesn't interrupt tuning
	
	//setup control voltages	
	initialize_voice_for_tuning();
     f08:	0e 94 e3 06 	call	0xdc6	; 0xdc6 <initialize_voice_for_tuning>
	struct control_voltage *vco_init_cv;
	struct control_voltage *vco_mix_cv;
	struct control_voltage *vco_pw_cv;
	struct control_voltage *vco_pitch_cv;

	count_finished = FALSE;
     f0c:	10 92 fd 02 	sts	0x02FD, r1
	
	if (vco == VCO1) { //turn on VCO1 pulse
     f10:	0f 30       	cpi	r16, 0x0F	; 15
     f12:	e1 f4       	brne	.+56     	; 0xf4c <set_vco_init_cv+0x88>
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
     f14:	0f 2e       	mov	r0, r31
     f16:	fc e4       	ldi	r31, 0x4C	; 76
     f18:	4f 2e       	mov	r4, r31
     f1a:	f1 e0       	ldi	r31, 0x01	; 1
     f1c:	5f 2e       	mov	r5, r31
     f1e:	f0 2d       	mov	r31, r0
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
     f20:	0f 2e       	mov	r0, r31
     f22:	fc e3       	ldi	r31, 0x3C	; 60
     f24:	2f 2e       	mov	r2, r31
     f26:	f1 e0       	ldi	r31, 0x01	; 1
     f28:	3f 2e       	mov	r3, r31
     f2a:	f0 2d       	mov	r31, r0
	
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
     f2c:	26 e4       	ldi	r18, 0x46	; 70
     f2e:	31 e0       	ldi	r19, 0x01	; 1
     f30:	3a 83       	std	Y+2, r19	; 0x02
     f32:	29 83       	std	Y+1, r18	; 0x01
	count_finished = FALSE;
	
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
     f34:	0f 2e       	mov	r0, r31
     f36:	f8 e3       	ldi	r31, 0x38	; 56
     f38:	8f 2e       	mov	r8, r31
     f3a:	f1 e0       	ldi	r31, 0x01	; 1
     f3c:	9f 2e       	mov	r9, r31
     f3e:	f0 2d       	mov	r31, r0
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
		reference_count = base_reference;//38222; //make this an argument passed to function
		eeprom_addr = &vco1_init_cv_eeprom;
     f40:	86 e6       	ldi	r24, 0x66	; 102
     f42:	90 e0       	ldi	r25, 0x00	; 0
     f44:	9a 87       	std	Y+10, r25	; 0x0a
     f46:	89 87       	std	Y+9, r24	; 0x09

	count_finished = FALSE;
	
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
     f48:	81 e0       	ldi	r24, 0x01	; 1
     f4a:	1b c0       	rjmp	.+54     	; 0xf82 <set_vco_init_cv+0xbe>
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
     f4c:	0f 2e       	mov	r0, r31
     f4e:	fa e4       	ldi	r31, 0x4A	; 74
     f50:	4f 2e       	mov	r4, r31
     f52:	f1 e0       	ldi	r31, 0x01	; 1
     f54:	5f 2e       	mov	r5, r31
     f56:	f0 2d       	mov	r31, r0
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
     f58:	0f 2e       	mov	r0, r31
     f5a:	fe e2       	ldi	r31, 0x2E	; 46
     f5c:	2f 2e       	mov	r2, r31
     f5e:	f1 e0       	ldi	r31, 0x01	; 1
     f60:	3f 2e       	mov	r3, r31
     f62:	f0 2d       	mov	r31, r0
		
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
     f64:	e8 e4       	ldi	r30, 0x48	; 72
     f66:	f1 e0       	ldi	r31, 0x01	; 1
     f68:	fa 83       	std	Y+2, r31	; 0x02
     f6a:	e9 83       	std	Y+1, r30	; 0x01
		eeprom_addr = &vco1_init_cv_eeprom;
		
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
     f6c:	0f 2e       	mov	r0, r31
     f6e:	fa e3       	ldi	r31, 0x3A	; 58
     f70:	8f 2e       	mov	r8, r31
     f72:	f1 e0       	ldi	r31, 0x01	; 1
     f74:	9f 2e       	mov	r9, r31
     f76:	f0 2d       	mov	r31, r0
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
		reference_count = base_reference;
		eeprom_addr = &vco2_init_cv_eeprom;
     f78:	24 e6       	ldi	r18, 0x64	; 100
     f7a:	30 e0       	ldi	r19, 0x00	; 0
     f7c:	3a 87       	std	Y+10, r19	; 0x0a
     f7e:	29 87       	std	Y+9, r18	; 0x09
		reference_count = base_reference;//38222; //make this an argument passed to function
		eeprom_addr = &vco1_init_cv_eeprom;
		
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
     f80:	80 e4       	ldi	r24, 0x40	; 64
		reference_count = base_reference;
		eeprom_addr = &vco2_init_cv_eeprom;
	}
	
	//latch switch data
	DATA_BUS = switch_byte;
     f82:	82 b9       	out	0x02, r24	; 2
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
     f84:	ed ed       	ldi	r30, 0xDD	; 221
     f86:	f0 e0       	ldi	r31, 0x00	; 0
     f88:	80 81       	ld	r24, Z
     f8a:	80 64       	ori	r24, 0x40	; 64
     f8c:	80 83       	st	Z, r24
	//_delay_us(1); //why is this delay here????
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     f8e:	80 81       	ld	r24, Z
     f90:	8f 7b       	andi	r24, 0xBF	; 191
     f92:	80 83       	st	Z, r24
	DATA_BUS = 0;
     f94:	12 b8       	out	0x02, r1	; 2

	PORTF |= (1<<GATE); //turn gate on
     f96:	89 9a       	sbi	0x11, 1	; 17
	
	//set up timer/counter0 to be clocked by T0 input
	
	TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
     f98:	84 b5       	in	r24, 0x24	; 36
     f9a:	8f 60       	ori	r24, 0x0F	; 15
     f9c:	84 bd       	out	0x24, r24	; 36
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
     f9e:	81 e0       	ldi	r24, 0x01	; 1
     fa0:	87 bd       	out	0x27, r24	; 39
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to 0 to count only single periods
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called ***ACTUALLY, THIS MAY BE RELATED TO LEAVING Timer0 RUNNING. COULD TRY TO SET OCR0A TO 0 NOW and SEE IF IT WORKS
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
     fa2:	ee e6       	ldi	r30, 0x6E	; 110
     fa4:	f0 e0       	ldi	r31, 0x00	; 0
     fa6:	90 81       	ld	r25, Z
     fa8:	92 60       	ori	r25, 0x02	; 2
     faa:	90 83       	st	Z, r25
	period = 1; //only counting 1 period 
     fac:	80 93 ff 02 	sts	0x02FF, r24
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
     fb0:	8d e0       	ldi	r24, 0x0D	; 13
     fb2:	90 e0       	ldi	r25, 0x00	; 0
     fb4:	9c 83       	std	Y+4, r25	; 0x04
     fb6:	8b 83       	std	Y+3, r24	; 0x03
		//enable watchdog timer
		//WDTCR |= (1<<WDP2) | (1<<WDP1) | (1<<WDP0) | (1<<WDE)| (1<<WDCE);
		wdt_enable(WDTO_2S);
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
			
			update_display(vco + 1, DEC);
     fb8:	80 2f       	mov	r24, r16
     fba:	90 e0       	ldi	r25, 0x00	; 0
     fbc:	8c 01       	movw	r16, r24
     fbe:	0f 5f       	subi	r16, 0xFF	; 255
     fc0:	1f 4f       	sbci	r17, 0xFF	; 255
		
			set_control_voltage(vco_init_cv, init_cv);
			set_control_voltage(vco_pw_cv, MAX);
			set_control_voltage(&volume_cv, MIN);
     fc2:	0f 2e       	mov	r0, r31
     fc4:	f0 e3       	ldi	r31, 0x30	; 48
     fc6:	ef 2e       	mov	r14, r31
     fc8:	f1 e0       	ldi	r31, 0x01	; 1
     fca:	ff 2e       	mov	r15, r31
     fcc:	f0 2d       	mov	r31, r0
			set_control_voltage(&cutoff_cv, MAX);
     fce:	0f 2e       	mov	r0, r31
     fd0:	f8 e2       	ldi	r31, 0x28	; 40
     fd2:	cf 2e       	mov	r12, r31
     fd4:	f1 e0       	ldi	r31, 0x01	; 1
     fd6:	df 2e       	mov	r13, r31
     fd8:	f0 2d       	mov	r31, r0
			set_control_voltage(&sustain_1_cv, MAX);
     fda:	0f 2e       	mov	r0, r31
     fdc:	f4 e1       	ldi	r31, 0x14	; 20
     fde:	af 2e       	mov	r10, r31
     fe0:	f1 e0       	ldi	r31, 0x01	; 1
     fe2:	bf 2e       	mov	r11, r31
     fe4:	f0 2d       	mov	r31, r0
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
     fe6:	0f 2e       	mov	r0, r31
     fe8:	f6 e1       	ldi	r31, 0x16	; 22
     fea:	6f 2e       	mov	r6, r31
     fec:	f1 e0       	ldi	r31, 0x01	; 1
     fee:	7f 2e       	mov	r7, r31
     ff0:	f0 2d       	mov	r31, r0
     ff2:	e0 e0       	ldi	r30, 0x00	; 0
     ff4:	f0 e0       	ldi	r31, 0x00	; 0
     ff6:	fc 87       	std	Y+12, r31	; 0x0c
     ff8:	eb 87       	std	Y+11, r30	; 0x0b
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called ***ACTUALLY, THIS MAY BE RELATED TO LEAVING Timer0 RUNNING. COULD TRY TO SET OCR0A TO 0 NOW and SEE IF IT WORKS
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
	period = 1; //only counting 1 period 
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
	
		init_cv |= (1<<dac_bit);
     ffa:	21 e0       	ldi	r18, 0x01	; 1
     ffc:	30 e0       	ldi	r19, 0x00	; 0
     ffe:	0b 80       	ldd	r0, Y+3	; 0x03
    1000:	02 c0       	rjmp	.+4      	; 0x1006 <set_vco_init_cv+0x142>
    1002:	22 0f       	add	r18, r18
    1004:	33 1f       	adc	r19, r19
    1006:	0a 94       	dec	r0
    1008:	e2 f7       	brpl	.-8      	; 0x1002 <set_vco_init_cv+0x13e>
    100a:	3e 83       	std	Y+6, r19	; 0x06
    100c:	2d 83       	std	Y+5, r18	; 0x05
    100e:	8b 85       	ldd	r24, Y+11	; 0x0b
    1010:	9c 85       	ldd	r25, Y+12	; 0x0c
    1012:	82 2b       	or	r24, r18
    1014:	93 2b       	or	r25, r19
    1016:	9c 87       	std	Y+12, r25	; 0x0c
    1018:	8b 87       	std	Y+11, r24	; 0x0b
		
		set_control_voltage(vco_init_cv, init_cv);
    101a:	c4 01       	movw	r24, r8
    101c:	6b 85       	ldd	r22, Y+11	; 0x0b
    101e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1020:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		
		
		count_finished = FALSE;
    1024:	10 92 fd 02 	sts	0x02FD, r1
		period_counter = 0;
    1028:	10 92 00 03 	sts	0x0300, r1
		//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		//enable watchdog timer
		//WDTCR |= (1<<WDP2) | (1<<WDP1) | (1<<WDP0) | (1<<WDE)| (1<<WDCE);
		wdt_enable(WDTO_2S);
    102c:	8f e0       	ldi	r24, 0x0F	; 15
    102e:	e8 e1       	ldi	r30, 0x18	; 24
    1030:	f0 e0       	ldi	r31, 0x00	; 0
    1032:	0f b6       	in	r0, 0x3f	; 63
    1034:	f8 94       	cli
    1036:	a8 95       	wdr
    1038:	e0 93 60 00 	sts	0x0060, r30
    103c:	0f be       	out	0x3f, r0	; 63
    103e:	80 93 60 00 	sts	0x0060, r24
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
    1042:	80 91 fd 02 	lds	r24, 0x02FD
    1046:	88 23       	and	r24, r24
    1048:	89 f5       	brne	.+98     	; 0x10ac <set_vco_init_cv+0x1e8>
			
			update_display(vco + 1, DEC);
    104a:	c8 01       	movw	r24, r16
    104c:	60 e0       	ldi	r22, 0x00	; 0
    104e:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <update_display>
		
			set_control_voltage(vco_init_cv, init_cv);
    1052:	c4 01       	movw	r24, r8
    1054:	6b 85       	ldd	r22, Y+11	; 0x0b
    1056:	7c 85       	ldd	r23, Y+12	; 0x0c
    1058:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(vco_pw_cv, MAX);
    105c:	c1 01       	movw	r24, r2
    105e:	6f ef       	ldi	r22, 0xFF	; 255
    1060:	7f e3       	ldi	r23, 0x3F	; 63
    1062:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(&volume_cv, MIN);
    1066:	c7 01       	movw	r24, r14
    1068:	60 e0       	ldi	r22, 0x00	; 0
    106a:	70 e0       	ldi	r23, 0x00	; 0
    106c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(&cutoff_cv, MAX);
    1070:	c6 01       	movw	r24, r12
    1072:	6f ef       	ldi	r22, 0xFF	; 255
    1074:	7f e3       	ldi	r23, 0x3F	; 63
    1076:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(&sustain_1_cv, MAX);
    107a:	c5 01       	movw	r24, r10
    107c:	6f ef       	ldi	r22, 0xFF	; 255
    107e:	7f e3       	ldi	r23, 0x3F	; 63
    1080:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
    1084:	c3 01       	movw	r24, r6
    1086:	6f ef       	ldi	r22, 0xFF	; 255
    1088:	7f e3       	ldi	r23, 0x3F	; 63
    108a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(vco_mix_cv, MAX);
    108e:	89 81       	ldd	r24, Y+1	; 0x01
    1090:	9a 81       	ldd	r25, Y+2	; 0x02
    1092:	6f ef       	ldi	r22, 0xFF	; 255
    1094:	7f e3       	ldi	r23, 0x3F	; 63
    1096:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(vco_pitch_cv, 0);	
    109a:	c2 01       	movw	r24, r4
    109c:	60 e0       	ldi	r22, 0x00	; 0
    109e:	70 e0       	ldi	r23, 0x00	; 0
    10a0:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		period_counter = 0;
		//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		//enable watchdog timer
		//WDTCR |= (1<<WDP2) | (1<<WDP1) | (1<<WDP0) | (1<<WDE)| (1<<WDCE);
		wdt_enable(WDTO_2S);
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
    10a4:	80 91 fd 02 	lds	r24, 0x02FD
    10a8:	88 23       	and	r24, r24
    10aa:	79 f2       	breq	.-98     	; 0x104a <set_vco_init_cv+0x186>
			
		}
		//turn off watchdog timer
		//WDTCR |= (1<<WDCE) | (1<<WDE);
		//WDTCR = 0x00;
		wdt_disable();
    10ac:	88 e1       	ldi	r24, 0x18	; 24
    10ae:	0f b6       	in	r0, 0x3f	; 63
    10b0:	f8 94       	cli
    10b2:	80 93 60 00 	sts	0x0060, r24
    10b6:	10 92 60 00 	sts	0x0060, r1
    10ba:	0f be       	out	0x3f, r0	; 63
		//remember that as INIT_CV goes up, pitch goes down, so looking for osc_count >= reference_count instead of <= as is the case for normal oscillator tuning
		//similarily, OR no_overflow == FALSE *not* AND no_overflow == FALSE to clear bits that make initial pitch too low
		if ((osc_count > reference_count)  || (no_overflow == FALSE)) init_cv &= ~(1 << dac_bit);
    10bc:	80 91 fb 02 	lds	r24, 0x02FB
    10c0:	90 91 fc 02 	lds	r25, 0x02FC
    10c4:	ef 81       	ldd	r30, Y+7	; 0x07
    10c6:	f8 85       	ldd	r31, Y+8	; 0x08
    10c8:	e8 17       	cp	r30, r24
    10ca:	f9 07       	cpc	r31, r25
    10cc:	20 f0       	brcs	.+8      	; 0x10d6 <set_vco_init_cv+0x212>
    10ce:	80 91 37 02 	lds	r24, 0x0237
    10d2:	88 23       	and	r24, r24
    10d4:	51 f4       	brne	.+20     	; 0x10ea <set_vco_init_cv+0x226>
    10d6:	8d 81       	ldd	r24, Y+5	; 0x05
    10d8:	9e 81       	ldd	r25, Y+6	; 0x06
    10da:	80 95       	com	r24
    10dc:	90 95       	com	r25
    10de:	2b 85       	ldd	r18, Y+11	; 0x0b
    10e0:	3c 85       	ldd	r19, Y+12	; 0x0c
    10e2:	28 23       	and	r18, r24
    10e4:	39 23       	and	r19, r25
    10e6:	3c 87       	std	Y+12, r19	; 0x0c
    10e8:	2b 87       	std	Y+11, r18	; 0x0b
		no_overflow = TRUE;
    10ea:	81 e0       	ldi	r24, 0x01	; 1
    10ec:	80 93 37 02 	sts	0x0237, r24
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to 0 to count only single periods
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called ***ACTUALLY, THIS MAY BE RELATED TO LEAVING Timer0 RUNNING. COULD TRY TO SET OCR0A TO 0 NOW and SEE IF IT WORKS
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
	period = 1; //only counting 1 period 
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
    10f0:	8b 81       	ldd	r24, Y+3	; 0x03
    10f2:	9c 81       	ldd	r25, Y+4	; 0x04
    10f4:	01 97       	sbiw	r24, 0x01	; 1
    10f6:	9c 83       	std	Y+4, r25	; 0x04
    10f8:	8b 83       	std	Y+3, r24	; 0x03
    10fa:	ef ef       	ldi	r30, 0xFF	; 255
    10fc:	8f 3f       	cpi	r24, 0xFF	; 255
    10fe:	9e 07       	cpc	r25, r30
    1100:	09 f0       	breq	.+2      	; 0x1104 <__stack+0x5>
    1102:	7b cf       	rjmp	.-266    	; 0xffa <set_vco_init_cv+0x136>
    1104:	2b 85       	ldd	r18, Y+11	; 0x0b
    1106:	3c 85       	ldd	r19, Y+12	; 0x0c
    1108:	3e 83       	std	Y+6, r19	; 0x06
    110a:	2d 83       	std	Y+5, r18	; 0x05
		no_overflow = TRUE;
		
	}		
	
	//none of these help with clicking when returning from this function and starting to read pots	
	set_control_voltage(&release_1_cv, MIN); //this will hopefully reduce popping after returning from initializing pitch CV
    110c:	80 e1       	ldi	r24, 0x10	; 16
    110e:	91 e0       	ldi	r25, 0x01	; 1
    1110:	60 e0       	ldi	r22, 0x00	; 0
    1112:	70 e0       	ldi	r23, 0x00	; 0
    1114:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&release_2_cv, MIN);
    1118:	82 e1       	ldi	r24, 0x12	; 18
    111a:	91 e0       	ldi	r25, 0x01	; 1
    111c:	60 e0       	ldi	r22, 0x00	; 0
    111e:	70 e0       	ldi	r23, 0x00	; 0
    1120:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&cutoff_cv, MIN);
    1124:	88 e2       	ldi	r24, 0x28	; 40
    1126:	91 e0       	ldi	r25, 0x01	; 1
    1128:	60 e0       	ldi	r22, 0x00	; 0
    112a:	70 e0       	ldi	r23, 0x00	; 0
    112c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&volume_cv, MIN);
    1130:	80 e3       	ldi	r24, 0x30	; 48
    1132:	91 e0       	ldi	r25, 0x01	; 1
    1134:	60 e0       	ldi	r22, 0x00	; 0
    1136:	70 e0       	ldi	r23, 0x00	; 0
    1138:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		
	PORTF &= ~(1<<GATE); //turn gate off
    113c:	89 98       	cbi	0x11, 1	; 17
	
	TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
    113e:	ee e6       	ldi	r30, 0x6E	; 110
    1140:	f0 e0       	ldi	r31, 0x00	; 0
    1142:	80 81       	ld	r24, Z
    1144:	8d 7f       	andi	r24, 0xFD	; 253
    1146:	80 83       	st	Z, r24
	TCCR0A = 0; //turn off timer0 period timer
    1148:	14 bc       	out	0x24, r1	; 36
	//} else {
		//
		//eeprom_update_word(&vco2_init_cv_eeprom, init_cv);
	//}				
		
	eeprom_update_word(eeprom_addr, init_cv);
    114a:	89 85       	ldd	r24, Y+9	; 0x09
    114c:	9a 85       	ldd	r25, Y+10	; 0x0a
    114e:	6d 81       	ldd	r22, Y+5	; 0x05
    1150:	7e 81       	ldd	r23, Y+6	; 0x06
    1152:	0e 94 9a 14 	call	0x2934	; 0x2934 <__eeupd_word_m6450a>
	//value_to_display = eeprom_read_word(&vco1_init_cv_eeprom);	

	
	return init_cv;
	
}
    1156:	8d 81       	ldd	r24, Y+5	; 0x05
    1158:	9e 81       	ldd	r25, Y+6	; 0x06
    115a:	2c 96       	adiw	r28, 0x0c	; 12
    115c:	0f b6       	in	r0, 0x3f	; 63
    115e:	f8 94       	cli
    1160:	de bf       	out	0x3e, r29	; 62
    1162:	0f be       	out	0x3f, r0	; 63
    1164:	cd bf       	out	0x3d, r28	; 61
    1166:	df 91       	pop	r29
    1168:	cf 91       	pop	r28
    116a:	1f 91       	pop	r17
    116c:	0f 91       	pop	r16
    116e:	ff 90       	pop	r15
    1170:	ef 90       	pop	r14
    1172:	df 90       	pop	r13
    1174:	cf 90       	pop	r12
    1176:	bf 90       	pop	r11
    1178:	af 90       	pop	r10
    117a:	9f 90       	pop	r9
    117c:	8f 90       	pop	r8
    117e:	7f 90       	pop	r7
    1180:	6f 90       	pop	r6
    1182:	5f 90       	pop	r5
    1184:	4f 90       	pop	r4
    1186:	3f 90       	pop	r3
    1188:	2f 90       	pop	r2
    118a:	08 95       	ret

0000118c <tune_8ths>:



void tune_8ths(uint8_t vco) {
    118c:	2f 92       	push	r2
    118e:	3f 92       	push	r3
    1190:	4f 92       	push	r4
    1192:	5f 92       	push	r5
    1194:	6f 92       	push	r6
    1196:	7f 92       	push	r7
    1198:	8f 92       	push	r8
    119a:	9f 92       	push	r9
    119c:	af 92       	push	r10
    119e:	bf 92       	push	r11
    11a0:	cf 92       	push	r12
    11a2:	df 92       	push	r13
    11a4:	ef 92       	push	r14
    11a6:	ff 92       	push	r15
    11a8:	0f 93       	push	r16
    11aa:	1f 93       	push	r17
    11ac:	cf 93       	push	r28
    11ae:	df 93       	push	r29
    11b0:	cd b7       	in	r28, 0x3d	; 61
    11b2:	de b7       	in	r29, 0x3e	; 62
    11b4:	c0 54       	subi	r28, 0x40	; 64
    11b6:	d0 40       	sbci	r29, 0x00	; 0
    11b8:	0f b6       	in	r0, 0x3f	; 63
    11ba:	f8 94       	cli
    11bc:	de bf       	out	0x3e, r29	; 62
    11be:	0f be       	out	0x3f, r0	; 63
    11c0:	cd bf       	out	0x3d, r28	; 61
    11c2:	08 2f       	mov	r16, r24
		uint8_t period;
		uint16_t count;
	
		};

	struct pitch_reference reference[16] = 
    11c4:	de 01       	movw	r26, r28
    11c6:	11 96       	adiw	r26, 0x01	; 1
    11c8:	e8 eb       	ldi	r30, 0xB8	; 184
    11ca:	f1 e0       	ldi	r31, 0x01	; 1
    11cc:	80 e3       	ldi	r24, 0x30	; 48
    11ce:	01 90       	ld	r0, Z+
    11d0:	0d 92       	st	X+, r0
    11d2:	81 50       	subi	r24, 0x01	; 1
    11d4:	e1 f7       	brne	.-8      	; 0x11ce <tune_8ths+0x42>
	
		//to do:
		//disable UART so MIDI data doesn't interrupt tuning
	
		//setup control voltages	
		initialize_voice_for_tuning();
    11d6:	0e 94 e3 06 	call	0xdc6	; 0xdc6 <initialize_voice_for_tuning>
		struct control_voltage *vco_init_cv;
		struct control_voltage *vco_mix_cv;
		struct control_voltage *vco_pw_cv;
		struct control_voltage *vco_pitch_cv;	

		if (vco == VCO1) { //set up parameters for VCO1 tuning
    11da:	0f 30       	cpi	r16, 0x0F	; 15
    11dc:	11 f5       	brne	.+68     	; 0x1222 <tune_8ths+0x96>
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 1; //allows second digit to display VCO being tuned
			init_cv = vco1_init_cv;
    11de:	40 90 f8 02 	lds	r4, 0x02F8
    11e2:	50 90 f9 02 	lds	r5, 0x02F9
			//turn on VCO1 SAW, all others off
			switch_byte = (1<<VCO1_PULSE_LATCH_BIT);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
    11e6:	0f 2e       	mov	r0, r31
    11e8:	fc e4       	ldi	r31, 0x4C	; 76
    11ea:	8f 2e       	mov	r8, r31
    11ec:	f1 e0       	ldi	r31, 0x01	; 1
    11ee:	9f 2e       	mov	r9, r31
    11f0:	f0 2d       	mov	r31, r0

			//turn on VCO1 SAW, all others off
			switch_byte = (1<<VCO1_PULSE_LATCH_BIT);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
    11f2:	0f 2e       	mov	r0, r31
    11f4:	fc e3       	ldi	r31, 0x3C	; 60
    11f6:	2f 2e       	mov	r2, r31
    11f8:	f1 e0       	ldi	r31, 0x01	; 1
    11fa:	3f 2e       	mov	r3, r31
    11fc:	f0 2d       	mov	r31, r0
		if (vco == VCO1) { //set up parameters for VCO1 tuning

			//turn on VCO1 SAW, all others off
			switch_byte = (1<<VCO1_PULSE_LATCH_BIT);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
    11fe:	26 e4       	ldi	r18, 0x46	; 70
    1200:	31 e0       	ldi	r19, 0x01	; 1
    1202:	3a ab       	sts	0x5a, r19
    1204:	29 ab       	sts	0x59, r18

		if (vco == VCO1) { //set up parameters for VCO1 tuning

			//turn on VCO1 SAW, all others off
			switch_byte = (1<<VCO1_PULSE_LATCH_BIT);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
    1206:	0f 2e       	mov	r0, r31
    1208:	f8 e3       	ldi	r31, 0x38	; 56
    120a:	6f 2e       	mov	r6, r31
    120c:	f1 e0       	ldi	r31, 0x01	; 1
    120e:	7f 2e       	mov	r7, r31
    1210:	f0 2d       	mov	r31, r0
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 1; //allows second digit to display VCO being tuned
			init_cv = vco1_init_cv;
			vco_pitch_table = vco1_pitch_table;
    1212:	04 ed       	ldi	r16, 0xD4	; 212
    1214:	12 e0       	ldi	r17, 0x02	; 2
			switch_byte = (1<<VCO1_PULSE_LATCH_BIT);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 1; //allows second digit to display VCO being tuned
    1216:	cc 24       	eor	r12, r12
    1218:	c3 94       	inc	r12
		struct control_voltage *vco_pitch_cv;	

		if (vco == VCO1) { //set up parameters for VCO1 tuning

			//turn on VCO1 SAW, all others off
			switch_byte = (1<<VCO1_PULSE_LATCH_BIT);
    121a:	ee 24       	eor	r14, r14
    121c:	68 94       	set
    121e:	e1 f8       	bld	r14, 1
    1220:	22 c0       	rjmp	.+68     	; 0x1266 <tune_8ths+0xda>
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 2; //allows second digit to display VCO being tuned
			init_cv = vco2_init_cv;
    1222:	40 90 f6 02 	lds	r4, 0x02F6
    1226:	50 90 f7 02 	lds	r5, 0x02F7
			//turn on VCO2 SAW, all others off
			switch_byte = (1<<VCO2_PULSE_LATCH_BIT);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
    122a:	0f 2e       	mov	r0, r31
    122c:	fa e4       	ldi	r31, 0x4A	; 74
    122e:	8f 2e       	mov	r8, r31
    1230:	f1 e0       	ldi	r31, 0x01	; 1
    1232:	9f 2e       	mov	r9, r31
    1234:	f0 2d       	mov	r31, r0
		
			//turn on VCO2 SAW, all others off
			switch_byte = (1<<VCO2_PULSE_LATCH_BIT);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
    1236:	0f 2e       	mov	r0, r31
    1238:	fe e2       	ldi	r31, 0x2E	; 46
    123a:	2f 2e       	mov	r2, r31
    123c:	f1 e0       	ldi	r31, 0x01	; 1
    123e:	3f 2e       	mov	r3, r31
    1240:	f0 2d       	mov	r31, r0
		} else { //set up parameters for VCO2 tuning
		
			//turn on VCO2 SAW, all others off
			switch_byte = (1<<VCO2_PULSE_LATCH_BIT);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
    1242:	48 e4       	ldi	r20, 0x48	; 72
    1244:	51 e0       	ldi	r21, 0x01	; 1
    1246:	5a ab       	sts	0x5a, r21
    1248:	49 ab       	sts	0x59, r20
		
		} else { //set up parameters for VCO2 tuning
		
			//turn on VCO2 SAW, all others off
			switch_byte = (1<<VCO2_PULSE_LATCH_BIT);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
    124a:	0f 2e       	mov	r0, r31
    124c:	fa e3       	ldi	r31, 0x3A	; 58
    124e:	6f 2e       	mov	r6, r31
    1250:	f1 e0       	ldi	r31, 0x01	; 1
    1252:	7f 2e       	mov	r7, r31
    1254:	f0 2d       	mov	r31, r0
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 2; //allows second digit to display VCO being tuned
			init_cv = vco2_init_cv;
			vco_pitch_table = vco2_pitch_table;
    1256:	02 eb       	ldi	r16, 0xB2	; 178
    1258:	12 e0       	ldi	r17, 0x02	; 2
			switch_byte = (1<<VCO2_PULSE_LATCH_BIT);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 2; //allows second digit to display VCO being tuned
    125a:	cc 24       	eor	r12, r12
    125c:	68 94       	set
    125e:	c1 f8       	bld	r12, 1
		
		
		} else { //set up parameters for VCO2 tuning
		
			//turn on VCO2 SAW, all others off
			switch_byte = (1<<VCO2_PULSE_LATCH_BIT);
    1260:	ee 24       	eor	r14, r14
    1262:	68 94       	set
    1264:	e5 f8       	bld	r14, 5
		}
	


		//set VCO init offset CV
		set_control_voltage(vco_init_cv, init_cv);
    1266:	c3 01       	movw	r24, r6
    1268:	b2 01       	movw	r22, r4
    126a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		
	
		//latch switch data
		DATA_BUS = switch_byte;
    126e:	e2 b8       	out	0x02, r14	; 2
		VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
    1270:	ed ed       	ldi	r30, 0xDD	; 221
    1272:	f0 e0       	ldi	r31, 0x00	; 0
    1274:	80 81       	ld	r24, Z
    1276:	80 64       	ori	r24, 0x40	; 64
    1278:	80 83       	st	Z, r24
		//_delay_us(1); //why is this delay here????
		VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    127a:	80 81       	ld	r24, Z
    127c:	8f 7b       	andi	r24, 0xBF	; 191
    127e:	80 83       	st	Z, r24
		DATA_BUS = 0;
    1280:	12 b8       	out	0x02, r1	; 2

		PORTF |= (1<<GATE); //turn gate on
    1282:	89 9a       	sbi	0x11, 1	; 17
			
		period = 1; //need to initialize to minimum period number here
    1284:	81 e0       	ldi	r24, 0x01	; 1
    1286:	80 93 ff 02 	sts	0x02FF, r24
		
		compare_match_counter = 0;	
    128a:	10 92 fa 02 	sts	0x02FA, r1
			
				//enable watchdog timer
				wdt_enable(WDTO_2S);
				while (count_finished == FALSE) {
					//update_display(vco_number + period + (compare_match_counter>>4)*100, DEC);
					update_display(vco_number*100 + period, DEC);//
    128e:	8c 2d       	mov	r24, r12
    1290:	90 e0       	ldi	r25, 0x00	; 0
    1292:	24 e6       	ldi	r18, 0x64	; 100
    1294:	30 e0       	ldi	r19, 0x00	; 0
    1296:	82 9f       	mul	r24, r18
    1298:	d0 01       	movw	r26, r0
    129a:	83 9f       	mul	r24, r19
    129c:	b0 0d       	add	r27, r0
    129e:	92 9f       	mul	r25, r18
    12a0:	b0 0d       	add	r27, r0
    12a2:	11 24       	eor	r1, r1
    12a4:	bc ab       	sts	0x5c, r27
    12a6:	ab ab       	sts	0x5b, r26
    12a8:	fe 01       	movw	r30, r28
    12aa:	31 96       	adiw	r30, 0x01	; 1
    12ac:	fc af       	sts	0x7c, r31
    12ae:	eb af       	sts	0x7b, r30
	
}



void tune_8ths(uint8_t vco) {
    12b0:	98 01       	movw	r18, r16
    12b2:	2e 5f       	subi	r18, 0xFE	; 254
    12b4:	3f 4f       	sbci	r19, 0xFF	; 255
    12b6:	21 96       	adiw	r28, 0x01	; 1
    12b8:	3f af       	sts	0x7f, r19
    12ba:	2e af       	sts	0x7e, r18
    12bc:	21 97       	sbiw	r28, 0x01	; 1
		PORTF |= (1<<GATE); //turn gate on
			
		period = 1; //need to initialize to minimum period number here
		
		compare_match_counter = 0;	
		for (int note_number = 0; note_number <= 15; note_number++) 
    12be:	1e ae       	sts	0xbe, r17
    12c0:	1d ae       	sts	0xbd, r17
					//not sure what's really necessary here - definitely pitch and init_cv, but what else?
					set_control_voltage(vco_init_cv, init_cv);
					set_control_voltage(vco_pitch_cv, osc_pitch_cv);
					//set_control_voltage(&pitch_lfo_cv, MIN);
					//set_control_voltage(vco_pw_cv, MAX); //not necessary as SAW is being used to clock comparator
					set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    12c2:	0f 2e       	mov	r0, r31
    12c4:	f0 e3       	ldi	r31, 0x30	; 48
    12c6:	ef 2e       	mov	r14, r31
    12c8:	f1 e0       	ldi	r31, 0x01	; 1
    12ca:	ff 2e       	mov	r15, r31
    12cc:	f0 2d       	mov	r31, r0
					set_control_voltage(&cutoff_cv, MAX);
    12ce:	0f 2e       	mov	r0, r31
    12d0:	f8 e2       	ldi	r31, 0x28	; 40
    12d2:	cf 2e       	mov	r12, r31
    12d4:	f1 e0       	ldi	r31, 0x01	; 1
    12d6:	df 2e       	mov	r13, r31
    12d8:	f0 2d       	mov	r31, r0
					//set_control_voltage(&res_cv, MIN);
					set_control_voltage(&sustain_1_cv, MAX);
    12da:	0f 2e       	mov	r0, r31
    12dc:	f4 e1       	ldi	r31, 0x14	; 20
    12de:	af 2e       	mov	r10, r31
    12e0:	f1 e0       	ldi	r31, 0x01	; 1
    12e2:	bf 2e       	mov	r11, r31
    12e4:	f0 2d       	mov	r31, r0
	
}



void tune_8ths(uint8_t vco) {
    12e6:	eb ad       	sts	0x6b, r30
    12e8:	fc ad       	sts	0x6c, r31
		period = 1; //need to initialize to minimum period number here
		
		compare_match_counter = 0;	
		for (int note_number = 0; note_number <= 15; note_number++) 
			{
			period = reference[note_number].period;
    12ea:	80 81       	ld	r24, Z
    12ec:	80 93 ff 02 	sts	0x02FF, r24
			//period timer needs to be initialized here and turned off after each note's SAR to prevent glitching caused by leaving timer0 running
			TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
    12f0:	84 b5       	in	r24, 0x24	; 36
    12f2:	8f 60       	ori	r24, 0x0F	; 15
    12f4:	84 bd       	out	0x24, r24	; 36
			OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1) ***COULD PROBABLY CHANGE THIS TO 0 NOW*** - NOPE. NEEDS TO BE 1!!!
    12f6:	81 e0       	ldi	r24, 0x01	; 1
    12f8:	87 bd       	out	0x27, r24	; 39
			//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
			TCNT0 = 0; //make sure timer/counter0 is actually 0. 
    12fa:	16 bc       	out	0x26, r1	; 38
			
			if (note_number <= 2) {
    12fc:	4d ad       	sts	0x6d, r20
    12fe:	5e ad       	sts	0x6e, r21
    1300:	43 30       	cpi	r20, 0x03	; 3
    1302:	51 05       	cpc	r21, r1
    1304:	24 f4       	brge	.+8      	; 0x130e <tune_8ths+0x182>
	
				//set timer/counter1 to /64 0.3125 MHz
				timer1_clock = (1<<CS11) | (1<<CS10);
    1306:	83 e0       	ldi	r24, 0x03	; 3
    1308:	80 93 fe 02 	sts	0x02FE, r24
    130c:	03 c0       	rjmp	.+6      	; 0x1314 <tune_8ths+0x188>
	
			} else {
	
				//set timer/counter1 to /8 2.5 MHz
				timer1_clock = (1<<CS11);
    130e:	82 e0       	ldi	r24, 0x02	; 2
    1310:	80 93 fe 02 	sts	0x02FE, r24
	
			}
			//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
			uint16_t reference_count = reference[note_number].count;
    1314:	81 81       	ldd	r24, Z+1	; 0x01
    1316:	92 81       	ldd	r25, Z+2	; 0x02
    1318:	9a af       	sts	0x7a, r25
    131a:	89 af       	sts	0x79, r24
			uint16_t osc_pitch_cv = 0;
			for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
    131c:	ad e0       	ldi	r26, 0x0D	; 13
    131e:	b0 e0       	ldi	r27, 0x00	; 0
    1320:	be ab       	sts	0x5e, r27
    1322:	ad ab       	sts	0x5d, r26
				timer1_clock = (1<<CS11);
	
			}
			//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
			uint16_t reference_count = reference[note_number].count;
			uint16_t osc_pitch_cv = 0;
    1324:	00 e0       	ldi	r16, 0x00	; 0
    1326:	10 e0       	ldi	r17, 0x00	; 0
			for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
				
				osc_pitch_cv |= (1<<dac_bit);
    1328:	e1 e0       	ldi	r30, 0x01	; 1
    132a:	f0 e0       	ldi	r31, 0x00	; 0
    132c:	0d a8       	sts	0x8d, r16
    132e:	02 c0       	rjmp	.+4      	; 0x1334 <tune_8ths+0x1a8>
    1330:	ee 0f       	add	r30, r30
    1332:	ff 1f       	adc	r31, r31
    1334:	0a 94       	dec	r0
    1336:	e2 f7       	brpl	.-8      	; 0x1330 <tune_8ths+0x1a4>
    1338:	f8 af       	sts	0x78, r31
    133a:	ef ab       	sts	0x5f, r30
    133c:	0e 2b       	or	r16, r30
    133e:	1f 2b       	or	r17, r31
				TIMSK0 &= ~(1<<OCIE0A); //turn off output compare match A interrupt
    1340:	ae e6       	ldi	r26, 0x6E	; 110
    1342:	b0 e0       	ldi	r27, 0x00	; 0
    1344:	8c 91       	ld	r24, X
    1346:	8d 7f       	andi	r24, 0xFD	; 253
    1348:	8c 93       	st	X, r24
				set_control_voltage(vco_pitch_cv, osc_pitch_cv);
    134a:	c4 01       	movw	r24, r8
    134c:	b8 01       	movw	r22, r16
    134e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
    1352:	e3 ef       	ldi	r30, 0xF3	; 243
    1354:	f1 e0       	ldi	r31, 0x01	; 1
    1356:	31 97       	sbiw	r30, 0x01	; 1
    1358:	f1 f7       	brne	.-4      	; 0x1356 <tune_8ths+0x1ca>
    135a:	00 c0       	rjmp	.+0      	; 0x135c <tune_8ths+0x1d0>
    135c:	00 00       	nop
				_delay_ms(2); //add delay here to allow pitch to slew to its final value
				TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
    135e:	ae e6       	ldi	r26, 0x6E	; 110
    1360:	b0 e0       	ldi	r27, 0x00	; 0
    1362:	8c 91       	ld	r24, X
    1364:	82 60       	ori	r24, 0x02	; 2
    1366:	8c 93       	st	X, r24
				//TCNT0 = 0;
				
				count_finished = FALSE;
    1368:	10 92 fd 02 	sts	0x02FD, r1
				period_counter = 0;
    136c:	10 92 00 03 	sts	0x0300, r1
			
				//enable watchdog timer
				wdt_enable(WDTO_2S);
    1370:	e8 e1       	ldi	r30, 0x18	; 24
    1372:	f0 e0       	ldi	r31, 0x00	; 0
    1374:	2f e0       	ldi	r18, 0x0F	; 15
    1376:	0f b6       	in	r0, 0x3f	; 63
    1378:	f8 94       	cli
    137a:	a8 95       	wdr
    137c:	e0 93 60 00 	sts	0x0060, r30
    1380:	0f be       	out	0x3f, r0	; 63
    1382:	20 93 60 00 	sts	0x0060, r18
				while (count_finished == FALSE) {
    1386:	80 91 fd 02 	lds	r24, 0x02FD
    138a:	88 23       	and	r24, r24
    138c:	81 f5       	brne	.+96     	; 0x13ee <tune_8ths+0x262>
					//update_display(vco_number + period + (compare_match_counter>>4)*100, DEC);
					update_display(vco_number*100 + period, DEC);//
    138e:	80 91 ff 02 	lds	r24, 0x02FF
    1392:	4b a9       	sts	0x4b, r20
    1394:	5c a9       	sts	0x4c, r21
    1396:	48 0f       	add	r20, r24
    1398:	51 1d       	adc	r21, r1
    139a:	ca 01       	movw	r24, r20
    139c:	60 e0       	ldi	r22, 0x00	; 0
    139e:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <update_display>
					//update_display(value_to_display, DEC);	
					//need to have a watchdog timer here to escape while loop if it takes too long
				
					//not sure what's really necessary here - definitely pitch and init_cv, but what else?
					set_control_voltage(vco_init_cv, init_cv);
    13a2:	c3 01       	movw	r24, r6
    13a4:	b2 01       	movw	r22, r4
    13a6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					set_control_voltage(vco_pitch_cv, osc_pitch_cv);
    13aa:	c4 01       	movw	r24, r8
    13ac:	b8 01       	movw	r22, r16
    13ae:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					//set_control_voltage(&pitch_lfo_cv, MIN);
					//set_control_voltage(vco_pw_cv, MAX); //not necessary as SAW is being used to clock comparator
					set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    13b2:	c7 01       	movw	r24, r14
    13b4:	60 e0       	ldi	r22, 0x00	; 0
    13b6:	70 e0       	ldi	r23, 0x00	; 0
    13b8:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					set_control_voltage(&cutoff_cv, MAX);
    13bc:	c6 01       	movw	r24, r12
    13be:	6f ef       	ldi	r22, 0xFF	; 255
    13c0:	7f e3       	ldi	r23, 0x3F	; 63
    13c2:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					//set_control_voltage(&res_cv, MIN);
					set_control_voltage(&sustain_1_cv, MAX);
    13c6:	c5 01       	movw	r24, r10
    13c8:	6f ef       	ldi	r22, 0xFF	; 255
    13ca:	7f e3       	ldi	r23, 0x3F	; 63
    13cc:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					//set_control_voltage(&attack_1_cv, MIN); //keep attack at minimum
					set_control_voltage(vco_pw_cv, 8192);
    13d0:	c1 01       	movw	r24, r2
    13d2:	60 e0       	ldi	r22, 0x00	; 0
    13d4:	70 e2       	ldi	r23, 0x20	; 32
    13d6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					set_control_voltage(vco_mix_cv, MAX);
    13da:	89 a9       	sts	0x49, r24
    13dc:	9a a9       	sts	0x4a, r25
    13de:	6f ef       	ldi	r22, 0xFF	; 255
    13e0:	7f e3       	ldi	r23, 0x3F	; 63
    13e2:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				count_finished = FALSE;
				period_counter = 0;
			
				//enable watchdog timer
				wdt_enable(WDTO_2S);
				while (count_finished == FALSE) {
    13e6:	80 91 fd 02 	lds	r24, 0x02FD
    13ea:	88 23       	and	r24, r24
    13ec:	81 f2       	breq	.-96     	; 0x138e <tune_8ths+0x202>

			
			
				}							
				//turn off watchdog timer
				wdt_disable();
    13ee:	58 e1       	ldi	r21, 0x18	; 24
    13f0:	0f b6       	in	r0, 0x3f	; 63
    13f2:	f8 94       	cli
    13f4:	50 93 60 00 	sts	0x0060, r21
    13f8:	10 92 60 00 	sts	0x0060, r1
    13fc:	0f be       	out	0x3f, r0	; 63
				//Omar changed this from <= to < which makes sense. <= was an error because if it's equal you don't want to clear the bit
				if ((osc_count <= reference_count) && (no_overflow == TRUE)) osc_pitch_cv &= ~(1<<dac_bit);
    13fe:	80 91 fb 02 	lds	r24, 0x02FB
    1402:	90 91 fc 02 	lds	r25, 0x02FC
    1406:	a9 ad       	sts	0x69, r26
    1408:	ba ad       	sts	0x6a, r27
    140a:	a8 17       	cp	r26, r24
    140c:	b9 07       	cpc	r27, r25
    140e:	50 f0       	brcs	.+20     	; 0x1424 <tune_8ths+0x298>
    1410:	80 91 37 02 	lds	r24, 0x0237
    1414:	81 30       	cpi	r24, 0x01	; 1
    1416:	31 f4       	brne	.+12     	; 0x1424 <tune_8ths+0x298>
    1418:	8f a9       	sts	0x4f, r24
    141a:	98 ad       	sts	0x68, r25
    141c:	80 95       	com	r24
    141e:	90 95       	com	r25
    1420:	08 23       	and	r16, r24
    1422:	19 23       	and	r17, r25
				
				if (osc_count == reference_count && no_overflow == TRUE) {
    1424:	80 91 fb 02 	lds	r24, 0x02FB
    1428:	90 91 fc 02 	lds	r25, 0x02FC
    142c:	e9 ad       	sts	0x69, r30
    142e:	fa ad       	sts	0x6a, r31
    1430:	8e 17       	cp	r24, r30
    1432:	9f 07       	cpc	r25, r31
    1434:	21 f4       	brne	.+8      	; 0x143e <tune_8ths+0x2b2>
    1436:	80 91 37 02 	lds	r24, 0x0237
    143a:	81 30       	cpi	r24, 0x01	; 1
    143c:	71 f0       	breq	.+28     	; 0x145a <tune_8ths+0x2ce>
					break;	//if you hit the reference count then get out of here		
				}				
				no_overflow = TRUE;
    143e:	f1 e0       	ldi	r31, 0x01	; 1
    1440:	f0 93 37 02 	sts	0x0237, r31
	
			}
			//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
			uint16_t reference_count = reference[note_number].count;
			uint16_t osc_pitch_cv = 0;
			for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
    1444:	2d a9       	sts	0x4d, r18
    1446:	3e a9       	sts	0x4e, r19
    1448:	21 50       	subi	r18, 0x01	; 1
    144a:	30 40       	sbci	r19, 0x00	; 0
    144c:	3e ab       	sts	0x5e, r19
    144e:	2d ab       	sts	0x5d, r18
    1450:	4f ef       	ldi	r20, 0xFF	; 255
    1452:	2f 3f       	cpi	r18, 0xFF	; 255
    1454:	34 07       	cpc	r19, r20
    1456:	09 f0       	breq	.+2      	; 0x145a <tune_8ths+0x2ce>
    1458:	67 cf       	rjmp	.-306    	; 0x1328 <tune_8ths+0x19c>
			
			
			}
		
			//vco_pitch_table[octave*12 + note_number] = osc_pitch_cv; //store the note control voltage in the pitch table
			*(vco_pitch_table + (note_number+1)) = osc_pitch_cv;		
    145a:	21 96       	adiw	r28, 0x01	; 1
    145c:	ae ad       	sts	0x6e, r26
    145e:	bf ad       	sts	0x6f, r27
    1460:	21 97       	sbiw	r28, 0x01	; 1
    1462:	0d 93       	st	X+, r16
    1464:	1d 93       	st	X+, r17
    1466:	21 96       	adiw	r28, 0x01	; 1
    1468:	bf af       	sts	0x7f, r27
    146a:	ae af       	sts	0x7e, r26
    146c:	21 97       	sbiw	r28, 0x01	; 1
			
			//need to turn timer off here. This seems to have stopped periodic glitching of first note of first VCO tuned.
			TIMSK0 &= ~(1<<OCIE0A); //turn off timer0 compare match A interrupt
    146e:	ee e6       	ldi	r30, 0x6E	; 110
    1470:	f0 e0       	ldi	r31, 0x00	; 0
    1472:	80 81       	ld	r24, Z
    1474:	8d 7f       	andi	r24, 0xFD	; 253
    1476:	80 83       	st	Z, r24
			TCCR0A = 0; //turn off timer0
    1478:	14 bc       	out	0x24, r1	; 36
		PORTF |= (1<<GATE); //turn gate on
			
		period = 1; //need to initialize to minimum period number here
		
		compare_match_counter = 0;	
		for (int note_number = 0; note_number <= 15; note_number++) 
    147a:	2d ad       	sts	0x6d, r18
    147c:	3e ad       	sts	0x6e, r19
    147e:	2f 5f       	subi	r18, 0xFF	; 255
    1480:	3f 4f       	sbci	r19, 0xFF	; 255
    1482:	3e af       	sts	0x7e, r19
    1484:	2d af       	sts	0x7d, r18
    1486:	4b ad       	sts	0x6b, r20
    1488:	5c ad       	sts	0x6c, r21
    148a:	4d 5f       	subi	r20, 0xFD	; 253
    148c:	5f 4f       	sbci	r21, 0xFF	; 255
    148e:	5c af       	sts	0x7c, r21
    1490:	4b af       	sts	0x7b, r20
    1492:	20 31       	cpi	r18, 0x10	; 16
    1494:	31 05       	cpc	r19, r1
    1496:	09 f0       	breq	.+2      	; 0x149a <tune_8ths+0x30e>
    1498:	26 cf       	rjmp	.-436    	; 0x12e6 <tune_8ths+0x15a>
		}
	
		
		//eeprom_update_block((const void*)vco_pitch_table, (void*)vco_pitch_table_eeprom, sizeof(vco_pitch_table));
		
		PORTF &= ~(1<<GATE); //turn gate off
    149a:	89 98       	cbi	0x11, 1	; 17
		
		
	
	
	}
    149c:	c0 5c       	subi	r28, 0xC0	; 192
    149e:	df 4f       	sbci	r29, 0xFF	; 255
    14a0:	0f b6       	in	r0, 0x3f	; 63
    14a2:	f8 94       	cli
    14a4:	de bf       	out	0x3e, r29	; 62
    14a6:	0f be       	out	0x3f, r0	; 63
    14a8:	cd bf       	out	0x3d, r28	; 61
    14aa:	df 91       	pop	r29
    14ac:	cf 91       	pop	r28
    14ae:	1f 91       	pop	r17
    14b0:	0f 91       	pop	r16
    14b2:	ff 90       	pop	r15
    14b4:	ef 90       	pop	r14
    14b6:	df 90       	pop	r13
    14b8:	cf 90       	pop	r12
    14ba:	bf 90       	pop	r11
    14bc:	af 90       	pop	r10
    14be:	9f 90       	pop	r9
    14c0:	8f 90       	pop	r8
    14c2:	7f 90       	pop	r7
    14c4:	6f 90       	pop	r6
    14c6:	5f 90       	pop	r5
    14c8:	4f 90       	pop	r4
    14ca:	3f 90       	pop	r3
    14cc:	2f 90       	pop	r2
    14ce:	08 95       	ret

000014d0 <tune_filter>:
	
void tune_filter(void) {
    14d0:	2f 92       	push	r2
    14d2:	3f 92       	push	r3
    14d4:	4f 92       	push	r4
    14d6:	5f 92       	push	r5
    14d8:	6f 92       	push	r6
    14da:	7f 92       	push	r7
    14dc:	8f 92       	push	r8
    14de:	9f 92       	push	r9
    14e0:	af 92       	push	r10
    14e2:	bf 92       	push	r11
    14e4:	cf 92       	push	r12
    14e6:	df 92       	push	r13
    14e8:	ef 92       	push	r14
    14ea:	ff 92       	push	r15
    14ec:	0f 93       	push	r16
    14ee:	1f 93       	push	r17
    14f0:	cf 93       	push	r28
    14f2:	df 93       	push	r29
    14f4:	cd b7       	in	r28, 0x3d	; 61
    14f6:	de b7       	in	r29, 0x3e	; 62
    14f8:	e9 97       	sbiw	r28, 0x39	; 57
    14fa:	0f b6       	in	r0, 0x3f	; 63
    14fc:	f8 94       	cli
    14fe:	de bf       	out	0x3e, r29	; 62
    1500:	0f be       	out	0x3f, r0	; 63
    1502:	cd bf       	out	0x3d, r28	; 61
		uint8_t period;
		uint16_t count;
		
	};

	struct pitch_reference reference[15] =
    1504:	de 01       	movw	r26, r28
    1506:	11 96       	adiw	r26, 0x01	; 1
    1508:	e8 ee       	ldi	r30, 0xE8	; 232
    150a:	f1 e0       	ldi	r31, 0x01	; 1
    150c:	8d e2       	ldi	r24, 0x2D	; 45
    150e:	01 90       	ld	r0, Z+
    1510:	0d 92       	st	X+, r0
    1512:	81 50       	subi	r24, 0x01	; 1
    1514:	e1 f7       	brne	.-8      	; 0x150e <tune_filter+0x3e>
		
	};

	
	//initialize CVs for filter tuning
	set_control_voltage(&volume_cv, MIN); //turn volume all the way down
    1516:	80 e3       	ldi	r24, 0x30	; 48
    1518:	91 e0       	ldi	r25, 0x01	; 1
    151a:	60 e0       	ldi	r22, 0x00	; 0
    151c:	70 e0       	ldi	r23, 0x00	; 0
    151e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all pitch modulation
	set_control_voltage(&pitch_lfo_cv, MIN);
    1522:	82 e4       	ldi	r24, 0x42	; 66
    1524:	91 e0       	ldi	r25, 0x01	; 1
    1526:	60 e0       	ldi	r22, 0x00	; 0
    1528:	70 e0       	ldi	r23, 0x00	; 0
    152a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pitch_eg2_cv, MIN);
    152e:	84 e4       	ldi	r24, 0x44	; 68
    1530:	91 e0       	ldi	r25, 0x01	; 1
    1532:	60 e0       	ldi	r22, 0x00	; 0
    1534:	70 e0       	ldi	r23, 0x00	; 0
    1536:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pitch_vco2_cv, MIN);
    153a:	8b e3       	ldi	r24, 0x3B	; 59
    153c:	92 e0       	ldi	r25, 0x02	; 2
    153e:	60 e0       	ldi	r22, 0x00	; 0
    1540:	70 e0       	ldi	r23, 0x00	; 0
    1542:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off glide
	set_control_voltage(&glide_cv, MIN);
    1546:	84 e3       	ldi	r24, 0x34	; 52
    1548:	91 e0       	ldi	r25, 0x01	; 1
    154a:	60 e0       	ldi	r22, 0x00	; 0
    154c:	70 e0       	ldi	r23, 0x00	; 0
    154e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all pulse width modulation
	set_control_voltage(&pwm_eg2_cv, MIN);
    1552:	8e e3       	ldi	r24, 0x3E	; 62
    1554:	91 e0       	ldi	r25, 0x01	; 1
    1556:	60 e0       	ldi	r22, 0x00	; 0
    1558:	70 e0       	ldi	r23, 0x00	; 0
    155a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pwm_lfo_cv, MIN);
    155e:	80 e4       	ldi	r24, 0x40	; 64
    1560:	91 e0       	ldi	r25, 0x01	; 1
    1562:	60 e0       	ldi	r22, 0x00	; 0
    1564:	70 e0       	ldi	r23, 0x00	; 0
    1566:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all filter modulation
	set_control_voltage(&fil_lfo_cv, MIN);
    156a:	82 e2       	ldi	r24, 0x22	; 34
    156c:	91 e0       	ldi	r25, 0x01	; 1
    156e:	60 e0       	ldi	r22, 0x00	; 0
    1570:	70 e0       	ldi	r23, 0x00	; 0
    1572:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&fil_eg2_cv, MIN);
    1576:	8c e2       	ldi	r24, 0x2C	; 44
    1578:	91 e0       	ldi	r25, 0x01	; 1
    157a:	60 e0       	ldi	r22, 0x00	; 0
    157c:	70 e0       	ldi	r23, 0x00	; 0
    157e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&fil_vco2_cv, MIN);
    1582:	84 e2       	ldi	r24, 0x24	; 36
    1584:	91 e0       	ldi	r25, 0x01	; 1
    1586:	60 e0       	ldi	r22, 0x00	; 0
    1588:	70 e0       	ldi	r23, 0x00	; 0
    158a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&key_track_cv, MIN);
    158e:	86 e2       	ldi	r24, 0x26	; 38
    1590:	91 e0       	ldi	r25, 0x01	; 1
    1592:	60 e0       	ldi	r22, 0x00	; 0
    1594:	70 e0       	ldi	r23, 0x00	; 0
    1596:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//open filter with max resonance
	set_control_voltage(&cutoff_cv, MAX); //need to start with MAX to get filter oscillating
    159a:	88 e2       	ldi	r24, 0x28	; 40
    159c:	91 e0       	ldi	r25, 0x01	; 1
    159e:	6f ef       	ldi	r22, 0xFF	; 255
    15a0:	7f e3       	ldi	r23, 0x3F	; 63
    15a2:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&res_cv, MAX);
    15a6:	8a e2       	ldi	r24, 0x2A	; 42
    15a8:	91 e0       	ldi	r25, 0x01	; 1
    15aa:	6f ef       	ldi	r22, 0xFF	; 255
    15ac:	7f e3       	ldi	r23, 0x3F	; 63
    15ae:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off VCA LFO modulation
	set_control_voltage(&amp_lfo_cv, MIN);
    15b2:	82 e3       	ldi	r24, 0x32	; 50
    15b4:	91 e0       	ldi	r25, 0x01	; 1
    15b6:	60 e0       	ldi	r22, 0x00	; 0
    15b8:	70 e0       	ldi	r23, 0x00	; 0
    15ba:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//initialize VCA envelope
	set_control_voltage(&attack_1_cv, MIN);
    15be:	8c e1       	ldi	r24, 0x1C	; 28
    15c0:	91 e0       	ldi	r25, 0x01	; 1
    15c2:	60 e0       	ldi	r22, 0x00	; 0
    15c4:	70 e0       	ldi	r23, 0x00	; 0
    15c6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&decay_1_cv, MIN);
    15ca:	88 e1       	ldi	r24, 0x18	; 24
    15cc:	91 e0       	ldi	r25, 0x01	; 1
    15ce:	60 e0       	ldi	r22, 0x00	; 0
    15d0:	70 e0       	ldi	r23, 0x00	; 0
    15d2:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&sustain_1_cv, MAX);
    15d6:	84 e1       	ldi	r24, 0x14	; 20
    15d8:	91 e0       	ldi	r25, 0x01	; 1
    15da:	6f ef       	ldi	r22, 0xFF	; 255
    15dc:	7f e3       	ldi	r23, 0x3F	; 63
    15de:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&release_1_cv, MIN);
    15e2:	80 e1       	ldi	r24, 0x10	; 16
    15e4:	91 e0       	ldi	r25, 0x01	; 1
    15e6:	60 e0       	ldi	r22, 0x00	; 0
    15e8:	70 e0       	ldi	r23, 0x00	; 0
    15ea:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off noise, VCO1 and VCO2
	set_control_voltage(&noise_mix_cv, MIN);
    15ee:	80 e2       	ldi	r24, 0x20	; 32
    15f0:	91 e0       	ldi	r25, 0x01	; 1
    15f2:	60 e0       	ldi	r22, 0x00	; 0
    15f4:	70 e0       	ldi	r23, 0x00	; 0
    15f6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&vco1_mix_cv, MIN);
    15fa:	86 e4       	ldi	r24, 0x46	; 70
    15fc:	91 e0       	ldi	r25, 0x01	; 1
    15fe:	60 e0       	ldi	r22, 0x00	; 0
    1600:	70 e0       	ldi	r23, 0x00	; 0
    1602:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&vco2_mix_cv, MIN);
    1606:	88 e4       	ldi	r24, 0x48	; 72
    1608:	91 e0       	ldi	r25, 0x01	; 1
    160a:	60 e0       	ldi	r22, 0x00	; 0
    160c:	70 e0       	ldi	r23, 0x00	; 0
    160e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>


	//latch switch data
	DATA_BUS = 0; //turn off all VCO waveforms
    1612:	12 b8       	out	0x02, r1	; 2
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
    1614:	ed ed       	ldi	r30, 0xDD	; 221
    1616:	f0 e0       	ldi	r31, 0x00	; 0
    1618:	80 81       	ld	r24, Z
    161a:	80 64       	ori	r24, 0x40	; 64
    161c:	80 83       	st	Z, r24
	//_delay_us(1); //why is this delay here????
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    161e:	80 81       	ld	r24, Z
    1620:	8f 7b       	andi	r24, 0xBF	; 191
    1622:	80 83       	st	Z, r24
	//DATA_BUS = 0;


	period = 1; //need to initialize to minimum period number here
    1624:	81 e0       	ldi	r24, 0x01	; 1
    1626:	80 93 ff 02 	sts	0x02FF, r24
	PORTF |= (1<<GATE); //turn gate on
    162a:	89 9a       	sbi	0x11, 1	; 17
    162c:	9e 01       	movw	r18, r28
    162e:	2f 5f       	subi	r18, 0xFF	; 255
    1630:	3f 4f       	sbci	r19, 0xFF	; 255
    1632:	3d ab       	sts	0x5d, r19
    1634:	2c ab       	sts	0x5c, r18
    1636:	84 e9       	ldi	r24, 0x94	; 148
    1638:	92 e0       	ldi	r25, 0x02	; 2
    163a:	99 af       	sts	0x79, r25
    163c:	88 af       	sts	0x78, r24
	
	
	
	for (int note_number = 0; note_number <= 14; note_number++)
    163e:	1f aa       	sts	0x9f, r17
    1640:	1e aa       	sts	0x9e, r17
		uint16_t pitch_cv = 0;
		for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
		
			pitch_cv |= (1<<dac_bit);

			set_control_voltage(&cutoff_cv, pitch_cv);
    1642:	0f 2e       	mov	r0, r31
    1644:	f8 e2       	ldi	r31, 0x28	; 40
    1646:	af 2e       	mov	r10, r31
    1648:	f1 e0       	ldi	r31, 0x01	; 1
    164a:	bf 2e       	mov	r11, r31
    164c:	f0 2d       	mov	r31, r0
				//value_to_display = TCNT0;
				//update_display(value_to_display, DEC);
				
		
				set_control_voltage(&cutoff_cv, pitch_cv);
				set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    164e:	0f 2e       	mov	r0, r31
    1650:	f0 e3       	ldi	r31, 0x30	; 48
    1652:	6f 2e       	mov	r6, r31
    1654:	f1 e0       	ldi	r31, 0x01	; 1
    1656:	7f 2e       	mov	r7, r31
    1658:	f0 2d       	mov	r31, r0
				set_control_voltage(&res_cv, MAX);
    165a:	0f 2e       	mov	r0, r31
    165c:	fa e2       	ldi	r31, 0x2A	; 42
    165e:	4f 2e       	mov	r4, r31
    1660:	f1 e0       	ldi	r31, 0x01	; 1
    1662:	5f 2e       	mov	r5, r31
    1664:	f0 2d       	mov	r31, r0
				set_control_voltage(&sustain_1_cv, MAX);
    1666:	0f 2e       	mov	r0, r31
    1668:	f4 e1       	ldi	r31, 0x14	; 20
    166a:	2f 2e       	mov	r2, r31
    166c:	f1 e0       	ldi	r31, 0x01	; 1
    166e:	3f 2e       	mov	r3, r31
    1670:	f0 2d       	mov	r31, r0
		
	
	
	}
	
void tune_filter(void) {
    1672:	ac a9       	sts	0x4c, r26
    1674:	bd a9       	sts	0x4d, r27
	
	
	
	for (int note_number = 0; note_number <= 14; note_number++)
	{
		period = reference[note_number].period;
    1676:	8c 91       	ld	r24, X
    1678:	80 93 ff 02 	sts	0x02FF, r24
		//period timer needs to be initialized here and turned off after each note's SAR to prevent glitching caused by leaving timer0 running
		TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
    167c:	84 b5       	in	r24, 0x24	; 36
    167e:	8f 60       	ori	r24, 0x0F	; 15
    1680:	84 bd       	out	0x24, r24	; 36
		OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1) ***COULD PROBABLY CHANGE THIS TO 0 NOW*** - NOPE. NEEDS TO BE 1!!!
    1682:	81 e0       	ldi	r24, 0x01	; 1
    1684:	87 bd       	out	0x27, r24	; 39
		TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
    1686:	ee e6       	ldi	r30, 0x6E	; 110
    1688:	f0 e0       	ldi	r31, 0x00	; 0
    168a:	80 81       	ld	r24, Z
    168c:	82 60       	ori	r24, 0x02	; 2
    168e:	80 83       	st	Z, r24
		TCNT0 = 0; //make sure timer/counter0 is actually 0.
    1690:	16 bc       	out	0x26, r1	; 38
		
		if (note_number <= 1) {
    1692:	ee a9       	sts	0x4e, r30
    1694:	ff a9       	sts	0x4f, r31
    1696:	e2 30       	cpi	r30, 0x02	; 2
    1698:	f1 05       	cpc	r31, r1
    169a:	24 f4       	brge	.+8      	; 0x16a4 <tune_filter+0x1d4>
			
			//set timer/counter1 to /64 0.3125 MHz
			timer1_clock = (1<<CS11) | (1<<CS10);
    169c:	83 e0       	ldi	r24, 0x03	; 3
    169e:	80 93 fe 02 	sts	0x02FE, r24
    16a2:	03 c0       	rjmp	.+6      	; 0x16aa <tune_filter+0x1da>
			
		} else {
			
			//set timer/counter1 to /8 2.5 MHz
			timer1_clock = (1<<CS11);
    16a4:	82 e0       	ldi	r24, 0x02	; 2
    16a6:	80 93 fe 02 	sts	0x02FE, r24
			
		}
		//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
		uint16_t reference_count = reference[note_number].count;
    16aa:	11 96       	adiw	r26, 0x01	; 1
    16ac:	2d 91       	ld	r18, X+
    16ae:	3c 91       	ld	r19, X
    16b0:	12 97       	sbiw	r26, 0x02	; 2
    16b2:	3b ab       	sts	0x5b, r19
    16b4:	2a ab       	sts	0x5a, r18
		uint16_t pitch_cv = 0;
		for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
    16b6:	8d e0       	ldi	r24, 0x0D	; 13
    16b8:	90 e0       	ldi	r25, 0x00	; 0
    16ba:	9f a7       	lds	r25, 0x7f
    16bc:	8e a7       	lds	r24, 0x7e
			timer1_clock = (1<<CS11);
			
		}
		//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
		uint16_t reference_count = reference[note_number].count;
		uint16_t pitch_cv = 0;
    16be:	ee 24       	eor	r14, r14
    16c0:	ff 24       	eor	r15, r15
				set_control_voltage(&cutoff_cv, pitch_cv);
				set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
				set_control_voltage(&res_cv, MAX);
				set_control_voltage(&sustain_1_cv, MAX);
				set_control_voltage(&attack_1_cv, MIN); //keep attack at minimum
				set_control_voltage(&fil_lfo_cv, MIN);	//keep all filter modulation at a minimum
    16c2:	0f 2e       	mov	r0, r31
    16c4:	f2 e2       	ldi	r31, 0x22	; 34
    16c6:	cf 2e       	mov	r12, r31
    16c8:	f1 e0       	ldi	r31, 0x01	; 1
    16ca:	df 2e       	mov	r13, r31
    16cc:	f0 2d       	mov	r31, r0
				set_control_voltage(&fil_eg2_cv, MIN);
    16ce:	0f 2e       	mov	r0, r31
    16d0:	fc e2       	ldi	r31, 0x2C	; 44
    16d2:	8f 2e       	mov	r8, r31
    16d4:	f1 e0       	ldi	r31, 0x01	; 1
    16d6:	9f 2e       	mov	r9, r31
    16d8:	f0 2d       	mov	r31, r0
		//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
		uint16_t reference_count = reference[note_number].count;
		uint16_t pitch_cv = 0;
		for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
		
			pitch_cv |= (1<<dac_bit);
    16da:	81 e0       	ldi	r24, 0x01	; 1
    16dc:	90 e0       	ldi	r25, 0x00	; 0
    16de:	fc 01       	movw	r30, r24
    16e0:	0e a4       	lds	r16, 0xae
    16e2:	02 c0       	rjmp	.+4      	; 0x16e8 <tune_filter+0x218>
    16e4:	ee 0f       	add	r30, r30
    16e6:	ff 1f       	adc	r31, r31
    16e8:	0a 94       	dec	r0
    16ea:	e2 f7       	brpl	.-8      	; 0x16e4 <tune_filter+0x214>
    16ec:	f9 ab       	sts	0x59, r31
    16ee:	e8 ab       	sts	0x58, r30
    16f0:	ee 2a       	or	r14, r30
    16f2:	ff 2a       	or	r15, r31

			set_control_voltage(&cutoff_cv, pitch_cv);
    16f4:	c5 01       	movw	r24, r10
    16f6:	b7 01       	movw	r22, r14
    16f8:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			count_finished = FALSE;
    16fc:	10 92 fd 02 	sts	0x02FD, r1
			period_counter = 0;
    1700:	10 92 00 03 	sts	0x0300, r1
		
			//enable watchdog timer
			wdt_enable(WDTO_2S);
    1704:	8f e0       	ldi	r24, 0x0F	; 15
    1706:	28 e1       	ldi	r18, 0x18	; 24
    1708:	30 e0       	ldi	r19, 0x00	; 0
    170a:	0f b6       	in	r0, 0x3f	; 63
    170c:	f8 94       	cli
    170e:	a8 95       	wdr
    1710:	20 93 60 00 	sts	0x0060, r18
    1714:	0f be       	out	0x3f, r0	; 63
    1716:	80 93 60 00 	sts	0x0060, r24
			while (count_finished == FALSE) {
    171a:	80 91 fd 02 	lds	r24, 0x02FD
    171e:	88 23       	and	r24, r24
    1720:	b1 f5       	brne	.+108    	; 0x178e <tune_filter+0x2be>
				set_control_voltage(&res_cv, MAX);
				set_control_voltage(&sustain_1_cv, MAX);
				set_control_voltage(&attack_1_cv, MIN); //keep attack at minimum
				set_control_voltage(&fil_lfo_cv, MIN);	//keep all filter modulation at a minimum
				set_control_voltage(&fil_eg2_cv, MIN);
				set_control_voltage(&fil_vco2_cv, MIN);
    1722:	04 e2       	ldi	r16, 0x24	; 36
    1724:	11 e0       	ldi	r17, 0x01	; 1
		
			//enable watchdog timer
			wdt_enable(WDTO_2S);
			while (count_finished == FALSE) {
				//update_display(vco_number + period + (compare_match_counter>>4)*100, DEC);
				update_display(300 + period, DEC);//
    1726:	80 91 ff 02 	lds	r24, 0x02FF
    172a:	90 e0       	ldi	r25, 0x00	; 0
    172c:	84 5d       	subi	r24, 0xD4	; 212
    172e:	9e 4f       	sbci	r25, 0xFE	; 254
    1730:	60 e0       	ldi	r22, 0x00	; 0
    1732:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <update_display>
				//value_to_display = TCNT0;
				//update_display(value_to_display, DEC);
				
		
				set_control_voltage(&cutoff_cv, pitch_cv);
    1736:	c5 01       	movw	r24, r10
    1738:	b7 01       	movw	r22, r14
    173a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    173e:	c3 01       	movw	r24, r6
    1740:	60 e0       	ldi	r22, 0x00	; 0
    1742:	70 e0       	ldi	r23, 0x00	; 0
    1744:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&res_cv, MAX);
    1748:	c2 01       	movw	r24, r4
    174a:	6f ef       	ldi	r22, 0xFF	; 255
    174c:	7f e3       	ldi	r23, 0x3F	; 63
    174e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&sustain_1_cv, MAX);
    1752:	c1 01       	movw	r24, r2
    1754:	6f ef       	ldi	r22, 0xFF	; 255
    1756:	7f e3       	ldi	r23, 0x3F	; 63
    1758:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&attack_1_cv, MIN); //keep attack at minimum
    175c:	8c e1       	ldi	r24, 0x1C	; 28
    175e:	91 e0       	ldi	r25, 0x01	; 1
    1760:	60 e0       	ldi	r22, 0x00	; 0
    1762:	70 e0       	ldi	r23, 0x00	; 0
    1764:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&fil_lfo_cv, MIN);	//keep all filter modulation at a minimum
    1768:	c6 01       	movw	r24, r12
    176a:	60 e0       	ldi	r22, 0x00	; 0
    176c:	70 e0       	ldi	r23, 0x00	; 0
    176e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&fil_eg2_cv, MIN);
    1772:	c4 01       	movw	r24, r8
    1774:	60 e0       	ldi	r22, 0x00	; 0
    1776:	70 e0       	ldi	r23, 0x00	; 0
    1778:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&fil_vco2_cv, MIN);
    177c:	c8 01       	movw	r24, r16
    177e:	60 e0       	ldi	r22, 0x00	; 0
    1780:	70 e0       	ldi	r23, 0x00	; 0
    1782:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			count_finished = FALSE;
			period_counter = 0;
		
			//enable watchdog timer
			wdt_enable(WDTO_2S);
			while (count_finished == FALSE) {
    1786:	80 91 fd 02 	lds	r24, 0x02FD
    178a:	88 23       	and	r24, r24
    178c:	61 f2       	breq	.-104    	; 0x1726 <tune_filter+0x256>
				set_control_voltage(&fil_eg2_cv, MIN);
				set_control_voltage(&fil_vco2_cv, MIN);
						
			}
			//turn off watchdog timer
			wdt_disable();
    178e:	88 e1       	ldi	r24, 0x18	; 24
    1790:	0f b6       	in	r0, 0x3f	; 63
    1792:	f8 94       	cli
    1794:	80 93 60 00 	sts	0x0060, r24
    1798:	10 92 60 00 	sts	0x0060, r1
    179c:	0f be       	out	0x3f, r0	; 63
			//Omar changed this from <= to < which makes sense. <= was an error because if it's equal you don't want to clear the bit
			if ((osc_count <= reference_count) && (no_overflow == TRUE))pitch_cv &= ~(1<<dac_bit);
    179e:	80 91 fb 02 	lds	r24, 0x02FB
    17a2:	90 91 fc 02 	lds	r25, 0x02FC
    17a6:	2a a9       	sts	0x4a, r18
    17a8:	3b a9       	sts	0x4b, r19
    17aa:	28 17       	cp	r18, r24
    17ac:	39 07       	cpc	r19, r25
    17ae:	50 f0       	brcs	.+20     	; 0x17c4 <tune_filter+0x2f4>
    17b0:	80 91 37 02 	lds	r24, 0x0237
    17b4:	81 30       	cpi	r24, 0x01	; 1
    17b6:	31 f4       	brne	.+12     	; 0x17c4 <tune_filter+0x2f4>
    17b8:	88 a9       	sts	0x48, r24
    17ba:	99 a9       	sts	0x49, r25
    17bc:	80 95       	com	r24
    17be:	90 95       	com	r25
    17c0:	e8 22       	and	r14, r24
    17c2:	f9 22       	and	r15, r25
		
			if (osc_count == reference_count && no_overflow == TRUE) {
    17c4:	80 91 fb 02 	lds	r24, 0x02FB
    17c8:	90 91 fc 02 	lds	r25, 0x02FC
    17cc:	ea a9       	sts	0x4a, r30
    17ce:	fb a9       	sts	0x4b, r31
    17d0:	8e 17       	cp	r24, r30
    17d2:	9f 07       	cpc	r25, r31
    17d4:	21 f4       	brne	.+8      	; 0x17de <tune_filter+0x30e>
    17d6:	80 91 37 02 	lds	r24, 0x0237
    17da:	81 30       	cpi	r24, 0x01	; 1
    17dc:	71 f0       	breq	.+28     	; 0x17fa <tune_filter+0x32a>
				break;	//if you hit the reference count then get out of here
			}
			no_overflow = TRUE;
    17de:	81 e0       	ldi	r24, 0x01	; 1
    17e0:	80 93 37 02 	sts	0x0237, r24
			
		}
		//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
		uint16_t reference_count = reference[note_number].count;
		uint16_t pitch_cv = 0;
		for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
    17e4:	2e a5       	lds	r18, 0x6e
    17e6:	3f a5       	lds	r19, 0x6f
    17e8:	21 50       	subi	r18, 0x01	; 1
    17ea:	30 40       	sbci	r19, 0x00	; 0
    17ec:	3f a7       	lds	r19, 0x7f
    17ee:	2e a7       	lds	r18, 0x7e
    17f0:	8f ef       	ldi	r24, 0xFF	; 255
    17f2:	2f 3f       	cpi	r18, 0xFF	; 255
    17f4:	38 07       	cpc	r19, r24
    17f6:	09 f0       	breq	.+2      	; 0x17fa <tune_filter+0x32a>
    17f8:	70 cf       	rjmp	.-288    	; 0x16da <tune_filter+0x20a>
		
		
	}
	
	
	filter_pitch_table[note_number+1] = pitch_cv + 32; //32 is an offset that is trying to fix a bug somewhere else. This fix seems to work, but why 2^5 shift is required doesn't make sense to me yet. Need to look into this further
    17fa:	ee a9       	sts	0x4e, r30
    17fc:	ff a9       	sts	0x4f, r31
    17fe:	31 96       	adiw	r30, 0x01	; 1
    1800:	ff ab       	sts	0x5f, r31
    1802:	ee ab       	sts	0x5e, r30
    1804:	c7 01       	movw	r24, r14
    1806:	80 96       	adiw	r24, 0x20	; 32
    1808:	e8 ad       	sts	0x68, r30
    180a:	f9 ad       	sts	0x69, r31
    180c:	81 93       	st	Z+, r24
    180e:	91 93       	st	Z+, r25
    1810:	f9 af       	sts	0x79, r31
    1812:	e8 af       	sts	0x78, r30
	
	//need to turn timer off here. This seems to have stopped periodic glitching of first note of first VCO tuned.
	TIMSK0 &= ~(1<<OCIE0A); //turn off timer0 compare match A interrupt
    1814:	ee e6       	ldi	r30, 0x6E	; 110
    1816:	f0 e0       	ldi	r31, 0x00	; 0
    1818:	80 81       	ld	r24, Z
    181a:	8d 7f       	andi	r24, 0xFD	; 253
    181c:	80 83       	st	Z, r24
	TCCR0A = 0; //turn off timer0
    181e:	14 bc       	out	0x24, r1	; 36
    1820:	2c a9       	sts	0x4c, r18
    1822:	3d a9       	sts	0x4d, r19
    1824:	2d 5f       	subi	r18, 0xFD	; 253
    1826:	3f 4f       	sbci	r19, 0xFF	; 255
    1828:	3d ab       	sts	0x5d, r19
    182a:	2c ab       	sts	0x5c, r18
	period = 1; //need to initialize to minimum period number here
	PORTF |= (1<<GATE); //turn gate on
	
	
	
	for (int note_number = 0; note_number <= 14; note_number++)
    182c:	8e a9       	sts	0x4e, r24
    182e:	9f a9       	sts	0x4f, r25
    1830:	8f 30       	cpi	r24, 0x0F	; 15
    1832:	91 05       	cpc	r25, r1
    1834:	09 f0       	breq	.+2      	; 0x1838 <tune_filter+0x368>
    1836:	1d cf       	rjmp	.-454    	; 0x1672 <tune_filter+0x1a2>
}


//eeprom_update_block((const void*)filter_pitch_table, (void*)filter_pitch_table_eeprom, sizeof(filter_pitch_table));

PORTF &= ~(1<<GATE); //turn gate off
    1838:	89 98       	cbi	0x11, 1	; 17
	
	
}	
    183a:	e9 96       	adiw	r28, 0x39	; 57
    183c:	0f b6       	in	r0, 0x3f	; 63
    183e:	f8 94       	cli
    1840:	de bf       	out	0x3e, r29	; 62
    1842:	0f be       	out	0x3f, r0	; 63
    1844:	cd bf       	out	0x3d, r28	; 61
    1846:	df 91       	pop	r29
    1848:	cf 91       	pop	r28
    184a:	1f 91       	pop	r17
    184c:	0f 91       	pop	r16
    184e:	ff 90       	pop	r15
    1850:	ef 90       	pop	r14
    1852:	df 90       	pop	r13
    1854:	cf 90       	pop	r12
    1856:	bf 90       	pop	r11
    1858:	af 90       	pop	r10
    185a:	9f 90       	pop	r9
    185c:	8f 90       	pop	r8
    185e:	7f 90       	pop	r7
    1860:	6f 90       	pop	r6
    1862:	5f 90       	pop	r5
    1864:	4f 90       	pop	r4
    1866:	3f 90       	pop	r3
    1868:	2f 90       	pop	r2
    186a:	08 95       	ret

0000186c <save_tuning_tables>:


void save_tuning_tables(void) { //write tuning tables to memory
	
	eeprom_update_block((const void*)filter_pitch_table, (void*)filter_pitch_table_eeprom, sizeof(filter_pitch_table));
    186c:	82 e9       	ldi	r24, 0x92	; 146
    186e:	92 e0       	ldi	r25, 0x02	; 2
    1870:	60 e0       	ldi	r22, 0x00	; 0
    1872:	70 e0       	ldi	r23, 0x00	; 0
    1874:	40 e2       	ldi	r20, 0x20	; 32
    1876:	50 e0       	ldi	r21, 0x00	; 0
    1878:	0e 94 79 14 	call	0x28f2	; 0x28f2 <__eeupd_block_m6450a>
	eeprom_update_block((const void*)vco1_pitch_table, (void*)vco1_pitch_table_eeprom, sizeof(vco1_pitch_table));
    187c:	84 ed       	ldi	r24, 0xD4	; 212
    187e:	92 e0       	ldi	r25, 0x02	; 2
    1880:	62 e4       	ldi	r22, 0x42	; 66
    1882:	70 e0       	ldi	r23, 0x00	; 0
    1884:	42 e2       	ldi	r20, 0x22	; 34
    1886:	50 e0       	ldi	r21, 0x00	; 0
    1888:	0e 94 79 14 	call	0x28f2	; 0x28f2 <__eeupd_block_m6450a>
	eeprom_update_block((const void*)vco2_pitch_table, (void*)vco2_pitch_table_eeprom, sizeof(vco2_pitch_table));
    188c:	82 eb       	ldi	r24, 0xB2	; 178
    188e:	92 e0       	ldi	r25, 0x02	; 2
    1890:	60 e2       	ldi	r22, 0x20	; 32
    1892:	70 e0       	ldi	r23, 0x00	; 0
    1894:	42 e2       	ldi	r20, 0x22	; 34
    1896:	50 e0       	ldi	r21, 0x00	; 0
    1898:	0e 94 79 14 	call	0x28f2	; 0x28f2 <__eeupd_block_m6450a>
	
	
}
    189c:	08 95       	ret

0000189e <load_tuning_tables>:

void load_tuning_tables(void) { //retrieve tuning tables from memory
	
	
	vco1_init_cv = eeprom_read_word(&vco1_init_cv_eeprom);
    189e:	86 e6       	ldi	r24, 0x66	; 102
    18a0:	90 e0       	ldi	r25, 0x00	; 0
    18a2:	0e 94 73 14 	call	0x28e6	; 0x28e6 <__eerd_word_m6450a>
    18a6:	90 93 f9 02 	sts	0x02F9, r25
    18aa:	80 93 f8 02 	sts	0x02F8, r24
	vco2_init_cv = eeprom_read_word(&vco2_init_cv_eeprom);
    18ae:	84 e6       	ldi	r24, 0x64	; 100
    18b0:	90 e0       	ldi	r25, 0x00	; 0
    18b2:	0e 94 73 14 	call	0x28e6	; 0x28e6 <__eerd_word_m6450a>
    18b6:	90 93 f7 02 	sts	0x02F7, r25
    18ba:	80 93 f6 02 	sts	0x02F6, r24
	//uint16_t eeprom_addr = 0;
	//vco1_init_cv = eeprom_read_word((uint16_t*)eeprom_addr);
	//eeprom_addr += sizeof(vco2_init_cv);
	//vco2_init_cv = eeprom_read_word((uint16_t*)eeprom_addr);
	eeprom_read_block((void*)vco1_pitch_table, (const void*)vco1_pitch_table_eeprom, sizeof(vco1_pitch_table));
    18be:	84 ed       	ldi	r24, 0xD4	; 212
    18c0:	92 e0       	ldi	r25, 0x02	; 2
    18c2:	62 e4       	ldi	r22, 0x42	; 66
    18c4:	70 e0       	ldi	r23, 0x00	; 0
    18c6:	42 e2       	ldi	r20, 0x22	; 34
    18c8:	50 e0       	ldi	r21, 0x00	; 0
    18ca:	0e 94 63 14 	call	0x28c6	; 0x28c6 <__eerd_block_m6450a>
	eeprom_read_block((void*)vco2_pitch_table, (const void*)vco2_pitch_table_eeprom, sizeof(vco2_pitch_table));
    18ce:	82 eb       	ldi	r24, 0xB2	; 178
    18d0:	92 e0       	ldi	r25, 0x02	; 2
    18d2:	60 e2       	ldi	r22, 0x20	; 32
    18d4:	70 e0       	ldi	r23, 0x00	; 0
    18d6:	42 e2       	ldi	r20, 0x22	; 34
    18d8:	50 e0       	ldi	r21, 0x00	; 0
    18da:	0e 94 63 14 	call	0x28c6	; 0x28c6 <__eerd_block_m6450a>
	eeprom_read_block((void*)filter_pitch_table, (const void*)filter_pitch_table_eeprom, sizeof(filter_pitch_table));
    18de:	82 e9       	ldi	r24, 0x92	; 146
    18e0:	92 e0       	ldi	r25, 0x02	; 2
    18e2:	60 e0       	ldi	r22, 0x00	; 0
    18e4:	70 e0       	ldi	r23, 0x00	; 0
    18e6:	40 e2       	ldi	r20, 0x20	; 32
    18e8:	50 e0       	ldi	r21, 0x00	; 0
    18ea:	0e 94 63 14 	call	0x28c6	; 0x28c6 <__eerd_block_m6450a>
	
	//value_to_display = vco1_init_cv_eeprom;
	
}			
    18ee:	08 95       	ret

000018f0 <interpolate_pitch_cv>:
	
uint16_t interpolate_pitch_cv(uint8_t note, uint16_t *pitch_table) {
	
	uint8_t pitch_index = note>>3;
    18f0:	98 2f       	mov	r25, r24
    18f2:	96 95       	lsr	r25
    18f4:	96 95       	lsr	r25
    18f6:	96 95       	lsr	r25
	uint8_t delta_note = note - pitch_index*8; //will range from 0 to 7
		
	uint16_t y0 = pitch_table[pitch_index -1];
    18f8:	29 2f       	mov	r18, r25
    18fa:	30 e0       	ldi	r19, 0x00	; 0
    18fc:	f9 01       	movw	r30, r18
    18fe:	31 97       	sbiw	r30, 0x01	; 1
    1900:	ee 0f       	add	r30, r30
    1902:	ff 1f       	adc	r31, r31
    1904:	e6 0f       	add	r30, r22
    1906:	f7 1f       	adc	r31, r23
    1908:	01 90       	ld	r0, Z+
    190a:	f0 81       	ld	r31, Z
    190c:	e0 2d       	mov	r30, r0
	uint16_t y1 = pitch_table[pitch_index];
    190e:	22 0f       	add	r18, r18
    1910:	33 1f       	adc	r19, r19
    1912:	26 0f       	add	r18, r22
    1914:	37 1f       	adc	r19, r23
	
	uint16_t interpolated_pitch_cv = y0 + (((y1 - y0)*delta_note)>>3); //mind order of operations here: + is evaluated before >>	also, might be possible to optimize this with 16MUL8SHIFT8 from Anushri ASM util
    1916:	d9 01       	movw	r26, r18
    1918:	4d 91       	ld	r20, X+
    191a:	5c 91       	ld	r21, X
    191c:	11 97       	sbiw	r26, 0x01	; 1
    191e:	4e 1b       	sub	r20, r30
    1920:	5f 0b       	sbc	r21, r31
}			
	
uint16_t interpolate_pitch_cv(uint8_t note, uint16_t *pitch_table) {
	
	uint8_t pitch_index = note>>3;
	uint8_t delta_note = note - pitch_index*8; //will range from 0 to 7
    1922:	99 0f       	add	r25, r25
    1924:	99 0f       	add	r25, r25
    1926:	99 0f       	add	r25, r25
    1928:	89 1b       	sub	r24, r25
		
	uint16_t y0 = pitch_table[pitch_index -1];
	uint16_t y1 = pitch_table[pitch_index];
	
	uint16_t interpolated_pitch_cv = y0 + (((y1 - y0)*delta_note)>>3); //mind order of operations here: + is evaluated before >>	also, might be possible to optimize this with 16MUL8SHIFT8 from Anushri ASM util
    192a:	90 e0       	ldi	r25, 0x00	; 0
    192c:	48 9f       	mul	r20, r24
    192e:	90 01       	movw	r18, r0
    1930:	49 9f       	mul	r20, r25
    1932:	30 0d       	add	r19, r0
    1934:	58 9f       	mul	r21, r24
    1936:	30 0d       	add	r19, r0
    1938:	11 24       	eor	r1, r1
    193a:	36 95       	lsr	r19
    193c:	27 95       	ror	r18
    193e:	36 95       	lsr	r19
    1940:	27 95       	ror	r18
    1942:	36 95       	lsr	r19
    1944:	27 95       	ror	r18
    1946:	e2 0f       	add	r30, r18
    1948:	f3 1f       	adc	r31, r19
	
	
	
	return interpolated_pitch_cv;
	
}
    194a:	8e 2f       	mov	r24, r30
    194c:	9f 2f       	mov	r25, r31
    194e:	08 95       	ret

00001950 <set_one_volt_per_octave>:

void set_one_volt_per_octave(void) { //does this get stored in RAM? Should it go in progmem instead?
    1950:	cf 93       	push	r28
    1952:	df 93       	push	r29
    1954:	cd b7       	in	r28, 0x3d	; 61
    1956:	de b7       	in	r29, 0x3e	; 62
    1958:	a2 97       	sbiw	r28, 0x22	; 34
    195a:	0f b6       	in	r0, 0x3f	; 63
    195c:	f8 94       	cli
    195e:	de bf       	out	0x3e, r29	; 62
    1960:	0f be       	out	0x3f, r0	; 63
    1962:	cd bf       	out	0x3d, r28	; 61
	
	uint16_t vpo_pitch_table[17] = {
    1964:	de 01       	movw	r26, r28
    1966:	11 96       	adiw	r26, 0x01	; 1
    1968:	e5 e1       	ldi	r30, 0x15	; 21
    196a:	f2 e0       	ldi	r31, 0x02	; 2
    196c:	82 e2       	ldi	r24, 0x22	; 34
    196e:	01 90       	ld	r0, Z+
    1970:	0d 92       	st	X+, r0
    1972:	81 50       	subi	r24, 0x01	; 1
    1974:	e1 f7       	brne	.-8      	; 0x196e <set_one_volt_per_octave+0x1e>
		16384
		
	};
	
	
	memcpy((void*)vco1_pitch_table, (const void*)vpo_pitch_table, (size_t)sizeof(vpo_pitch_table));
    1976:	a4 ed       	ldi	r26, 0xD4	; 212
    1978:	b2 e0       	ldi	r27, 0x02	; 2
    197a:	fe 01       	movw	r30, r28
    197c:	31 96       	adiw	r30, 0x01	; 1
    197e:	82 e2       	ldi	r24, 0x22	; 34
    1980:	01 90       	ld	r0, Z+
    1982:	0d 92       	st	X+, r0
    1984:	81 50       	subi	r24, 0x01	; 1
    1986:	e1 f7       	brne	.-8      	; 0x1980 <set_one_volt_per_octave+0x30>
	memcpy((void*)vco2_pitch_table, (const void*)vpo_pitch_table, (size_t)sizeof(vpo_pitch_table));
    1988:	a2 eb       	ldi	r26, 0xB2	; 178
    198a:	b2 e0       	ldi	r27, 0x02	; 2
    198c:	fe 01       	movw	r30, r28
    198e:	31 96       	adiw	r30, 0x01	; 1
    1990:	82 e2       	ldi	r24, 0x22	; 34
    1992:	01 90       	ld	r0, Z+
    1994:	0d 92       	st	X+, r0
    1996:	81 50       	subi	r24, 0x01	; 1
    1998:	e1 f7       	brne	.-8      	; 0x1992 <set_one_volt_per_octave+0x42>
	
	
    199a:	a2 96       	adiw	r28, 0x22	; 34
    199c:	0f b6       	in	r0, 0x3f	; 63
    199e:	f8 94       	cli
    19a0:	de bf       	out	0x3e, r29	; 62
    19a2:	0f be       	out	0x3f, r0	; 63
    19a4:	cd bf       	out	0x3d, r28	; 61
    19a6:	df 91       	pop	r29
    19a8:	cf 91       	pop	r28
    19aa:	08 95       	ret

000019ac <read_switch_port>:

uint8_t read_switch_port(void) {
	
	static uint8_t previous_port_state = 0;
	
	uint8_t current_port_state = SWITCH_PORT; //read switch state byte
    19ac:	9f b1       	in	r25, 0x0f	; 15
	
	//this toggle code works, but I haven't figured out how it works
	//source: http://forum.allaboutcircuits.com/threads/help-with-programming-uc-toggle-led-using-one-switch.51602/	
	current_port_state ^= previous_port_state;
    19ae:	80 91 04 03 	lds	r24, 0x0304
    19b2:	98 27       	eor	r25, r24
	previous_port_state ^= current_port_state;
    19b4:	89 27       	eor	r24, r25
    19b6:	80 93 04 03 	sts	0x0304, r24
	current_port_state &= previous_port_state;
	
	return current_port_state;
	
}
    19ba:	89 23       	and	r24, r25
    19bc:	08 95       	ret

000019be <update_analog_switch_latch>:

void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    19be:	ed ed       	ldi	r30, 0xDD	; 221
    19c0:	f0 e0       	ldi	r31, 0x00	; 0
    19c2:	90 81       	ld	r25, Z
    19c4:	9f 7b       	andi	r25, 0xBF	; 191
    19c6:	90 83       	st	Z, r25
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
	((switch_state_byte >> VCO_SYNC_SW) & 1) << VCO_SYNC_LATCH_BIT |
	((switch_state_byte >> VCO1_SAW_SW) & 1) << VCO1_SAW_LATCH_BIT |
	((switch_state_byte >> VCO1_TRI_SW) & 1) << VCO1_TRI_LATCH_BIT |
	((switch_state_byte >> VCO1_PULSE_SW) & 1) << VCO1_PULSE_LATCH_BIT |
    19c8:	28 2f       	mov	r18, r24
    19ca:	30 e0       	ldi	r19, 0x00	; 0
    19cc:	21 70       	andi	r18, 0x01	; 1
    19ce:	30 70       	andi	r19, 0x00	; 0
    19d0:	22 0f       	add	r18, r18
    19d2:	33 1f       	adc	r19, r19
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
	((switch_state_byte >> VCO2_TRI_SW) & 1) << VCO2_TRI_LATCH_BIT |
    19d4:	68 2f       	mov	r22, r24
    19d6:	62 95       	swap	r22
    19d8:	66 95       	lsr	r22
    19da:	67 70       	andi	r22, 0x07	; 7
    19dc:	67 95       	ror	r22
    19de:	66 27       	eor	r22, r22
    19e0:	67 95       	ror	r22
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    19e2:	26 2b       	or	r18, r22
    19e4:	98 2f       	mov	r25, r24
    19e6:	96 95       	lsr	r25
    19e8:	96 95       	lsr	r25
    19ea:	91 70       	andi	r25, 0x01	; 1
    19ec:	29 2b       	or	r18, r25
	((switch_state_byte >> VCO_SYNC_SW) & 1) << VCO_SYNC_LATCH_BIT |
    19ee:	68 2f       	mov	r22, r24
    19f0:	66 1f       	adc	r22, r22
    19f2:	66 27       	eor	r22, r22
    19f4:	66 1f       	adc	r22, r22
    19f6:	66 0f       	add	r22, r22
    19f8:	66 0f       	add	r22, r22
    19fa:	66 0f       	add	r22, r22
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    19fc:	26 2b       	or	r18, r22
	((switch_state_byte >> VCO_SYNC_SW) & 1) << VCO_SYNC_LATCH_BIT |
	((switch_state_byte >> VCO1_SAW_SW) & 1) << VCO1_SAW_LATCH_BIT |
	((switch_state_byte >> VCO1_TRI_SW) & 1) << VCO1_TRI_LATCH_BIT |
    19fe:	a8 2f       	mov	r26, r24
    1a00:	a6 95       	lsr	r26
    1a02:	b0 e0       	ldi	r27, 0x00	; 0
    1a04:	a1 70       	andi	r26, 0x01	; 1
    1a06:	b0 70       	andi	r27, 0x00	; 0
    1a08:	bd 01       	movw	r22, r26
    1a0a:	66 0f       	add	r22, r22
    1a0c:	77 1f       	adc	r23, r23
    1a0e:	66 0f       	add	r22, r22
    1a10:	77 1f       	adc	r23, r23
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    1a12:	26 2b       	or	r18, r22
	((switch_state_byte >> VCO_SYNC_SW) & 1) << VCO_SYNC_LATCH_BIT |
	((switch_state_byte >> VCO1_SAW_SW) & 1) << VCO1_SAW_LATCH_BIT |
	((switch_state_byte >> VCO1_TRI_SW) & 1) << VCO1_TRI_LATCH_BIT |
	((switch_state_byte >> VCO1_PULSE_SW) & 1) << VCO1_PULSE_LATCH_BIT |
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
    1a14:	68 2f       	mov	r22, r24
    1a16:	62 95       	swap	r22
    1a18:	6f 70       	andi	r22, 0x0F	; 15
    1a1a:	70 e0       	ldi	r23, 0x00	; 0
    1a1c:	61 70       	andi	r22, 0x01	; 1
    1a1e:	70 70       	andi	r23, 0x00	; 0
    1a20:	ab 01       	movw	r20, r22
    1a22:	00 24       	eor	r0, r0
    1a24:	56 95       	lsr	r21
    1a26:	47 95       	ror	r20
    1a28:	07 94       	ror	r0
    1a2a:	56 95       	lsr	r21
    1a2c:	47 95       	ror	r20
    1a2e:	07 94       	ror	r0
    1a30:	54 2f       	mov	r21, r20
    1a32:	40 2d       	mov	r20, r0
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    1a34:	62 2f       	mov	r22, r18
    1a36:	64 2b       	or	r22, r20
	((switch_state_byte >> VCO1_SAW_SW) & 1) << VCO1_SAW_LATCH_BIT |
	((switch_state_byte >> VCO1_TRI_SW) & 1) << VCO1_TRI_LATCH_BIT |
	((switch_state_byte >> VCO1_PULSE_SW) & 1) << VCO1_PULSE_LATCH_BIT |
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
	((switch_state_byte >> VCO2_TRI_SW) & 1) << VCO2_TRI_LATCH_BIT |
	((switch_state_byte >> VCO2_PULSE_SW) & 1) << VCO2_PULSE_LATCH_BIT |
    1a38:	48 2f       	mov	r20, r24
    1a3a:	42 95       	swap	r20
    1a3c:	46 95       	lsr	r20
    1a3e:	46 95       	lsr	r20
    1a40:	43 70       	andi	r20, 0x03	; 3
    1a42:	50 e0       	ldi	r21, 0x00	; 0
    1a44:	41 70       	andi	r20, 0x01	; 1
    1a46:	50 70       	andi	r21, 0x00	; 0
    1a48:	9a 01       	movw	r18, r20
    1a4a:	22 0f       	add	r18, r18
    1a4c:	33 1f       	adc	r19, r19
    1a4e:	22 95       	swap	r18
    1a50:	32 95       	swap	r19
    1a52:	30 7f       	andi	r19, 0xF0	; 240
    1a54:	32 27       	eor	r19, r18
    1a56:	20 7f       	andi	r18, 0xF0	; 240
    1a58:	32 27       	eor	r19, r18
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    1a5a:	46 2f       	mov	r20, r22
    1a5c:	42 2b       	or	r20, r18
	((switch_state_byte >> VCO1_PULSE_SW) & 1) << VCO1_PULSE_LATCH_BIT |
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
	((switch_state_byte >> VCO2_TRI_SW) & 1) << VCO2_TRI_LATCH_BIT |
	((switch_state_byte >> VCO2_PULSE_SW) & 1) << VCO2_PULSE_LATCH_BIT |
	//BMOD_SW_ON << BMOD_LATCH_BIT;
	((switch_state_byte >> 3) & 1) << BMOD_LATCH_BIT;
    1a5e:	86 95       	lsr	r24
    1a60:	86 95       	lsr	r24
    1a62:	86 95       	lsr	r24
    1a64:	28 2f       	mov	r18, r24
    1a66:	30 e0       	ldi	r19, 0x00	; 0
    1a68:	21 70       	andi	r18, 0x01	; 1
    1a6a:	30 70       	andi	r19, 0x00	; 0
    1a6c:	c9 01       	movw	r24, r18
    1a6e:	82 95       	swap	r24
    1a70:	92 95       	swap	r25
    1a72:	90 7f       	andi	r25, 0xF0	; 240
    1a74:	98 27       	eor	r25, r24
    1a76:	80 7f       	andi	r24, 0xF0	; 240
    1a78:	98 27       	eor	r25, r24
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    1a7a:	84 2b       	or	r24, r20
    1a7c:	82 b9       	out	0x02, r24	; 2
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
	((switch_state_byte >> VCO2_TRI_SW) & 1) << VCO2_TRI_LATCH_BIT |
	((switch_state_byte >> VCO2_PULSE_SW) & 1) << VCO2_PULSE_LATCH_BIT |
	//BMOD_SW_ON << BMOD_LATCH_BIT;
	((switch_state_byte >> 3) & 1) << BMOD_LATCH_BIT;
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
    1a7e:	80 81       	ld	r24, Z
    1a80:	80 64       	ori	r24, 0x40	; 64
    1a82:	80 83       	st	Z, r24
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    1a84:	80 81       	ld	r24, Z
    1a86:	8f 7b       	andi	r24, 0xBF	; 191
    1a88:	80 83       	st	Z, r24
	DATA_BUS = 0;
    1a8a:	12 b8       	out	0x02, r1	; 2
	
	
    1a8c:	08 95       	ret

00001a8e <bytequeue_init>:
//along with avr-bytequeue.  If not, see <http://www.gnu.org/licenses/>.

#include "bytequeue.h"
#include "interrupt_setting.h"

void bytequeue_init(byteQueue_t * queue, uint8_t * dataArray, byteQueueIndex_t arrayLen){
    1a8e:	fc 01       	movw	r30, r24
   queue->length = arrayLen;
    1a90:	42 83       	std	Z+2, r20	; 0x02
   queue->data = dataArray;
    1a92:	74 83       	std	Z+4, r23	; 0x04
    1a94:	63 83       	std	Z+3, r22	; 0x03
   queue->start = queue->end = 0;
    1a96:	11 82       	std	Z+1, r1	; 0x01
    1a98:	10 82       	st	Z, r1
}
    1a9a:	08 95       	ret

00001a9c <bytequeue_enqueue>:

bool bytequeue_enqueue(byteQueue_t * queue, uint8_t item){
    1a9c:	1f 93       	push	r17
    1a9e:	cf 93       	push	r28
    1aa0:	df 93       	push	r29
    1aa2:	ec 01       	movw	r28, r24
    1aa4:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
    1aa6:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <store_and_clear_interrupt>
    1aaa:	28 2f       	mov	r18, r24
   //full
   if(((queue->end + 1) % queue->length) == queue->start){
    1aac:	39 81       	ldd	r19, Y+1	; 0x01
    1aae:	83 2f       	mov	r24, r19
    1ab0:	90 e0       	ldi	r25, 0x00	; 0
    1ab2:	01 96       	adiw	r24, 0x01	; 1
    1ab4:	6a 81       	ldd	r22, Y+2	; 0x02
    1ab6:	70 e0       	ldi	r23, 0x00	; 0
    1ab8:	0e 94 35 14 	call	0x286a	; 0x286a <__divmodhi4>
    1abc:	48 81       	ld	r20, Y
    1abe:	50 e0       	ldi	r21, 0x00	; 0
    1ac0:	84 17       	cp	r24, r20
    1ac2:	95 07       	cpc	r25, r21
    1ac4:	29 f4       	brne	.+10     	; 0x1ad0 <bytequeue_enqueue+0x34>
      restore_interrupt_setting(setting);
    1ac6:	82 2f       	mov	r24, r18
    1ac8:	0e 94 c0 0d 	call	0x1b80	; 0x1b80 <restore_interrupt_setting>
      return false;
    1acc:	80 e0       	ldi	r24, 0x00	; 0
    1ace:	11 c0       	rjmp	.+34     	; 0x1af2 <bytequeue_enqueue+0x56>
   } else {
      queue->data[queue->end] = item;
    1ad0:	eb 81       	ldd	r30, Y+3	; 0x03
    1ad2:	fc 81       	ldd	r31, Y+4	; 0x04
    1ad4:	e3 0f       	add	r30, r19
    1ad6:	f1 1d       	adc	r31, r1
    1ad8:	10 83       	st	Z, r17
      queue->end = (queue->end + 1) % queue->length;
    1ada:	89 81       	ldd	r24, Y+1	; 0x01
    1adc:	90 e0       	ldi	r25, 0x00	; 0
    1ade:	01 96       	adiw	r24, 0x01	; 1
    1ae0:	6a 81       	ldd	r22, Y+2	; 0x02
    1ae2:	70 e0       	ldi	r23, 0x00	; 0
    1ae4:	0e 94 35 14 	call	0x286a	; 0x286a <__divmodhi4>
    1ae8:	89 83       	std	Y+1, r24	; 0x01
      restore_interrupt_setting(setting);
    1aea:	82 2f       	mov	r24, r18
    1aec:	0e 94 c0 0d 	call	0x1b80	; 0x1b80 <restore_interrupt_setting>
      return true;
    1af0:	81 e0       	ldi	r24, 0x01	; 1
   }
}
    1af2:	df 91       	pop	r29
    1af4:	cf 91       	pop	r28
    1af6:	1f 91       	pop	r17
    1af8:	08 95       	ret

00001afa <bytequeue_length>:

byteQueueIndex_t bytequeue_length(byteQueue_t * queue){
    1afa:	cf 93       	push	r28
    1afc:	df 93       	push	r29
    1afe:	ec 01       	movw	r28, r24
   byteQueueIndex_t len;
   interrupt_setting_t setting = store_and_clear_interrupt();
    1b00:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <store_and_clear_interrupt>
   if(queue->end >= queue->start)
    1b04:	29 81       	ldd	r18, Y+1	; 0x01
    1b06:	98 81       	ld	r25, Y
    1b08:	29 17       	cp	r18, r25
    1b0a:	18 f0       	brcs	.+6      	; 0x1b12 <bytequeue_length+0x18>
      len = queue->end - queue->start;
    1b0c:	c2 2f       	mov	r28, r18
    1b0e:	c9 1b       	sub	r28, r25
    1b10:	03 c0       	rjmp	.+6      	; 0x1b18 <bytequeue_length+0x1e>
   else
      len = (queue->length - queue->start) + queue->end;
    1b12:	ca 81       	ldd	r28, Y+2	; 0x02
    1b14:	c2 0f       	add	r28, r18
    1b16:	c9 1b       	sub	r28, r25
   restore_interrupt_setting(setting);
    1b18:	0e 94 c0 0d 	call	0x1b80	; 0x1b80 <restore_interrupt_setting>
   return len;
}
    1b1c:	8c 2f       	mov	r24, r28
    1b1e:	df 91       	pop	r29
    1b20:	cf 91       	pop	r28
    1b22:	08 95       	ret

00001b24 <bytequeue_get>:

//we don't need to avoid interrupts if there is only one reader
uint8_t bytequeue_get(byteQueue_t * queue, byteQueueIndex_t index){
    1b24:	fc 01       	movw	r30, r24
   return queue->data[(queue->start + index) % queue->length];
    1b26:	20 81       	ld	r18, Z
    1b28:	86 2f       	mov	r24, r22
    1b2a:	90 e0       	ldi	r25, 0x00	; 0
    1b2c:	82 0f       	add	r24, r18
    1b2e:	91 1d       	adc	r25, r1
    1b30:	62 81       	ldd	r22, Z+2	; 0x02
    1b32:	70 e0       	ldi	r23, 0x00	; 0
    1b34:	0e 94 35 14 	call	0x286a	; 0x286a <__divmodhi4>
    1b38:	03 80       	ldd	r0, Z+3	; 0x03
    1b3a:	f4 81       	ldd	r31, Z+4	; 0x04
    1b3c:	e0 2d       	mov	r30, r0
    1b3e:	e8 0f       	add	r30, r24
    1b40:	f9 1f       	adc	r31, r25
}
    1b42:	80 81       	ld	r24, Z
    1b44:	08 95       	ret

00001b46 <bytequeue_remove>:

//we just update the start index to remove elements
void bytequeue_remove(byteQueue_t * queue, byteQueueIndex_t numToRemove){
    1b46:	1f 93       	push	r17
    1b48:	cf 93       	push	r28
    1b4a:	df 93       	push	r29
    1b4c:	ec 01       	movw	r28, r24
    1b4e:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
    1b50:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <store_and_clear_interrupt>
    1b54:	48 2f       	mov	r20, r24
   queue->start = (queue->start + numToRemove) % queue->length;
    1b56:	88 81       	ld	r24, Y
    1b58:	21 2f       	mov	r18, r17
    1b5a:	30 e0       	ldi	r19, 0x00	; 0
    1b5c:	28 0f       	add	r18, r24
    1b5e:	31 1d       	adc	r19, r1
    1b60:	6a 81       	ldd	r22, Y+2	; 0x02
    1b62:	c9 01       	movw	r24, r18
    1b64:	70 e0       	ldi	r23, 0x00	; 0
    1b66:	0e 94 35 14 	call	0x286a	; 0x286a <__divmodhi4>
    1b6a:	88 83       	st	Y, r24
   restore_interrupt_setting(setting);
    1b6c:	84 2f       	mov	r24, r20
    1b6e:	0e 94 c0 0d 	call	0x1b80	; 0x1b80 <restore_interrupt_setting>
}
    1b72:	df 91       	pop	r29
    1b74:	cf 91       	pop	r28
    1b76:	1f 91       	pop	r17
    1b78:	08 95       	ret

00001b7a <store_and_clear_interrupt>:

#include "interrupt_setting.h"
#include <avr/interrupt.h>

interrupt_setting_t store_and_clear_interrupt(void) {
   uint8_t sreg = SREG;
    1b7a:	8f b7       	in	r24, 0x3f	; 63
   cli();
    1b7c:	f8 94       	cli
   return sreg;
}
    1b7e:	08 95       	ret

00001b80 <restore_interrupt_setting>:

void restore_interrupt_setting(interrupt_setting_t setting) {
   SREG = setting;
    1b80:	8f bf       	out	0x3f, r24	; 63
}
    1b82:	08 95       	ret

00001b84 <midi_is_statusbyte>:
#define NULL 0
#endif

bool midi_is_statusbyte(uint8_t theByte){
   return (bool)(theByte & MIDI_STATUSMASK);
}
    1b84:	88 1f       	adc	r24, r24
    1b86:	88 27       	eor	r24, r24
    1b88:	88 1f       	adc	r24, r24
    1b8a:	08 95       	ret

00001b8c <midi_is_realtime>:

bool midi_is_realtime(uint8_t theByte){
   return (theByte >= MIDI_CLOCK);
    1b8c:	91 e0       	ldi	r25, 0x01	; 1
    1b8e:	88 3f       	cpi	r24, 0xF8	; 248
    1b90:	08 f4       	brcc	.+2      	; 0x1b94 <midi_is_realtime+0x8>
    1b92:	90 e0       	ldi	r25, 0x00	; 0
}
    1b94:	89 2f       	mov	r24, r25
    1b96:	08 95       	ret

00001b98 <midi_packet_length>:

midi_packet_length_t midi_packet_length(uint8_t status){
   switch(status & 0xF0){
    1b98:	28 2f       	mov	r18, r24
    1b9a:	30 e0       	ldi	r19, 0x00	; 0
    1b9c:	20 7f       	andi	r18, 0xF0	; 240
    1b9e:	30 70       	andi	r19, 0x00	; 0
    1ba0:	20 3c       	cpi	r18, 0xC0	; 192
    1ba2:	31 05       	cpc	r19, r1
    1ba4:	e9 f1       	breq	.+122    	; 0x1c20 <midi_packet_length+0x88>
    1ba6:	21 3c       	cpi	r18, 0xC1	; 193
    1ba8:	31 05       	cpc	r19, r1
    1baa:	8c f4       	brge	.+34     	; 0x1bce <midi_packet_length+0x36>
    1bac:	20 39       	cpi	r18, 0x90	; 144
    1bae:	31 05       	cpc	r19, r1
    1bb0:	e1 f0       	breq	.+56     	; 0x1bea <midi_packet_length+0x52>
    1bb2:	21 39       	cpi	r18, 0x91	; 145
    1bb4:	31 05       	cpc	r19, r1
    1bb6:	24 f4       	brge	.+8      	; 0x1bc0 <midi_packet_length+0x28>
    1bb8:	20 38       	cpi	r18, 0x80	; 128
    1bba:	31 05       	cpc	r19, r1
    1bbc:	79 f5       	brne	.+94     	; 0x1c1c <midi_packet_length+0x84>
    1bbe:	15 c0       	rjmp	.+42     	; 0x1bea <midi_packet_length+0x52>
    1bc0:	20 3a       	cpi	r18, 0xA0	; 160
    1bc2:	31 05       	cpc	r19, r1
    1bc4:	91 f0       	breq	.+36     	; 0x1bea <midi_packet_length+0x52>
    1bc6:	20 3b       	cpi	r18, 0xB0	; 176
    1bc8:	31 05       	cpc	r19, r1
    1bca:	41 f5       	brne	.+80     	; 0x1c1c <midi_packet_length+0x84>
    1bcc:	0e c0       	rjmp	.+28     	; 0x1bea <midi_packet_length+0x52>
    1bce:	20 3e       	cpi	r18, 0xE0	; 224
    1bd0:	31 05       	cpc	r19, r1
    1bd2:	59 f0       	breq	.+22     	; 0x1bea <midi_packet_length+0x52>
    1bd4:	21 3e       	cpi	r18, 0xE1	; 225
    1bd6:	31 05       	cpc	r19, r1
    1bd8:	24 f4       	brge	.+8      	; 0x1be2 <midi_packet_length+0x4a>
    1bda:	20 3d       	cpi	r18, 0xD0	; 208
    1bdc:	31 05       	cpc	r19, r1
    1bde:	f1 f4       	brne	.+60     	; 0x1c1c <midi_packet_length+0x84>
    1be0:	1f c0       	rjmp	.+62     	; 0x1c20 <midi_packet_length+0x88>
    1be2:	20 3f       	cpi	r18, 0xF0	; 240
    1be4:	31 05       	cpc	r19, r1
    1be6:	d1 f4       	brne	.+52     	; 0x1c1c <midi_packet_length+0x84>
    1be8:	02 c0       	rjmp	.+4      	; 0x1bee <midi_packet_length+0x56>
      case MIDI_CC:
      case MIDI_NOTEON:
      case MIDI_NOTEOFF:
      case MIDI_AFTERTOUCH:
      case MIDI_PITCHBEND:
         return THREE3;
    1bea:	83 e0       	ldi	r24, 0x03	; 3
    1bec:	08 95       	ret
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
      case 0xF0:
         switch(status) {
    1bee:	86 3f       	cpi	r24, 0xF6	; 246
    1bf0:	79 f0       	breq	.+30     	; 0x1c10 <midi_packet_length+0x78>
    1bf2:	87 3f       	cpi	r24, 0xF7	; 247
    1bf4:	38 f4       	brcc	.+14     	; 0x1c04 <midi_packet_length+0x6c>
    1bf6:	82 3f       	cpi	r24, 0xF2	; 242
    1bf8:	a9 f0       	breq	.+42     	; 0x1c24 <midi_packet_length+0x8c>
    1bfa:	83 3f       	cpi	r24, 0xF3	; 243
    1bfc:	59 f0       	breq	.+22     	; 0x1c14 <midi_packet_length+0x7c>
    1bfe:	81 3f       	cpi	r24, 0xF1	; 241
    1c00:	59 f4       	brne	.+22     	; 0x1c18 <midi_packet_length+0x80>
    1c02:	08 c0       	rjmp	.+16     	; 0x1c14 <midi_packet_length+0x7c>
    1c04:	88 3f       	cpi	r24, 0xF8	; 248
    1c06:	40 f0       	brcs	.+16     	; 0x1c18 <midi_packet_length+0x80>
    1c08:	8d 3f       	cpi	r24, 0xFD	; 253
    1c0a:	10 f0       	brcs	.+4      	; 0x1c10 <midi_packet_length+0x78>
    1c0c:	8e 3f       	cpi	r24, 0xFE	; 254
    1c0e:	20 f0       	brcs	.+8      	; 0x1c18 <midi_packet_length+0x80>
            case MIDI_CONTINUE:
            case MIDI_STOP:
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
    1c10:	81 e0       	ldi	r24, 0x01	; 1
    1c12:	08 95       	ret
            case MIDI_SONGPOSITION:
               return THREE3;
            case MIDI_TC_QUARTERFRAME:
            case MIDI_SONGSELECT:
               return TWO2;
    1c14:	82 e0       	ldi	r24, 0x02	; 2
    1c16:	08 95       	ret
            case SYSEX_END:
            case SYSEX_BEGIN:
            default:
               return UNDEFINED;
    1c18:	80 e0       	ldi	r24, 0x00	; 0
    1c1a:	08 95       	ret
         }
      default:
         return UNDEFINED;
    1c1c:	80 e0       	ldi	r24, 0x00	; 0
    1c1e:	08 95       	ret
      case MIDI_PITCHBEND:
         return THREE3;
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
    1c20:	82 e0       	ldi	r24, 0x02	; 2
    1c22:	08 95       	ret
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
            case MIDI_SONGPOSITION:
               return THREE3;
    1c24:	83 e0       	ldi	r24, 0x03	; 3
               return UNDEFINED;
         }
      default:
         return UNDEFINED;
   }
}
    1c26:	08 95       	ret

00001c28 <midi_send_cc>:

void midi_send_cc(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t val){
    1c28:	0f 93       	push	r16
    1c2a:	34 2f       	mov	r19, r20
    1c2c:	02 2f       	mov	r16, r18
   //CC Status: 0xB0 to 0xBF where the low nibble is the MIDI channel.
   //CC Data: Controller Num, Controller Val
   device->send_func(device, 3,
    1c2e:	46 2f       	mov	r20, r22
    1c30:	4f 70       	andi	r20, 0x0F	; 15
    1c32:	40 6b       	ori	r20, 0xB0	; 176
    1c34:	23 2f       	mov	r18, r19
    1c36:	2f 77       	andi	r18, 0x7F	; 127
    1c38:	0f 77       	andi	r16, 0x7F	; 127
    1c3a:	dc 01       	movw	r26, r24
    1c3c:	ed 91       	ld	r30, X+
    1c3e:	fc 91       	ld	r31, X
    1c40:	63 e0       	ldi	r22, 0x03	; 3
    1c42:	70 e0       	ldi	r23, 0x00	; 0
    1c44:	09 95       	icall
         MIDI_CC | (chan & MIDI_CHANMASK),
         num & 0x7F,
         val & 0x7F);
}
    1c46:	0f 91       	pop	r16
    1c48:	08 95       	ret

00001c4a <midi_send_noteon>:

void midi_send_noteon(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
    1c4a:	0f 93       	push	r16
    1c4c:	34 2f       	mov	r19, r20
    1c4e:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
    1c50:	46 2f       	mov	r20, r22
    1c52:	4f 70       	andi	r20, 0x0F	; 15
    1c54:	40 69       	ori	r20, 0x90	; 144
    1c56:	23 2f       	mov	r18, r19
    1c58:	2f 77       	andi	r18, 0x7F	; 127
    1c5a:	0f 77       	andi	r16, 0x7F	; 127
    1c5c:	dc 01       	movw	r26, r24
    1c5e:	ed 91       	ld	r30, X+
    1c60:	fc 91       	ld	r31, X
    1c62:	63 e0       	ldi	r22, 0x03	; 3
    1c64:	70 e0       	ldi	r23, 0x00	; 0
    1c66:	09 95       	icall
         MIDI_NOTEON | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
    1c68:	0f 91       	pop	r16
    1c6a:	08 95       	ret

00001c6c <midi_send_noteoff>:

void midi_send_noteoff(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
    1c6c:	0f 93       	push	r16
    1c6e:	34 2f       	mov	r19, r20
    1c70:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
    1c72:	46 2f       	mov	r20, r22
    1c74:	4f 70       	andi	r20, 0x0F	; 15
    1c76:	40 68       	ori	r20, 0x80	; 128
    1c78:	23 2f       	mov	r18, r19
    1c7a:	2f 77       	andi	r18, 0x7F	; 127
    1c7c:	0f 77       	andi	r16, 0x7F	; 127
    1c7e:	dc 01       	movw	r26, r24
    1c80:	ed 91       	ld	r30, X+
    1c82:	fc 91       	ld	r31, X
    1c84:	63 e0       	ldi	r22, 0x03	; 3
    1c86:	70 e0       	ldi	r23, 0x00	; 0
    1c88:	09 95       	icall
         MIDI_NOTEOFF | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
    1c8a:	0f 91       	pop	r16
    1c8c:	08 95       	ret

00001c8e <midi_send_aftertouch>:

void midi_send_aftertouch(MidiDevice * device, uint8_t chan, uint8_t note_num, uint8_t amt){
    1c8e:	0f 93       	push	r16
    1c90:	34 2f       	mov	r19, r20
    1c92:	02 2f       	mov	r16, r18
   device->send_func(device, 3,
    1c94:	46 2f       	mov	r20, r22
    1c96:	4f 70       	andi	r20, 0x0F	; 15
    1c98:	40 6a       	ori	r20, 0xA0	; 160
    1c9a:	23 2f       	mov	r18, r19
    1c9c:	2f 77       	andi	r18, 0x7F	; 127
    1c9e:	0f 77       	andi	r16, 0x7F	; 127
    1ca0:	dc 01       	movw	r26, r24
    1ca2:	ed 91       	ld	r30, X+
    1ca4:	fc 91       	ld	r31, X
    1ca6:	63 e0       	ldi	r22, 0x03	; 3
    1ca8:	70 e0       	ldi	r23, 0x00	; 0
    1caa:	09 95       	icall
         MIDI_AFTERTOUCH | (chan & MIDI_CHANMASK),
         note_num & 0x7F,
         amt & 0x7F);
}
    1cac:	0f 91       	pop	r16
    1cae:	08 95       	ret

00001cb0 <midi_send_pitchbend>:

//XXX does this work right?
//amt in range -0x2000, 0x1fff
//uAmt should be in range..
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
    1cb0:	0f 93       	push	r16
    1cb2:	1f 93       	push	r17
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
    1cb4:	20 e2       	ldi	r18, 0x20	; 32
    1cb6:	40 30       	cpi	r20, 0x00	; 0
    1cb8:	52 07       	cpc	r21, r18
    1cba:	44 f4       	brge	.+16     	; 0x1ccc <midi_send_pitchbend+0x1c>
      uAmt = 0x3FFF;
   } else if(amt < -0x2000){
    1cbc:	a0 ee       	ldi	r26, 0xE0	; 224
    1cbe:	40 30       	cpi	r20, 0x00	; 0
    1cc0:	5a 07       	cpc	r21, r26
    1cc2:	3c f0       	brlt	.+14     	; 0x1cd2 <midi_send_pitchbend+0x22>
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
    1cc4:	8a 01       	movw	r16, r20
    1cc6:	00 50       	subi	r16, 0x00	; 0
    1cc8:	10 4e       	sbci	r17, 0xE0	; 224
    1cca:	05 c0       	rjmp	.+10     	; 0x1cd6 <midi_send_pitchbend+0x26>
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
      uAmt = 0x3FFF;
    1ccc:	0f ef       	ldi	r16, 0xFF	; 255
    1cce:	1f e3       	ldi	r17, 0x3F	; 63
    1cd0:	02 c0       	rjmp	.+4      	; 0x1cd6 <midi_send_pitchbend+0x26>
   } else if(amt < -0x2000){
      uAmt = 0;
    1cd2:	00 e0       	ldi	r16, 0x00	; 0
    1cd4:	10 e0       	ldi	r17, 0x00	; 0
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
    1cd6:	46 2f       	mov	r20, r22
    1cd8:	4f 70       	andi	r20, 0x0F	; 15
    1cda:	40 6e       	ori	r20, 0xE0	; 224
    1cdc:	20 2f       	mov	r18, r16
    1cde:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
    1ce0:	00 0f       	add	r16, r16
    1ce2:	01 2f       	mov	r16, r17
    1ce4:	00 1f       	adc	r16, r16
    1ce6:	11 0b       	sbc	r17, r17
    1ce8:	11 95       	neg	r17
   } else if(amt < -0x2000){
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
    1cea:	0f 77       	andi	r16, 0x7F	; 127
    1cec:	dc 01       	movw	r26, r24
    1cee:	ed 91       	ld	r30, X+
    1cf0:	fc 91       	ld	r31, X
    1cf2:	63 e0       	ldi	r22, 0x03	; 3
    1cf4:	70 e0       	ldi	r23, 0x00	; 0
    1cf6:	09 95       	icall
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
}
    1cf8:	1f 91       	pop	r17
    1cfa:	0f 91       	pop	r16
    1cfc:	08 95       	ret

00001cfe <midi_send_programchange>:

void midi_send_programchange(MidiDevice * device, uint8_t chan, uint8_t num){
    1cfe:	0f 93       	push	r16
    1d00:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
    1d02:	46 2f       	mov	r20, r22
    1d04:	4f 70       	andi	r20, 0x0F	; 15
    1d06:	40 6c       	ori	r20, 0xC0	; 192
    1d08:	2f 77       	andi	r18, 0x7F	; 127
    1d0a:	dc 01       	movw	r26, r24
    1d0c:	ed 91       	ld	r30, X+
    1d0e:	fc 91       	ld	r31, X
    1d10:	62 e0       	ldi	r22, 0x02	; 2
    1d12:	70 e0       	ldi	r23, 0x00	; 0
    1d14:	00 e0       	ldi	r16, 0x00	; 0
    1d16:	09 95       	icall
         MIDI_PROGCHANGE | (chan & MIDI_CHANMASK),
         num & 0x7F,
         0);
}
    1d18:	0f 91       	pop	r16
    1d1a:	08 95       	ret

00001d1c <midi_send_channelpressure>:

void midi_send_channelpressure(MidiDevice * device, uint8_t chan, uint8_t amt){
    1d1c:	0f 93       	push	r16
    1d1e:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
    1d20:	46 2f       	mov	r20, r22
    1d22:	4f 70       	andi	r20, 0x0F	; 15
    1d24:	40 6d       	ori	r20, 0xD0	; 208
    1d26:	2f 77       	andi	r18, 0x7F	; 127
    1d28:	dc 01       	movw	r26, r24
    1d2a:	ed 91       	ld	r30, X+
    1d2c:	fc 91       	ld	r31, X
    1d2e:	62 e0       	ldi	r22, 0x02	; 2
    1d30:	70 e0       	ldi	r23, 0x00	; 0
    1d32:	00 e0       	ldi	r16, 0x00	; 0
    1d34:	09 95       	icall
         MIDI_CHANPRESSURE | (chan & MIDI_CHANMASK),
         amt & 0x7F,
         0);
}
    1d36:	0f 91       	pop	r16
    1d38:	08 95       	ret

00001d3a <midi_send_clock>:

void midi_send_clock(MidiDevice * device){
    1d3a:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CLOCK, 0, 0);
    1d3c:	dc 01       	movw	r26, r24
    1d3e:	ed 91       	ld	r30, X+
    1d40:	fc 91       	ld	r31, X
    1d42:	61 e0       	ldi	r22, 0x01	; 1
    1d44:	70 e0       	ldi	r23, 0x00	; 0
    1d46:	48 ef       	ldi	r20, 0xF8	; 248
    1d48:	20 e0       	ldi	r18, 0x00	; 0
    1d4a:	00 e0       	ldi	r16, 0x00	; 0
    1d4c:	09 95       	icall
}
    1d4e:	0f 91       	pop	r16
    1d50:	08 95       	ret

00001d52 <midi_send_tick>:

void midi_send_tick(MidiDevice * device){
    1d52:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TICK, 0, 0);
    1d54:	dc 01       	movw	r26, r24
    1d56:	ed 91       	ld	r30, X+
    1d58:	fc 91       	ld	r31, X
    1d5a:	61 e0       	ldi	r22, 0x01	; 1
    1d5c:	70 e0       	ldi	r23, 0x00	; 0
    1d5e:	49 ef       	ldi	r20, 0xF9	; 249
    1d60:	20 e0       	ldi	r18, 0x00	; 0
    1d62:	00 e0       	ldi	r16, 0x00	; 0
    1d64:	09 95       	icall
}
    1d66:	0f 91       	pop	r16
    1d68:	08 95       	ret

00001d6a <midi_send_start>:

void midi_send_start(MidiDevice * device){
    1d6a:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_START, 0, 0);
    1d6c:	dc 01       	movw	r26, r24
    1d6e:	ed 91       	ld	r30, X+
    1d70:	fc 91       	ld	r31, X
    1d72:	61 e0       	ldi	r22, 0x01	; 1
    1d74:	70 e0       	ldi	r23, 0x00	; 0
    1d76:	4a ef       	ldi	r20, 0xFA	; 250
    1d78:	20 e0       	ldi	r18, 0x00	; 0
    1d7a:	00 e0       	ldi	r16, 0x00	; 0
    1d7c:	09 95       	icall
}
    1d7e:	0f 91       	pop	r16
    1d80:	08 95       	ret

00001d82 <midi_send_continue>:

void midi_send_continue(MidiDevice * device){
    1d82:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CONTINUE, 0, 0);
    1d84:	dc 01       	movw	r26, r24
    1d86:	ed 91       	ld	r30, X+
    1d88:	fc 91       	ld	r31, X
    1d8a:	61 e0       	ldi	r22, 0x01	; 1
    1d8c:	70 e0       	ldi	r23, 0x00	; 0
    1d8e:	4b ef       	ldi	r20, 0xFB	; 251
    1d90:	20 e0       	ldi	r18, 0x00	; 0
    1d92:	00 e0       	ldi	r16, 0x00	; 0
    1d94:	09 95       	icall
}
    1d96:	0f 91       	pop	r16
    1d98:	08 95       	ret

00001d9a <midi_send_stop>:

void midi_send_stop(MidiDevice * device){
    1d9a:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_STOP, 0, 0);
    1d9c:	dc 01       	movw	r26, r24
    1d9e:	ed 91       	ld	r30, X+
    1da0:	fc 91       	ld	r31, X
    1da2:	61 e0       	ldi	r22, 0x01	; 1
    1da4:	70 e0       	ldi	r23, 0x00	; 0
    1da6:	4c ef       	ldi	r20, 0xFC	; 252
    1da8:	20 e0       	ldi	r18, 0x00	; 0
    1daa:	00 e0       	ldi	r16, 0x00	; 0
    1dac:	09 95       	icall
}
    1dae:	0f 91       	pop	r16
    1db0:	08 95       	ret

00001db2 <midi_send_activesense>:

void midi_send_activesense(MidiDevice * device){
    1db2:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_ACTIVESENSE, 0, 0);
    1db4:	dc 01       	movw	r26, r24
    1db6:	ed 91       	ld	r30, X+
    1db8:	fc 91       	ld	r31, X
    1dba:	61 e0       	ldi	r22, 0x01	; 1
    1dbc:	70 e0       	ldi	r23, 0x00	; 0
    1dbe:	4e ef       	ldi	r20, 0xFE	; 254
    1dc0:	20 e0       	ldi	r18, 0x00	; 0
    1dc2:	00 e0       	ldi	r16, 0x00	; 0
    1dc4:	09 95       	icall
}
    1dc6:	0f 91       	pop	r16
    1dc8:	08 95       	ret

00001dca <midi_send_reset>:

void midi_send_reset(MidiDevice * device){
    1dca:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_RESET, 0, 0);
    1dcc:	dc 01       	movw	r26, r24
    1dce:	ed 91       	ld	r30, X+
    1dd0:	fc 91       	ld	r31, X
    1dd2:	61 e0       	ldi	r22, 0x01	; 1
    1dd4:	70 e0       	ldi	r23, 0x00	; 0
    1dd6:	4f ef       	ldi	r20, 0xFF	; 255
    1dd8:	20 e0       	ldi	r18, 0x00	; 0
    1dda:	00 e0       	ldi	r16, 0x00	; 0
    1ddc:	09 95       	icall
}
    1dde:	0f 91       	pop	r16
    1de0:	08 95       	ret

00001de2 <midi_send_tcquarterframe>:

void midi_send_tcquarterframe(MidiDevice * device, uint8_t time){
    1de2:	0f 93       	push	r16
   device->send_func(device, 2,
    1de4:	26 2f       	mov	r18, r22
    1de6:	2f 77       	andi	r18, 0x7F	; 127
    1de8:	dc 01       	movw	r26, r24
    1dea:	ed 91       	ld	r30, X+
    1dec:	fc 91       	ld	r31, X
    1dee:	62 e0       	ldi	r22, 0x02	; 2
    1df0:	70 e0       	ldi	r23, 0x00	; 0
    1df2:	41 ef       	ldi	r20, 0xF1	; 241
    1df4:	00 e0       	ldi	r16, 0x00	; 0
    1df6:	09 95       	icall
         MIDI_TC_QUARTERFRAME,
         time & 0x7F,
         0);
}
    1df8:	0f 91       	pop	r16
    1dfa:	08 95       	ret

00001dfc <midi_send_songposition>:

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
    1dfc:	0f 93       	push	r16
    1dfe:	1f 93       	push	r17
   device->send_func(device, 3,
    1e00:	26 2f       	mov	r18, r22
    1e02:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
    1e04:	8b 01       	movw	r16, r22
    1e06:	00 0f       	add	r16, r16
    1e08:	01 2f       	mov	r16, r17
    1e0a:	00 1f       	adc	r16, r16
    1e0c:	11 0b       	sbc	r17, r17
    1e0e:	11 95       	neg	r17
         0);
}

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
   device->send_func(device, 3,
    1e10:	0f 77       	andi	r16, 0x7F	; 127
    1e12:	dc 01       	movw	r26, r24
    1e14:	ed 91       	ld	r30, X+
    1e16:	fc 91       	ld	r31, X
    1e18:	63 e0       	ldi	r22, 0x03	; 3
    1e1a:	70 e0       	ldi	r23, 0x00	; 0
    1e1c:	42 ef       	ldi	r20, 0xF2	; 242
    1e1e:	09 95       	icall
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
}
    1e20:	1f 91       	pop	r17
    1e22:	0f 91       	pop	r16
    1e24:	08 95       	ret

00001e26 <midi_send_songselect>:

void midi_send_songselect(MidiDevice * device, uint8_t song){
    1e26:	0f 93       	push	r16
   device->send_func(device, 2,
    1e28:	26 2f       	mov	r18, r22
    1e2a:	2f 77       	andi	r18, 0x7F	; 127
    1e2c:	dc 01       	movw	r26, r24
    1e2e:	ed 91       	ld	r30, X+
    1e30:	fc 91       	ld	r31, X
    1e32:	62 e0       	ldi	r22, 0x02	; 2
    1e34:	70 e0       	ldi	r23, 0x00	; 0
    1e36:	43 ef       	ldi	r20, 0xF3	; 243
    1e38:	00 e0       	ldi	r16, 0x00	; 0
    1e3a:	09 95       	icall
         MIDI_SONGSELECT,
         song & 0x7F,
         0);
}
    1e3c:	0f 91       	pop	r16
    1e3e:	08 95       	ret

00001e40 <midi_send_tunerequest>:

void midi_send_tunerequest(MidiDevice * device){
    1e40:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TUNEREQUEST, 0, 0);
    1e42:	dc 01       	movw	r26, r24
    1e44:	ed 91       	ld	r30, X+
    1e46:	fc 91       	ld	r31, X
    1e48:	61 e0       	ldi	r22, 0x01	; 1
    1e4a:	70 e0       	ldi	r23, 0x00	; 0
    1e4c:	46 ef       	ldi	r20, 0xF6	; 246
    1e4e:	20 e0       	ldi	r18, 0x00	; 0
    1e50:	00 e0       	ldi	r16, 0x00	; 0
    1e52:	09 95       	icall
}
    1e54:	0f 91       	pop	r16
    1e56:	08 95       	ret

00001e58 <midi_send_byte>:

void midi_send_byte(MidiDevice * device, uint8_t b){
    1e58:	0f 93       	push	r16
    1e5a:	46 2f       	mov	r20, r22
   device->send_func(device, 1, b, 0, 0);
    1e5c:	dc 01       	movw	r26, r24
    1e5e:	ed 91       	ld	r30, X+
    1e60:	fc 91       	ld	r31, X
    1e62:	61 e0       	ldi	r22, 0x01	; 1
    1e64:	70 e0       	ldi	r23, 0x00	; 0
    1e66:	20 e0       	ldi	r18, 0x00	; 0
    1e68:	00 e0       	ldi	r16, 0x00	; 0
    1e6a:	09 95       	icall
}
    1e6c:	0f 91       	pop	r16
    1e6e:	08 95       	ret

00001e70 <midi_send_data>:

void midi_send_data(MidiDevice * device, uint16_t count, uint8_t byte0, uint8_t byte1, uint8_t byte2){
    1e70:	0f 93       	push	r16
   //ensure that the count passed along is always 3 or lower
   if (count > 3) {
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
    1e72:	dc 01       	movw	r26, r24
    1e74:	ed 91       	ld	r30, X+
    1e76:	fc 91       	ld	r31, X
    1e78:	09 95       	icall
}
    1e7a:	0f 91       	pop	r16
    1e7c:	08 95       	ret

00001e7e <midi_send_array>:

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
    1e7e:	6f 92       	push	r6
    1e80:	7f 92       	push	r7
    1e82:	8f 92       	push	r8
    1e84:	9f 92       	push	r9
    1e86:	af 92       	push	r10
    1e88:	bf 92       	push	r11
    1e8a:	cf 92       	push	r12
    1e8c:	df 92       	push	r13
    1e8e:	ef 92       	push	r14
    1e90:	ff 92       	push	r15
    1e92:	0f 93       	push	r16
    1e94:	1f 93       	push	r17
    1e96:	cf 93       	push	r28
    1e98:	df 93       	push	r29
    1e9a:	00 d0       	rcall	.+0      	; 0x1e9c <midi_send_array+0x1e>
    1e9c:	0f 92       	push	r0
    1e9e:	cd b7       	in	r28, 0x3d	; 61
    1ea0:	de b7       	in	r29, 0x3e	; 62
    1ea2:	4c 01       	movw	r8, r24
    1ea4:	6b 01       	movw	r12, r22
    1ea6:	5a 01       	movw	r10, r20
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    1ea8:	61 15       	cp	r22, r1
    1eaa:	71 05       	cpc	r23, r1
    1eac:	41 f1       	breq	.+80     	; 0x1efe <midi_send_array+0x80>
    1eae:	ee 24       	eor	r14, r14
    1eb0:	ff 24       	eor	r15, r15
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    1eb2:	0f 2e       	mov	r0, r31
    1eb4:	f3 e0       	ldi	r31, 0x03	; 3
    1eb6:	6f 2e       	mov	r6, r31
    1eb8:	77 24       	eor	r7, r7
    1eba:	f0 2d       	mov	r31, r0
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
    1ebc:	19 82       	std	Y+1, r1	; 0x01
    1ebe:	1a 82       	std	Y+2, r1	; 0x02
    1ec0:	1b 82       	std	Y+3, r1	; 0x03
    uint16_t to_send = count - i;
    1ec2:	86 01       	movw	r16, r12
    1ec4:	0e 19       	sub	r16, r14
    1ec6:	1f 09       	sbc	r17, r15
    to_send = (to_send > 3) ? 3 : to_send;
    1ec8:	04 30       	cpi	r16, 0x04	; 4
    1eca:	11 05       	cpc	r17, r1
    1ecc:	08 f0       	brcs	.+2      	; 0x1ed0 <midi_send_array+0x52>
    1ece:	83 01       	movw	r16, r6
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
    1ed0:	b5 01       	movw	r22, r10
    1ed2:	6e 0d       	add	r22, r14
    1ed4:	7f 1d       	adc	r23, r15
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
    1ed6:	ce 01       	movw	r24, r28
    1ed8:	01 96       	adiw	r24, 0x01	; 1
    1eda:	40 2f       	mov	r20, r16
    1edc:	51 2f       	mov	r21, r17
    1ede:	0e 94 48 14 	call	0x2890	; 0x2890 <memcpy>
    midi_send_data(device, to_send, b[0], b[1], b[2]);
    1ee2:	c4 01       	movw	r24, r8
    1ee4:	b8 01       	movw	r22, r16
    1ee6:	49 81       	ldd	r20, Y+1	; 0x01
    1ee8:	2a 81       	ldd	r18, Y+2	; 0x02
    1eea:	0b 81       	ldd	r16, Y+3	; 0x03
    1eec:	0e 94 38 0f 	call	0x1e70	; 0x1e70 <midi_send_data>
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    1ef0:	83 e0       	ldi	r24, 0x03	; 3
    1ef2:	90 e0       	ldi	r25, 0x00	; 0
    1ef4:	e8 0e       	add	r14, r24
    1ef6:	f9 1e       	adc	r15, r25
    1ef8:	ec 14       	cp	r14, r12
    1efa:	fd 04       	cpc	r15, r13
    1efc:	f8 f2       	brcs	.-66     	; 0x1ebc <midi_send_array+0x3e>
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
    midi_send_data(device, to_send, b[0], b[1], b[2]);
  }
}
    1efe:	0f 90       	pop	r0
    1f00:	0f 90       	pop	r0
    1f02:	0f 90       	pop	r0
    1f04:	df 91       	pop	r29
    1f06:	cf 91       	pop	r28
    1f08:	1f 91       	pop	r17
    1f0a:	0f 91       	pop	r16
    1f0c:	ff 90       	pop	r15
    1f0e:	ef 90       	pop	r14
    1f10:	df 90       	pop	r13
    1f12:	cf 90       	pop	r12
    1f14:	bf 90       	pop	r11
    1f16:	af 90       	pop	r10
    1f18:	9f 90       	pop	r9
    1f1a:	8f 90       	pop	r8
    1f1c:	7f 90       	pop	r7
    1f1e:	6f 90       	pop	r6
    1f20:	08 95       	ret

00001f22 <midi_register_cc_callback>:


void midi_register_cc_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_cc_callback = func;
    1f22:	fc 01       	movw	r30, r24
    1f24:	73 83       	std	Z+3, r23	; 0x03
    1f26:	62 83       	std	Z+2, r22	; 0x02
}
    1f28:	08 95       	ret

00001f2a <midi_register_noteon_callback>:

void midi_register_noteon_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteon_callback = func;
    1f2a:	fc 01       	movw	r30, r24
    1f2c:	75 83       	std	Z+5, r23	; 0x05
    1f2e:	64 83       	std	Z+4, r22	; 0x04
}
    1f30:	08 95       	ret

00001f32 <midi_register_noteoff_callback>:

void midi_register_noteoff_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteoff_callback = func;
    1f32:	fc 01       	movw	r30, r24
    1f34:	77 83       	std	Z+7, r23	; 0x07
    1f36:	66 83       	std	Z+6, r22	; 0x06
}
    1f38:	08 95       	ret

00001f3a <midi_register_aftertouch_callback>:

void midi_register_aftertouch_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_aftertouch_callback = func;
    1f3a:	fc 01       	movw	r30, r24
    1f3c:	71 87       	std	Z+9, r23	; 0x09
    1f3e:	60 87       	std	Z+8, r22	; 0x08
}
    1f40:	08 95       	ret

00001f42 <midi_register_pitchbend_callback>:

void midi_register_pitchbend_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_pitchbend_callback = func;
    1f42:	fc 01       	movw	r30, r24
    1f44:	73 87       	std	Z+11, r23	; 0x0b
    1f46:	62 87       	std	Z+10, r22	; 0x0a
}
    1f48:	08 95       	ret

00001f4a <midi_register_songposition_callback>:

void midi_register_songposition_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_songposition_callback = func;
    1f4a:	fc 01       	movw	r30, r24
    1f4c:	75 87       	std	Z+13, r23	; 0x0d
    1f4e:	64 87       	std	Z+12, r22	; 0x0c
}
    1f50:	08 95       	ret

00001f52 <midi_register_progchange_callback>:

void midi_register_progchange_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_progchange_callback = func;
    1f52:	fc 01       	movw	r30, r24
    1f54:	77 87       	std	Z+15, r23	; 0x0f
    1f56:	66 87       	std	Z+14, r22	; 0x0e
}
    1f58:	08 95       	ret

00001f5a <midi_register_chanpressure_callback>:

void midi_register_chanpressure_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_chanpressure_callback = func;
    1f5a:	fc 01       	movw	r30, r24
    1f5c:	71 8b       	std	Z+17, r23	; 0x11
    1f5e:	60 8b       	std	Z+16, r22	; 0x10
}
    1f60:	08 95       	ret

00001f62 <midi_register_songselect_callback>:

void midi_register_songselect_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_songselect_callback = func;
    1f62:	fc 01       	movw	r30, r24
    1f64:	73 8b       	std	Z+19, r23	; 0x13
    1f66:	62 8b       	std	Z+18, r22	; 0x12
}
    1f68:	08 95       	ret

00001f6a <midi_register_tc_quarterframe_callback>:

void midi_register_tc_quarterframe_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_tc_quarterframe_callback = func;
    1f6a:	fc 01       	movw	r30, r24
    1f6c:	75 8b       	std	Z+21, r23	; 0x15
    1f6e:	64 8b       	std	Z+20, r22	; 0x14
}
    1f70:	08 95       	ret

00001f72 <midi_register_realtime_callback>:

void midi_register_realtime_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_realtime_callback = func;
    1f72:	fc 01       	movw	r30, r24
    1f74:	77 8b       	std	Z+23, r23	; 0x17
    1f76:	66 8b       	std	Z+22, r22	; 0x16
}
    1f78:	08 95       	ret

00001f7a <midi_register_tunerequest_callback>:

void midi_register_tunerequest_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_tunerequest_callback = func;
    1f7a:	fc 01       	movw	r30, r24
    1f7c:	71 8f       	std	Z+25, r23	; 0x19
    1f7e:	60 8f       	std	Z+24, r22	; 0x18
}
    1f80:	08 95       	ret

00001f82 <midi_register_sysex_callback>:

void midi_register_sysex_callback(MidiDevice * device, midi_sysex_func_t func) {
   device->input_sysex_callback = func;
    1f82:	fc 01       	movw	r30, r24
    1f84:	73 8f       	std	Z+27, r23	; 0x1b
    1f86:	62 8f       	std	Z+26, r22	; 0x1a
}
    1f88:	08 95       	ret

00001f8a <midi_register_fallthrough_callback>:

void midi_register_fallthrough_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_fallthrough_callback = func;
    1f8a:	fc 01       	movw	r30, r24
    1f8c:	75 8f       	std	Z+29, r23	; 0x1d
    1f8e:	64 8f       	std	Z+28, r22	; 0x1c
}
    1f90:	08 95       	ret

00001f92 <midi_register_catchall_callback>:

void midi_register_catchall_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_catchall_callback = func;
    1f92:	fc 01       	movw	r30, r24
    1f94:	77 8f       	std	Z+31, r23	; 0x1f
    1f96:	66 8f       	std	Z+30, r22	; 0x1e
}
    1f98:	08 95       	ret

00001f9a <midi_device_init>:

//forward declarations, internally used to call the callbacks
void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2);
void midi_process_byte(MidiDevice * device, uint8_t input);

void midi_device_init(MidiDevice * device){
    1f9a:	cf 93       	push	r28
    1f9c:	df 93       	push	r29
    1f9e:	ec 01       	movw	r28, r24
  device->input_state = IDLE;
    1fa0:	1d a2       	lds	r17, 0x9d
  device->input_count = 0;
    1fa2:	1f a2       	lds	r17, 0x9f
    1fa4:	1e a2       	lds	r17, 0x9e
  bytequeue_init(&device->input_queue, device->input_queue_data, MIDI_INPUT_QUEUE_LENGTH);
    1fa6:	bc 01       	movw	r22, r24
    1fa8:	68 5d       	subi	r22, 0xD8	; 216
    1faa:	7f 4f       	sbci	r23, 0xFF	; 255
    1fac:	88 51       	subi	r24, 0x18	; 24
    1fae:	9f 4f       	sbci	r25, 0xFF	; 255
    1fb0:	40 ec       	ldi	r20, 0xC0	; 192
    1fb2:	0e 94 47 0d 	call	0x1a8e	; 0x1a8e <bytequeue_init>

  //three byte funcs
  device->input_cc_callback = NULL;
    1fb6:	1b 82       	std	Y+3, r1	; 0x03
    1fb8:	1a 82       	std	Y+2, r1	; 0x02
  device->input_noteon_callback = NULL;
    1fba:	1d 82       	std	Y+5, r1	; 0x05
    1fbc:	1c 82       	std	Y+4, r1	; 0x04
  device->input_noteoff_callback = NULL;
    1fbe:	1f 82       	std	Y+7, r1	; 0x07
    1fc0:	1e 82       	std	Y+6, r1	; 0x06
  device->input_aftertouch_callback = NULL;
    1fc2:	19 86       	std	Y+9, r1	; 0x09
    1fc4:	18 86       	std	Y+8, r1	; 0x08
  device->input_pitchbend_callback = NULL;
    1fc6:	1b 86       	std	Y+11, r1	; 0x0b
    1fc8:	1a 86       	std	Y+10, r1	; 0x0a
  device->input_songposition_callback = NULL;
    1fca:	1d 86       	std	Y+13, r1	; 0x0d
    1fcc:	1c 86       	std	Y+12, r1	; 0x0c

  //two byte funcs
  device->input_progchange_callback = NULL;
    1fce:	1f 86       	std	Y+15, r1	; 0x0f
    1fd0:	1e 86       	std	Y+14, r1	; 0x0e
  device->input_chanpressure_callback = NULL;
    1fd2:	19 8a       	std	Y+17, r1	; 0x11
    1fd4:	18 8a       	std	Y+16, r1	; 0x10
  device->input_songselect_callback = NULL;
    1fd6:	1b 8a       	std	Y+19, r1	; 0x13
    1fd8:	1a 8a       	std	Y+18, r1	; 0x12
  device->input_tc_quarterframe_callback = NULL;
    1fda:	1d 8a       	std	Y+21, r1	; 0x15
    1fdc:	1c 8a       	std	Y+20, r1	; 0x14

  //one byte funcs
  device->input_realtime_callback = NULL;
    1fde:	1f 8a       	std	Y+23, r1	; 0x17
    1fe0:	1e 8a       	std	Y+22, r1	; 0x16
  device->input_tunerequest_callback = NULL;
    1fe2:	19 8e       	std	Y+25, r1	; 0x19
    1fe4:	18 8e       	std	Y+24, r1	; 0x18

  //var byte functions
  device->input_sysex_callback = NULL;
    1fe6:	1b 8e       	std	Y+27, r1	; 0x1b
    1fe8:	1a 8e       	std	Y+26, r1	; 0x1a
  device->input_fallthrough_callback = NULL;
    1fea:	1d 8e       	std	Y+29, r1	; 0x1d
    1fec:	1c 8e       	std	Y+28, r1	; 0x1c
  device->input_catchall_callback = NULL;
    1fee:	1f 8e       	std	Y+31, r1	; 0x1f
    1ff0:	1e 8e       	std	Y+30, r1	; 0x1e

  device->pre_input_process_callback = NULL;
    1ff2:	19 a2       	lds	r17, 0x99
    1ff4:	18 a2       	lds	r17, 0x98
}
    1ff6:	df 91       	pop	r29
    1ff8:	cf 91       	pop	r28
    1ffa:	08 95       	ret

00001ffc <midi_device_input>:

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
    1ffc:	ef 92       	push	r14
    1ffe:	ff 92       	push	r15
    2000:	0f 93       	push	r16
    2002:	1f 93       	push	r17
    2004:	cf 93       	push	r28
    2006:	df 93       	push	r29
    2008:	d6 2f       	mov	r29, r22
  uint8_t i;
  for (i = 0; i < cnt; i++)
    200a:	66 23       	and	r22, r22
    200c:	99 f0       	breq	.+38     	; 0x2034 <midi_device_input+0x38>
    200e:	04 2f       	mov	r16, r20
    2010:	15 2f       	mov	r17, r21
    2012:	c0 e0       	ldi	r28, 0x00	; 0
    bytequeue_enqueue(&device->input_queue, input[i]);
    2014:	0f 2e       	mov	r0, r31
    2016:	f8 ee       	ldi	r31, 0xE8	; 232
    2018:	ef 2e       	mov	r14, r31
    201a:	ff 24       	eor	r15, r15
    201c:	f0 2d       	mov	r31, r0
    201e:	e8 0e       	add	r14, r24
    2020:	f9 1e       	adc	r15, r25
    2022:	f8 01       	movw	r30, r16
    2024:	61 91       	ld	r22, Z+
    2026:	8f 01       	movw	r16, r30
    2028:	c7 01       	movw	r24, r14
    202a:	0e 94 4e 0d 	call	0x1a9c	; 0x1a9c <bytequeue_enqueue>
  device->pre_input_process_callback = NULL;
}

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
  uint8_t i;
  for (i = 0; i < cnt; i++)
    202e:	cf 5f       	subi	r28, 0xFF	; 255
    2030:	cd 17       	cp	r28, r29
    2032:	b9 f7       	brne	.-18     	; 0x2022 <midi_device_input+0x26>
    bytequeue_enqueue(&device->input_queue, input[i]);
}
    2034:	df 91       	pop	r29
    2036:	cf 91       	pop	r28
    2038:	1f 91       	pop	r17
    203a:	0f 91       	pop	r16
    203c:	ff 90       	pop	r15
    203e:	ef 90       	pop	r14
    2040:	08 95       	ret

00002042 <midi_device_set_send_func>:

void midi_device_set_send_func(MidiDevice * device, midi_var_byte_func_t send_func){
  device->send_func = send_func;
    2042:	fc 01       	movw	r30, r24
    2044:	71 83       	std	Z+1, r23	; 0x01
    2046:	60 83       	st	Z, r22
}
    2048:	08 95       	ret

0000204a <midi_device_set_pre_input_process_func>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
    204a:	fc 01       	movw	r30, r24
    204c:	71 a3       	lds	r23, 0x51
    204e:	60 a3       	lds	r22, 0x50
}
    2050:	08 95       	ret

00002052 <midi_input_callbacks>:
      }
    }
  }
}

void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2) {
    2052:	af 92       	push	r10
    2054:	bf 92       	push	r11
    2056:	cf 92       	push	r12
    2058:	df 92       	push	r13
    205a:	ef 92       	push	r14
    205c:	ff 92       	push	r15
    205e:	0f 93       	push	r16
    2060:	1f 93       	push	r17
    2062:	cf 93       	push	r28
    2064:	df 93       	push	r29
    2066:	00 d0       	rcall	.+0      	; 0x2068 <midi_input_callbacks+0x16>
    2068:	0f 92       	push	r0
    206a:	cd b7       	in	r28, 0x3d	; 61
    206c:	de b7       	in	r29, 0x3e	; 62
    206e:	6c 01       	movw	r12, r24
    2070:	5b 01       	movw	r10, r22
    2072:	f4 2e       	mov	r15, r20
    2074:	e2 2e       	mov	r14, r18
    2076:	10 2f       	mov	r17, r16
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    2078:	dc 01       	movw	r26, r24
    207a:	95 96       	adiw	r26, 0x25	; 37
    207c:	8c 91       	ld	r24, X
    207e:	95 97       	sbiw	r26, 0x25	; 37
    2080:	84 30       	cpi	r24, 0x04	; 4
    2082:	e9 f4       	brne	.+58     	; 0x20be <midi_input_callbacks+0x6c>
    if (device->input_sysex_callback) {
    2084:	5a 96       	adiw	r26, 0x1a	; 26
    2086:	ed 91       	ld	r30, X+
    2088:	fc 91       	ld	r31, X
    208a:	5b 97       	sbiw	r26, 0x1b	; 27
    208c:	30 97       	sbiw	r30, 0x00	; 0
    208e:	09 f4       	brne	.+2      	; 0x2092 <midi_input_callbacks+0x40>
    2090:	ee c0       	rjmp	.+476    	; 0x226e <midi_input_callbacks+0x21c>
      const uint16_t start = ((cnt - 1) / 3) * 3;
    2092:	cb 01       	movw	r24, r22
    2094:	01 97       	sbiw	r24, 0x01	; 1
    2096:	63 e0       	ldi	r22, 0x03	; 3
    2098:	70 e0       	ldi	r23, 0x00	; 0
    209a:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodhi4>
    209e:	cb 01       	movw	r24, r22
    20a0:	88 0f       	add	r24, r24
    20a2:	99 1f       	adc	r25, r25
    20a4:	68 0f       	add	r22, r24
    20a6:	79 1f       	adc	r23, r25
      const uint8_t length = (cnt - start);
      uint8_t data[3];
      data[0] = byte0;
    20a8:	49 83       	std	Y+1, r20	; 0x01
      data[1] = byte1;
    20aa:	2a 83       	std	Y+2, r18	; 0x02
      data[2] = byte2;
    20ac:	0b 83       	std	Y+3, r16	; 0x03
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    if (device->input_sysex_callback) {
      const uint16_t start = ((cnt - 1) / 3) * 3;
      const uint8_t length = (cnt - start);
    20ae:	4a 2d       	mov	r20, r10
    20b0:	46 1b       	sub	r20, r22
      uint8_t data[3];
      data[0] = byte0;
      data[1] = byte1;
      data[2] = byte2;
      device->input_sysex_callback(device, start, length, data);
    20b2:	c6 01       	movw	r24, r12
    20b4:	9e 01       	movw	r18, r28
    20b6:	2f 5f       	subi	r18, 0xFF	; 255
    20b8:	3f 4f       	sbci	r19, 0xFF	; 255
    20ba:	09 95       	icall
    20bc:	c8 c0       	rjmp	.+400    	; 0x224e <midi_input_callbacks+0x1fc>
      called = true;
    }
  } else {
    switch (cnt) {
    20be:	62 30       	cpi	r22, 0x02	; 2
    20c0:	71 05       	cpc	r23, r1
    20c2:	09 f4       	brne	.+2      	; 0x20c6 <midi_input_callbacks+0x74>
    20c4:	5f c0       	rjmp	.+190    	; 0x2184 <midi_input_callbacks+0x132>
    20c6:	63 30       	cpi	r22, 0x03	; 3
    20c8:	71 05       	cpc	r23, r1
    20ca:	29 f0       	breq	.+10     	; 0x20d6 <midi_input_callbacks+0x84>
    20cc:	61 30       	cpi	r22, 0x01	; 1
    20ce:	71 05       	cpc	r23, r1
    20d0:	09 f0       	breq	.+2      	; 0x20d4 <midi_input_callbacks+0x82>
    20d2:	b3 c0       	rjmp	.+358    	; 0x223a <midi_input_callbacks+0x1e8>
    20d4:	99 c0       	rjmp	.+306    	; 0x2208 <midi_input_callbacks+0x1b6>
      case 3:
        {
          midi_three_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    20d6:	84 2f       	mov	r24, r20
    20d8:	90 e0       	ldi	r25, 0x00	; 0
    20da:	80 7f       	andi	r24, 0xF0	; 240
    20dc:	90 70       	andi	r25, 0x00	; 0
    20de:	80 3a       	cpi	r24, 0xA0	; 160
    20e0:	91 05       	cpc	r25, r1
    20e2:	29 f1       	breq	.+74     	; 0x212e <midi_input_callbacks+0xdc>
    20e4:	81 3a       	cpi	r24, 0xA1	; 161
    20e6:	91 05       	cpc	r25, r1
    20e8:	3c f4       	brge	.+14     	; 0x20f8 <midi_input_callbacks+0xa6>
    20ea:	80 38       	cpi	r24, 0x80	; 128
    20ec:	91 05       	cpc	r25, r1
    20ee:	c9 f0       	breq	.+50     	; 0x2122 <midi_input_callbacks+0xd0>
    20f0:	80 39       	cpi	r24, 0x90	; 144
    20f2:	91 05       	cpc	r25, r1
    20f4:	91 f5       	brne	.+100    	; 0x215a <midi_input_callbacks+0x108>
    20f6:	0f c0       	rjmp	.+30     	; 0x2116 <midi_input_callbacks+0xc4>
    20f8:	80 3e       	cpi	r24, 0xE0	; 224
    20fa:	91 05       	cpc	r25, r1
    20fc:	f1 f0       	breq	.+60     	; 0x213a <midi_input_callbacks+0xe8>
    20fe:	80 3f       	cpi	r24, 0xF0	; 240
    2100:	91 05       	cpc	r25, r1
    2102:	09 f1       	breq	.+66     	; 0x2146 <midi_input_callbacks+0xf4>
    2104:	80 3b       	cpi	r24, 0xB0	; 176
    2106:	91 05       	cpc	r25, r1
    2108:	41 f5       	brne	.+80     	; 0x215a <midi_input_callbacks+0x108>
            case MIDI_CC:
              func = device->input_cc_callback;
    210a:	d6 01       	movw	r26, r12
    210c:	12 96       	adiw	r26, 0x02	; 2
    210e:	ed 91       	ld	r30, X+
    2110:	fc 91       	ld	r31, X
    2112:	13 97       	sbiw	r26, 0x03	; 3
              break;
    2114:	24 c0       	rjmp	.+72     	; 0x215e <midi_input_callbacks+0x10c>
            case MIDI_NOTEON:
              func = device->input_noteon_callback;
    2116:	d6 01       	movw	r26, r12
    2118:	14 96       	adiw	r26, 0x04	; 4
    211a:	ed 91       	ld	r30, X+
    211c:	fc 91       	ld	r31, X
    211e:	15 97       	sbiw	r26, 0x05	; 5
              break;
    2120:	1e c0       	rjmp	.+60     	; 0x215e <midi_input_callbacks+0x10c>
            case MIDI_NOTEOFF:
              func = device->input_noteoff_callback;
    2122:	d6 01       	movw	r26, r12
    2124:	16 96       	adiw	r26, 0x06	; 6
    2126:	ed 91       	ld	r30, X+
    2128:	fc 91       	ld	r31, X
    212a:	17 97       	sbiw	r26, 0x07	; 7
              break;
    212c:	18 c0       	rjmp	.+48     	; 0x215e <midi_input_callbacks+0x10c>
            case MIDI_AFTERTOUCH:
              func = device->input_aftertouch_callback;
    212e:	d6 01       	movw	r26, r12
    2130:	18 96       	adiw	r26, 0x08	; 8
    2132:	ed 91       	ld	r30, X+
    2134:	fc 91       	ld	r31, X
    2136:	19 97       	sbiw	r26, 0x09	; 9
              break;
    2138:	12 c0       	rjmp	.+36     	; 0x215e <midi_input_callbacks+0x10c>
            case MIDI_PITCHBEND:
              func = device->input_pitchbend_callback;
    213a:	d6 01       	movw	r26, r12
    213c:	1a 96       	adiw	r26, 0x0a	; 10
    213e:	ed 91       	ld	r30, X+
    2140:	fc 91       	ld	r31, X
    2142:	1b 97       	sbiw	r26, 0x0b	; 11
              break;
    2144:	0c c0       	rjmp	.+24     	; 0x215e <midi_input_callbacks+0x10c>
            case 0xF0:
              if (byte0 == MIDI_SONGPOSITION)
    2146:	b2 ef       	ldi	r27, 0xF2	; 242
    2148:	4b 17       	cp	r20, r27
    214a:	09 f0       	breq	.+2      	; 0x214e <midi_input_callbacks+0xfc>
    214c:	90 c0       	rjmp	.+288    	; 0x226e <midi_input_callbacks+0x21c>
                func = device->input_songposition_callback;
    214e:	d6 01       	movw	r26, r12
    2150:	1c 96       	adiw	r26, 0x0c	; 12
    2152:	ed 91       	ld	r30, X+
    2154:	fc 91       	ld	r31, X
    2156:	1d 97       	sbiw	r26, 0x0d	; 13
    2158:	02 c0       	rjmp	.+4      	; 0x215e <midi_input_callbacks+0x10c>
    }
  } else {
    switch (cnt) {
      case 3:
        {
          midi_three_byte_func_t func = NULL;
    215a:	e0 e0       	ldi	r30, 0x00	; 0
    215c:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_songposition_callback;
              break;
            default:
              break;
          }
          if(func) {
    215e:	30 97       	sbiw	r30, 0x00	; 0
    2160:	09 f4       	brne	.+2      	; 0x2164 <midi_input_callbacks+0x112>
    2162:	85 c0       	rjmp	.+266    	; 0x226e <midi_input_callbacks+0x21c>
            //mask off the channel for non song position functions
            if (byte0 == MIDI_SONGPOSITION)
    2164:	b2 ef       	ldi	r27, 0xF2	; 242
    2166:	fb 16       	cp	r15, r27
    2168:	31 f4       	brne	.+12     	; 0x2176 <midi_input_callbacks+0x124>
              func(device, byte0, byte1, byte2);
    216a:	c6 01       	movw	r24, r12
    216c:	62 ef       	ldi	r22, 0xF2	; 242
    216e:	4e 2d       	mov	r20, r14
    2170:	21 2f       	mov	r18, r17
    2172:	09 95       	icall
    2174:	6c c0       	rjmp	.+216    	; 0x224e <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1, byte2);
    2176:	6f 2d       	mov	r22, r15
    2178:	6f 70       	andi	r22, 0x0F	; 15
    217a:	c6 01       	movw	r24, r12
    217c:	4e 2d       	mov	r20, r14
    217e:	21 2f       	mov	r18, r17
    2180:	09 95       	icall
    2182:	65 c0       	rjmp	.+202    	; 0x224e <midi_input_callbacks+0x1fc>
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    2184:	84 2f       	mov	r24, r20
    2186:	90 e0       	ldi	r25, 0x00	; 0
    2188:	80 7f       	andi	r24, 0xF0	; 240
    218a:	90 70       	andi	r25, 0x00	; 0
    218c:	80 3d       	cpi	r24, 0xD0	; 208
    218e:	91 05       	cpc	r25, r1
    2190:	61 f0       	breq	.+24     	; 0x21aa <midi_input_callbacks+0x158>
    2192:	80 3f       	cpi	r24, 0xF0	; 240
    2194:	91 05       	cpc	r25, r1
    2196:	79 f0       	breq	.+30     	; 0x21b6 <midi_input_callbacks+0x164>
    2198:	80 3c       	cpi	r24, 0xC0	; 192
    219a:	91 05       	cpc	r25, r1
    219c:	f9 f4       	brne	.+62     	; 0x21dc <midi_input_callbacks+0x18a>
            case MIDI_PROGCHANGE:
              func = device->input_progchange_callback;
    219e:	d6 01       	movw	r26, r12
    21a0:	1e 96       	adiw	r26, 0x0e	; 14
    21a2:	ed 91       	ld	r30, X+
    21a4:	fc 91       	ld	r31, X
    21a6:	1f 97       	sbiw	r26, 0x0f	; 15
              break;
    21a8:	1b c0       	rjmp	.+54     	; 0x21e0 <midi_input_callbacks+0x18e>
            case MIDI_CHANPRESSURE:
              func = device->input_chanpressure_callback;
    21aa:	d6 01       	movw	r26, r12
    21ac:	50 96       	adiw	r26, 0x10	; 16
    21ae:	ed 91       	ld	r30, X+
    21b0:	fc 91       	ld	r31, X
    21b2:	51 97       	sbiw	r26, 0x11	; 17
              break;
    21b4:	15 c0       	rjmp	.+42     	; 0x21e0 <midi_input_callbacks+0x18e>
            case 0xF0:
              if (byte0 == MIDI_SONGSELECT)
    21b6:	b3 ef       	ldi	r27, 0xF3	; 243
    21b8:	4b 17       	cp	r20, r27
    21ba:	31 f4       	brne	.+12     	; 0x21c8 <midi_input_callbacks+0x176>
                func = device->input_songselect_callback;
    21bc:	d6 01       	movw	r26, r12
    21be:	52 96       	adiw	r26, 0x12	; 18
    21c0:	ed 91       	ld	r30, X+
    21c2:	fc 91       	ld	r31, X
    21c4:	53 97       	sbiw	r26, 0x13	; 19
    21c6:	0c c0       	rjmp	.+24     	; 0x21e0 <midi_input_callbacks+0x18e>
              else if (byte0 == MIDI_TC_QUARTERFRAME)
    21c8:	b1 ef       	ldi	r27, 0xF1	; 241
    21ca:	4b 17       	cp	r20, r27
    21cc:	09 f0       	breq	.+2      	; 0x21d0 <midi_input_callbacks+0x17e>
    21ce:	4f c0       	rjmp	.+158    	; 0x226e <midi_input_callbacks+0x21c>
                func = device->input_tc_quarterframe_callback;
    21d0:	d6 01       	movw	r26, r12
    21d2:	54 96       	adiw	r26, 0x14	; 20
    21d4:	ed 91       	ld	r30, X+
    21d6:	fc 91       	ld	r31, X
    21d8:	55 97       	sbiw	r26, 0x15	; 21
    21da:	02 c0       	rjmp	.+4      	; 0x21e0 <midi_input_callbacks+0x18e>
          }
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
    21dc:	e0 e0       	ldi	r30, 0x00	; 0
    21de:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_tc_quarterframe_callback;
              break;
            default:
              break;
          }
          if(func) {
    21e0:	30 97       	sbiw	r30, 0x00	; 0
    21e2:	09 f4       	brne	.+2      	; 0x21e6 <midi_input_callbacks+0x194>
    21e4:	44 c0       	rjmp	.+136    	; 0x226e <midi_input_callbacks+0x21c>
            //mask off the channel
            if (byte0 == MIDI_SONGSELECT || byte0 == MIDI_TC_QUARTERFRAME)
    21e6:	b3 ef       	ldi	r27, 0xF3	; 243
    21e8:	fb 16       	cp	r15, r27
    21ea:	19 f0       	breq	.+6      	; 0x21f2 <midi_input_callbacks+0x1a0>
    21ec:	81 ef       	ldi	r24, 0xF1	; 241
    21ee:	f8 16       	cp	r15, r24
    21f0:	29 f4       	brne	.+10     	; 0x21fc <midi_input_callbacks+0x1aa>
              func(device, byte0, byte1);
    21f2:	c6 01       	movw	r24, r12
    21f4:	6f 2d       	mov	r22, r15
    21f6:	4e 2d       	mov	r20, r14
    21f8:	09 95       	icall
    21fa:	29 c0       	rjmp	.+82     	; 0x224e <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1);
    21fc:	6f 2d       	mov	r22, r15
    21fe:	6f 70       	andi	r22, 0x0F	; 15
    2200:	c6 01       	movw	r24, r12
    2202:	4e 2d       	mov	r20, r14
    2204:	09 95       	icall
    2206:	23 c0       	rjmp	.+70     	; 0x224e <midi_input_callbacks+0x1fc>
        }
        break;
      case 1:
        {
          midi_one_byte_func_t func = NULL;
          if (midi_is_realtime(byte0))
    2208:	84 2f       	mov	r24, r20
    220a:	0e 94 c6 0d 	call	0x1b8c	; 0x1b8c <midi_is_realtime>
    220e:	88 23       	and	r24, r24
    2210:	31 f0       	breq	.+12     	; 0x221e <midi_input_callbacks+0x1cc>
            func = device->input_realtime_callback;
    2212:	d6 01       	movw	r26, r12
    2214:	56 96       	adiw	r26, 0x16	; 22
    2216:	ed 91       	ld	r30, X+
    2218:	fc 91       	ld	r31, X
    221a:	57 97       	sbiw	r26, 0x17	; 23
    221c:	08 c0       	rjmp	.+16     	; 0x222e <midi_input_callbacks+0x1dc>
          else if (byte0 == MIDI_TUNEREQUEST)
    221e:	b6 ef       	ldi	r27, 0xF6	; 246
    2220:	fb 16       	cp	r15, r27
    2222:	29 f5       	brne	.+74     	; 0x226e <midi_input_callbacks+0x21c>
            func = device->input_tunerequest_callback;
    2224:	d6 01       	movw	r26, r12
    2226:	58 96       	adiw	r26, 0x18	; 24
    2228:	ed 91       	ld	r30, X+
    222a:	fc 91       	ld	r31, X
    222c:	59 97       	sbiw	r26, 0x19	; 25
          if (func) {
    222e:	30 97       	sbiw	r30, 0x00	; 0
    2230:	f1 f0       	breq	.+60     	; 0x226e <midi_input_callbacks+0x21c>
            func(device, byte0);
    2232:	c6 01       	movw	r24, r12
    2234:	6f 2d       	mov	r22, r15
    2236:	09 95       	icall
    2238:	0a c0       	rjmp	.+20     	; 0x224e <midi_input_callbacks+0x1fc>
          }
        }
        break;
      default:
        //just in case
        if (cnt > 3)
    223a:	64 30       	cpi	r22, 0x04	; 4
    223c:	71 05       	cpc	r23, r1
    223e:	a8 f4       	brcc	.+42     	; 0x226a <midi_input_callbacks+0x218>
    2240:	16 c0       	rjmp	.+44     	; 0x226e <midi_input_callbacks+0x21c>
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
    2242:	c6 01       	movw	r24, r12
    2244:	b5 01       	movw	r22, r10
    2246:	4f 2d       	mov	r20, r15
    2248:	2e 2d       	mov	r18, r14
    224a:	01 2f       	mov	r16, r17
    224c:	09 95       	icall
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    224e:	d6 01       	movw	r26, r12
    2250:	5e 96       	adiw	r26, 0x1e	; 30
    2252:	ed 91       	ld	r30, X+
    2254:	fc 91       	ld	r31, X
    2256:	5f 97       	sbiw	r26, 0x1f	; 31
    2258:	30 97       	sbiw	r30, 0x00	; 0
    225a:	89 f0       	breq	.+34     	; 0x227e <midi_input_callbacks+0x22c>
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
    225c:	c6 01       	movw	r24, r12
    225e:	b5 01       	movw	r22, r10
    2260:	4f 2d       	mov	r20, r15
    2262:	2e 2d       	mov	r18, r14
    2264:	01 2f       	mov	r16, r17
    2266:	09 95       	icall
    2268:	0a c0       	rjmp	.+20     	; 0x227e <midi_input_callbacks+0x22c>
        }
        break;
      default:
        //just in case
        if (cnt > 3)
          cnt = 0;
    226a:	aa 24       	eor	r10, r10
    226c:	bb 24       	eor	r11, r11
    }
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    226e:	d6 01       	movw	r26, r12
    2270:	5c 96       	adiw	r26, 0x1c	; 28
    2272:	ed 91       	ld	r30, X+
    2274:	fc 91       	ld	r31, X
    2276:	5d 97       	sbiw	r26, 0x1d	; 29
    2278:	30 97       	sbiw	r30, 0x00	; 0
    227a:	19 f7       	brne	.-58     	; 0x2242 <midi_input_callbacks+0x1f0>
    227c:	e8 cf       	rjmp	.-48     	; 0x224e <midi_input_callbacks+0x1fc>
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
}
    227e:	0f 90       	pop	r0
    2280:	0f 90       	pop	r0
    2282:	0f 90       	pop	r0
    2284:	df 91       	pop	r29
    2286:	cf 91       	pop	r28
    2288:	1f 91       	pop	r17
    228a:	0f 91       	pop	r16
    228c:	ff 90       	pop	r15
    228e:	ef 90       	pop	r14
    2290:	df 90       	pop	r13
    2292:	cf 90       	pop	r12
    2294:	bf 90       	pop	r11
    2296:	af 90       	pop	r10
    2298:	08 95       	ret

0000229a <midi_process_byte>:
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}

void midi_process_byte(MidiDevice * device, uint8_t input) {
    229a:	ef 92       	push	r14
    229c:	ff 92       	push	r15
    229e:	0f 93       	push	r16
    22a0:	cf 93       	push	r28
    22a2:	df 93       	push	r29
    22a4:	7c 01       	movw	r14, r24
    22a6:	c6 2f       	mov	r28, r22
  if (midi_is_realtime(input)) {
    22a8:	86 2f       	mov	r24, r22
    22aa:	0e 94 c6 0d 	call	0x1b8c	; 0x1b8c <midi_is_realtime>
    22ae:	88 23       	and	r24, r24
    22b0:	91 f0       	breq	.+36     	; 0x22d6 <midi_process_byte+0x3c>
    //call callback, store and restore state
    input_state_t state = device->input_state;
    22b2:	d7 01       	movw	r26, r14
    22b4:	95 96       	adiw	r26, 0x25	; 37
    22b6:	dc 91       	ld	r29, X
    22b8:	95 97       	sbiw	r26, 0x25	; 37
    device->input_state = ONE_BYTE_MESSAGE;
    22ba:	81 e0       	ldi	r24, 0x01	; 1
    22bc:	95 96       	adiw	r26, 0x25	; 37
    22be:	8c 93       	st	X, r24
    midi_input_callbacks(device, 1, input, 0, 0);
    22c0:	c7 01       	movw	r24, r14
    22c2:	61 e0       	ldi	r22, 0x01	; 1
    22c4:	70 e0       	ldi	r23, 0x00	; 0
    22c6:	4c 2f       	mov	r20, r28
    22c8:	20 e0       	ldi	r18, 0x00	; 0
    22ca:	00 e0       	ldi	r16, 0x00	; 0
    22cc:	0e 94 29 10 	call	0x2052	; 0x2052 <midi_input_callbacks>
    device->input_state = state;
    22d0:	f7 01       	movw	r30, r14
    22d2:	d5 a3       	lds	r29, 0x55
    22d4:	b7 c0       	rjmp	.+366    	; 0x2444 <midi_process_byte+0x1aa>
  } else if (midi_is_statusbyte(input)) {
    22d6:	8c 2f       	mov	r24, r28
    22d8:	0e 94 c2 0d 	call	0x1b84	; 0x1b84 <midi_is_statusbyte>
    22dc:	88 23       	and	r24, r24
    22de:	09 f4       	brne	.+2      	; 0x22e2 <midi_process_byte+0x48>
    22e0:	73 c0       	rjmp	.+230    	; 0x23c8 <midi_process_byte+0x12e>
    //store the byte
    if (device->input_state != SYSEX_MESSAGE) {
    22e2:	d7 01       	movw	r26, r14
    22e4:	95 96       	adiw	r26, 0x25	; 37
    22e6:	8c 91       	ld	r24, X
    22e8:	95 97       	sbiw	r26, 0x25	; 37
    22ea:	84 30       	cpi	r24, 0x04	; 4
    22ec:	49 f0       	breq	.+18     	; 0x2300 <midi_process_byte+0x66>
      device->input_buffer[0] = input;
    22ee:	92 96       	adiw	r26, 0x22	; 34
    22f0:	cc 93       	st	X, r28
    22f2:	92 97       	sbiw	r26, 0x22	; 34
      device->input_count = 1;
    22f4:	81 e0       	ldi	r24, 0x01	; 1
    22f6:	90 e0       	ldi	r25, 0x00	; 0
    22f8:	97 96       	adiw	r26, 0x27	; 39
    22fa:	9c 93       	st	X, r25
    22fc:	8e 93       	st	-X, r24
    22fe:	96 97       	sbiw	r26, 0x26	; 38
    }
    switch (midi_packet_length(input)) {
    2300:	8c 2f       	mov	r24, r28
    2302:	0e 94 cc 0d 	call	0x1b98	; 0x1b98 <midi_packet_length>
    2306:	81 30       	cpi	r24, 0x01	; 1
    2308:	41 f0       	breq	.+16     	; 0x231a <midi_process_byte+0x80>
    230a:	81 30       	cpi	r24, 0x01	; 1
    230c:	00 f1       	brcs	.+64     	; 0x234e <midi_process_byte+0xb4>
    230e:	82 30       	cpi	r24, 0x02	; 2
    2310:	a1 f0       	breq	.+40     	; 0x233a <midi_process_byte+0xa0>
    2312:	83 30       	cpi	r24, 0x03	; 3
    2314:	09 f0       	breq	.+2      	; 0x2318 <midi_process_byte+0x7e>
    2316:	4f c0       	rjmp	.+158    	; 0x23b6 <midi_process_byte+0x11c>
    2318:	14 c0       	rjmp	.+40     	; 0x2342 <midi_process_byte+0xa8>
      case ONE1:
        device->input_state = ONE_BYTE_MESSAGE;;
    231a:	81 e0       	ldi	r24, 0x01	; 1
    231c:	f7 01       	movw	r30, r14
    231e:	85 a3       	lds	r24, 0x55
        midi_input_callbacks(device, 1, input, 0, 0);
    2320:	c7 01       	movw	r24, r14
    2322:	61 e0       	ldi	r22, 0x01	; 1
    2324:	70 e0       	ldi	r23, 0x00	; 0
    2326:	4c 2f       	mov	r20, r28
    2328:	20 e0       	ldi	r18, 0x00	; 0
    232a:	00 e0       	ldi	r16, 0x00	; 0
    232c:	0e 94 29 10 	call	0x2052	; 0x2052 <midi_input_callbacks>
        device->input_state = IDLE;
    2330:	d7 01       	movw	r26, r14
    2332:	95 96       	adiw	r26, 0x25	; 37
    2334:	1c 92       	st	X, r1
    2336:	95 97       	sbiw	r26, 0x25	; 37
        break;
    2338:	85 c0       	rjmp	.+266    	; 0x2444 <midi_process_byte+0x1aa>
      case TWO2:
        device->input_state = TWO_BYTE_MESSAGE;
    233a:	82 e0       	ldi	r24, 0x02	; 2
    233c:	f7 01       	movw	r30, r14
    233e:	85 a3       	lds	r24, 0x55
        break;
    2340:	81 c0       	rjmp	.+258    	; 0x2444 <midi_process_byte+0x1aa>
      case THREE3:
        device->input_state = THREE_BYTE_MESSAGE;
    2342:	83 e0       	ldi	r24, 0x03	; 3
    2344:	d7 01       	movw	r26, r14
    2346:	95 96       	adiw	r26, 0x25	; 37
    2348:	8c 93       	st	X, r24
    234a:	95 97       	sbiw	r26, 0x25	; 37
        break;
    234c:	7b c0       	rjmp	.+246    	; 0x2444 <midi_process_byte+0x1aa>
      case UNDEFINED:
        switch(input) {
    234e:	c0 3f       	cpi	r28, 0xF0	; 240
    2350:	19 f0       	breq	.+6      	; 0x2358 <midi_process_byte+0xbe>
    2352:	c7 3f       	cpi	r28, 0xF7	; 247
    2354:	59 f5       	brne	.+86     	; 0x23ac <midi_process_byte+0x112>
    2356:	0a c0       	rjmp	.+20     	; 0x236c <midi_process_byte+0xd2>
          case SYSEX_BEGIN:
            device->input_state = SYSEX_MESSAGE;
    2358:	84 e0       	ldi	r24, 0x04	; 4
    235a:	f7 01       	movw	r30, r14
    235c:	85 a3       	lds	r24, 0x55
            device->input_buffer[0] = input;
    235e:	80 ef       	ldi	r24, 0xF0	; 240
    2360:	82 a3       	lds	r24, 0x52
            device->input_count = 1;
    2362:	81 e0       	ldi	r24, 0x01	; 1
    2364:	90 e0       	ldi	r25, 0x00	; 0
    2366:	97 a3       	lds	r25, 0x57
    2368:	86 a3       	lds	r24, 0x56
            break;
    236a:	6c c0       	rjmp	.+216    	; 0x2444 <midi_process_byte+0x1aa>
          case SYSEX_END:
            //send what is left in the input buffer, set idle
            device->input_buffer[device->input_count % 3] = input;
    236c:	d7 01       	movw	r26, r14
    236e:	96 96       	adiw	r26, 0x26	; 38
    2370:	2d 91       	ld	r18, X+
    2372:	3c 91       	ld	r19, X
    2374:	97 97       	sbiw	r26, 0x27	; 39
    2376:	c9 01       	movw	r24, r18
    2378:	63 e0       	ldi	r22, 0x03	; 3
    237a:	70 e0       	ldi	r23, 0x00	; 0
    237c:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodhi4>
    2380:	f7 01       	movw	r30, r14
    2382:	e8 0f       	add	r30, r24
    2384:	f9 1f       	adc	r31, r25
    2386:	87 ef       	ldi	r24, 0xF7	; 247
    2388:	82 a3       	lds	r24, 0x52
            device->input_count += 1;
    238a:	b9 01       	movw	r22, r18
    238c:	6f 5f       	subi	r22, 0xFF	; 255
    238e:	7f 4f       	sbci	r23, 0xFF	; 255
    2390:	f7 01       	movw	r30, r14
    2392:	77 a3       	lds	r23, 0x57
    2394:	66 a3       	lds	r22, 0x56
            //call the callback
            midi_input_callbacks(device, device->input_count, 
    2396:	c7 01       	movw	r24, r14
    2398:	42 a1       	lds	r20, 0x42
    239a:	23 a1       	lds	r18, 0x43
    239c:	04 a1       	lds	r16, 0x44
    239e:	0e 94 29 10 	call	0x2052	; 0x2052 <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
            device->input_state = IDLE;
    23a2:	d7 01       	movw	r26, r14
    23a4:	95 96       	adiw	r26, 0x25	; 37
    23a6:	1c 92       	st	X, r1
    23a8:	95 97       	sbiw	r26, 0x25	; 37
            break;
    23aa:	4c c0       	rjmp	.+152    	; 0x2444 <midi_process_byte+0x1aa>
          default:
            device->input_state = IDLE;
    23ac:	f7 01       	movw	r30, r14
    23ae:	15 a2       	lds	r17, 0x95
            device->input_count = 0;
    23b0:	17 a2       	lds	r17, 0x97
    23b2:	16 a2       	lds	r17, 0x96
    23b4:	47 c0       	rjmp	.+142    	; 0x2444 <midi_process_byte+0x1aa>
        }

        break;
      default:
        device->input_state = IDLE;
    23b6:	d7 01       	movw	r26, r14
    23b8:	95 96       	adiw	r26, 0x25	; 37
    23ba:	1c 92       	st	X, r1
    23bc:	95 97       	sbiw	r26, 0x25	; 37
        device->input_count = 0;
    23be:	97 96       	adiw	r26, 0x27	; 39
    23c0:	1c 92       	st	X, r1
    23c2:	1e 92       	st	-X, r1
    23c4:	96 97       	sbiw	r26, 0x26	; 38
        break;
    23c6:	3e c0       	rjmp	.+124    	; 0x2444 <midi_process_byte+0x1aa>
    }
  } else {
    if (device->input_state != IDLE) {
    23c8:	f7 01       	movw	r30, r14
    23ca:	25 a1       	lds	r18, 0x45
    23cc:	22 23       	and	r18, r18
    23ce:	d1 f1       	breq	.+116    	; 0x2444 <midi_process_byte+0x1aa>
      //store the byte
      device->input_buffer[device->input_count % 3] = input;
    23d0:	06 a0       	lds	r16, 0x86
    23d2:	f7 a1       	lds	r31, 0x47
    23d4:	e0 2d       	mov	r30, r0
    23d6:	cf 01       	movw	r24, r30
    23d8:	63 e0       	ldi	r22, 0x03	; 3
    23da:	70 e0       	ldi	r23, 0x00	; 0
    23dc:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodhi4>
    23e0:	ac 01       	movw	r20, r24
    23e2:	8e 0d       	add	r24, r14
    23e4:	9f 1d       	adc	r25, r15
    23e6:	dc 01       	movw	r26, r24
    23e8:	92 96       	adiw	r26, 0x22	; 34
    23ea:	cc 93       	st	X, r28
    23ec:	92 97       	sbiw	r26, 0x22	; 34
      //increment count
      uint16_t prev = device->input_count;
      device->input_count += 1;
    23ee:	bf 01       	movw	r22, r30
    23f0:	6f 5f       	subi	r22, 0xFF	; 255
    23f2:	7f 4f       	sbci	r23, 0xFF	; 255
    23f4:	f7 01       	movw	r30, r14
    23f6:	77 a3       	lds	r23, 0x57
    23f8:	66 a3       	lds	r22, 0x56

      switch(prev % 3) {
    23fa:	41 30       	cpi	r20, 0x01	; 1
    23fc:	51 05       	cpc	r21, r1
    23fe:	91 f0       	breq	.+36     	; 0x2424 <midi_process_byte+0x18a>
    2400:	42 30       	cpi	r20, 0x02	; 2
    2402:	51 05       	cpc	r21, r1
    2404:	f9 f4       	brne	.+62     	; 0x2444 <midi_process_byte+0x1aa>
        case 2:
          //call callback
          midi_input_callbacks(device, device->input_count,
    2406:	c7 01       	movw	r24, r14
    2408:	42 a1       	lds	r20, 0x42
    240a:	23 a1       	lds	r18, 0x43
    240c:	04 a1       	lds	r16, 0x44
    240e:	0e 94 29 10 	call	0x2052	; 0x2052 <midi_input_callbacks>
              device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
          if (device->input_state != SYSEX_MESSAGE) {
    2412:	f7 01       	movw	r30, r14
    2414:	85 a1       	lds	r24, 0x45
    2416:	84 30       	cpi	r24, 0x04	; 4
    2418:	a9 f0       	breq	.+42     	; 0x2444 <midi_process_byte+0x1aa>
            //set to 1, keeping status byte, allowing for running status
            device->input_count = 1;
    241a:	81 e0       	ldi	r24, 0x01	; 1
    241c:	90 e0       	ldi	r25, 0x00	; 0
    241e:	97 a3       	lds	r25, 0x57
    2420:	86 a3       	lds	r24, 0x56
    2422:	10 c0       	rjmp	.+32     	; 0x2444 <midi_process_byte+0x1aa>
          }
          break;
        case 1:
          if (device->input_state == TWO_BYTE_MESSAGE) {
    2424:	22 30       	cpi	r18, 0x02	; 2
    2426:	71 f4       	brne	.+28     	; 0x2444 <midi_process_byte+0x1aa>
            //call callback
            midi_input_callbacks(device, device->input_count,
    2428:	c7 01       	movw	r24, r14
    242a:	42 a1       	lds	r20, 0x42
    242c:	23 a1       	lds	r18, 0x43
    242e:	00 e0       	ldi	r16, 0x00	; 0
    2430:	0e 94 29 10 	call	0x2052	; 0x2052 <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], 0);
            if (device->input_state != SYSEX_MESSAGE) {
    2434:	f7 01       	movw	r30, r14
    2436:	85 a1       	lds	r24, 0x45
    2438:	84 30       	cpi	r24, 0x04	; 4
    243a:	21 f0       	breq	.+8      	; 0x2444 <midi_process_byte+0x1aa>
              //set to 1, keeping status byte, allowing for running status
              device->input_count = 1;
    243c:	81 e0       	ldi	r24, 0x01	; 1
    243e:	90 e0       	ldi	r25, 0x00	; 0
    2440:	97 a3       	lds	r25, 0x57
    2442:	86 a3       	lds	r24, 0x56
          //one byte messages are dealt with directly
          break;
      }
    }
  }
}
    2444:	df 91       	pop	r29
    2446:	cf 91       	pop	r28
    2448:	0f 91       	pop	r16
    244a:	ff 90       	pop	r15
    244c:	ef 90       	pop	r14
    244e:	08 95       	ret

00002450 <midi_device_process>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
}

void midi_device_process(MidiDevice * device) {
    2450:	cf 92       	push	r12
    2452:	df 92       	push	r13
    2454:	ef 92       	push	r14
    2456:	ff 92       	push	r15
    2458:	0f 93       	push	r16
    245a:	1f 93       	push	r17
    245c:	cf 93       	push	r28
    245e:	df 93       	push	r29
    2460:	6c 01       	movw	r12, r24
  //call the pre_input_process_callback if there is one
  if(device->pre_input_process_callback)
    2462:	dc 01       	movw	r26, r24
    2464:	90 96       	adiw	r26, 0x20	; 32
    2466:	ed 91       	ld	r30, X+
    2468:	fc 91       	ld	r31, X
    246a:	91 97       	sbiw	r26, 0x21	; 33
    246c:	30 97       	sbiw	r30, 0x00	; 0
    246e:	09 f0       	breq	.+2      	; 0x2472 <midi_device_process+0x22>
    device->pre_input_process_callback(device);
    2470:	09 95       	icall

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
    2472:	0f 2e       	mov	r0, r31
    2474:	f8 ee       	ldi	r31, 0xE8	; 232
    2476:	ef 2e       	mov	r14, r31
    2478:	ff 24       	eor	r15, r15
    247a:	f0 2d       	mov	r31, r0
    247c:	ec 0c       	add	r14, r12
    247e:	fd 1c       	adc	r15, r13
    2480:	c7 01       	movw	r24, r14
    2482:	0e 94 7d 0d 	call	0x1afa	; 0x1afa <bytequeue_length>
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    2486:	c8 2f       	mov	r28, r24
    2488:	d0 e0       	ldi	r29, 0x00	; 0
    248a:	20 97       	sbiw	r28, 0x00	; 0
    248c:	99 f0       	breq	.+38     	; 0x24b4 <midi_device_process+0x64>
    248e:	00 e0       	ldi	r16, 0x00	; 0
    2490:	10 e0       	ldi	r17, 0x00	; 0
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    2492:	c7 01       	movw	r24, r14
    2494:	60 e0       	ldi	r22, 0x00	; 0
    2496:	0e 94 92 0d 	call	0x1b24	; 0x1b24 <bytequeue_get>
    249a:	68 2f       	mov	r22, r24
    midi_process_byte(device, val);
    249c:	c6 01       	movw	r24, r12
    249e:	0e 94 4d 11 	call	0x229a	; 0x229a <midi_process_byte>
    bytequeue_remove(&device->input_queue, 1);
    24a2:	c7 01       	movw	r24, r14
    24a4:	61 e0       	ldi	r22, 0x01	; 1
    24a6:	0e 94 a3 0d 	call	0x1b46	; 0x1b46 <bytequeue_remove>

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    24aa:	0f 5f       	subi	r16, 0xFF	; 255
    24ac:	1f 4f       	sbci	r17, 0xFF	; 255
    24ae:	0c 17       	cp	r16, r28
    24b0:	1d 07       	cpc	r17, r29
    24b2:	78 f3       	brcs	.-34     	; 0x2492 <midi_device_process+0x42>
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}
    24b4:	df 91       	pop	r29
    24b6:	cf 91       	pop	r28
    24b8:	1f 91       	pop	r17
    24ba:	0f 91       	pop	r16
    24bc:	ff 90       	pop	r15
    24be:	ef 90       	pop	r14
    24c0:	df 90       	pop	r13
    24c2:	cf 90       	pop	r12
    24c4:	08 95       	ret

000024c6 <sysex_encoded_length>:
//You should have received a copy of the GNU General Public License
//along with avr-midi.  If not, see <http://www.gnu.org/licenses/>.

#include "sysex_tools.h"

uint16_t sysex_encoded_length(uint16_t decoded_length){
    24c6:	9c 01       	movw	r18, r24
   uint8_t remainder = decoded_length % 7;
    24c8:	67 e0       	ldi	r22, 0x07	; 7
    24ca:	70 e0       	ldi	r23, 0x00	; 0
    24cc:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodhi4>
    24d0:	48 2f       	mov	r20, r24
   if (remainder)
    24d2:	88 23       	and	r24, r24
    24d4:	81 f0       	breq	.+32     	; 0x24f6 <sysex_encoded_length+0x30>
      return (decoded_length / 7) * 8 + remainder + 1;
    24d6:	c9 01       	movw	r24, r18
    24d8:	67 e0       	ldi	r22, 0x07	; 7
    24da:	70 e0       	ldi	r23, 0x00	; 0
    24dc:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodhi4>
    24e0:	cb 01       	movw	r24, r22
    24e2:	88 0f       	add	r24, r24
    24e4:	99 1f       	adc	r25, r25
    24e6:	88 0f       	add	r24, r24
    24e8:	99 1f       	adc	r25, r25
    24ea:	88 0f       	add	r24, r24
    24ec:	99 1f       	adc	r25, r25
    24ee:	01 96       	adiw	r24, 0x01	; 1
    24f0:	84 0f       	add	r24, r20
    24f2:	91 1d       	adc	r25, r1
    24f4:	08 95       	ret
   else
      return (decoded_length / 7) * 8;
    24f6:	c9 01       	movw	r24, r18
    24f8:	67 e0       	ldi	r22, 0x07	; 7
    24fa:	70 e0       	ldi	r23, 0x00	; 0
    24fc:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodhi4>
    2500:	cb 01       	movw	r24, r22
    2502:	88 0f       	add	r24, r24
    2504:	99 1f       	adc	r25, r25
    2506:	88 0f       	add	r24, r24
    2508:	99 1f       	adc	r25, r25
    250a:	88 0f       	add	r24, r24
    250c:	99 1f       	adc	r25, r25
}
    250e:	08 95       	ret

00002510 <sysex_decoded_length>:

uint16_t sysex_decoded_length(uint16_t encoded_length){
   uint8_t remainder = encoded_length % 8;
    2510:	48 2f       	mov	r20, r24
    2512:	47 70       	andi	r20, 0x07	; 7
   if (remainder)
    2514:	a1 f0       	breq	.+40     	; 0x253e <sysex_decoded_length+0x2e>
      return (encoded_length / 8) * 7 + remainder - 1;
    2516:	9c 01       	movw	r18, r24
    2518:	36 95       	lsr	r19
    251a:	27 95       	ror	r18
    251c:	36 95       	lsr	r19
    251e:	27 95       	ror	r18
    2520:	36 95       	lsr	r19
    2522:	27 95       	ror	r18
    2524:	c9 01       	movw	r24, r18
    2526:	88 0f       	add	r24, r24
    2528:	99 1f       	adc	r25, r25
    252a:	88 0f       	add	r24, r24
    252c:	99 1f       	adc	r25, r25
    252e:	88 0f       	add	r24, r24
    2530:	99 1f       	adc	r25, r25
    2532:	82 1b       	sub	r24, r18
    2534:	93 0b       	sbc	r25, r19
    2536:	01 97       	sbiw	r24, 0x01	; 1
    2538:	84 0f       	add	r24, r20
    253a:	91 1d       	adc	r25, r1
    253c:	08 95       	ret
   else
      return (encoded_length / 8) * 7;
    253e:	9c 01       	movw	r18, r24
    2540:	36 95       	lsr	r19
    2542:	27 95       	ror	r18
    2544:	36 95       	lsr	r19
    2546:	27 95       	ror	r18
    2548:	36 95       	lsr	r19
    254a:	27 95       	ror	r18
    254c:	c9 01       	movw	r24, r18
    254e:	88 0f       	add	r24, r24
    2550:	99 1f       	adc	r25, r25
    2552:	88 0f       	add	r24, r24
    2554:	99 1f       	adc	r25, r25
    2556:	88 0f       	add	r24, r24
    2558:	99 1f       	adc	r25, r25
    255a:	82 1b       	sub	r24, r18
    255c:	93 0b       	sbc	r25, r19
}
    255e:	08 95       	ret

00002560 <sysex_encode>:

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    2560:	2f 92       	push	r2
    2562:	3f 92       	push	r3
    2564:	4f 92       	push	r4
    2566:	5f 92       	push	r5
    2568:	6f 92       	push	r6
    256a:	7f 92       	push	r7
    256c:	8f 92       	push	r8
    256e:	9f 92       	push	r9
    2570:	af 92       	push	r10
    2572:	bf 92       	push	r11
    2574:	cf 92       	push	r12
    2576:	df 92       	push	r13
    2578:	ef 92       	push	r14
    257a:	ff 92       	push	r15
    257c:	0f 93       	push	r16
    257e:	1f 93       	push	r17
    2580:	cf 93       	push	r28
    2582:	df 93       	push	r29
    2584:	00 d0       	rcall	.+0      	; 0x2586 <sysex_encode+0x26>
    2586:	00 d0       	rcall	.+0      	; 0x2588 <sysex_encode+0x28>
    2588:	00 d0       	rcall	.+0      	; 0x258a <sysex_encode+0x2a>
    258a:	cd b7       	in	r28, 0x3d	; 61
    258c:	de b7       	in	r29, 0x3e	; 62
    258e:	1c 01       	movw	r2, r24
    2590:	7a 83       	std	Y+2, r23	; 0x02
    2592:	69 83       	std	Y+1, r22	; 0x01
    2594:	3a 01       	movw	r6, r20
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
    2596:	ca 01       	movw	r24, r20
    2598:	67 e0       	ldi	r22, 0x07	; 7
    259a:	70 e0       	ldi	r23, 0x00	; 0
    259c:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodhi4>
    25a0:	2b 01       	movw	r4, r22
    25a2:	5b 01       	movw	r10, r22
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    25a4:	61 15       	cp	r22, r1
    25a6:	71 05       	cpc	r23, r1
    25a8:	b1 f1       	breq	.+108    	; 0x2616 <sysex_encode+0xb6>
    25aa:	81 01       	movw	r16, r2
    25ac:	e9 80       	ldd	r14, Y+1	; 0x01
    25ae:	fa 80       	ldd	r15, Y+2	; 0x02
    25b0:	cc 24       	eor	r12, r12
    25b2:	dd 24       	eor	r13, r13
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    25b4:	88 24       	eor	r8, r8
    25b6:	99 24       	eor	r9, r9
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    25b8:	1e 83       	std	Y+6, r17	; 0x06
    25ba:	0d 83       	std	Y+5, r16	; 0x05

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
    25bc:	f8 01       	movw	r30, r16
    25be:	11 92       	st	Z+, r1
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    25c0:	fc 82       	std	Y+4, r15	; 0x04
    25c2:	eb 82       	std	Y+3, r14	; 0x03
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    25c4:	a4 01       	movw	r20, r8
         uint8_t current = source[input_start_idx + j];
    25c6:	ab 81       	ldd	r26, Y+3	; 0x03
    25c8:	bc 81       	ldd	r27, Y+4	; 0x04
    25ca:	2d 91       	ld	r18, X+
    25cc:	bc 83       	std	Y+4, r27	; 0x04
    25ce:	ab 83       	std	Y+3, r26	; 0x03
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    25d0:	4f 5f       	subi	r20, 0xFF	; 255
    25d2:	5f 4f       	sbci	r21, 0xFF	; 255
    25d4:	82 2f       	mov	r24, r18
    25d6:	90 e0       	ldi	r25, 0x00	; 0
    25d8:	80 78       	andi	r24, 0x80	; 128
    25da:	90 70       	andi	r25, 0x00	; 0
    25dc:	bc 01       	movw	r22, r24
    25de:	04 2e       	mov	r0, r20
    25e0:	02 c0       	rjmp	.+4      	; 0x25e6 <sysex_encode+0x86>
    25e2:	75 95       	asr	r23
    25e4:	67 95       	ror	r22
    25e6:	0a 94       	dec	r0
    25e8:	e2 f7       	brpl	.-8      	; 0x25e2 <sysex_encode+0x82>
    25ea:	ad 81       	ldd	r26, Y+5	; 0x05
    25ec:	be 81       	ldd	r27, Y+6	; 0x06
    25ee:	8c 91       	ld	r24, X
    25f0:	86 2b       	or	r24, r22
    25f2:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    25f4:	2f 77       	andi	r18, 0x7F	; 127
    25f6:	21 93       	st	Z+, r18
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    25f8:	47 30       	cpi	r20, 0x07	; 7
    25fa:	51 05       	cpc	r21, r1
    25fc:	21 f7       	brne	.-56     	; 0x25c6 <sysex_encode+0x66>
uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    25fe:	08 94       	sec
    2600:	c1 1c       	adc	r12, r1
    2602:	d1 1c       	adc	r13, r1
    2604:	08 5f       	subi	r16, 0xF8	; 248
    2606:	1f 4f       	sbci	r17, 0xFF	; 255
    2608:	e7 e0       	ldi	r30, 0x07	; 7
    260a:	f0 e0       	ldi	r31, 0x00	; 0
    260c:	ee 0e       	add	r14, r30
    260e:	ff 1e       	adc	r15, r31
    2610:	ca 14       	cp	r12, r10
    2612:	db 04       	cpc	r13, r11
    2614:	89 f6       	brne	.-94     	; 0x25b8 <sysex_encode+0x58>
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
   }

   //fill out the rest if there is any more
   uint8_t remainder = length % 7;
    2616:	c3 01       	movw	r24, r6
    2618:	67 e0       	ldi	r22, 0x07	; 7
    261a:	70 e0       	ldi	r23, 0x00	; 0
    261c:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodhi4>
   if (remainder) {
    2620:	88 23       	and	r24, r24
    2622:	d9 f1       	breq	.+118    	; 0x269a <sysex_encode+0x13a>
      uint16_t encoded_msb_idx = encoded_full * 8;
    2624:	82 01       	movw	r16, r4
    2626:	00 0f       	add	r16, r16
    2628:	11 1f       	adc	r17, r17
    262a:	00 0f       	add	r16, r16
    262c:	11 1f       	adc	r17, r17
    262e:	00 0f       	add	r16, r16
    2630:	11 1f       	adc	r17, r17
      uint16_t input_start_idx = encoded_full * 7;
    2632:	78 01       	movw	r14, r16
    2634:	e4 18       	sub	r14, r4
    2636:	f5 08       	sbc	r15, r5
      encoded[encoded_msb_idx] = 0;
    2638:	d1 01       	movw	r26, r2
    263a:	a0 0f       	add	r26, r16
    263c:	b1 1f       	adc	r27, r17
    263e:	1c 92       	st	X, r1
      for(j = 0; j < remainder; j++){
    2640:	68 2f       	mov	r22, r24
    2642:	70 e0       	ldi	r23, 0x00	; 0
    2644:	61 15       	cp	r22, r1
    2646:	71 05       	cpc	r23, r1
    2648:	19 f1       	breq	.+70     	; 0x2690 <sysex_encode+0x130>
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    264a:	e9 81       	ldd	r30, Y+1	; 0x01
    264c:	fa 81       	ldd	r31, Y+2	; 0x02
    264e:	ee 0e       	add	r14, r30
    2650:	ff 1e       	adc	r15, r31
    2652:	c8 01       	movw	r24, r16
    2654:	01 96       	adiw	r24, 0x01	; 1
    2656:	28 0e       	add	r2, r24
    2658:	39 1e       	adc	r3, r25
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    265a:	20 e0       	ldi	r18, 0x00	; 0
    265c:	30 e0       	ldi	r19, 0x00	; 0
         uint8_t current = source[input_start_idx + j];
    265e:	f7 01       	movw	r30, r14
    2660:	41 91       	ld	r20, Z+
    2662:	7f 01       	movw	r14, r30
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    2664:	2f 5f       	subi	r18, 0xFF	; 255
    2666:	3f 4f       	sbci	r19, 0xFF	; 255
    2668:	84 2f       	mov	r24, r20
    266a:	90 e0       	ldi	r25, 0x00	; 0
    266c:	80 78       	andi	r24, 0x80	; 128
    266e:	90 70       	andi	r25, 0x00	; 0
    2670:	02 2e       	mov	r0, r18
    2672:	02 c0       	rjmp	.+4      	; 0x2678 <sysex_encode+0x118>
    2674:	95 95       	asr	r25
    2676:	87 95       	ror	r24
    2678:	0a 94       	dec	r0
    267a:	e2 f7       	brpl	.-8      	; 0x2674 <sysex_encode+0x114>
    267c:	9c 91       	ld	r25, X
    267e:	89 2b       	or	r24, r25
    2680:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    2682:	4f 77       	andi	r20, 0x7F	; 127
    2684:	f1 01       	movw	r30, r2
    2686:	41 93       	st	Z+, r20
    2688:	1f 01       	movw	r2, r30
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    268a:	26 17       	cp	r18, r22
    268c:	37 07       	cpc	r19, r23
    268e:	38 f3       	brcs	.-50     	; 0x265e <sysex_encode+0xfe>
         uint8_t current = source[input_start_idx + j];
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
      return encoded_msb_idx + remainder + 1;
    2690:	c8 01       	movw	r24, r16
    2692:	01 96       	adiw	r24, 0x01	; 1
    2694:	86 0f       	add	r24, r22
    2696:	97 1f       	adc	r25, r23
    2698:	07 c0       	rjmp	.+14     	; 0x26a8 <sysex_encode+0x148>
   } else {
      return encoded_full * 8;
    269a:	c2 01       	movw	r24, r4
    269c:	88 0f       	add	r24, r24
    269e:	99 1f       	adc	r25, r25
    26a0:	88 0f       	add	r24, r24
    26a2:	99 1f       	adc	r25, r25
    26a4:	88 0f       	add	r24, r24
    26a6:	99 1f       	adc	r25, r25
   }
}
    26a8:	26 96       	adiw	r28, 0x06	; 6
    26aa:	0f b6       	in	r0, 0x3f	; 63
    26ac:	f8 94       	cli
    26ae:	de bf       	out	0x3e, r29	; 62
    26b0:	0f be       	out	0x3f, r0	; 63
    26b2:	cd bf       	out	0x3d, r28	; 61
    26b4:	df 91       	pop	r29
    26b6:	cf 91       	pop	r28
    26b8:	1f 91       	pop	r17
    26ba:	0f 91       	pop	r16
    26bc:	ff 90       	pop	r15
    26be:	ef 90       	pop	r14
    26c0:	df 90       	pop	r13
    26c2:	cf 90       	pop	r12
    26c4:	bf 90       	pop	r11
    26c6:	af 90       	pop	r10
    26c8:	9f 90       	pop	r9
    26ca:	8f 90       	pop	r8
    26cc:	7f 90       	pop	r7
    26ce:	6f 90       	pop	r6
    26d0:	5f 90       	pop	r5
    26d2:	4f 90       	pop	r4
    26d4:	3f 90       	pop	r3
    26d6:	2f 90       	pop	r2
    26d8:	08 95       	ret

000026da <sysex_decode>:

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    26da:	6f 92       	push	r6
    26dc:	7f 92       	push	r7
    26de:	8f 92       	push	r8
    26e0:	9f 92       	push	r9
    26e2:	af 92       	push	r10
    26e4:	bf 92       	push	r11
    26e6:	cf 92       	push	r12
    26e8:	df 92       	push	r13
    26ea:	ef 92       	push	r14
    26ec:	ff 92       	push	r15
    26ee:	0f 93       	push	r16
    26f0:	1f 93       	push	r17
    26f2:	cf 93       	push	r28
    26f4:	df 93       	push	r29
    26f6:	3c 01       	movw	r6, r24
    26f8:	4b 01       	movw	r8, r22
    26fa:	5a 01       	movw	r10, r20
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
    26fc:	42 30       	cpi	r20, 0x02	; 2
    26fe:	51 05       	cpc	r21, r1
    2700:	08 f4       	brcc	.+2      	; 0x2704 <sysex_decode+0x2a>
    2702:	6f c0       	rjmp	.+222    	; 0x27e2 <sysex_decode+0x108>
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
    2704:	7a 01       	movw	r14, r20
    2706:	f6 94       	lsr	r15
    2708:	e7 94       	ror	r14
    270a:	f6 94       	lsr	r15
    270c:	e7 94       	ror	r14
    270e:	f6 94       	lsr	r15
    2710:	e7 94       	ror	r14

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    2712:	e1 14       	cp	r14, r1
    2714:	f1 04       	cpc	r15, r1
    2716:	29 f1       	breq	.+74     	; 0x2762 <sysex_decode+0x88>
    2718:	eb 01       	movw	r28, r22
    271a:	b3 01       	movw	r22, r6
    271c:	00 e0       	ldi	r16, 0x00	; 0
    271e:	10 e0       	ldi	r17, 0x00	; 0
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    2720:	cc 24       	eor	r12, r12
    2722:	dd 24       	eor	r13, r13
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    2724:	de 01       	movw	r26, r28
    2726:	11 96       	adiw	r26, 0x01	; 1
    2728:	fb 01       	movw	r30, r22

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    272a:	a6 01       	movw	r20, r12
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    272c:	2d 91       	ld	r18, X+
    272e:	2f 77       	andi	r18, 0x7F	; 127
    2730:	20 83       	st	Z, r18
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    2732:	4f 5f       	subi	r20, 0xFF	; 255
    2734:	5f 4f       	sbci	r21, 0xFF	; 255
    2736:	88 81       	ld	r24, Y
    2738:	90 e0       	ldi	r25, 0x00	; 0
    273a:	04 2e       	mov	r0, r20
    273c:	02 c0       	rjmp	.+4      	; 0x2742 <sysex_decode+0x68>
    273e:	88 0f       	add	r24, r24
    2740:	99 1f       	adc	r25, r25
    2742:	0a 94       	dec	r0
    2744:	e2 f7       	brpl	.-8      	; 0x273e <sysex_decode+0x64>
    2746:	80 78       	andi	r24, 0x80	; 128
    2748:	28 2b       	or	r18, r24
    274a:	21 93       	st	Z+, r18

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    274c:	47 30       	cpi	r20, 0x07	; 7
    274e:	51 05       	cpc	r21, r1
    2750:	69 f7       	brne	.-38     	; 0x272c <sysex_decode+0x52>

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    2752:	0f 5f       	subi	r16, 0xFF	; 255
    2754:	1f 4f       	sbci	r17, 0xFF	; 255
    2756:	28 96       	adiw	r28, 0x08	; 8
    2758:	69 5f       	subi	r22, 0xF9	; 249
    275a:	7f 4f       	sbci	r23, 0xFF	; 255
    275c:	0e 15       	cp	r16, r14
    275e:	1f 05       	cpc	r17, r15
    2760:	09 f7       	brne	.-62     	; 0x2724 <sysex_decode+0x4a>
      for(j = 0; j < 7; j++){
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
   }
   uint8_t remainder = length % 8;
    2762:	5a 2d       	mov	r21, r10
    2764:	57 70       	andi	r21, 0x07	; 7
   if (remainder) {
    2766:	99 f1       	breq	.+102    	; 0x27ce <sysex_decode+0xf4>
      uint16_t encoded_msb_idx = decoded_full * 8;
    2768:	e7 01       	movw	r28, r14
    276a:	cc 0f       	add	r28, r28
    276c:	dd 1f       	adc	r29, r29
    276e:	cc 0f       	add	r28, r28
    2770:	dd 1f       	adc	r29, r29
    2772:	cc 0f       	add	r28, r28
    2774:	dd 1f       	adc	r29, r29
      uint16_t output_start_index = decoded_full * 7;
    2776:	8e 01       	movw	r16, r28
    2778:	0e 19       	sub	r16, r14
    277a:	1f 09       	sbc	r17, r15
      for(j = 0; j < (remainder - 1); j++) {
    277c:	65 2f       	mov	r22, r21
    277e:	70 e0       	ldi	r23, 0x00	; 0
    2780:	61 50       	subi	r22, 0x01	; 1
    2782:	70 40       	sbci	r23, 0x00	; 0
    2784:	f9 f0       	breq	.+62     	; 0x27c4 <sysex_decode+0xea>
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    2786:	ce 01       	movw	r24, r28
    2788:	01 96       	adiw	r24, 0x01	; 1
    278a:	d4 01       	movw	r26, r8
    278c:	a8 0f       	add	r26, r24
    278e:	b9 1f       	adc	r27, r25
    2790:	f3 01       	movw	r30, r6
    2792:	e0 0f       	add	r30, r16
    2794:	f1 1f       	adc	r31, r17
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    2796:	20 e0       	ldi	r18, 0x00	; 0
    2798:	30 e0       	ldi	r19, 0x00	; 0
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    279a:	c8 0d       	add	r28, r8
    279c:	d9 1d       	adc	r29, r9
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    279e:	4d 91       	ld	r20, X+
    27a0:	4f 77       	andi	r20, 0x7F	; 127
    27a2:	40 83       	st	Z, r20
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    27a4:	2f 5f       	subi	r18, 0xFF	; 255
    27a6:	3f 4f       	sbci	r19, 0xFF	; 255
    27a8:	88 81       	ld	r24, Y
    27aa:	90 e0       	ldi	r25, 0x00	; 0
    27ac:	02 2e       	mov	r0, r18
    27ae:	02 c0       	rjmp	.+4      	; 0x27b4 <sysex_decode+0xda>
    27b0:	88 0f       	add	r24, r24
    27b2:	99 1f       	adc	r25, r25
    27b4:	0a 94       	dec	r0
    27b6:	e2 f7       	brpl	.-8      	; 0x27b0 <sysex_decode+0xd6>
    27b8:	80 78       	andi	r24, 0x80	; 128
    27ba:	48 2b       	or	r20, r24
    27bc:	41 93       	st	Z+, r20
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    27be:	26 17       	cp	r18, r22
    27c0:	37 07       	cpc	r19, r23
    27c2:	68 f3       	brcs	.-38     	; 0x279e <sysex_decode+0xc4>
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
      return decoded_full * 7 + remainder - 1;
    27c4:	c8 01       	movw	r24, r16
    27c6:	01 97       	sbiw	r24, 0x01	; 1
    27c8:	85 0f       	add	r24, r21
    27ca:	91 1d       	adc	r25, r1
    27cc:	0c c0       	rjmp	.+24     	; 0x27e6 <sysex_decode+0x10c>
   } else {
      return decoded_full * 7;
    27ce:	c7 01       	movw	r24, r14
    27d0:	88 0f       	add	r24, r24
    27d2:	99 1f       	adc	r25, r25
    27d4:	88 0f       	add	r24, r24
    27d6:	99 1f       	adc	r25, r25
    27d8:	88 0f       	add	r24, r24
    27da:	99 1f       	adc	r25, r25
    27dc:	8e 19       	sub	r24, r14
    27de:	9f 09       	sbc	r25, r15
    27e0:	02 c0       	rjmp	.+4      	; 0x27e6 <sysex_decode+0x10c>
uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
      return 0;
    27e2:	80 e0       	ldi	r24, 0x00	; 0
    27e4:	90 e0       	ldi	r25, 0x00	; 0
      }
      return decoded_full * 7 + remainder - 1;
   } else {
      return decoded_full * 7;
   }
}
    27e6:	df 91       	pop	r29
    27e8:	cf 91       	pop	r28
    27ea:	1f 91       	pop	r17
    27ec:	0f 91       	pop	r16
    27ee:	ff 90       	pop	r15
    27f0:	ef 90       	pop	r14
    27f2:	df 90       	pop	r13
    27f4:	cf 90       	pop	r12
    27f6:	bf 90       	pop	r11
    27f8:	af 90       	pop	r10
    27fa:	9f 90       	pop	r9
    27fc:	8f 90       	pop	r8
    27fe:	7f 90       	pop	r7
    2800:	6f 90       	pop	r6
    2802:	08 95       	ret

00002804 <__mulsi3>:
    2804:	62 9f       	mul	r22, r18
    2806:	d0 01       	movw	r26, r0
    2808:	73 9f       	mul	r23, r19
    280a:	f0 01       	movw	r30, r0
    280c:	82 9f       	mul	r24, r18
    280e:	e0 0d       	add	r30, r0
    2810:	f1 1d       	adc	r31, r1
    2812:	64 9f       	mul	r22, r20
    2814:	e0 0d       	add	r30, r0
    2816:	f1 1d       	adc	r31, r1
    2818:	92 9f       	mul	r25, r18
    281a:	f0 0d       	add	r31, r0
    281c:	83 9f       	mul	r24, r19
    281e:	f0 0d       	add	r31, r0
    2820:	74 9f       	mul	r23, r20
    2822:	f0 0d       	add	r31, r0
    2824:	65 9f       	mul	r22, r21
    2826:	f0 0d       	add	r31, r0
    2828:	99 27       	eor	r25, r25
    282a:	72 9f       	mul	r23, r18
    282c:	b0 0d       	add	r27, r0
    282e:	e1 1d       	adc	r30, r1
    2830:	f9 1f       	adc	r31, r25
    2832:	63 9f       	mul	r22, r19
    2834:	b0 0d       	add	r27, r0
    2836:	e1 1d       	adc	r30, r1
    2838:	f9 1f       	adc	r31, r25
    283a:	bd 01       	movw	r22, r26
    283c:	cf 01       	movw	r24, r30
    283e:	11 24       	eor	r1, r1
    2840:	08 95       	ret

00002842 <__udivmodhi4>:
    2842:	aa 1b       	sub	r26, r26
    2844:	bb 1b       	sub	r27, r27
    2846:	51 e1       	ldi	r21, 0x11	; 17
    2848:	07 c0       	rjmp	.+14     	; 0x2858 <__udivmodhi4_ep>

0000284a <__udivmodhi4_loop>:
    284a:	aa 1f       	adc	r26, r26
    284c:	bb 1f       	adc	r27, r27
    284e:	a6 17       	cp	r26, r22
    2850:	b7 07       	cpc	r27, r23
    2852:	10 f0       	brcs	.+4      	; 0x2858 <__udivmodhi4_ep>
    2854:	a6 1b       	sub	r26, r22
    2856:	b7 0b       	sbc	r27, r23

00002858 <__udivmodhi4_ep>:
    2858:	88 1f       	adc	r24, r24
    285a:	99 1f       	adc	r25, r25
    285c:	5a 95       	dec	r21
    285e:	a9 f7       	brne	.-22     	; 0x284a <__udivmodhi4_loop>
    2860:	80 95       	com	r24
    2862:	90 95       	com	r25
    2864:	bc 01       	movw	r22, r24
    2866:	cd 01       	movw	r24, r26
    2868:	08 95       	ret

0000286a <__divmodhi4>:
    286a:	97 fb       	bst	r25, 7
    286c:	09 2e       	mov	r0, r25
    286e:	07 26       	eor	r0, r23
    2870:	0a d0       	rcall	.+20     	; 0x2886 <__divmodhi4_neg1>
    2872:	77 fd       	sbrc	r23, 7
    2874:	04 d0       	rcall	.+8      	; 0x287e <__divmodhi4_neg2>
    2876:	e5 df       	rcall	.-54     	; 0x2842 <__udivmodhi4>
    2878:	06 d0       	rcall	.+12     	; 0x2886 <__divmodhi4_neg1>
    287a:	00 20       	and	r0, r0
    287c:	1a f4       	brpl	.+6      	; 0x2884 <__divmodhi4_exit>

0000287e <__divmodhi4_neg2>:
    287e:	70 95       	com	r23
    2880:	61 95       	neg	r22
    2882:	7f 4f       	sbci	r23, 0xFF	; 255

00002884 <__divmodhi4_exit>:
    2884:	08 95       	ret

00002886 <__divmodhi4_neg1>:
    2886:	f6 f7       	brtc	.-4      	; 0x2884 <__divmodhi4_exit>
    2888:	90 95       	com	r25
    288a:	81 95       	neg	r24
    288c:	9f 4f       	sbci	r25, 0xFF	; 255
    288e:	08 95       	ret

00002890 <memcpy>:
    2890:	fb 01       	movw	r30, r22
    2892:	dc 01       	movw	r26, r24
    2894:	02 c0       	rjmp	.+4      	; 0x289a <memcpy+0xa>
    2896:	01 90       	ld	r0, Z+
    2898:	0d 92       	st	X+, r0
    289a:	41 50       	subi	r20, 0x01	; 1
    289c:	50 40       	sbci	r21, 0x00	; 0
    289e:	d8 f7       	brcc	.-10     	; 0x2896 <memcpy+0x6>
    28a0:	08 95       	ret

000028a2 <memmove>:
    28a2:	68 17       	cp	r22, r24
    28a4:	79 07       	cpc	r23, r25
    28a6:	68 f4       	brcc	.+26     	; 0x28c2 <memmove+0x20>
    28a8:	fb 01       	movw	r30, r22
    28aa:	dc 01       	movw	r26, r24
    28ac:	e4 0f       	add	r30, r20
    28ae:	f5 1f       	adc	r31, r21
    28b0:	a4 0f       	add	r26, r20
    28b2:	b5 1f       	adc	r27, r21
    28b4:	02 c0       	rjmp	.+4      	; 0x28ba <memmove+0x18>
    28b6:	02 90       	ld	r0, -Z
    28b8:	0e 92       	st	-X, r0
    28ba:	41 50       	subi	r20, 0x01	; 1
    28bc:	50 40       	sbci	r21, 0x00	; 0
    28be:	d8 f7       	brcc	.-10     	; 0x28b6 <memmove+0x14>
    28c0:	08 95       	ret
    28c2:	0c 94 48 14 	jmp	0x2890	; 0x2890 <memcpy>

000028c6 <__eerd_block_m6450a>:
    28c6:	dc 01       	movw	r26, r24
    28c8:	cb 01       	movw	r24, r22

000028ca <__eerd_blraw_m6450a>:
    28ca:	fc 01       	movw	r30, r24
    28cc:	f9 99       	sbic	0x1f, 1	; 31
    28ce:	fe cf       	rjmp	.-4      	; 0x28cc <__eerd_blraw_m6450a+0x2>
    28d0:	06 c0       	rjmp	.+12     	; 0x28de <__eerd_blraw_m6450a+0x14>
    28d2:	f2 bd       	out	0x22, r31	; 34
    28d4:	e1 bd       	out	0x21, r30	; 33
    28d6:	f8 9a       	sbi	0x1f, 0	; 31
    28d8:	31 96       	adiw	r30, 0x01	; 1
    28da:	00 b4       	in	r0, 0x20	; 32
    28dc:	0d 92       	st	X+, r0
    28de:	41 50       	subi	r20, 0x01	; 1
    28e0:	50 40       	sbci	r21, 0x00	; 0
    28e2:	b8 f7       	brcc	.-18     	; 0x28d2 <__eerd_blraw_m6450a+0x8>
    28e4:	08 95       	ret

000028e6 <__eerd_word_m6450a>:
    28e6:	a8 e1       	ldi	r26, 0x18	; 24
    28e8:	b0 e0       	ldi	r27, 0x00	; 0
    28ea:	42 e0       	ldi	r20, 0x02	; 2
    28ec:	50 e0       	ldi	r21, 0x00	; 0
    28ee:	0c 94 65 14 	jmp	0x28ca	; 0x28ca <__eerd_blraw_m6450a>

000028f2 <__eeupd_block_m6450a>:
    28f2:	dc 01       	movw	r26, r24
    28f4:	a4 0f       	add	r26, r20
    28f6:	b5 1f       	adc	r27, r21
    28f8:	41 50       	subi	r20, 0x01	; 1
    28fa:	50 40       	sbci	r21, 0x00	; 0
    28fc:	48 f0       	brcs	.+18     	; 0x2910 <__eeupd_block_m6450a+0x1e>
    28fe:	cb 01       	movw	r24, r22
    2900:	84 0f       	add	r24, r20
    2902:	95 1f       	adc	r25, r21
    2904:	2e 91       	ld	r18, -X
    2906:	0e 94 8a 14 	call	0x2914	; 0x2914 <__eeupd_r18_m6450a>
    290a:	41 50       	subi	r20, 0x01	; 1
    290c:	50 40       	sbci	r21, 0x00	; 0
    290e:	d0 f7       	brcc	.-12     	; 0x2904 <__eeupd_block_m6450a+0x12>
    2910:	08 95       	ret

00002912 <__eeupd_byte_m6450a>:
    2912:	26 2f       	mov	r18, r22

00002914 <__eeupd_r18_m6450a>:
    2914:	f9 99       	sbic	0x1f, 1	; 31
    2916:	fe cf       	rjmp	.-4      	; 0x2914 <__eeupd_r18_m6450a>
    2918:	92 bd       	out	0x22, r25	; 34
    291a:	81 bd       	out	0x21, r24	; 33
    291c:	f8 9a       	sbi	0x1f, 0	; 31
    291e:	01 97       	sbiw	r24, 0x01	; 1
    2920:	00 b4       	in	r0, 0x20	; 32
    2922:	02 16       	cp	r0, r18
    2924:	31 f0       	breq	.+12     	; 0x2932 <__eeupd_r18_m6450a+0x1e>
    2926:	20 bd       	out	0x20, r18	; 32
    2928:	0f b6       	in	r0, 0x3f	; 63
    292a:	f8 94       	cli
    292c:	fa 9a       	sbi	0x1f, 2	; 31
    292e:	f9 9a       	sbi	0x1f, 1	; 31
    2930:	0f be       	out	0x3f, r0	; 63
    2932:	08 95       	ret

00002934 <__eeupd_word_m6450a>:
    2934:	01 96       	adiw	r24, 0x01	; 1
    2936:	27 2f       	mov	r18, r23
    2938:	0e 94 8a 14 	call	0x2914	; 0x2914 <__eeupd_r18_m6450a>
    293c:	0c 94 89 14 	jmp	0x2912	; 0x2912 <__eeupd_byte_m6450a>

00002940 <_exit>:
    2940:	f8 94       	cli

00002942 <__stop_program>:
    2942:	ff cf       	rjmp	.-2      	; 0x2942 <__stop_program>
