---------- Begin Simulation Statistics ----------
simSeconds                                   4.786996                       # Number of seconds simulated (Second)
simTicks                                 4786995713000                       # Number of ticks simulated (Tick)
finalTick                                4786995713000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     88.53                       # Real time elapsed on the host (Second)
hostTickRate                              54072127293                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1222408                       # Number of bytes of host memory used (Byte)
simInsts                                    252035231                       # Number of instructions simulated (Count)
simOps                                      650680463                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2846895                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    7349842                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                           303                       # Clock period in ticks (Tick)
system.cpu0.numCycles                      9575352695                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                             42.533414                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.023511                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts           225125421                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps             595418341                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                42.533414                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.023511                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts             17882                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts        528165621                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        66519175                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts       19927757                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass       609396      0.10%      0.10% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    508077077     85.33%     85.43% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult       253849      0.04%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv        20937      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd          339      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt           16      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd          546      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu         1703      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt         4176      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc         5856      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift          258      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     85.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead     66513480     11.17%     96.65% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite     19927722      3.35%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead         2951      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite           35      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total    595418341                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl     79349734                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl     77985751                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl      1358027                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl     75255481                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl      4092779                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall      1261036                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn      1260343                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data     80389783                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         80389783                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     80423785                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        80423785                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      1875317                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        1875317                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      2018909                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       2018909                       # number of overall misses (Count)
system.cpu0.dcache.demandAccesses::cpu0.data     82265100                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     82265100                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     82442694                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     82442694                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.022796                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.022796                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.024489                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.024489                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       685501                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           685501                       # number of writebacks (Count)
system.cpu0.dcache.replacements               1949963                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data       505649                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total       505649                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data        31687                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total        31687                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data       537336                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total       537336                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.058971                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.058971                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data       537336                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total       537336                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data       537336                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total       537336                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     61510364                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       61510364                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      1380883                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      1380883                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     62891247                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     62891247                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.021957                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.021957                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.hits::cpu0.data        34002                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total        34002                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data       143592                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total       143592                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data       177594                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total       177594                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.808541                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.808541                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.WriteReq.hits::cpu0.data     18879419                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      18879419                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       494434                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       494434                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.accesses::cpu0.data     19373853                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     19373853                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.025521                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.025521                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          498.667572                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            83463925                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           2003217                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             41.664944                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick              12000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   498.667572                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.973960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.973960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          175                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          322                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2           13                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         336073193                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        336073193                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.demandHits::cpu0.mmu.dtb.walker         1175                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.demandHits::total         1175                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.overallHits::cpu0.mmu.dtb.walker         1175                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.overallHits::total         1175                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.demandMisses::cpu0.mmu.dtb.walker         1834                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.demandMisses::total         1834                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::cpu0.mmu.dtb.walker         1834                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::total         1834                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::cpu0.mmu.dtb.walker         3009                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::total         3009                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::cpu0.mmu.dtb.walker         3009                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::total         3009                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandMissRate::cpu0.mmu.dtb.walker     0.609505                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMissRate::total     0.609505                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::cpu0.mmu.dtb.walker     0.609505                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::total     0.609505                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.writebacks::writebacks           24                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.writebacks::total           24                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.replacements         1445                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::cpu0.mmu.dtb.walker         1175                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::total         1175                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::cpu0.mmu.dtb.walker         1834                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::total         1834                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::cpu0.mmu.dtb.walker         3009                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::total         3009                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.missRate::cpu0.mmu.dtb.walker     0.609505                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.missRate::total     0.609505                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse     7.838071                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs         2964                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs         1823                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs     1.625891                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick        12000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.occupancies::cpu0.mmu.dtb.walker     7.838071                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::cpu0.mmu.dtb.walker     0.489879                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::total     0.489879                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dtb_walker_cache.tags.tagAccesses         7852                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses         7852                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns      2521379                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 8908414656.029102                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 666938038.970898                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.069652                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.930348                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts      86446932                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpAluAccesses        17882                       # Number of float alu accesses (Count)
system.cpu0.executeStats0.numFpRegReads         30543                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites        14188                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses    528165621                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads    488715852                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites    376303495                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         86446932                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads    269501312                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites       213075                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts            225125421                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps              595418341                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.023511                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches          79349734                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.008287                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst    297884232                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total        297884232                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst    297884232                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total       297884232                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst        25141                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total          25141                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst        25141                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total         25141                       # number of overall misses (Count)
system.cpu0.icache.demandAccesses::cpu0.inst    297909373                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total    297909373                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst    297909373                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total    297909373                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000084                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000084                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000084                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000084                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks        23081                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total            23081                       # number of writebacks (Count)
system.cpu0.icache.replacements                 23081                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst    297884232                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total      297884232                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst        25141                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total        25141                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.accesses::cpu0.inst    297909373                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total    297909373                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000084                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000084                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse         2030.732207                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs           295260555                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs             23093                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs          12785.716667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst  2030.732207                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.991568                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.991568                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           71                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          629                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2         1146                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          164                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4           38                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses        4766575109                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses       4766575109                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.demandHits::cpu0.mmu.itb.walker         1048                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.demandHits::total         1048                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.overallHits::cpu0.mmu.itb.walker         1048                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.overallHits::total         1048                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.demandMisses::cpu0.mmu.itb.walker         1949                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.demandMisses::total         1949                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.overallMisses::cpu0.mmu.itb.walker         1949                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.overallMisses::total         1949                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.demandAccesses::cpu0.mmu.itb.walker         2997                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandAccesses::total         2997                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::cpu0.mmu.itb.walker         2997                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::total         2997                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandMissRate::cpu0.mmu.itb.walker     0.650317                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMissRate::total     0.650317                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::cpu0.mmu.itb.walker     0.650317                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::total     0.650317                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.writebacks::writebacks           16                       # number of writebacks (Count)
system.cpu0.itb_walker_cache.writebacks::total           16                       # number of writebacks (Count)
system.cpu0.itb_walker_cache.replacements         1563                       # number of replacements (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::cpu0.mmu.itb.walker         1046                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::total         1046                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::cpu0.mmu.itb.walker         1949                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::total         1949                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::cpu0.mmu.itb.walker         2995                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::total         2995                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.missRate::cpu0.mmu.itb.walker     0.650751                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.missRate::total     0.650751                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.WriteReq.hits::cpu0.mmu.itb.walker            2                       # number of WriteReq hits (Count)
system.cpu0.itb_walker_cache.WriteReq.hits::total            2                       # number of WriteReq hits (Count)
system.cpu0.itb_walker_cache.WriteReq.accesses::cpu0.mmu.itb.walker            2                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.WriteReq.accesses::total            2                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse     4.001965                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs         2929                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs         1937                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs     1.512132                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.occupancies::cpu0.mmu.itb.walker     4.001965                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::cpu0.mmu.itb.walker     0.250123                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::total     0.250123                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.occupanciesTaskId::1024           12                       # Occupied blocks per task id (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.itb_walker_cache.tags.tagAccesses         7943                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses         7943                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses               63609493                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               19913700                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      505                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      352                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses              297909653                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      760                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions          14735                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples         7353                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 605681232.252822                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 1415126639.565330                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10         7353    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       119000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value   3996437000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total         7353                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 333421612245                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED 4453574100755                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                      9573960738                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                            746.717032                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.001339                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts            12821404                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps              26212252                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi               746.717032                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.001339                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts             15404                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts         25507468                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts         3738663                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts        2471644                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass        47846      0.18%      0.18% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu     19889766     75.88%     76.06% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult        45277      0.17%     76.23% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv        10954      0.04%     76.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd          293      0.00%     76.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     76.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt           16      0.00%     76.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     76.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     76.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     76.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd          518      0.00%     76.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu         1519      0.01%     76.29% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     76.29% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt         3530      0.01%     76.30% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc         4720      0.02%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift          274      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead      3732895     14.24%     90.56% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite      2471612      9.43%     99.99% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead         3000      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total     26212252                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl      2772443                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl      2427053                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl       339674                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl      1972717                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl       798200                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall       301845                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn       300745                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::cpu1.data      5824014                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          5824014                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      5835808                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         5835808                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       212590                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         212590                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       221053                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        221053                       # number of overall misses (Count)
system.cpu1.dcache.demandAccesses::cpu1.data      6036604                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      6036604                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      6056861                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      6056861                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.035217                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.035217                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.036496                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.036496                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        77025                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            77025                       # number of writebacks (Count)
system.cpu1.dcache.replacements                122514                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data        53349                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total        53349                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data        25522                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total        25522                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data        78871                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total        78871                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.323592                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.323592                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data        78871                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total        78871                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data        78871                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total        78871                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      3533852                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        3533852                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       108261                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       108261                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      3642113                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      3642113                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.029725                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.029725                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.hits::cpu1.data        11794                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total        11794                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data         8463                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total         8463                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data        20257                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total        20257                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.417782                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.417782                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.WriteReq.hits::cpu1.data      2290162                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       2290162                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       104329                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       104329                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      2394491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      2394491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.043570                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.043570                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          454.802726                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             6107775                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            205603                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             29.706643                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick       327422000000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   454.802726                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.888287                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.888287                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          425                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2           75                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3          349                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.830078                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          25064440                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         25064440                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.demandHits::cpu1.mmu.dtb.walker          914                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.demandHits::total          914                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.overallHits::cpu1.mmu.dtb.walker          914                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.overallHits::total          914                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.demandMisses::cpu1.mmu.dtb.walker         1469                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.demandMisses::total         1469                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::cpu1.mmu.dtb.walker         1469                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::total         1469                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::cpu1.mmu.dtb.walker         2383                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::total         2383                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::cpu1.mmu.dtb.walker         2383                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::total         2383                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandMissRate::cpu1.mmu.dtb.walker     0.616450                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMissRate::total     0.616450                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::cpu1.mmu.dtb.walker     0.616450                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::total     0.616450                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.writebacks::writebacks           10                       # number of writebacks (Count)
system.cpu1.dtb_walker_cache.writebacks::total           10                       # number of writebacks (Count)
system.cpu1.dtb_walker_cache.replacements         1242                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::cpu1.mmu.dtb.walker          914                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::total          914                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::cpu1.mmu.dtb.walker         1469                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::total         1469                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::cpu1.mmu.dtb.walker         2383                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::total         2383                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.missRate::cpu1.mmu.dtb.walker     0.616450                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.missRate::total     0.616450                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse     6.501733                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs         2383                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs         1469                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs     1.622192                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick 327422106000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.occupancies::cpu1.mmu.dtb.walker     6.501733                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::cpu1.mmu.dtb.walker     0.406358                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::total     0.406358                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.tagAccesses         6235                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses         6235                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns       602590                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 9543777707.777514                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 30183030.222487                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.003153                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.996847                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts       6210307                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpAluAccesses        15404                       # Number of float alu accesses (Count)
system.cpu1.executeStats0.numFpRegReads         25454                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites        12328                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses     25507468                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads     33650923                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites     18678668                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs          6210307                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads     11379146                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites       148409                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts             12821404                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps               26212252                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.001339                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches           2772443                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.000290                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst     16952572                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         16952572                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst     16952572                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        16952572                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst        14308                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total          14308                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst        14308                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total         14308                       # number of overall misses (Count)
system.cpu1.icache.demandAccesses::cpu1.inst     16966880                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     16966880                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst     16966880                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     16966880                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000843                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000843                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000843                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000843                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks        12252                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total            12252                       # number of writebacks (Count)
system.cpu1.icache.replacements                 12252                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst     16952572                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       16952572                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst        14308                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total        14308                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.accesses::cpu1.inst     16966880                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     16966880                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000843                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000843                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse         1280.084751                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            14314829                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs             12260                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           1167.604323                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick       327421989500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst  1280.084751                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.625041                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.625041                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3         1974                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4           73                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses         271484388                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses        271484388                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.demandHits::cpu1.mmu.itb.walker         1039                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.demandHits::total         1039                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.overallHits::cpu1.mmu.itb.walker         1039                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.overallHits::total         1039                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.demandMisses::cpu1.mmu.itb.walker         1881                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.demandMisses::total         1881                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.overallMisses::cpu1.mmu.itb.walker         1881                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.overallMisses::total         1881                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.demandAccesses::cpu1.mmu.itb.walker         2920                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandAccesses::total         2920                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::cpu1.mmu.itb.walker         2920                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::total         2920                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandMissRate::cpu1.mmu.itb.walker     0.644178                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.demandMissRate::total     0.644178                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::cpu1.mmu.itb.walker     0.644178                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::total     0.644178                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.writebacks::writebacks            3                       # number of writebacks (Count)
system.cpu1.itb_walker_cache.writebacks::total            3                       # number of writebacks (Count)
system.cpu1.itb_walker_cache.replacements         1636                       # number of replacements (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::cpu1.mmu.itb.walker         1039                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::total         1039                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::cpu1.mmu.itb.walker         1881                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::total         1881                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::cpu1.mmu.itb.walker         2920                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::total         2920                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.missRate::cpu1.mmu.itb.walker     0.644178                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.missRate::total     0.644178                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse     3.733046                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs         2920                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs         1881                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs     1.552366                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick 327422104000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.occupancies::cpu1.mmu.itb.walker     3.733046                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::cpu1.mmu.itb.walker     0.233315                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::total     0.233315                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.tagAccesses         7721                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses         7721                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses                3744203                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                2474948                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                      480                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                      152                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               16966958                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      733                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions           6168                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples         3066                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 1452864608.941618                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 1908598362.300799                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10         3066    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value         4500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  10000654000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total         3066                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 332512821985                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED 4454482891015                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                      9573980886                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                            679.549907                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.001472                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numInsts            14088709                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps              29050364                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi               679.549907                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.001472                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts              8152                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts         28251266                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts         4086155                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts        2727722                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass        60236      0.21%      0.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu     22111707     76.12%     76.32% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult        50679      0.17%     76.50% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv        11371      0.04%     76.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd          127      0.00%     76.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     76.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt           16      0.00%     76.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     76.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     76.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     76.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd          244      0.00%     76.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu          830      0.00%     76.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     76.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt         1880      0.01%     76.55% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc         2483      0.01%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift           84      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead      4081530     14.05%     90.61% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite      2727578      9.39%     99.99% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead         1455      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite          144      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total     29050364                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl      3110528                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl      2715180                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl       390036                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl      2200206                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl       908865                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall       346331                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn       345111                       # Class of control type instructions committed (Count)
system.cpu2.dcache.demandHits::cpu2.data      6374168                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          6374168                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      6381235                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         6381235                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data       253060                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         253060                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data       262239                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        262239                       # number of overall misses (Count)
system.cpu2.dcache.demandAccesses::cpu2.data      6627228                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      6627228                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      6643474                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      6643474                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.038185                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.038185                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.039473                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.039473                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks        87461                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total            87461                       # number of writebacks (Count)
system.cpu2.dcache.replacements                152248                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data        57937                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total        57937                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data        28810                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total        28810                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data        86747                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total        86747                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.332115                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.332115                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data        86747                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total        86747                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data        86747                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total        86747                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data      3849598                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        3849598                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data       135699                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total       135699                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      3985297                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      3985297                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.034050                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.034050                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.hits::cpu2.data         7067                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total         7067                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data         9179                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total         9179                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data        16246                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total        16246                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.565001                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.565001                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.WriteReq.hits::cpu2.data      2524570                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       2524570                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       117361                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       117361                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      2641931                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      2641931                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.044422                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.044422                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          409.673248                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             6709897                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            245929                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             27.283879                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick       338965993500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data   409.673248                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.800143                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.800143                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          417                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2           58                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3          358                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.814453                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          27514218                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         27514218                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.demandHits::cpu2.mmu.dtb.walker          358                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.demandHits::total          358                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.overallHits::cpu2.mmu.dtb.walker          358                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.overallHits::total          358                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.demandMisses::cpu2.mmu.dtb.walker          603                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.demandMisses::total          603                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::cpu2.mmu.dtb.walker          603                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::total          603                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::cpu2.mmu.dtb.walker          961                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::total          961                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::cpu2.mmu.dtb.walker          961                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::total          961                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandMissRate::cpu2.mmu.dtb.walker     0.627471                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.demandMissRate::total     0.627471                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::cpu2.mmu.dtb.walker     0.627471                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::total     0.627471                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu2.dtb_walker_cache.writebacks::total            1                       # number of writebacks (Count)
system.cpu2.dtb_walker_cache.replacements          503                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::cpu2.mmu.dtb.walker          358                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::total          358                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::cpu2.mmu.dtb.walker          603                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::total          603                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::cpu2.mmu.dtb.walker          961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::total          961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.missRate::cpu2.mmu.dtb.walker     0.627471                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.missRate::total     0.627471                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse     6.485585                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs          960                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs          602                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs     1.594684                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick 338966099500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.occupancies::cpu2.mmu.dtb.walker     6.485585                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::cpu2.mmu.dtb.walker     0.405349                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::total     0.405349                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dtb_walker_cache.tags.tagAccesses         2525                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses         2525                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns       691442                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 9540572042.227818                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 33408843.772181                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.003490                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.996510                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts       6813877                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpAluAccesses         8152                       # Number of float alu accesses (Count)
system.cpu2.executeStats0.numFpRegReads         13589                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites         6349                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntAluAccesses     28251266                       # Number of integer alu accesses (Count)
system.cpu2.executeStats0.numIntRegReads     37312990                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites     20709324                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs          6813877                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads     12519979                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites       157276                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts             14088709                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps               29050364                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.001472                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches           3110528                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.000325                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::cpu2.inst     18630897                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total         18630897                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst     18630897                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total        18630897                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst         9837                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total           9837                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst         9837                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total          9837                       # number of overall misses (Count)
system.cpu2.icache.demandAccesses::cpu2.inst     18640734                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total     18640734                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst     18640734                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total     18640734                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000528                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000528                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000528                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000528                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks         7743                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total             7743                       # number of writebacks (Count)
system.cpu2.icache.replacements                  7743                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst     18630897                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total       18630897                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst         9837                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total         9837                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.accesses::cpu2.inst     18640734                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total     18640734                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000528                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000528                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse         1216.234165                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs            12433399                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs              7789                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           1596.276672                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick       338965983000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst  1216.234165                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.593864                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.593864                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::3         1833                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          215                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses         298261581                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses        298261581                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.demandHits::cpu2.mmu.itb.walker          521                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.demandHits::total          521                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.overallHits::cpu2.mmu.itb.walker          521                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.overallHits::total          521                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.demandMisses::cpu2.mmu.itb.walker          974                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.demandMisses::total          974                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.overallMisses::cpu2.mmu.itb.walker          974                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.overallMisses::total          974                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.demandAccesses::cpu2.mmu.itb.walker         1495                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandAccesses::total         1495                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::cpu2.mmu.itb.walker         1495                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::total         1495                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandMissRate::cpu2.mmu.itb.walker     0.651505                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.demandMissRate::total     0.651505                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::cpu2.mmu.itb.walker     0.651505                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::total     0.651505                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.writebacks::writebacks            3                       # number of writebacks (Count)
system.cpu2.itb_walker_cache.writebacks::total            3                       # number of writebacks (Count)
system.cpu2.itb_walker_cache.replacements          825                       # number of replacements (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::cpu2.mmu.itb.walker          521                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::total          521                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::cpu2.mmu.itb.walker          974                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::total          974                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::cpu2.mmu.itb.walker         1495                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::total         1495                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.missRate::cpu2.mmu.itb.walker     0.651505                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.missRate::total     0.651505                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse     3.722686                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs         1490                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs          972                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs     1.532922                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick 338966097500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.occupancies::cpu2.mmu.itb.walker     3.722686                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::cpu2.mmu.itb.walker     0.232668                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::total     0.232668                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu2.itb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu2.itb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.itb_walker_cache.tags.tagAccesses         3964                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses         3964                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.rdAccesses                4091591                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                2730256                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                      214                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                       56                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses               18640742                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      376                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions           8564                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples         4258                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 1043054490.893377                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 1742007266.047282                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10         4258    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value        11000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  10000655500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total         4258                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 345669690776                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED 4441326022224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq               2921354                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp              2921354                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                55532                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               55532                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.cmos.pio           56                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.dma1.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio         5890                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.keyboard.pio         1376                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.pic1.pio           56                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.pic2.pio           52                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.pit.pio      5795590                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.speaker.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.io_apic.pio         1438                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio        41254                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.fake_com_2.pio           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.fake_com_3.pio           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.fake_com_4.pio           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.fake_floppy.pio           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.pci_host.pio        18934                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.default_bus.cpu_side_ports[0]           64                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total      5864766                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port        87378                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::total        87378                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port         1628                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total         1628                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                  5953772                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.cmos.pio           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.dma1.pio            3                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio         3537                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.keyboard.pio          688                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.pic1.pio           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.pic2.pio           26                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.pit.pio      2897795                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.speaker.pio            2                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.io_apic.pio         2876                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio        20627                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.fake_com_2.pio            6                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.fake_com_3.pio            6                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.fake_com_4.pio            6                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.fake_floppy.pio            5                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.pci_host.pio        35715                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.default_bus.cpu_side_ports[0]           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total      2961380                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port      2764232                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::total      2764232                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port         3256                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total         3256                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                   5728868                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.demandMisses::pc.south_bridge.ide        43689                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total              43689                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pc.south_bridge.ide        43689                       # number of overall misses (Count)
system.iocache.overallMisses::total             43689                       # number of overall misses (Count)
system.iocache.demandAccesses::pc.south_bridge.ide        43689                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total            43689                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pc.south_bridge.ide        43689                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total           43689                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.writebacks::writebacks           42528                       # number of writebacks (Count)
system.iocache.writebacks::total                42528                       # number of writebacks (Count)
system.iocache.replacements                     43671                       # number of replacements (Count)
system.iocache.ReadReq.misses::pc.south_bridge.ide         1145                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total             1145                       # number of ReadReq misses (Count)
system.iocache.ReadReq.accesses::pc.south_bridge.ide         1145                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total           1145                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.WriteLineReq.misses::pc.south_bridge.ide        42544                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.misses::total        42544                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.accesses::pc.south_bridge.ide        42544                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.accesses::total        42544                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                0.393254                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                   43673                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                 43673                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick           4669338211001                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pc.south_bridge.ide     0.393254                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pc.south_bridge.ide     0.024578                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total           0.024578                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::2              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                393201                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses               393201                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu0.mmu.dtb.walker          789                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.mmu.itb.walker          699                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.inst                   888                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                306057                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.mmu.dtb.walker          736                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.mmu.itb.walker         1007                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                   993                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                 26474                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.mmu.dtb.walker          325                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.mmu.itb.walker          581                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                   626                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                 30512                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    369687                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.mmu.dtb.walker          789                       # number of overall hits (Count)
system.l2.overallHits::cpu0.mmu.itb.walker          699                       # number of overall hits (Count)
system.l2.overallHits::cpu0.inst                  888                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data               306057                       # number of overall hits (Count)
system.l2.overallHits::cpu1.mmu.dtb.walker          736                       # number of overall hits (Count)
system.l2.overallHits::cpu1.mmu.itb.walker         1007                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                  993                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                26474                       # number of overall hits (Count)
system.l2.overallHits::cpu2.mmu.dtb.walker          325                       # number of overall hits (Count)
system.l2.overallHits::cpu2.mmu.itb.walker          581                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                  626                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                30512                       # number of overall hits (Count)
system.l2.overallHits::total                   369687                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.mmu.dtb.walker          233                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.mmu.itb.walker          138                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.inst               24252                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data             1625887                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.mmu.dtb.walker          207                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.mmu.itb.walker          119                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst               13307                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data               99240                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.mmu.dtb.walker          111                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.mmu.itb.walker           81                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                9203                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data              122104                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1894882                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.mmu.dtb.walker          233                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.mmu.itb.walker          138                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.inst              24252                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data            1625887                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.mmu.dtb.walker          207                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.mmu.itb.walker          119                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst              13307                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data              99240                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.mmu.dtb.walker          111                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.mmu.itb.walker           81                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst               9203                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data             122104                       # number of overall misses (Count)
system.l2.overallMisses::total                1894882                       # number of overall misses (Count)
system.l2.demandAccesses::cpu0.mmu.dtb.walker         1022                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.mmu.itb.walker          837                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.inst             25140                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data           1931944                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.mmu.dtb.walker          943                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.mmu.itb.walker         1126                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst             14300                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data            125714                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.mmu.dtb.walker          436                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.mmu.itb.walker          662                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst              9829                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data            152616                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2264569                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.mmu.dtb.walker         1022                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.mmu.itb.walker          837                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst            25140                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data          1931944                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.mmu.dtb.walker          943                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.mmu.itb.walker         1126                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst            14300                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data           125714                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.mmu.dtb.walker          436                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.mmu.itb.walker          662                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst             9829                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data           152616                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2264569                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.mmu.dtb.walker     0.227984                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.mmu.itb.walker     0.164875                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.inst          0.964678                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.841581                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.mmu.dtb.walker     0.219512                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.mmu.itb.walker     0.105684                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.930559                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.789411                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.mmu.dtb.walker     0.254587                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.mmu.itb.walker     0.122356                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.936311                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.800073                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.836752                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.mmu.dtb.walker     0.227984                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.mmu.itb.walker     0.164875                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.964678                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.841581                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.mmu.dtb.walker     0.219512                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.mmu.itb.walker     0.105684                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.930559                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.789411                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.mmu.dtb.walker     0.254587                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.mmu.itb.walker     0.122356                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.936311                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.800073                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.836752                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               743667                       # number of writebacks (Count)
system.l2.writebacks::total                    743667                       # number of writebacks (Count)
system.l2.replacements                        2557452                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst            888                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst            993                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst            626                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               2507                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst        24252                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst        13307                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst         9203                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            46762                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu0.inst        25140                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst        14300                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst         9829                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          49269                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.964678                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.930559                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.936311                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.949116                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu0.data             29098                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data              7501                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data              8756                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 45355                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          428400                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data           59087                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data           63340                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              550827                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu0.data        457498                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data         66588                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data         72096                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            596182                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.936398                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.887352                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.878551                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.923924                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu0.mmu.dtb.walker          789                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu0.mmu.itb.walker          699                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu0.data        276959                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.mmu.dtb.walker          736                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.mmu.itb.walker         1007                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data         18973                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.mmu.dtb.walker          325                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.mmu.itb.walker          581                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data         21756                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            321825                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.mmu.dtb.walker          233                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu0.mmu.itb.walker          138                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu0.data      1197487                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.mmu.dtb.walker          207                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.mmu.itb.walker          119                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data        40153                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.mmu.dtb.walker          111                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.mmu.itb.walker           81                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data        58764                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1297293                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu0.mmu.dtb.walker         1022                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu0.mmu.itb.walker          837                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu0.data      1474446                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.mmu.dtb.walker          943                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.mmu.itb.walker         1126                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data        59126                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.mmu.dtb.walker          436                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.mmu.itb.walker          662                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data        80520                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1619118                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.mmu.dtb.walker     0.227984                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu0.mmu.itb.walker     0.164875                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu0.data     0.812161                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.mmu.dtb.walker     0.219512                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.mmu.itb.walker     0.105684                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.679109                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.mmu.dtb.walker     0.254587                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.mmu.itb.walker     0.122356                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.729806                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.801234                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.UpgradeReq.hits::cpu0.data             9491                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data             3248                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data              714                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                13453                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data           9650                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu1.data           8197                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu2.data          10676                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total              28523                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu0.data        19141                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data        11445                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data        11390                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total            41976                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.504153                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu1.data     0.716208                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu2.data     0.937313                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.679507                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks        22490                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            22490                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        22490                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        22490                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       850044                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           850044                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       850044                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       850044                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  1023.984480                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      3938630                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    2557603                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.539969                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     233.061077                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.mmu.dtb.walker     0.095540                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.mmu.itb.walker     0.001058                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       57.417189                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data      325.979161                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.mmu.dtb.walker     0.004341                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.mmu.itb.walker     0.002108                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst        8.406296                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data      295.702210                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.mmu.dtb.walker     0.005513                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.mmu.itb.walker     0.001689                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst        3.010493                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data      100.297805                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.227599                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.mmu.dtb.walker     0.000093                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.mmu.itb.walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.056071                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.318339                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.mmu.dtb.walker     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.mmu.itb.walker     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.008209                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.288772                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.mmu.dtb.walker     0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.mmu.itb.walker     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.002940                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.097947                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           1024                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  313                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  644                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   66                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   11549913                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  11549913                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.mmu.dtb.walker        14912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.mmu.itb.walker         8832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.inst      1551744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data    104044928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.dtb.walker        13248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.itb.walker         7616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst       851648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data      6344640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.mmu.dtb.walker         7104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.mmu.itb.walker         5184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst       588672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data      7803008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::pc.south_bridge.ide        35904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      121277440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst      1551744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst       851648                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst       588672                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      2992064                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     50316480                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     50316480                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.mmu.dtb.walker          233                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.mmu.itb.walker          138                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.inst        24246                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data      1625702                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.dtb.walker          207                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.itb.walker          119                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst        13307                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data        99135                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.mmu.dtb.walker          111                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.mmu.itb.walker           81                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst         9198                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data       121922                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::pc.south_bridge.ide          561                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1894960                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       786195                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         786195                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.mmu.dtb.walker         3115                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.mmu.itb.walker         1845                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.inst        324158                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data      21734911                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.dtb.walker         2767                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.itb.walker         1591                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst        177909                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data       1325391                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.mmu.dtb.walker         1484                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.mmu.itb.walker         1083                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst        122973                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data       1630043                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::pc.south_bridge.ide         7500                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          25334771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst       324158                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst       177909                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst       122973                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        625040                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     10511077                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         10511077                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     10511077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.dtb.walker         3115                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.itb.walker         1845                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst       324158                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data     21734911                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.dtb.walker         2767                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.itb.walker         1591                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst       177909                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data      1325391                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.mmu.dtb.walker         1484                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.mmu.itb.walker         1083                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst       122973                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data      1630043                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::pc.south_bridge.ide         7500                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         35845848                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesRead                     0                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1838206354080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  1838206354080                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   384.000000                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 4786995713000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1838206354080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  1838206354080                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   384.000000                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 4786995713000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              2920457                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             4265657                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               17841                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              17841                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        786195                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1097043                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq            118834                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp            28693                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             552394                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            550657                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1345200                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          42544                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp         42544                       # Transaction distribution (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu0.interrupts.int_responder          628                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu1.interrupts.int_responder          500                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu2.interrupts.int_responder          500                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::total         1628                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls.port       131049                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total       131049                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port      5864766                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu0.interrupts.pio         3780                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu1.interrupts.pio         3024                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu2.interrupts.pio         3000                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      5778255                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     11652825                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu1.interrupts.int_responder          182                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu2.interrupts.int_responder          180                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::total          362                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu0.interrupts.int_responder           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu2.interrupts.int_responder           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::total           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::system.cpu0.interrupts.int_responder            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::system.cpu1.interrupts.int_responder            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::total           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                11785900                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu0.interrupts.int_responder         1256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu1.interrupts.int_responder         1000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu2.interrupts.int_responder         1000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::total         3256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::system.mem_ctrls.port      2795072                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::total      2795072                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port      2961380                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu0.interrupts.pio         7560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu1.interrupts.pio         6048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu2.interrupts.pio         6000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    168856256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    171837244                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu1.interrupts.int_responder          364                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu2.interrupts.int_responder          360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::total          724                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu0.interrupts.int_responder           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu2.interrupts.int_responder           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::total           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::system.cpu0.interrupts.int_responder           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::system.cpu1.interrupts.int_responder           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::total           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                174636368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            4997270                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000213                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.014590                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  4996206     99.98%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     1064      0.02%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              4997270                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests        3942210                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2057362                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests          906                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.transDist::ReadReq            1                       # Transaction distribution (Count)
system.pc.default_bus.transDist::ReadResp            1                       # Transaction distribution (Count)
system.pc.default_bus.transDist::WriteReq           31                       # Transaction distribution (Count)
system.pc.default_bus.transDist::WriteResp           31                       # Transaction distribution (Count)
system.pc.default_bus.pktCount_system.iobus.default::system.pc.empty_isa.pio           64                       # Packet count per connected requestor and responder (Count)
system.pc.default_bus.pktCount_system.iobus.default::total           64                       # Packet count per connected requestor and responder (Count)
system.pc.default_bus.pktSize_system.iobus.default::system.pc.empty_isa.pio           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.pc.default_bus.pktSize_system.iobus.default::total           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            9                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes        36864                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            9                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          664                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes      2722816                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          668                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadReq             2920457                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp            4764530                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq              16828                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp             16828                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       850044                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        43076                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1381895                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq           132117                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp          132117                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            670026                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           670026                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          49286                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1794787                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port        73363                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     11906215                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         5461                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         5113                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        40868                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port       623534                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         5398                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         4180                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port        27417                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port       745986                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         2773                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         1709                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               13442017                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port      3086208                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port    175072158                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port       125760                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       118912                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port      1699840                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     18124172                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port       120576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        94656                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port      1125120                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port     21374418                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        62528                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        38656                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               221043004                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         2558641                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  47594688                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           8141702                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.240023                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.496266                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 6415384     78.80%     78.80% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                 1526722     18.75%     97.55% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                  174000      2.14%     99.69% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                   23859      0.29%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                    1008      0.01%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                     516      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     210      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       3      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               7                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             8141702                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 4786995713000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests       4921231                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2399875                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests       345139                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops         1257265                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops      1192337                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops        64928                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                     6106                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

