###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID srv02749)
#  Generated on:      Sun Apr 30 22:40:52 2023
#  Design:            computer
#  Command:           timeDesign -postRoute -hold
###############################################################
Path 1: MET Removal Check with Pin master_clock_r_REG1324_S21_IP/C 
Endpoint:   master_clock_r_REG1324_S21_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.869
+ Removal                       0.204
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.173
  Arrival Time                  2.436
  Slack Time                    1.264
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                                  |       |                  |        |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------+--------+-------+---------+----------| 
     | Test                             |   v   | Test             |        |       |   1.301 |    0.038 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP   | 0.000 |   1.301 |    0.038 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP   | 0.311 |   1.612 |    0.349 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2   | 0.000 |   1.612 |    0.349 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2   | 0.123 |   1.735 |    0.471 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2 | 0.000 |   1.735 |    0.471 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2 | 0.310 |   2.045 |    0.781 | 
     | U15977/S                         |   v   | FE_PHN576_n31540 | IMUX23 | 0.011 |   2.056 |    0.792 | 
     | U15977/Q                         |   ^   | n31541           | IMUX23 | 0.333 |   2.389 |    1.125 | 
     | master_clock_r_REG1324_S21_IP/RN |   ^   | n31541           | DFSEC1 | 0.048 |   2.436 |    1.173 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    1.292 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.292 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.497 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.507 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.534 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.536 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.577 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.587 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.684 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.423 |    1.687 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   0.530 |    1.794 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   0.542 |    1.806 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   0.570 |    1.833 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   0.575 |    1.838 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   0.638 |    1.902 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   0.642 |    1.905 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.049 |   0.690 |    1.954 | 
     | CORE_Clock__L8_I50/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   0.709 |    1.973 | 
     | CORE_Clock__L8_I50/Q            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.061 |   0.770 |    2.034 | 
     | CORE_Clock__L9_I84/A            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   0.773 |    2.037 | 
     | CORE_Clock__L9_I84/Q            |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.039 |   0.813 |    2.076 | 
     | CORE_Clock__L10_I162/A          |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.003 |   0.816 |    2.079 | 
     | CORE_Clock__L10_I162/Q          |   ^   | CORE_Clock__L10_N162 | CLKIN15 | 0.051 |   0.867 |    2.130 | 
     | master_clock_r_REG1324_S21_IP/C |   ^   | CORE_Clock__L10_N162 | DFSEC1  | 0.002 |   0.869 |    2.133 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin master_clock_r_REG1266_S21_IP/C 
Endpoint:   master_clock_r_REG1266_S21_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.869
+ Removal                       0.204
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.173
  Arrival Time                  2.437
  Slack Time                    1.264
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                                  |       |                  |        |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------+--------+-------+---------+----------| 
     | Test                             |   v   | Test             |        |       |   1.301 |    0.037 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP   | 0.000 |   1.301 |    0.037 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP   | 0.311 |   1.612 |    0.348 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2   | 0.000 |   1.612 |    0.348 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2   | 0.123 |   1.735 |    0.471 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2 | 0.000 |   1.735 |    0.471 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2 | 0.310 |   2.045 |    0.781 | 
     | U15977/S                         |   v   | FE_PHN576_n31540 | IMUX23 | 0.011 |   2.056 |    0.792 | 
     | U15977/Q                         |   ^   | n31541           | IMUX23 | 0.333 |   2.389 |    1.125 | 
     | master_clock_r_REG1266_S21_IP/RN |   ^   | n31541           | DFSEC1 | 0.048 |   2.437 |    1.173 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    1.292 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.292 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.497 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.508 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.535 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.537 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.577 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.587 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.684 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.423 |    1.688 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   0.530 |    1.794 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   0.542 |    1.806 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   0.570 |    1.834 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   0.575 |    1.839 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   0.638 |    1.902 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   0.642 |    1.906 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.049 |   0.690 |    1.955 | 
     | CORE_Clock__L8_I50/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   0.709 |    1.973 | 
     | CORE_Clock__L8_I50/Q            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.061 |   0.770 |    2.035 | 
     | CORE_Clock__L9_I84/A            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   0.773 |    2.037 | 
     | CORE_Clock__L9_I84/Q            |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.039 |   0.813 |    2.077 | 
     | CORE_Clock__L10_I162/A          |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.003 |   0.816 |    2.080 | 
     | CORE_Clock__L10_I162/Q          |   ^   | CORE_Clock__L10_N162 | CLKIN15 | 0.051 |   0.867 |    2.131 | 
     | master_clock_r_REG1266_S21_IP/C |   ^   | CORE_Clock__L10_N162 | DFSEC1  | 0.002 |   0.869 |    2.133 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin master_clock_r_REG923_S21_IP/C 
Endpoint:   master_clock_r_REG923_S21_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.868
+ Removal                       0.204
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.171
  Arrival Time                  2.436
  Slack Time                    1.265
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                                 |       |                  |        |       |  Time   |   Time   | 
     |---------------------------------+-------+------------------+--------+-------+---------+----------| 
     | Test                            |   v   | Test             |        |       |   1.301 |    0.036 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP   | 0.000 |   1.301 |    0.036 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP   | 0.311 |   1.612 |    0.347 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2   | 0.000 |   1.612 |    0.347 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2   | 0.123 |   1.735 |    0.470 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2 | 0.000 |   1.735 |    0.470 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2 | 0.310 |   2.045 |    0.780 | 
     | U15977/S                        |   v   | FE_PHN576_n31540 | IMUX23 | 0.011 |   2.056 |    0.791 | 
     | U15977/Q                        |   ^   | n31541           | IMUX23 | 0.333 |   2.389 |    1.124 | 
     | master_clock_r_REG923_S21_IP/RN |   ^   | n31541           | DFSEC1 | 0.047 |   2.436 |    1.171 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.028 |    1.293 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.293 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.498 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.509 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.536 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.538 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.578 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.588 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.685 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.423 |    1.688 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   0.530 |    1.795 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   0.542 |    1.807 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   0.570 |    1.835 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   0.575 |    1.840 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   0.638 |    1.903 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   0.642 |    1.907 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.049 |   0.690 |    1.955 | 
     | CORE_Clock__L8_I50/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   0.709 |    1.974 | 
     | CORE_Clock__L8_I50/Q           |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.061 |   0.770 |    2.035 | 
     | CORE_Clock__L9_I84/A           |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   0.773 |    2.038 | 
     | CORE_Clock__L9_I84/Q           |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.039 |   0.813 |    2.078 | 
     | CORE_Clock__L10_I162/A         |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.003 |   0.815 |    2.080 | 
     | CORE_Clock__L10_I162/Q         |   ^   | CORE_Clock__L10_N162 | CLKIN15 | 0.051 |   0.867 |    2.132 | 
     | master_clock_r_REG923_S21_IP/C |   ^   | CORE_Clock__L10_N162 | DFSEC1  | 0.001 |   0.868 |    2.133 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin master_clock_r_REG19_S4/C 
Endpoint:   master_clock_r_REG19_S4/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                 (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.878
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.978
  Arrival Time                  2.262
  Slack Time                    1.284
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                            |       |                  |        |       |  Time   |   Time   | 
     |----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                 |   v   | ScanEnable       |        |       |   1.301 |    0.018 | 
     | PAD_ScanEnable/PAD         |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.018 | 
     | PAD_ScanEnable/Y           |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.373 | 
     | FE_PHC577_n28809/A         |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.376 | 
     | FE_PHC577_n28809/Q         |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.638 | 
     | FE_PHC570_n28809/A         |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.638 | 
     | FE_PHC570_n28809/Q         |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.977 | 
     | master_clock_r_REG19_S4/SE |   v   | FE_PHN570_n28809 | DFSC1  | 0.001 |   2.262 |    0.978 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                           |       |                      |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                     |   ^   | Clock                |         |       |   0.028 |    1.312 | 
     | PAD_Clock/PAD             |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.312 | 
     | PAD_Clock/Y               |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.517 | 
     | CORE_Clock__L1_I0/A       |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.527 | 
     | CORE_Clock__L1_I0/Q       |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.554 | 
     | CORE_Clock__L2_I0/A       |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.557 | 
     | CORE_Clock__L2_I0/Q       |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.597 | 
     | CORE_Clock__L3_I2/A       |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.607 | 
     | CORE_Clock__L3_I2/Q       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.704 | 
     | CORE_Clock__L4_I4/A       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.706 | 
     | CORE_Clock__L4_I4/Q       |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.816 | 
     | CORE_Clock__L5_I5/A       |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.819 | 
     | CORE_Clock__L5_I5/Q       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.862 | 
     | CORE_Clock__L6_I10/A      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.876 | 
     | CORE_Clock__L6_I10/Q      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.928 | 
     | CORE_Clock__L7_I20/A      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.943 | 
     | CORE_Clock__L7_I20/Q      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.985 | 
     | CORE_Clock__L8_I40/A      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    1.997 | 
     | CORE_Clock__L8_I40/Q      |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.050 | 
     | CORE_Clock__L9_I72/A      |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.063 | 
     | CORE_Clock__L9_I72/Q      |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.088 | 
     | CORE_Clock__L10_I139/A    |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.090 | 
     | CORE_Clock__L10_I139/Q    |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.154 | 
     | master_clock_r_REG19_S4/C |   ^   | CORE_Clock__L10_N139 | DFSC1   | 0.007 |   0.878 |    2.162 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin master_clock_r_REG17_S4/C 
Endpoint:   master_clock_r_REG17_S4/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                 (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.878
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.978
  Arrival Time                  2.263
  Slack Time                    1.285
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                            |       |                  |        |       |  Time   |   Time   | 
     |----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                 |   v   | ScanEnable       |        |       |   1.301 |    0.016 | 
     | PAD_ScanEnable/PAD         |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.016 | 
     | PAD_ScanEnable/Y           |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.372 | 
     | FE_PHC577_n28809/A         |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.374 | 
     | FE_PHC577_n28809/Q         |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.636 | 
     | FE_PHC570_n28809/A         |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.637 | 
     | FE_PHC570_n28809/Q         |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.976 | 
     | master_clock_r_REG17_S4/SE |   v   | FE_PHN570_n28809 | DFSC1  | 0.002 |   2.263 |    0.978 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                           |       |                      |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                     |   ^   | Clock                |         |       |   0.028 |    1.313 | 
     | PAD_Clock/PAD             |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.313 | 
     | PAD_Clock/Y               |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.518 | 
     | CORE_Clock__L1_I0/A       |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.529 | 
     | CORE_Clock__L1_I0/Q       |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.556 | 
     | CORE_Clock__L2_I0/A       |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.558 | 
     | CORE_Clock__L2_I0/Q       |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.598 | 
     | CORE_Clock__L3_I2/A       |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.608 | 
     | CORE_Clock__L3_I2/Q       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.705 | 
     | CORE_Clock__L4_I4/A       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.708 | 
     | CORE_Clock__L4_I4/Q       |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.817 | 
     | CORE_Clock__L5_I5/A       |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.821 | 
     | CORE_Clock__L5_I5/Q       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.864 | 
     | CORE_Clock__L6_I10/A      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.877 | 
     | CORE_Clock__L6_I10/Q      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.929 | 
     | CORE_Clock__L7_I20/A      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.944 | 
     | CORE_Clock__L7_I20/Q      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.986 | 
     | CORE_Clock__L8_I40/A      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    1.998 | 
     | CORE_Clock__L8_I40/Q      |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.051 | 
     | CORE_Clock__L9_I72/A      |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.064 | 
     | CORE_Clock__L9_I72/Q      |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.090 | 
     | CORE_Clock__L10_I139/A    |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.091 | 
     | CORE_Clock__L10_I139/Q    |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.156 | 
     | master_clock_r_REG17_S4/C |   ^   | CORE_Clock__L10_N139 | DFSC1   | 0.007 |   0.878 |    2.163 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin master_clock_r_REG20_S4/C 
Endpoint:   master_clock_r_REG20_S4/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                 (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.878
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.978
  Arrival Time                  2.264
  Slack Time                    1.286
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                            |       |                  |        |       |  Time   |   Time   | 
     |----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                 |   v   | ScanEnable       |        |       |   1.301 |    0.015 | 
     | PAD_ScanEnable/PAD         |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.015 | 
     | PAD_ScanEnable/Y           |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.371 | 
     | FE_PHC577_n28809/A         |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.373 | 
     | FE_PHC577_n28809/Q         |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.635 | 
     | FE_PHC570_n28809/A         |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.636 | 
     | FE_PHC570_n28809/Q         |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.975 | 
     | master_clock_r_REG20_S4/SE |   v   | FE_PHN570_n28809 | DFSC1  | 0.004 |   2.264 |    0.978 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                           |       |                      |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                     |   ^   | Clock                |         |       |   0.028 |    1.314 | 
     | PAD_Clock/PAD             |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.314 | 
     | PAD_Clock/Y               |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.519 | 
     | CORE_Clock__L1_I0/A       |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.530 | 
     | CORE_Clock__L1_I0/Q       |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.557 | 
     | CORE_Clock__L2_I0/A       |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.559 | 
     | CORE_Clock__L2_I0/Q       |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.599 | 
     | CORE_Clock__L3_I2/A       |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.609 | 
     | CORE_Clock__L3_I2/Q       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.706 | 
     | CORE_Clock__L4_I4/A       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.709 | 
     | CORE_Clock__L4_I4/Q       |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.818 | 
     | CORE_Clock__L5_I5/A       |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.822 | 
     | CORE_Clock__L5_I5/Q       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.865 | 
     | CORE_Clock__L6_I10/A      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.878 | 
     | CORE_Clock__L6_I10/Q      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.930 | 
     | CORE_Clock__L7_I20/A      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.945 | 
     | CORE_Clock__L7_I20/Q      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.987 | 
     | CORE_Clock__L8_I40/A      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    1.999 | 
     | CORE_Clock__L8_I40/Q      |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.052 | 
     | CORE_Clock__L9_I72/A      |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.065 | 
     | CORE_Clock__L9_I72/Q      |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.091 | 
     | CORE_Clock__L10_I139/A    |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.092 | 
     | CORE_Clock__L10_I139/Q    |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.157 | 
     | master_clock_r_REG20_S4/C |   ^   | CORE_Clock__L10_N139 | DFSC1   | 0.008 |   0.878 |    2.164 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin master_clock_r_REG4_S5/C 
Endpoint:   master_clock_r_REG4_S5/SE (v) checked with  leading edge of 'master_
clock'
Beginpoint: ScanEnable                (v) triggered by  leading edge of 'master_
clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.877
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.977
  Arrival Time                  2.263
  Slack Time                    1.286
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                           |       |                  |        |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                |   v   | ScanEnable       |        |       |   1.301 |    0.015 | 
     | PAD_ScanEnable/PAD        |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.015 | 
     | PAD_ScanEnable/Y          |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.371 | 
     | FE_PHC577_n28809/A        |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.373 | 
     | FE_PHC577_n28809/Q        |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.635 | 
     | FE_PHC570_n28809/A        |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.636 | 
     | FE_PHC570_n28809/Q        |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.975 | 
     | master_clock_r_REG4_S5/SE |   v   | FE_PHN570_n28809 | DFSC1  | 0.003 |   2.263 |    0.977 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                          |       |                      |         |       |  Time   |   Time   | 
     |--------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                    |   ^   | Clock                |         |       |   0.028 |    1.314 | 
     | PAD_Clock/PAD            |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.314 | 
     | PAD_Clock/Y              |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.519 | 
     | CORE_Clock__L1_I0/A      |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.530 | 
     | CORE_Clock__L1_I0/Q      |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.557 | 
     | CORE_Clock__L2_I0/A      |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.559 | 
     | CORE_Clock__L2_I0/Q      |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.599 | 
     | CORE_Clock__L3_I2/A      |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.609 | 
     | CORE_Clock__L3_I2/Q      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.706 | 
     | CORE_Clock__L4_I4/A      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.709 | 
     | CORE_Clock__L4_I4/Q      |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.818 | 
     | CORE_Clock__L5_I5/A      |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.822 | 
     | CORE_Clock__L5_I5/Q      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.865 | 
     | CORE_Clock__L6_I10/A     |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.878 | 
     | CORE_Clock__L6_I10/Q     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.930 | 
     | CORE_Clock__L7_I20/A     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.945 | 
     | CORE_Clock__L7_I20/Q     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.987 | 
     | CORE_Clock__L8_I40/A     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    1.999 | 
     | CORE_Clock__L8_I40/Q     |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.052 | 
     | CORE_Clock__L9_I72/A     |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.065 | 
     | CORE_Clock__L9_I72/Q     |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.091 | 
     | CORE_Clock__L10_I139/A   |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.092 | 
     | CORE_Clock__L10_I139/Q   |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.157 | 
     | master_clock_r_REG4_S5/C |   ^   | CORE_Clock__L10_N139 | DFSC1   | 0.007 |   0.877 |    2.163 | 
     +------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin master_clock_r_REG3_S4/C 
Endpoint:   master_clock_r_REG3_S4/SE (v) checked with  leading edge of 'master_
clock'
Beginpoint: ScanEnable                (v) triggered by  leading edge of 'master_
clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.878
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.978
  Arrival Time                  2.265
  Slack Time                    1.288
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                           |       |                  |        |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                |   v   | ScanEnable       |        |       |   1.301 |    0.014 | 
     | PAD_ScanEnable/PAD        |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.014 | 
     | PAD_ScanEnable/Y          |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.369 | 
     | FE_PHC577_n28809/A        |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.372 | 
     | FE_PHC577_n28809/Q        |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.634 | 
     | FE_PHC570_n28809/A        |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.634 | 
     | FE_PHC570_n28809/Q        |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.973 | 
     | master_clock_r_REG3_S4/SE |   v   | FE_PHN570_n28809 | DFSC1  | 0.005 |   2.265 |    0.978 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                          |       |                      |         |       |  Time   |   Time   | 
     |--------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                    |   ^   | Clock                |         |       |   0.028 |    1.316 | 
     | PAD_Clock/PAD            |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.316 | 
     | PAD_Clock/Y              |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.521 | 
     | CORE_Clock__L1_I0/A      |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.531 | 
     | CORE_Clock__L1_I0/Q      |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.558 | 
     | CORE_Clock__L2_I0/A      |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.561 | 
     | CORE_Clock__L2_I0/Q      |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.601 | 
     | CORE_Clock__L3_I2/A      |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.611 | 
     | CORE_Clock__L3_I2/Q      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.708 | 
     | CORE_Clock__L4_I4/A      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.710 | 
     | CORE_Clock__L4_I4/Q      |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.820 | 
     | CORE_Clock__L5_I5/A      |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.823 | 
     | CORE_Clock__L5_I5/Q      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.866 | 
     | CORE_Clock__L6_I10/A     |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.880 | 
     | CORE_Clock__L6_I10/Q     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.932 | 
     | CORE_Clock__L7_I20/A     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.947 | 
     | CORE_Clock__L7_I20/Q     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.989 | 
     | CORE_Clock__L8_I40/A     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.001 | 
     | CORE_Clock__L8_I40/Q     |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.054 | 
     | CORE_Clock__L9_I72/A     |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.067 | 
     | CORE_Clock__L9_I72/Q     |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.092 | 
     | CORE_Clock__L10_I139/A   |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.094 | 
     | CORE_Clock__L10_I139/Q   |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.158 | 
     | master_clock_r_REG3_S4/C |   ^   | CORE_Clock__L10_N139 | DFSC1   | 0.007 |   0.878 |    2.165 | 
     +------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin master_clock_r_REG6_S4/C 
Endpoint:   master_clock_r_REG6_S4/SE (v) checked with  leading edge of 'master_
clock'
Beginpoint: ScanEnable                (v) triggered by  leading edge of 'master_
clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.878
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.978
  Arrival Time                  2.266
  Slack Time                    1.288
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                           |       |                  |        |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                |   v   | ScanEnable       |        |       |   1.301 |    0.013 | 
     | PAD_ScanEnable/PAD        |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.013 | 
     | PAD_ScanEnable/Y          |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.369 | 
     | FE_PHC577_n28809/A        |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.371 | 
     | FE_PHC577_n28809/Q        |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.633 | 
     | FE_PHC570_n28809/A        |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.634 | 
     | FE_PHC570_n28809/Q        |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.973 | 
     | master_clock_r_REG6_S4/SE |   v   | FE_PHN570_n28809 | DFSC1  | 0.005 |   2.266 |    0.978 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                          |       |                      |         |       |  Time   |   Time   | 
     |--------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                    |   ^   | Clock                |         |       |   0.028 |    1.316 | 
     | PAD_Clock/PAD            |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.316 | 
     | PAD_Clock/Y              |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.521 | 
     | CORE_Clock__L1_I0/A      |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.532 | 
     | CORE_Clock__L1_I0/Q      |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.559 | 
     | CORE_Clock__L2_I0/A      |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.561 | 
     | CORE_Clock__L2_I0/Q      |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.601 | 
     | CORE_Clock__L3_I2/A      |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.611 | 
     | CORE_Clock__L3_I2/Q      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.708 | 
     | CORE_Clock__L4_I4/A      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.710 | 
     | CORE_Clock__L4_I4/Q      |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.820 | 
     | CORE_Clock__L5_I5/A      |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.824 | 
     | CORE_Clock__L5_I5/Q      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.867 | 
     | CORE_Clock__L6_I10/A     |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.880 | 
     | CORE_Clock__L6_I10/Q     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.932 | 
     | CORE_Clock__L7_I20/A     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.947 | 
     | CORE_Clock__L7_I20/Q     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.989 | 
     | CORE_Clock__L8_I40/A     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.001 | 
     | CORE_Clock__L8_I40/Q     |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.054 | 
     | CORE_Clock__L9_I72/A     |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.067 | 
     | CORE_Clock__L9_I72/Q     |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.093 | 
     | CORE_Clock__L10_I139/A   |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.094 | 
     | CORE_Clock__L10_I139/Q   |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.159 | 
     | master_clock_r_REG6_S4/C |   ^   | CORE_Clock__L10_N139 | DFSC1   | 0.007 |   0.878 |    2.166 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin master_clock_r_REG16_S4/C 
Endpoint:   master_clock_r_REG16_S4/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                 (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.876
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.976
  Arrival Time                  2.264
  Slack Time                    1.288
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                            |       |                  |        |       |  Time   |   Time   | 
     |----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                 |   v   | ScanEnable       |        |       |   1.301 |    0.013 | 
     | PAD_ScanEnable/PAD         |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.013 | 
     | PAD_ScanEnable/Y           |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.369 | 
     | FE_PHC577_n28809/A         |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.371 | 
     | FE_PHC577_n28809/Q         |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.633 | 
     | FE_PHC570_n28809/A         |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.634 | 
     | FE_PHC570_n28809/Q         |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.973 | 
     | master_clock_r_REG16_S4/SE |   v   | FE_PHN570_n28809 | DFSC1  | 0.003 |   2.264 |    0.976 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                           |       |                      |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                     |   ^   | Clock                |         |       |   0.028 |    1.316 | 
     | PAD_Clock/PAD             |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.316 | 
     | PAD_Clock/Y               |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.521 | 
     | CORE_Clock__L1_I0/A       |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.532 | 
     | CORE_Clock__L1_I0/Q       |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.559 | 
     | CORE_Clock__L2_I0/A       |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.561 | 
     | CORE_Clock__L2_I0/Q       |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.601 | 
     | CORE_Clock__L3_I2/A       |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.611 | 
     | CORE_Clock__L3_I2/Q       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.708 | 
     | CORE_Clock__L4_I4/A       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.711 | 
     | CORE_Clock__L4_I4/Q       |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.820 | 
     | CORE_Clock__L5_I5/A       |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.824 | 
     | CORE_Clock__L5_I5/Q       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.867 | 
     | CORE_Clock__L6_I10/A      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.881 | 
     | CORE_Clock__L6_I10/Q      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.932 | 
     | CORE_Clock__L7_I20/A      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.947 | 
     | CORE_Clock__L7_I20/Q      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.990 | 
     | CORE_Clock__L8_I40/A      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.001 | 
     | CORE_Clock__L8_I40/Q      |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.054 | 
     | CORE_Clock__L9_I72/A      |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.067 | 
     | CORE_Clock__L9_I72/Q      |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.093 | 
     | CORE_Clock__L10_I139/A    |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.094 | 
     | CORE_Clock__L10_I139/Q    |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.159 | 
     | master_clock_r_REG16_S4/C |   ^   | CORE_Clock__L10_N139 | DFSC1   | 0.005 |   0.876 |    2.164 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin master_clock_r_REG18_S4/C 
Endpoint:   master_clock_r_REG18_S4/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                 (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.874
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.974
  Arrival Time                  2.262
  Slack Time                    1.288
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                            |       |                  |        |       |  Time   |   Time   | 
     |----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                 |   v   | ScanEnable       |        |       |   1.301 |    0.013 | 
     | PAD_ScanEnable/PAD         |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.013 | 
     | PAD_ScanEnable/Y           |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.369 | 
     | FE_PHC577_n28809/A         |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.371 | 
     | FE_PHC577_n28809/Q         |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.633 | 
     | FE_PHC570_n28809/A         |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.634 | 
     | FE_PHC570_n28809/Q         |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.973 | 
     | master_clock_r_REG18_S4/SE |   v   | FE_PHN570_n28809 | DFSC1  | 0.001 |   2.262 |    0.974 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                           |       |                      |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                     |   ^   | Clock                |         |       |   0.028 |    1.316 | 
     | PAD_Clock/PAD             |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.316 | 
     | PAD_Clock/Y               |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.521 | 
     | CORE_Clock__L1_I0/A       |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.532 | 
     | CORE_Clock__L1_I0/Q       |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.559 | 
     | CORE_Clock__L2_I0/A       |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.561 | 
     | CORE_Clock__L2_I0/Q       |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.601 | 
     | CORE_Clock__L3_I2/A       |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.611 | 
     | CORE_Clock__L3_I2/Q       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.709 | 
     | CORE_Clock__L4_I4/A       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.711 | 
     | CORE_Clock__L4_I4/Q       |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.821 | 
     | CORE_Clock__L5_I5/A       |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.824 | 
     | CORE_Clock__L5_I5/Q       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.867 | 
     | CORE_Clock__L6_I10/A      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.881 | 
     | CORE_Clock__L6_I10/Q      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.932 | 
     | CORE_Clock__L7_I20/A      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.947 | 
     | CORE_Clock__L7_I20/Q      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.990 | 
     | CORE_Clock__L8_I40/A      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.001 | 
     | CORE_Clock__L8_I40/Q      |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.054 | 
     | CORE_Clock__L9_I72/A      |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.067 | 
     | CORE_Clock__L9_I72/Q      |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.093 | 
     | CORE_Clock__L10_I139/A    |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.094 | 
     | CORE_Clock__L10_I139/Q    |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.159 | 
     | master_clock_r_REG18_S4/C |   ^   | CORE_Clock__L10_N139 | DFSC1   | 0.003 |   0.874 |    2.162 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin master_clock_r_REG5_S4/C 
Endpoint:   master_clock_r_REG5_S4/SE (v) checked with  leading edge of 'master_
clock'
Beginpoint: ScanEnable                (v) triggered by  leading edge of 'master_
clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.878
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.978
  Arrival Time                  2.267
  Slack Time                    1.289
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                           |       |                  |        |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                |   v   | ScanEnable       |        |       |   1.301 |    0.012 | 
     | PAD_ScanEnable/PAD        |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.012 | 
     | PAD_ScanEnable/Y          |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.368 | 
     | FE_PHC577_n28809/A        |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.370 | 
     | FE_PHC577_n28809/Q        |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.632 | 
     | FE_PHC570_n28809/A        |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.633 | 
     | FE_PHC570_n28809/Q        |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.972 | 
     | master_clock_r_REG5_S4/SE |   v   | FE_PHN570_n28809 | DFSC1  | 0.006 |   2.267 |    0.978 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                          |       |                      |         |       |  Time   |   Time   | 
     |--------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                    |   ^   | Clock                |         |       |   0.028 |    1.317 | 
     | PAD_Clock/PAD            |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.317 | 
     | PAD_Clock/Y              |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.522 | 
     | CORE_Clock__L1_I0/A      |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.533 | 
     | CORE_Clock__L1_I0/Q      |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.560 | 
     | CORE_Clock__L2_I0/A      |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.562 | 
     | CORE_Clock__L2_I0/Q      |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.602 | 
     | CORE_Clock__L3_I2/A      |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.612 | 
     | CORE_Clock__L3_I2/Q      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.709 | 
     | CORE_Clock__L4_I4/A      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.712 | 
     | CORE_Clock__L4_I4/Q      |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.821 | 
     | CORE_Clock__L5_I5/A      |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.825 | 
     | CORE_Clock__L5_I5/Q      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.868 | 
     | CORE_Clock__L6_I10/A     |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.882 | 
     | CORE_Clock__L6_I10/Q     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.933 | 
     | CORE_Clock__L7_I20/A     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.948 | 
     | CORE_Clock__L7_I20/Q     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.991 | 
     | CORE_Clock__L8_I40/A     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.002 | 
     | CORE_Clock__L8_I40/Q     |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.055 | 
     | CORE_Clock__L9_I72/A     |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.068 | 
     | CORE_Clock__L9_I72/Q     |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.094 | 
     | CORE_Clock__L10_I139/A   |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.095 | 
     | CORE_Clock__L10_I139/Q   |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.160 | 
     | master_clock_r_REG5_S4/C |   ^   | CORE_Clock__L10_N139 | DFSC1   | 0.007 |   0.878 |    2.167 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin master_clock_r_REG2_S3/C 
Endpoint:   master_clock_r_REG2_S3/SE (v) checked with  leading edge of 'master_
clock'
Beginpoint: ScanEnable                (v) triggered by  leading edge of 'master_
clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.879
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.979
  Arrival Time                  2.269
  Slack Time                    1.290
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                           |       |                  |        |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                |   v   | ScanEnable       |        |       |   1.301 |    0.011 | 
     | PAD_ScanEnable/PAD        |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.011 | 
     | PAD_ScanEnable/Y          |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.367 | 
     | FE_PHC577_n28809/A        |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.369 | 
     | FE_PHC577_n28809/Q        |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.631 | 
     | FE_PHC570_n28809/A        |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.632 | 
     | FE_PHC570_n28809/Q        |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.971 | 
     | master_clock_r_REG2_S3/SE |   v   | FE_PHN570_n28809 | DFSC3  | 0.008 |   2.269 |    0.979 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                          |       |                      |         |       |  Time   |   Time   | 
     |--------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                    |   ^   | Clock                |         |       |   0.028 |    1.318 | 
     | PAD_Clock/PAD            |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.318 | 
     | PAD_Clock/Y              |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.523 | 
     | CORE_Clock__L1_I0/A      |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.534 | 
     | CORE_Clock__L1_I0/Q      |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.561 | 
     | CORE_Clock__L2_I0/A      |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.563 | 
     | CORE_Clock__L2_I0/Q      |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.603 | 
     | CORE_Clock__L3_I2/A      |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.613 | 
     | CORE_Clock__L3_I2/Q      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.710 | 
     | CORE_Clock__L4_I4/A      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.712 | 
     | CORE_Clock__L4_I4/Q      |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.822 | 
     | CORE_Clock__L5_I5/A      |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.826 | 
     | CORE_Clock__L5_I5/Q      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.869 | 
     | CORE_Clock__L6_I10/A     |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.882 | 
     | CORE_Clock__L6_I10/Q     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.934 | 
     | CORE_Clock__L7_I20/A     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.949 | 
     | CORE_Clock__L7_I20/Q     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.991 | 
     | CORE_Clock__L8_I40/A     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.003 | 
     | CORE_Clock__L8_I40/Q     |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.056 | 
     | CORE_Clock__L9_I72/A     |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.069 | 
     | CORE_Clock__L9_I72/Q     |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.095 | 
     | CORE_Clock__L10_I139/A   |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.096 | 
     | CORE_Clock__L10_I139/Q   |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.161 | 
     | master_clock_r_REG2_S3/C |   ^   | CORE_Clock__L10_N139 | DFSC3   | 0.008 |   0.879 |    2.169 | 
     +------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin master_clock_r_REG7_S4/C 
Endpoint:   master_clock_r_REG7_S4/SE (v) checked with  leading edge of 'master_
clock'
Beginpoint: ScanEnable                (v) triggered by  leading edge of 'master_
clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.878
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.978
  Arrival Time                  2.268
  Slack Time                    1.290
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                           |       |                  |        |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                |   v   | ScanEnable       |        |       |   1.301 |    0.011 | 
     | PAD_ScanEnable/PAD        |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.011 | 
     | PAD_ScanEnable/Y          |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.367 | 
     | FE_PHC577_n28809/A        |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.369 | 
     | FE_PHC577_n28809/Q        |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.631 | 
     | FE_PHC570_n28809/A        |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.632 | 
     | FE_PHC570_n28809/Q        |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.971 | 
     | master_clock_r_REG7_S4/SE |   v   | FE_PHN570_n28809 | DFSC1  | 0.007 |   2.268 |    0.978 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                          |       |                      |         |       |  Time   |   Time   | 
     |--------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                    |   ^   | Clock                |         |       |   0.028 |    1.318 | 
     | PAD_Clock/PAD            |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.318 | 
     | PAD_Clock/Y              |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.523 | 
     | CORE_Clock__L1_I0/A      |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.534 | 
     | CORE_Clock__L1_I0/Q      |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.561 | 
     | CORE_Clock__L2_I0/A      |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.563 | 
     | CORE_Clock__L2_I0/Q      |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.603 | 
     | CORE_Clock__L3_I2/A      |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.613 | 
     | CORE_Clock__L3_I2/Q      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.710 | 
     | CORE_Clock__L4_I4/A      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.713 | 
     | CORE_Clock__L4_I4/Q      |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.822 | 
     | CORE_Clock__L5_I5/A      |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.826 | 
     | CORE_Clock__L5_I5/Q      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.869 | 
     | CORE_Clock__L6_I10/A     |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.882 | 
     | CORE_Clock__L6_I10/Q     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.934 | 
     | CORE_Clock__L7_I20/A     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.949 | 
     | CORE_Clock__L7_I20/Q     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.991 | 
     | CORE_Clock__L8_I40/A     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.003 | 
     | CORE_Clock__L8_I40/Q     |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.056 | 
     | CORE_Clock__L9_I72/A     |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.069 | 
     | CORE_Clock__L9_I72/Q     |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.095 | 
     | CORE_Clock__L10_I139/A   |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.096 | 
     | CORE_Clock__L10_I139/Q   |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.161 | 
     | master_clock_r_REG7_S4/C |   ^   | CORE_Clock__L10_N139 | DFSC1   | 0.007 |   0.878 |    2.168 | 
     +------------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin master_clock_r_REG1236_S23_IP/C 
Endpoint:   master_clock_r_REG1236_S23_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.860
+ Removal                       0.204
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.164
  Arrival Time                  2.454
  Slack Time                    1.290
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                                  |       |                  |        |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------+--------+-------+---------+----------| 
     | Test                             |   v   | Test             |        |       |   1.301 |    0.011 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP   | 0.000 |   1.301 |    0.011 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP   | 0.311 |   1.612 |    0.322 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2   | 0.000 |   1.612 |    0.322 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2   | 0.123 |   1.735 |    0.445 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2 | 0.000 |   1.735 |    0.445 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2 | 0.310 |   2.045 |    0.754 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24 | 0.010 |   2.055 |    0.765 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24 | 0.381 |   2.436 |    1.145 | 
     | master_clock_r_REG1236_S23_IP/RN |   ^   | n31537           | DFSEC1 | 0.018 |   2.454 |    1.164 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    1.318 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.318 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.523 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.534 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.561 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.563 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.603 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.613 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.711 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.713 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.820 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.823 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.865 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.869 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.935 | 
     | CORE_Clock__L7_I22/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.662 |    1.952 | 
     | CORE_Clock__L7_I22/Q            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.032 |   0.694 |    1.984 | 
     | CORE_Clock__L8_I45/A            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   0.704 |    1.994 | 
     | CORE_Clock__L8_I45/Q            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   0.760 |    2.050 | 
     | CORE_Clock__L9_I78/A            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   0.763 |    2.053 | 
     | CORE_Clock__L9_I78/Q            |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.039 |   0.803 |    2.093 | 
     | CORE_Clock__L10_I151/A          |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.003 |   0.805 |    2.095 | 
     | CORE_Clock__L10_I151/Q          |   ^   | CORE_Clock__L10_N151 | CLKIN15 | 0.051 |   0.856 |    2.147 | 
     | master_clock_r_REG1236_S23_IP/C |   ^   | CORE_Clock__L10_N151 | DFSEC1  | 0.003 |   0.860 |    2.150 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin master_clock_r_REG10_S4/C 
Endpoint:   master_clock_r_REG10_S4/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                 (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.877
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.977
  Arrival Time                  2.268
  Slack Time                    1.291
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                            |       |                  |        |       |  Time   |   Time   | 
     |----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                 |   v   | ScanEnable       |        |       |   1.301 |    0.010 | 
     | PAD_ScanEnable/PAD         |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.010 | 
     | PAD_ScanEnable/Y           |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.366 | 
     | FE_PHC577_n28809/A         |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.368 | 
     | FE_PHC577_n28809/Q         |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.630 | 
     | FE_PHC570_n28809/A         |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.631 | 
     | FE_PHC570_n28809/Q         |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.970 | 
     | master_clock_r_REG10_S4/SE |   v   | FE_PHN570_n28809 | DFSC1  | 0.007 |   2.268 |    0.977 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                           |       |                      |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                     |   ^   | Clock                |         |       |   0.028 |    1.319 | 
     | PAD_Clock/PAD             |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.319 | 
     | PAD_Clock/Y               |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.524 | 
     | CORE_Clock__L1_I0/A       |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.535 | 
     | CORE_Clock__L1_I0/Q       |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.562 | 
     | CORE_Clock__L2_I0/A       |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.564 | 
     | CORE_Clock__L2_I0/Q       |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.604 | 
     | CORE_Clock__L3_I2/A       |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.614 | 
     | CORE_Clock__L3_I2/Q       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.711 | 
     | CORE_Clock__L4_I4/A       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.713 | 
     | CORE_Clock__L4_I4/Q       |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.823 | 
     | CORE_Clock__L5_I5/A       |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.827 | 
     | CORE_Clock__L5_I5/Q       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.870 | 
     | CORE_Clock__L6_I10/A      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.883 | 
     | CORE_Clock__L6_I10/Q      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.935 | 
     | CORE_Clock__L7_I20/A      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.950 | 
     | CORE_Clock__L7_I20/Q      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.992 | 
     | CORE_Clock__L8_I40/A      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.004 | 
     | CORE_Clock__L8_I40/Q      |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.057 | 
     | CORE_Clock__L9_I72/A      |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.070 | 
     | CORE_Clock__L9_I72/Q      |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.096 | 
     | CORE_Clock__L10_I139/A    |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.097 | 
     | CORE_Clock__L10_I139/Q    |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.162 | 
     | master_clock_r_REG10_S4/C |   ^   | CORE_Clock__L10_N139 | DFSC1   | 0.006 |   0.877 |    2.168 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin master_clock_r_REG1238_S13_IP/C 
Endpoint:   master_clock_r_REG1238_S13_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.860
+ Removal                       0.204
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.164
  Arrival Time                  2.455
  Slack Time                    1.291
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                                  |       |                  |        |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------+--------+-------+---------+----------| 
     | Test                             |   v   | Test             |        |       |   1.301 |    0.010 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP   | 0.000 |   1.301 |    0.010 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP   | 0.311 |   1.612 |    0.321 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2   | 0.000 |   1.612 |    0.321 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2   | 0.123 |   1.735 |    0.444 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2 | 0.000 |   1.735 |    0.444 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2 | 0.310 |   2.045 |    0.754 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24 | 0.010 |   2.055 |    0.764 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24 | 0.381 |   2.436 |    1.145 | 
     | master_clock_r_REG1238_S13_IP/RN |   ^   | n31537           | DFSEC1 | 0.019 |   2.455 |    1.164 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    1.319 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.319 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.524 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.535 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.562 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.564 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.604 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.614 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.711 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.714 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.821 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.824 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.866 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.870 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.936 | 
     | CORE_Clock__L7_I22/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.662 |    1.953 | 
     | CORE_Clock__L7_I22/Q            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.032 |   0.694 |    1.985 | 
     | CORE_Clock__L8_I45/A            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   0.704 |    1.995 | 
     | CORE_Clock__L8_I45/Q            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   0.760 |    2.051 | 
     | CORE_Clock__L9_I78/A            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   0.763 |    2.054 | 
     | CORE_Clock__L9_I78/Q            |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.039 |   0.802 |    2.094 | 
     | CORE_Clock__L10_I151/A          |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.003 |   0.805 |    2.096 | 
     | CORE_Clock__L10_I151/Q          |   ^   | CORE_Clock__L10_N151 | CLKIN15 | 0.051 |   0.856 |    2.147 | 
     | master_clock_r_REG1238_S13_IP/C |   ^   | CORE_Clock__L10_N151 | DFSEC1  | 0.003 |   0.860 |    2.151 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin master_clock_r_REG477_S8_IP/C 
Endpoint:   master_clock_r_REG477_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.860
+ Removal                       0.204
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.164
  Arrival Time                  2.455
  Slack Time                    1.291
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                                |       |                  |        |       |  Time   |   Time   | 
     |--------------------------------+-------+------------------+--------+-------+---------+----------| 
     | Test                           |   v   | Test             |        |       |   1.301 |    0.010 | 
     | PAD_Test/PAD                   |   v   | Test             | ICUP   | 0.000 |   1.301 |    0.010 | 
     | PAD_Test/Y                     |   v   | n31540           | ICUP   | 0.311 |   1.612 |    0.321 | 
     | FE_PHC583_n31540/A             |   v   | n31540           | BUF2   | 0.000 |   1.612 |    0.321 | 
     | FE_PHC583_n31540/Q             |   v   | FE_PHN583_n31540 | BUF2   | 0.123 |   1.735 |    0.444 | 
     | FE_PHC576_n31540/A             |   v   | FE_PHN583_n31540 | CLKBU2 | 0.000 |   1.735 |    0.444 | 
     | FE_PHC576_n31540/Q             |   v   | FE_PHN576_n31540 | CLKBU2 | 0.310 |   2.045 |    0.753 | 
     | U15913/S                       |   v   | FE_PHN576_n31540 | IMUX24 | 0.010 |   2.055 |    0.763 | 
     | U15913/Q                       |   ^   | n31537           | IMUX24 | 0.381 |   2.436 |    1.144 | 
     | master_clock_r_REG477_S8_IP/RN |   ^   | n31537           | DFSEC1 | 0.020 |   2.455 |    1.164 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                               |       |                      |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock                |         |       |   0.028 |    1.320 | 
     | PAD_Clock/PAD                 |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.320 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.525 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.535 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.562 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.564 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.605 | 
     | CORE_Clock__L3_I2/A           |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.615 | 
     | CORE_Clock__L3_I2/Q           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.712 | 
     | CORE_Clock__L4_I5/A           |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.715 | 
     | CORE_Clock__L4_I5/Q           |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.821 | 
     | CORE_Clock__L5_I6/A           |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.824 | 
     | CORE_Clock__L5_I6/Q           |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.867 | 
     | CORE_Clock__L6_I12/A          |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.871 | 
     | CORE_Clock__L6_I12/Q          |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.937 | 
     | CORE_Clock__L7_I22/A          |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.662 |    1.953 | 
     | CORE_Clock__L7_I22/Q          |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.032 |   0.694 |    1.985 | 
     | CORE_Clock__L8_I45/A          |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   0.704 |    1.995 | 
     | CORE_Clock__L8_I45/Q          |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   0.760 |    2.051 | 
     | CORE_Clock__L9_I78/A          |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   0.763 |    2.055 | 
     | CORE_Clock__L9_I78/Q          |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.039 |   0.802 |    2.094 | 
     | CORE_Clock__L10_I151/A        |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.003 |   0.805 |    2.097 | 
     | CORE_Clock__L10_I151/Q        |   ^   | CORE_Clock__L10_N151 | CLKIN15 | 0.051 |   0.856 |    2.148 | 
     | master_clock_r_REG477_S8_IP/C |   ^   | CORE_Clock__L10_N151 | DFSEC1  | 0.004 |   0.860 |    2.151 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin master_clock_r_REG2767_S8_IP/C 
Endpoint:   master_clock_r_REG2767_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.860
+ Removal                       0.204
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.164
  Arrival Time                  2.455
  Slack Time                    1.291
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                                 |       |                  |        |       |  Time   |   Time   | 
     |---------------------------------+-------+------------------+--------+-------+---------+----------| 
     | Test                            |   v   | Test             |        |       |   1.301 |    0.010 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP   | 0.000 |   1.301 |    0.010 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP   | 0.311 |   1.612 |    0.321 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2   | 0.000 |   1.612 |    0.321 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2   | 0.123 |   1.735 |    0.444 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2 | 0.000 |   1.735 |    0.444 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2 | 0.310 |   2.045 |    0.753 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24 | 0.010 |   2.055 |    0.763 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24 | 0.381 |   2.436 |    1.144 | 
     | master_clock_r_REG2767_S8_IP/RN |   ^   | n31537           | DFSEC1 | 0.020 |   2.455 |    1.164 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.028 |    1.320 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.320 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.525 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.535 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.562 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.564 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.605 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.615 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.712 | 
     | CORE_Clock__L4_I5/A            |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.715 | 
     | CORE_Clock__L4_I5/Q            |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.821 | 
     | CORE_Clock__L5_I6/A            |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.824 | 
     | CORE_Clock__L5_I6/Q            |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.867 | 
     | CORE_Clock__L6_I12/A           |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.871 | 
     | CORE_Clock__L6_I12/Q           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.937 | 
     | CORE_Clock__L7_I22/A           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.662 |    1.953 | 
     | CORE_Clock__L7_I22/Q           |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.032 |   0.694 |    1.985 | 
     | CORE_Clock__L8_I45/A           |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   0.704 |    1.995 | 
     | CORE_Clock__L8_I45/Q           |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   0.760 |    2.051 | 
     | CORE_Clock__L9_I78/A           |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   0.763 |    2.055 | 
     | CORE_Clock__L9_I78/Q           |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.039 |   0.802 |    2.094 | 
     | CORE_Clock__L10_I151/A         |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.003 |   0.805 |    2.097 | 
     | CORE_Clock__L10_I151/Q         |   ^   | CORE_Clock__L10_N151 | CLKIN15 | 0.051 |   0.856 |    2.148 | 
     | master_clock_r_REG2767_S8_IP/C |   ^   | CORE_Clock__L10_N151 | DFSEC1  | 0.004 |   0.860 |    2.151 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin master_clock_r_REG1237_S8_IP/C 
Endpoint:   master_clock_r_REG1237_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.859
+ Removal                       0.204
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.163
  Arrival Time                  2.455
  Slack Time                    1.292
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                                 |       |                  |        |       |  Time   |   Time   | 
     |---------------------------------+-------+------------------+--------+-------+---------+----------| 
     | Test                            |   v   | Test             |        |       |   1.301 |    0.010 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP   | 0.000 |   1.301 |    0.010 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP   | 0.311 |   1.612 |    0.321 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2   | 0.000 |   1.612 |    0.321 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2   | 0.123 |   1.735 |    0.443 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2 | 0.000 |   1.735 |    0.443 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2 | 0.310 |   2.045 |    0.753 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24 | 0.010 |   2.055 |    0.763 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24 | 0.381 |   2.436 |    1.144 | 
     | master_clock_r_REG1237_S8_IP/RN |   ^   | n31537           | DFSEC1 | 0.020 |   2.455 |    1.163 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.028 |    1.320 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.320 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.525 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.535 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.562 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.564 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.605 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.615 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.712 | 
     | CORE_Clock__L4_I5/A            |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.715 | 
     | CORE_Clock__L4_I5/Q            |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.822 | 
     | CORE_Clock__L5_I6/A            |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.824 | 
     | CORE_Clock__L5_I6/Q            |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.867 | 
     | CORE_Clock__L6_I12/A           |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.871 | 
     | CORE_Clock__L6_I12/Q           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.937 | 
     | CORE_Clock__L7_I22/A           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.662 |    1.953 | 
     | CORE_Clock__L7_I22/Q           |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.032 |   0.694 |    1.985 | 
     | CORE_Clock__L8_I45/A           |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   0.704 |    1.995 | 
     | CORE_Clock__L8_I45/Q           |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   0.760 |    2.051 | 
     | CORE_Clock__L9_I78/A           |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   0.763 |    2.055 | 
     | CORE_Clock__L9_I78/Q           |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.039 |   0.803 |    2.094 | 
     | CORE_Clock__L10_I151/A         |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.003 |   0.805 |    2.097 | 
     | CORE_Clock__L10_I151/Q         |   ^   | CORE_Clock__L10_N151 | CLKIN15 | 0.051 |   0.856 |    2.148 | 
     | master_clock_r_REG1237_S8_IP/C |   ^   | CORE_Clock__L10_N151 | DFSEC1  | 0.003 |   0.859 |    2.151 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin master_clock_r_REG9_S4/C 
Endpoint:   master_clock_r_REG9_S4/SE (v) checked with  leading edge of 'master_
clock'
Beginpoint: ScanEnable                (v) triggered by  leading edge of 'master_
clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.877
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.977
  Arrival Time                  2.269
  Slack Time                    1.292
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                           |       |                  |        |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                |   v   | ScanEnable       |        |       |   1.301 |    0.009 | 
     | PAD_ScanEnable/PAD        |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.009 | 
     | PAD_ScanEnable/Y          |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.365 | 
     | FE_PHC577_n28809/A        |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.367 | 
     | FE_PHC577_n28809/Q        |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.629 | 
     | FE_PHC570_n28809/A        |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.630 | 
     | FE_PHC570_n28809/Q        |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.968 | 
     | master_clock_r_REG9_S4/SE |   v   | FE_PHN570_n28809 | DFSP1  | 0.008 |   2.269 |    0.977 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                          |       |                      |         |       |  Time   |   Time   | 
     |--------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                    |   ^   | Clock                |         |       |   0.028 |    1.321 | 
     | PAD_Clock/PAD            |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.321 | 
     | PAD_Clock/Y              |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.526 | 
     | CORE_Clock__L1_I0/A      |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.536 | 
     | CORE_Clock__L1_I0/Q      |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.563 | 
     | CORE_Clock__L2_I0/A      |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.565 | 
     | CORE_Clock__L2_I0/Q      |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.605 | 
     | CORE_Clock__L3_I2/A      |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.615 | 
     | CORE_Clock__L3_I2/Q      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.713 | 
     | CORE_Clock__L4_I4/A      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.715 | 
     | CORE_Clock__L4_I4/Q      |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.825 | 
     | CORE_Clock__L5_I5/A      |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.828 | 
     | CORE_Clock__L5_I5/Q      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.871 | 
     | CORE_Clock__L6_I10/A     |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.885 | 
     | CORE_Clock__L6_I10/Q     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.936 | 
     | CORE_Clock__L7_I20/A     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.951 | 
     | CORE_Clock__L7_I20/Q     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.994 | 
     | CORE_Clock__L8_I40/A     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.005 | 
     | CORE_Clock__L8_I40/Q     |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.058 | 
     | CORE_Clock__L9_I72/A     |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.071 | 
     | CORE_Clock__L9_I72/Q     |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.097 | 
     | CORE_Clock__L10_I139/A   |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.098 | 
     | CORE_Clock__L10_I139/Q   |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.163 | 
     | master_clock_r_REG9_S4/C |   ^   | CORE_Clock__L10_N139 | DFSP1   | 0.006 |   0.877 |    2.169 | 
     +------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin master_clock_r_REG8_S4/C 
Endpoint:   master_clock_r_REG8_S4/SE (v) checked with  leading edge of 'master_
clock'
Beginpoint: ScanEnable                (v) triggered by  leading edge of 'master_
clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.877
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.977
  Arrival Time                  2.269
  Slack Time                    1.293
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                           |       |                  |        |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                |   v   | ScanEnable       |        |       |   1.301 |    0.009 | 
     | PAD_ScanEnable/PAD        |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.009 | 
     | PAD_ScanEnable/Y          |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.364 | 
     | FE_PHC577_n28809/A        |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.367 | 
     | FE_PHC577_n28809/Q        |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.629 | 
     | FE_PHC570_n28809/A        |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.630 | 
     | FE_PHC570_n28809/Q        |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.968 | 
     | master_clock_r_REG8_S4/SE |   v   | FE_PHN570_n28809 | DFSC1  | 0.008 |   2.269 |    0.977 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                          |       |                      |         |       |  Time   |   Time   | 
     |--------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                    |   ^   | Clock                |         |       |   0.028 |    1.321 | 
     | PAD_Clock/PAD            |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.321 | 
     | PAD_Clock/Y              |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.526 | 
     | CORE_Clock__L1_I0/A      |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.536 | 
     | CORE_Clock__L1_I0/Q      |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.563 | 
     | CORE_Clock__L2_I0/A      |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.565 | 
     | CORE_Clock__L2_I0/Q      |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.606 | 
     | CORE_Clock__L3_I2/A      |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.616 | 
     | CORE_Clock__L3_I2/Q      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.713 | 
     | CORE_Clock__L4_I4/A      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.715 | 
     | CORE_Clock__L4_I4/Q      |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.825 | 
     | CORE_Clock__L5_I5/A      |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.828 | 
     | CORE_Clock__L5_I5/Q      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.871 | 
     | CORE_Clock__L6_I10/A     |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.885 | 
     | CORE_Clock__L6_I10/Q     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.937 | 
     | CORE_Clock__L7_I20/A     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.952 | 
     | CORE_Clock__L7_I20/Q     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.994 | 
     | CORE_Clock__L8_I40/A     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.005 | 
     | CORE_Clock__L8_I40/Q     |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.058 | 
     | CORE_Clock__L9_I72/A     |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.071 | 
     | CORE_Clock__L9_I72/Q     |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.097 | 
     | CORE_Clock__L10_I139/A   |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.099 | 
     | CORE_Clock__L10_I139/Q   |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.163 | 
     | master_clock_r_REG8_S4/C |   ^   | CORE_Clock__L10_N139 | DFSC1   | 0.006 |   0.877 |    2.169 | 
     +------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin master_clock_r_REG11_S4/C 
Endpoint:   master_clock_r_REG11_S4/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                 (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.876
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.976
  Arrival Time                  2.269
  Slack Time                    1.293
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                            |       |                  |        |       |  Time   |   Time   | 
     |----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                 |   v   | ScanEnable       |        |       |   1.301 |    0.008 | 
     | PAD_ScanEnable/PAD         |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.008 | 
     | PAD_ScanEnable/Y           |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.364 | 
     | FE_PHC577_n28809/A         |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.366 | 
     | FE_PHC577_n28809/Q         |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.628 | 
     | FE_PHC570_n28809/A         |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.629 | 
     | FE_PHC570_n28809/Q         |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.968 | 
     | master_clock_r_REG11_S4/SE |   v   | FE_PHN570_n28809 | DFSP1  | 0.009 |   2.269 |    0.976 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                           |       |                      |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                     |   ^   | Clock                |         |       |   0.028 |    1.321 | 
     | PAD_Clock/PAD             |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.321 | 
     | PAD_Clock/Y               |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.526 | 
     | CORE_Clock__L1_I0/A       |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.537 | 
     | CORE_Clock__L1_I0/Q       |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.564 | 
     | CORE_Clock__L2_I0/A       |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.566 | 
     | CORE_Clock__L2_I0/Q       |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.606 | 
     | CORE_Clock__L3_I2/A       |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.616 | 
     | CORE_Clock__L3_I2/Q       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.713 | 
     | CORE_Clock__L4_I4/A       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.715 | 
     | CORE_Clock__L4_I4/Q       |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.825 | 
     | CORE_Clock__L5_I5/A       |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.829 | 
     | CORE_Clock__L5_I5/Q       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.872 | 
     | CORE_Clock__L6_I10/A      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.885 | 
     | CORE_Clock__L6_I10/Q      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.937 | 
     | CORE_Clock__L7_I20/A      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.952 | 
     | CORE_Clock__L7_I20/Q      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.994 | 
     | CORE_Clock__L8_I40/A      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.006 | 
     | CORE_Clock__L8_I40/Q      |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.059 | 
     | CORE_Clock__L9_I72/A      |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.072 | 
     | CORE_Clock__L9_I72/Q      |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.098 | 
     | CORE_Clock__L10_I139/A    |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.099 | 
     | CORE_Clock__L10_I139/Q    |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.164 | 
     | master_clock_r_REG11_S4/C |   ^   | CORE_Clock__L10_N139 | DFSP1   | 0.006 |   0.876 |    2.169 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin master_clock_r_REG12_S4/C 
Endpoint:   master_clock_r_REG12_S4/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                 (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.877
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.977
  Arrival Time                  2.270
  Slack Time                    1.293
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                            |       |                  |        |       |  Time   |   Time   | 
     |----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                 |   v   | ScanEnable       |        |       |   1.301 |    0.008 | 
     | PAD_ScanEnable/PAD         |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.008 | 
     | PAD_ScanEnable/Y           |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.364 | 
     | FE_PHC577_n28809/A         |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.366 | 
     | FE_PHC577_n28809/Q         |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.628 | 
     | FE_PHC570_n28809/A         |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.629 | 
     | FE_PHC570_n28809/Q         |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.967 | 
     | master_clock_r_REG12_S4/SE |   v   | FE_PHN570_n28809 | DFSC1  | 0.009 |   2.270 |    0.977 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                           |       |                      |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                     |   ^   | Clock                |         |       |   0.028 |    1.322 | 
     | PAD_Clock/PAD             |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.322 | 
     | PAD_Clock/Y               |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.527 | 
     | CORE_Clock__L1_I0/A       |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.537 | 
     | CORE_Clock__L1_I0/Q       |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.564 | 
     | CORE_Clock__L2_I0/A       |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.566 | 
     | CORE_Clock__L2_I0/Q       |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.606 | 
     | CORE_Clock__L3_I2/A       |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.616 | 
     | CORE_Clock__L3_I2/Q       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.714 | 
     | CORE_Clock__L4_I4/A       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.716 | 
     | CORE_Clock__L4_I4/Q       |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.826 | 
     | CORE_Clock__L5_I5/A       |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.829 | 
     | CORE_Clock__L5_I5/Q       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.872 | 
     | CORE_Clock__L6_I10/A      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.886 | 
     | CORE_Clock__L6_I10/Q      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.937 | 
     | CORE_Clock__L7_I20/A      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.952 | 
     | CORE_Clock__L7_I20/Q      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.995 | 
     | CORE_Clock__L8_I40/A      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.006 | 
     | CORE_Clock__L8_I40/Q      |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.059 | 
     | CORE_Clock__L9_I72/A      |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.072 | 
     | CORE_Clock__L9_I72/Q      |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.098 | 
     | CORE_Clock__L10_I139/A    |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.100 | 
     | CORE_Clock__L10_I139/Q    |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.164 | 
     | master_clock_r_REG12_S4/C |   ^   | CORE_Clock__L10_N139 | DFSC1   | 0.006 |   0.877 |    2.170 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin master_clock_r_REG13_S4/C 
Endpoint:   master_clock_r_REG13_S4/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                 (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.877
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.977
  Arrival Time                  2.270
  Slack Time                    1.294
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                            |       |                  |        |       |  Time   |   Time   | 
     |----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                 |   v   | ScanEnable       |        |       |   1.301 |    0.008 | 
     | PAD_ScanEnable/PAD         |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.008 | 
     | PAD_ScanEnable/Y           |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.363 | 
     | FE_PHC577_n28809/A         |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.366 | 
     | FE_PHC577_n28809/Q         |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.628 | 
     | FE_PHC570_n28809/A         |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.629 | 
     | FE_PHC570_n28809/Q         |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.967 | 
     | master_clock_r_REG13_S4/SE |   v   | FE_PHN570_n28809 | DFSP1  | 0.009 |   2.270 |    0.977 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                           |       |                      |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                     |   ^   | Clock                |         |       |   0.028 |    1.322 | 
     | PAD_Clock/PAD             |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.322 | 
     | PAD_Clock/Y               |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.527 | 
     | CORE_Clock__L1_I0/A       |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.537 | 
     | CORE_Clock__L1_I0/Q       |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.564 | 
     | CORE_Clock__L2_I0/A       |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.566 | 
     | CORE_Clock__L2_I0/Q       |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.607 | 
     | CORE_Clock__L3_I2/A       |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.617 | 
     | CORE_Clock__L3_I2/Q       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.714 | 
     | CORE_Clock__L4_I4/A       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.716 | 
     | CORE_Clock__L4_I4/Q       |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.826 | 
     | CORE_Clock__L5_I5/A       |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.829 | 
     | CORE_Clock__L5_I5/Q       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.872 | 
     | CORE_Clock__L6_I10/A      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.886 | 
     | CORE_Clock__L6_I10/Q      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.938 | 
     | CORE_Clock__L7_I20/A      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.953 | 
     | CORE_Clock__L7_I20/Q      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.995 | 
     | CORE_Clock__L8_I40/A      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.006 | 
     | CORE_Clock__L8_I40/Q      |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.059 | 
     | CORE_Clock__L9_I72/A      |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.072 | 
     | CORE_Clock__L9_I72/Q      |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.098 | 
     | CORE_Clock__L10_I139/A    |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.100 | 
     | CORE_Clock__L10_I139/Q    |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.164 | 
     | master_clock_r_REG13_S4/C |   ^   | CORE_Clock__L10_N139 | DFSP1   | 0.006 |   0.877 |    2.170 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin master_clock_r_REG15_S4/C 
Endpoint:   master_clock_r_REG15_S4/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                 (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.876
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.976
  Arrival Time                  2.270
  Slack Time                    1.294
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                            |       |                  |        |       |  Time   |   Time   | 
     |----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                 |   v   | ScanEnable       |        |       |   1.301 |    0.007 | 
     | PAD_ScanEnable/PAD         |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.007 | 
     | PAD_ScanEnable/Y           |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.363 | 
     | FE_PHC577_n28809/A         |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.365 | 
     | FE_PHC577_n28809/Q         |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.627 | 
     | FE_PHC570_n28809/A         |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.628 | 
     | FE_PHC570_n28809/Q         |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.967 | 
     | master_clock_r_REG15_S4/SE |   v   | FE_PHN570_n28809 | DFSC1  | 0.009 |   2.270 |    0.976 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                           |       |                      |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                     |   ^   | Clock                |         |       |   0.028 |    1.322 | 
     | PAD_Clock/PAD             |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.322 | 
     | PAD_Clock/Y               |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.527 | 
     | CORE_Clock__L1_I0/A       |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.538 | 
     | CORE_Clock__L1_I0/Q       |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.565 | 
     | CORE_Clock__L2_I0/A       |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.567 | 
     | CORE_Clock__L2_I0/Q       |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.607 | 
     | CORE_Clock__L3_I2/A       |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.617 | 
     | CORE_Clock__L3_I2/Q       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.714 | 
     | CORE_Clock__L4_I4/A       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.717 | 
     | CORE_Clock__L4_I4/Q       |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.826 | 
     | CORE_Clock__L5_I5/A       |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.830 | 
     | CORE_Clock__L5_I5/Q       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.873 | 
     | CORE_Clock__L6_I10/A      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.887 | 
     | CORE_Clock__L6_I10/Q      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.938 | 
     | CORE_Clock__L7_I20/A      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.953 | 
     | CORE_Clock__L7_I20/Q      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    1.996 | 
     | CORE_Clock__L8_I40/A      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.007 | 
     | CORE_Clock__L8_I40/Q      |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.060 | 
     | CORE_Clock__L9_I72/A      |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.073 | 
     | CORE_Clock__L9_I72/Q      |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.099 | 
     | CORE_Clock__L10_I139/A    |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.100 | 
     | CORE_Clock__L10_I139/Q    |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.165 | 
     | master_clock_r_REG15_S4/C |   ^   | CORE_Clock__L10_N139 | DFSC1   | 0.005 |   0.876 |    2.170 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin master_clock_r_REG2874_S13_IP/C 
Endpoint:   master_clock_r_REG2874_S13_IP/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                       (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.892
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.992
  Arrival Time                  2.287
  Slack Time                    1.295
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                  |         |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                       |   v   | ScanEnable       |         |       |   1.301 |    0.007 | 
     | PAD_ScanEnable/PAD               |   v   | ScanEnable       | ICUP    | 0.000 |   1.301 |    0.007 | 
     | PAD_ScanEnable/Y                 |   v   | n28809           | ICUP    | 0.356 |   1.657 |    0.362 | 
     | FE_OFC134_n28809/A               |   v   | n28809           | CLKIN12 | 0.023 |   1.680 |    0.386 | 
     | FE_OFC134_n28809/Q               |   ^   | FE_OFN134_n28809 | CLKIN12 | 0.150 |   1.831 |    0.536 | 
     | FE_OFC155_n28809/A               |   ^   | FE_OFN134_n28809 | CLKIN8  | 0.134 |   1.965 |    0.670 | 
     | FE_OFC155_n28809/Q               |   v   | FE_OFN155_n28809 | CLKIN8  | 0.304 |   2.268 |    0.974 | 
     | master_clock_r_REG2874_S13_IP/SE |   v   | FE_OFN155_n28809 | DFSEC1  | 0.018 |   2.287 |    0.992 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    1.323 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.323 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.528 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.538 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.565 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.567 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.608 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.618 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.715 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.718 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.825 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.827 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.870 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.874 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.940 | 
     | CORE_Clock__L7_I24/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.661 |    1.956 | 
     | CORE_Clock__L7_I24/Q            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.049 |   0.710 |    2.005 | 
     | CORE_Clock__L8_I48/A            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.012 |   0.722 |    2.017 | 
     | CORE_Clock__L8_I48/Q            |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.063 |   0.786 |    2.080 | 
     | CORE_Clock__L9_I82/A            |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.004 |   0.790 |    2.084 | 
     | CORE_Clock__L9_I82/Q            |   v   | CORE_Clock__L9_N82   | CLKIN15 | 0.040 |   0.830 |    2.125 | 
     | CORE_Clock__L10_I158/A          |   v   | CORE_Clock__L9_N82   | CLKIN15 | 0.003 |   0.833 |    2.128 | 
     | CORE_Clock__L10_I158/Q          |   ^   | CORE_Clock__L10_N158 | CLKIN15 | 0.053 |   0.886 |    2.181 | 
     | master_clock_r_REG2874_S13_IP/C |   ^   | CORE_Clock__L10_N158 | DFSEC1  | 0.006 |   0.892 |    2.187 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin master_clock_r_REG1143_S15_IP/C 
Endpoint:   master_clock_r_REG1143_S15_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.847
+ Removal                       0.200
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.147
  Arrival Time                  2.443
  Slack Time                    1.295
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                                  |       |                  |        |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------+--------+-------+---------+----------| 
     | Test                             |   v   | Test             |        |       |   1.301 |    0.006 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP   | 0.000 |   1.301 |    0.006 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP   | 0.311 |   1.612 |    0.317 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2   | 0.000 |   1.612 |    0.317 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2   | 0.123 |   1.735 |    0.440 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2 | 0.000 |   1.735 |    0.440 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2 | 0.310 |   2.045 |    0.749 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24 | 0.010 |   2.055 |    0.759 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24 | 0.381 |   2.436 |    1.140 | 
     | master_clock_r_REG1143_S15_IP/RN |   ^   | n31537           | DFSEC1 | 0.007 |   2.443 |    1.147 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    1.324 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.324 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.529 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.539 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.566 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.568 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.609 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.618 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.716 | 
     | CORE_Clock__L4_I4/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.718 | 
     | CORE_Clock__L4_I4/Q             |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.828 | 
     | CORE_Clock__L5_I4/A             |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   0.536 |    1.831 | 
     | CORE_Clock__L5_I4/Q             |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   0.577 |    1.873 | 
     | CORE_Clock__L6_I8/A             |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   0.587 |    1.883 | 
     | CORE_Clock__L6_I8/Q             |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.050 |   0.637 |    1.933 | 
     | CORE_Clock__L7_I18/A            |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.015 |   0.652 |    1.948 | 
     | CORE_Clock__L7_I18/Q            |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.042 |   0.695 |    1.990 | 
     | CORE_Clock__L8_I36/A            |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   0.706 |    2.001 | 
     | CORE_Clock__L8_I36/Q            |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.045 |   0.751 |    2.046 | 
     | CORE_Clock__L9_I67/A            |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.007 |   0.758 |    2.053 | 
     | CORE_Clock__L9_I67/Q            |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.039 |   0.797 |    2.092 | 
     | CORE_Clock__L10_I130/A          |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.003 |   0.800 |    2.095 | 
     | CORE_Clock__L10_I130/Q          |   ^   | CORE_Clock__L10_N130 | CLKIN15 | 0.045 |   0.845 |    2.141 | 
     | master_clock_r_REG1143_S15_IP/C |   ^   | CORE_Clock__L10_N130 | DFSEC1  | 0.002 |   0.847 |    2.142 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin master_clock_r_REG476_S6_IP/C 
Endpoint:   master_clock_r_REG476_S6_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.847
+ Removal                       0.200
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.148
  Arrival Time                  2.444
  Slack Time                    1.296
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                                |       |                  |        |       |  Time   |   Time   | 
     |--------------------------------+-------+------------------+--------+-------+---------+----------| 
     | Test                           |   v   | Test             |        |       |   1.301 |    0.005 | 
     | PAD_Test/PAD                   |   v   | Test             | ICUP   | 0.000 |   1.301 |    0.005 | 
     | PAD_Test/Y                     |   v   | n31540           | ICUP   | 0.311 |   1.612 |    0.316 | 
     | FE_PHC583_n31540/A             |   v   | n31540           | BUF2   | 0.000 |   1.612 |    0.316 | 
     | FE_PHC583_n31540/Q             |   v   | FE_PHN583_n31540 | BUF2   | 0.123 |   1.735 |    0.439 | 
     | FE_PHC576_n31540/A             |   v   | FE_PHN583_n31540 | CLKBU2 | 0.000 |   1.735 |    0.439 | 
     | FE_PHC576_n31540/Q             |   v   | FE_PHN576_n31540 | CLKBU2 | 0.310 |   2.045 |    0.749 | 
     | U15913/S                       |   v   | FE_PHN576_n31540 | IMUX24 | 0.010 |   2.055 |    0.759 | 
     | U15913/Q                       |   ^   | n31537           | IMUX24 | 0.381 |   2.436 |    1.139 | 
     | master_clock_r_REG476_S6_IP/RN |   ^   | n31537           | DFSEC1 | 0.008 |   2.444 |    1.148 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                               |       |                      |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock                |         |       |   0.028 |    1.324 | 
     | PAD_Clock/PAD                 |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.324 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.529 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.540 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.567 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.569 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.609 | 
     | CORE_Clock__L3_I2/A           |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.619 | 
     | CORE_Clock__L3_I2/Q           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.716 | 
     | CORE_Clock__L4_I4/A           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.423 |    1.719 | 
     | CORE_Clock__L4_I4/Q           |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.828 | 
     | CORE_Clock__L5_I4/A           |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   0.536 |    1.832 | 
     | CORE_Clock__L5_I4/Q           |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   0.577 |    1.873 | 
     | CORE_Clock__L6_I8/A           |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   0.588 |    1.884 | 
     | CORE_Clock__L6_I8/Q           |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.050 |   0.637 |    1.933 | 
     | CORE_Clock__L7_I18/A          |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.015 |   0.652 |    1.948 | 
     | CORE_Clock__L7_I18/Q          |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.042 |   0.695 |    1.991 | 
     | CORE_Clock__L8_I36/A          |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   0.706 |    2.002 | 
     | CORE_Clock__L8_I36/Q          |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.045 |   0.751 |    2.047 | 
     | CORE_Clock__L9_I67/A          |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.007 |   0.758 |    2.054 | 
     | CORE_Clock__L9_I67/Q          |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.039 |   0.797 |    2.093 | 
     | CORE_Clock__L10_I130/A        |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.003 |   0.800 |    2.096 | 
     | CORE_Clock__L10_I130/Q        |   ^   | CORE_Clock__L10_N130 | CLKIN15 | 0.045 |   0.845 |    2.141 | 
     | master_clock_r_REG476_S6_IP/C |   ^   | CORE_Clock__L10_N130 | DFSEC1  | 0.002 |   0.847 |    2.143 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin master_clock_r_REG607_S19_IP/C 
Endpoint:   master_clock_r_REG607_S19_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.847
+ Removal                       0.201
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.148
  Arrival Time                  2.445
  Slack Time                    1.297
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                                 |       |                  |        |       |  Time   |   Time   | 
     |---------------------------------+-------+------------------+--------+-------+---------+----------| 
     | Test                            |   v   | Test             |        |       |   1.301 |    0.004 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP   | 0.000 |   1.301 |    0.004 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP   | 0.311 |   1.612 |    0.315 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2   | 0.000 |   1.612 |    0.315 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2   | 0.123 |   1.735 |    0.438 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2 | 0.000 |   1.735 |    0.438 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2 | 0.310 |   2.045 |    0.748 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24 | 0.010 |   2.055 |    0.758 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24 | 0.381 |   2.436 |    1.139 | 
     | master_clock_r_REG607_S19_IP/RN |   ^   | n31537           | DFSEC1 | 0.009 |   2.445 |    1.148 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.028 |    1.325 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.325 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.530 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.541 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.568 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.570 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.610 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.620 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.717 | 
     | CORE_Clock__L4_I4/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.423 |    1.719 | 
     | CORE_Clock__L4_I4/Q            |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.829 | 
     | CORE_Clock__L5_I4/A            |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   0.536 |    1.833 | 
     | CORE_Clock__L5_I4/Q            |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   0.577 |    1.874 | 
     | CORE_Clock__L6_I8/A            |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   0.587 |    1.884 | 
     | CORE_Clock__L6_I8/Q            |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.050 |   0.637 |    1.934 | 
     | CORE_Clock__L7_I18/A           |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.015 |   0.652 |    1.949 | 
     | CORE_Clock__L7_I18/Q           |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.042 |   0.695 |    1.992 | 
     | CORE_Clock__L8_I36/A           |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   0.706 |    2.003 | 
     | CORE_Clock__L8_I36/Q           |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.045 |   0.751 |    2.048 | 
     | CORE_Clock__L9_I67/A           |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.007 |   0.758 |    2.055 | 
     | CORE_Clock__L9_I67/Q           |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.039 |   0.797 |    2.094 | 
     | CORE_Clock__L10_I130/A         |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.003 |   0.800 |    2.097 | 
     | CORE_Clock__L10_I130/Q         |   ^   | CORE_Clock__L10_N130 | CLKIN15 | 0.045 |   0.845 |    2.142 | 
     | master_clock_r_REG607_S19_IP/C |   ^   | CORE_Clock__L10_N130 | DFSEC1  | 0.002 |   0.847 |    2.144 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin master_clock_r_REG473_S23_IP/C 
Endpoint:   master_clock_r_REG473_S23_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.853
+ Removal                       0.201
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.154
  Arrival Time                  2.451
  Slack Time                    1.297
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                                 |       |                  |        |       |  Time   |   Time   | 
     |---------------------------------+-------+------------------+--------+-------+---------+----------| 
     | Test                            |   v   | Test             |        |       |   1.301 |    0.004 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP   | 0.000 |   1.301 |    0.004 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP   | 0.311 |   1.612 |    0.315 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2   | 0.000 |   1.612 |    0.315 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2   | 0.123 |   1.735 |    0.438 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2 | 0.000 |   1.735 |    0.438 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2 | 0.310 |   2.045 |    0.748 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24 | 0.010 |   2.055 |    0.758 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24 | 0.381 |   2.436 |    1.139 | 
     | master_clock_r_REG473_S23_IP/RN |   ^   | n31537           | DFSEC1 | 0.015 |   2.451 |    1.154 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.028 |    1.325 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.325 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.530 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.541 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.568 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.570 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.610 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.620 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.717 | 
     | CORE_Clock__L4_I5/A            |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.720 | 
     | CORE_Clock__L4_I5/Q            |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.827 | 
     | CORE_Clock__L5_I6/A            |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.830 | 
     | CORE_Clock__L5_I6/Q            |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.872 | 
     | CORE_Clock__L6_I12/A           |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.876 | 
     | CORE_Clock__L6_I12/Q           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.942 | 
     | CORE_Clock__L7_I22/A           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.662 |    1.959 | 
     | CORE_Clock__L7_I22/Q           |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.032 |   0.694 |    1.991 | 
     | CORE_Clock__L8_I45/A           |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   0.704 |    2.001 | 
     | CORE_Clock__L8_I45/Q           |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   0.760 |    2.057 | 
     | CORE_Clock__L9_I77/A           |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   0.763 |    2.060 | 
     | CORE_Clock__L9_I77/Q           |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.040 |   0.803 |    2.100 | 
     | CORE_Clock__L10_I149/A         |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.002 |   0.805 |    2.102 | 
     | CORE_Clock__L10_I149/Q         |   ^   | CORE_Clock__L10_N149 | CLKIN15 | 0.046 |   0.851 |    2.148 | 
     | master_clock_r_REG473_S23_IP/C |   ^   | CORE_Clock__L10_N149 | DFSEC1  | 0.002 |   0.853 |    2.150 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin master_clock_r_REG230_S13_IP/C 
Endpoint:   master_clock_r_REG230_S13_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.853
+ Removal                       0.201
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.153
  Arrival Time                  2.452
  Slack Time                    1.298
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                                 |       |                  |        |       |  Time   |   Time   | 
     |---------------------------------+-------+------------------+--------+-------+---------+----------| 
     | Test                            |   v   | Test             |        |       |   1.301 |    0.003 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP   | 0.000 |   1.301 |    0.003 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP   | 0.311 |   1.612 |    0.314 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2   | 0.000 |   1.612 |    0.314 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2   | 0.123 |   1.735 |    0.437 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2 | 0.000 |   1.735 |    0.437 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2 | 0.310 |   2.045 |    0.746 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24 | 0.010 |   2.055 |    0.757 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24 | 0.381 |   2.436 |    1.137 | 
     | master_clock_r_REG230_S13_IP/RN |   ^   | n31537           | DFSEC1 | 0.016 |   2.452 |    1.153 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.028 |    1.327 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.327 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.532 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.542 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.569 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.571 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.611 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.621 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.719 | 
     | CORE_Clock__L4_I5/A            |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.721 | 
     | CORE_Clock__L4_I5/Q            |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.828 | 
     | CORE_Clock__L5_I6/A            |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.831 | 
     | CORE_Clock__L5_I6/Q            |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.874 | 
     | CORE_Clock__L6_I12/A           |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.877 | 
     | CORE_Clock__L6_I12/Q           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.943 | 
     | CORE_Clock__L7_I22/A           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.662 |    1.960 | 
     | CORE_Clock__L7_I22/Q           |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.032 |   0.694 |    1.992 | 
     | CORE_Clock__L8_I45/A           |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   0.704 |    2.002 | 
     | CORE_Clock__L8_I45/Q           |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   0.760 |    2.058 | 
     | CORE_Clock__L9_I77/A           |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   0.763 |    2.061 | 
     | CORE_Clock__L9_I77/Q           |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.040 |   0.803 |    2.101 | 
     | CORE_Clock__L10_I149/A         |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.002 |   0.805 |    2.103 | 
     | CORE_Clock__L10_I149/Q         |   ^   | CORE_Clock__L10_N149 | CLKIN15 | 0.046 |   0.851 |    2.149 | 
     | master_clock_r_REG230_S13_IP/C |   ^   | CORE_Clock__L10_N149 | DFSEC1  | 0.002 |   0.853 |    2.151 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin master_clock_r_REG53_S23_IP/C 
Endpoint:   master_clock_r_REG53_S23_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.853
+ Removal                       0.201
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.153
  Arrival Time                  2.452
  Slack Time                    1.299
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                                |       |                  |        |       |  Time   |   Time   | 
     |--------------------------------+-------+------------------+--------+-------+---------+----------| 
     | Test                           |   v   | Test             |        |       |   1.301 |    0.003 | 
     | PAD_Test/PAD                   |   v   | Test             | ICUP   | 0.000 |   1.301 |    0.003 | 
     | PAD_Test/Y                     |   v   | n31540           | ICUP   | 0.311 |   1.612 |    0.314 | 
     | FE_PHC583_n31540/A             |   v   | n31540           | BUF2   | 0.000 |   1.612 |    0.314 | 
     | FE_PHC583_n31540/Q             |   v   | FE_PHN583_n31540 | BUF2   | 0.123 |   1.735 |    0.436 | 
     | FE_PHC576_n31540/A             |   v   | FE_PHN583_n31540 | CLKBU2 | 0.000 |   1.735 |    0.436 | 
     | FE_PHC576_n31540/Q             |   v   | FE_PHN576_n31540 | CLKBU2 | 0.310 |   2.045 |    0.746 | 
     | U15913/S                       |   v   | FE_PHN576_n31540 | IMUX24 | 0.010 |   2.055 |    0.756 | 
     | U15913/Q                       |   ^   | n31537           | IMUX24 | 0.381 |   2.436 |    1.137 | 
     | master_clock_r_REG53_S23_IP/RN |   ^   | n31537           | DFSEC1 | 0.017 |   2.452 |    1.153 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                               |       |                      |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock                |         |       |   0.028 |    1.327 | 
     | PAD_Clock/PAD                 |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.327 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.532 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.543 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.570 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.572 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.612 | 
     | CORE_Clock__L3_I2/A           |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.622 | 
     | CORE_Clock__L3_I2/Q           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.719 | 
     | CORE_Clock__L4_I5/A           |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.722 | 
     | CORE_Clock__L4_I5/Q           |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.829 | 
     | CORE_Clock__L5_I6/A           |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.832 | 
     | CORE_Clock__L5_I6/Q           |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.874 | 
     | CORE_Clock__L6_I12/A          |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.878 | 
     | CORE_Clock__L6_I12/Q          |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.944 | 
     | CORE_Clock__L7_I22/A          |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.662 |    1.961 | 
     | CORE_Clock__L7_I22/Q          |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.032 |   0.694 |    1.993 | 
     | CORE_Clock__L8_I45/A          |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   0.704 |    2.003 | 
     | CORE_Clock__L8_I45/Q          |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   0.760 |    2.059 | 
     | CORE_Clock__L9_I77/A          |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   0.763 |    2.062 | 
     | CORE_Clock__L9_I77/Q          |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.040 |   0.803 |    2.101 | 
     | CORE_Clock__L10_I149/A        |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.002 |   0.805 |    2.104 | 
     | CORE_Clock__L10_I149/Q        |   ^   | CORE_Clock__L10_N149 | CLKIN15 | 0.046 |   0.851 |    2.150 | 
     | master_clock_r_REG53_S23_IP/C |   ^   | CORE_Clock__L10_N149 | DFSEC1  | 0.002 |   0.853 |    2.152 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin master_clock_r_REG14_S4/C 
Endpoint:   master_clock_r_REG14_S4/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                 (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.871
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.971
  Arrival Time                  2.270
  Slack Time                    1.300
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                            |       |                  |        |       |  Time   |   Time   | 
     |----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                 |   v   | ScanEnable       |        |       |   1.301 |    0.002 | 
     | PAD_ScanEnable/PAD         |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.002 | 
     | PAD_ScanEnable/Y           |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.357 | 
     | FE_PHC577_n28809/A         |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.360 | 
     | FE_PHC577_n28809/Q         |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.622 | 
     | FE_PHC570_n28809/A         |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.623 | 
     | FE_PHC570_n28809/Q         |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.961 | 
     | master_clock_r_REG14_S4/SE |   v   | FE_PHN570_n28809 | DFSP1  | 0.010 |   2.270 |    0.971 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                           |       |                      |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                     |   ^   | Clock                |         |       |   0.028 |    1.328 | 
     | PAD_Clock/PAD             |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.328 | 
     | PAD_Clock/Y               |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.533 | 
     | CORE_Clock__L1_I0/A       |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.543 | 
     | CORE_Clock__L1_I0/Q       |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.570 | 
     | CORE_Clock__L2_I0/A       |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.572 | 
     | CORE_Clock__L2_I0/Q       |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.613 | 
     | CORE_Clock__L3_I2/A       |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.623 | 
     | CORE_Clock__L3_I2/Q       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.720 | 
     | CORE_Clock__L4_I4/A       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.722 | 
     | CORE_Clock__L4_I4/Q       |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.832 | 
     | CORE_Clock__L5_I5/A       |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.835 | 
     | CORE_Clock__L5_I5/Q       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.878 | 
     | CORE_Clock__L6_I10/A      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.892 | 
     | CORE_Clock__L6_I10/Q      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.944 | 
     | CORE_Clock__L7_I20/A      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.959 | 
     | CORE_Clock__L7_I20/Q      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    2.001 | 
     | CORE_Clock__L8_I40/A      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.012 | 
     | CORE_Clock__L8_I40/Q      |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.065 | 
     | CORE_Clock__L9_I72/A      |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.078 | 
     | CORE_Clock__L9_I72/Q      |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.104 | 
     | CORE_Clock__L10_I139/A    |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.106 | 
     | CORE_Clock__L10_I139/Q    |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.170 | 
     | master_clock_r_REG14_S4/C |   ^   | CORE_Clock__L10_N139 | DFSP1   | 0.000 |   0.871 |    2.170 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin master_clock_r_REG21_S4/C 
Endpoint:   master_clock_r_REG21_S4/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                 (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.879
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.979
  Arrival Time                  2.279
  Slack Time                    1.300
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                            |       |                  |        |       |  Time   |   Time   | 
     |----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                 |   v   | ScanEnable       |        |       |   1.301 |    0.002 | 
     | PAD_ScanEnable/PAD         |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |    0.002 | 
     | PAD_ScanEnable/Y           |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.357 | 
     | FE_PHC577_n28809/A         |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.359 | 
     | FE_PHC577_n28809/Q         |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.622 | 
     | FE_PHC570_n28809/A         |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.622 | 
     | FE_PHC570_n28809/Q         |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.961 | 
     | master_clock_r_REG21_S4/SE |   v   | FE_PHN570_n28809 | DFSC1  | 0.018 |   2.279 |    0.979 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                           |       |                      |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                     |   ^   | Clock                |         |       |   0.028 |    1.328 | 
     | PAD_Clock/PAD             |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.328 | 
     | PAD_Clock/Y               |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.533 | 
     | CORE_Clock__L1_I0/A       |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.543 | 
     | CORE_Clock__L1_I0/Q       |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.570 | 
     | CORE_Clock__L2_I0/A       |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.573 | 
     | CORE_Clock__L2_I0/Q       |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.613 | 
     | CORE_Clock__L3_I2/A       |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.623 | 
     | CORE_Clock__L3_I2/Q       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.720 | 
     | CORE_Clock__L4_I4/A       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.722 | 
     | CORE_Clock__L4_I4/Q       |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.832 | 
     | CORE_Clock__L5_I5/A       |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.836 | 
     | CORE_Clock__L5_I5/Q       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.878 | 
     | CORE_Clock__L6_I10/A      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.892 | 
     | CORE_Clock__L6_I10/Q      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.944 | 
     | CORE_Clock__L7_I20/A      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.959 | 
     | CORE_Clock__L7_I20/Q      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    2.001 | 
     | CORE_Clock__L8_I40/A      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.013 | 
     | CORE_Clock__L8_I40/Q      |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.066 | 
     | CORE_Clock__L9_I72/A      |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.079 | 
     | CORE_Clock__L9_I72/Q      |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.104 | 
     | CORE_Clock__L10_I139/A    |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.106 | 
     | CORE_Clock__L10_I139/Q    |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.170 | 
     | master_clock_r_REG21_S4/C |   ^   | CORE_Clock__L10_N139 | DFSC1   | 0.008 |   0.879 |    2.179 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin master_clock_r_REG22_S4/C 
Endpoint:   master_clock_r_REG22_S4/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                 (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.879
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.979
  Arrival Time                  2.283
  Slack Time                    1.304
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                            |       |                  |        |       |  Time   |   Time   | 
     |----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                 |   v   | ScanEnable       |        |       |   1.301 |   -0.002 | 
     | PAD_ScanEnable/PAD         |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |   -0.002 | 
     | PAD_ScanEnable/Y           |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.353 | 
     | FE_PHC577_n28809/A         |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.356 | 
     | FE_PHC577_n28809/Q         |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.618 | 
     | FE_PHC570_n28809/A         |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.619 | 
     | FE_PHC570_n28809/Q         |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.957 | 
     | master_clock_r_REG22_S4/SE |   v   | FE_PHN570_n28809 | JKSC1  | 0.022 |   2.283 |    0.979 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                           |       |                      |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                     |   ^   | Clock                |         |       |   0.028 |    1.332 | 
     | PAD_Clock/PAD             |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.332 | 
     | PAD_Clock/Y               |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.537 | 
     | CORE_Clock__L1_I0/A       |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.547 | 
     | CORE_Clock__L1_I0/Q       |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.574 | 
     | CORE_Clock__L2_I0/A       |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.576 | 
     | CORE_Clock__L2_I0/Q       |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.617 | 
     | CORE_Clock__L3_I2/A       |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.627 | 
     | CORE_Clock__L3_I2/Q       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.724 | 
     | CORE_Clock__L4_I4/A       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.726 | 
     | CORE_Clock__L4_I4/Q       |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.836 | 
     | CORE_Clock__L5_I5/A       |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.839 | 
     | CORE_Clock__L5_I5/Q       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.882 | 
     | CORE_Clock__L6_I10/A      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.896 | 
     | CORE_Clock__L6_I10/Q      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.948 | 
     | CORE_Clock__L7_I20/A      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.963 | 
     | CORE_Clock__L7_I20/Q      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    2.005 | 
     | CORE_Clock__L8_I40/A      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.017 | 
     | CORE_Clock__L8_I40/Q      |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.069 | 
     | CORE_Clock__L9_I72/A      |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.083 | 
     | CORE_Clock__L9_I72/Q      |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.108 | 
     | CORE_Clock__L10_I139/A    |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.110 | 
     | CORE_Clock__L10_I139/Q    |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.174 | 
     | master_clock_r_REG22_S4/C |   ^   | CORE_Clock__L10_N139 | JKSC1   | 0.008 |   0.879 |    2.183 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin master_clock_r_REG2873_S13_IP/C 
Endpoint:   master_clock_r_REG2873_S13_IP/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                       (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.881
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.981
  Arrival Time                  2.287
  Slack Time                    1.305
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                  |         |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                       |   v   | ScanEnable       |         |       |   1.301 |   -0.004 | 
     | PAD_ScanEnable/PAD               |   v   | ScanEnable       | ICUP    | 0.000 |   1.301 |   -0.004 | 
     | PAD_ScanEnable/Y                 |   v   | n28809           | ICUP    | 0.356 |   1.657 |    0.352 | 
     | FE_OFC134_n28809/A               |   v   | n28809           | CLKIN12 | 0.023 |   1.680 |    0.375 | 
     | FE_OFC134_n28809/Q               |   ^   | FE_OFN134_n28809 | CLKIN12 | 0.150 |   1.831 |    0.526 | 
     | FE_OFC155_n28809/A               |   ^   | FE_OFN134_n28809 | CLKIN8  | 0.134 |   1.965 |    0.659 | 
     | FE_OFC155_n28809/Q               |   v   | FE_OFN155_n28809 | CLKIN8  | 0.304 |   2.268 |    0.963 | 
     | master_clock_r_REG2873_S13_IP/SE |   v   | FE_OFN155_n28809 | DFSEC1  | 0.018 |   2.287 |    0.981 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    1.334 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.334 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.539 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.549 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.576 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.578 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.619 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.628 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.726 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.423 |    1.729 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   0.530 |    1.835 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   0.533 |    1.838 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.043 |   0.575 |    1.881 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   0.579 |    1.885 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   0.645 |    1.951 | 
     | CORE_Clock__L7_I24/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   0.661 |    1.967 | 
     | CORE_Clock__L7_I24/Q            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.049 |   0.710 |    2.016 | 
     | CORE_Clock__L8_I47/A            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.019 |   0.729 |    2.035 | 
     | CORE_Clock__L8_I47/Q            |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.063 |   0.793 |    2.098 | 
     | CORE_Clock__L9_I80/A            |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.004 |   0.796 |    2.102 | 
     | CORE_Clock__L9_I80/Q            |   v   | CORE_Clock__L9_N80   | CLKIN15 | 0.039 |   0.835 |    2.140 | 
     | CORE_Clock__L10_I154/A          |   v   | CORE_Clock__L9_N80   | CLKIN15 | 0.003 |   0.838 |    2.143 | 
     | CORE_Clock__L10_I154/Q          |   ^   | CORE_Clock__L10_N154 | CLKIN15 | 0.042 |   0.880 |    2.185 | 
     | master_clock_r_REG2873_S13_IP/C |   ^   | CORE_Clock__L10_N154 | DFSEC1  | 0.002 |   0.881 |    2.187 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin master_clock_r_REG1_S3/C 
Endpoint:   master_clock_r_REG1_S3/SE (v) checked with  leading edge of 'master_
clock'
Beginpoint: ScanEnable                (v) triggered by  leading edge of 'master_
clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.879
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.979
  Arrival Time                  2.286
  Slack Time                    1.307
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                           |       |                  |        |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                |   v   | ScanEnable       |        |       |   1.301 |   -0.005 | 
     | PAD_ScanEnable/PAD        |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |   -0.005 | 
     | PAD_ScanEnable/Y          |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.350 | 
     | FE_PHC577_n28809/A        |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.353 | 
     | FE_PHC577_n28809/Q        |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.615 | 
     | FE_PHC570_n28809/A        |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.615 | 
     | FE_PHC570_n28809/Q        |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.954 | 
     | master_clock_r_REG1_S3/SE |   v   | FE_PHN570_n28809 | DFSEP1 | 0.025 |   2.286 |    0.979 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                          |       |                      |         |       |  Time   |   Time   | 
     |--------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                    |   ^   | Clock                |         |       |   0.028 |    1.335 | 
     | PAD_Clock/PAD            |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.335 | 
     | PAD_Clock/Y              |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.540 | 
     | CORE_Clock__L1_I0/A      |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.550 | 
     | CORE_Clock__L1_I0/Q      |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.577 | 
     | CORE_Clock__L2_I0/A      |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.580 | 
     | CORE_Clock__L2_I0/Q      |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.620 | 
     | CORE_Clock__L3_I2/A      |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.630 | 
     | CORE_Clock__L3_I2/Q      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.727 | 
     | CORE_Clock__L4_I4/A      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.729 | 
     | CORE_Clock__L4_I4/Q      |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.839 | 
     | CORE_Clock__L5_I5/A      |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.842 | 
     | CORE_Clock__L5_I5/Q      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.885 | 
     | CORE_Clock__L6_I10/A     |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.899 | 
     | CORE_Clock__L6_I10/Q     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.951 | 
     | CORE_Clock__L7_I20/A     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.966 | 
     | CORE_Clock__L7_I20/Q     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    2.008 | 
     | CORE_Clock__L8_I40/A     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.020 | 
     | CORE_Clock__L8_I40/Q     |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.073 | 
     | CORE_Clock__L9_I72/A     |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.086 | 
     | CORE_Clock__L9_I72/Q     |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.111 | 
     | CORE_Clock__L10_I139/A   |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.113 | 
     | CORE_Clock__L10_I139/Q   |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.177 | 
     | master_clock_r_REG1_S3/C |   ^   | CORE_Clock__L10_N139 | DFSEP1  | 0.008 |   0.879 |    2.186 | 
     +------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin MODE_SYNC_FF1/C 
Endpoint:   MODE_SYNC_FF1/SE (v) checked with  leading edge of 'master_clock'
Beginpoint: ScanEnable       (v) triggered by  leading edge of 'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.879
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.979
  Arrival Time                  2.290
  Slack Time                    1.311
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                    |       |                  |        |       |  Time   |   Time   | 
     |--------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable         |   v   | ScanEnable       |        |       |   1.301 |   -0.010 | 
     | PAD_ScanEnable/PAD |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |   -0.010 | 
     | PAD_ScanEnable/Y   |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.346 | 
     | FE_PHC577_n28809/A |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.348 | 
     | FE_PHC577_n28809/Q |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.610 | 
     | FE_PHC570_n28809/A |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.611 | 
     | FE_PHC570_n28809/Q |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.950 | 
     | MODE_SYNC_FF1/SE   |   v   | FE_PHN570_n28809 | DFSP1  | 0.030 |   2.290 |    0.979 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                        |       |                      |         |       |  Time   |   Time   | 
     |------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                  |   ^   | Clock                |         |       |   0.028 |    1.339 | 
     | PAD_Clock/PAD          |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.339 | 
     | PAD_Clock/Y            |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.544 | 
     | CORE_Clock__L1_I0/A    |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.555 | 
     | CORE_Clock__L1_I0/Q    |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.582 | 
     | CORE_Clock__L2_I0/A    |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.584 | 
     | CORE_Clock__L2_I0/Q    |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.624 | 
     | CORE_Clock__L3_I2/A    |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.634 | 
     | CORE_Clock__L3_I2/Q    |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.732 | 
     | CORE_Clock__L4_I4/A    |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.734 | 
     | CORE_Clock__L4_I4/Q    |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.844 | 
     | CORE_Clock__L5_I5/A    |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.847 | 
     | CORE_Clock__L5_I5/Q    |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.890 | 
     | CORE_Clock__L6_I10/A   |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.904 | 
     | CORE_Clock__L6_I10/Q   |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.955 | 
     | CORE_Clock__L7_I20/A   |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.970 | 
     | CORE_Clock__L7_I20/Q   |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    2.013 | 
     | CORE_Clock__L8_I40/A   |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.024 | 
     | CORE_Clock__L8_I40/Q   |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.077 | 
     | CORE_Clock__L9_I72/A   |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.090 | 
     | CORE_Clock__L9_I72/Q   |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.116 | 
     | CORE_Clock__L10_I139/A |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.117 | 
     | CORE_Clock__L10_I139/Q |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.182 | 
     | MODE_SYNC_FF1/C        |   ^   | CORE_Clock__L10_N139 | DFSP1   | 0.008 |   0.879 |    2.190 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin master_clock_r_REG0_S2/C 
Endpoint:   master_clock_r_REG0_S2/SE (v) checked with  leading edge of 'master_
clock'
Beginpoint: ScanEnable                (v) triggered by  leading edge of 'master_
clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.879
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.979
  Arrival Time                  2.292
  Slack Time                    1.313
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                           |       |                  |        |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                |   v   | ScanEnable       |        |       |   1.301 |   -0.011 | 
     | PAD_ScanEnable/PAD        |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |   -0.011 | 
     | PAD_ScanEnable/Y          |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.344 | 
     | FE_PHC577_n28809/A        |   v   | n28809           | BUF2   | 0.002 |   1.659 |    0.346 | 
     | FE_PHC577_n28809/Q        |   v   | FE_PHN577_n28809 | BUF2   | 0.262 |   1.921 |    0.609 | 
     | FE_PHC570_n28809/A        |   v   | FE_PHN577_n28809 | CLKBU8 | 0.001 |   1.922 |    0.609 | 
     | FE_PHC570_n28809/Q        |   v   | FE_PHN570_n28809 | CLKBU8 | 0.339 |   2.261 |    0.948 | 
     | master_clock_r_REG0_S2/SE |   v   | FE_PHN570_n28809 | DFSP1  | 0.031 |   2.292 |    0.979 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                          |       |                      |         |       |  Time   |   Time   | 
     |--------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                    |   ^   | Clock                |         |       |   0.028 |    1.341 | 
     | PAD_Clock/PAD            |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.341 | 
     | PAD_Clock/Y              |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.546 | 
     | CORE_Clock__L1_I0/A      |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.556 | 
     | CORE_Clock__L1_I0/Q      |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.583 | 
     | CORE_Clock__L2_I0/A      |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.586 | 
     | CORE_Clock__L2_I0/Q      |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.626 | 
     | CORE_Clock__L3_I2/A      |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.636 | 
     | CORE_Clock__L3_I2/Q      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.733 | 
     | CORE_Clock__L4_I4/A      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.735 | 
     | CORE_Clock__L4_I4/Q      |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.845 | 
     | CORE_Clock__L5_I5/A      |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.849 | 
     | CORE_Clock__L5_I5/Q      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.891 | 
     | CORE_Clock__L6_I10/A     |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.592 |    1.905 | 
     | CORE_Clock__L6_I10/Q     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.052 |   0.644 |    1.957 | 
     | CORE_Clock__L7_I20/A     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.015 |   0.659 |    1.972 | 
     | CORE_Clock__L7_I20/Q     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.042 |   0.701 |    2.014 | 
     | CORE_Clock__L8_I40/A     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   0.713 |    2.026 | 
     | CORE_Clock__L8_I40/Q     |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.053 |   0.766 |    2.079 | 
     | CORE_Clock__L9_I72/A     |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   0.779 |    2.092 | 
     | CORE_Clock__L9_I72/Q     |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   0.805 |    2.117 | 
     | CORE_Clock__L10_I139/A   |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   0.806 |    2.119 | 
     | CORE_Clock__L10_I139/Q   |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.064 |   0.871 |    2.183 | 
     | master_clock_r_REG0_S2/C |   ^   | CORE_Clock__L10_N139 | DFSP1   | 0.009 |   0.879 |    2.192 | 
     +------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin master_clock_r_REG73_S10/C 
Endpoint:   master_clock_r_REG73_S10/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                  (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.877
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.977
  Arrival Time                  2.292
  Slack Time                    1.314
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                             |       |                  |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                  |   v   | ScanEnable       |        |       |   1.301 |   -0.013 | 
     | PAD_ScanEnable/PAD          |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |   -0.013 | 
     | PAD_ScanEnable/Y            |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.343 | 
     | FE_OFC133_n28809/A          |   v   | n28809           | CLKIN8 | 0.004 |   1.661 |    0.346 | 
     | FE_OFC133_n28809/Q          |   ^   | FE_OFN133_n28809 | CLKIN8 | 0.184 |   1.845 |    0.530 | 
     | FE_OFC136_n28809/A          |   ^   | FE_OFN133_n28809 | CLKIN6 | 0.157 |   2.002 |    0.688 | 
     | FE_OFC136_n28809/Q          |   v   | FE_OFN136_n28809 | CLKIN6 | 0.283 |   2.285 |    0.971 | 
     | master_clock_r_REG73_S10/SE |   v   | FE_OFN136_n28809 | DFSE1  | 0.006 |   2.292 |    0.977 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                            |       |                      |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                      |   ^   | Clock                |         |       |   0.028 |    1.343 | 
     | PAD_Clock/PAD              |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.343 | 
     | PAD_Clock/Y                |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.548 | 
     | CORE_Clock__L1_I0/A        |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.558 | 
     | CORE_Clock__L1_I0/Q        |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.585 | 
     | CORE_Clock__L2_I0/A        |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.587 | 
     | CORE_Clock__L2_I0/Q        |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.628 | 
     | CORE_Clock__L3_I2/A        |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.637 | 
     | CORE_Clock__L3_I2/Q        |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.735 | 
     | CORE_Clock__L4_I4/A        |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.423 |    1.737 | 
     | CORE_Clock__L4_I4/Q        |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.847 | 
     | CORE_Clock__L5_I5/A        |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.850 | 
     | CORE_Clock__L5_I5/Q        |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.893 | 
     | CORE_Clock__L6_I11/A       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.593 |    1.908 | 
     | CORE_Clock__L6_I11/Q       |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.046 |   0.639 |    1.954 | 
     | CORE_Clock__L7_I21/A       |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.008 |   0.647 |    1.962 | 
     | CORE_Clock__L7_I21/Q       |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.052 |   0.699 |    2.013 | 
     | CORE_Clock__L8_I43/A       |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.008 |   0.707 |    2.021 | 
     | CORE_Clock__L8_I43/Q       |   ^   | CORE_Clock__L8_N43   | CLKIN15 | 0.058 |   0.765 |    2.079 | 
     | CORE_Clock__L9_I75/A       |   ^   | CORE_Clock__L8_N43   | CLKIN15 | 0.019 |   0.784 |    2.098 | 
     | CORE_Clock__L9_I75/Q       |   v   | CORE_Clock__L9_N75   | CLKIN15 | 0.040 |   0.824 |    2.138 | 
     | CORE_Clock__L10_I145/A     |   v   | CORE_Clock__L9_N75   | CLKIN15 | 0.003 |   0.826 |    2.141 | 
     | CORE_Clock__L10_I145/Q     |   ^   | CORE_Clock__L10_N145 | CLKIN15 | 0.048 |   0.874 |    2.189 | 
     | master_clock_r_REG73_S10/C |   ^   | CORE_Clock__L10_N145 | DFSE1   | 0.003 |   0.877 |    2.192 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin master_clock_r_REG72_S10/C 
Endpoint:   master_clock_r_REG72_S10/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                  (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.877
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.977
  Arrival Time                  2.292
  Slack Time                    1.315
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                             |       |                  |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                  |   v   | ScanEnable       |        |       |   1.301 |   -0.013 | 
     | PAD_ScanEnable/PAD          |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |   -0.013 | 
     | PAD_ScanEnable/Y            |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.342 | 
     | FE_OFC133_n28809/A          |   v   | n28809           | CLKIN8 | 0.004 |   1.661 |    0.346 | 
     | FE_OFC133_n28809/Q          |   ^   | FE_OFN133_n28809 | CLKIN8 | 0.184 |   1.845 |    0.530 | 
     | FE_OFC136_n28809/A          |   ^   | FE_OFN133_n28809 | CLKIN6 | 0.157 |   2.002 |    0.688 | 
     | FE_OFC136_n28809/Q          |   v   | FE_OFN136_n28809 | CLKIN6 | 0.283 |   2.285 |    0.971 | 
     | master_clock_r_REG72_S10/SE |   v   | FE_OFN136_n28809 | DFSE1  | 0.007 |   2.292 |    0.977 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                            |       |                      |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                      |   ^   | Clock                |         |       |   0.028 |    1.343 | 
     | PAD_Clock/PAD              |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.343 | 
     | PAD_Clock/Y                |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.548 | 
     | CORE_Clock__L1_I0/A        |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.558 | 
     | CORE_Clock__L1_I0/Q        |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.585 | 
     | CORE_Clock__L2_I0/A        |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.587 | 
     | CORE_Clock__L2_I0/Q        |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.628 | 
     | CORE_Clock__L3_I2/A        |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.638 | 
     | CORE_Clock__L3_I2/Q        |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.735 | 
     | CORE_Clock__L4_I4/A        |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.737 | 
     | CORE_Clock__L4_I4/Q        |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.847 | 
     | CORE_Clock__L5_I5/A        |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.850 | 
     | CORE_Clock__L5_I5/Q        |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.893 | 
     | CORE_Clock__L6_I11/A       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.593 |    1.908 | 
     | CORE_Clock__L6_I11/Q       |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.046 |   0.639 |    1.954 | 
     | CORE_Clock__L7_I21/A       |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.008 |   0.647 |    1.962 | 
     | CORE_Clock__L7_I21/Q       |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.052 |   0.699 |    2.013 | 
     | CORE_Clock__L8_I43/A       |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.008 |   0.707 |    2.021 | 
     | CORE_Clock__L8_I43/Q       |   ^   | CORE_Clock__L8_N43   | CLKIN15 | 0.058 |   0.765 |    2.079 | 
     | CORE_Clock__L9_I75/A       |   ^   | CORE_Clock__L8_N43   | CLKIN15 | 0.019 |   0.784 |    2.098 | 
     | CORE_Clock__L9_I75/Q       |   v   | CORE_Clock__L9_N75   | CLKIN15 | 0.040 |   0.824 |    2.138 | 
     | CORE_Clock__L10_I145/A     |   v   | CORE_Clock__L9_N75   | CLKIN15 | 0.003 |   0.826 |    2.141 | 
     | CORE_Clock__L10_I145/Q     |   ^   | CORE_Clock__L10_N145 | CLKIN15 | 0.048 |   0.874 |    2.189 | 
     | master_clock_r_REG72_S10/C |   ^   | CORE_Clock__L10_N145 | DFSE1   | 0.003 |   0.877 |    2.192 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin master_clock_r_REG74_S10/C 
Endpoint:   master_clock_r_REG74_S10/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                  (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.877
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.977
  Arrival Time                  2.292
  Slack Time                    1.315
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                             |       |                  |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                  |   v   | ScanEnable       |        |       |   1.301 |   -0.014 | 
     | PAD_ScanEnable/PAD          |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |   -0.014 | 
     | PAD_ScanEnable/Y            |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.342 | 
     | FE_OFC133_n28809/A          |   v   | n28809           | CLKIN8 | 0.004 |   1.661 |    0.345 | 
     | FE_OFC133_n28809/Q          |   ^   | FE_OFN133_n28809 | CLKIN8 | 0.184 |   1.845 |    0.530 | 
     | FE_OFC136_n28809/A          |   ^   | FE_OFN133_n28809 | CLKIN6 | 0.157 |   2.002 |    0.687 | 
     | FE_OFC136_n28809/Q          |   v   | FE_OFN136_n28809 | CLKIN6 | 0.283 |   2.285 |    0.970 | 
     | master_clock_r_REG74_S10/SE |   v   | FE_OFN136_n28809 | DFSE1  | 0.006 |   2.292 |    0.977 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                            |       |                      |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                      |   ^   | Clock                |         |       |   0.028 |    1.343 | 
     | PAD_Clock/PAD              |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.343 | 
     | PAD_Clock/Y                |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.548 | 
     | CORE_Clock__L1_I0/A        |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.559 | 
     | CORE_Clock__L1_I0/Q        |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.586 | 
     | CORE_Clock__L2_I0/A        |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.588 | 
     | CORE_Clock__L2_I0/Q        |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.628 | 
     | CORE_Clock__L3_I2/A        |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.638 | 
     | CORE_Clock__L3_I2/Q        |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.736 | 
     | CORE_Clock__L4_I4/A        |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.738 | 
     | CORE_Clock__L4_I4/Q        |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.848 | 
     | CORE_Clock__L5_I5/A        |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.851 | 
     | CORE_Clock__L5_I5/Q        |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.894 | 
     | CORE_Clock__L6_I11/A       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.593 |    1.908 | 
     | CORE_Clock__L6_I11/Q       |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.046 |   0.639 |    1.955 | 
     | CORE_Clock__L7_I21/A       |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.008 |   0.647 |    1.962 | 
     | CORE_Clock__L7_I21/Q       |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.052 |   0.699 |    2.014 | 
     | CORE_Clock__L8_I43/A       |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.008 |   0.707 |    2.022 | 
     | CORE_Clock__L8_I43/Q       |   ^   | CORE_Clock__L8_N43   | CLKIN15 | 0.058 |   0.765 |    2.080 | 
     | CORE_Clock__L9_I75/A       |   ^   | CORE_Clock__L8_N43   | CLKIN15 | 0.019 |   0.783 |    2.099 | 
     | CORE_Clock__L9_I75/Q       |   v   | CORE_Clock__L9_N75   | CLKIN15 | 0.040 |   0.824 |    2.139 | 
     | CORE_Clock__L10_I145/A     |   v   | CORE_Clock__L9_N75   | CLKIN15 | 0.003 |   0.826 |    2.141 | 
     | CORE_Clock__L10_I145/Q     |   ^   | CORE_Clock__L10_N145 | CLKIN15 | 0.048 |   0.874 |    2.190 | 
     | master_clock_r_REG74_S10/C |   ^   | CORE_Clock__L10_N145 | DFSE1   | 0.002 |   0.876 |    2.192 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin master_clock_r_REG402_S8/C 
Endpoint:   master_clock_r_REG402_S8/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                  (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.877
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.977
  Arrival Time                  2.292
  Slack Time                    1.315
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                             |       |                  |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                  |   v   | ScanEnable       |        |       |   1.301 |   -0.014 | 
     | PAD_ScanEnable/PAD          |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |   -0.014 | 
     | PAD_ScanEnable/Y            |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.342 | 
     | FE_OFC133_n28809/A          |   v   | n28809           | CLKIN8 | 0.004 |   1.661 |    0.345 | 
     | FE_OFC133_n28809/Q          |   ^   | FE_OFN133_n28809 | CLKIN8 | 0.184 |   1.845 |    0.529 | 
     | FE_OFC136_n28809/A          |   ^   | FE_OFN133_n28809 | CLKIN6 | 0.157 |   2.002 |    0.687 | 
     | FE_OFC136_n28809/Q          |   v   | FE_OFN136_n28809 | CLKIN6 | 0.283 |   2.285 |    0.970 | 
     | master_clock_r_REG402_S8/SE |   v   | FE_OFN136_n28809 | DFSE1  | 0.006 |   2.292 |    0.977 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                            |       |                      |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                      |   ^   | Clock                |         |       |   0.028 |    1.344 | 
     | PAD_Clock/PAD              |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.344 | 
     | PAD_Clock/Y                |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.549 | 
     | CORE_Clock__L1_I0/A        |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.559 | 
     | CORE_Clock__L1_I0/Q        |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.586 | 
     | CORE_Clock__L2_I0/A        |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.588 | 
     | CORE_Clock__L2_I0/Q        |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.628 | 
     | CORE_Clock__L3_I2/A        |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.638 | 
     | CORE_Clock__L3_I2/Q        |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.736 | 
     | CORE_Clock__L4_I4/A        |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.738 | 
     | CORE_Clock__L4_I4/Q        |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.848 | 
     | CORE_Clock__L5_I5/A        |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.851 | 
     | CORE_Clock__L5_I5/Q        |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.894 | 
     | CORE_Clock__L6_I11/A       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.593 |    1.908 | 
     | CORE_Clock__L6_I11/Q       |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.046 |   0.639 |    1.955 | 
     | CORE_Clock__L7_I21/A       |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.008 |   0.647 |    1.963 | 
     | CORE_Clock__L7_I21/Q       |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.052 |   0.699 |    2.014 | 
     | CORE_Clock__L8_I43/A       |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.008 |   0.707 |    2.022 | 
     | CORE_Clock__L8_I43/Q       |   ^   | CORE_Clock__L8_N43   | CLKIN15 | 0.058 |   0.765 |    2.080 | 
     | CORE_Clock__L9_I75/A       |   ^   | CORE_Clock__L8_N43   | CLKIN15 | 0.019 |   0.783 |    2.099 | 
     | CORE_Clock__L9_I75/Q       |   v   | CORE_Clock__L9_N75   | CLKIN15 | 0.040 |   0.824 |    2.139 | 
     | CORE_Clock__L10_I145/A     |   v   | CORE_Clock__L9_N75   | CLKIN15 | 0.003 |   0.826 |    2.142 | 
     | CORE_Clock__L10_I145/Q     |   ^   | CORE_Clock__L10_N145 | CLKIN15 | 0.048 |   0.874 |    2.190 | 
     | master_clock_r_REG402_S8/C |   ^   | CORE_Clock__L10_N145 | DFSE1   | 0.002 |   0.876 |    2.192 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin master_clock_r_REG404_S8/C 
Endpoint:   master_clock_r_REG404_S8/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                  (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.876
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.976
  Arrival Time                  2.292
  Slack Time                    1.316
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                             |       |                  |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                  |   v   | ScanEnable       |        |       |   1.301 |   -0.014 | 
     | PAD_ScanEnable/PAD          |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |   -0.014 | 
     | PAD_ScanEnable/Y            |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.341 | 
     | FE_OFC133_n28809/A          |   v   | n28809           | CLKIN8 | 0.004 |   1.661 |    0.345 | 
     | FE_OFC133_n28809/Q          |   ^   | FE_OFN133_n28809 | CLKIN8 | 0.184 |   1.845 |    0.529 | 
     | FE_OFC136_n28809/A          |   ^   | FE_OFN133_n28809 | CLKIN6 | 0.157 |   2.002 |    0.687 | 
     | FE_OFC136_n28809/Q          |   v   | FE_OFN136_n28809 | CLKIN6 | 0.283 |   2.285 |    0.970 | 
     | master_clock_r_REG404_S8/SE |   v   | FE_OFN136_n28809 | DFSE1  | 0.007 |   2.292 |    0.976 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                            |       |                      |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                      |   ^   | Clock                |         |       |   0.028 |    1.344 | 
     | PAD_Clock/PAD              |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.344 | 
     | PAD_Clock/Y                |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.549 | 
     | CORE_Clock__L1_I0/A        |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.559 | 
     | CORE_Clock__L1_I0/Q        |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.586 | 
     | CORE_Clock__L2_I0/A        |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.588 | 
     | CORE_Clock__L2_I0/Q        |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.629 | 
     | CORE_Clock__L3_I2/A        |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.639 | 
     | CORE_Clock__L3_I2/Q        |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.736 | 
     | CORE_Clock__L4_I4/A        |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.423 |    1.738 | 
     | CORE_Clock__L4_I4/Q        |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.848 | 
     | CORE_Clock__L5_I5/A        |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.851 | 
     | CORE_Clock__L5_I5/Q        |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.894 | 
     | CORE_Clock__L6_I11/A       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.593 |    1.909 | 
     | CORE_Clock__L6_I11/Q       |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.046 |   0.639 |    1.955 | 
     | CORE_Clock__L7_I21/A       |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.008 |   0.647 |    1.963 | 
     | CORE_Clock__L7_I21/Q       |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.052 |   0.699 |    2.014 | 
     | CORE_Clock__L8_I43/A       |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.008 |   0.707 |    2.022 | 
     | CORE_Clock__L8_I43/Q       |   ^   | CORE_Clock__L8_N43   | CLKIN15 | 0.058 |   0.765 |    2.080 | 
     | CORE_Clock__L9_I75/A       |   ^   | CORE_Clock__L8_N43   | CLKIN15 | 0.019 |   0.784 |    2.099 | 
     | CORE_Clock__L9_I75/Q       |   v   | CORE_Clock__L9_N75   | CLKIN15 | 0.040 |   0.824 |    2.139 | 
     | CORE_Clock__L10_I145/A     |   v   | CORE_Clock__L9_N75   | CLKIN15 | 0.003 |   0.826 |    2.142 | 
     | CORE_Clock__L10_I145/Q     |   ^   | CORE_Clock__L10_N145 | CLKIN15 | 0.048 |   0.874 |    2.190 | 
     | master_clock_r_REG404_S8/C |   ^   | CORE_Clock__L10_N145 | DFSE1   | 0.002 |   0.876 |    2.192 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin master_clock_r_REG75_S10/C 
Endpoint:   master_clock_r_REG75_S10/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                  (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.876
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.976
  Arrival Time                  2.292
  Slack Time                    1.316
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                             |       |                  |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                  |   v   | ScanEnable       |        |       |   1.301 |   -0.014 | 
     | PAD_ScanEnable/PAD          |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |   -0.014 | 
     | PAD_ScanEnable/Y            |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.341 | 
     | FE_OFC133_n28809/A          |   v   | n28809           | CLKIN8 | 0.004 |   1.661 |    0.345 | 
     | FE_OFC133_n28809/Q          |   ^   | FE_OFN133_n28809 | CLKIN8 | 0.184 |   1.845 |    0.529 | 
     | FE_OFC136_n28809/A          |   ^   | FE_OFN133_n28809 | CLKIN6 | 0.157 |   2.002 |    0.687 | 
     | FE_OFC136_n28809/Q          |   v   | FE_OFN136_n28809 | CLKIN6 | 0.283 |   2.285 |    0.970 | 
     | master_clock_r_REG75_S10/SE |   v   | FE_OFN136_n28809 | DFSE1  | 0.007 |   2.292 |    0.976 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                            |       |                      |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                      |   ^   | Clock                |         |       |   0.028 |    1.344 | 
     | PAD_Clock/PAD              |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.344 | 
     | PAD_Clock/Y                |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.549 | 
     | CORE_Clock__L1_I0/A        |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.559 | 
     | CORE_Clock__L1_I0/Q        |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.586 | 
     | CORE_Clock__L2_I0/A        |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.588 | 
     | CORE_Clock__L2_I0/Q        |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.629 | 
     | CORE_Clock__L3_I2/A        |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.639 | 
     | CORE_Clock__L3_I2/Q        |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.736 | 
     | CORE_Clock__L4_I4/A        |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.422 |    1.738 | 
     | CORE_Clock__L4_I4/Q        |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   0.532 |    1.848 | 
     | CORE_Clock__L5_I5/A        |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   0.536 |    1.851 | 
     | CORE_Clock__L5_I5/Q        |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.043 |   0.579 |    1.894 | 
     | CORE_Clock__L6_I11/A       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   0.593 |    1.909 | 
     | CORE_Clock__L6_I11/Q       |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.046 |   0.639 |    1.955 | 
     | CORE_Clock__L7_I21/A       |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.008 |   0.647 |    1.963 | 
     | CORE_Clock__L7_I21/Q       |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.052 |   0.699 |    2.014 | 
     | CORE_Clock__L8_I43/A       |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.008 |   0.707 |    2.022 | 
     | CORE_Clock__L8_I43/Q       |   ^   | CORE_Clock__L8_N43   | CLKIN15 | 0.058 |   0.765 |    2.080 | 
     | CORE_Clock__L9_I75/A       |   ^   | CORE_Clock__L8_N43   | CLKIN15 | 0.019 |   0.784 |    2.099 | 
     | CORE_Clock__L9_I75/Q       |   v   | CORE_Clock__L9_N75   | CLKIN15 | 0.040 |   0.824 |    2.139 | 
     | CORE_Clock__L10_I145/A     |   v   | CORE_Clock__L9_N75   | CLKIN15 | 0.003 |   0.826 |    2.142 | 
     | CORE_Clock__L10_I145/Q     |   ^   | CORE_Clock__L10_N145 | CLKIN15 | 0.048 |   0.874 |    2.190 | 
     | master_clock_r_REG75_S10/C |   ^   | CORE_Clock__L10_N145 | DFSE1   | 0.002 |   0.876 |    2.192 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin FORK_SYNC_FF1/C 
Endpoint:   FORK_SYNC_FF1/D (v) checked with  leading edge of 'master_clock'
Beginpoint: nFork           (v) triggered by  leading edge of 'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.888
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.988
  Arrival Time                  2.306
  Slack Time                    1.318
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |  Cell  | Delay | Arrival | Required | 
     |                           |       |                         |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+--------+-------+---------+----------| 
     | nFork                     |   v   | nFork                   |        |       |   1.301 |   -0.017 | 
     | PAD_nFork/PAD             |   v   | nFork                   | ICUP   | 0.000 |   1.301 |   -0.017 | 
     | PAD_nFork/Y               |   v   | SYNC_IN_nFork           | ICUP   | 0.318 |   1.620 |    0.301 | 
     | FE_PHC578_SYNC_IN_nFork/A |   v   | SYNC_IN_nFork           | CLKBU2 | 0.003 |   1.623 |    0.304 | 
     | FE_PHC578_SYNC_IN_nFork/Q |   v   | FE_PHN578_SYNC_IN_nFork | CLKBU2 | 0.125 |   1.748 |    0.430 | 
     | FE_PHC588_SYNC_IN_nFork/A |   v   | FE_PHN578_SYNC_IN_nFork | CLKBU2 | 0.000 |   1.748 |    0.430 | 
     | FE_PHC588_SYNC_IN_nFork/Q |   v   | FE_PHN588_SYNC_IN_nFork | CLKBU2 | 0.122 |   1.870 |    0.551 | 
     | FE_PHC593_SYNC_IN_nFork/A |   v   | FE_PHN588_SYNC_IN_nFork | CLKBU2 | 0.000 |   1.870 |    0.551 | 
     | FE_PHC593_SYNC_IN_nFork/Q |   v   | FE_PHN593_SYNC_IN_nFork | CLKBU2 | 0.126 |   1.996 |    0.677 | 
     | FE_PHC596_SYNC_IN_nFork/A |   v   | FE_PHN593_SYNC_IN_nFork | CLKBU2 | 0.000 |   1.996 |    0.677 | 
     | FE_PHC596_SYNC_IN_nFork/Q |   v   | FE_PHN596_SYNC_IN_nFork | CLKBU2 | 0.127 |   2.123 |    0.805 | 
     | FE_PHC572_SYNC_IN_nFork/A |   v   | FE_PHN596_SYNC_IN_nFork | CLKBU2 | 0.000 |   2.123 |    0.805 | 
     | FE_PHC572_SYNC_IN_nFork/Q |   v   | FE_PHN572_SYNC_IN_nFork | CLKBU2 | 0.182 |   2.305 |    0.986 | 
     | FORK_SYNC_FF1/D           |   v   | FE_PHN572_SYNC_IN_nFork | DFSP1  | 0.002 |   2.306 |    0.988 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                        |       |                      |         |       |  Time   |   Time   | 
     |------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                  |   ^   | Clock                |         |       |   0.028 |    1.347 | 
     | PAD_Clock/PAD          |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.347 | 
     | PAD_Clock/Y            |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.552 | 
     | CORE_Clock__L1_I0/A    |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.562 | 
     | CORE_Clock__L1_I0/Q    |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.589 | 
     | CORE_Clock__L2_I0/A    |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.591 | 
     | CORE_Clock__L2_I0/Q    |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.632 | 
     | CORE_Clock__L3_I1/A    |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.641 | 
     | CORE_Clock__L3_I1/Q    |   ^   | CORE_Clock__L3_N1    | CLKBU15 | 0.097 |   0.420 |    1.738 | 
     | CORE_Clock__L4_I3/A    |   ^   | CORE_Clock__L3_N1    | CLKBU15 | 0.005 |   0.425 |    1.744 | 
     | CORE_Clock__L4_I3/Q    |   ^   | CORE_Clock__L4_N3    | CLKBU15 | 0.098 |   0.524 |    1.842 | 
     | CORE_Clock__L5_I3/A    |   ^   | CORE_Clock__L4_N3    | CLKIN15 | 0.004 |   0.527 |    1.846 | 
     | CORE_Clock__L5_I3/Q    |   v   | CORE_Clock__L5_N3    | CLKIN15 | 0.053 |   0.580 |    1.898 | 
     | CORE_Clock__L6_I6/A    |   v   | CORE_Clock__L5_N3    | CLKIN15 | 0.023 |   0.603 |    1.921 | 
     | CORE_Clock__L6_I6/Q    |   ^   | CORE_Clock__L6_N6    | CLKIN15 | 0.061 |   0.664 |    1.982 | 
     | CORE_Clock__L7_I14/A   |   ^   | CORE_Clock__L6_N6    | CLKIN15 | 0.003 |   0.667 |    1.986 | 
     | CORE_Clock__L7_I14/Q   |   v   | CORE_Clock__L7_N14   | CLKIN15 | 0.049 |   0.716 |    2.034 | 
     | CORE_Clock__L8_I27/A   |   v   | CORE_Clock__L7_N14   | CLKIN15 | 0.010 |   0.726 |    2.044 | 
     | CORE_Clock__L8_I27/Q   |   ^   | CORE_Clock__L8_N27   | CLKIN15 | 0.059 |   0.784 |    2.103 | 
     | CORE_Clock__L9_I53/A   |   ^   | CORE_Clock__L8_N27   | CLKIN15 | 0.003 |   0.788 |    2.106 | 
     | CORE_Clock__L9_I53/Q   |   v   | CORE_Clock__L9_N53   | CLKIN15 | 0.043 |   0.830 |    2.149 | 
     | CORE_Clock__L10_I103/A |   v   | CORE_Clock__L9_N53   | CLKIN15 | 0.003 |   0.833 |    2.152 | 
     | CORE_Clock__L10_I103/Q |   ^   | CORE_Clock__L10_N103 | CLKIN15 | 0.052 |   0.886 |    2.204 | 
     | FORK_SYNC_FF1/C        |   ^   | CORE_Clock__L10_N103 | DFSP1   | 0.002 |   0.888 |    2.206 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin master_clock_r_REG1254_S12_IP/C 
Endpoint:   master_clock_r_REG1254_S12_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.817
+ Removal                       0.201
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.118
  Arrival Time                  2.438
  Slack Time                    1.320
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                                  |       |                  |        |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------+--------+-------+---------+----------| 
     | Test                             |   v   | Test             |        |       |   1.301 |   -0.019 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP   | 0.000 |   1.301 |   -0.019 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP   | 0.311 |   1.612 |    0.292 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2   | 0.000 |   1.612 |    0.292 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2   | 0.123 |   1.735 |    0.415 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2 | 0.000 |   1.735 |    0.415 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2 | 0.310 |   2.045 |    0.724 | 
     | U15977/S                         |   v   | FE_PHN576_n31540 | IMUX23 | 0.011 |   2.056 |    0.735 | 
     | U15977/Q                         |   ^   | n31541           | IMUX23 | 0.333 |   2.389 |    1.068 | 
     | master_clock_r_REG1254_S12_IP/RN |   ^   | n31541           | DFSEC1 | 0.049 |   2.438 |    1.118 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.028 |    1.349 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.349 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.554 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.564 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.591 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.593 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.634 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.643 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.097 |   0.420 |    1.741 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.423 |    1.744 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   0.530 |    1.851 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   0.542 |    1.863 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.027 |   0.570 |    1.890 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   0.575 |    1.895 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   0.638 |    1.958 | 
     | CORE_Clock__L7_I27/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   0.642 |    1.962 | 
     | CORE_Clock__L7_I27/Q            |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.027 |   0.668 |    1.989 | 
     | CORE_Clock__L8_I52/A            |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.004 |   0.672 |    1.993 | 
     | CORE_Clock__L8_I52/Q            |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.052 |   0.724 |    2.045 | 
     | CORE_Clock__L9_I87/A            |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.003 |   0.727 |    2.048 | 
     | CORE_Clock__L9_I87/Q            |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.039 |   0.767 |    2.087 | 
     | CORE_Clock__L10_I169/A          |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.003 |   0.770 |    2.091 | 
     | CORE_Clock__L10_I169/Q          |   ^   | CORE_Clock__L10_N169 | CLKIN15 | 0.046 |   0.816 |    2.137 | 
     | master_clock_r_REG1254_S12_IP/C |   ^   | CORE_Clock__L10_N169 | DFSEC1  | 0.001 |   0.817 |    2.137 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin master_clock_r_REG616_S12/C 
Endpoint:   master_clock_r_REG616_S12/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.866
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.966
  Arrival Time                  2.287
  Slack Time                    1.321
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |        |       |   1.301 |   -0.020 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |   -0.020 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.336 | 
     | FE_OFC133_n28809/A           |   v   | n28809           | CLKIN8 | 0.004 |   1.661 |    0.340 | 
     | FE_OFC133_n28809/Q           |   ^   | FE_OFN133_n28809 | CLKIN8 | 0.184 |   1.845 |    0.524 | 
     | FE_OFC136_n28809/A           |   ^   | FE_OFN133_n28809 | CLKIN6 | 0.157 |   2.002 |    0.681 | 
     | FE_OFC136_n28809/Q           |   v   | FE_OFN136_n28809 | CLKIN6 | 0.283 |   2.285 |    0.964 | 
     | master_clock_r_REG616_S12/SE |   v   | FE_OFN136_n28809 | DFSE1  | 0.001 |   2.287 |    0.966 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   0.028 |    1.349 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.349 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.554 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.565 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.592 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.594 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.634 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.644 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15 | 0.097 |   0.420 |    1.741 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15 | 0.005 |   0.426 |    1.747 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15 | 0.098 |   0.524 |    1.845 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15 | 0.004 |   0.527 |    1.849 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15 | 0.053 |   0.580 |    1.901 | 
     | CORE_Clock__L6_I7/A         |   v   | CORE_Clock__L5_N3    | CLKIN15 | 0.023 |   0.603 |    1.924 | 
     | CORE_Clock__L6_I7/Q         |   ^   | CORE_Clock__L6_N7    | CLKIN15 | 0.066 |   0.669 |    1.990 | 
     | CORE_Clock__L7_I16/A        |   ^   | CORE_Clock__L6_N7    | CLKIN15 | 0.011 |   0.679 |    2.000 | 
     | CORE_Clock__L7_I16/Q        |   v   | CORE_Clock__L7_N16   | CLKIN15 | 0.043 |   0.722 |    2.043 | 
     | CORE_Clock__L8_I31/A        |   v   | CORE_Clock__L7_N16   | CLKIN15 | 0.004 |   0.726 |    2.047 | 
     | CORE_Clock__L8_I31/Q        |   ^   | CORE_Clock__L8_N31   | CLKIN15 | 0.054 |   0.780 |    2.101 | 
     | CORE_Clock__L9_I60/A        |   ^   | CORE_Clock__L8_N31   | CLKIN15 | 0.002 |   0.782 |    2.103 | 
     | CORE_Clock__L9_I60/Q        |   v   | CORE_Clock__L9_N60   | CLKIN15 | 0.030 |   0.812 |    2.133 | 
     | CORE_Clock__L10_I116/A      |   v   | CORE_Clock__L9_N60   | CLKIN15 | 0.008 |   0.820 |    2.141 | 
     | CORE_Clock__L10_I116/Q      |   ^   | CORE_Clock__L10_N116 | CLKIN15 | 0.044 |   0.864 |    2.185 | 
     | master_clock_r_REG616_S12/C |   ^   | CORE_Clock__L10_N116 | DFSE1   | 0.002 |   0.866 |    2.187 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin master_clock_r_REG617_S12/C 
Endpoint:   master_clock_r_REG617_S12/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_min
Other End Arrival Time          0.866
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.966
  Arrival Time                  2.287
  Slack Time                    1.321
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.301
     = Beginpoint Arrival Time            1.301
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |        |       |   1.301 |   -0.020 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP   | 0.000 |   1.301 |   -0.020 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP   | 0.356 |   1.657 |    0.336 | 
     | FE_OFC133_n28809/A           |   v   | n28809           | CLKIN8 | 0.004 |   1.661 |    0.339 | 
     | FE_OFC133_n28809/Q           |   ^   | FE_OFN133_n28809 | CLKIN8 | 0.184 |   1.845 |    0.523 | 
     | FE_OFC136_n28809/A           |   ^   | FE_OFN133_n28809 | CLKIN6 | 0.157 |   2.002 |    0.681 | 
     | FE_OFC136_n28809/Q           |   v   | FE_OFN136_n28809 | CLKIN6 | 0.283 |   2.285 |    0.964 | 
     | master_clock_r_REG617_S12/SE |   v   | FE_OFN136_n28809 | DFSE1  | 0.001 |   2.287 |    0.966 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   0.028 |    1.350 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   0.028 |    1.350 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 0.205 |   0.233 |    1.555 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.010 |   0.244 |    1.565 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.027 |   0.271 |    1.592 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.273 |    1.594 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.040 |   0.313 |    1.634 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.323 |    1.644 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15 | 0.097 |   0.420 |    1.741 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15 | 0.005 |   0.425 |    1.747 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15 | 0.098 |   0.524 |    1.845 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15 | 0.004 |   0.527 |    1.849 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15 | 0.053 |   0.580 |    1.901 | 
     | CORE_Clock__L6_I7/A         |   v   | CORE_Clock__L5_N3    | CLKIN15 | 0.023 |   0.603 |    1.924 | 
     | CORE_Clock__L6_I7/Q         |   ^   | CORE_Clock__L6_N7    | CLKIN15 | 0.066 |   0.669 |    1.990 | 
     | CORE_Clock__L7_I16/A        |   ^   | CORE_Clock__L6_N7    | CLKIN15 | 0.011 |   0.679 |    2.001 | 
     | CORE_Clock__L7_I16/Q        |   v   | CORE_Clock__L7_N16   | CLKIN15 | 0.043 |   0.722 |    2.043 | 
     | CORE_Clock__L8_I31/A        |   v   | CORE_Clock__L7_N16   | CLKIN15 | 0.004 |   0.726 |    2.047 | 
     | CORE_Clock__L8_I31/Q        |   ^   | CORE_Clock__L8_N31   | CLKIN15 | 0.054 |   0.780 |    2.102 | 
     | CORE_Clock__L9_I60/A        |   ^   | CORE_Clock__L8_N31   | CLKIN15 | 0.002 |   0.782 |    2.104 | 
     | CORE_Clock__L9_I60/Q        |   v   | CORE_Clock__L9_N60   | CLKIN15 | 0.030 |   0.812 |    2.133 | 
     | CORE_Clock__L10_I116/A      |   v   | CORE_Clock__L9_N60   | CLKIN15 | 0.008 |   0.820 |    2.141 | 
     | CORE_Clock__L10_I116/Q      |   ^   | CORE_Clock__L10_N116 | CLKIN15 | 0.044 |   0.864 |    2.185 | 
     | master_clock_r_REG617_S12/C |   ^   | CORE_Clock__L10_N116 | DFSE1   | 0.002 |   0.865 |    2.187 | 
     +---------------------------------------------------------------------------------------------------+ 

