--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1753 paths analyzed, 473 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.715ns.
--------------------------------------------------------------------------------
Slack:                  13.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_8 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.593 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_8 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.AQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[11]
                                                       avr/cclk_detector/M_ctr_q_8
    SLICE_X13Y7.A1       net (fanout=2)        0.748   avr/cclk_detector/M_ctr_q[8]
    SLICE_X13Y7.A        Tilo                  0.259   avr/out
                                                       avr/cclk_detector/out1
    SLICE_X11Y4.B1       net (fanout=3)        1.164   avr/out
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X15Y26.D5      net (fanout=15)       3.271   M_cclk_detector_ready_inv
    SLICE_X15Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.599ns (1.416ns logic, 5.183ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  13.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_13 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.405ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.593 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_13 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.BQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[13]
                                                       avr/cclk_detector/M_ctr_q_13
    SLICE_X13Y7.A6       net (fanout=2)        0.554   avr/cclk_detector/M_ctr_q[13]
    SLICE_X13Y7.A        Tilo                  0.259   avr/out
                                                       avr/cclk_detector/out1
    SLICE_X11Y4.B1       net (fanout=3)        1.164   avr/out
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X15Y26.D5      net (fanout=15)       3.271   M_cclk_detector_ready_inv
    SLICE_X15Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.405ns (1.416ns logic, 4.989ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  13.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_10 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.404ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.593 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_10 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.CQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[11]
                                                       avr/cclk_detector/M_ctr_q_10
    SLICE_X13Y7.A2       net (fanout=2)        0.553   avr/cclk_detector/M_ctr_q[10]
    SLICE_X13Y7.A        Tilo                  0.259   avr/out
                                                       avr/cclk_detector/out1
    SLICE_X11Y4.B1       net (fanout=3)        1.164   avr/out
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X15Y26.D5      net (fanout=15)       3.271   M_cclk_detector_ready_inv
    SLICE_X15Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.404ns (1.416ns logic, 4.988ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  13.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_12 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.377ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.593 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_12 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.AQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[13]
                                                       avr/cclk_detector/M_ctr_q_12
    SLICE_X13Y7.A4       net (fanout=2)        0.526   avr/cclk_detector/M_ctr_q[12]
    SLICE_X13Y7.A        Tilo                  0.259   avr/out
                                                       avr/cclk_detector/out1
    SLICE_X11Y4.B1       net (fanout=3)        1.164   avr/out
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X15Y26.D5      net (fanout=15)       3.271   M_cclk_detector_ready_inv
    SLICE_X15Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.377ns (1.416ns logic, 4.961ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  13.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_5 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.227ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.593 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_5 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.BQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_5
    SLICE_X11Y4.C2       net (fanout=2)        1.175   avr/cclk_detector/M_ctr_q[5]
    SLICE_X11Y4.C        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.B4       net (fanout=3)        0.365   avr/out1
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X15Y26.D5      net (fanout=15)       3.271   M_cclk_detector_ready_inv
    SLICE_X15Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.227ns (1.416ns logic, 4.811ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  13.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_11 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.221ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.593 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_11 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.DQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[11]
                                                       avr/cclk_detector/M_ctr_q_11
    SLICE_X13Y7.A3       net (fanout=2)        0.370   avr/cclk_detector/M_ctr_q[11]
    SLICE_X13Y7.A        Tilo                  0.259   avr/out
                                                       avr/cclk_detector/out1
    SLICE_X11Y4.B1       net (fanout=3)        1.164   avr/out
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X15Y26.D5      net (fanout=15)       3.271   M_cclk_detector_ready_inv
    SLICE_X15Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.221ns (1.416ns logic, 4.805ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  13.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_9 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.092ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.593 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_9 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.BQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[11]
                                                       avr/cclk_detector/M_ctr_q_9
    SLICE_X13Y7.A5       net (fanout=2)        0.241   avr/cclk_detector/M_ctr_q[9]
    SLICE_X13Y7.A        Tilo                  0.259   avr/out
                                                       avr/cclk_detector/out1
    SLICE_X11Y4.B1       net (fanout=3)        1.164   avr/out
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X15Y26.D5      net (fanout=15)       3.271   M_cclk_detector_ready_inv
    SLICE_X15Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.092ns (1.416ns logic, 4.676ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  13.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_4 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.083ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.593 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_4 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.AQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_4
    SLICE_X11Y4.C3       net (fanout=2)        1.031   avr/cclk_detector/M_ctr_q[4]
    SLICE_X11Y4.C        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.B4       net (fanout=3)        0.365   avr/out1
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X15Y26.D5      net (fanout=15)       3.271   M_cclk_detector_ready_inv
    SLICE_X15Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.083ns (1.416ns logic, 4.667ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  13.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.045ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.593 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.DQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X11Y4.C4       net (fanout=2)        0.993   avr/cclk_detector/M_ctr_q[7]
    SLICE_X11Y4.C        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.B4       net (fanout=3)        0.365   avr/out1
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X15Y26.D5      net (fanout=15)       3.271   M_cclk_detector_ready_inv
    SLICE_X15Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.045ns (1.416ns logic, 4.629ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  13.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_8 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.059ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.618 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_8 to avr/uart_tx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.AQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[11]
                                                       avr/cclk_detector/M_ctr_q_8
    SLICE_X13Y7.A1       net (fanout=2)        0.748   avr/cclk_detector/M_ctr_q[8]
    SLICE_X13Y7.A        Tilo                  0.259   avr/out
                                                       avr/cclk_detector/out1
    SLICE_X11Y4.B1       net (fanout=3)        1.164   avr/out
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y25.SR      net (fanout=15)       2.675   M_cclk_detector_ready_inv
    SLICE_X10Y25.CLK     Tsrck                 0.429   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.059ns (1.472ns logic, 4.587ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  13.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_3 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.002ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (0.593 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_3 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.DQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[3]
                                                       avr/cclk_detector/M_ctr_q_3
    SLICE_X11Y4.C1       net (fanout=2)        0.950   avr/cclk_detector/M_ctr_q[3]
    SLICE_X11Y4.C        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.B4       net (fanout=3)        0.365   avr/out1
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X15Y26.D5      net (fanout=15)       3.271   M_cclk_detector_ready_inv
    SLICE_X15Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.002ns (1.416ns logic, 4.586ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  13.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_6 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.898ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.593 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_6 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.CQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_6
    SLICE_X11Y4.C5       net (fanout=2)        0.846   avr/cclk_detector/M_ctr_q[6]
    SLICE_X11Y4.C        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.B4       net (fanout=3)        0.365   avr/out1
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X15Y26.D5      net (fanout=15)       3.271   M_cclk_detector_ready_inv
    SLICE_X15Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (1.416ns logic, 4.482ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  14.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_13 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.865ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.618 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_13 to avr/uart_tx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.BQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[13]
                                                       avr/cclk_detector/M_ctr_q_13
    SLICE_X13Y7.A6       net (fanout=2)        0.554   avr/cclk_detector/M_ctr_q[13]
    SLICE_X13Y7.A        Tilo                  0.259   avr/out
                                                       avr/cclk_detector/out1
    SLICE_X11Y4.B1       net (fanout=3)        1.164   avr/out
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y25.SR      net (fanout=15)       2.675   M_cclk_detector_ready_inv
    SLICE_X10Y25.CLK     Tsrck                 0.429   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.865ns (1.472ns logic, 4.393ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  14.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_10 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.864ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.618 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_10 to avr/uart_tx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.CQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[11]
                                                       avr/cclk_detector/M_ctr_q_10
    SLICE_X13Y7.A2       net (fanout=2)        0.553   avr/cclk_detector/M_ctr_q[10]
    SLICE_X13Y7.A        Tilo                  0.259   avr/out
                                                       avr/cclk_detector/out1
    SLICE_X11Y4.B1       net (fanout=3)        1.164   avr/out
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y25.SR      net (fanout=15)       2.675   M_cclk_detector_ready_inv
    SLICE_X10Y25.CLK     Tsrck                 0.429   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.864ns (1.472ns logic, 4.392ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  14.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_12 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.837ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.618 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_12 to avr/uart_tx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.AQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[13]
                                                       avr/cclk_detector/M_ctr_q_12
    SLICE_X13Y7.A4       net (fanout=2)        0.526   avr/cclk_detector/M_ctr_q[12]
    SLICE_X13Y7.A        Tilo                  0.259   avr/out
                                                       avr/cclk_detector/out1
    SLICE_X11Y4.B1       net (fanout=3)        1.164   avr/out
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y25.SR      net (fanout=15)       2.675   M_cclk_detector_ready_inv
    SLICE_X10Y25.CLK     Tsrck                 0.429   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.837ns (1.472ns logic, 4.365ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  14.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_2 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.685ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (0.593 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_2 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.CQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[3]
                                                       avr/cclk_detector/M_ctr_q_2
    SLICE_X11Y4.C6       net (fanout=2)        0.633   avr/cclk_detector/M_ctr_q[2]
    SLICE_X11Y4.C        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.B4       net (fanout=3)        0.365   avr/out1
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X15Y26.D5      net (fanout=15)       3.271   M_cclk_detector_ready_inv
    SLICE_X15Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.685ns (1.416ns logic, 4.269ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  14.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_5 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.687ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.618 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_5 to avr/uart_tx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.BQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_5
    SLICE_X11Y4.C2       net (fanout=2)        1.175   avr/cclk_detector/M_ctr_q[5]
    SLICE_X11Y4.C        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.B4       net (fanout=3)        0.365   avr/out1
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y25.SR      net (fanout=15)       2.675   M_cclk_detector_ready_inv
    SLICE_X10Y25.CLK     Tsrck                 0.429   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.687ns (1.472ns logic, 4.215ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  14.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_11 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.681ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.618 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_11 to avr/uart_tx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.DQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[11]
                                                       avr/cclk_detector/M_ctr_q_11
    SLICE_X13Y7.A3       net (fanout=2)        0.370   avr/cclk_detector/M_ctr_q[11]
    SLICE_X13Y7.A        Tilo                  0.259   avr/out
                                                       avr/cclk_detector/out1
    SLICE_X11Y4.B1       net (fanout=3)        1.164   avr/out
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y25.SR      net (fanout=15)       2.675   M_cclk_detector_ready_inv
    SLICE_X10Y25.CLK     Tsrck                 0.429   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.681ns (1.472ns logic, 4.209ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  14.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_9 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.552ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.618 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_9 to avr/uart_tx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.BQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[11]
                                                       avr/cclk_detector/M_ctr_q_9
    SLICE_X13Y7.A5       net (fanout=2)        0.241   avr/cclk_detector/M_ctr_q[9]
    SLICE_X13Y7.A        Tilo                  0.259   avr/out
                                                       avr/cclk_detector/out1
    SLICE_X11Y4.B1       net (fanout=3)        1.164   avr/out
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y25.SR      net (fanout=15)       2.675   M_cclk_detector_ready_inv
    SLICE_X10Y25.CLK     Tsrck                 0.429   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.552ns (1.472ns logic, 4.080ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  14.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_4 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.543ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.618 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_4 to avr/uart_tx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.AQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_4
    SLICE_X11Y4.C3       net (fanout=2)        1.031   avr/cclk_detector/M_ctr_q[4]
    SLICE_X11Y4.C        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.B4       net (fanout=3)        0.365   avr/out1
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y25.SR      net (fanout=15)       2.675   M_cclk_detector_ready_inv
    SLICE_X10Y25.CLK     Tsrck                 0.429   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.543ns (1.472ns logic, 4.071ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  14.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.505ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.618 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/uart_tx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.DQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X11Y4.C4       net (fanout=2)        0.993   avr/cclk_detector/M_ctr_q[7]
    SLICE_X11Y4.C        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.B4       net (fanout=3)        0.365   avr/out1
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y25.SR      net (fanout=15)       2.675   M_cclk_detector_ready_inv
    SLICE_X10Y25.CLK     Tsrck                 0.429   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.505ns (1.472ns logic, 4.033ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  14.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_3 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.462ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.618 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_3 to avr/uart_tx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.DQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[3]
                                                       avr/cclk_detector/M_ctr_q_3
    SLICE_X11Y4.C1       net (fanout=2)        0.950   avr/cclk_detector/M_ctr_q[3]
    SLICE_X11Y4.C        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.B4       net (fanout=3)        0.365   avr/out1
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y25.SR      net (fanout=15)       2.675   M_cclk_detector_ready_inv
    SLICE_X10Y25.CLK     Tsrck                 0.429   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.462ns (1.472ns logic, 3.990ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  14.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_savedData_q_6 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.016ns (Levels of Logic = 2)
  Clock Path Skew:      0.511ns (1.152 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_savedData_q_6 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.525   avr/uart_tx/M_savedData_q[7]
                                                       avr/uart_tx/M_savedData_q_6
    SLICE_X13Y24.D6      net (fanout=2)        0.859   avr/uart_tx/M_savedData_q[6]
    SLICE_X13Y24.D       Tilo                  0.259   avr/uart_tx/M_bitCtr_q[1]
                                                       avr/uart_tx/M_txReg_d2
    SLICE_X13Y24.A6      net (fanout=1)        0.892   avr/uart_tx/M_txReg_d2
    SLICE_X13Y24.A       Tilo                  0.259   avr/uart_tx/M_bitCtr_q[1]
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        2.044   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      6.016ns (2.221ns logic, 3.795ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  14.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_6 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.358ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.618 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_6 to avr/uart_tx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.CQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_6
    SLICE_X11Y4.C5       net (fanout=2)        0.846   avr/cclk_detector/M_ctr_q[6]
    SLICE_X11Y4.C        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.B4       net (fanout=3)        0.365   avr/out1
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y25.SR      net (fanout=15)       2.675   M_cclk_detector_ready_inv
    SLICE_X10Y25.CLK     Tsrck                 0.429   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.358ns (1.472ns logic, 3.886ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  14.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.768ns (Levels of Logic = 2)
  Clock Path Skew:      -0.615ns (0.318 - 0.933)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/spi_slave/M_sck_reg_q[0]
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X10Y4.D2       net (fanout=4)        1.635   avr/spi_slave/M_sck_reg_q[0]
    SLICE_X10Y4.D        Tilo                  0.235   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/spi_slave/_n0081_inv1
    SLICE_X11Y4.A2       net (fanout=1)        0.747   avr/spi_slave/_n0081_inv
    SLICE_X11Y4.CLK      Tas                   0.373   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_data_q_0_rstpot
                                                       avr/spi_slave/M_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.768ns (2.386ns logic, 2.382ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack:                  14.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_savedData_q_7 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.892ns (Levels of Logic = 2)
  Clock Path Skew:      0.511ns (1.152 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_savedData_q_7 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.CQ       Tcko                  0.525   avr/uart_tx/M_savedData_q[7]
                                                       avr/uart_tx/M_savedData_q_7
    SLICE_X13Y24.B4      net (fanout=2)        1.124   avr/uart_tx/M_savedData_q[7]
    SLICE_X13Y24.B       Tilo                  0.259   avr/uart_tx/M_bitCtr_q[1]
                                                       avr/uart_tx/M_txReg_d1
    SLICE_X13Y24.A4      net (fanout=1)        0.503   avr/uart_tx/M_txReg_d1
    SLICE_X13Y24.A       Tilo                  0.259   avr/uart_tx/M_bitCtr_q[1]
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        2.044   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      5.892ns (2.221ns logic, 3.671ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  14.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_savedData_q_2 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.879ns (Levels of Logic = 2)
  Clock Path Skew:      0.538ns (1.152 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_savedData_q_2 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.BQ      Tcko                  0.525   avr/uart_tx/M_savedData_q[3]
                                                       avr/uart_tx/M_savedData_q_2
    SLICE_X13Y24.D2      net (fanout=2)        0.722   avr/uart_tx/M_savedData_q[2]
    SLICE_X13Y24.D       Tilo                  0.259   avr/uart_tx/M_bitCtr_q[1]
                                                       avr/uart_tx/M_txReg_d2
    SLICE_X13Y24.A6      net (fanout=1)        0.892   avr/uart_tx/M_txReg_d2
    SLICE_X13Y24.A       Tilo                  0.259   avr/uart_tx/M_bitCtr_q[1]
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        2.044   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      5.879ns (2.221ns logic, 3.658ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  14.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_1 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.166ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (0.593 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_1 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.BQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[3]
                                                       avr/cclk_detector/M_ctr_q_1
    SLICE_X11Y4.B5       net (fanout=4)        0.738   avr/M_ctr_q_1
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X15Y26.D5      net (fanout=15)       3.271   M_cclk_detector_ready_inv
    SLICE_X15Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.166ns (1.157ns logic, 4.009ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  14.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_2 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.145ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.618 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_2 to avr/uart_tx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.CQ       Tcko                  0.525   avr/cclk_detector/M_ctr_q[3]
                                                       avr/cclk_detector/M_ctr_q_2
    SLICE_X11Y4.C6       net (fanout=2)        0.633   avr/cclk_detector/M_ctr_q[2]
    SLICE_X11Y4.C        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.B4       net (fanout=3)        0.365   avr/out1
    SLICE_X11Y4.B        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y25.SR      net (fanout=15)       2.675   M_cclk_detector_ready_inv
    SLICE_X10Y25.CLK     Tsrck                 0.429   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.145ns (1.472ns logic, 3.673ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  14.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_savedData_q_5 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.709ns (Levels of Logic = 2)
  Clock Path Skew:      0.538ns (1.152 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_savedData_q_5 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.DQ      Tcko                  0.430   avr/uart_tx/M_savedData_q[5]
                                                       avr/uart_tx/M_savedData_q_5
    SLICE_X13Y24.B3      net (fanout=2)        1.036   avr/uart_tx/M_savedData_q[5]
    SLICE_X13Y24.B       Tilo                  0.259   avr/uart_tx/M_bitCtr_q[1]
                                                       avr/uart_tx/M_txReg_d1
    SLICE_X13Y24.A4      net (fanout=1)        0.503   avr/uart_tx/M_txReg_d1
    SLICE_X13Y24.A       Tilo                  0.259   avr/uart_tx/M_bitCtr_q[1]
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        2.044   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      5.709ns (2.126ns logic, 3.583ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/spi_slave/M_sck_reg_q[0]/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/uart_rx/M_rxd_q/CLK0
  Logical resource: avr/uart_rx/M_rxd_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: M_block_q_3/CLK
  Logical resource: avr/Mshreg_M_block_q_2/CLK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: read_data_7/CLK
  Logical resource: greeter/ram/Mram_ram1/CLK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: read_data_7/CLK
  Logical resource: greeter/ram/Mram_ram5/CLK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: read_data_7/CLK
  Logical resource: greeter/ram/Mram_ram2/CLK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: read_data_7/CLK
  Logical resource: greeter/ram/Mram_ram6/CLK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: read_data_7/CLK
  Logical resource: greeter/ram/Mram_ram3/CLK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: read_data_7/CLK
  Logical resource: greeter/ram/Mram_ram7/CLK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: read_data_7/CLK
  Logical resource: greeter/ram/Mram_ram4/CLK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: read_data_7/CLK
  Logical resource: greeter/ram/Mram_ram8/CLK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_0/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_1/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_2/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_3/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_4/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_5/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_6/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_7/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_8/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_9/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_10/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_11/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[13]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_12/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[13]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_13/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: greeter/M_hello_count_q[1]/CLK
  Logical resource: greeter/M_hello_count_q_0/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: greeter/M_hello_count_q[1]/CLK
  Logical resource: greeter/M_hello_count_q_1/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.715|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1753 paths, 0 nets, and 670 connections

Design statistics:
   Minimum period:   6.715ns{1}   (Maximum frequency: 148.920MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 24 14:18:54 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



