
---------- Begin Simulation Statistics ----------
simSeconds                                   2.537764                       # Number of seconds simulated (Second)
simTicks                                 2537764134500                       # Number of ticks simulated (Tick)
finalTick                                2537764134500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1511.07                       # Real time elapsed on the host (Second)
hostTickRate                               1679453196                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2263332                       # Number of bytes of host memory used (Byte)
simInsts                                   1000000000                       # Number of instructions simulated (Count)
simOps                                     1160869043                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   661785                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     768245                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       5075528269                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               5.041468                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.198355                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts           1006755997                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1167628087                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  5.041468                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.198355                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1022477222                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        369107949                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts       216385579                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    582133747     49.86%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          809      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            3      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    369107949     31.61%     81.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite    216385579     18.53%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1167628087                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    144008866                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    139124931                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      4883935                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    121357853                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     22651013                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      4881790                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      4881789                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      552002255                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         552002255                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     554005694                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        554005694                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     19064980                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        19064980                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     24732557                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       24732557                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 778356950000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 778356950000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 778356950000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 778356950000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    571067235                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     571067235                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    578738251                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    578738251                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.033385                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.033385                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.042735                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.042735                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 40826.528536                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 40826.528536                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 31470.945362                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 31470.945362                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      9503157                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           9503157                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       253963                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        253963                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       253963                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       253963                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     18811017                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     18811017                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     22639673                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     22639673                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 745643025000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 745643025000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 916578132000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 916578132000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.032940                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.032940                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.039119                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.039119                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 39638.634370                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 39638.634370                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 40485.484574                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 40485.484574                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               22639163                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           37                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           37                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       131000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       131000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           39                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           39                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.051282                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.051282                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        65500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        65500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       129000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       129000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.051282                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.051282                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        64500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        64500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data    345469256                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       345469256                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     11381727                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      11381727                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 410151286000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 410151286000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    356850983                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    356850983                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.031895                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.031895                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 36035.944809                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 36035.944809                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       253963                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       253963                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     11127764                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     11127764                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 385120614000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 385120614000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.031183                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.031183                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 34608.984698                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 34608.984698                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data      2003439                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total       2003439                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data      5667577                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total      5667577                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data      7671016                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total      7671016                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.738830                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.738830                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data      3828656                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total      3828656                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data 170935107000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total 170935107000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.499107                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.499107                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 44646.243225                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 44646.243225                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           39                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           39                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           39                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           39                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data    206532999                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      206532999                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      7683253                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      7683253                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 368205664000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 368205664000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    214216252                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    214216252                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.035867                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.035867                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 47923.147136                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 47923.147136                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      7683253                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      7683253                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 360522411000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 360522411000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.035867                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.035867                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 46923.147136                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 46923.147136                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2537764134500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           503.704369                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            576645445                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           22639675                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              25.470571                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              163500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   503.704369                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.983798                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.983798                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          225                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          269                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1180116333                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1180116333                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2537764134500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      9763579                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles   5075528269                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      585493528                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses   1022477222                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads    1490350657                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    709086776                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         585493528                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    573232673                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           79                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads            30                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites           16                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts            1006755997                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps              1167628087                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.198355                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          144008866                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.028373                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst     1199692797                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total        1199692797                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst    1199692797                       # number of overall hits (Count)
system.cpu.icache.overallHits::total       1199692797                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          642                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             642                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          642                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            642                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     42187000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     42187000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     42187000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     42187000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst   1199693439                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total    1199693439                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst   1199693439                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total   1199693439                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000001                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 65711.838006                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 65711.838006                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 65711.838006                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 65711.838006                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          642                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          642                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          642                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          642                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     41545000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     41545000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     41545000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     41545000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 64711.838006                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 64711.838006                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 64711.838006                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 64711.838006                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    254                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst   1199692797                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total      1199692797                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          642                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           642                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     42187000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     42187000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst   1199693439                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total   1199693439                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 65711.838006                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 65711.838006                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          642                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          642                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     41545000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     41545000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 64711.838006                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 64711.838006                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2537764134500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           343.865153                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs           1199693439                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                642                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           1868681.369159                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               81500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   343.865153                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.671612                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.671612                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          388                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          388                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.757812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         2399387520                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        2399387520                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2537764134500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2537764134500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2537764134500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2537764134500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2537764134500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2537764134500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   420                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp             14957064                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty       16373526                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict           21556516                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq             9305079                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq             7683253                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp            7683253                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq        14957064                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1538                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     67918513                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                 67920051                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        41088                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port   2057141248                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                2057182336                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                          24595704                       # Total snoops (Count)
system.l2bus.snoopTraffic                   439703616                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples            47236021                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000197                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.014052                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                  47226761     99.98%     99.98% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                      9237      0.02%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                        23      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total              47236021                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2537764134500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy          32143024000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy              963000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy         33959512500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests        45279734                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests     22639418                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests         5600                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops              3659                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops         3636                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops           23                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               118                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data          13058508                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total             13058626                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              118                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data         13058508                       # number of overall hits (Count)
system.l2cache.overallHits::total            13058626                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             524                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data         9581167                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            9581691                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            524                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data        9581167                       # number of overall misses (Count)
system.l2cache.overallMisses::total           9581691                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     39314500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 745446909500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  745486224000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     39314500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 745446909500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 745486224000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           642                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data      22639675                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total         22640317                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          642                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data     22639675                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total        22640317                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.816199                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.423202                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.423214                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.816199                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.423202                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.423214                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 75027.671756                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 77803.352086                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 77803.200291                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 75027.671756                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 77803.352086                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 77803.200291                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks         6870369                       # number of writebacks (Count)
system.l2cache.writebacks::total              6870369                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.data         46821                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total            46821                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data        46821                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total           46821                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          524                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data      9534346                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        9534870                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          524                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data      9534346                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher      5757764                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total      15292634                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     34074500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 647249701500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 647283776000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     34074500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 647249701500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher 444122545884                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 1091406321884                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.816199                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.421134                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.421146                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.816199                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.421134                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.675460                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 65027.671756                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 67886.114213                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 67885.957124                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 65027.671756                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 67886.114213                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 77134.551865                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 71368.105840                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                  15290625                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          642                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          642                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher      5757764                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total      5757764                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher 444122545884                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total 444122545884                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 77134.551865                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 77134.551865                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data       3747440                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total          3747440                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data      3935813                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total        3935813                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data 309630753500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total 309630753500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data      7683253                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total      7683253                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.512259                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.512259                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 78670.087603                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 78670.087603                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data          159                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total          159                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data      3935654                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total      3935654                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data 270265742500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total 270265742500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.512238                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.512238                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 68671.113492                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 68671.113492                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          118                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data      9311068                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total      9311186                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          524                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data      5645354                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      5645878                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     39314500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data 435816156000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 435855470500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          642                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data     14956422                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total     14957064                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.816199                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.377454                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.377472                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 75027.671756                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 77199.083707                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 77198.882176                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data        46662                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total        46662                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          524                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data      5598692                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      5599216                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     34074500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data 376983959000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total 377018033500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.816199                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.374334                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.374353                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 65027.671756                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 67334.291474                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 67334.075610                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks      9503157                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total      9503157                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks      9503157                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total      9503157                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 2537764134500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses      9534870                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued            6290043                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused             392575                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful            5318047                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.845471                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.358047                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache         444593                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR           87686                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate               532279                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified        6325113                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit           19082                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand            6                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull            54                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage          1034259                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2537764134500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4013.841329                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                50984347                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs              15294721                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  3.333460                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     5.069563                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     4.274689                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  2831.514608                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher  1172.982469                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.001238                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.001044                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.691288                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.286373                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.979942                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022          492                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024         3604                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0               2                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::1               8                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2             115                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::3             367                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0              13                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              71                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             959                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            2561                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.120117                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.879883                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses             377487793                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses            377487793                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2537764134500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   6855070.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       524.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   9462271.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples   5738064.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.065210273466                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        376125                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        376125                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             34268375                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             6490689                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     15292546                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     6870369                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   15292546                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   6870369                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   91687                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  15299                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.49                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       56.88                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               15292546                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               6870369                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  9291973                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  2095392                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   897685                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   488257                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   287718                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   222803                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   196258                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                   185141                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                   177813                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                   171854                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                  164594                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                  151331                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                  276624                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                  146351                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                  129298                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                  119342                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                  118154                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                   79368                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                     903                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                  149460                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                  170600                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                  319748                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                  339228                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                  352998                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                  365871                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                  386148                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                  417918                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                  396480                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                  406070                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                  423857                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                  440776                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                  426632                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                  417330                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                  407235                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                  404631                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                  402398                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                  401526                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                   47460                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                   39872                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                   33627                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                   27725                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                   22434                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                   17786                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                   13791                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                    9944                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                    6901                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                    3945                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                    1478                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                     507                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                     300                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                     153                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                      88                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                      26                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                      17                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       376125                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       40.414354                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     120.213711                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511         374630     99.60%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023          991      0.26%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1535          328      0.09%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-2047           96      0.03%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2559           39      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-3071           10      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3583            8      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-4095            3      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4607            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-5119            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5631            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-6655            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-7679            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9728-10239            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15872-16383            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16896-17407            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17408-17919            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17920-18431            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::23552-24063            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::30720-31231            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         376125                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       376125                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       18.225380                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.923911                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       3.785514                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16            185380     49.29%     49.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17             16957      4.51%     53.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             91205     24.25%     78.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19             19634      5.22%     83.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20             11081      2.95%     86.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21              7397      1.97%     88.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22              5742      1.53%     89.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23              3954      1.05%     90.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24              4334      1.15%     91.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25              4434      1.18%     93.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::26              4441      1.18%     94.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::27              3413      0.91%     95.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::28              3421      0.91%     96.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::29              3005      0.80%     96.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::30              2305      0.61%     97.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::31              1951      0.52%     98.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::32              1729      0.46%     98.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::33              1335      0.35%     98.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::34              1278      0.34%     99.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::35               953      0.25%     99.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::36               834      0.22%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::37               703      0.19%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::38               482      0.13%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::39               155      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::40                 2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         376125                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  5867968                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                978722944                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             439703616                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               385663478.60883129                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               173264177.71548814                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2537757961500                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      114504.70                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        33536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    605585344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher    367236096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks    438721344                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 13214.782076903844                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 238629483.239708065987                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 144708521.571235090494                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 172877115.739693641663                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          524                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      9534346                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher      5757676                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      6870369                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     15419867                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 308338986386                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher 297867457399                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 140735752869745                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29427.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     32339.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     51733.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  20484453.29                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        33536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    610198144                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher    368491264                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       978722944                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        33536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        33536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks    439703616                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    439703616                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           524                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       9534346                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher      5757676                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         15292546                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      6870369                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         6870369                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           13215                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       240447146                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher    145203118                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          385663479                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        13215                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          13215                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    173264178                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         173264178                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    173264178                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          13215                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      240447146                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher    145203118                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         558927656                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              15200859                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              6855021                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        479515                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        484676                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        478311                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        477722                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        480166                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        484535                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        484859                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        475486                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        481919                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        479268                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       476905                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       475051                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       485430                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       485312                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       484262                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       481483                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16       485779                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17       484882                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18       483551                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19       477748                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20       481146                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21       472940                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22       475145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23       460542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24       471622                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25       471865                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26       439282                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27       413961                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28       463489                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29       466793                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30       478773                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31       478441                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        215252                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        217145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        216735                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        214481                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        215624                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        216173                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        217529                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        214552                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        215340                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        216126                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       215444                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       214011                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       215801                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       217075                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       216224                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       215215                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16       216665                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17       217808                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18       217229                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19       214683                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20       215613                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21       205950                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22       206608                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23       201962                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24       203573                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25       205532                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26       223551                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27       206106                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28       216139                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29       221725                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30       215699                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31       213451                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             340328438024                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            50649262188                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        606221863652                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 22388.76                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            39880.76                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             11684768                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             5313495                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             76.87                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            77.51                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      5057617                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   279.099094                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   156.066714                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   330.923924                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      2289204     45.26%     45.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      1231730     24.35%     69.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       306781      6.07%     75.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       114772      2.27%     77.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       305324      6.04%     83.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        62652      1.24%     85.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        46917      0.93%     86.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        42828      0.85%     87.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       657409     13.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      5057617                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead              972854976                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten           438721344                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               383.351220                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               172.877116                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.90                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.90                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                77.07                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2537764134500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     8065554247.288210                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     10723050967.235786                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    32367187144.301579                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   12977060618.593138                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 451558296074.516541                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 1363143853640.571533                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 609265059430.793213                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   2488100062128.564453                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    980.429989                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 924675652490                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 114081100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 1499007382010                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     7707898886.680857                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     10247552750.633705                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    31572441441.790909                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   12787508389.825546                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 451558296074.516541                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 1327775776624.583008                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 636440531036.232056                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   2478090005209.597168                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    976.485549                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 966414877737                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 114081100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 1457268156763                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2537764134500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            11356892                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       6870369                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           8417327                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            3935654                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           3935654                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       11356892                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port     45872788                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                45872788                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port   1418426560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1418426560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           15292546                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 15292546    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             15292546                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2537764134500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         29137896248                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        39928643803                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       30580242                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     15288063                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
