;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SPL -50
	MOV @-327, @118
	SLT 121, 0
	SUB 211, 60
	CMP 207, <-520
	SUB 0, @0
	ADD 10, -30
	ADD 10, -30
	CMP 210, 0
	SUB @-127, 100
	SUB @-127, 100
	SUB @121, 103
	SPL 500, #2
	SPL 500, #2
	SUB 121, 0
	ADD 211, 60
	ADD 10, -30
	ADD 10, -30
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	CMP 210, 0
	CMP @121, 106
	ADD 10, -30
	SUB @71, @2
	ADD 10, -30
	ADD #270, 10
	ADD #270, 10
	ADD #270, 10
	SUB 1, <-1
	ADD #270, <1
	ADD 211, @60
	ADD 211, @60
	SUB @121, @-106
	SUB <500, @2
	SUB <500, @2
	SUB <500, @2
	SUB 0, @0
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SUB 211, 60
	SUB 211, 60
