#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("m1_0_address0", 10, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("m1_0_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("m1_0_q0", 128, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("m1_0_address1", 10, hls_out, 0, "ap_memory", "MemPortADDR2", 1),
	Port_Property("m1_0_ce1", 1, hls_out, 0, "ap_memory", "MemPortCE2", 1),
	Port_Property("m1_0_q1", 128, hls_in, 0, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("m1_1_address0", 10, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("m1_1_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("m1_1_q0", 128, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("m1_1_address1", 10, hls_out, 1, "ap_memory", "MemPortADDR2", 1),
	Port_Property("m1_1_ce1", 1, hls_out, 1, "ap_memory", "MemPortCE2", 1),
	Port_Property("m1_1_q1", 128, hls_in, 1, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("m2_0_address0", 10, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("m2_0_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("m2_0_q0", 128, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("m2_0_address1", 10, hls_out, 2, "ap_memory", "MemPortADDR2", 1),
	Port_Property("m2_0_ce1", 1, hls_out, 2, "ap_memory", "MemPortCE2", 1),
	Port_Property("m2_0_q1", 128, hls_in, 2, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("m2_1_address0", 10, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("m2_1_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("m2_1_q0", 128, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("m2_1_address1", 10, hls_out, 3, "ap_memory", "MemPortADDR2", 1),
	Port_Property("m2_1_ce1", 1, hls_out, 3, "ap_memory", "MemPortCE2", 1),
	Port_Property("m2_1_q1", 128, hls_in, 3, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("prod_0_address0", 10, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("prod_0_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("prod_0_we0", 1, hls_out, 4, "ap_memory", "mem_we", 1),
	Port_Property("prod_0_d0", 128, hls_out, 4, "ap_memory", "mem_din", 1),
	Port_Property("prod_0_q0", 128, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("prod_1_address0", 10, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("prod_1_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("prod_1_we0", 1, hls_out, 5, "ap_memory", "mem_we", 1),
	Port_Property("prod_1_d0", 128, hls_out, 5, "ap_memory", "mem_din", 1),
	Port_Property("prod_1_q0", 128, hls_in, 5, "ap_memory", "mem_dout", 1),
};
const char* HLS_Design_Meta::dut_name = "gemm";
