<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Feb  4 11:08:39 2020" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="DESERIALIZER_B" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="T0" SIGIS="undef" SIGNAME="External_Ports_T0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_0" PORT="IDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="T1" SIGIS="undef" SIGNAME="External_Ports_T1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_1" PORT="IDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="T2" SIGIS="undef" SIGNAME="External_Ports_T2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_2" PORT="IDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="T3" SIGIS="undef" SIGNAME="External_Ports_T3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_3" PORT="IDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="T4" SIGIS="undef" SIGNAME="External_Ports_T4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_4" PORT="IDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="E_TRIG" SIGIS="undef" SIGNAME="External_Ports_E_TRIG">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_5" PORT="IDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="IDELAY_RCLK" SIGIS="clk" SIGNAME="External_Ports_IDELAY_RCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY_CTL_0" PORT="ref_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="800000000" DIR="I" NAME="HS_CLK" SIGIS="clk" SIGNAME="External_Ports_HS_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ISERDES_B_0" PORT="clk_in"/>
        <CONNECTION INSTANCE="ISERDES_B_1" PORT="clk_in"/>
        <CONNECTION INSTANCE="ISERDES_B_2" PORT="clk_in"/>
        <CONNECTION INSTANCE="ISERDES_B_3" PORT="clk_in"/>
        <CONNECTION INSTANCE="ISERDES_B_4" PORT="clk_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="400000000" DIR="I" NAME="MCLK" SIGIS="clk" SIGNAME="External_Ports_MCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ISERDES_B_0" PORT="clk_div_in"/>
        <CONNECTION INSTANCE="ISERDES_B_1" PORT="clk_div_in"/>
        <CONNECTION INSTANCE="ISERDES_B_2" PORT="clk_div_in"/>
        <CONNECTION INSTANCE="ISERDES_B_3" PORT="clk_div_in"/>
        <CONNECTION INSTANCE="ISERDES_B_4" PORT="clk_div_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="BITSLIP" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_BITSLIP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DD_SPLITTER_0" PORT="IDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="resetn" SIGIS="rst"/>
    <PORT DIR="O" LEFT="7" NAME="OT0" RIGHT="0" SIGIS="undef" SIGNAME="ISERDES_B_0_data_in_to_device">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ISERDES_B_0" PORT="data_in_to_device"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="OT1" RIGHT="0" SIGIS="undef" SIGNAME="ISERDES_B_1_data_in_to_device">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ISERDES_B_1" PORT="data_in_to_device"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="OT2" RIGHT="0" SIGIS="undef" SIGNAME="ISERDES_B_2_data_in_to_device">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ISERDES_B_2" PORT="data_in_to_device"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="OT3" RIGHT="0" SIGIS="undef" SIGNAME="ISERDES_B_3_data_in_to_device">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ISERDES_B_3" PORT="data_in_to_device"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="OT4" RIGHT="0" SIGIS="undef" SIGNAME="ISERDES_B_4_data_in_to_device">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ISERDES_B_4" PORT="data_in_to_device"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="RT0" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_0_ODATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_0" PORT="ODATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="RT1" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_1_ODATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_1" PORT="ODATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="RT2" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_2_ODATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_2" PORT="ODATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="RT3" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_3_ODATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_3" PORT="ODATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="RT4" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_4_ODATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_4" PORT="ODATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="RXT" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_5_ODATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_5" PORT="ODATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAYS" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAYS" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="460000000" DIR="I" NAME="SET_CLK" SIGIS="clk" SIGNAME="External_Ports_SET_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_0" PORT="REF_CLK"/>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_1" PORT="REF_CLK"/>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_2" PORT="REF_CLK"/>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_3" PORT="REF_CLK"/>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_4" PORT="REF_CLK"/>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_5" PORT="REF_CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="IDELAY_DEBUG_araddr" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="IDELAY_DEBUG_arready" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="IDELAY_DEBUG_arvalid" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="IDELAY_DEBUG_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="IDELAY_DEBUG_awready" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="IDELAY_DEBUG_awvalid" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="IDELAY_DEBUG_bready" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="IDELAY_DEBUG_bresp" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="IDELAY_DEBUG_bvalid" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="IDELAY_DEBUG_rdata" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="IDELAY_DEBUG_rready" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="IDELAY_DEBUG_rresp" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="IDELAY_DEBUG_rvalid" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="IDELAY_DEBUG_wdata" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="IDELAY_DEBUG_wready" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="IDELAY_DEBUG_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="IDELAY_DEBUG_wvalid" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="IDELAY_TAPS_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DELAYS_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAYS" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="IDELAY_TAPS_arready" SIGIS="undef" SIGNAME="DELAYS_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAYS" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="IDELAY_TAPS_arvalid" SIGIS="undef" SIGNAME="DELAYS_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAYS" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="IDELAY_TAPS_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DELAYS_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAYS" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="IDELAY_TAPS_awready" SIGIS="undef" SIGNAME="DELAYS_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAYS" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="IDELAY_TAPS_awvalid" SIGIS="undef" SIGNAME="DELAYS_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAYS" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="IDELAY_TAPS_bready" SIGIS="undef" SIGNAME="DELAYS_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAYS" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="IDELAY_TAPS_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DELAYS_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAYS" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="IDELAY_TAPS_bvalid" SIGIS="undef" SIGNAME="DELAYS_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAYS" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="IDELAY_TAPS_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DELAYS_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAYS" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="IDELAY_TAPS_rready" SIGIS="undef" SIGNAME="DELAYS_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAYS" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="IDELAY_TAPS_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DELAYS_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAYS" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="IDELAY_TAPS_rvalid" SIGIS="undef" SIGNAME="DELAYS_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAYS" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="IDELAY_TAPS_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DELAYS_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAYS" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="IDELAY_TAPS_wready" SIGIS="undef" SIGNAME="DELAYS_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAYS" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="IDELAY_TAPS_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DELAYS_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAYS" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="IDELAY_TAPS_wvalid" SIGIS="undef" SIGNAME="DELAYS_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAYS" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_IDELAY_TAPS" DATAWIDTH="32" NAME="IDELAY_TAPS" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="IDELAY_TAPS_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="IDELAY_TAPS_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="IDELAY_TAPS_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="IDELAY_TAPS_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="IDELAY_TAPS_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="IDELAY_TAPS_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="IDELAY_TAPS_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="IDELAY_TAPS_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="IDELAY_TAPS_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="IDELAY_TAPS_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="IDELAY_TAPS_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="IDELAY_TAPS_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="IDELAY_TAPS_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="IDELAY_TAPS_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="IDELAY_TAPS_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="IDELAY_TAPS_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="IDELAY_TAPS_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_IDELAY_DEBUG" DATAWIDTH="32" NAME="IDELAY_DEBUG" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="IDELAY_DEBUG_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="IDELAY_DEBUG_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="IDELAY_DEBUG_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="IDELAY_DEBUG_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="IDELAY_DEBUG_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="IDELAY_DEBUG_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="IDELAY_DEBUG_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="IDELAY_DEBUG_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="IDELAY_DEBUG_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="IDELAY_DEBUG_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="IDELAY_DEBUG_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="IDELAY_DEBUG_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="IDELAY_DEBUG_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="IDELAY_DEBUG_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="IDELAY_DEBUG_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="IDELAY_DEBUG_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="IDELAY_DEBUG_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/DD_AXI_SLICE_0" HWVERSION="1.0" INSTANCE="DD_AXI_SLICE_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DD_AXI_SLICE" VLNV="xilinx.com:module_ref:DD_AXI_SLICE:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="DESERIALIZER_B_DD_AXI_SLICE_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="29" NAME="IDATA" RIGHT="0" SIGIS="undef" SIGNAME="DELAYS_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAYS" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="D0" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_0_D0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_0" PORT="TAP0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="D1" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_0_D1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_0" PORT="TAP1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="D2" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_0_D2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_1" PORT="TAP0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="D3" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_0_D3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_1" PORT="TAP1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="D4" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_0_D4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_2" PORT="TAP0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="D5" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_0_D5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_2" PORT="TAP1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DD_AXI_SLICE_1" HWVERSION="1.0" INSTANCE="DD_AXI_SLICE_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DD_AXI_SLICE" VLNV="xilinx.com:module_ref:DD_AXI_SLICE:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="DESERIALIZER_B_DD_AXI_SLICE_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="29" NAME="IDATA" RIGHT="0" SIGIS="undef" SIGNAME="DELAYS_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAYS" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="D0" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_1_D0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_3" PORT="TAP0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="D1" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_1_D1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_3" PORT="TAP1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="D2" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_1_D2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_4" PORT="TAP0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="D3" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_1_D3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_4" PORT="TAP1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="D4" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_1_D4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_5" PORT="TAP0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="D5" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_1_D5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_5" PORT="TAP1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DD_SPLITTER_0" HWVERSION="1.0" INSTANCE="DD_SPLITTER_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DD_SPLITTER" VLNV="xilinx.com:module_ref:DD_SPLITTER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="DESERIALIZER_B_DD_SPLITTER_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="IDATA" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_BITSLIP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BITSLIP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D0" SIGIS="undef" SIGNAME="DD_SPLITTER_0_D0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ISERDES_B_0" PORT="bitslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D1" SIGIS="undef" SIGNAME="DD_SPLITTER_0_D1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ISERDES_B_1" PORT="bitslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D2" SIGIS="undef" SIGNAME="DD_SPLITTER_0_D2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ISERDES_B_2" PORT="bitslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D3" SIGIS="undef" SIGNAME="DD_SPLITTER_0_D3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ISERDES_B_3" PORT="bitslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D4" SIGIS="undef" SIGNAME="DD_SPLITTER_0_D4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ISERDES_B_4" PORT="bitslip"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/DELAYS" HWVERSION="2.0" INSTANCE="DELAYS" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="30"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="30"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="DESERIALIZER_B_axi_gpio_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DELAYS_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_TAPS_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="DELAYS_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_TAPS_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="DELAYS_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_TAPS_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DELAYS_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_TAPS_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DELAYS_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_TAPS_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="DELAYS_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_TAPS_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="DELAYS_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_TAPS_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DELAYS_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_TAPS_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="DELAYS_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_TAPS_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="DELAYS_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_TAPS_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DELAYS_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_TAPS_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="DELAYS_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_TAPS_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="DELAYS_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_TAPS_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DELAYS_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_TAPS_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DELAYS_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_TAPS_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="DELAYS_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_TAPS_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="DELAYS_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_TAPS_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="29" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="DELAYS_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_AXI_SLICE_0" PORT="IDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="29" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="DELAYS_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_AXI_SLICE_1" PORT="IDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_IDELAY_TAPS" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="DESERIALIZER_B_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DELAY_CTL_0" HWVERSION="1.0" INSTANCE="DELAY_CTL_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DELAY_CTL" VLNV="xilinx.com:module_ref:DELAY_CTL:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="DESERIALIZER_B_DELAY_CTL_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rstn" SIGIS="rst" SIGNAME="IDELAY_DEBUG_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="ref_clk" SIGIS="clk" SIGNAME="External_Ports_IDELAY_RCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IDELAY_RCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rdy" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/IDELAY_DEBUG" HWVERSION="2.0" INSTANCE="IDELAY_DEBUG" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="DESERIALIZER_B_axi_gpio_0_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_DEBUG_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_DEBUG_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_DEBUG_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_DEBUG_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_DEBUG_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_DEBUG_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_DEBUG_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_DEBUG_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_DEBUG_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_DEBUG_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_DEBUG_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_DEBUG_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_DEBUG_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_DEBUG_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_DEBUG_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_DEBUG_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="IDELAY_DEBUG_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_imp" PORT="IDELAY_DEBUG_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_DEBUG_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
            <CONNECTION INSTANCE="DELAY_CTL_0" PORT="rstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_DEBUG_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_0" PORT="LD"/>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_1" PORT="LD"/>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_2" PORT="LD"/>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_3" PORT="LD"/>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_4" PORT="LD"/>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_5" PORT="LD"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_IDELAY_DEBUG" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="DESERIALIZER_B_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IDELAY_WRAPPER_0" HWVERSION="1.0" INSTANCE="IDELAY_WRAPPER_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IDELAY_WRAPPER" VLNV="xilinx.com:module_ref:IDELAY_WRAPPER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="fixed_delay" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="DESERIALIZER_B_IDELAY_WRAPPER_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="TAP0" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_0_D0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_AXI_SLICE_0" PORT="D0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="TAP1" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_0_D1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_AXI_SLICE_0" PORT="D1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IDATA" SIGIS="undef" SIGNAME="External_Ports_T0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ODATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_0_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RT0"/>
            <CONNECTION INSTANCE="ISERDES_B_0" PORT="data_in_from_pins"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="460000000" DIR="I" NAME="REF_CLK" SIGIS="clk" SIGNAME="External_Ports_SET_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SET_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LD" SIGIS="undef" SIGNAME="IDELAY_DEBUG_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IDELAY_WRAPPER_1" HWVERSION="1.0" INSTANCE="IDELAY_WRAPPER_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IDELAY_WRAPPER" VLNV="xilinx.com:module_ref:IDELAY_WRAPPER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="fixed_delay" VALUE="31"/>
        <PARAMETER NAME="Component_Name" VALUE="DESERIALIZER_B_IDELAY_WRAPPER_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="TAP0" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_0_D2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_AXI_SLICE_0" PORT="D2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="TAP1" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_0_D3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_AXI_SLICE_0" PORT="D3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IDATA" SIGIS="undef" SIGNAME="External_Ports_T1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ODATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_1_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RT1"/>
            <CONNECTION INSTANCE="ISERDES_B_1" PORT="data_in_from_pins"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="460000000" DIR="I" NAME="REF_CLK" SIGIS="clk" SIGNAME="External_Ports_SET_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SET_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LD" SIGIS="undef" SIGNAME="IDELAY_DEBUG_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IDELAY_WRAPPER_2" HWVERSION="1.0" INSTANCE="IDELAY_WRAPPER_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IDELAY_WRAPPER" VLNV="xilinx.com:module_ref:IDELAY_WRAPPER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="fixed_delay" VALUE="31"/>
        <PARAMETER NAME="Component_Name" VALUE="DESERIALIZER_B_IDELAY_WRAPPER_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="TAP0" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_0_D4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_AXI_SLICE_0" PORT="D4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="TAP1" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_0_D5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_AXI_SLICE_0" PORT="D5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IDATA" SIGIS="undef" SIGNAME="External_Ports_T2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ODATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_2_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RT2"/>
            <CONNECTION INSTANCE="ISERDES_B_2" PORT="data_in_from_pins"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="460000000" DIR="I" NAME="REF_CLK" SIGIS="clk" SIGNAME="External_Ports_SET_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SET_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LD" SIGIS="undef" SIGNAME="IDELAY_DEBUG_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IDELAY_WRAPPER_3" HWVERSION="1.0" INSTANCE="IDELAY_WRAPPER_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IDELAY_WRAPPER" VLNV="xilinx.com:module_ref:IDELAY_WRAPPER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="fixed_delay" VALUE="31"/>
        <PARAMETER NAME="Component_Name" VALUE="DESERIALIZER_B_IDELAY_WRAPPER_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="TAP0" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_1_D0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_AXI_SLICE_1" PORT="D0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="TAP1" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_1_D1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_AXI_SLICE_1" PORT="D1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IDATA" SIGIS="undef" SIGNAME="External_Ports_T3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ODATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_3_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RT3"/>
            <CONNECTION INSTANCE="ISERDES_B_3" PORT="data_in_from_pins"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="460000000" DIR="I" NAME="REF_CLK" SIGIS="clk" SIGNAME="External_Ports_SET_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SET_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LD" SIGIS="undef" SIGNAME="IDELAY_DEBUG_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IDELAY_WRAPPER_4" HWVERSION="1.0" INSTANCE="IDELAY_WRAPPER_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IDELAY_WRAPPER" VLNV="xilinx.com:module_ref:IDELAY_WRAPPER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="fixed_delay" VALUE="31"/>
        <PARAMETER NAME="Component_Name" VALUE="DESERIALIZER_B_IDELAY_WRAPPER_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="TAP0" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_1_D2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_AXI_SLICE_1" PORT="D2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="TAP1" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_1_D3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_AXI_SLICE_1" PORT="D3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IDATA" SIGIS="undef" SIGNAME="External_Ports_T4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ODATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_4_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RT4"/>
            <CONNECTION INSTANCE="ISERDES_B_4" PORT="data_in_from_pins"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="460000000" DIR="I" NAME="REF_CLK" SIGIS="clk" SIGNAME="External_Ports_SET_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SET_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LD" SIGIS="undef" SIGNAME="IDELAY_DEBUG_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IDELAY_WRAPPER_5" HWVERSION="1.0" INSTANCE="IDELAY_WRAPPER_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IDELAY_WRAPPER" VLNV="xilinx.com:module_ref:IDELAY_WRAPPER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="fixed_delay" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="DESERIALIZER_B_IDELAY_WRAPPER_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="TAP0" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_1_D4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_AXI_SLICE_1" PORT="D4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="TAP1" RIGHT="0" SIGIS="undef" SIGNAME="DD_AXI_SLICE_1_D5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_AXI_SLICE_1" PORT="D5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IDATA" SIGIS="undef" SIGNAME="External_Ports_E_TRIG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="E_TRIG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ODATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_5_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RXT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="460000000" DIR="I" NAME="REF_CLK" SIGIS="clk" SIGNAME="External_Ports_SET_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SET_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LD" SIGIS="undef" SIGNAME="IDELAY_DEBUG_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ISERDES_B_0" HWVERSION="1.0" INSTANCE="ISERDES_B_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ISERDES_B" VLNV="xilinx.com:module_ref:ISERDES_B:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SYS_W" VALUE="1"/>
        <PARAMETER NAME="DEV_W" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="DESERIALIZER_B_ISERDES_B_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="data_in_from_pins" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_0_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_0" PORT="ODATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="data_in_to_device" RIGHT="0" SIGIS="undef" SIGNAME="ISERDES_B_0_data_in_to_device">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="OT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="bitslip" RIGHT="0" SIGIS="undef" SIGNAME="DD_SPLITTER_0_D0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_SPLITTER_0" PORT="D0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_in" SIGIS="undef" SIGNAME="External_Ports_HS_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HS_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_div_in" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io_reset" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ISERDES_B_1" HWVERSION="1.0" INSTANCE="ISERDES_B_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ISERDES_B" VLNV="xilinx.com:module_ref:ISERDES_B:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SYS_W" VALUE="1"/>
        <PARAMETER NAME="DEV_W" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="DESERIALIZER_B_ISERDES_B_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="data_in_from_pins" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_1_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_1" PORT="ODATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="data_in_to_device" RIGHT="0" SIGIS="undef" SIGNAME="ISERDES_B_1_data_in_to_device">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="OT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="bitslip" RIGHT="0" SIGIS="undef" SIGNAME="DD_SPLITTER_0_D1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_SPLITTER_0" PORT="D1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_in" SIGIS="undef" SIGNAME="External_Ports_HS_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HS_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_div_in" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io_reset" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ISERDES_B_2" HWVERSION="1.0" INSTANCE="ISERDES_B_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ISERDES_B" VLNV="xilinx.com:module_ref:ISERDES_B:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SYS_W" VALUE="1"/>
        <PARAMETER NAME="DEV_W" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="DESERIALIZER_B_ISERDES_B_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="data_in_from_pins" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_2_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_2" PORT="ODATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="data_in_to_device" RIGHT="0" SIGIS="undef" SIGNAME="ISERDES_B_2_data_in_to_device">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="OT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="bitslip" RIGHT="0" SIGIS="undef" SIGNAME="DD_SPLITTER_0_D2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_SPLITTER_0" PORT="D2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_in" SIGIS="undef" SIGNAME="External_Ports_HS_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HS_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_div_in" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io_reset" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ISERDES_B_3" HWVERSION="1.0" INSTANCE="ISERDES_B_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ISERDES_B" VLNV="xilinx.com:module_ref:ISERDES_B:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SYS_W" VALUE="1"/>
        <PARAMETER NAME="DEV_W" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="DESERIALIZER_B_ISERDES_B_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="data_in_from_pins" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_3_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_3" PORT="ODATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="data_in_to_device" RIGHT="0" SIGIS="undef" SIGNAME="ISERDES_B_3_data_in_to_device">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="OT3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="bitslip" RIGHT="0" SIGIS="undef" SIGNAME="DD_SPLITTER_0_D3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_SPLITTER_0" PORT="D3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_in" SIGIS="undef" SIGNAME="External_Ports_HS_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HS_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_div_in" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io_reset" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ISERDES_B_4" HWVERSION="1.0" INSTANCE="ISERDES_B_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ISERDES_B" VLNV="xilinx.com:module_ref:ISERDES_B:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SYS_W" VALUE="1"/>
        <PARAMETER NAME="DEV_W" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="DESERIALIZER_B_ISERDES_B_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="data_in_from_pins" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_4_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_4" PORT="ODATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="data_in_to_device" RIGHT="0" SIGIS="undef" SIGNAME="ISERDES_B_4_data_in_to_device">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="OT4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="bitslip" RIGHT="0" SIGIS="undef" SIGNAME="DD_SPLITTER_0_D4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_SPLITTER_0" PORT="D4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_in" SIGIS="undef" SIGNAME="External_Ports_HS_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HS_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_div_in" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io_reset" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="DESERIALIZER_B_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="IDELAY_DEBUG_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_DEBUG" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ISERDES_B_0" PORT="io_reset"/>
            <CONNECTION INSTANCE="ISERDES_B_1" PORT="io_reset"/>
            <CONNECTION INSTANCE="ISERDES_B_2" PORT="io_reset"/>
            <CONNECTION INSTANCE="ISERDES_B_3" PORT="io_reset"/>
            <CONNECTION INSTANCE="ISERDES_B_4" PORT="io_reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
