/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* BLU */
#define BLU__0__INTTYPE CYREG_PICU3_INTTYPE5
#define BLU__0__MASK 0x20u
#define BLU__0__PC CYREG_PRT3_PC5
#define BLU__0__PORT 3u
#define BLU__0__SHIFT 5u
#define BLU__AG CYREG_PRT3_AG
#define BLU__AMUX CYREG_PRT3_AMUX
#define BLU__BIE CYREG_PRT3_BIE
#define BLU__BIT_MASK CYREG_PRT3_BIT_MASK
#define BLU__BYP CYREG_PRT3_BYP
#define BLU__CTL CYREG_PRT3_CTL
#define BLU__DM0 CYREG_PRT3_DM0
#define BLU__DM1 CYREG_PRT3_DM1
#define BLU__DM2 CYREG_PRT3_DM2
#define BLU__DR CYREG_PRT3_DR
#define BLU__INP_DIS CYREG_PRT3_INP_DIS
#define BLU__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define BLU__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define BLU__LCD_EN CYREG_PRT3_LCD_EN
#define BLU__MASK 0x20u
#define BLU__PORT 3u
#define BLU__PRT CYREG_PRT3_PRT
#define BLU__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define BLU__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define BLU__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define BLU__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define BLU__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define BLU__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define BLU__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define BLU__PS CYREG_PRT3_PS
#define BLU__SHIFT 5u
#define BLU__SLW CYREG_PRT3_SLW

/* RED */
#define RED__0__INTTYPE CYREG_PICU3_INTTYPE7
#define RED__0__MASK 0x80u
#define RED__0__PC CYREG_PRT3_PC7
#define RED__0__PORT 3u
#define RED__0__SHIFT 7u
#define RED__AG CYREG_PRT3_AG
#define RED__AMUX CYREG_PRT3_AMUX
#define RED__BIE CYREG_PRT3_BIE
#define RED__BIT_MASK CYREG_PRT3_BIT_MASK
#define RED__BYP CYREG_PRT3_BYP
#define RED__CTL CYREG_PRT3_CTL
#define RED__DM0 CYREG_PRT3_DM0
#define RED__DM1 CYREG_PRT3_DM1
#define RED__DM2 CYREG_PRT3_DM2
#define RED__DR CYREG_PRT3_DR
#define RED__INP_DIS CYREG_PRT3_INP_DIS
#define RED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RED__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RED__LCD_EN CYREG_PRT3_LCD_EN
#define RED__MASK 0x80u
#define RED__PORT 3u
#define RED__PRT CYREG_PRT3_PRT
#define RED__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RED__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RED__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RED__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RED__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RED__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RED__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RED__PS CYREG_PRT3_PS
#define RED__SHIFT 7u
#define RED__SLW CYREG_PRT3_SLW

/* CS_1 */
#define CS_1__0__INTTYPE CYREG_PICU1_INTTYPE7
#define CS_1__0__MASK 0x80u
#define CS_1__0__PC CYREG_PRT1_PC7
#define CS_1__0__PORT 1u
#define CS_1__0__SHIFT 7u
#define CS_1__AG CYREG_PRT1_AG
#define CS_1__AMUX CYREG_PRT1_AMUX
#define CS_1__BIE CYREG_PRT1_BIE
#define CS_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define CS_1__BYP CYREG_PRT1_BYP
#define CS_1__CTL CYREG_PRT1_CTL
#define CS_1__DM0 CYREG_PRT1_DM0
#define CS_1__DM1 CYREG_PRT1_DM1
#define CS_1__DM2 CYREG_PRT1_DM2
#define CS_1__DR CYREG_PRT1_DR
#define CS_1__INP_DIS CYREG_PRT1_INP_DIS
#define CS_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define CS_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CS_1__LCD_EN CYREG_PRT1_LCD_EN
#define CS_1__MASK 0x80u
#define CS_1__PORT 1u
#define CS_1__PRT CYREG_PRT1_PRT
#define CS_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CS_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CS_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CS_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CS_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CS_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CS_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CS_1__PS CYREG_PRT1_PS
#define CS_1__SHIFT 7u
#define CS_1__SLW CYREG_PRT1_SLW

/* CS_2 */
#define CS_2__0__INTTYPE CYREG_PICU2_INTTYPE4
#define CS_2__0__MASK 0x10u
#define CS_2__0__PC CYREG_PRT2_PC4
#define CS_2__0__PORT 2u
#define CS_2__0__SHIFT 4u
#define CS_2__AG CYREG_PRT2_AG
#define CS_2__AMUX CYREG_PRT2_AMUX
#define CS_2__BIE CYREG_PRT2_BIE
#define CS_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define CS_2__BYP CYREG_PRT2_BYP
#define CS_2__CTL CYREG_PRT2_CTL
#define CS_2__DM0 CYREG_PRT2_DM0
#define CS_2__DM1 CYREG_PRT2_DM1
#define CS_2__DM2 CYREG_PRT2_DM2
#define CS_2__DR CYREG_PRT2_DR
#define CS_2__INP_DIS CYREG_PRT2_INP_DIS
#define CS_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CS_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CS_2__LCD_EN CYREG_PRT2_LCD_EN
#define CS_2__MASK 0x10u
#define CS_2__PORT 2u
#define CS_2__PRT CYREG_PRT2_PRT
#define CS_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CS_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CS_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CS_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CS_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CS_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CS_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CS_2__PS CYREG_PRT2_PS
#define CS_2__SHIFT 4u
#define CS_2__SLW CYREG_PRT2_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* GREEN */
#define GREEN__0__INTTYPE CYREG_PICU3_INTTYPE6
#define GREEN__0__MASK 0x40u
#define GREEN__0__PC CYREG_PRT3_PC6
#define GREEN__0__PORT 3u
#define GREEN__0__SHIFT 6u
#define GREEN__AG CYREG_PRT3_AG
#define GREEN__AMUX CYREG_PRT3_AMUX
#define GREEN__BIE CYREG_PRT3_BIE
#define GREEN__BIT_MASK CYREG_PRT3_BIT_MASK
#define GREEN__BYP CYREG_PRT3_BYP
#define GREEN__CTL CYREG_PRT3_CTL
#define GREEN__DM0 CYREG_PRT3_DM0
#define GREEN__DM1 CYREG_PRT3_DM1
#define GREEN__DM2 CYREG_PRT3_DM2
#define GREEN__DR CYREG_PRT3_DR
#define GREEN__INP_DIS CYREG_PRT3_INP_DIS
#define GREEN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define GREEN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define GREEN__LCD_EN CYREG_PRT3_LCD_EN
#define GREEN__MASK 0x40u
#define GREEN__PORT 3u
#define GREEN__PRT CYREG_PRT3_PRT
#define GREEN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define GREEN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define GREEN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define GREEN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define GREEN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define GREEN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define GREEN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define GREEN__PS CYREG_PRT3_PS
#define GREEN__SHIFT 6u
#define GREEN__SLW CYREG_PRT3_SLW

/* PWM_B */
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_B_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_B_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_B_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define PWM_B_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_B_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_B_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_B_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define PWM_B_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_B_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_B_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_B_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_B_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_B_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define PWM_B_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_B_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB06_ST
#define PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define PWM_B_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define PWM_B_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define PWM_B_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define PWM_B_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define PWM_B_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define PWM_B_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define PWM_B_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_B_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define PWM_B_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define PWM_B_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1

/* MISO_1 */
#define MISO_1__0__INTTYPE CYREG_PICU1_INTTYPE6
#define MISO_1__0__MASK 0x40u
#define MISO_1__0__PC CYREG_PRT1_PC6
#define MISO_1__0__PORT 1u
#define MISO_1__0__SHIFT 6u
#define MISO_1__AG CYREG_PRT1_AG
#define MISO_1__AMUX CYREG_PRT1_AMUX
#define MISO_1__BIE CYREG_PRT1_BIE
#define MISO_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define MISO_1__BYP CYREG_PRT1_BYP
#define MISO_1__CTL CYREG_PRT1_CTL
#define MISO_1__DM0 CYREG_PRT1_DM0
#define MISO_1__DM1 CYREG_PRT1_DM1
#define MISO_1__DM2 CYREG_PRT1_DM2
#define MISO_1__DR CYREG_PRT1_DR
#define MISO_1__INP_DIS CYREG_PRT1_INP_DIS
#define MISO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MISO_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MISO_1__LCD_EN CYREG_PRT1_LCD_EN
#define MISO_1__MASK 0x40u
#define MISO_1__PORT 1u
#define MISO_1__PRT CYREG_PRT1_PRT
#define MISO_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MISO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MISO_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MISO_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MISO_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MISO_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MISO_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MISO_1__PS CYREG_PRT1_PS
#define MISO_1__SHIFT 6u
#define MISO_1__SLW CYREG_PRT1_SLW

/* MISO_2 */
#define MISO_2__0__INTTYPE CYREG_PICU2_INTTYPE0
#define MISO_2__0__MASK 0x01u
#define MISO_2__0__PC CYREG_PRT2_PC0
#define MISO_2__0__PORT 2u
#define MISO_2__0__SHIFT 0u
#define MISO_2__AG CYREG_PRT2_AG
#define MISO_2__AMUX CYREG_PRT2_AMUX
#define MISO_2__BIE CYREG_PRT2_BIE
#define MISO_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define MISO_2__BYP CYREG_PRT2_BYP
#define MISO_2__CTL CYREG_PRT2_CTL
#define MISO_2__DM0 CYREG_PRT2_DM0
#define MISO_2__DM1 CYREG_PRT2_DM1
#define MISO_2__DM2 CYREG_PRT2_DM2
#define MISO_2__DR CYREG_PRT2_DR
#define MISO_2__INP_DIS CYREG_PRT2_INP_DIS
#define MISO_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MISO_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MISO_2__LCD_EN CYREG_PRT2_LCD_EN
#define MISO_2__MASK 0x01u
#define MISO_2__PORT 2u
#define MISO_2__PRT CYREG_PRT2_PRT
#define MISO_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MISO_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MISO_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MISO_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MISO_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MISO_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MISO_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MISO_2__PS CYREG_PRT2_PS
#define MISO_2__SHIFT 0u
#define MISO_2__SLW CYREG_PRT2_SLW

/* MOSI_1 */
#define MOSI_1__0__INTTYPE CYREG_PICU12_INTTYPE3
#define MOSI_1__0__MASK 0x08u
#define MOSI_1__0__PC CYREG_PRT12_PC3
#define MOSI_1__0__PORT 12u
#define MOSI_1__0__SHIFT 3u
#define MOSI_1__AG CYREG_PRT12_AG
#define MOSI_1__BIE CYREG_PRT12_BIE
#define MOSI_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define MOSI_1__BYP CYREG_PRT12_BYP
#define MOSI_1__DM0 CYREG_PRT12_DM0
#define MOSI_1__DM1 CYREG_PRT12_DM1
#define MOSI_1__DM2 CYREG_PRT12_DM2
#define MOSI_1__DR CYREG_PRT12_DR
#define MOSI_1__INP_DIS CYREG_PRT12_INP_DIS
#define MOSI_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MOSI_1__MASK 0x08u
#define MOSI_1__PORT 12u
#define MOSI_1__PRT CYREG_PRT12_PRT
#define MOSI_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MOSI_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MOSI_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MOSI_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MOSI_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MOSI_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MOSI_1__PS CYREG_PRT12_PS
#define MOSI_1__SHIFT 3u
#define MOSI_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define MOSI_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MOSI_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MOSI_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MOSI_1__SLW CYREG_PRT12_SLW

/* MOSI_2 */
#define MOSI_2__0__INTTYPE CYREG_PICU0_INTTYPE6
#define MOSI_2__0__MASK 0x40u
#define MOSI_2__0__PC CYREG_PRT0_PC6
#define MOSI_2__0__PORT 0u
#define MOSI_2__0__SHIFT 6u
#define MOSI_2__AG CYREG_PRT0_AG
#define MOSI_2__AMUX CYREG_PRT0_AMUX
#define MOSI_2__BIE CYREG_PRT0_BIE
#define MOSI_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define MOSI_2__BYP CYREG_PRT0_BYP
#define MOSI_2__CTL CYREG_PRT0_CTL
#define MOSI_2__DM0 CYREG_PRT0_DM0
#define MOSI_2__DM1 CYREG_PRT0_DM1
#define MOSI_2__DM2 CYREG_PRT0_DM2
#define MOSI_2__DR CYREG_PRT0_DR
#define MOSI_2__INP_DIS CYREG_PRT0_INP_DIS
#define MOSI_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MOSI_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MOSI_2__LCD_EN CYREG_PRT0_LCD_EN
#define MOSI_2__MASK 0x40u
#define MOSI_2__PORT 0u
#define MOSI_2__PRT CYREG_PRT0_PRT
#define MOSI_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MOSI_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MOSI_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MOSI_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MOSI_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MOSI_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MOSI_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MOSI_2__PS CYREG_PRT0_PS
#define MOSI_2__SHIFT 6u
#define MOSI_2__SLW CYREG_PRT0_SLW

/* PWM_RG */
#define PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_RG_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_RG_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_RG_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_RG_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define PWM_RG_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_RG_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_RG_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_RG_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_RG_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_RG_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define PWM_RG_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_RG_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_RG_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_RG_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_RG_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_RG_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define PWM_RG_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_RG_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_RG_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_RG_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define PWM_RG_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define PWM_RG_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB05_A0
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB05_A1
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB05_D0
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB05_D1
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB05_F0
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB05_F1
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* SCKL_2 */
#define SCKL_2__0__INTTYPE CYREG_PICU0_INTTYPE5
#define SCKL_2__0__MASK 0x20u
#define SCKL_2__0__PC CYREG_PRT0_PC5
#define SCKL_2__0__PORT 0u
#define SCKL_2__0__SHIFT 5u
#define SCKL_2__AG CYREG_PRT0_AG
#define SCKL_2__AMUX CYREG_PRT0_AMUX
#define SCKL_2__BIE CYREG_PRT0_BIE
#define SCKL_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCKL_2__BYP CYREG_PRT0_BYP
#define SCKL_2__CTL CYREG_PRT0_CTL
#define SCKL_2__DM0 CYREG_PRT0_DM0
#define SCKL_2__DM1 CYREG_PRT0_DM1
#define SCKL_2__DM2 CYREG_PRT0_DM2
#define SCKL_2__DR CYREG_PRT0_DR
#define SCKL_2__INP_DIS CYREG_PRT0_INP_DIS
#define SCKL_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SCKL_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCKL_2__LCD_EN CYREG_PRT0_LCD_EN
#define SCKL_2__MASK 0x20u
#define SCKL_2__PORT 0u
#define SCKL_2__PRT CYREG_PRT0_PRT
#define SCKL_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCKL_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCKL_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCKL_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCKL_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCKL_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCKL_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCKL_2__PS CYREG_PRT0_PS
#define SCKL_2__SHIFT 5u
#define SCKL_2__SLW CYREG_PRT0_SLW

/* SCLK_1 */
#define SCLK_1__0__INTTYPE CYREG_PICU12_INTTYPE2
#define SCLK_1__0__MASK 0x04u
#define SCLK_1__0__PC CYREG_PRT12_PC2
#define SCLK_1__0__PORT 12u
#define SCLK_1__0__SHIFT 2u
#define SCLK_1__AG CYREG_PRT12_AG
#define SCLK_1__BIE CYREG_PRT12_BIE
#define SCLK_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCLK_1__BYP CYREG_PRT12_BYP
#define SCLK_1__DM0 CYREG_PRT12_DM0
#define SCLK_1__DM1 CYREG_PRT12_DM1
#define SCLK_1__DM2 CYREG_PRT12_DM2
#define SCLK_1__DR CYREG_PRT12_DR
#define SCLK_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCLK_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCLK_1__MASK 0x04u
#define SCLK_1__PORT 12u
#define SCLK_1__PRT CYREG_PRT12_PRT
#define SCLK_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCLK_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCLK_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCLK_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCLK_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCLK_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCLK_1__PS CYREG_PRT12_PS
#define SCLK_1__SHIFT 2u
#define SCLK_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCLK_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCLK_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCLK_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCLK_1__SLW CYREG_PRT12_SLW

/* SPIM_1 */
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB00_CTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB00_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB00_MSK
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define SPIM_1_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB00_MSK
#define SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB00_ST
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define SPIM_1_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_RxStsReg__4__POS 4
#define SPIM_1_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_1_BSPIM_RxStsReg__5__POS 5
#define SPIM_1_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_1_BSPIM_RxStsReg__6__POS 6
#define SPIM_1_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_1_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB03_MSK
#define SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB03_ST
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB00_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB00_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB00_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB00_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB00_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB00_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_1_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_1_BSPIM_TxStsReg__0__POS 0
#define SPIM_1_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_1_BSPIM_TxStsReg__1__POS 1
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SPIM_1_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_1_BSPIM_TxStsReg__2__POS 2
#define SPIM_1_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_1_BSPIM_TxStsReg__3__POS 3
#define SPIM_1_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_TxStsReg__4__POS 4
#define SPIM_1_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_1_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB04_MSK
#define SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPIM_1_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB04_ST
#define SPIM_1_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPIM_1_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPIM_1_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPIM_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_1_IntClock__INDEX 0x00u
#define SPIM_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_1_IntClock__PM_ACT_MSK 0x01u
#define SPIM_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_1_IntClock__PM_STBY_MSK 0x01u
#define SPIM_1_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIM_1_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIM_1_RxInternalInterrupt__INTC_MASK 0x01u
#define SPIM_1_RxInternalInterrupt__INTC_NUMBER 0u
#define SPIM_1_RxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIM_1_RxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define SPIM_1_RxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIM_1_RxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define SPIM_1_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIM_1_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIM_1_TxInternalInterrupt__INTC_MASK 0x02u
#define SPIM_1_TxInternalInterrupt__INTC_NUMBER 1u
#define SPIM_1_TxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIM_1_TxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define SPIM_1_TxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIM_1_TxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SPIM_2 */
#define SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define SPIM_2_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define SPIM_2_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define SPIM_2_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define SPIM_2_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define SPIM_2_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SPIM_2_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB02_CTL
#define SPIM_2_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define SPIM_2_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB02_CTL
#define SPIM_2_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define SPIM_2_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SPIM_2_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SPIM_2_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB02_MSK
#define SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define SPIM_2_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB02_MSK
#define SPIM_2_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SPIM_2_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SPIM_2_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SPIM_2_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define SPIM_2_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define SPIM_2_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB02_ST
#define SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define SPIM_2_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_2_BSPIM_RxStsReg__4__POS 4
#define SPIM_2_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_2_BSPIM_RxStsReg__5__POS 5
#define SPIM_2_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_2_BSPIM_RxStsReg__6__POS 6
#define SPIM_2_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_2_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB05_MSK
#define SPIM_2_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SPIM_2_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB05_ST
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define SPIM_2_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define SPIM_2_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB02_A0
#define SPIM_2_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB02_A1
#define SPIM_2_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define SPIM_2_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB02_D0
#define SPIM_2_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB02_D1
#define SPIM_2_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SPIM_2_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define SPIM_2_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB02_F0
#define SPIM_2_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB02_F1
#define SPIM_2_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SPIM_2_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SPIM_2_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_2_BSPIM_TxStsReg__0__POS 0
#define SPIM_2_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_2_BSPIM_TxStsReg__1__POS 1
#define SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define SPIM_2_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_2_BSPIM_TxStsReg__2__POS 2
#define SPIM_2_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_2_BSPIM_TxStsReg__3__POS 3
#define SPIM_2_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_2_BSPIM_TxStsReg__4__POS 4
#define SPIM_2_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_2_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB01_MSK
#define SPIM_2_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define SPIM_2_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB01_ST
#define SPIM_2_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SPIM_2_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SPIM_2_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SPIM_2_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_2_IntClock__INDEX 0x01u
#define SPIM_2_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_2_IntClock__PM_ACT_MSK 0x02u
#define SPIM_2_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_2_IntClock__PM_STBY_MSK 0x02u
#define SPIM_2_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIM_2_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIM_2_RxInternalInterrupt__INTC_MASK 0x04u
#define SPIM_2_RxInternalInterrupt__INTC_NUMBER 2u
#define SPIM_2_RxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIM_2_RxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define SPIM_2_RxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIM_2_RxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define SPIM_2_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIM_2_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIM_2_TxInternalInterrupt__INTC_MASK 0x08u
#define SPIM_2_TxInternalInterrupt__INTC_NUMBER 3u
#define SPIM_2_TxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIM_2_TxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define SPIM_2_TxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIM_2_TxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_1 */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB07_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB07_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB07_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB07_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB07_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB07_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB07_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB03_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB03_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB03_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB03_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB03_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB03_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB06_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB06_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB06_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB06_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB06_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB06_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB06_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB06_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x02u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x04u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x04u

/* Pin_ISR */
#define Pin_ISR__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Pin_ISR__0__MASK 0x10u
#define Pin_ISR__0__PC CYREG_PRT12_PC4
#define Pin_ISR__0__PORT 12u
#define Pin_ISR__0__SHIFT 4u
#define Pin_ISR__AG CYREG_PRT12_AG
#define Pin_ISR__BIE CYREG_PRT12_BIE
#define Pin_ISR__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_ISR__BYP CYREG_PRT12_BYP
#define Pin_ISR__DM0 CYREG_PRT12_DM0
#define Pin_ISR__DM1 CYREG_PRT12_DM1
#define Pin_ISR__DM2 CYREG_PRT12_DM2
#define Pin_ISR__DR CYREG_PRT12_DR
#define Pin_ISR__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_ISR__INTSTAT CYREG_PICU12_INTSTAT
#define Pin_ISR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_ISR__MASK 0x10u
#define Pin_ISR__PORT 12u
#define Pin_ISR__PRT CYREG_PRT12_PRT
#define Pin_ISR__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_ISR__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_ISR__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_ISR__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_ISR__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_ISR__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_ISR__PS CYREG_PRT12_PS
#define Pin_ISR__SHIFT 4u
#define Pin_ISR__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_ISR__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_ISR__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_ISR__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_ISR__SLW CYREG_PRT12_SLW
#define Pin_ISR__SNAP CYREG_PICU12_SNAP

/* isr_ACC */
#define isr_ACC__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_ACC__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_ACC__INTC_MASK 0x800u
#define isr_ACC__INTC_NUMBER 11u
#define isr_ACC__INTC_PRIOR_NUM 7u
#define isr_ACC__INTC_PRIOR_REG CYREG_NVIC_PRI_11
#define isr_ACC__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_ACC__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM_Clock */
#define PWM_Clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define PWM_Clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define PWM_Clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define PWM_Clock__CFG2_SRC_SEL_MASK 0x07u
#define PWM_Clock__INDEX 0x03u
#define PWM_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PWM_Clock__PM_ACT_MSK 0x08u
#define PWM_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PWM_Clock__PM_STBY_MSK 0x08u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Final_assignment_01"
#define CY_VERSION "PSoC Creator  4.3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 24u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 24u
#define CYDEV_CHIP_MEMBER_4AA 23u
#define CYDEV_CHIP_MEMBER_4AB 28u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4D 18u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 25u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 22u
#define CYDEV_CHIP_MEMBER_4I 30u
#define CYDEV_CHIP_MEMBER_4J 19u
#define CYDEV_CHIP_MEMBER_4K 20u
#define CYDEV_CHIP_MEMBER_4L 29u
#define CYDEV_CHIP_MEMBER_4M 27u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 26u
#define CYDEV_CHIP_MEMBER_4Q 15u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 21u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 16u
#define CYDEV_CHIP_MEMBER_4Z 17u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 31u
#define CYDEV_CHIP_MEMBER_FM3 35u
#define CYDEV_CHIP_MEMBER_FM4 36u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 33u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 34u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
