#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\sarve\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\sarve\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\sarve\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\sarve\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\sarve\iverilog\lib\ivl\va_math.vpi";
S_0000019961875fa0 .scope module, "MEM_WB_tb" "MEM_WB_tb" 2 4;
 .timescale -9 -12;
v0000019961852a00_0 .var "ALU_data", 63 0;
v0000019961852aa0_0 .net "ALU_data_out", 63 0, v0000019961874a10_0;  1 drivers
v0000019961852b40_0 .var "EX_MEM_rd", 4 0;
v0000019961883b80_0 .net "MEM_WB_rd", 4 0, v000001996187cc30_0;  1 drivers
v00000199618e2990_0 .var "MemtoReg", 0 0;
v00000199618e2ad0_0 .net "MemtoReg_out", 0 0, v00000199617cbe80_0;  1 drivers
v00000199618e3570_0 .var "clk", 0 0;
v00000199618e2a30_0 .var "read_Data", 63 0;
v00000199618e3610_0 .net "read_Data_out", 63 0, v0000019961852820_0;  1 drivers
v00000199618e2d50_0 .var "regwrite", 0 0;
v00000199618e2b70_0 .net "regwrite_out", 0 0, v0000019961852960_0;  1 drivers
S_0000019961876130 .scope module, "uut" "MEM_WB" 2 22, 3 3 0, S_0000019961875fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 64 "ALU_data";
    .port_info 2 /INPUT 64 "read_Data";
    .port_info 3 /INPUT 1 "MemtoReg";
    .port_info 4 /INPUT 1 "regwrite";
    .port_info 5 /OUTPUT 1 "MemtoReg_out";
    .port_info 6 /OUTPUT 1 "regwrite_out";
    .port_info 7 /INPUT 5 "EX_MEM_rd";
    .port_info 8 /OUTPUT 64 "ALU_data_out";
    .port_info 9 /OUTPUT 64 "read_Data_out";
    .port_info 10 /OUTPUT 5 "MEM_WB_rd";
v0000019961852e30_0 .net "ALU_data", 63 0, v0000019961852a00_0;  1 drivers
v0000019961874a10_0 .var "ALU_data_out", 63 0;
v00000199617cd710_0 .net "EX_MEM_rd", 4 0, v0000019961852b40_0;  1 drivers
v000001996187cc30_0 .var "MEM_WB_rd", 4 0;
v000001996187ccd0_0 .net "MemtoReg", 0 0, v00000199618e2990_0;  1 drivers
v00000199617cbe80_0 .var "MemtoReg_out", 0 0;
v00000199617cbf20_0 .net "clk", 0 0, v00000199618e3570_0;  1 drivers
v0000019961852780_0 .net "read_Data", 63 0, v00000199618e2a30_0;  1 drivers
v0000019961852820_0 .var "read_Data_out", 63 0;
v00000199618528c0_0 .net "regwrite", 0 0, v00000199618e2d50_0;  1 drivers
v0000019961852960_0 .var "regwrite_out", 0 0;
E_000001996187c040 .event posedge, v00000199617cbf20_0;
    .scope S_0000019961876130;
T_0 ;
    %wait E_000001996187c040;
    %load/vec4 v0000019961852780_0;
    %assign/vec4 v0000019961852820_0, 0;
    %load/vec4 v0000019961852e30_0;
    %assign/vec4 v0000019961874a10_0, 0;
    %load/vec4 v000001996187ccd0_0;
    %assign/vec4 v00000199617cbe80_0, 0;
    %load/vec4 v00000199618528c0_0;
    %assign/vec4 v0000019961852960_0, 0;
    %load/vec4 v00000199617cd710_0;
    %assign/vec4 v000001996187cc30_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000019961875fa0;
T_1 ;
    %vpi_call 2 38 "$dumpfile", "MEM_WB_tb.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019961875fa0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000019961875fa0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199618e3570_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v00000199618e3570_0;
    %inv;
    %store/vec4 v00000199618e3570_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000019961875fa0;
T_3 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000019961852a00_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000199618e2a30_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199618e2990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199618e2d50_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019961852b40_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 123, 0, 64;
    %store/vec4 v0000019961852a00_0, 0, 64;
    %pushi/vec4 456, 0, 64;
    %store/vec4 v00000199618e2a30_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199618e2990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199618e2d50_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000019961852b40_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 70 "$display", "Test Case 1: R-type instruction" {0 0 0};
    %vpi_call 2 71 "$display", "ALU_data_out = %d, expected = %d", v0000019961852aa0_0, v0000019961852a00_0 {0 0 0};
    %vpi_call 2 72 "$display", "read_Data_out = %d, expected = %d", v00000199618e3610_0, v00000199618e2a30_0 {0 0 0};
    %vpi_call 2 73 "$display", "MemtoReg_out = %d, expected = %d", v00000199618e2ad0_0, v00000199618e2990_0 {0 0 0};
    %vpi_call 2 74 "$display", "regwrite_out = %d, expected = %d", v00000199618e2b70_0, v00000199618e2d50_0 {0 0 0};
    %vpi_call 2 75 "$display", "MEM_WB_rd = %d, expected = %d", v0000019961883b80_0, v0000019961852b40_0 {0 0 0};
    %pushi/vec4 789, 0, 64;
    %store/vec4 v0000019961852a00_0, 0, 64;
    %pushi/vec4 321, 0, 64;
    %store/vec4 v00000199618e2a30_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199618e2990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199618e2d50_0, 0, 1;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000019961852b40_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 87 "$display", "Test Case 2: Load instruction" {0 0 0};
    %vpi_call 2 88 "$display", "ALU_data_out = %d, expected = %d", v0000019961852aa0_0, v0000019961852a00_0 {0 0 0};
    %vpi_call 2 89 "$display", "read_Data_out = %d, expected = %d", v00000199618e3610_0, v00000199618e2a30_0 {0 0 0};
    %vpi_call 2 90 "$display", "MemtoReg_out = %d, expected = %d", v00000199618e2ad0_0, v00000199618e2990_0 {0 0 0};
    %vpi_call 2 91 "$display", "regwrite_out = %d, expected = %d", v00000199618e2b70_0, v00000199618e2d50_0 {0 0 0};
    %vpi_call 2 92 "$display", "MEM_WB_rd = %d, expected = %d", v0000019961883b80_0, v0000019961852b40_0 {0 0 0};
    %pushi/vec4 555, 0, 64;
    %store/vec4 v0000019961852a00_0, 0, 64;
    %pushi/vec4 666, 0, 64;
    %store/vec4 v00000199618e2a30_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199618e2990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199618e2d50_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019961852b40_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 104 "$display", "Test Case 3: Store or Branch instruction" {0 0 0};
    %vpi_call 2 105 "$display", "ALU_data_out = %d, expected = %d", v0000019961852aa0_0, v0000019961852a00_0 {0 0 0};
    %vpi_call 2 106 "$display", "read_Data_out = %d, expected = %d", v00000199618e3610_0, v00000199618e2a30_0 {0 0 0};
    %vpi_call 2 107 "$display", "MemtoReg_out = %d, expected = %d", v00000199618e2ad0_0, v00000199618e2990_0 {0 0 0};
    %vpi_call 2 108 "$display", "regwrite_out = %d, expected = %d", v00000199618e2b70_0, v00000199618e2d50_0 {0 0 0};
    %vpi_call 2 109 "$display", "MEM_WB_rd = %d, expected = %d", v0000019961883b80_0, v0000019961852b40_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 112 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "MEM_WB_tb.v";
    "./MEM_WB.v";
