Efinity Synthesis report for project WS2812_TOP
Version: 2023.2.307
Generated at: Jun 21, 2024 11:57:24
Copyright (C) 2013 - 2023  All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : WS2812_TOP

### ### File List (begin) ### ### ###
### ### File List (end) ### ### ###

"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:719)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'led_reg'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_bram.v:18)
"MEM|OPT-0656" : Optimizing into logic zero initialized read-only memory block 'led_reg'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_bram.v:18)

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 218
Total number of FFs with enable signals: 2457
CE signal <uartrx_config/n514>, number of controlling flip flops: 1
CE signal <ceg_net60>, number of controlling flip flops: 11
CE signal <ceg_net723>, number of controlling flip flops: 1
CE signal <ceg_net446>, number of controlling flip flops: 3
CE signal <uartrx_config/n497>, number of controlling flip flops: 1
CE signal <uartrx_config/n499>, number of controlling flip flops: 1
CE signal <uartrx_config/n501>, number of controlling flip flops: 1
CE signal <uartrx_config/n503>, number of controlling flip flops: 1
CE signal <uartrx_config/n505>, number of controlling flip flops: 1
CE signal <uartrx_config/n507>, number of controlling flip flops: 1
CE signal <uartrx_config/n509>, number of controlling flip flops: 1
CE signal <ceg_net139>, number of controlling flip flops: 11
CE signal <ceg_net725>, number of controlling flip flops: 1
CE signal <ceg_net454>, number of controlling flip flops: 3
CE signal <ws_wr_fifo_config/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 10
CE signal <ws_wr_fifo_config/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 10
CE signal <ws_wr_fifo_data/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 10
CE signal <ws_wr_fifo_data/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 10
CE signal <ws_bram/state[0]>, number of controlling flip flops: 1
CE signal <ceg_net523>, number of controlling flip flops: 8
CE signal <ceg_net460>, number of controlling flip flops: 16
CE signal <ceg_net613>, number of controlling flip flops: 8
CE signal <ceg_net620>, number of controlling flip flops: 8
CE signal <ceg_net469>, number of controlling flip flops: 4
CE signal <ceg_net748>, number of controlling flip flops: 1
CE signal <ceg_net749>, number of controlling flip flops: 1
CE signal <ceg_net485>, number of controlling flip flops: 1
CE signal <wsctrl/n901>, number of controlling flip flops: 1
CE signal <ceg_net489>, number of controlling flip flops: 1
CE signal <ceg_net492>, number of controlling flip flops: 1
CE signal <ceg_net738>, number of controlling flip flops: 4
CE signal <ceg_net509>, number of controlling flip flops: 8
CE signal <ceg_net499>, number of controlling flip flops: 1
CE signal <ceg_net547>, number of controlling flip flops: 8
CE signal <ceg_net644>, number of controlling flip flops: 8
CE signal <ceg_net700>, number of controlling flip flops: 8
CE signal <w_write_config>, number of controlling flip flops: 32
CE signal <WS2812_Interface/n1822>, number of controlling flip flops: 16
CE signal <edb_top_inst/ceg_net5>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n1408>, number of controlling flip flops: 21
CE signal <edb_top_inst/la0/n45404>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n44345>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n44409>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n2267>, number of controlling flip flops: 22
CE signal <edb_top_inst/la0/addr_ct_en>, number of controlling flip flops: 25
CE signal <edb_top_inst/la0/op_reg_en>, number of controlling flip flops: 4
CE signal <edb_top_inst/ceg_net26>, number of controlling flip flops: 6
CE signal <edb_top_inst/la0/word_ct_en>, number of controlling flip flops: 16
CE signal <edb_top_inst/ceg_net14>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n3148>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n3163>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n3361>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n3559>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n3574>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n3772>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n4099>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n4114>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n4312>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n4510>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n4525>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n4723>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n5006>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n5021>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n5219>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n5417>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n5432>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n5630>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n5849>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n6260>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n6796>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n6811>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n7009>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n7207>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n7222>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n7420>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n7675>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n7690>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n7888>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n8086>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n8101>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n8299>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n8626>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n8641>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n8839>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n9037>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n9052>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n9250>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n9589>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n9604>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n9802>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n10000>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n10015>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n10213>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n10552>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n10567>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n10765>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n10963>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n10978>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n11176>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n11403>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n11814>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n12315>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n12330>, number of controlling flip flops: 11
CE signal <edb_top_inst/la0/n12528>, number of controlling flip flops: 11
CE signal <edb_top_inst/la0/n12726>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n12741>, number of controlling flip flops: 11
CE signal <edb_top_inst/la0/n12939>, number of controlling flip flops: 11
CE signal <edb_top_inst/la0/n13161>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n13572>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n14108>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n14123>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n14321>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n14519>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n14534>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n14732>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n15183>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n15198>, number of controlling flip flops: 32
CE signal <edb_top_inst/la0/n15396>, number of controlling flip flops: 32
CE signal <edb_top_inst/la0/n15594>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n15609>, number of controlling flip flops: 32
CE signal <edb_top_inst/la0/n15807>, number of controlling flip flops: 32
CE signal <edb_top_inst/la0/n16162>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n16177>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n16375>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n16573>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n16588>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n16786>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n17013>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n17424>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n18016>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n18031>, number of controlling flip flops: 24
CE signal <edb_top_inst/la0/n18229>, number of controlling flip flops: 24
CE signal <edb_top_inst/la0/n18427>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n18442>, number of controlling flip flops: 24
CE signal <edb_top_inst/la0/n18640>, number of controlling flip flops: 24
CE signal <edb_top_inst/la0/n18987>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n19002>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n19200>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n19398>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n19413>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n19611>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n19838>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n20249>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n20785>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n20800>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n20998>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n21196>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n21211>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n21409>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n21671>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n21686>, number of controlling flip flops: 5
CE signal <edb_top_inst/la0/n21884>, number of controlling flip flops: 5
CE signal <edb_top_inst/la0/n22082>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n22097>, number of controlling flip flops: 5
CE signal <edb_top_inst/la0/n22295>, number of controlling flip flops: 5
CE signal <edb_top_inst/la0/n22539>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n22554>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n22752>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n22950>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n22965>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n23163>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n23378>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n23789>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n24325>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n24340>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n24538>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n24736>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n24751>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n24949>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n25253>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n25268>, number of controlling flip flops: 11
CE signal <edb_top_inst/la0/n25466>, number of controlling flip flops: 11
CE signal <edb_top_inst/la0/n25664>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n25679>, number of controlling flip flops: 11
CE signal <edb_top_inst/la0/n25877>, number of controlling flip flops: 11
CE signal <edb_top_inst/la0/n26211>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n26226>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n26424>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n26622>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n26637>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n26835>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n27230>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n27245>, number of controlling flip flops: 24
CE signal <edb_top_inst/la0/n27443>, number of controlling flip flops: 24
CE signal <edb_top_inst/la0/n27641>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n27656>, number of controlling flip flops: 24
CE signal <edb_top_inst/la0/n27854>, number of controlling flip flops: 24
CE signal <edb_top_inst/la0/n28201>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n28216>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n28414>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n28612>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n28627>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n28825>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n29164>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n29179>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n29377>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n29575>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n29590>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n29788>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/n30015>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n30426>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n30850>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n31261>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n45556>, number of controlling flip flops: 31
CE signal <edb_top_inst/la0/n44281>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/regsel_ld_en>, number of controlling flip flops: 13
CE signal <edb_top_inst/ceg_net221>, number of controlling flip flops: 32
CE signal <edb_top_inst/la0/la_biu_inst/n2451>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/la_biu_inst/n683>, number of controlling flip flops: 14
CE signal <edb_top_inst/la0/la_biu_inst/n3053>, number of controlling flip flops: 65
CE signal <edb_top_inst/ceg_net345>, number of controlling flip flops: 2
CE signal <edb_top_inst/ceg_net348>, number of controlling flip flops: 1
CE signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/is_last_data>, number of controlling flip flops: 10
CE signal <edb_top_inst/la0/la_biu_inst/fifo_pop>, number of controlling flip flops: 10
CE signal <edb_top_inst/la0/la_biu_inst/fifo_push>, number of controlling flip flops: 10
CE signal <edb_top_inst/~ceg_net450>, number of controlling flip flops: 22
CE signal <edb_top_inst/debug_hub_inst/n266>, number of controlling flip flops: 4
CE signal <edb_top_inst/debug_hub_inst/n95>, number of controlling flip flops: 82
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 14
Total number of FFs with set/reset signals: 2387
SR signal <uartrx_config/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <uartrx_config/n493>, number of controlling flip flops: 1
SR signal <uartrx_data/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <uartrx_data/n493>, number of controlling flip flops: 1
SR signal <ws_wr_fifo_config/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 30
SR signal <ws_wr_fifo_config/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 30
SR signal <ws_wr_fifo_data/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 30
SR signal <ws_wr_fifo_data/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 30
SR signal <jtag_inst1_RESET>, number of controlling flip flops: 2128
SR signal <edb_top_inst/la0/la_soft_reset_in>, number of controlling flip flops: 2
SR signal <edb_top_inst/la0/la_resetn>, number of controlling flip flops: 78
SR signal <edb_top_inst/la0/la_biu_inst/fifo_rstn>, number of controlling flip flops: 21
SR signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n2009>, number of controlling flip flops: 31
SR signal <edb_top_inst/la0/la_biu_inst/n3750>, number of controlling flip flops: 1
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_data_ctrl.v (36)" removed instance : data_ctrl/dff_5/i1
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" removed instance : WS2812_Interface/dff_8/i16
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" removed instance : WS2812_Interface/dff_8/i15
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i15
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" removed instance : WS2812_Interface/dff_8/i14
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i14
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" removed instance : WS2812_Interface/dff_8/i13
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" removed instance : WS2812_Interface/dff_8/i12
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" removed instance : WS2812_Interface/dff_8/i11
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i11
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" removed instance : WS2812_Interface/dff_8/i10
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i10
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" removed instance : WS2812_Interface/dff_8/i9
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i9
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" removed instance : WS2812_Interface/dff_8/i8
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" removed instance : WS2812_Interface/dff_8/i7
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" removed instance : WS2812_Interface/dff_8/i6
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" removed instance : WS2812_Interface/dff_8/i5
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" removed instance : WS2812_Interface/dff_8/i4
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" removed instance : WS2812_Interface/dff_8/i3
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" removed instance : WS2812_Interface/dff_8/i2
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" removed instance : WS2812_Interface/dff_8/i1
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_data_ctrl.v (36)" removed instance : data_ctrl/dff_5/i2
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_data_ctrl.v (36)" removed instance : data_ctrl/dff_5/i3
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_data_ctrl.v (36)" removed instance : data_ctrl/dff_5/i4
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_data_ctrl.v (36)" removed instance : data_ctrl/dff_5/i5
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_data_ctrl.v (36)" removed instance : data_ctrl/dff_5/i6
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_data_ctrl.v (36)" removed instance : data_ctrl/dff_5/i7
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_data_ctrl.v (36)" removed instance : data_ctrl/dff_5/i8
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_data_ctrl.v (36)" removed instance : data_ctrl/dff_5/i9
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i9
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_data_ctrl.v (36)" removed instance : data_ctrl/dff_5/i10
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i10
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_data_ctrl.v (36)" removed instance : data_ctrl/dff_5/i11
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i11
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_data_ctrl.v (36)" removed instance : data_ctrl/dff_5/i12
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_data_ctrl.v (36)" removed instance : data_ctrl/dff_5/i13
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_data_ctrl.v (36)" removed instance : data_ctrl/dff_5/i14
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i14
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_data_ctrl.v (36)" removed instance : data_ctrl/dff_5/i15
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i15
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_data_ctrl.v (36)" removed instance : data_ctrl/dff_5/i16
@ "/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v (47)" representative instance : WS2812_Interface/dff_7/i16
FF Output: w_rgb_data_out[0](=0)
FF Output: w_rgb_data_out[1](=0)
FF Output: w_rgb_data_out[2](=0)
FF Output: w_rgb_data_out[3](=0)
FF Output: w_rgb_data_out[4](=0)
FF Output: w_rgb_data_out[5](=0)
FF Output: w_rgb_data_out[6](=0)
FF Output: w_rgb_data_out[7](=0)
FF Output: w_rgb_data_out[8](=0)
FF Output: w_rgb_data_out[9](=0)
FF Output: w_rgb_data_out[10](=0)
FF Output: w_rgb_data_out[11](=0)
FF Output: w_rgb_data_out[12](=0)
FF Output: w_rgb_data_out[13](=0)
FF Output: w_rgb_data_out[14](=0)
FF Output: w_rgb_data_out[15](=0)
FF Output: w_rgb_data_out[16](=0)
FF Output: w_rgb_data_out[17](=0)
FF Output: w_rgb_data_out[18](=0)
FF Output: w_rgb_data_out[19](=0)
FF Output: w_rgb_data_out[20](=0)
FF Output: w_rgb_data_out[21](=0)
FF Output: w_rgb_data_out[22](=0)
FF Output: w_rgb_data_out[23](=0)
FF Output: la0_probe26[0](=0)
FF Output: la0_probe26[1](=0)
FF Output: la0_probe26[2](=0)
FF Output: la0_probe26[3](=0)
FF Output: la0_probe26[4](=0)
FF Output: la0_probe26[5](=0)
FF Output: la0_probe26[6](=0)
FF Output: la0_probe26[7](=0)
FF Output: la0_probe26[8](=0)
FF Output: la0_probe26[9](=0)
FF Output: la0_probe26[10](=0)
FF Output: la0_probe26[11](=0)
FF Output: la0_probe26[12](=0)
FF Output: la0_probe26[13](=0)
FF Output: la0_probe26[14](=0)
FF Output: la0_probe26[15](=0)
FF Output: la0_probe26[16](=0)
FF Output: la0_probe26[17](=0)
FF Output: la0_probe26[18](=0)
FF Output: la0_probe26[19](=0)
FF Output: la0_probe26[20](=0)
FF Output: la0_probe26[21](=0)
FF Output: la0_probe26[22](=0)
FF Output: la0_probe26[23](=0)
FF instance: uartrx_data/r_Rx_Byte[0]~FF(unreachable)
FF instance: uartrx_data/r_Rx_Byte[1]~FF(unreachable)
FF instance: uartrx_data/r_Rx_Byte[2]~FF(unreachable)
FF instance: uartrx_data/r_Rx_Byte[3]~FF(unreachable)
FF instance: uartrx_data/r_Rx_Byte[4]~FF(unreachable)
FF instance: uartrx_data/r_Rx_Byte[5]~FF(unreachable)
FF instance: uartrx_data/r_Rx_Byte[6]~FF(unreachable)
FF instance: uartrx_data/r_Rx_Byte[7]~FF(unreachable)
FF instance: w_rgb_data[0]~FF(unreachable)
FF instance: w_address[0]~FF(unreachable)
FF instance: w_write_data~FF(unreachable)
FF instance: w_rgb_data[1]~FF(unreachable)
FF instance: w_rgb_data[2]~FF(unreachable)
FF instance: w_rgb_data[3]~FF(unreachable)
FF instance: w_rgb_data[4]~FF(unreachable)
FF instance: w_rgb_data[5]~FF(unreachable)
FF instance: w_rgb_data[6]~FF(unreachable)
FF instance: w_rgb_data[7]~FF(unreachable)
FF instance: w_rgb_data[8]~FF(unreachable)
FF instance: w_rgb_data[9]~FF(unreachable)
FF instance: w_rgb_data[10]~FF(unreachable)
FF instance: w_rgb_data[11]~FF(unreachable)
FF instance: w_rgb_data[12]~FF(unreachable)
FF instance: w_rgb_data[13]~FF(unreachable)
FF instance: w_rgb_data[14]~FF(unreachable)
FF instance: w_rgb_data[15]~FF(unreachable)
FF instance: w_rgb_data[16]~FF(unreachable)
FF instance: w_rgb_data[17]~FF(unreachable)
FF instance: w_rgb_data[18]~FF(unreachable)
FF instance: w_rgb_data[19]~FF(unreachable)
FF instance: w_rgb_data[20]~FF(unreachable)
FF instance: w_rgb_data[21]~FF(unreachable)
FF instance: w_rgb_data[22]~FF(unreachable)
FF instance: w_rgb_data[23]~FF(unreachable)
FF instance: w_address[1]~FF(unreachable)
FF instance: w_address[2]~FF(unreachable)
FF instance: w_address[3]~FF(unreachable)
FF instance: w_address[4]~FF(unreachable)
FF instance: w_address[5]~FF(unreachable)
FF instance: w_address[6]~FF(unreachable)
FF instance: w_address[7]~FF(unreachable)
FF instance: w_address[8]~FF(unreachable)
FF instance: w_address[9]~FF(unreachable)
FF instance: w_address[10]~FF(unreachable)
FF instance: w_address[11]~FF(unreachable)
FF instance: w_address[12]~FF(unreachable)
FF instance: w_address[13]~FF(unreachable)
FF instance: w_address[14]~FF(unreachable)
FF instance: w_address[15]~FF(unreachable)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        ADDs        LUTs      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----      ---- ---------
WS2812_TOP:WS2812_TOP                                            5253(0)      183(0)     5104(0)     70(0)      0(0)
 +uartrx_config:test_uart_rx                                      28(28)        0(0)      56(56)      0(0)      0(0)
 +uartrx_data:test_uart_rx                                        20(20)        0(0)      39(39)      0(0)      0(0)
 +ws_wr_fifo_config:phy_FIFO                                      104(0)       30(0)       48(0)      1(0)      0(0)
  +u_efx_fifo_top:efx_fifo_top_32d04aeed835495e81d0eaddcc...      104(4)       30(0)       48(0)      1(0)      0(0)
   +xefx_fifo_ram:efx_fifo_ram_32d04aeed835495e81d0eaddcc...        0(0)        0(0)        0(0)      1(1)      0(0)
   +xefx_fifo_ctl:efx_fifo_ctl_32d04aeed835495e81d0eaddcc...     100(60)      30(30)      48(12)      0(0)      0(0)
    +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_32d04aeed8...        0(0)        0(0)        9(9)      0(0)      0(0)
    +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_32d04aeed...      20(20)        0(0)        0(0)      0(0)      0(0)
    +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_32d04aeed8...        0(0)        0(0)        9(1)      0(0)      0(0)
     +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04a...        0(0)        0(0)        8(1)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04...        0(0)        0(0)        7(1)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d0...        0(0)        0(0)        6(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d...        0(0)        0(0)        5(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32...        0(0)        0(0)        4(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        3(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        2(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        1(1)      0(0)      0(0)
    +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_32d04aeed83...        0(0)        0(0)        9(9)      0(0)      0(0)
    +genblk7.wr2rd_addr_sync:efx_fifo_datasync_32d04aeed8...      20(20)        0(0)        0(0)      0(0)      0(0)
    +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_32d04aeed83...        0(0)        0(0)        9(1)      0(0)      0(0)
     +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04a...        0(0)        0(0)        8(1)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04...        0(0)        0(0)        7(1)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d0...        0(0)        0(0)        6(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d...        0(0)        0(0)        5(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32...        0(0)        0(0)        4(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        3(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        2(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        1(1)      0(0)      0(0)
 +ws_wr_fifo_data:phy_FIFO                                        104(0)       30(0)       48(0)      0(0)      0(0)
  +u_efx_fifo_top:efx_fifo_top_32d04aeed835495e81d0eaddcc...      104(4)       30(0)       48(0)      0(0)      0(0)
   +xefx_fifo_ctl:efx_fifo_ctl_32d04aeed835495e81d0eaddcc...     100(60)      30(30)      48(12)      0(0)      0(0)
    +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_32d04aeed8...        0(0)        0(0)        9(9)      0(0)      0(0)
    +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_32d04aeed...      20(20)        0(0)        0(0)      0(0)      0(0)
    +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_32d04aeed8...        0(0)        0(0)        9(1)      0(0)      0(0)
     +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04a...        0(0)        0(0)        8(1)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04...        0(0)        0(0)        7(1)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d0...        0(0)        0(0)        6(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d...        0(0)        0(0)        5(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32...        0(0)        0(0)        4(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        3(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        2(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        1(1)      0(0)      0(0)
    +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_32d04aeed83...        0(0)        0(0)        9(9)      0(0)      0(0)
    +genblk7.wr2rd_addr_sync:efx_fifo_datasync_32d04aeed8...      20(20)        0(0)        0(0)      0(0)      0(0)
    +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_32d04aeed83...        0(0)        0(0)        9(1)      0(0)      0(0)
     +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04a...        0(0)        0(0)        8(1)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04...        0(0)        0(0)        7(1)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d0...        0(0)        0(0)        6(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d...        0(0)        0(0)        5(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32...        0(0)        0(0)        4(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        3(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        2(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        1(1)      0(0)      0(0)
 +ws_bram:bram                                                      3(3)        0(0)        2(2)      0(0)      0(0)
 +wsctrl:WS2812_config_ctrl                                       87(87)        0(0)    151(151)      0(0)      0(0)
 +data_ctrl:ws2812_data_ctrl                                        7(7)        0(0)      10(10)      0(0)      0(0)
 +WS2812_Interface:WS2812_Interface                             128(128)      35(35)    288(288)      0(0)      0(0)
 +edb_top_inst:edb_top                                        4772(4772)      88(88)  4462(4462)    69(69)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

          Clock     Flip-Flops   Memory Ports    Multipliers
          -----     ----------   ------------    -----------
            clk           3125            140              0
 jtag_inst1_TCK           2128              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### Memory Mapping Report (begin) ### ### ###

### ### Memory Mapping Report (end) ### ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T120F324
project : WS2812_TOP
root : WS2812_TOP
I,include : ip/phy_FIFO
I,include : /home/efx/hdd/efinity_company_projects/c4ff9f63ee
output-dir : outflow
work-dir : /home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg
write-efx-verilog : /home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/WS2812_Custom.dbg.map.v
binary-db : /home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/WS2812_Custom.dbg.vdb
insert-ios : 0
max-carry-cascade : 640
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=verilog_2k,vhdl_mode=vhdl_2008

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	13
OUTPUT PORTS    : 	3

EFX_ADD         : 	183
EFX_LUT4        : 	5104
   1-2  Inputs  : 	2074
   3    Inputs  : 	676
   4    Inputs  : 	2354
EFX_FF          : 	5253
EFX_RAM_5K      : 	70
EFX_GBUFCE      : 	2
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 41s
Elapsed synthesis time : 41s
