#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct 27 17:50:14 2019
# Process ID: 29472
# Current directory: C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog
# Command line: vivado.exe -notrace -mode batch -source run_vivado.tcl
# Log file: C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/vivado.log
# Journal file: C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog\vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog'
[Sun Oct 27 17:50:20 2019] Launched synth_1...
Run output will be captured here: C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/project.runs/synth_1/runme.log
[Sun Oct 27 17:50:20 2019] Waiting for synth_1 to finish...

*** Running vivado
    with args -log mlp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mlp.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mlp.tcl -notrace
Command: synth_design -top mlp -part xc7k325tffg676-2 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 422.840 ; gain = 109.770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mlp' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp.v:12]
INFO: [Synth 8-6157] synthesizing module 'mlp_bias_added_0_V' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_bias_added_0_V.v:11]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 51 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_bias_added_0_V_memcore' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_bias_added_0_V_memcore.v:58]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 51 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_bias_added_0_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_bias_added_0_V_memcore.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 51 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_bias_added_0_V_memcore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'mlp_bias_added_0_V_memcore_ram' (1#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_bias_added_0_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mlp_bias_added_0_V_memcore' (2#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_bias_added_0_V_memcore.v:58]
INFO: [Synth 8-6155] done synthesizing module 'mlp_bias_added_0_V' (3#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_bias_added_0_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'mlp_bias_added_7_V' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_bias_added_7_V.v:11]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 44 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_bias_added_7_V_memcore' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_bias_added_7_V_memcore.v:58]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 44 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_bias_added_7_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_bias_added_7_V_memcore.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 44 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_bias_added_7_V_memcore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'mlp_bias_added_7_V_memcore_ram' (4#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_bias_added_7_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mlp_bias_added_7_V_memcore' (5#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_bias_added_7_V_memcore.v:58]
INFO: [Synth 8-6155] done synthesizing module 'mlp_bias_added_7_V' (6#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_bias_added_7_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'mlp_L1_no_activ_V' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L1_no_activ_V.v:11]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_L1_no_activ_V_memcore' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L1_no_activ_V_memcore.v:66]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_L1_no_activ_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L1_no_activ_V_memcore.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 50 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L1_no_activ_V_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L1_no_activ_V_memcore_ram' (7#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L1_no_activ_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L1_no_activ_V_memcore' (8#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L1_no_activ_V_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L1_no_activ_V' (9#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L1_no_activ_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'mlp_L2_bias_added_V' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L2_bias_added_V.v:11]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_L2_bias_added_V_memcore' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L2_bias_added_V_memcore.v:58]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_L2_bias_added_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L2_bias_added_V_memcore.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 26 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L2_bias_added_V_memcore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L2_bias_added_V_memcore_ram' (10#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L2_bias_added_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L2_bias_added_V_memcore' (11#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L2_bias_added_V_memcore.v:58]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L2_bias_added_V' (12#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L2_bias_added_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'mlp_L2_out_V' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L2_out_V.v:11]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_L2_out_V_memcore' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L2_out_V_memcore.v:66]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_L2_out_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L2_out_V_memcore.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L2_out_V_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L2_out_V_memcore_ram' (13#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L2_out_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L2_out_V_memcore' (14#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L2_out_V_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L2_out_V' (15#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L2_out_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'add_bias_pre_L1' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/add_bias_pre_L1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/add_bias_pre_L1.v:175]
INFO: [Synth 8-6157] synthesizing module 'mlp_mux_832_18_2_1' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mux_832_18_2_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sel16_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mux_832_18_2_1.v:166]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mux_832_18_2_1' (16#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mux_832_18_2_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'mlp_urem_9ns_7ns_bkb' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_urem_9ns_7ns_bkb.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_urem_9ns_7ns_bkb_div' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_urem_9ns_7ns_bkb.v:70]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_urem_9ns_7ns_bkb_div_u' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_urem_9ns_7ns_bkb.v:10]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
	Parameter cal_WIDTH bound to: 9 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_urem_9ns_7ns_bkb.v:54]
INFO: [Synth 8-6155] done synthesizing module 'mlp_urem_9ns_7ns_bkb_div_u' (17#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_urem_9ns_7ns_bkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mlp_urem_9ns_7ns_bkb_div' (18#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_urem_9ns_7ns_bkb.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mlp_urem_9ns_7ns_bkb' (19#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_urem_9ns_7ns_bkb.v:131]
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_mul_9ns_1cud' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_9ns_1cud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_mul_9ns_1cud_DSP48_0' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_9ns_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_mul_9ns_1cud_DSP48_0' (20#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_9ns_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_mul_9ns_1cud' (21#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_9ns_1cud.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/add_bias_pre_L1.v:966]
INFO: [Synth 8-6155] done synthesizing module 'add_bias_pre_L1' (22#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/add_bias_pre_L1.v:10]
INFO: [Synth 8-6157] synthesizing module 'mvprod_layer_1' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mvprod_layer_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 52'b0000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 52'b0000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 52'b0000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 52'b0000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 52'b0000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 52'b0000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 52'b0000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 52'b0000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 52'b0000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 52'b0000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 52'b0000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 52'b0000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 52'b0000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 52'b0000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 52'b0000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 52'b0000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 52'b0000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 52'b0000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 52'b0000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 52'b0000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 52'b0000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 52'b0000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 52'b0000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 52'b0000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 52'b0000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 52'b0000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 52'b0000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 52'b0000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 52'b0000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 52'b0000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 52'b0000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 52'b0000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 52'b0000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage32 bound to: 52'b0000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage33 bound to: 52'b0000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage34 bound to: 52'b0000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage35 bound to: 52'b0000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage36 bound to: 52'b0000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage37 bound to: 52'b0000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage38 bound to: 52'b0000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage39 bound to: 52'b0000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage40 bound to: 52'b0000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage41 bound to: 52'b0000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage42 bound to: 52'b0000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage43 bound to: 52'b0000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage44 bound to: 52'b0000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage45 bound to: 52'b0000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage46 bound to: 52'b0000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage47 bound to: 52'b0001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage48 bound to: 52'b0010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage49 bound to: 52'b0100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage50 bound to: 52'b1000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mvprod_layer_1.v:352]
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_18s_18s_3dEe' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_18s_18s_3dEe_MulnS_0' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_18s_18s_3dEe_MulnS_0' (23#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_18s_18s_3dEe' (24#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:29]
INFO: [Synth 8-6155] done synthesizing module 'mvprod_layer_1' (25#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mvprod_layer_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_activation_L_1' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/sigmoid_activation_L_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/sigmoid_activation_L_1.v:62]
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_mul_18s_1eOg' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_mul_18s_1eOg_DSP48_1' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_mul_18s_1eOg_DSP48_1' (26#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_mul_18s_1eOg' (27#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/sigmoid_activation_L_1.v:334]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/sigmoid_activation_L_1.v:338]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_activation_L_1' (28#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/sigmoid_activation_L_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'add_bias_pre_L2' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/add_bias_pre_L2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/add_bias_pre_L2.v:56]
INFO: [Synth 8-6155] done synthesizing module 'add_bias_pre_L2' (29#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/add_bias_pre_L2.v:10]
INFO: [Synth 8-6157] synthesizing module 'mvprod_layer_2' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mvprod_layer_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mvprod_layer_2.v:103]
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_18s_18s_3fYi' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_18s_18s_3fYi.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_18s_18s_3fYi_MulnS_1' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_18s_18s_3fYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_18s_18s_3fYi_MulnS_1' (30#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_18s_18s_3fYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_18s_18s_3fYi' (31#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_18s_18s_3fYi.v:29]
INFO: [Synth 8-6155] done synthesizing module 'mvprod_layer_2' (32#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mvprod_layer_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_activation_L' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/sigmoid_activation_L.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/sigmoid_activation_L.v:62]
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_mul_18s_1g8j' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1g8j.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_mul_18s_1g8j_DSP48_2' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1g8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_mul_18s_1g8j_DSP48_2' (33#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1g8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_mul_18s_1g8j' (34#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1g8j.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/sigmoid_activation_L.v:336]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/sigmoid_activation_L.v:340]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_activation_L' (35#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/sigmoid_activation_L.v:10]
INFO: [Synth 8-6157] synthesizing module 'classify' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/classify.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/classify.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/classify.v:207]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/classify.v:209]
INFO: [Synth 8-6155] done synthesizing module 'classify' (36#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/classify.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_arrayctor_loop' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/Block_arrayctor_loop.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/Block_arrayctor_loop.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Block_arrayctor_loop' (37#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/Block_arrayctor_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'p_src_mlp_cpp_lin' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/p_src_mlp_cpp_lin.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/p_src_mlp_cpp_lin.v:40]
INFO: [Synth 8-6155] done synthesizing module 'p_src_mlp_cpp_lin' (38#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/p_src_mlp_cpp_lin.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (39#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (40#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/fifo_w32_d2_A.v:45]
WARNING: [Synth 8-6014] Unused sequential element add_bias_pre_L1_U0_ap_ready_count_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp.v:1585]
WARNING: [Synth 8-6014] Unused sequential element mvprod_layer_1_U0_ap_ready_count_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp.v:1593]
WARNING: [Synth 8-6014] Unused sequential element mvprod_layer_2_U0_ap_ready_count_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp.v:1601]
INFO: [Synth 8-6155] done synthesizing module 'mlp' (41#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp.v:12]
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[17] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[16] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[15] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[14] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[13] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[12] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[11] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[10] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[9] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[8] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_we0 driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[17] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[16] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[15] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[14] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[13] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[12] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[11] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[10] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[9] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[8] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[7] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[6] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[5] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[4] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[3] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[2] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[1] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[0] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_we1 driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[17] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[16] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[15] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[14] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[13] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[12] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[11] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[10] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[9] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[8] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_we0 driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[17] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[16] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[15] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[14] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[13] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[12] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[11] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[10] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[9] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[8] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[7] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[6] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[5] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[4] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[3] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[2] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[1] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[0] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_we1 driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[17] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[16] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[15] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[14] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[13] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[12] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[11] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[10] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[9] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[8] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_we0 driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d1[17] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d1[16] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d1[15] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d1[14] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d1[13] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design mlp_mul_mul_18s_1g8j_DSP48_2 has unconnected port rst
WARNING: [Synth 8-3331] design mlp_mul_18s_18s_3fYi has unconnected port reset
WARNING: [Synth 8-3331] design mlp_mul_mul_18s_1eOg_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design mlp_mul_18s_18s_3dEe has unconnected port reset
WARNING: [Synth 8-3331] design mlp_mul_mul_9ns_1cud_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design mlp_urem_9ns_7ns_bkb_div_u has unconnected port reset
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[31]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[30]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[29]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[28]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[27]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[26]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[25]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[24]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[23]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[22]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[21]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[20]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[19]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[18]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[17]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[16]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[15]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[14]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[13]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[12]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[11]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[10]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[9]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[8]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[7]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[6]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[5]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[4]
WARNING: [Synth 8-3331] design mlp_mux_832_18_2_1 has unconnected port din8[3]
WARNING: [Synth 8-3331] design mlp_L2_out_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design mlp_L2_bias_added_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design mlp_L1_no_activ_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design mlp_bias_added_7_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design mlp_bias_added_0_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design mlp has unconnected port input_0_V_q1[17]
WARNING: [Synth 8-3331] design mlp has unconnected port input_0_V_q1[16]
WARNING: [Synth 8-3331] design mlp has unconnected port input_0_V_q1[15]
WARNING: [Synth 8-3331] design mlp has unconnected port input_0_V_q1[14]
WARNING: [Synth 8-3331] design mlp has unconnected port input_0_V_q1[13]
WARNING: [Synth 8-3331] design mlp has unconnected port input_0_V_q1[12]
WARNING: [Synth 8-3331] design mlp has unconnected port input_0_V_q1[11]
WARNING: [Synth 8-3331] design mlp has unconnected port input_0_V_q1[10]
WARNING: [Synth 8-3331] design mlp has unconnected port input_0_V_q1[9]
WARNING: [Synth 8-3331] design mlp has unconnected port input_0_V_q1[8]
WARNING: [Synth 8-3331] design mlp has unconnected port input_0_V_q1[7]
WARNING: [Synth 8-3331] design mlp has unconnected port input_0_V_q1[6]
WARNING: [Synth 8-3331] design mlp has unconnected port input_0_V_q1[5]
WARNING: [Synth 8-3331] design mlp has unconnected port input_0_V_q1[4]
WARNING: [Synth 8-3331] design mlp has unconnected port input_0_V_q1[3]
WARNING: [Synth 8-3331] design mlp has unconnected port input_0_V_q1[2]
WARNING: [Synth 8-3331] design mlp has unconnected port input_0_V_q1[1]
WARNING: [Synth 8-3331] design mlp has unconnected port input_0_V_q1[0]
WARNING: [Synth 8-3331] design mlp has unconnected port input_1_V_q1[17]
WARNING: [Synth 8-3331] design mlp has unconnected port input_1_V_q1[16]
WARNING: [Synth 8-3331] design mlp has unconnected port input_1_V_q1[15]
WARNING: [Synth 8-3331] design mlp has unconnected port input_1_V_q1[14]
WARNING: [Synth 8-3331] design mlp has unconnected port input_1_V_q1[13]
WARNING: [Synth 8-3331] design mlp has unconnected port input_1_V_q1[12]
WARNING: [Synth 8-3331] design mlp has unconnected port input_1_V_q1[11]
WARNING: [Synth 8-3331] design mlp has unconnected port input_1_V_q1[10]
WARNING: [Synth 8-3331] design mlp has unconnected port input_1_V_q1[9]
WARNING: [Synth 8-3331] design mlp has unconnected port input_1_V_q1[8]
WARNING: [Synth 8-3331] design mlp has unconnected port input_1_V_q1[7]
WARNING: [Synth 8-3331] design mlp has unconnected port input_1_V_q1[6]
WARNING: [Synth 8-3331] design mlp has unconnected port input_1_V_q1[5]
WARNING: [Synth 8-3331] design mlp has unconnected port input_1_V_q1[4]
WARNING: [Synth 8-3331] design mlp has unconnected port input_1_V_q1[3]
WARNING: [Synth 8-3331] design mlp has unconnected port input_1_V_q1[2]
WARNING: [Synth 8-3331] design mlp has unconnected port input_1_V_q1[1]
WARNING: [Synth 8-3331] design mlp has unconnected port input_1_V_q1[0]
WARNING: [Synth 8-3331] design mlp has unconnected port input_2_V_q1[17]
WARNING: [Synth 8-3331] design mlp has unconnected port input_2_V_q1[16]
WARNING: [Synth 8-3331] design mlp has unconnected port input_2_V_q1[15]
WARNING: [Synth 8-3331] design mlp has unconnected port input_2_V_q1[14]
WARNING: [Synth 8-3331] design mlp has unconnected port input_2_V_q1[13]
WARNING: [Synth 8-3331] design mlp has unconnected port input_2_V_q1[12]
WARNING: [Synth 8-3331] design mlp has unconnected port input_2_V_q1[11]
WARNING: [Synth 8-3331] design mlp has unconnected port input_2_V_q1[10]
WARNING: [Synth 8-3331] design mlp has unconnected port input_2_V_q1[9]
WARNING: [Synth 8-3331] design mlp has unconnected port input_2_V_q1[8]
WARNING: [Synth 8-3331] design mlp has unconnected port input_2_V_q1[7]
WARNING: [Synth 8-3331] design mlp has unconnected port input_2_V_q1[6]
WARNING: [Synth 8-3331] design mlp has unconnected port input_2_V_q1[5]
WARNING: [Synth 8-3331] design mlp has unconnected port input_2_V_q1[4]
WARNING: [Synth 8-3331] design mlp has unconnected port input_2_V_q1[3]
WARNING: [Synth 8-3331] design mlp has unconnected port input_2_V_q1[2]
WARNING: [Synth 8-3331] design mlp has unconnected port input_2_V_q1[1]
WARNING: [Synth 8-3331] design mlp has unconnected port input_2_V_q1[0]
WARNING: [Synth 8-3331] design mlp has unconnected port input_3_V_q1[17]
WARNING: [Synth 8-3331] design mlp has unconnected port input_3_V_q1[16]
WARNING: [Synth 8-3331] design mlp has unconnected port input_3_V_q1[15]
WARNING: [Synth 8-3331] design mlp has unconnected port input_3_V_q1[14]
WARNING: [Synth 8-3331] design mlp has unconnected port input_3_V_q1[13]
WARNING: [Synth 8-3331] design mlp has unconnected port input_3_V_q1[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 569.316 ; gain = 256.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 569.316 ; gain = 256.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 569.316 ; gain = 256.246
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp.xdc]
Finished Parsing XDC File [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.877 . Memory (MB): peak = 1052.852 ; gain = 17.090
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1052.852 ; gain = 739.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1052.852 ; gain = 739.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1052.852 ; gain = 739.781
---------------------------------------------------------------------------------
WARNING: [Synth 8-5557] Skipped directive 'ram_style', Block implementation is mandatory for this RAM (ram_reg)
WARNING: [Synth 8-5557] Skipped directive 'ram_style', Block implementation is mandatory for this RAM (ram_reg)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_urem_9ns_7ns_bkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_urem_9ns_7ns_bkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_urem_9ns_7ns_bkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_urem_9ns_7ns_bkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_urem_9ns_7ns_bkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_urem_9ns_7ns_bkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_urem_9ns_7ns_bkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_urem_9ns_7ns_bkb.v:53]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_9ns_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_9ns_1cud.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_399_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_16216_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_16216_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "input_0_V_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_0_V_address0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_103_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_70_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_fu_1818_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_fu_1818_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_V_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1g8j.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1g8j.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_fu_101_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_fu_75_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1052.852 ; gain = 739.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |mvprod_layer_1__GB0 |           1|     48498|
|2     |mvprod_layer_1__GB1 |           1|     42083|
|3     |mvprod_layer_1__GB2 |           1|     16578|
|4     |mvprod_layer_1__GB3 |           1|      9526|
|5     |mvprod_layer_1__GB4 |           1|      7464|
|6     |mvprod_layer_1__GB5 |           1|     16647|
|7     |mvprod_layer_1__GB6 |           1|     18353|
|8     |mvprod_layer_1__GB7 |           1|     10210|
|9     |mlp__GC0            |           1|     16845|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     38 Bit       Adders := 399   
	   2 Input     37 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 25    
	   3 Input     28 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 7     
	   2 Input     11 Bit       Adders := 92    
	   3 Input     10 Bit       Adders := 9     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 21    
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 15    
	   2 Input      1 Bit       Adders := 26    
+---XORs : 
	   2 Input      1 Bit         XORs := 26    
+---Registers : 
	               52 Bit    Registers := 1     
	               36 Bit    Registers := 786   
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               31 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 721   
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 94    
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 31    
	                7 Bit    Registers := 10    
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 124   
+---RAMs : 
	              900 Bit         RAMs := 2     
	              360 Bit         RAMs := 2     
+---Muxes : 
	  53 Input     52 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	  28 Input     27 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 109   
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 5     
	  10 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 43    
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 17    
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 170   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mlp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 26    
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mvprod_layer_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     38 Bit       Adders := 399   
	   2 Input     37 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 92    
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               52 Bit    Registers := 1     
	               36 Bit    Registers := 786   
	               18 Bit    Registers := 606   
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 94    
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	  53 Input     52 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 9     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module mlp_bias_added_0_V_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_bias_added_0_V_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_bias_added_0_V__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module mlp_bias_added_0_V_memcore_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_bias_added_0_V_memcore_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_bias_added_0_V__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module mlp_bias_added_0_V_memcore_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_bias_added_0_V_memcore_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_bias_added_0_V__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module mlp_bias_added_0_V_memcore_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_bias_added_0_V_memcore_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_bias_added_0_V__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module mlp_bias_added_0_V_memcore_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_bias_added_0_V_memcore_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_bias_added_0_V__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module mlp_bias_added_0_V_memcore_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_bias_added_0_V_memcore_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_bias_added_0_V__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module mlp_bias_added_0_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_bias_added_0_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_bias_added_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module mlp_bias_added_7_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_bias_added_7_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_bias_added_7_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module mlp_L1_no_activ_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              900 Bit         RAMs := 1     
Module mlp_L1_no_activ_V__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mlp_L1_no_activ_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              900 Bit         RAMs := 1     
Module mlp_L1_no_activ_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mlp_L2_bias_added_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_L2_bias_added_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_L2_bias_added_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module mlp_L2_out_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              360 Bit         RAMs := 1     
Module mlp_L2_out_V__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mlp_L2_out_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              360 Bit         RAMs := 1     
Module mlp_L2_out_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mlp_mux_832_18_2_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 7     
Module mlp_urem_9ns_7ns_bkb_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 9     
+---Registers : 
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
Module mlp_urem_9ns_7ns_bkb_div 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                7 Bit    Registers := 1     
Module mlp_mul_mul_9ns_1cud_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module add_bias_pre_L1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 8     
	                9 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mlp_mul_mul_18s_1eOg_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sigmoid_activation_L_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 3     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module add_bias_pre_L2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mvprod_layer_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 25    
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 21    
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               18 Bit    Registers := 53    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 23    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  28 Input     27 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module mlp_mul_mul_18s_1g8j_DSP48_2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sigmoid_activation_L 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 3     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module classify 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Block_arrayctor_loop 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module p_src_mlp_cpp_lin 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_w32_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg.
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_9ns_1cud_U3/mlp_mul_mul_9ns_1cud_DSP48_0_U/a_reg_reg[8:0]' into 'mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/dividend0_reg[8:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_9ns_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[8].dividend_tmp_reg[9] was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_urem_9ns_7ns_bkb.v:53]
WARNING: [Synth 8-6014] Unused sequential element mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/quot_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_urem_9ns_7ns_bkb.v:121]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_9ns_1cud_U3/mlp_mul_mul_9ns_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_9ns_1cud.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/remd_reg' and it is trimmed from '9' to '6' bits. [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_urem_9ns_7ns_bkb.v:122]
WARNING: [Synth 8-3936] Found unconnected internal register 'mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[8].remd_tmp_reg[9]' and it is trimmed from '9' to '6' bits. [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_urem_9ns_7ns_bkb.v:53]
INFO: [Synth 8-5546] ROM "tmp_fu_399_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_9ns_1cud_U3/mlp_mul_mul_9ns_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_9ns_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_9ns_1cud_U3/mlp_mul_mul_9ns_1cud_DSP48_0_U/b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_9ns_1cud.v:20]
DSP Report: Generating DSP mul_reg_629_reg, operation Mode is: ((A:0x283)'*B'')'.
DSP Report: register i_reg_500_reg is absorbed into DSP mul_reg_629_reg.
DSP Report: register mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/dividend0_reg is absorbed into DSP mul_reg_629_reg.
DSP Report: register mlp_mul_mul_9ns_1cud_U3/mlp_mul_mul_9ns_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP mul_reg_629_reg.
DSP Report: register mul_reg_629_reg is absorbed into DSP mul_reg_629_reg.
DSP Report: register mlp_mul_mul_9ns_1cud_U3/mlp_mul_mul_9ns_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP mul_reg_629_reg.
DSP Report: operator mlp_mul_mul_9ns_1cud_U3/mlp_mul_mul_9ns_1cud_DSP48_0_U/p_reg0 is absorbed into DSP mul_reg_629_reg.
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1eOg_U49/mlp_mul_mul_18s_1eOg_DSP48_1_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1eOg_U49/mlp_mul_mul_18s_1eOg_DSP48_1_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1eOg_U49/mlp_mul_mul_18s_1eOg_DSP48_1_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1eOg_U49/mlp_mul_mul_18s_1eOg_DSP48_1_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1eOg_U49/mlp_mul_mul_18s_1eOg_DSP48_1_U/b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:19]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_1_reg_253_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/sigmoid_activation_L_1.v:161]
DSP Report: Generating DSP tmp_4_reg_274_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_Val2_1_reg_253_reg is absorbed into DSP tmp_4_reg_274_reg.
DSP Report: register mlp_mul_mul_18s_1eOg_U49/mlp_mul_mul_18s_1eOg_DSP48_1_U/b_reg_reg is absorbed into DSP tmp_4_reg_274_reg.
DSP Report: register p_Val2_1_reg_253_reg is absorbed into DSP tmp_4_reg_274_reg.
DSP Report: register mlp_mul_mul_18s_1eOg_U49/mlp_mul_mul_18s_1eOg_DSP48_1_U/b_reg_reg is absorbed into DSP tmp_4_reg_274_reg.
DSP Report: register tmp_4_reg_274_reg is absorbed into DSP tmp_4_reg_274_reg.
DSP Report: register mlp_mul_mul_18s_1eOg_U49/mlp_mul_mul_18s_1eOg_DSP48_1_U/p_reg_reg is absorbed into DSP tmp_4_reg_274_reg.
DSP Report: operator mlp_mul_mul_18s_1eOg_U49/mlp_mul_mul_18s_1eOg_DSP48_1_U/p_reg0 is absorbed into DSP tmp_4_reg_274_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3fYi_U55/mlp_mul_18s_18s_3fYi_MulnS_1_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3fYi_U55/mlp_mul_18s_18s_3fYi_MulnS_1_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3fYi_U55/mlp_mul_18s_18s_3fYi_MulnS_1_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3fYi_U55/mlp_mul_18s_18s_3fYi_MulnS_1_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3fYi_U55/mlp_mul_18s_18s_3fYi_MulnS_1_U/p_reg.
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1g8j_U60/mlp_mul_mul_18s_1g8j_DSP48_2_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1g8j_U60/mlp_mul_mul_18s_1g8j_DSP48_2_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1g8j.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1g8j_U60/mlp_mul_mul_18s_1g8j_DSP48_2_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1g8j.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1g8j_U60/mlp_mul_mul_18s_1g8j_DSP48_2_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1g8j.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1g8j_U60/mlp_mul_mul_18s_1g8j_DSP48_2_U/b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_mul_mul_18s_1g8j.v:19]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_2_reg_251_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/sigmoid_activation_L.v:161]
DSP Report: Generating DSP tmp_8_reg_272_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_Val2_2_reg_251_reg is absorbed into DSP tmp_8_reg_272_reg.
DSP Report: register mlp_mul_mul_18s_1g8j_U60/mlp_mul_mul_18s_1g8j_DSP48_2_U/b_reg_reg is absorbed into DSP tmp_8_reg_272_reg.
DSP Report: register p_Val2_2_reg_251_reg is absorbed into DSP tmp_8_reg_272_reg.
DSP Report: register mlp_mul_mul_18s_1g8j_U60/mlp_mul_mul_18s_1g8j_DSP48_2_U/b_reg_reg is absorbed into DSP tmp_8_reg_272_reg.
DSP Report: register tmp_8_reg_272_reg is absorbed into DSP tmp_8_reg_272_reg.
DSP Report: register mlp_mul_mul_18s_1g8j_U60/mlp_mul_mul_18s_1g8j_DSP48_2_U/p_reg_reg is absorbed into DSP tmp_8_reg_272_reg.
DSP Report: operator mlp_mul_mul_18s_1g8j_U60/mlp_mul_mul_18s_1g8j_DSP48_2_U/p_reg0 is absorbed into DSP tmp_8_reg_272_reg.
WARNING: [Synth 8-6014] Unused sequential element L1_no_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L1_no_activ_V_memcore.v:39]
WARNING: [Synth 8-6014] Unused sequential element L1_no_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L1_no_activ_V_memcore.v:39]
WARNING: [Synth 8-6014] Unused sequential element L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element L2_out_V_U/mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/q0_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L2_out_V_memcore.v:39]
WARNING: [Synth 8-6014] Unused sequential element L2_out_V_U/mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element L2_out_activ_V_U/mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/q0_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp_L2_out_V_memcore.v:39]
WARNING: [Synth 8-6014] Unused sequential element L2_out_activ_V_U/mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'sigmoid_activation_L_1_U0/p_Val2_s_reg_242_reg[17]' (FDE) to 'sigmoid_activation_L_1_U0/tmp_1_reg_248_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_activation_L_1_U0/p_Val2_9_reg_279_reg[0]' (FD) to 'sigmoid_activation_L_1_U0/p_Val2_9_reg_279_reg[3]'
INFO: [Synth 8-3886] merging instance 'sigmoid_activation_L_1_U0/p_Val2_9_reg_279_reg[1]' (FD) to 'sigmoid_activation_L_1_U0/p_Val2_9_reg_279_reg[3]'
INFO: [Synth 8-3886] merging instance 'sigmoid_activation_L_1_U0/p_Val2_9_reg_279_reg[2]' (FD) to 'sigmoid_activation_L_1_U0/p_Val2_9_reg_279_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_activation_L_1_U0/\p_Val2_9_reg_279_reg[3] )
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[0]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/divisor_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[1]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[2]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[3]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[4]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[6] )
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[0].divisor_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/divisor_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/divisor_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/divisor_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/divisor_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/divisor_tmp_reg[0][6]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[1].divisor_tmp_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[0].divisor_tmp_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[0].divisor_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[0].divisor_tmp_reg[1][3]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[0].divisor_tmp_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[0].divisor_tmp_reg[1][4]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[0].divisor_tmp_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[2].divisor_tmp_reg[3][0]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[2].divisor_tmp_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[1].divisor_tmp_reg[2][1]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[1].divisor_tmp_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[1].divisor_tmp_reg[2][2]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[1].divisor_tmp_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[1].divisor_tmp_reg[2][3]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[1].divisor_tmp_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[1].divisor_tmp_reg[2][4]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[1].divisor_tmp_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[3].divisor_tmp_reg[4][0]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[3].divisor_tmp_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[2].divisor_tmp_reg[3][1]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[2].divisor_tmp_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[2].divisor_tmp_reg[3][2]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[2].divisor_tmp_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[2].divisor_tmp_reg[3][3]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[2].divisor_tmp_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[2].divisor_tmp_reg[3][4]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[2].divisor_tmp_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[4].divisor_tmp_reg[5][0]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[4].divisor_tmp_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[3].divisor_tmp_reg[4][1]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[3].divisor_tmp_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[3].divisor_tmp_reg[4][2]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[3].divisor_tmp_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[3].divisor_tmp_reg[4][3]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[3].divisor_tmp_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[3].divisor_tmp_reg[4][4]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[3].divisor_tmp_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'sigmoid_activation_L_U0/p_Val2_s_reg_240_reg[17]' (FDE) to 'sigmoid_activation_L_U0/tmp_2_reg_246_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].divisor_tmp_reg[6][0]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].divisor_tmp_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[4].divisor_tmp_reg[5][1]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[4].divisor_tmp_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[4].divisor_tmp_reg[5][2]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[4].divisor_tmp_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[4].divisor_tmp_reg[5][3]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[4].divisor_tmp_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[4].divisor_tmp_reg[5][4]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[4].divisor_tmp_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'sigmoid_activation_L_U0/p_Val2_5_reg_277_reg[0]' (FD) to 'sigmoid_activation_L_U0/p_Val2_5_reg_277_reg[2]'
INFO: [Synth 8-3886] merging instance 'sigmoid_activation_L_U0/p_Val2_5_reg_277_reg[1]' (FD) to 'sigmoid_activation_L_U0/p_Val2_5_reg_277_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_activation_L_U0/\p_Val2_5_reg_277_reg[2] )
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].divisor_tmp_reg[7][0]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].divisor_tmp_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].divisor_tmp_reg[6][1]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].divisor_tmp_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].divisor_tmp_reg[6][2]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].divisor_tmp_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].divisor_tmp_reg[6][3]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].divisor_tmp_reg[6][6]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].divisor_tmp_reg[6][4]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].divisor_tmp_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/arrayNo1_reg_634_reg[4]' (FDE) to 'add_bias_pre_L1_U0/arrayNo1_reg_634_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/arrayNo1_reg_634_reg[5]' (FDE) to 'add_bias_pre_L1_U0/arrayNo1_reg_634_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/arrayNo1_reg_634_reg[6]' (FDE) to 'add_bias_pre_L1_U0/arrayNo1_reg_634_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/arrayNo1_reg_634_reg[7]' (FDE) to 'add_bias_pre_L1_U0/arrayNo1_reg_634_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[7].divisor_tmp_reg[8][0]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[7].divisor_tmp_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].divisor_tmp_reg[7][1]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].divisor_tmp_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].divisor_tmp_reg[7][2]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].divisor_tmp_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].divisor_tmp_reg[7][3]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].divisor_tmp_reg[7][6]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].divisor_tmp_reg[7][4]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].divisor_tmp_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/arrayNo1_reg_634_pp0_iter3_reg_reg[4]' (FDE) to 'add_bias_pre_L1_U0/arrayNo1_reg_634_pp0_iter3_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/arrayNo1_reg_634_pp0_iter3_reg_reg[5]' (FDE) to 'add_bias_pre_L1_U0/arrayNo1_reg_634_pp0_iter3_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/arrayNo1_reg_634_pp0_iter3_reg_reg[6]' (FDE) to 'add_bias_pre_L1_U0/arrayNo1_reg_634_pp0_iter3_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/arrayNo1_reg_634_pp0_iter3_reg_reg[7]' (FDE) to 'add_bias_pre_L1_U0/arrayNo1_reg_634_pp0_iter3_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[7].divisor_tmp_reg[8][1]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[7].divisor_tmp_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[7].divisor_tmp_reg[8][2]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[7].divisor_tmp_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[7].divisor_tmp_reg[8][3]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[7].divisor_tmp_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[7].divisor_tmp_reg[8][4]' (FDE) to 'add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[7].divisor_tmp_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[4]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[5]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[5]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[6]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[6]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[7]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[7]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[8]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[8]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[9]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[9]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[10]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[10]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[11]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[11]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[12]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[12]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[13]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[13]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[14]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[14]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[15]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[15]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[16]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[16]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[17]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[17]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[18]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[18]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[19]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[19]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[20]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[20]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[21]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[21]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[22]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[22]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[23]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[23]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[24]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[24]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[25]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[25]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[26]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[26]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[27]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[27]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[28]'
INFO: [Synth 8-3886] merging instance 'classify_U0/result_write_assign_reg_52_reg[28]' (FDRE) to 'classify_U0/result_write_assign_reg_52_reg[29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (classify_U0/\result_write_assign_reg_52_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mvprod_layer_2_U0/\phi_mul_cast2_reg_2388_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_arrayctor_loop_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_src_mlp_cpp_lin_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_src_mlp_cpp_lin_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (digit_U/\U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (digit_U/\U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[1].remd_tmp_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (digit_load_loc_chann_U/\U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[2].remd_tmp_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (digit_load_loc_chann_U/\U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[3].remd_tmp_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[4].remd_tmp_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].remd_tmp_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].remd_tmp_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_bias_pre_L1_U0/\mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].remd_tmp_reg[7][7] )
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/remd_tmp_reg[0][7]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[4].dividend_tmp_reg[5][1]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[4].dividend_tmp_reg[5][0]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].dividend_tmp_reg[6][2]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].dividend_tmp_reg[6][1]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].dividend_tmp_reg[6][0]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].dividend_tmp_reg[7][6]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].dividend_tmp_reg[7][5]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].dividend_tmp_reg[7][4]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].dividend_tmp_reg[7][3]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].dividend_tmp_reg[7][2]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].dividend_tmp_reg[7][1]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].dividend_tmp_reg[7][0]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[7].dividend_tmp_reg[8][7]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[7].dividend_tmp_reg[8][6]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[7].dividend_tmp_reg[8][5]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[7].dividend_tmp_reg[8][4]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[7].dividend_tmp_reg[8][3]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[7].dividend_tmp_reg[8][2]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[7].dividend_tmp_reg[8][1]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[7].dividend_tmp_reg[8][0]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (next_mul_reg_557_reg[2]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (next_mul_reg_557_reg[1]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (next_mul_reg_557_reg[0]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (phi_mul_reg_361_reg[2]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (phi_mul_reg_361_reg[1]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (phi_mul_reg_361_reg[0]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/divisor0_reg[5]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].remd_tmp_reg[7][7]) is unused and will be removed from module add_bias_pre_L1.
WARNING: [Synth 8-3332] Sequential element (reg_799_reg[15]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (reg_799_reg[14]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (reg_799_reg[13]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (reg_799_reg[12]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (reg_799_reg[11]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (reg_799_reg[10]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (reg_799_reg[9]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (reg_799_reg[8]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (reg_799_reg[7]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (reg_799_reg[6]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (reg_799_reg[5]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (reg_799_reg[4]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (reg_799_reg[3]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (reg_799_reg[2]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (reg_799_reg[1]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (reg_799_reg[0]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (result_write_assign_reg_52_reg[31]) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[31]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[30]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[29]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[28]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[27]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[26]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[25]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[24]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[23]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[22]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[21]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[20]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[19]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[18]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[17]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[16]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[15]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[14]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[13]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[12]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[11]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[10]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[9]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[8]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[7]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[6]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[5]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[4]) is unused and will be removed from module Block_arrayctor_loop.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[31]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[30]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[29]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[28]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[27]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[26]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[25]) is unused and will be removed from module p_src_mlp_cpp_lin.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:30 . Memory (MB): peak = 1052.852 ; gain = 739.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------+---------------------------------------------------------------------------------------+----------------+----------------------+--------------------------------+
|Module Name       | RTL Object                                                                            | Inference      | Size (Depth x Width) | Primitives                     | 
+------------------+---------------------------------------------------------------------------------------+----------------+----------------------+--------------------------------+
|bias_added_0_V_U  | gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_0_V_U  | gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_1_V_U  | gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_1_V_U  | gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_2_V_U  | gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_2_V_U  | gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_3_V_U  | gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_3_V_U  | gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_4_V_U  | gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_4_V_U  | gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_5_V_U  | gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_5_V_U  | gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_6_V_U  | gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_6_V_U  | gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_7_V_U  | gen_buffer[1].mlp_bias_added_7_V_memcore_U/mlp_bias_added_7_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 18  RAM32X1D x 18   | 
|bias_added_7_V_U  | gen_buffer[0].mlp_bias_added_7_V_memcore_U/mlp_bias_added_7_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 18  RAM32X1D x 18   | 
|mlp__GC0          | L1_no_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM64M x 6                     | 
|mlp__GC0          | L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg      | User Attribute | 64 x 18              | RAM64M x 6                     | 
|L2_bias_added_V_U | gen_buffer[1].mlp_L2_bias_added_V_memcore_U/mlp_L2_bias_added_V_memcore_ram_U/ram_reg | User Attribute | 32 x 18              | RAM16X1D x 36                  | 
|L2_bias_added_V_U | gen_buffer[0].mlp_L2_bias_added_V_memcore_U/mlp_L2_bias_added_V_memcore_ram_U/ram_reg | User Attribute | 32 x 18              | RAM16X1D x 36                  | 
|mlp__GC0          | L2_out_V_U/mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/ram_reg                  | User Attribute | 32 x 18              | RAM32M x 3                     | 
|mlp__GC0          | L2_out_activ_V_U/mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/ram_reg            | User Attribute | 32 x 18              | RAM32M x 3                     | 
+------------------+---------------------------------------------------------------------------------------+----------------+----------------------+--------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mlp_mul_18s_18s_3dEe_MulnS_0 | (A*B)'            | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3dEe_MulnS_0 | (A*B)'            | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3dEe_MulnS_0 | (A*B)'            | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3dEe_MulnS_0 | (A*B)'            | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3dEe_MulnS_0 | (A*B)'            | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3dEe_MulnS_0 | (A*B)'            | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3dEe_MulnS_0 | (A*B)'            | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3dEe_MulnS_0 | (A*B)'            | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|add_bias_pre_L1              | ((A:0x283)'*B'')' | 9      | 11     | -      | -      | 20     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'        | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mlp_mul_18s_18s_3fYi_MulnS_1 | (A*B)'            | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sigmoid_activation_L         | (A''*B'')'        | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |mvprod_layer_1__GB0 |           1|     18758|
|2     |mvprod_layer_1__GB1 |           1|     14996|
|3     |mvprod_layer_1__GB2 |           1|      6089|
|4     |mvprod_layer_1__GB3 |           1|      3499|
|5     |mvprod_layer_1__GB4 |           1|      2746|
|6     |mvprod_layer_1__GB5 |           1|      5337|
|7     |mvprod_layer_1__GB6 |           1|      6247|
|8     |mvprod_layer_1__GB7 |           1|      3639|
|9     |mlp__GC0            |           1|     17148|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:48 . Memory (MB): peak = 1052.852 ; gain = 739.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-2711.0/oG. 103.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:42 ; elapsed = 00:05:17 . Memory (MB): peak = 1387.742 ; gain = 1074.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------------+---------------------------------------------------------------------------------------+----------------+----------------------+--------------------------------+
|Module Name       | RTL Object                                                                            | Inference      | Size (Depth x Width) | Primitives                     | 
+------------------+---------------------------------------------------------------------------------------+----------------+----------------------+--------------------------------+
|bias_added_1_V_U  | gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_1_V_U  | gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|L2_bias_added_V_U | gen_buffer[1].mlp_L2_bias_added_V_memcore_U/mlp_L2_bias_added_V_memcore_ram_U/ram_reg | User Attribute | 32 x 18              | RAM16X1D x 36                  | 
|L2_bias_added_V_U | gen_buffer[0].mlp_L2_bias_added_V_memcore_U/mlp_L2_bias_added_V_memcore_ram_U/ram_reg | User Attribute | 32 x 18              | RAM16X1D x 36                  | 
|bias_added_2_V_U  | gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_2_V_U  | gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_3_V_U  | gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_3_V_U  | gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_5_V_U  | gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_5_V_U  | gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_7_V_U  | gen_buffer[1].mlp_bias_added_7_V_memcore_U/mlp_bias_added_7_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 18  RAM32X1D x 18   | 
|bias_added_7_V_U  | gen_buffer[0].mlp_bias_added_7_V_memcore_U/mlp_bias_added_7_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 18  RAM32X1D x 18   | 
|bias_added_4_V_U  | gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_4_V_U  | gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_6_V_U  | gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_6_V_U  | gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_0_V_U  | gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|bias_added_0_V_U  | gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM16X1D x 36  RAM32X1D x 18   | 
|mlp__GC0          | L1_no_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg   | User Attribute | 64 x 18              | RAM64M x 6                     | 
|mlp__GC0          | L2_out_V_U/mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/ram_reg                  | User Attribute | 32 x 18              | RAM32M x 3                     | 
|mlp__GC0          | L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg      | User Attribute | 64 x 18              | RAM64M x 6                     | 
|mlp__GC0          | L2_out_activ_V_U/mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/ram_reg            | User Attribute | 32 x 18              | RAM32M x 3                     | 
+------------------+---------------------------------------------------------------------------------------+----------------+----------------------+--------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |mvprod_layer_1__GB2 |           1|      6089|
|2     |mvprod_layer_1__GB3 |           1|      3499|
|3     |mvprod_layer_1__GB4 |           1|      2746|
|4     |mlp_GT1             |           1|        18|
|5     |mlp_GT2             |           1|        18|
|6     |mlp_GT1__3          |           1|       828|
|7     |mlp_GT2__1          |           1|        18|
|8     |mlp_GT2__2          |           1|     10942|
|9     |mlp_GT0             |           1|     48758|
|10    |mlp_GT1__6          |           1|      3202|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:07 ; elapsed = 00:05:56 . Memory (MB): peak = 1387.742 ; gain = 1074.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |mvprod_layer_1__GB2 |           1|      5945|
|2     |mvprod_layer_1__GB3 |           1|      3417|
|3     |mvprod_layer_1__GB4 |           1|      2680|
|4     |mlp_GT1             |           1|        18|
|5     |mlp_GT2             |           1|        18|
|6     |mlp_GT1__3          |           1|       804|
|7     |mlp_GT2__1          |           1|        18|
|8     |mlp_GT2__2          |           1|     10614|
|9     |mlp_GT0             |           1|     22540|
|10    |mlp_GT1__6          |           1|      3096|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter1_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[4] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[5] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[9] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[10] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[11] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[12] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[13] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[14] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[15] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[16] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[17] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[18] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[20] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[21] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[22] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[23] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[24] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[25] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[26] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[37] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[38] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[41] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[43] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[44] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[46] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance mvprod_layer_1_U0/ap_enable_reg_pp0_iter1_reg with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            mvprod_layer_1_U0/ap_enable_reg_pp0_iter1_reg_fret

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:21 ; elapsed = 00:06:10 . Memory (MB): peak = 1387.742 ; gain = 1074.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:24 ; elapsed = 00:06:13 . Memory (MB): peak = 1387.742 ; gain = 1074.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:28 ; elapsed = 00:06:18 . Memory (MB): peak = 1387.742 ; gain = 1074.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:29 ; elapsed = 00:06:18 . Memory (MB): peak = 1387.742 ; gain = 1074.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:30 ; elapsed = 00:06:19 . Memory (MB): peak = 1387.742 ; gain = 1074.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:30 ; elapsed = 00:06:20 . Memory (MB): peak = 1387.742 ; gain = 1074.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mlp         | mvprod_layer_1_U0/p_Val2_16_356_reg_25454_pp0_iter3_reg_reg[35]                                                                   | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_305_reg_25419_pp0_iter3_reg_reg[35]                                                                   | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[4].dividend_tmp_reg[5][8] | 7      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|mlp         | add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].dividend_tmp_reg[6][8] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mlp         | add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[6].dividend_tmp_reg[7][8] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mlp         | add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[7].dividend_tmp_reg[8][8] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mlp         | add_bias_pre_L1_U0/tmp_reg_553_pp0_iter6_reg_reg[0]                                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mlp         | add_bias_pre_L1_U0/do_init_reg_344_pp0_iter5_reg_reg[0]                                                                           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mlp         | add_bias_pre_L1_U0/arrayNo1_reg_634_pp0_iter5_reg_reg[8]                                                                          | 4      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|mlp         | add_bias_pre_L1_U0/tmp_4_reg_612_pp0_iter6_reg_reg[17]                                                                            | 6      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|mlp         | mvprod_layer_1_U0/tmp_reg_36649_pp0_iter3_reg_reg[0]                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mlp         | mvprod_layer_1_U0/m1_reg_7288_pp0_iter3_reg_reg[4]                                                                                | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
+------------+-----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  2182|
|2     |DSP48E1   |     8|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     2|
|5     |DSP48E1_3 |     1|
|6     |LUT1      |   552|
|7     |LUT2      |  8392|
|8     |LUT3      |  1082|
|9     |LUT4      |  1022|
|10    |LUT5      |  1680|
|11    |LUT6      |  5244|
|12    |MUXF7     |    19|
|13    |RAM16X1D  |   612|
|14    |RAM32M    |     6|
|15    |RAM32X1D  |   288|
|16    |RAM64M    |    12|
|17    |SRL16E    |    74|
|18    |FDRE      | 27791|
|19    |FDSE      |    25|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------------------------------+-----------------------------------+------+
|      |Instance                                          |Module                             |Cells |
+------+--------------------------------------------------+-----------------------------------+------+
|1     |top                                               |                                   | 48993|
|2     |  Block_arrayctor_loop_U0                         |Block_arrayctor_loop               |     8|
|3     |  L1_activ_V_U                                    |mlp_L1_no_activ_V                  |    53|
|4     |    mlp_L1_no_activ_V_memcore_U                   |mlp_L1_no_activ_V_memcore_56       |    42|
|5     |      mlp_L1_no_activ_V_memcore_ram_U             |mlp_L1_no_activ_V_memcore_ram_57   |    42|
|6     |  L1_no_activ_V_U                                 |mlp_L1_no_activ_V_0                |    34|
|7     |    mlp_L1_no_activ_V_memcore_U                   |mlp_L1_no_activ_V_memcore          |    24|
|8     |      mlp_L1_no_activ_V_memcore_ram_U             |mlp_L1_no_activ_V_memcore_ram      |    24|
|9     |  L2_bias_added_V_U                               |mlp_L2_bias_added_V                |   418|
|10    |    \gen_buffer[0].mlp_L2_bias_added_V_memcore_U  |mlp_L2_bias_added_V_memcore        |   132|
|11    |      mlp_L2_bias_added_V_memcore_ram_U           |mlp_L2_bias_added_V_memcore_ram_55 |   132|
|12    |    \gen_buffer[1].mlp_L2_bias_added_V_memcore_U  |mlp_L2_bias_added_V_memcore_54     |   271|
|13    |      mlp_L2_bias_added_V_memcore_ram_U           |mlp_L2_bias_added_V_memcore_ram    |   271|
|14    |  L2_out_V_U                                      |mlp_L2_out_V                       |    31|
|15    |    mlp_L2_out_V_memcore_U                        |mlp_L2_out_V_memcore_52            |    21|
|16    |      mlp_L2_out_V_memcore_ram_U                  |mlp_L2_out_V_memcore_ram_53        |    21|
|17    |  L2_out_activ_V_U                                |mlp_L2_out_V_1                     |    52|
|18    |    mlp_L2_out_V_memcore_U                        |mlp_L2_out_V_memcore               |    42|
|19    |      mlp_L2_out_V_memcore_ram_U                  |mlp_L2_out_V_memcore_ram           |    42|
|20    |  add_bias_pre_L1_U0                              |add_bias_pre_L1                    |   840|
|21    |    mlp_mux_832_18_2_1_U1                         |mlp_mux_832_18_2_1                 |    75|
|22    |    mlp_urem_9ns_7ns_bkb_U2                       |mlp_urem_9ns_7ns_bkb               |   169|
|23    |      mlp_urem_9ns_7ns_bkb_div_U                  |mlp_urem_9ns_7ns_bkb_div           |   169|
|24    |        mlp_urem_9ns_7ns_bkb_div_u_0              |mlp_urem_9ns_7ns_bkb_div_u         |    98|
|25    |  add_bias_pre_L2_U0                              |add_bias_pre_L2                    |    65|
|26    |  bias_added_0_V_U                                |mlp_bias_added_0_V                 |   312|
|27    |    \gen_buffer[0].mlp_bias_added_0_V_memcore_U   |mlp_bias_added_0_V_memcore_48      |   130|
|28    |      mlp_bias_added_0_V_memcore_ram_U            |mlp_bias_added_0_V_memcore_ram_51  |   130|
|29    |    \gen_buffer[1].mlp_bias_added_0_V_memcore_U   |mlp_bias_added_0_V_memcore_49      |   165|
|30    |      mlp_bias_added_0_V_memcore_ram_U            |mlp_bias_added_0_V_memcore_ram_50  |   165|
|31    |  bias_added_1_V_U                                |mlp_bias_added_0_V_2               |   348|
|32    |    \gen_buffer[0].mlp_bias_added_0_V_memcore_U   |mlp_bias_added_0_V_memcore_44      |   148|
|33    |      mlp_bias_added_0_V_memcore_ram_U            |mlp_bias_added_0_V_memcore_ram_47  |   148|
|34    |    \gen_buffer[1].mlp_bias_added_0_V_memcore_U   |mlp_bias_added_0_V_memcore_45      |   184|
|35    |      mlp_bias_added_0_V_memcore_ram_U            |mlp_bias_added_0_V_memcore_ram_46  |   184|
|36    |  bias_added_2_V_U                                |mlp_bias_added_0_V_3               |   348|
|37    |    \gen_buffer[0].mlp_bias_added_0_V_memcore_U   |mlp_bias_added_0_V_memcore_40      |   148|
|38    |      mlp_bias_added_0_V_memcore_ram_U            |mlp_bias_added_0_V_memcore_ram_43  |   148|
|39    |    \gen_buffer[1].mlp_bias_added_0_V_memcore_U   |mlp_bias_added_0_V_memcore_41      |   184|
|40    |      mlp_bias_added_0_V_memcore_ram_U            |mlp_bias_added_0_V_memcore_ram_42  |   184|
|41    |  bias_added_3_V_U                                |mlp_bias_added_0_V_4               |   348|
|42    |    \gen_buffer[0].mlp_bias_added_0_V_memcore_U   |mlp_bias_added_0_V_memcore_36      |   148|
|43    |      mlp_bias_added_0_V_memcore_ram_U            |mlp_bias_added_0_V_memcore_ram_39  |   148|
|44    |    \gen_buffer[1].mlp_bias_added_0_V_memcore_U   |mlp_bias_added_0_V_memcore_37      |   184|
|45    |      mlp_bias_added_0_V_memcore_ram_U            |mlp_bias_added_0_V_memcore_ram_38  |   184|
|46    |  bias_added_4_V_U                                |mlp_bias_added_0_V_5               |   349|
|47    |    \gen_buffer[0].mlp_bias_added_0_V_memcore_U   |mlp_bias_added_0_V_memcore_32      |   148|
|48    |      mlp_bias_added_0_V_memcore_ram_U            |mlp_bias_added_0_V_memcore_ram_35  |   148|
|49    |    \gen_buffer[1].mlp_bias_added_0_V_memcore_U   |mlp_bias_added_0_V_memcore_33      |   185|
|50    |      mlp_bias_added_0_V_memcore_ram_U            |mlp_bias_added_0_V_memcore_ram_34  |   185|
|51    |  bias_added_5_V_U                                |mlp_bias_added_0_V_6               |   348|
|52    |    \gen_buffer[0].mlp_bias_added_0_V_memcore_U   |mlp_bias_added_0_V_memcore_28      |   148|
|53    |      mlp_bias_added_0_V_memcore_ram_U            |mlp_bias_added_0_V_memcore_ram_31  |   148|
|54    |    \gen_buffer[1].mlp_bias_added_0_V_memcore_U   |mlp_bias_added_0_V_memcore_29      |   184|
|55    |      mlp_bias_added_0_V_memcore_ram_U            |mlp_bias_added_0_V_memcore_ram_30  |   184|
|56    |  bias_added_6_V_U                                |mlp_bias_added_0_V_7               |   350|
|57    |    \gen_buffer[0].mlp_bias_added_0_V_memcore_U   |mlp_bias_added_0_V_memcore         |   148|
|58    |      mlp_bias_added_0_V_memcore_ram_U            |mlp_bias_added_0_V_memcore_ram_27  |   148|
|59    |    \gen_buffer[1].mlp_bias_added_0_V_memcore_U   |mlp_bias_added_0_V_memcore_26      |   184|
|60    |      mlp_bias_added_0_V_memcore_ram_U            |mlp_bias_added_0_V_memcore_ram     |   184|
|61    |  bias_added_7_V_U                                |mlp_bias_added_7_V                 |   298|
|62    |    \gen_buffer[0].mlp_bias_added_7_V_memcore_U   |mlp_bias_added_7_V_memcore         |   132|
|63    |      mlp_bias_added_7_V_memcore_ram_U            |mlp_bias_added_7_V_memcore_ram_25  |   132|
|64    |    \gen_buffer[1].mlp_bias_added_7_V_memcore_U   |mlp_bias_added_7_V_memcore_24      |   149|
|65    |      mlp_bias_added_7_V_memcore_ram_U            |mlp_bias_added_7_V_memcore_ram     |   149|
|66    |  classify_U0                                     |classify                           |    58|
|67    |  digit_U                                         |fifo_w32_d2_A                      |    26|
|68    |    U_fifo_w32_d2_A_ram                           |fifo_w32_d2_A_shiftReg_23          |    16|
|69    |  digit_load_loc_chann_U                          |fifo_w32_d2_A_8                    |    25|
|70    |    U_fifo_w32_d2_A_ram                           |fifo_w32_d2_A_shiftReg             |    17|
|71    |  mvprod_layer_1_U0                               |mvprod_layer_1                     | 41415|
|72    |    mlp_mul_18s_18s_3dEe_U23                      |mlp_mul_18s_18s_3dEe               |   532|
|73    |      mlp_mul_18s_18s_3dEe_MulnS_0_U              |mlp_mul_18s_18s_3dEe_MulnS_0_22    |   532|
|74    |    mlp_mul_18s_18s_3dEe_U24                      |mlp_mul_18s_18s_3dEe_9             |   549|
|75    |      mlp_mul_18s_18s_3dEe_MulnS_0_U              |mlp_mul_18s_18s_3dEe_MulnS_0_21    |   549|
|76    |    mlp_mul_18s_18s_3dEe_U25                      |mlp_mul_18s_18s_3dEe_10            |   565|
|77    |      mlp_mul_18s_18s_3dEe_MulnS_0_U              |mlp_mul_18s_18s_3dEe_MulnS_0_20    |   565|
|78    |    mlp_mul_18s_18s_3dEe_U26                      |mlp_mul_18s_18s_3dEe_11            |   649|
|79    |      mlp_mul_18s_18s_3dEe_MulnS_0_U              |mlp_mul_18s_18s_3dEe_MulnS_0_19    |   649|
|80    |    mlp_mul_18s_18s_3dEe_U27                      |mlp_mul_18s_18s_3dEe_12            |   569|
|81    |      mlp_mul_18s_18s_3dEe_MulnS_0_U              |mlp_mul_18s_18s_3dEe_MulnS_0_18    |   569|
|82    |    mlp_mul_18s_18s_3dEe_U28                      |mlp_mul_18s_18s_3dEe_13            |   663|
|83    |      mlp_mul_18s_18s_3dEe_MulnS_0_U              |mlp_mul_18s_18s_3dEe_MulnS_0_17    |   663|
|84    |    mlp_mul_18s_18s_3dEe_U29                      |mlp_mul_18s_18s_3dEe_14            |   591|
|85    |      mlp_mul_18s_18s_3dEe_MulnS_0_U              |mlp_mul_18s_18s_3dEe_MulnS_0_16    |   591|
|86    |    mlp_mul_18s_18s_3dEe_U30                      |mlp_mul_18s_18s_3dEe_15            |   608|
|87    |      mlp_mul_18s_18s_3dEe_MulnS_0_U              |mlp_mul_18s_18s_3dEe_MulnS_0       |   608|
|88    |  mvprod_layer_2_U0                               |mvprod_layer_2                     |  2757|
|89    |    mlp_mul_18s_18s_3fYi_U55                      |mlp_mul_18s_18s_3fYi               |   507|
|90    |      mlp_mul_18s_18s_3fYi_MulnS_1_U              |mlp_mul_18s_18s_3fYi_MulnS_1       |   507|
|91    |  p_src_mlp_cpp_lin_U0                            |p_src_mlp_cpp_lin                  |     4|
|92    |  sigmoid_activation_L_1_U0                       |sigmoid_activation_L_1             |   247|
|93    |  sigmoid_activation_L_U0                         |sigmoid_activation_L               |   248|
+------+--------------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:30 ; elapsed = 00:06:20 . Memory (MB): peak = 1387.742 ; gain = 1074.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 985 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:03 ; elapsed = 00:06:02 . Memory (MB): peak = 1387.742 ; gain = 591.137
Synthesis Optimization Complete : Time (s): cpu = 00:05:30 ; elapsed = 00:06:21 . Memory (MB): peak = 1387.742 ; gain = 1074.672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 918 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 612 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 288 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
279 Infos, 351 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:45 ; elapsed = 00:06:36 . Memory (MB): peak = 1387.742 ; gain = 1087.684
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/project.runs/synth_1/mlp.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1387.742 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mlp_utilization_synth.rpt -pb mlp_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.655 . Memory (MB): peak = 1387.742 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Oct 27 17:57:10 2019...
[Sun Oct 27 17:57:12 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:06:52 . Memory (MB): peak = 312.652 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg676-2
INFO: [Netlist 29-17] Analyzing 3131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp.xdc]
Finished Parsing XDC File [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/mlp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 918 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 612 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 288 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 794.238 ; gain = 481.586
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.657 . Memory (MB): peak = 794.238 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1441.578 ; gain = 647.340
INFO: [Timing 38-480] Writing timing data to binary archive.
[Sun Oct 27 17:58:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1491.832 ; gain = 50.254
[Sun Oct 27 17:58:04 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log mlp.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mlp.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mlp.tcl -notrace
Command: open_checkpoint C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/project.runs/impl_1/mlp.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 238.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 918 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 612 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 288 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1456.348 ; gain = 1227.219
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1456.348 ; gain = 0.000

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 12021d126

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1456.348 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1472d85c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1456.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 151f2127f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1456.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15ebf7844

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1456.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15ebf7844

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1456.348 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10b1ec632

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1456.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10b1ec632

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1456.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1456.348 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10b1ec632

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1456.348 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10b1ec632

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1456.348 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10b1ec632

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1456.348 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1456.348 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/project.runs/impl_1/mlp_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1456.348 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mlp_drc_opted.rpt -pb mlp_drc_opted.pb -rpx mlp_drc_opted.rpx
Command: report_drc -file mlp_drc_opted.rpt -pb mlp_drc_opted.pb -rpx mlp_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'A:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/project.runs/impl_1/mlp_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1456.348 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1456.348 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 609836de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1456.348 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1456.348 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 0b57624e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1456.348 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 545930a6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1657.227 ; gain = 200.879

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 545930a6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1657.227 ; gain = 200.879
Phase 1 Placer Initialization | Checksum: 545930a6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1657.227 ; gain = 200.879

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a7134d45

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1657.227 ; gain = 200.879

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/grp_fu_7333_ce could not be optimized because driver mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_1__7 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1657.227 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1df66e47b

Time (s): cpu = 00:01:46 ; elapsed = 00:01:10 . Memory (MB): peak = 1657.227 ; gain = 200.879
Phase 2 Global Placement | Checksum: f78aa5ba

Time (s): cpu = 00:01:48 ; elapsed = 00:01:12 . Memory (MB): peak = 1657.227 ; gain = 200.879

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f78aa5ba

Time (s): cpu = 00:01:49 ; elapsed = 00:01:12 . Memory (MB): peak = 1657.227 ; gain = 200.879

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ad2019b9

Time (s): cpu = 00:02:04 ; elapsed = 00:01:22 . Memory (MB): peak = 1657.227 ; gain = 200.879

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b48f8b30

Time (s): cpu = 00:02:05 ; elapsed = 00:01:23 . Memory (MB): peak = 1657.227 ; gain = 200.879

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b6fca63b

Time (s): cpu = 00:02:05 ; elapsed = 00:01:24 . Memory (MB): peak = 1657.227 ; gain = 200.879

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b6fca63b

Time (s): cpu = 00:02:06 ; elapsed = 00:01:24 . Memory (MB): peak = 1657.227 ; gain = 200.879

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 19832ccdb

Time (s): cpu = 00:02:23 ; elapsed = 00:01:41 . Memory (MB): peak = 1657.227 ; gain = 200.879

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 11a5df9f3

Time (s): cpu = 00:02:45 ; elapsed = 00:02:03 . Memory (MB): peak = 1657.227 ; gain = 200.879

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a1923a88

Time (s): cpu = 00:02:47 ; elapsed = 00:02:05 . Memory (MB): peak = 1657.227 ; gain = 200.879

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 201c939b6

Time (s): cpu = 00:02:47 ; elapsed = 00:02:05 . Memory (MB): peak = 1657.227 ; gain = 200.879

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 18a6d9b90

Time (s): cpu = 00:03:23 ; elapsed = 00:02:34 . Memory (MB): peak = 1657.227 ; gain = 200.879
Phase 3 Detail Placement | Checksum: 18a6d9b90

Time (s): cpu = 00:03:24 ; elapsed = 00:02:34 . Memory (MB): peak = 1657.227 ; gain = 200.879

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ded6757a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ded6757a

Time (s): cpu = 00:03:39 ; elapsed = 00:02:44 . Memory (MB): peak = 1722.219 ; gain = 265.871
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.839. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 159d5eb89

Time (s): cpu = 00:04:48 ; elapsed = 00:03:49 . Memory (MB): peak = 1722.219 ; gain = 265.871
Phase 4.1 Post Commit Optimization | Checksum: 159d5eb89

Time (s): cpu = 00:04:48 ; elapsed = 00:03:49 . Memory (MB): peak = 1722.219 ; gain = 265.871

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 159d5eb89

Time (s): cpu = 00:04:49 ; elapsed = 00:03:49 . Memory (MB): peak = 1722.219 ; gain = 265.871

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 159d5eb89

Time (s): cpu = 00:04:49 ; elapsed = 00:03:50 . Memory (MB): peak = 1722.219 ; gain = 265.871

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15028df0c

Time (s): cpu = 00:04:50 ; elapsed = 00:03:50 . Memory (MB): peak = 1722.219 ; gain = 265.871
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15028df0c

Time (s): cpu = 00:04:50 ; elapsed = 00:03:50 . Memory (MB): peak = 1722.219 ; gain = 265.871
Ending Placer Task | Checksum: 7403a9fa

Time (s): cpu = 00:04:50 ; elapsed = 00:03:50 . Memory (MB): peak = 1722.219 ; gain = 265.871
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:56 ; elapsed = 00:03:54 . Memory (MB): peak = 1722.219 ; gain = 265.871
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1722.219 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/project.runs/impl_1/mlp_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1722.219 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file mlp_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1722.219 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mlp_utilization_placed.rpt -pb mlp_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.813 . Memory (MB): peak = 1722.219 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mlp_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.326 . Memory (MB): peak = 1722.219 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1722.219 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.839 | TNS=-4705.328 |
Phase 1 Physical Synthesis Initialization | Checksum: 17fbd9f01

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1722.219 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.839 | TNS=-4705.328 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 58 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bias_added_4_V_U/p_Val2_16_220_reg_34144_reg[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_63_reg_27869_reg[19][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bias_added_5_V_U/p_Val2_16_220_reg_34144_reg[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_310_reg_35519_reg[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_12 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_10. Replicated 4 times.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 2. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 4 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 1 net or cell. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.839 | TNS=-4705.312 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.341 . Memory (MB): peak = 1722.219 ; gain = 0.000
Phase 2 Fanout Optimization | Checksum: 621207d6

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 1722.219 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bias_added_4_V_U/p_Val2_16_220_reg_34144_reg[19].  Did not re-place instance bias_added_4_V_U/weights_L1_6_V_ce0_INST_0_i_4
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_63_reg_27869_reg[19][0].  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_165_reg_27949[35]_i_1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_297__1_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_297__1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_4.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_442__1
INFO: [Physopt 32-662] Processed net bias_added_4_V_U/bias_added_4_V_t_empty_n.  Did not re-place instance bias_added_4_V_U/empty_n_reg
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_136__0_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_136__0
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_27__1_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_27__1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_342__0_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_342__0
INFO: [Physopt 32-662] Processed net bias_added_5_V_U/p_Val2_16_220_reg_34144_reg[19].  Did not re-place instance bias_added_5_V_U/weights_L1_6_V_ce0_INST_0_i_5
INFO: [Physopt 32-663] Processed net bias_added_5_V_U/bias_added_5_V_t_empty_n.  Re-placed instance bias_added_5_V_U/empty_n_reg
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_310_reg_35519_reg[19].  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_317_reg_35554[35]_i_1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_12.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_197__2
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_14__6_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_14__6
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_277__6_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_277__6
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_96__4_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_96__4
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_1.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_45__3
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_129__2_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_129__2
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_25__3_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_25__3
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_309__4_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_309__4
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_494__6_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_494__6
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_579__0_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_579__0
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_6.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_283__1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/input_7_V_load_37_reg_31464_reg[0][0].  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_183_reg_31324[35]_i_1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_446__4_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_446__4
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_139__0_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_139__0
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_28__1_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_28__1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_348__2_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_348__2
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_5.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_212__1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_2.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_274__6
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_6.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_452__6
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/input_7_V_load_39_reg_31839_reg[0][0].  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_185_reg_31699[35]_i_1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_9.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_537__2
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_214__4_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_214__4
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_430__3_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_430__3
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_64__3_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_64__3
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_9__1_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_9__1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_7.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_271__0
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_5.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_305__7
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_132__4_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_132__4
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_26__1_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_26__1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_335__0_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_335__0
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_62_reg_27499_reg[35].  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_163_reg_27574[35]_i_1
INFO: [Physopt 32-663] Processed net ap_sync_reg_mvprod_layer_1_U0_ap_ready.  Re-placed instance ap_sync_reg_mvprod_layer_1_U0_ap_ready_reg
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_168__0_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_168__0
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_34__1_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_34__1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_407__0_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_407__0
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_2.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/weights_L1_6_V_ce1_INST_0_i_6
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_1.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_184__5
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_67_reg_28619_reg[19].  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_169_reg_28699[35]_i_1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_155__4_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_155__4
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_32__0_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_32__0
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_374__3_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_374__3
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_147__6_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_147__6
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_30__1_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_30__1
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_366__1_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_366__1
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_445__5_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_445__5
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_19__2_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_19__2
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_105__3_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_105__3
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_269__1_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_269__1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_2.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_125__7
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_2.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_145__1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_8.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_242__4
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_109__7_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_109__7
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_20__3_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_20__3
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_169__4_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_169__4
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_36__3_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_36__3
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_371__1_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_371__1
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_8.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_357__7
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/grp_fu_7338_p017_out.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_242_reg_34424[35]_i_1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_174__2_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_174__2
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_33__6_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_33__6
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_392__6_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_392__6
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_113__3_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_113__3
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_126__6_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_126__6
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_21__1_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_21__1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_24__1_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_24__1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_299__2_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_299__2
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_325__1_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_325__1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_510__4_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_510__4
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_608__0_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_608__0
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_138__5_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_138__5
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_27__0_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_27__0
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_344__3_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_344__3
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_529__2
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_138__2_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_138__2
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_345__0_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_345__0
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_546__1_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_546__1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_10.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_399__7
INFO: [Physopt 32-663] Processed net bias_added_3_V_U/bias_added_3_V_t_empty_n.  Re-placed instance bias_added_3_V_U/empty_n_reg
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_179__3_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_179__3
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_35__7_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_35__7
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_407__2_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_407__2
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_318_reg_35644_reg[19].  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_325_reg_35679[35]_i_1
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_7.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_303__7
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_172__1_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_172__1
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_35__1_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_35__1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_412__3_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_412__3
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_157__4_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_157__4
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_358__3_n_3.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_358__3
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_35__2_n_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_35__2
INFO: [Physopt 32-661] Optimized 34 nets.  Re-placed 34 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 34 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 34 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.839 | TNS=-4622.057 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1722.219 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 4d9f5448

Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 1722.219 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 87 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_9. Rewired (signal push) mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/input_7_V_load_39_reg_31839_reg[0][0] to 4 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_5. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_374__3_n_3. Rewired (signal push) mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/ap_CS_fsm_reg[29] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_330__2_n_3. Rewired (signal push) mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/ap_CS_fsm_reg[29] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_344__3_n_3. Rewired (signal push) mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/ap_CS_fsm_reg[29] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_7. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_262__2_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_362__5_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_123__2_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_4. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_394__1_n_3. Rewired (signal push) mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_572_n_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_114__6_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_7. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_106__6_n_3. Rewired (signal push) mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_290__5_n_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_301__3_n_3. Rewired (signal push) mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_138__2_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_8. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_148__2_n_3. Rewired (signal push) mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_359__4_n_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_61__5_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_107__4_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_436__7_n_3. Rewired (signal push) mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/ap_CS_fsm_reg[33] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_112__5_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_149__1_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_413__2_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_187__4_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_275__1_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_418__3_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_357__4_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bias_added_2_V_U/p_Val2_16_220_reg_34144_reg[19]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_119__0_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_294__3_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net mvprod_layer_2_U0/mlp_mul_18s_18s_3fYi_U55/mlp_mul_18s_18s_3fYi_MulnS_1_U/p_reg_i_191_n_3. Rewired (signal push) mvprod_layer_2_U0/mlp_mul_18s_18s_3fYi_U55/mlp_mul_18s_18s_3fYi_MulnS_1_U/ap_enable_reg_pp0_iter0_reg_reg to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_167__2_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_544__5_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_143__6_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_123__0_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_491__1_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_346__0_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_137__1_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_361__1_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_185__4_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_152__7_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_153__0_n_3. Rewired (signal push) mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/ap_CS_fsm_reg[50] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_115__1_n_3. Rewired (signal push) mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_307__5_n_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_424__4_n_3. Rewired (signal push) mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/ap_CS_fsm_reg[33]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_395__4_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net mvprod_layer_1_U0/weights_L1_7_V_ce1_INST_0_i_2_n_3. Rewired (signal push) mvprod_layer_1_U0/reg_876512 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/weights_L1_7_V_ce1_INST_0_i_1_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_296__2_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_316__3_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_108__5_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_542__3_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_117__2_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_477__7_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_416__2_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_409__2_n_3. Rewired (signal push) mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/ap_CS_fsm_reg[44] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_53__4_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_122__2_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_159__6_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_142__0_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-77] Pass 2. Identified 7 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_143__5_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_138__5_n_3. Rewired (signal push) mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_61__5_n_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_304__1_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_302__5_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_105__5_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_156__0_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U27/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_301__7_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 16 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 16 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.422 . Memory (MB): peak = 1722.219 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.839 | TNS=-4533.919 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1722.219 ; gain = 0.000
Phase 4 Rewire | Checksum: 122b29c33

Time (s): cpu = 00:01:34 ; elapsed = 00:01:05 . Memory (MB): peak = 1722.219 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 57 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_297__1_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bias_added_4_V_U/bias_added_4_V_t_empty_n was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/matrix_5_V_load_46_reg_33169_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_19__4_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_19__2_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_59_reg_27119_reg[19][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_19__1_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bias_added_3_V_U/bias_added_3_V_t_empty_n. Replicated 1 times.
INFO: [Physopt 32-601] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_20__5_n_3. Net driver mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U25/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_20__5 was replaced.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/input_7_V_load_42_reg_32549_reg[0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_3. Replicated 2 times.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_19__3_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_74_reg_29749_reg[35] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_19__0_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net mvprod_layer_2_U0/ap_enable_reg_pp0_iter0_reg. Replicated 3 times.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/matrix_4_V_load_44_reg_32814_reg[0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_295__2_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_69_reg_28994_reg[19][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_444__4_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_10. Replicated 3 times.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bias_added_2_V_U/bias_added_2_V_t_empty_n was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_446__4_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net mvprod_layer_2_U0/ap_CS_fsm_pp0_stage22. Replicated 1 times.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_77_reg_30494_reg[19][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/input_7_V_load_41_reg_32204_reg[0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_71_reg_29369_reg[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bias_added_1_V_U/bias_added_1_V_t_empty_n was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/input_7_V_load_37_reg_31464_reg[0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_447__0_n_3. Replicated 1 times.
INFO: [Physopt 32-572] Net mvprod_layer_2_U0/mlp_mul_18s_18s_3fYi_U55/mlp_mul_18s_18s_3fYi_MulnS_1_U/p_reg_i_20_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bias_added_5_V_U/bias_added_5_V_t_empty_n. Replicated 2 times.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_10_repN_1. Replicated 9 times.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_367__3_n_3. Replicated 4 times.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net mvprod_layer_1_U0/buf_ce0[0]_4. Replicated 1 times.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U23/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_19__6_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_308__0_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/q1_reg[0]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net mvprod_layer_1_U0/ap_CS_fsm_pp0_stage11. Replicated 4 times.
INFO: [Physopt 32-81] Processed net mvprod_layer_1_U0/q1_reg[17]_0. Replicated 1 times.
INFO: [Physopt 32-572] Net bias_added_6_V_U/p_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bias_added_6_V_U/bias_added_6_V_t_empty_n was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_sync_reg_mvprod_layer_2_U0_ap_ready_reg_n_3. Replicated 4 times.
INFO: [Physopt 32-81] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_50__6_n_3. Replicated 2 times.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_reg_i_165__7_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_75_reg_30119_reg[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bias_added_0_V_U/bias_added_0_V_t_empty_n. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 16 nets. Created 39 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 39 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.839 | TNS=-5288.616 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.556 . Memory (MB): peak = 1722.219 ; gain = 0.000
Phase 5 Critical Cell Optimization | Checksum: 10e30d3f5

Time (s): cpu = 00:04:58 ; elapsed = 00:03:19 . Memory (MB): peak = 1722.219 ; gain = 0.000

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 10e30d3f5

Time (s): cpu = 00:04:58 ; elapsed = 00:03:20 . Memory (MB): peak = 1722.219 ; gain = 0.000

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 10e30d3f5

Time (s): cpu = 00:04:58 ; elapsed = 00:03:20 . Memory (MB): peak = 1722.219 ; gain = 0.000

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 10e30d3f5

Time (s): cpu = 00:04:58 ; elapsed = 00:03:20 . Memory (MB): peak = 1722.219 ; gain = 0.000

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 10e30d3f5

Time (s): cpu = 00:04:58 ; elapsed = 00:03:20 . Memory (MB): peak = 1722.219 ; gain = 0.000

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 43 nets.  Swapped 908 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 43 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 908 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.732 | TNS=-4639.832 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1722.219 ; gain = 0.000
Phase 10 Critical Pin Optimization | Checksum: 10e30d3f5

Time (s): cpu = 00:05:00 ; elapsed = 00:03:21 . Memory (MB): peak = 1722.219 ; gain = 0.000

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 10e30d3f5

Time (s): cpu = 00:05:00 ; elapsed = 00:03:22 . Memory (MB): peak = 1722.219 ; gain = 0.000

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 10e30d3f5

Time (s): cpu = 00:05:01 ; elapsed = 00:03:22 . Memory (MB): peak = 1722.219 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1722.219 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.732 | TNS=-4639.832 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.016  |            4  |              0  |                     1  |           0  |           1  |  00:00:26  |
|  Placement Based    |          0.000  |         83.256  |            0  |              0  |                    34  |           0  |           1  |  00:00:09  |
|  Rewire             |          0.000  |         88.137  |            2  |              0  |                    16  |           0  |           1  |  00:00:18  |
|  Critical Cell      |          0.000  |       -754.697  |           39  |              0  |                    16  |           0  |           1  |  00:02:14  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.107  |        648.784  |            0  |              0  |                    43  |           0  |           1  |  00:00:01  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.107  |         65.496  |           45  |              0  |                   110  |           0  |          11  |  00:03:08  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 1606e1842

Time (s): cpu = 00:05:01 ; elapsed = 00:03:22 . Memory (MB): peak = 1722.219 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
341 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:05:16 ; elapsed = 00:03:31 . Memory (MB): peak = 1722.219 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1722.219 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/project.runs/impl_1/mlp_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1722.219 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8dd8042b ConstDB: 0 ShapeSum: 404434c RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "weights_L1_7_V_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_7_V_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_7_V_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_7_V_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_7_V_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_7_V_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_6_V_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_6_V_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_7_V_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_7_V_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_7_V_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_7_V_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_1_V_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_1_V_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_1_V_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_1_V_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_1_V_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_1_V_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_1_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_1_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_1_V_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_1_V_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_1_V_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_1_V_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_3_V_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_3_V_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_3_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_3_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_7_V_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_7_V_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_6_V_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_6_V_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_5_V_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_5_V_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_6_V_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_6_V_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_1_V_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_1_V_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_1_V_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_1_V_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_3_V_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_3_V_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_3_V_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_3_V_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_1_V_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_1_V_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_1_V_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_1_V_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_3_V_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_3_V_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_3_V_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_3_V_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_1_V_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_1_V_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_1_V_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_1_V_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_4_V_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_4_V_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_7_V_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_7_V_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_4_V_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_4_V_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_4_V_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_4_V_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_5_V_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_5_V_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_5_V_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_5_V_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_6_V_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_6_V_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_7_V_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_7_V_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_7_V_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_7_V_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_3_V_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_3_V_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_3_V_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_3_V_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_3_V_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_3_V_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_3_V_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_3_V_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_3_V_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_3_V_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_3_V_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_3_V_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_1_V_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_1_V_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_1_V_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_1_V_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_3_V_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_3_V_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_3_V_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_3_V_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_1_V_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_1_V_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_1_V_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_1_V_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 104c8eba4

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1934.352 ; gain = 212.133
Post Restoration Checksum: NetGraph: 624a09f4 NumContArr: a27ee1b0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 104c8eba4

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1934.352 ; gain = 212.133

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 104c8eba4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 1938.008 ; gain = 215.789

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 104c8eba4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 1938.008 ; gain = 215.789
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 22164ba8d

Time (s): cpu = 00:01:10 ; elapsed = 00:00:48 . Memory (MB): peak = 1968.938 ; gain = 246.719
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.530 | TNS=-2328.122| WHS=-0.074 | THS=-3.611 |

Phase 2 Router Initialization | Checksum: 1d100d7bb

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 2046.168 ; gain = 323.949

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 139bc29c1

Time (s): cpu = 00:01:34 ; elapsed = 00:01:02 . Memory (MB): peak = 2046.168 ; gain = 323.949

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9876
 Number of Nodes with overlaps = 3183
 Number of Nodes with overlaps = 1399
 Number of Nodes with overlaps = 550
 Number of Nodes with overlaps = 295
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.065 | TNS=-11595.804| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ae9babe7

Time (s): cpu = 00:04:28 ; elapsed = 00:02:46 . Memory (MB): peak = 2048.188 ; gain = 325.969

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1091
 Number of Nodes with overlaps = 1156
 Number of Nodes with overlaps = 665
 Number of Nodes with overlaps = 266
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.040 | TNS=-12968.259| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1bd30d3bd

Time (s): cpu = 00:07:22 ; elapsed = 00:04:49 . Memory (MB): peak = 2089.625 ; gain = 367.406

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1942
Phase 4.3 Global Iteration 2 | Checksum: 164720437

Time (s): cpu = 00:07:25 ; elapsed = 00:04:52 . Memory (MB): peak = 2089.625 ; gain = 367.406
Phase 4 Rip-up And Reroute | Checksum: 164720437

Time (s): cpu = 00:07:25 ; elapsed = 00:04:52 . Memory (MB): peak = 2089.625 ; gain = 367.406

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 164720437

Time (s): cpu = 00:07:28 ; elapsed = 00:04:54 . Memory (MB): peak = 2089.625 ; gain = 367.406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.040 | TNS=-12968.259| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1df085eb4

Time (s): cpu = 00:07:29 ; elapsed = 00:04:55 . Memory (MB): peak = 2089.625 ; gain = 367.406

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1df085eb4

Time (s): cpu = 00:07:29 ; elapsed = 00:04:55 . Memory (MB): peak = 2089.625 ; gain = 367.406
Phase 5 Delay and Skew Optimization | Checksum: 1df085eb4

Time (s): cpu = 00:07:29 ; elapsed = 00:04:55 . Memory (MB): peak = 2089.625 ; gain = 367.406

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18ac6d01f

Time (s): cpu = 00:07:32 ; elapsed = 00:04:57 . Memory (MB): peak = 2089.625 ; gain = 367.406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.040 | TNS=-12967.334| WHS=0.059  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18ac6d01f

Time (s): cpu = 00:07:32 ; elapsed = 00:04:57 . Memory (MB): peak = 2089.625 ; gain = 367.406
Phase 6 Post Hold Fix | Checksum: 18ac6d01f

Time (s): cpu = 00:07:32 ; elapsed = 00:04:57 . Memory (MB): peak = 2089.625 ; gain = 367.406

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.99299 %
  Global Horizontal Routing Utilization  = 5.49764 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 98.1982%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X75Y57 -> INT_R_X75Y57
   INT_R_X75Y56 -> INT_R_X75Y56
   INT_L_X74Y55 -> INT_L_X74Y55
   INT_L_X76Y54 -> INT_L_X76Y54
   INT_R_X73Y53 -> INT_R_X73Y53
South Dir 8x8 Area, Max Cong = 87.0918%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X72Y38 -> INT_R_X79Y45
   INT_L_X72Y30 -> INT_R_X79Y37
East Dir 4x4 Area, Max Cong = 88.6948%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X76Y34 -> INT_R_X79Y37
   INT_L_X80Y34 -> INT_R_X83Y37
West Dir 2x2 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X52Y56 -> INT_R_X53Y57
   INT_L_X52Y52 -> INT_R_X53Y53
   INT_L_X74Y36 -> INT_R_X75Y37
   INT_L_X74Y34 -> INT_R_X75Y35
   INT_L_X76Y34 -> INT_R_X77Y35

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.75 Sparse Ratio: 1.5
Direction: South
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.833333 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 1.625

Phase 7 Route finalize | Checksum: 185a57f9b

Time (s): cpu = 00:07:34 ; elapsed = 00:04:58 . Memory (MB): peak = 2089.625 ; gain = 367.406

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 185a57f9b

Time (s): cpu = 00:07:34 ; elapsed = 00:04:58 . Memory (MB): peak = 2089.625 ; gain = 367.406

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cf00dd01

Time (s): cpu = 00:07:38 ; elapsed = 00:05:02 . Memory (MB): peak = 2089.625 ; gain = 367.406

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.040 | TNS=-12967.334| WHS=0.059  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1cf00dd01

Time (s): cpu = 00:07:38 ; elapsed = 00:05:02 . Memory (MB): peak = 2089.625 ; gain = 367.406
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:38 ; elapsed = 00:05:02 . Memory (MB): peak = 2089.625 ; gain = 367.406

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
360 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:46 ; elapsed = 00:05:06 . Memory (MB): peak = 2089.625 ; gain = 367.406
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.625 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/project.runs/impl_1/mlp_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2089.625 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mlp_drc_routed.rpt -pb mlp_drc_routed.pb -rpx mlp_drc_routed.rpx
Command: report_drc -file mlp_drc_routed.rpt -pb mlp_drc_routed.pb -rpx mlp_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/project.runs/impl_1/mlp_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2089.625 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file mlp_methodology_drc_routed.rpt -pb mlp_methodology_drc_routed.pb -rpx mlp_methodology_drc_routed.rpx
Command: report_methodology -file mlp_methodology_drc_routed.rpt -pb mlp_methodology_drc_routed.pb -rpx mlp_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/medium_throughput/impl/verilog/project.runs/impl_1/mlp_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2224.480 ; gain = 134.855
INFO: [runtcl-4] Executing : report_power -file mlp_power_routed.rpt -pb mlp_power_summary_routed.pb -rpx mlp_power_routed.rpx
Command: report_power -file mlp_power_routed.rpt -pb mlp_power_summary_routed.pb -rpx mlp_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
372 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2261.930 ; gain = 37.449
INFO: [runtcl-4] Executing : report_route_status -file mlp_route_status.rpt -pb mlp_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mlp_timing_summary_routed.rpt -pb mlp_timing_summary_routed.pb -rpx mlp_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mlp_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file mlp_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mlp_bus_skew_routed.rpt -pb mlp_bus_skew_routed.pb -rpx mlp_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Oct 27 18:12:58 2019...
[Sun Oct 27 18:13:03 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:15:00 . Memory (MB): peak = 1491.832 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1806.770 ; gain = 28.754
Restored from archive | CPU: 5.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1806.770 ; gain = 28.754
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 918 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 612 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 288 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1806.770 ; gain = 314.938
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1886.402 ; gain = 79.633
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1898.477 ; gain = 12.074


Implementation tool: Xilinx Vivado v.2018.2
Project:             mlp
Solution:            medium_throughput
Device target:       xc7k325tffg676-2
Report date:         Sun Oct 27 18:13:31 -0700 2019

#=== Post-Implementation Resource usage ===
SLICE:         8304
LUT:          17936
FF:           27832
DSP:             12
BRAM:             0
SRL:             49
#=== Final timing ===
CP required:    4.000
CP achieved post-synthesis:    5.975
CP achieved post-implementation:    6.037
Timing not met
INFO: [Common 17-206] Exiting Vivado at Sun Oct 27 18:13:31 2019...
