

Implementation tool: Xilinx Vivado v.2019.1
Project:             coprocess
Solution:            example
Device target:       xc7z020-clg484-1
Report date:         Sun Jun 06 13:23:34 +0300 2021

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1537
FF:            1093
DSP:             13
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.540
Timing met
