$date
	Sun Sep 07 21:33:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module threeXtwo_multiplier_tb $end
$var wire 5 ! p [4:0] $end
$var reg 2 " a [1:0] $end
$var reg 3 # b [2:0] $end
$scope module threeXtwo_multiplier_ins $end
$var wire 2 $ a [1:0] $end
$var wire 3 % b [2:0] $end
$var wire 5 & p [4:0] $end
$var wire 3 ' c [4:2] $end
$scope module full_adder_1 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * cin $end
$var wire 1 + cout $end
$var wire 1 , s $end
$upscope $end
$scope module full_adder_2 $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 / cin $end
$var wire 1 0 cout $end
$var wire 1 1 s $end
$upscope $end
$scope module full_adder_3 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 4 cin $end
$var wire 1 5 cout $end
$var wire 1 6 s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
16
05
04
03
12
11
00
0/
1.
0-
1,
0+
0*
1)
0(
b0 '
b1110 &
b111 %
b10 $
b111 #
b10 "
b1110 !
$end
#20
0.
b1111 !
b1111 &
1-
b101 #
b101 %
b11 "
b11 $
#40
