{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619071657627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619071657644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 16:07:37 2021 " "Processing started: Thu Apr 22 16:07:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619071657644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619071657644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WS6 -c WS6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off WS6 -c WS6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619071657644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619071658108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619071658108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise6.v 1 1 " "Found 1 design units, including 1 entities, in source file exercise6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exercise6 " "Found entity 1: Exercise6" {  } { { "Exercise6.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071665768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619071665768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise5.v 1 1 " "Found 1 design units, including 1 entities, in source file exercise5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exercise5 " "Found entity 1: Exercise5" {  } { { "Exercise5.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071665768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619071665768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise4.v 2 2 " "Found 2 design units, including 2 entities, in source file exercise4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exercise4 " "Found entity 1: Exercise4" {  } { { "Exercise4.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071665784 ""} { "Info" "ISGN_ENTITY_NAME" "2 ModeSelector " "Found entity 2: ModeSelector" {  } { { "Exercise4.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise4.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071665784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619071665784 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Exercise3.v(73) " "Verilog HDL warning at Exercise3.v(73): extended using \"x\" or \"z\"" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1619071665799 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Exercise3.v(78) " "Verilog HDL warning at Exercise3.v(78): extended using \"x\" or \"z\"" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1619071665799 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Exercise3.v(93) " "Verilog HDL warning at Exercise3.v(93): extended using \"x\" or \"z\"" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1619071665799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise3.v 4 4 " "Found 4 design units, including 4 entities, in source file exercise3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exercise3 " "Found entity 1: Exercise3" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071665799 ""} { "Info" "ISGN_ENTITY_NAME" "2 RisingEdgeDetector " "Found entity 2: RisingEdgeDetector" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071665799 ""} { "Info" "ISGN_ENTITY_NAME" "3 Memory " "Found entity 3: Memory" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071665799 ""} { "Info" "ISGN_ENTITY_NAME" "4 EditMemory " "Found entity 4: EditMemory" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071665799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619071665799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise1.v 6 6 " "Found 6 design units, including 6 entities, in source file exercise1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exercise1 " "Found entity 1: Exercise1" {  } { { "Exercise1.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071665816 ""} { "Info" "ISGN_ENTITY_NAME" "2 Synchroniser " "Found entity 2: Synchroniser" {  } { { "Exercise1.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise1.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071665816 ""} { "Info" "ISGN_ENTITY_NAME" "3 TransitionDetector " "Found entity 3: TransitionDetector" {  } { { "Exercise1.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071665816 ""} { "Info" "ISGN_ENTITY_NAME" "4 Counter " "Found entity 4: Counter" {  } { { "Exercise1.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise1.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071665816 ""} { "Info" "ISGN_ENTITY_NAME" "5 SSeg " "Found entity 5: SSeg" {  } { { "Exercise1.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise1.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071665816 ""} { "Info" "ISGN_ENTITY_NAME" "6 Debouncer " "Found entity 6: Debouncer" {  } { { "Exercise1.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise1.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071665816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619071665816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise2.v 3 3 " "Found 3 design units, including 3 entities, in source file exercise2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exercise2 " "Found entity 1: Exercise2" {  } { { "Exercise2.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071665816 ""} { "Info" "ISGN_ENTITY_NAME" "2 RollingDisplay " "Found entity 2: RollingDisplay" {  } { { "Exercise2.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise2.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071665816 ""} { "Info" "ISGN_ENTITY_NAME" "3 SSegEn " "Found entity 3: SSegEn" {  } { { "Exercise2.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise2.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071665816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619071665816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Exercise3 " "Elaborating entity \"Exercise3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619071665894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchroniser Synchroniser:sync " "Elaborating entity \"Synchroniser\" for hierarchy \"Synchroniser:sync\"" {  } { { "Exercise3.v" "sync" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619071665908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RisingEdgeDetector RisingEdgeDetector:red1 " "Elaborating entity \"RisingEdgeDetector\" for hierarchy \"RisingEdgeDetector:red1\"" {  } { { "Exercise3.v" "red1" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619071665908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:memory\"" {  } { { "Exercise3.v" "memory" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619071665908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EditMemory EditMemory:em " "Elaborating entity \"EditMemory\" for hierarchy \"EditMemory:em\"" {  } { { "Exercise3.v" "em" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619071665924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSegEn SSegEn:s0 " "Elaborating entity \"SSegEn\" for hierarchy \"SSegEn:s0\"" {  } { { "Exercise3.v" "s0" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619071665924 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "EditMemory:em\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"EditMemory:em\|Mod1\"" {  } { { "Exercise3.v" "Mod1" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619071666191 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "EditMemory:em\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"EditMemory:em\|Mod0\"" {  } { { "Exercise3.v" "Mod0" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619071666191 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1619071666191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EditMemory:em\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"EditMemory:em\|lpm_divide:Mod1\"" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619071666276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EditMemory:em\|lpm_divide:Mod1 " "Instantiated megafunction \"EditMemory:em\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619071666276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619071666276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619071666276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619071666276 ""}  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619071666276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/db/lpm_divide_42m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071666323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619071666323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071666354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619071666354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/db/alt_u_div_kse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619071666385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619071666385 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS6/Exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619071666636 "|Exercise3|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619071666636 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619071666699 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cassi/Desktop/verilog code/WS6/output_files/WS6.map.smsg " "Generated suppressed messages file C:/Users/cassi/Desktop/verilog code/WS6/output_files/WS6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619071666918 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619071667034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619071667034 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619071667096 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619071667096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Implemented 161 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619071667096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619071667096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619071667112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 22 16:07:47 2021 " "Processing ended: Thu Apr 22 16:07:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619071667112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619071667112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619071667112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619071667112 ""}
