module register_file (
    input wire         clk,
    input wire         we,
    input wire[4:0]    rs1,
    input wire[4:0]    rs2,
    input wire[4:0]    rd,
    input wire[31:0]   wd,
    output wire[31:0]  rd1,
    output wire[31:0]  rd2
);
    reg[31:0]regs[1:31];
    integer i;
    initial begin
        for (i =1 ;i<=31 ;i=i+1 ) begin
            regs[i]=32'b0;
        end
    end
    always @(posedge clk) begin
        if(we && rd !=5'b0)
        regs[rd]<=wd;
    end
      assign rd1 = (rs1 == 5'b0) ? 32'b0 : regs[rs1];
      assign rd2 = (rs2 == 5'b0) ? 32'b0 : regs[rs2];
endmodule