
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003566                       # Number of seconds simulated
sim_ticks                                  3565770336                       # Number of ticks simulated
final_tick                               531482026995                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  77637                       # Simulator instruction rate (inst/s)
host_op_rate                                    98259                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 274095                       # Simulator tick rate (ticks/s)
host_mem_usage                               16877128                       # Number of bytes of host memory used
host_seconds                                 13009.23                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1278269066                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       134400                       # Number of bytes read from this memory
system.physmem.bytes_read::total               135936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        91776                       # Number of bytes written to this memory
system.physmem.bytes_written::total             91776                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1050                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1062                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             717                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  717                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       430762                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     37691715                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                38122478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       430762                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             430762                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25738057                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25738057                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25738057                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       430762                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     37691715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               63860535                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                  8551009                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3125888                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2544496                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       210115                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1286374                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1223694                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           317602                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9247                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3447264                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17075316                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3125888                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1541296                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3580931                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1080612                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         538162                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1684477                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         83803                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8433347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.495210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.303751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4852416     57.54%     57.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           190539      2.26%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           249191      2.95%     62.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           376382      4.46%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           368340      4.37%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           281753      3.34%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           162813      1.93%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           249405      2.96%     79.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1702508     20.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8433347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.365558                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.996877                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3562918                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        528134                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3448122                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         27420                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         866747                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       527794                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           216                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20414983                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1192                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         866747                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3752446                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          104072                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       148636                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3281573                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        279868                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19813698                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            92                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         119775                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         88646                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     27603537                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      92259363                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     92259363                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17072327                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10531168                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4214                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2372                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            803475                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1841333                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       971036                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        18986                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       321840                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18410870                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3987                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14786332                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        28222                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6047603                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     18407467                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          655                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8433347                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.753317                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.896670                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2941837     34.88%     34.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1848501     21.92%     56.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1196050     14.18%     70.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       814281      9.66%     80.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       761909      9.03%     89.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       408321      4.84%     94.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       297733      3.53%     98.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        90471      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        74244      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8433347                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           72490     68.68%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15591     14.77%     83.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17460     16.54%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12305041     83.22%     83.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       208684      1.41%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1667      0.01%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1458479      9.86%     94.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       812461      5.49%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14786332                       # Type of FU issued
system.switch_cpus.iq.rate                   1.729191                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              105542                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007138                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38139773                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     24462543                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14369003                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       14891874                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        50521                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       714058                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          253                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       248275                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         866747                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           60514                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         10128                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18414862                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       119379                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1841333                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       971036                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2321                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           7756                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       126417                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       121099                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       247516                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14500872                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1373787                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       285458                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     5                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2167651                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2029507                       # Number of branches executed
system.switch_cpus.iew.exec_stores             793864                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.695808                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14372980                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14369003                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9225122                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          25908801                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.680387                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.356061                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12290937                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6123948                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3332                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       213392                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7566600                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.624367                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.150638                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2928698     38.71%     38.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2170428     28.68%     67.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       797834     10.54%     77.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       457545      6.05%     83.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       381091      5.04%     89.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       187940      2.48%     91.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       188092      2.49%     93.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        80186      1.06%     95.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       374786      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7566600                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12290937                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1850032                       # Number of memory references committed
system.switch_cpus.commit.loads               1127275                       # Number of loads committed
system.switch_cpus.commit.membars                1666                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1762761                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11078752                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       250825                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        374786                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25606699                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            37697003                       # The number of ROB writes
system.switch_cpus.timesIdled                    3284                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  117662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12290937                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.855101                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.855101                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.169453                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.169453                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65252921                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19844708                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18860498                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3332                       # number of misc regfile writes
system.l2.replacements                           1062                       # number of replacements
system.l2.tagsinuse                       8191.894728                       # Cycle average of tags in use
system.l2.total_refs                           496483                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9254                       # Sample count of references to valid blocks.
system.l2.avg_refs                          53.650638                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           538.868390                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      11.970282                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     538.361673                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            7102.694383                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.065780                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.001461                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.065718                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.867028                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999987                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data         4312                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4312                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2542                       # number of Writeback hits
system.l2.Writeback_hits::total                  2542                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data          4312                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4312                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data         4312                       # number of overall hits
system.l2.overall_hits::total                    4312                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1049                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1061                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1050                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1062                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1050                       # number of overall misses
system.l2.overall_misses::total                  1062                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       740892                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     56414570                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        57155462                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data        80900                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         80900                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       740892                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     56495470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         57236362                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       740892                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     56495470                       # number of overall miss cycles
system.l2.overall_miss_latency::total        57236362                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5361                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5373                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2542                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2542                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5362                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5374                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5362                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5374                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.195672                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.197469                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.195822                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.197618                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.195822                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.197618                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst        61741                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 53779.380362                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53869.426956                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data        80900                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        80900                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst        61741                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 53805.209524                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53894.879473                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst        61741                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 53805.209524                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53894.879473                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  717                       # number of writebacks
system.l2.writebacks::total                       717                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1049                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1061                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1062                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1062                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       669635                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     50110353                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     50779988                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data        74820                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        74820                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       669635                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     50185173                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     50854808                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       669635                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     50185173                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     50854808                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.195672                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.197469                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.195822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.197618                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.195822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.197618                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 55802.916667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 47769.640610                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47860.497644                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data        74820                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        74820                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 55802.916667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 47795.402857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47885.883239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 55802.916667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 47795.402857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47885.883239                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                494.970255                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001692079                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    495                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2023620.361616                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    11.970255                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.019183                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.793222                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1684462                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1684462                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1684462                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1684462                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1684462                       # number of overall hits
system.cpu.icache.overall_hits::total         1684462                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           15                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            15                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           15                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             15                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           15                       # number of overall misses
system.cpu.icache.overall_misses::total            15                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1014543                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1014543                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1014543                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1014543                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1014543                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1014543                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1684477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1684477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1684477                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1684477                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1684477                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1684477                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 67636.200000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67636.200000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 67636.200000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67636.200000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 67636.200000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67636.200000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           12                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           12                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       778902                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       778902                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       778902                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       778902                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       778902                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       778902                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 64908.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64908.500000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 64908.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64908.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 64908.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64908.500000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5362                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                157740542                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5618                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               28077.704165                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   226.759575                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      29.240425                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.885780                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.114220                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1044969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1044969                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       718984                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         718984                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1753                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1753                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1666                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1666                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1763953                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1763953                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1763953                       # number of overall hits
system.cpu.dcache.overall_hits::total         1763953                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        13674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13674                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          336                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        14010                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14010                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        14010                       # number of overall misses
system.cpu.dcache.overall_misses::total         14010                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    478005222                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    478005222                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     21996816                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21996816                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    500002038                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    500002038                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    500002038                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    500002038                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1058643                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1058643                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       719320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       719320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1666                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1666                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1777963                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1777963                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1777963                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1777963                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.012917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012917                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000467                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000467                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007880                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007880                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007880                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007880                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 34957.234313                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34957.234313                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 65466.714286                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65466.714286                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 35688.939186                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35688.939186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 35688.939186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35688.939186                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        29497                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets        29497                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2542                       # number of writebacks
system.cpu.dcache.writebacks::total              2542                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         8313                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8313                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          335                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          335                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         8648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         8648                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8648                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5361                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5361                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5362                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5362                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5362                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5362                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     92905671                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     92905671                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data        81900                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        81900                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     92987571                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     92987571                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     92987571                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     92987571                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.005064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003016                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003016                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003016                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003016                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 17329.914382                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17329.914382                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data        81900                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        81900                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 17341.956546                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17341.956546                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 17341.956546                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17341.956546                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
