// Seed: 979648218
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    output id_3,
    output id_4
);
  logic id_6, id_7;
  assign id_0 = id_5[1-1];
  tri0 id_8;
  assign id_8[1] = id_5;
endmodule
