LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY MComputer IS
PORT(
	NUM1,NUM2: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
	RES: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
	ISUM: IN STD_LOGIC;
	ESUM: IN STD_LOGIC
);
END MComputer;

ARCHITECTURE mcomputer OF MComputer IS
COMPONENT ALU
	PORT(
		AC,DR:IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		ISUM: IN STD_LOGIC;
		ESUM: IN STD_LOGIC;
		ALU_OUT: OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
	);
END COMPONENT;
BEGIN
	temp1: ALU PORT MAP(NUM1,NUM2,ISUM,ESUM,RES);
END;
