###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-03.ucsd.edu)
#  Generated on:      Thu Mar 23 18:47:14 2023
#  Design:            dualcore
#  Command:           report_timing -max_paths 1000 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__7_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__7_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_7_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.976
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.989
  Arrival Time                  0.444
  Slack Time                   -0.544
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_7_          | CP ^         |         |       |   0.166 |    0.710 | 
     | normalizer_inst/sum_reg_7_          | CP ^ -> Q ^  | DFQD4   | 0.059 |   0.225 |    0.769 | 
     | normalizer_inst/FE_OCPC2501_sum_7   | I ^ -> Z ^   | BUFFD12 | 0.026 |   0.251 |    0.795 | 
     | normalizer_inst/FE_OCPC2502_sum_7   | I ^ -> Z ^   | BUFFD6  | 0.026 |   0.277 |    0.821 | 
     | normalizer_inst/FE_OFC1841_sum_7    | I ^ -> Z ^   | BUFFD2  | 0.056 |   0.333 |    0.877 | 
     | normalizer_inst/U7560               | A2 ^ -> ZN v | ND2D2   | 0.024 |   0.357 |    0.901 | 
     | normalizer_inst/U7559_dup           | A1 v -> ZN ^ | ND2D1   | 0.018 |   0.374 |    0.918 | 
     | normalizer_inst/U7558               | A2 ^ -> ZN v | NR2XD2  | 0.017 |   0.392 |    0.936 | 
     | normalizer_inst/U7938               | A2 v -> ZN ^ | ND2D4   | 0.013 |   0.405 |    0.949 | 
     | normalizer_inst/U7937               | A1 ^ -> ZN v | ND2D8   | 0.014 |   0.419 |    0.963 | 
     | normalizer_inst/FE_RC_1751_0        | A1 v -> Z v  | AN2D8   | 0.025 |   0.444 |    0.988 | 
     | normalizer_inst/div_out_2_reg_0__7_ | D v          | DFQD1   | 0.001 |   0.444 |    0.989 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__0_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__0_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_3_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.993
  Arrival Time                  0.453
  Slack Time                   -0.540
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_3_          | CP ^         |         |       |   0.165 |    0.706 | 
     | normalizer_inst/sum_reg_3_          | CP ^ -> Q v  | DFQD4   | 0.068 |   0.234 |    0.774 | 
     | normalizer_inst/FE_OCPC2445_sum_3   | I v -> ZN ^  | CKND8   | 0.015 |   0.249 |    0.789 | 
     | normalizer_inst/U8503               | A1 ^ -> ZN v | NR2D2   | 0.009 |   0.258 |    0.798 | 
     | normalizer_inst/U10942              | I v -> ZN ^  | CKND2   | 0.011 |   0.269 |    0.809 | 
     | normalizer_inst/U3760               | A2 ^ -> ZN v | ND2D3   | 0.012 |   0.280 |    0.821 | 
     | normalizer_inst/FE_RC_2531_0        | B1 v -> ZN ^ | IND2D4  | 0.012 |   0.293 |    0.833 | 
     | normalizer_inst/U3630               | A2 ^ -> ZN v | ND2D8   | 0.018 |   0.311 |    0.852 | 
     | normalizer_inst/FE_OFC1203_n9784    | I v -> ZN ^  | INVD12  | 0.020 |   0.332 |    0.872 | 
     | normalizer_inst/FE_OFC1894_n12131   | I ^ -> Z ^   | BUFFD1  | 0.051 |   0.382 |    0.923 | 
     | normalizer_inst/U2343               | A3 ^ -> ZN v | AOI31D2 | 0.021 |   0.404 |    0.944 | 
     | normalizer_inst/U12153              | A2 v -> ZN ^ | ND4D3   | 0.014 |   0.418 |    0.958 | 
     | normalizer_inst/FE_RC_1530_0        | A1 ^ -> ZN v | ND3D2   | 0.013 |   0.431 |    0.972 | 
     | normalizer_inst/U9020               | A1 v -> ZN ^ | ND2D2   | 0.009 |   0.441 |    0.981 | 
     | normalizer_inst/FE_RC_609_0         | B ^ -> ZN v  | OAI21D1 | 0.012 |   0.453 |    0.993 | 
     | normalizer_inst/div_out_2_reg_0__0_ | D v          | DFQD1   | 0.000 |   0.453 |    0.993 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__1_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__1_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_11_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.992
  Arrival Time                  0.456
  Slack Time                   -0.536
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_11_         | CP ^         |         |       |   0.166 |    0.702 | 
     | normalizer_inst/sum_reg_11_         | CP ^ -> Q ^  | DFQD1   | 0.054 |   0.220 |    0.757 | 
     | normalizer_inst/FE_PSC4039_sum_11   | I ^ -> Z ^   | BUFFD3  | 0.037 |   0.257 |    0.794 | 
     | normalizer_inst/FE_OCPC2523_sum_11  | I ^ -> Z ^   | CKBD1   | 0.029 |   0.286 |    0.822 | 
     | normalizer_inst/FE_OCPC2525_sum_11  | I ^ -> ZN v  | INVD3   | 0.034 |   0.320 |    0.856 | 
     | normalizer_inst/FE_OFC2193_n        | I v -> Z v   | BUFFD3  | 0.068 |   0.388 |    0.924 | 
     | normalizer_inst/U7131               | A2 v -> ZN ^ | ND2D1   | 0.027 |   0.414 |    0.951 | 
     | normalizer_inst/FE_RC_408_0         | A1 ^ -> ZN v | OAI22D2 | 0.010 |   0.424 |    0.961 | 
     | normalizer_inst/U9                  | A1 v -> ZN ^ | ND2D2   | 0.014 |   0.438 |    0.975 | 
     | normalizer_inst/FE_RC_140_0         | A2 ^ -> ZN v | ND3D4   | 0.018 |   0.456 |    0.992 | 
     | normalizer_inst/div_out_2_reg_1__1_ | D v          | DFQD1   | 0.000 |   0.456 |    0.992 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__7_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__7_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_0__0_/Q  (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.975
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.988
  Arrival Time                  0.455
  Slack Time                   -0.533
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.228
     = Beginpoint Arrival Time       0.228
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_0__0_  | CP ^         |         |       |   0.228 |    0.761 | 
     | normalizer_inst/div_in_1_reg_0__0_  | CP ^ -> Q v  | DFQD1   | 0.069 |   0.297 |    0.830 | 
     | normalizer_inst/U2690               | A2 v -> ZN ^ | ND2D4   | 0.017 |   0.314 |    0.847 | 
     | normalizer_inst/U7229               | B2 ^ -> ZN v | IND3D2  | 0.015 |   0.328 |    0.861 | 
     | normalizer_inst/U722                | A1 v -> ZN ^ | ND2D2   | 0.017 |   0.345 |    0.878 | 
     | normalizer_inst/U3704               | A2 ^ -> ZN v | OAI21D4 | 0.017 |   0.363 |    0.896 | 
     | normalizer_inst/FE_RC_42_0          | A1 v -> ZN ^ | AOI21D4 | 0.021 |   0.383 |    0.916 | 
     | normalizer_inst/FE_RC_249_0         | A1 ^ -> ZN v | OAI21D4 | 0.016 |   0.400 |    0.933 | 
     | normalizer_inst/U4309               | A1 v -> ZN ^ | ND2D4   | 0.012 |   0.411 |    0.944 | 
     | normalizer_inst/U4616               | A1 ^ -> ZN v | CKND2D8 | 0.018 |   0.430 |    0.962 | 
     | normalizer_inst/U3718               | A1 v -> ZN ^ | ND2D8   | 0.016 |   0.445 |    0.978 | 
     | normalizer_inst/FE_DBTC24_n5147     | I ^ -> ZN v  | CKND3   | 0.010 |   0.455 |    0.988 | 
     | normalizer_inst/div_out_1_reg_0__7_ | D v          | DFQD1   | 0.000 |   0.455 |    0.988 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__0_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__0_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_4_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.993
  Arrival Time                  0.472
  Slack Time                   -0.521
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_4_          | CP ^         |         |       |   0.166 |    0.686 | 
     | normalizer_inst/sum_reg_4_          | CP ^ -> Q ^  | DFQD4   | 0.062 |   0.228 |    0.748 | 
     | normalizer_inst/FE_OCPC2679_sum_4   | I ^ -> Z ^   | BUFFD8  | 0.033 |   0.260 |    0.781 | 
     | normalizer_inst/FE_OFC1783_sum_4    | I ^ -> Z ^   | BUFFD2  | 0.055 |   0.315 |    0.836 | 
     | normalizer_inst/FE_OFC2082_n        | I ^ -> Z ^   | BUFFD1  | 0.059 |   0.374 |    0.895 | 
     | normalizer_inst/U10588              | A2 ^ -> ZN v | CKND2D2 | 0.014 |   0.388 |    0.909 | 
     | normalizer_inst/FE_RC_1576_0        | A2 v -> ZN ^ | ND3D2   | 0.012 |   0.400 |    0.921 | 
     | normalizer_inst/U10586              | A1 ^ -> ZN v | ND3D2   | 0.016 |   0.416 |    0.936 | 
     | normalizer_inst/U7123               | A2 v -> ZN ^ | CKND2D2 | 0.014 |   0.430 |    0.951 | 
     | normalizer_inst/U3916               | B1 ^ -> ZN v | INR2XD1 | 0.008 |   0.438 |    0.959 | 
     | normalizer_inst/U12362              | A2 v -> ZN ^ | NR2D1   | 0.016 |   0.455 |    0.975 | 
     | normalizer_inst/U8862               | A1 ^ -> ZN v | OAI21D1 | 0.018 |   0.472 |    0.993 | 
     | normalizer_inst/div_out_1_reg_0__0_ | D v          | DFQD1   | 0.000 |   0.472 |    0.993 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__0_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__0_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_11_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.994
  Arrival Time                  0.478
  Slack Time                   -0.516
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_11_         | CP ^         |         |       |   0.166 |    0.682 | 
     | normalizer_inst/sum_reg_11_         | CP ^ -> Q ^  | DFQD1   | 0.054 |   0.220 |    0.736 | 
     | normalizer_inst/FE_PSC4039_sum_11   | I ^ -> Z ^   | BUFFD3  | 0.037 |   0.257 |    0.774 | 
     | normalizer_inst/FE_OCPC2523_sum_11  | I ^ -> Z ^   | CKBD1   | 0.029 |   0.286 |    0.802 | 
     | normalizer_inst/FE_OCPC2525_sum_11  | I ^ -> ZN v  | INVD3   | 0.034 |   0.320 |    0.836 | 
     | normalizer_inst/FE_OFC2193_n        | I v -> Z v   | BUFFD3  | 0.068 |   0.388 |    0.904 | 
     | normalizer_inst/U7131               | A2 v -> ZN ^ | ND2D1   | 0.027 |   0.414 |    0.930 | 
     | normalizer_inst/FE_RC_408_0         | A1 ^ -> ZN v | OAI22D2 | 0.010 |   0.424 |    0.941 | 
     | normalizer_inst/U9                  | A1 v -> ZN ^ | ND2D2   | 0.014 |   0.438 |    0.954 | 
     | normalizer_inst/FE_RC_140_0         | A2 ^ -> ZN v | ND3D4   | 0.018 |   0.456 |    0.972 | 
     | normalizer_inst/U7180               | A2 v -> ZN ^ | ND2D2   | 0.012 |   0.468 |    0.985 | 
     | normalizer_inst/U10786              | A2 ^ -> ZN v | ND2D2   | 0.009 |   0.478 |    0.994 | 
     | normalizer_inst/div_out_2_reg_1__0_ | D v          | DFQD1   | 0.000 |   0.478 |    0.994 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__1_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__1_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_11_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.993
  Arrival Time                  0.480
  Slack Time                   -0.513
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_11_         | CP ^         |         |       |   0.166 |    0.679 | 
     | normalizer_inst/sum_reg_11_         | CP ^ -> Q ^  | DFQD1   | 0.054 |   0.220 |    0.734 | 
     | normalizer_inst/FE_PSC4039_sum_11   | I ^ -> Z ^   | BUFFD3  | 0.037 |   0.257 |    0.771 | 
     | normalizer_inst/FE_OCPC2523_sum_11  | I ^ -> Z ^   | CKBD1   | 0.029 |   0.286 |    0.799 | 
     | normalizer_inst/FE_OCPC2525_sum_11  | I ^ -> ZN v  | INVD3   | 0.034 |   0.320 |    0.833 | 
     | normalizer_inst/FE_OFC2193_n        | I v -> Z v   | BUFFD3  | 0.068 |   0.388 |    0.901 | 
     | normalizer_inst/FE_RC_2385_0        | A3 v -> ZN ^ | ND3D2   | 0.027 |   0.414 |    0.928 | 
     | normalizer_inst/U10516              | A1 ^ -> ZN v | AOI21D4 | 0.012 |   0.426 |    0.939 | 
     | normalizer_inst/U4449               | A2 v -> ZN ^ | NR2D4   | 0.018 |   0.444 |    0.957 | 
     | normalizer_inst/FE_RC_629_0         | A2 ^ -> ZN v | ND2D3   | 0.014 |   0.458 |    0.971 | 
     | normalizer_inst/FE_OCPC3900_n12225  | I v -> Z v   | BUFFD1  | 0.022 |   0.480 |    0.993 | 
     | normalizer_inst/div_out_2_reg_0__1_ | D v          | DFQD1   | 0.000 |   0.480 |    0.993 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__5_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__5_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.992
  Arrival Time                  0.481
  Slack Time                   -0.511
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_          | CP ^         |         |       |   0.165 |    0.676 | 
     | normalizer_inst/sum_reg_9_          | CP ^ -> Q ^  | DFQD4   | 0.060 |   0.225 |    0.736 | 
     | normalizer_inst/FE_OCPC3225_sum_9   | I ^ -> Z ^   | BUFFD1  | 0.025 |   0.251 |    0.761 | 
     | normalizer_inst/FE_OCPC2472_sum_9   | I ^ -> Z ^   | BUFFD4  | 0.028 |   0.278 |    0.789 | 
     | normalizer_inst/FE_OCPC2359_sum_9   | I ^ -> Z ^   | BUFFD2  | 0.034 |   0.312 |    0.823 | 
     | normalizer_inst/FE_OFC2228_sum_9    | I ^ -> ZN v  | CKND4   | 0.046 |   0.358 |    0.869 | 
     | normalizer_inst/U8072               | A2 v -> ZN ^ | NR2XD1  | 0.029 |   0.387 |    0.898 | 
     | normalizer_inst/U6144               | A1 ^ -> ZN v | NR2D2   | 0.011 |   0.398 |    0.909 | 
     | normalizer_inst/U5072               | A2 v -> ZN ^ | CKND2D1 | 0.016 |   0.415 |    0.925 | 
     | normalizer_inst/U2501               | I ^ -> ZN v  | CKND2   | 0.011 |   0.426 |    0.936 | 
     | normalizer_inst/U6143               | A2 v -> ZN ^ | ND2D4   | 0.013 |   0.439 |    0.949 | 
     | normalizer_inst/U6655               | A1 ^ -> ZN v | ND2D8   | 0.015 |   0.453 |    0.964 | 
     | normalizer_inst/FE_OCPC2308_n12212  | I v -> ZN ^  | CKND12  | 0.014 |   0.467 |    0.978 | 
     | normalizer_inst/FE_OCPC2647_n2652   | I ^ -> ZN v  | INVD16  | 0.012 |   0.479 |    0.990 | 
     | normalizer_inst/div_out_2_reg_1__5_ | D v          | DFQD1   | 0.002 |   0.481 |    0.992 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__1_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__1_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_11_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.993
  Arrival Time                  0.484
  Slack Time                   -0.510
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_11_         | CP ^         |         |       |   0.166 |    0.675 | 
     | normalizer_inst/sum_reg_11_         | CP ^ -> Q ^  | DFQD1   | 0.054 |   0.220 |    0.730 | 
     | normalizer_inst/FE_PSC4039_sum_11   | I ^ -> Z ^   | BUFFD3  | 0.037 |   0.257 |    0.767 | 
     | normalizer_inst/FE_OCPC2523_sum_11  | I ^ -> Z ^   | CKBD1   | 0.029 |   0.286 |    0.796 | 
     | normalizer_inst/FE_OCPC2525_sum_11  | I ^ -> ZN v  | INVD3   | 0.034 |   0.320 |    0.830 | 
     | normalizer_inst/FE_OFC2191_sum_11   | I v -> Z v   | BUFFD3  | 0.068 |   0.387 |    0.897 | 
     | normalizer_inst/U37                 | A2 v -> ZN ^ | CKND2D2 | 0.031 |   0.419 |    0.928 | 
     | normalizer_inst/FE_RC_1194_0        | B2 ^ -> ZN v | OAI22D4 | 0.014 |   0.432 |    0.942 | 
     | normalizer_inst/U10783              | A1 v -> ZN ^ | NR2XD2  | 0.011 |   0.443 |    0.953 | 
     | normalizer_inst/U8861               | A1 ^ -> ZN v | ND3D3   | 0.017 |   0.460 |    0.970 | 
     | normalizer_inst/FE_OCPC2490_n12221  | I v -> Z v   | BUFFD1  | 0.023 |   0.484 |    0.993 | 
     | normalizer_inst/div_out_1_reg_0__1_ | D v          | DFQD1   | 0.000 |   0.484 |    0.993 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__4_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__4_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_7_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.992
  Arrival Time                  0.494
  Slack Time                   -0.497
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_7_          | CP ^         |          |       |   0.166 |    0.663 | 
     | normalizer_inst/sum_reg_7_          | CP ^ -> Q ^  | DFQD4    | 0.059 |   0.224 |    0.722 | 
     | normalizer_inst/FE_OCPC2501_sum_7   | I ^ -> Z ^   | BUFFD12  | 0.026 |   0.251 |    0.748 | 
     | normalizer_inst/FE_OCPC2503_sum_7   | I ^ -> ZN v  | CKND8    | 0.019 |   0.269 |    0.767 | 
     | normalizer_inst/FE_OFC1842_sum_7    | I v -> Z v   | CKBD8    | 0.052 |   0.321 |    0.819 | 
     | normalizer_inst/U579                | A2 v -> ZN ^ | ND2D2    | 0.071 |   0.392 |    0.890 | 
     | normalizer_inst/U4176               | A2 ^ -> ZN v | CKND2D4  | 0.012 |   0.404 |    0.902 | 
     | normalizer_inst/U4289               | A2 v -> ZN ^ | ND2D2    | 0.012 |   0.417 |    0.914 | 
     | normalizer_inst/U6891               | B ^ -> ZN v  | OAI211D4 | 0.018 |   0.434 |    0.932 | 
     | normalizer_inst/FE_RC_2060_0        | B1 v -> ZN ^ | IND2D4   | 0.017 |   0.451 |    0.948 | 
     | normalizer_inst/U6660               | A1 ^ -> ZN v | ND2D4    | 0.014 |   0.465 |    0.963 | 
     | normalizer_inst/FE_OFC1981_n6958    | I v -> ZN ^  | INVD8    | 0.014 |   0.480 |    0.977 | 
     | normalizer_inst/U10609              | A2 ^ -> ZN v | NR2D0    | 0.014 |   0.494 |    0.992 | 
     | normalizer_inst/div_out_2_reg_0__4_ | D v          | DFQD1    | 0.000 |   0.494 |    0.992 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__4_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__4_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_7_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.992
  Arrival Time                  0.495
  Slack Time                   -0.497
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_7_          | CP ^         |          |       |   0.166 |    0.663 | 
     | normalizer_inst/sum_reg_7_          | CP ^ -> Q ^  | DFQD4    | 0.059 |   0.225 |    0.722 | 
     | normalizer_inst/FE_OCPC2501_sum_7   | I ^ -> Z ^   | BUFFD12  | 0.026 |   0.251 |    0.748 | 
     | normalizer_inst/FE_OCPC2503_sum_7   | I ^ -> ZN v  | CKND8    | 0.019 |   0.269 |    0.766 | 
     | normalizer_inst/FE_OFC1842_sum_7    | I v -> Z v   | CKBD8    | 0.052 |   0.321 |    0.818 | 
     | normalizer_inst/U7286               | A2 v -> ZN ^ | ND2D2    | 0.054 |   0.376 |    0.873 | 
     | normalizer_inst/U3285               | B ^ -> ZN v  | OAI21D4  | 0.015 |   0.391 |    0.888 | 
     | normalizer_inst/U3284               | A1 v -> ZN ^ | ND2D3    | 0.011 |   0.401 |    0.898 | 
     | normalizer_inst/U8108               | B ^ -> ZN v  | OAI211D4 | 0.018 |   0.419 |    0.916 | 
     | normalizer_inst/U7186               | A1 v -> ZN ^ | ND2D4    | 0.019 |   0.439 |    0.936 | 
     | normalizer_inst/U4639_dup           | A1 ^ -> ZN v | ND2D8    | 0.025 |   0.464 |    0.961 | 
     | normalizer_inst/U1544               | A1 v -> Z v  | CKAN2D0  | 0.030 |   0.495 |    0.992 | 
     | normalizer_inst/div_out_2_reg_1__4_ | D v          | DFQD1    | 0.000 |   0.495 |    0.992 | 
     +--------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__6_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__6_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_11_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.990
  Arrival Time                  0.497
  Slack Time                   -0.493
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_11_         | CP ^         |         |       |   0.166 |    0.659 | 
     | normalizer_inst/sum_reg_11_         | CP ^ -> Q ^  | DFQD1   | 0.054 |   0.220 |    0.713 | 
     | normalizer_inst/FE_PSC4039_sum_11   | I ^ -> Z ^   | BUFFD3  | 0.037 |   0.257 |    0.751 | 
     | normalizer_inst/FE_OCPC2523_sum_11  | I ^ -> Z ^   | CKBD1   | 0.029 |   0.286 |    0.779 | 
     | normalizer_inst/FE_OCPC2525_sum_11  | I ^ -> ZN v  | INVD3   | 0.034 |   0.320 |    0.813 | 
     | normalizer_inst/U10455              | A2 v -> ZN ^ | NR2XD1  | 0.041 |   0.360 |    0.854 | 
     | normalizer_inst/U10452              | A1 ^ -> ZN v | OAI21D2 | 0.016 |   0.376 |    0.869 | 
     | normalizer_inst/U1899               | A1 v -> ZN ^ | ND2D2   | 0.012 |   0.388 |    0.882 | 
     | normalizer_inst/U1884               | A1 ^ -> ZN v | CKND2D4 | 0.011 |   0.399 |    0.892 | 
     | normalizer_inst/U10536              | I v -> ZN ^  | CKND6   | 0.011 |   0.410 |    0.904 | 
     | normalizer_inst/U10925              | A2 ^ -> ZN v | ND2D4   | 0.017 |   0.428 |    0.921 | 
     | normalizer_inst/U5034               | A2 v -> ZN ^ | ND2D8   | 0.018 |   0.446 |    0.939 | 
     | normalizer_inst/U4984               | A1 ^ -> ZN v | CKND2D3 | 0.018 |   0.464 |    0.957 | 
     | normalizer_inst/FE_OCPC2620_n12230  | I v -> Z v   | CKBD0   | 0.033 |   0.497 |    0.990 | 
     | normalizer_inst/div_out_1_reg_0__6_ | D v          | DFQD1   | 0.000 |   0.497 |    0.990 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__6_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__6_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.978
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.991
  Arrival Time                  0.498
  Slack Time                   -0.493
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_            | CP ^         |         |       |   0.165 |    0.658 | 
     | normalizer_inst/sum_reg_9_            | CP ^ -> Q ^  | DFQD4   | 0.060 |   0.225 |    0.718 | 
     | normalizer_inst/FE_OCPC2472_sum_9_dup | I ^ -> Z ^   | BUFFD3  | 0.031 |   0.256 |    0.749 | 
     | normalizer_inst/FE_OFC2229_sum_9      | I ^ -> ZN v  | CKND8   | 0.017 |   0.273 |    0.766 | 
     | normalizer_inst/FE_OFC2231_sum_9      | I v -> Z v   | BUFFD1  | 0.057 |   0.330 |    0.823 | 
     | normalizer_inst/U8294                 | A2 v -> ZN ^ | CKND2D2 | 0.028 |   0.359 |    0.851 | 
     | normalizer_inst/U7791                 | A1 ^ -> ZN v | CKND2D4 | 0.011 |   0.370 |    0.863 | 
     | normalizer_inst/FE_RC_309_0           | A2 v -> Z v  | AN2D4   | 0.020 |   0.390 |    0.883 | 
     | normalizer_inst/U6666                 | A1 v -> ZN ^ | NR2XD4  | 0.017 |   0.408 |    0.900 | 
     | normalizer_inst/U6820_dup             | A2 ^ -> ZN v | CKND2D8 | 0.019 |   0.427 |    0.920 | 
     | normalizer_inst/U7297                 | A2 v -> ZN ^ | ND2D8   | 0.016 |   0.443 |    0.936 | 
     | normalizer_inst/U642                  | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.470 |    0.963 | 
     | normalizer_inst/FE_OCPC3665_n12228    | I v -> Z v   | CKBD0   | 0.028 |   0.498 |    0.991 | 
     | normalizer_inst/div_out_2_reg_0__6_   | D v          | DFQD1   | 0.000 |   0.498 |    0.991 | 
     +---------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__3_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__3_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_11_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.991
  Arrival Time                  0.504
  Slack Time                   -0.487
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_11_         | CP ^         |         |       |   0.166 |    0.653 | 
     | normalizer_inst/sum_reg_11_         | CP ^ -> Q ^  | DFQD1   | 0.054 |   0.220 |    0.707 | 
     | normalizer_inst/FE_PSC4039_sum_11   | I ^ -> Z ^   | BUFFD3  | 0.037 |   0.257 |    0.745 | 
     | normalizer_inst/FE_OCPC2523_sum_11  | I ^ -> Z ^   | CKBD1   | 0.029 |   0.286 |    0.773 | 
     | normalizer_inst/FE_OCPC2525_sum_11  | I ^ -> ZN v  | INVD3   | 0.034 |   0.320 |    0.807 | 
     | normalizer_inst/FE_OFC2191_sum_11   | I v -> Z v   | BUFFD3  | 0.068 |   0.388 |    0.875 | 
     | normalizer_inst/U248                | A2 v -> ZN ^ | ND2D1   | 0.030 |   0.418 |    0.905 | 
     | normalizer_inst/U6532               | A1 ^ -> ZN v | NR2XD1  | 0.011 |   0.429 |    0.916 | 
     | normalizer_inst/FE_RC_1747_0        | A1 v -> ZN ^ | NR2XD1  | 0.012 |   0.441 |    0.928 | 
     | normalizer_inst/FE_RC_1957_0        | A2 ^ -> ZN v | AOI21D2 | 0.021 |   0.462 |    0.949 | 
     | normalizer_inst/FE_RC_1956_0        | A1 v -> ZN ^ | NR2D8   | 0.016 |   0.478 |    0.965 | 
     | normalizer_inst/U10554              | A2 ^ -> ZN v | ND2D8   | 0.025 |   0.503 |    0.990 | 
     | normalizer_inst/div_out_1_reg_0__3_ | D v          | DFQD1   | 0.001 |   0.504 |    0.991 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__5_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__5_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.991
  Arrival Time                  0.505
  Slack Time                   -0.487
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_          | CP ^         |         |       |   0.165 |    0.652 | 
     | normalizer_inst/sum_reg_9_          | CP ^ -> Q ^  | DFQD4   | 0.060 |   0.225 |    0.712 | 
     | normalizer_inst/FE_OCPC3225_sum_9   | I ^ -> Z ^   | BUFFD1  | 0.025 |   0.251 |    0.738 | 
     | normalizer_inst/FE_OCPC2472_sum_9   | I ^ -> Z ^   | BUFFD4  | 0.028 |   0.278 |    0.765 | 
     | normalizer_inst/FE_OCPC2359_sum_9   | I ^ -> Z ^   | BUFFD2  | 0.034 |   0.313 |    0.799 | 
     | normalizer_inst/FE_OFC2228_sum_9    | I ^ -> ZN v  | CKND4   | 0.046 |   0.358 |    0.845 | 
     | normalizer_inst/U548                | A2 v -> ZN ^ | NR2XD1  | 0.033 |   0.391 |    0.878 | 
     | normalizer_inst/U8442               | A1 ^ -> ZN v | NR2XD1  | 0.017 |   0.408 |    0.895 | 
     | normalizer_inst/U6802               | A2 v -> ZN ^ | CKND2D2 | 0.014 |   0.422 |    0.909 | 
     | normalizer_inst/U407                | I ^ -> ZN v  | CKND2   | 0.010 |   0.432 |    0.918 | 
     | normalizer_inst/U2493               | A2 v -> ZN ^ | ND2D4   | 0.012 |   0.444 |    0.931 | 
     | normalizer_inst/U3692               | A1 ^ -> ZN v | ND2D8   | 0.014 |   0.458 |    0.945 | 
     | normalizer_inst/FE_OCPC2643_n4116   | I v -> Z v   | BUFFD2  | 0.023 |   0.482 |    0.969 | 
     | normalizer_inst/FE_OCPC2654_n4116   | I v -> Z v   | CKBD2   | 0.023 |   0.505 |    0.991 | 
     | normalizer_inst/div_out_1_reg_0__5_ | D v          | DFQD1   | 0.000 |   0.505 |    0.991 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__4_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__4_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.991
  Arrival Time                  0.505
  Slack Time                   -0.485
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_          | CP ^         |         |       |   0.165 |    0.651 | 
     | normalizer_inst/sum_reg_9_          | CP ^ -> Q v  | DFQD4   | 0.064 |   0.229 |    0.715 | 
     | normalizer_inst/FE_OCPC3225_sum_9   | I v -> Z v   | BUFFD1  | 0.026 |   0.256 |    0.741 | 
     | normalizer_inst/FE_OCPC2472_sum_9   | I v -> Z v   | BUFFD4  | 0.026 |   0.282 |    0.767 | 
     | normalizer_inst/FE_OCPC2359_sum_9   | I v -> Z v   | BUFFD2  | 0.032 |   0.313 |    0.799 | 
     | normalizer_inst/FE_OFC2228_sum_9    | I v -> ZN ^  | CKND4   | 0.053 |   0.366 |    0.851 | 
     | normalizer_inst/U537                | A2 ^ -> ZN v | CKND2D2 | 0.022 |   0.388 |    0.873 | 
     | normalizer_inst/FE_RC_981_0         | A1 v -> ZN ^ | OAI21D2 | 0.024 |   0.412 |    0.897 | 
     | normalizer_inst/U6686               | A1 ^ -> ZN v | CKND2D2 | 0.012 |   0.424 |    0.909 | 
     | normalizer_inst/U422                | A2 v -> ZN ^ | ND2D2   | 0.013 |   0.437 |    0.922 | 
     | normalizer_inst/U8542               | I ^ -> ZN v  | CKND4   | 0.010 |   0.447 |    0.932 | 
     | normalizer_inst/U3692               | A2 v -> ZN ^ | ND2D8   | 0.012 |   0.459 |    0.944 | 
     | normalizer_inst/FE_OCPC2642_n4116   | I ^ -> ZN v  | CKND6   | 0.010 |   0.470 |    0.955 | 
     | normalizer_inst/U8562               | A1 v -> ZN ^ | NR2XD8  | 0.017 |   0.487 |    0.972 | 
     | normalizer_inst/U8569               | A1 ^ -> ZN v | NR2D0   | 0.019 |   0.505 |    0.991 | 
     | normalizer_inst/div_out_1_reg_0__4_ | D v          | DFQD1   | 0.000 |   0.505 |    0.991 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__3_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__3_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_7_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.992
  Arrival Time                  0.510
  Slack Time                   -0.482
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_7_          | CP ^         |         |       |   0.166 |    0.648 | 
     | normalizer_inst/sum_reg_7_          | CP ^ -> Q ^  | DFQD4   | 0.059 |   0.224 |    0.707 | 
     | normalizer_inst/FE_OCPC2501_sum_7   | I ^ -> Z ^   | BUFFD12 | 0.026 |   0.251 |    0.733 | 
     | normalizer_inst/FE_OCPC2503_sum_7   | I ^ -> ZN v  | CKND8   | 0.019 |   0.269 |    0.752 | 
     | normalizer_inst/FE_OFC1842_sum_7    | I v -> Z v   | CKBD8   | 0.052 |   0.321 |    0.804 | 
     | normalizer_inst/U217                | A2 v -> ZN ^ | ND2D4   | 0.080 |   0.401 |    0.883 | 
     | normalizer_inst/U200                | A1 ^ -> ZN v | OAI21D4 | 0.012 |   0.412 |    0.895 | 
     | normalizer_inst/U8414               | B v -> ZN ^  | AOI21D4 | 0.020 |   0.432 |    0.915 | 
     | normalizer_inst/U6456               | A2 ^ -> ZN v | ND2D8   | 0.017 |   0.449 |    0.931 | 
     | normalizer_inst/U7522               | A1 v -> ZN ^ | ND2D8   | 0.013 |   0.462 |    0.944 | 
     | normalizer_inst/U10537              | A1 ^ -> ZN v | CKND2D8 | 0.021 |   0.483 |    0.965 | 
     | normalizer_inst/FE_OFC2106_n12211   | I v -> Z v   | CKBD4   | 0.027 |   0.510 |    0.992 | 
     | normalizer_inst/div_out_2_reg_1__3_ | D v          | DFQD1   | 0.000 |   0.510 |    0.992 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__7_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__7_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_2_reg_1__0_/Q  (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.977
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.990
  Arrival Time                  0.509
  Slack Time                   -0.481
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.239
     = Beginpoint Arrival Time       0.239
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_2_reg_1__0_  | CP ^         |         |       |   0.239 |    0.720 | 
     | normalizer_inst/div_in_2_reg_1__0_  | CP ^ -> Q v  | DFQD1   | 0.067 |   0.306 |    0.787 | 
     | normalizer_inst/U757                | A2 v -> ZN ^ | ND2D4   | 0.016 |   0.322 |    0.803 | 
     | normalizer_inst/U733                | B2 ^ -> ZN v | IND3D2  | 0.019 |   0.341 |    0.822 | 
     | normalizer_inst/U4633               | A1 v -> ZN ^ | ND2D3   | 0.019 |   0.360 |    0.841 | 
     | normalizer_inst/U4632               | A1 ^ -> ZN v | OAI21D4 | 0.014 |   0.374 |    0.855 | 
     | normalizer_inst/FE_RC_169_0         | A1 v -> ZN ^ | AOI21D4 | 0.027 |   0.401 |    0.882 | 
     | normalizer_inst/U7142               | A1 ^ -> ZN v | OAI21D4 | 0.018 |   0.419 |    0.900 | 
     | normalizer_inst/U2613               | A1 v -> ZN ^ | ND2D4   | 0.013 |   0.432 |    0.913 | 
     | normalizer_inst/U7994_dup           | A1 ^ -> ZN v | ND2D8   | 0.021 |   0.453 |    0.934 | 
     | normalizer_inst/FE_RC_1203_0        | A1 v -> ZN ^ | ND2D8   | 0.021 |   0.474 |    0.955 | 
     | normalizer_inst/FE_OFC1672_n4487    | I ^ -> ZN v  | INVD2   | 0.012 |   0.486 |    0.967 | 
     | normalizer_inst/FE_OCPC3804_n12223  | I v -> Z v   | CKBD0   | 0.022 |   0.509 |    0.990 | 
     | normalizer_inst/div_out_2_reg_1__7_ | D v          | DFQD1   | 0.000 |   0.509 |    0.990 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__2_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__2_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_4_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.983
  Arrival Time                  0.507
  Slack Time                   -0.477
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_4_          | CP ^         |         |       |   0.166 |    0.642 | 
     | normalizer_inst/sum_reg_4_          | CP ^ -> Q v  | DFQD4   | 0.066 |   0.231 |    0.708 | 
     | normalizer_inst/FE_OCPC2679_sum_4   | I v -> Z v   | BUFFD8  | 0.031 |   0.262 |    0.739 | 
     | normalizer_inst/FE_OFC1783_sum_4    | I v -> Z v   | BUFFD2  | 0.045 |   0.308 |    0.784 | 
     | normalizer_inst/FE_OFC2082_n        | I v -> Z v   | BUFFD1  | 0.054 |   0.362 |    0.838 | 
     | normalizer_inst/U4717               | A2 v -> ZN ^ | CKND2D2 | 0.026 |   0.388 |    0.864 | 
     | normalizer_inst/U273                | A1 ^ -> ZN v | ND2D2   | 0.014 |   0.402 |    0.878 | 
     | normalizer_inst/FE_RC_1656_0        | B1 v -> ZN ^ | IND3D4  | 0.014 |   0.415 |    0.892 | 
     | normalizer_inst/U205                | A1 ^ -> ZN v | CKND2D4 | 0.012 |   0.427 |    0.904 | 
     | normalizer_inst/U2384               | A1 v -> ZN ^ | CKND2D8 | 0.017 |   0.444 |    0.920 | 
     | normalizer_inst/U3238               | A2 ^ -> ZN v | ND2D4   | 0.015 |   0.459 |    0.936 | 
     | normalizer_inst/U7314               | A2 v -> ZN ^ | ND2D8   | 0.016 |   0.475 |    0.952 | 
     | normalizer_inst/U1690               | A2 ^ -> Z ^  | CKAN2D0 | 0.031 |   0.507 |    0.983 | 
     | normalizer_inst/div_out_2_reg_0__2_ | D ^          | DFQD1   | 0.000 |   0.507 |    0.983 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__5_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__5_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_7_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.991
  Arrival Time                  0.516
  Slack Time                   -0.475
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_7_          | CP ^         |          |       |   0.166 |    0.641 | 
     | normalizer_inst/sum_reg_7_          | CP ^ -> Q ^  | DFQD4    | 0.059 |   0.224 |    0.700 | 
     | normalizer_inst/FE_OCPC2501_sum_7   | I ^ -> Z ^   | BUFFD12  | 0.026 |   0.251 |    0.726 | 
     | normalizer_inst/FE_OCPC2503_sum_7   | I ^ -> ZN v  | CKND8    | 0.019 |   0.269 |    0.745 | 
     | normalizer_inst/FE_OFC1842_sum_7    | I v -> Z v   | CKBD8    | 0.052 |   0.321 |    0.797 | 
     | normalizer_inst/U7344               | A2 v -> ZN ^ | ND2D2    | 0.067 |   0.388 |    0.864 | 
     | normalizer_inst/FE_RC_1154_0        | A2 ^ -> ZN v | NR2D2    | 0.010 |   0.398 |    0.873 | 
     | normalizer_inst/FE_RC_1153_0        | B1 v -> ZN ^ | INR2XD2  | 0.012 |   0.410 |    0.886 | 
     | normalizer_inst/U8818               | B ^ -> ZN v  | OAI211D4 | 0.019 |   0.430 |    0.905 | 
     | normalizer_inst/U8817               | A1 v -> ZN ^ | ND2D3    | 0.012 |   0.442 |    0.917 | 
     | normalizer_inst/U3848               | A1 ^ -> ZN v | ND2D4    | 0.015 |   0.457 |    0.933 | 
     | normalizer_inst/FE_OCPC2655_n4804   | I v -> ZN ^  | INVD12   | 0.014 |   0.472 |    0.947 | 
     | normalizer_inst/FE_OCPC2659_n4804   | I ^ -> ZN v  | CKND8    | 0.018 |   0.490 |    0.965 | 
     | normalizer_inst/FE_OCPC3698_n1174   | I v -> Z v   | CKBD0    | 0.026 |   0.516 |    0.991 | 
     | normalizer_inst/div_out_2_reg_0__5_ | D v          | DFQD1    | 0.000 |   0.516 |    0.991 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__3_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__3_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_11_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.991
  Arrival Time                  0.520
  Slack Time                   -0.472
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +--------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                       |              |        |       |  Time   |   Time   | 
     |---------------------------------------+--------------+--------+-------+---------+----------| 
     | normalizer_inst/sum_reg_11_           | CP ^         |        |       |   0.166 |    0.637 | 
     | normalizer_inst/sum_reg_11_           | CP ^ -> Q ^  | DFQD1  | 0.054 |   0.220 |    0.692 | 
     | normalizer_inst/FE_PSC4039_sum_11     | I ^ -> Z ^   | BUFFD3 | 0.037 |   0.257 |    0.729 | 
     | normalizer_inst/FE_OCPC2523_sum_11    | I ^ -> Z ^   | CKBD1  | 0.029 |   0.286 |    0.758 | 
     | normalizer_inst/FE_OCPC2525_sum_11    | I ^ -> ZN v  | INVD3  | 0.034 |   0.320 |    0.792 | 
     | normalizer_inst/FE_OFC2193_n          | I v -> Z v   | BUFFD3 | 0.068 |   0.388 |    0.859 | 
     | normalizer_inst/U5287                 | A2 v -> ZN ^ | NR2XD0 | 0.035 |   0.422 |    0.894 | 
     | normalizer_inst/U175                  | A3 ^ -> ZN v | NR3D1  | 0.029 |   0.451 |    0.923 | 
     | normalizer_inst/U10917_dup            | A2 v -> ZN ^ | ND2D3  | 0.018 |   0.469 |    0.941 | 
     | normalizer_inst/U4701_dup             | A1 ^ -> ZN v | ND2D8  | 0.019 |   0.488 |    0.960 | 
     | normalizer_inst/FE_OCPC3238_FE_RN_130 | I v -> Z v   | BUFFD1 | 0.032 |   0.520 |    0.991 | 
     | normalizer_inst/div_out_2_reg_0__3_   | D v          | DFQD1  | 0.000 |   0.520 |    0.991 | 
     +--------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__6_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__6_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_2_reg_1__0_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.978
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.990
  Arrival Time                  0.526
  Slack Time                   -0.464
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.239
     = Beginpoint Arrival Time       0.239
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_2_reg_1__0_  | CP ^         |         |       |   0.239 |    0.702 | 
     | normalizer_inst/div_in_2_reg_1__0_  | CP ^ -> Q ^  | DFQD1   | 0.063 |   0.302 |    0.766 | 
     | normalizer_inst/U757                | A2 ^ -> ZN v | ND2D4   | 0.017 |   0.319 |    0.782 | 
     | normalizer_inst/U733                | B2 v -> ZN ^ | IND3D2  | 0.014 |   0.333 |    0.796 | 
     | normalizer_inst/U4633               | A1 ^ -> ZN v | ND2D3   | 0.018 |   0.351 |    0.814 | 
     | normalizer_inst/U4632               | A1 v -> ZN ^ | OAI21D4 | 0.020 |   0.371 |    0.834 | 
     | normalizer_inst/FE_RC_169_0         | A1 ^ -> ZN v | AOI21D4 | 0.018 |   0.389 |    0.853 | 
     | normalizer_inst/U7142               | A1 v -> ZN ^ | OAI21D4 | 0.023 |   0.412 |    0.875 | 
     | normalizer_inst/U2613               | A1 ^ -> ZN v | ND2D4   | 0.014 |   0.425 |    0.889 | 
     | normalizer_inst/U7994_dup           | A1 v -> ZN ^ | ND2D8   | 0.019 |   0.444 |    0.908 | 
     | normalizer_inst/U6866               | A1 ^ -> ZN v | ND2D8   | 0.017 |   0.461 |    0.925 | 
     | normalizer_inst/U6772               | A1 v -> ZN ^ | ND2D8   | 0.013 |   0.474 |    0.938 | 
     | normalizer_inst/U580                | A2 ^ -> ZN v | ND2D4   | 0.018 |   0.492 |    0.956 | 
     | normalizer_inst/FE_OCPC2478_n12229  | I v -> Z v   | BUFFD1  | 0.034 |   0.526 |    0.990 | 
     | normalizer_inst/div_out_2_reg_1__6_ | D v          | DFQD1   | 0.000 |   0.526 |    0.990 | 
     +-------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__2_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__2_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_7_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.992
  Arrival Time                  0.540
  Slack Time                   -0.452
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_7_          | CP ^         |         |       |   0.166 |    0.617 | 
     | normalizer_inst/sum_reg_7_          | CP ^ -> Q v  | DFQD4   | 0.063 |   0.229 |    0.681 | 
     | normalizer_inst/FE_OCPC2501_sum_7   | I v -> Z v   | BUFFD12 | 0.027 |   0.256 |    0.708 | 
     | normalizer_inst/FE_OCPC2503_sum_7   | I v -> ZN ^  | CKND8   | 0.019 |   0.275 |    0.727 | 
     | normalizer_inst/FE_OFC1842_sum_7    | I ^ -> Z ^   | CKBD8   | 0.065 |   0.340 |    0.792 | 
     | normalizer_inst/U217                | A2 ^ -> ZN v | ND2D4   | 0.066 |   0.406 |    0.858 | 
     | normalizer_inst/U200                | A1 v -> ZN ^ | OAI21D4 | 0.017 |   0.423 |    0.875 | 
     | normalizer_inst/U8414               | B ^ -> ZN v  | AOI21D4 | 0.011 |   0.434 |    0.885 | 
     | normalizer_inst/U6456               | A2 v -> ZN ^ | ND2D8   | 0.014 |   0.447 |    0.899 | 
     | normalizer_inst/U7522               | A1 ^ -> ZN v | ND2D8   | 0.013 |   0.460 |    0.912 | 
     | normalizer_inst/U10537              | A1 v -> ZN ^ | CKND2D8 | 0.022 |   0.482 |    0.934 | 
     | normalizer_inst/FE_OFC2105_n12211   | I ^ -> ZN v  | CKND8   | 0.017 |   0.499 |    0.951 | 
     | normalizer_inst/U4937               | A2 v -> ZN ^ | NR2XD8  | 0.025 |   0.524 |    0.976 | 
     | normalizer_inst/U4939               | A1 ^ -> ZN v | NR2D0   | 0.016 |   0.540 |    0.992 | 
     | normalizer_inst/div_out_2_reg_1__2_ | D v          | DFQD1   | 0.000 |   0.540 |    0.992 | 
     +-------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__2_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__2_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_11_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.993
  Arrival Time                  0.542
  Slack Time                   -0.450
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_11_         | CP ^         |         |       |   0.166 |    0.616 | 
     | normalizer_inst/sum_reg_11_         | CP ^ -> Q ^  | DFQD1   | 0.054 |   0.220 |    0.670 | 
     | normalizer_inst/FE_PSC4039_sum_11   | I ^ -> Z ^   | BUFFD3  | 0.037 |   0.257 |    0.708 | 
     | normalizer_inst/FE_OCPC2523_sum_11  | I ^ -> Z ^   | CKBD1   | 0.029 |   0.286 |    0.736 | 
     | normalizer_inst/FE_OCPC2525_sum_11  | I ^ -> ZN v  | INVD3   | 0.034 |   0.320 |    0.770 | 
     | normalizer_inst/FE_OFC2191_sum_11   | I v -> Z v   | BUFFD3  | 0.068 |   0.387 |    0.838 | 
     | normalizer_inst/U12073              | A2 v -> ZN ^ | CKND2D1 | 0.038 |   0.425 |    0.876 | 
     | normalizer_inst/U8628               | A2 ^ -> ZN v | ND2D2   | 0.018 |   0.443 |    0.894 | 
     | normalizer_inst/FE_RC_375_0         | A1 v -> ZN ^ | ND2D2   | 0.014 |   0.457 |    0.907 | 
     | normalizer_inst/FE_RC_373_0         | B1 ^ -> ZN v | IND2D4  | 0.009 |   0.466 |    0.916 | 
     | normalizer_inst/FE_RC_374_0         | I v -> ZN ^  | CKND2   | 0.016 |   0.481 |    0.931 | 
     | normalizer_inst/U8030               | A2 ^ -> ZN v | ND2D8   | 0.020 |   0.501 |    0.951 | 
     | normalizer_inst/U10676              | A2 v -> ZN ^ | NR2XD8  | 0.025 |   0.526 |    0.977 | 
     | normalizer_inst/U1735               | A2 ^ -> ZN v | NR2D0   | 0.016 |   0.542 |    0.993 | 
     | normalizer_inst/div_out_1_reg_0__2_ | D v          | DFQD1   | 0.000 |   0.542 |    0.993 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__9_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__9_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.695
  Arrival Time                  0.396
  Slack Time                   -0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +--------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                       |              |        |       |  Time   |   Time   | 
     |---------------------------------------+--------------+--------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_            | CP ^         |        |       |   0.165 |    0.464 | 
     | normalizer_inst/sum_reg_9_            | CP ^ -> Q ^  | DFQD4  | 0.060 |   0.225 |    0.524 | 
     | normalizer_inst/FE_OCPC2472_sum_9_dup | I ^ -> Z ^   | BUFFD3 | 0.031 |   0.256 |    0.555 | 
     | normalizer_inst/FE_OFC2229_sum_9      | I ^ -> ZN v  | CKND8  | 0.017 |   0.273 |    0.572 | 
     | normalizer_inst/FE_OFC2234_sum_9      | I v -> ZN ^  | INVD4  | 0.018 |   0.292 |    0.590 | 
     | normalizer_inst/U2829                 | A2 ^ -> ZN v | ND2D1  | 0.017 |   0.308 |    0.607 | 
     | normalizer_inst/U886                  | A1 v -> ZN ^ | ND2D2  | 0.018 |   0.326 |    0.625 | 
     | normalizer_inst/U1930                 | A2 ^ -> ZN v | NR2D3  | 0.011 |   0.337 |    0.635 | 
     | normalizer_inst/U836                  | A1 v -> ZN ^ | NR2XD3 | 0.014 |   0.351 |    0.650 | 
     | normalizer_inst/U832                  | A2 ^ -> ZN v | ND2D8  | 0.018 |   0.369 |    0.668 | 
     | normalizer_inst/U3717                 | A1 v -> ZN ^ | ND2D4  | 0.016 |   0.385 |    0.684 | 
     | normalizer_inst/U813                  | I ^ -> ZN v  | INVD4  | 0.010 |   0.396 |    0.695 | 
     | normalizer_inst/div_out_1_reg_0__9_   | D v          | DFQD1  | 0.000 |   0.396 |    0.695 | 
     +--------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__10_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__10_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_7_/Q           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.693
  Arrival Time                  0.410
  Slack Time                   -0.283
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +--------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                      |              |         |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_7_           | CP ^         |         |       |   0.166 |    0.449 | 
     | normalizer_inst/sum_reg_7_           | CP ^ -> Q ^  | DFQD4   | 0.059 |   0.225 |    0.508 | 
     | normalizer_inst/FE_OCPC2501_sum_7    | I ^ -> Z ^   | BUFFD12 | 0.026 |   0.251 |    0.534 | 
     | normalizer_inst/FE_OCPC2503_sum_7    | I ^ -> ZN v  | CKND8   | 0.019 |   0.269 |    0.552 | 
     | normalizer_inst/U9507                | B v -> ZN ^  | OAI21D4 | 0.016 |   0.286 |    0.569 | 
     | normalizer_inst/U2034                | A2 ^ -> ZN v | ND3D2   | 0.020 |   0.306 |    0.589 | 
     | normalizer_inst/U2013                | A1 v -> ZN ^ | ND2D4   | 0.017 |   0.323 |    0.606 | 
     | normalizer_inst/U2007                | I ^ -> ZN v  | CKND3   | 0.011 |   0.334 |    0.617 | 
     | normalizer_inst/U1990                | A1 v -> ZN ^ | CKND2D4 | 0.011 |   0.345 |    0.628 | 
     | normalizer_inst/U2858                | A2 ^ -> ZN v | ND2D2   | 0.012 |   0.357 |    0.640 | 
     | normalizer_inst/U5713                | A1 v -> ZN ^ | ND2D2   | 0.013 |   0.370 |    0.653 | 
     | normalizer_inst/FE_OCPC3608_n1339    | I ^ -> Z ^   | CKBD0   | 0.021 |   0.391 |    0.674 | 
     | normalizer_inst/U982                 | A2 ^ -> ZN v | ND2D1   | 0.019 |   0.410 |    0.693 | 
     | normalizer_inst/div_out_1_reg_1__10_ | D v          | DFQD1   | 0.000 |   0.410 |    0.693 | 
     +--------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__10_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__10_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_7_/Q           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.694
  Arrival Time                  0.411
  Slack Time                   -0.283
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +--------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                      |              |         |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_7_           | CP ^         |         |       |   0.166 |    0.448 | 
     | normalizer_inst/sum_reg_7_           | CP ^ -> Q ^  | DFQD4   | 0.059 |   0.225 |    0.507 | 
     | normalizer_inst/FE_OCPC2501_sum_7    | I ^ -> Z ^   | BUFFD12 | 0.026 |   0.251 |    0.533 | 
     | normalizer_inst/FE_OCPC2503_sum_7    | I ^ -> ZN v  | CKND8   | 0.019 |   0.269 |    0.552 | 
     | normalizer_inst/U8059                | A2 v -> ZN ^ | ND2D3   | 0.014 |   0.284 |    0.566 | 
     | normalizer_inst/U6536                | A2 ^ -> ZN v | ND2D1   | 0.012 |   0.295 |    0.578 | 
     | normalizer_inst/FE_RC_269_0          | A1 v -> ZN ^ | AOI21D1 | 0.023 |   0.318 |    0.601 | 
     | normalizer_inst/U3367                | A1 ^ -> ZN v | ND2D2   | 0.017 |   0.335 |    0.617 | 
     | normalizer_inst/U4317                | A1 v -> ZN ^ | ND2D2   | 0.012 |   0.347 |    0.629 | 
     | normalizer_inst/FE_RC_1893_0         | I ^ -> ZN v  | CKND1   | 0.010 |   0.356 |    0.639 | 
     | normalizer_inst/FE_RC_1892_0         | A1 v -> ZN ^ | ND2D2   | 0.012 |   0.369 |    0.651 | 
     | normalizer_inst/FE_RC_973_0          | A3 ^ -> ZN v | ND3D4   | 0.019 |   0.387 |    0.670 | 
     | normalizer_inst/FE_OCPC3578_n12218   | I v -> Z v   | CKBD0   | 0.024 |   0.411 |    0.694 | 
     | normalizer_inst/div_out_1_reg_0__10_ | D v          | DFQD1   | 0.000 |   0.411 |    0.694 | 
     +--------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__8_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__8_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.694
  Arrival Time                  0.415
  Slack Time                   -0.279
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +--------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                       |              |        |       |  Time   |   Time   | 
     |---------------------------------------+--------------+--------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_            | CP ^         |        |       |   0.165 |    0.445 | 
     | normalizer_inst/sum_reg_9_            | CP ^ -> Q v  | DFQD4  | 0.064 |   0.229 |    0.509 | 
     | normalizer_inst/FE_OCPC2472_sum_9_dup | I v -> Z v   | BUFFD3 | 0.032 |   0.261 |    0.540 | 
     | normalizer_inst/FE_OFC2229_sum_9      | I v -> ZN ^  | CKND8  | 0.018 |   0.279 |    0.558 | 
     | normalizer_inst/FE_OFC2234_sum_9      | I ^ -> ZN v  | INVD4  | 0.015 |   0.293 |    0.573 | 
     | normalizer_inst/U2829                 | A2 v -> ZN ^ | ND2D1  | 0.015 |   0.309 |    0.588 | 
     | normalizer_inst/U886                  | A1 ^ -> ZN v | ND2D2  | 0.018 |   0.326 |    0.606 | 
     | normalizer_inst/U1930                 | A2 v -> ZN ^ | NR2D3  | 0.022 |   0.348 |    0.627 | 
     | normalizer_inst/U836                  | A1 ^ -> ZN v | NR2XD3 | 0.014 |   0.363 |    0.642 | 
     | normalizer_inst/U832                  | A2 v -> ZN ^ | ND2D8  | 0.016 |   0.379 |    0.658 | 
     | normalizer_inst/U6757                 | I ^ -> ZN v  | INVD4  | 0.008 |   0.386 |    0.666 | 
     | normalizer_inst/U6785                 | A2 v -> ZN ^ | ND2D4  | 0.014 |   0.401 |    0.680 | 
     | normalizer_inst/U3705                 | A1 ^ -> ZN v | ND2D8  | 0.014 |   0.415 |    0.694 | 
     | normalizer_inst/div_out_1_reg_0__8_   | D v          | DFQD1  | 0.000 |   0.415 |    0.694 | 
     +--------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__0_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__0_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_3_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.729
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.736
  Arrival Time                  0.458
  Slack Time                   -0.278
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +---------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                     |              |           |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_3_          | CP ^         |           |       |   0.165 |    0.443 | 
     | normalizer_inst/sum_reg_3_          | CP ^ -> Q v  | DFQD4     | 0.068 |   0.234 |    0.512 | 
     | normalizer_inst/FE_OCPC2445_sum_3   | I v -> ZN ^  | CKND8     | 0.015 |   0.249 |    0.527 | 
     | normalizer_inst/U8503               | A1 ^ -> ZN v | NR2D2     | 0.009 |   0.258 |    0.536 | 
     | normalizer_inst/U10942              | I v -> ZN ^  | CKND2     | 0.011 |   0.269 |    0.547 | 
     | normalizer_inst/U3760               | A2 ^ -> ZN v | ND2D3     | 0.012 |   0.280 |    0.558 | 
     | normalizer_inst/FE_RC_2531_0        | B1 v -> ZN ^ | IND2D4    | 0.012 |   0.293 |    0.571 | 
     | normalizer_inst/U3630               | A2 ^ -> ZN v | ND2D8     | 0.018 |   0.311 |    0.589 | 
     | normalizer_inst/FE_OFC1203_n9784    | I v -> ZN ^  | INVD12    | 0.020 |   0.332 |    0.610 | 
     | normalizer_inst/FE_OFC1527_n12131   | I ^ -> Z ^   | BUFFD1    | 0.043 |   0.375 |    0.652 | 
     | normalizer_inst/U11094              | A1 ^ -> ZN v | ND2D1     | 0.018 |   0.393 |    0.670 | 
     | normalizer_inst/U12068              | A3 v -> ZN ^ | ND3D2     | 0.017 |   0.410 |    0.688 | 
     | normalizer_inst/U10509              | A2 ^ -> ZN v | AOI211XD2 | 0.017 |   0.427 |    0.705 | 
     | normalizer_inst/FE_RC_669_0         | A1 v -> ZN ^ | AOI22D2   | 0.013 |   0.440 |    0.718 | 
     | normalizer_inst/U7162               | C ^ -> ZN v  | OAI211D2  | 0.018 |   0.458 |    0.736 | 
     | normalizer_inst/div_out_1_reg_1__0_ | D v          | DFQD1     | 0.000 |   0.458 |    0.736 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__1_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__1_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_10_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.708
+ Hold                          0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.714
  Arrival Time                  0.471
  Slack Time                   -0.243
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +----------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                              |              |         |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_10_                  | CP ^         |         |       |   0.166 |    0.409 | 
     | normalizer_inst/sum_reg_10_                  | CP ^ -> Q ^  | DFQD4   | 0.067 |   0.232 |    0.476 | 
     | normalizer_inst/FE_OCPC2481_sum_10           | I ^ -> ZN v  | CKND0   | 0.054 |   0.286 |    0.530 | 
     | normalizer_inst/FE_OCPC2275_FE_OFN267_sum_10 | I v -> Z v   | BUFFD1  | 0.058 |   0.344 |    0.587 | 
     | normalizer_inst/FE_OFC1995_sum_10            | I v -> Z v   | BUFFD2  | 0.056 |   0.400 |    0.644 | 
     | normalizer_inst/U7167                        | B1 v -> ZN ^ | IND2D2  | 0.022 |   0.422 |    0.666 | 
     | normalizer_inst/U4671                        | A2 ^ -> ZN v | ND2D2   | 0.013 |   0.436 |    0.679 | 
     | normalizer_inst/FE_RC_1166_0                 | B1 v -> ZN ^ | IIND4D4 | 0.012 |   0.448 |    0.691 | 
     | normalizer_inst/U7164                        | A2 ^ -> ZN v | ND3D2   | 0.023 |   0.471 |    0.714 | 
     | normalizer_inst/div_out_1_reg_1__1_          | D v          | DFQD1   | 0.000 |   0.471 |    0.714 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__10_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__10_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_8_/Q           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.680
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.692
  Arrival Time                  0.450
  Slack Time                   -0.242
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +--------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                      |              |         |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_8_           | CP ^         |         |       |   0.165 |    0.408 | 
     | normalizer_inst/sum_reg_8_           | CP ^ -> Q ^  | DFQD4   | 0.062 |   0.228 |    0.470 | 
     | normalizer_inst/FE_OCPC3897_sum_8    | I ^ -> Z ^   | CKBD0   | 0.028 |   0.255 |    0.498 | 
     | normalizer_inst/FE_OCPC2535_sum_8    | I ^ -> Z ^   | BUFFD4  | 0.024 |   0.279 |    0.521 | 
     | normalizer_inst/FE_OFC1955_sum_8     | I ^ -> Z ^   | CKBD2   | 0.034 |   0.313 |    0.555 | 
     | normalizer_inst/U9867                | A2 ^ -> ZN v | ND2D0   | 0.019 |   0.333 |    0.575 | 
     | normalizer_inst/U10065               | A1 v -> Z v  | AN2XD1  | 0.019 |   0.352 |    0.594 | 
     | normalizer_inst/U5523                | A2 v -> ZN ^ | CKND2D2 | 0.017 |   0.368 |    0.610 | 
     | normalizer_inst/U10513               | A1 ^ -> ZN v | NR2D4   | 0.013 |   0.381 |    0.623 | 
     | normalizer_inst/U5412                | A1 v -> ZN ^ | ND2D4   | 0.017 |   0.398 |    0.640 | 
     | normalizer_inst/U5410                | A1 ^ -> ZN v | ND2D8   | 0.021 |   0.419 |    0.661 | 
     | normalizer_inst/FE_OCPC2583_n12220   | I v -> Z v   | CKBD0   | 0.031 |   0.450 |    0.692 | 
     | normalizer_inst/div_out_2_reg_0__10_ | D v          | DFQD1   | 0.000 |   0.450 |    0.692 | 
     +--------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__10_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__10_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_2_reg_1__4_/Q   (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.680
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.690
  Arrival Time                  0.452
  Slack Time                   -0.238
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +--------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                      |              |         |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_2_reg_1__4_   | CP ^         |         |       |   0.199 |    0.437 | 
     | normalizer_inst/div_in_2_reg_1__4_   | CP ^ -> Q v  | DFQD2   | 0.072 |   0.270 |    0.508 | 
     | normalizer_inst/U2338                | I v -> ZN ^  | CKND2   | 0.018 |   0.288 |    0.526 | 
     | normalizer_inst/U9492                | A2 ^ -> ZN v | NR2D0   | 0.012 |   0.300 |    0.538 | 
     | normalizer_inst/U7990                | A2 v -> ZN ^ | AOI21D1 | 0.024 |   0.324 |    0.562 | 
     | normalizer_inst/U7600                | A1 ^ -> ZN v | ND2D2   | 0.019 |   0.344 |    0.582 | 
     | normalizer_inst/FE_RC_382_0          | A2 v -> ZN ^ | OAI21D2 | 0.024 |   0.368 |    0.606 | 
     | normalizer_inst/U6448                | A1 ^ -> ZN v | CKND2D4 | 0.016 |   0.384 |    0.622 | 
     | normalizer_inst/U7107                | A2 v -> ZN ^ | ND3D8   | 0.018 |   0.401 |    0.639 | 
     | normalizer_inst/FE_RC_236_0          | A1 ^ -> ZN v | ND2D2   | 0.014 |   0.415 |    0.653 | 
     | normalizer_inst/FE_OCPC3168_n12215   | I v -> Z v   | CKBD0   | 0.037 |   0.452 |    0.690 | 
     | normalizer_inst/div_out_2_reg_1__10_ | D v          | DFQD1   | 0.000 |   0.452 |    0.690 | 
     +--------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__7_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__7_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.683
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.697
  Arrival Time                  0.459
  Slack Time                   -0.237
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +--------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                       |              |        |       |  Time   |   Time   | 
     |---------------------------------------+--------------+--------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_            | CP ^         |        |       |   0.165 |    0.403 | 
     | normalizer_inst/sum_reg_9_            | CP ^ -> Q ^  | DFQD4  | 0.060 |   0.225 |    0.463 | 
     | normalizer_inst/FE_OCPC2472_sum_9_dup | I ^ -> Z ^   | BUFFD3 | 0.031 |   0.256 |    0.493 | 
     | normalizer_inst/FE_OFC2229_sum_9      | I ^ -> ZN v  | CKND8  | 0.017 |   0.273 |    0.510 | 
     | normalizer_inst/FE_OFC2233_sum_9      | I v -> ZN ^  | INVD1  | 0.077 |   0.350 |    0.587 | 
     | normalizer_inst/U8403_dup             | A2 ^ -> ZN v | ND2D2  | 0.025 |   0.375 |    0.612 | 
     | normalizer_inst/FE_RC_2334_0          | A1 v -> ZN ^ | ND3D3  | 0.014 |   0.389 |    0.626 | 
     | normalizer_inst/FE_DBTC62_n5390       | I ^ -> ZN v  | CKND3  | 0.009 |   0.398 |    0.635 | 
     | normalizer_inst/FE_RC_2511_0          | A2 v -> Z v  | OA21D4 | 0.032 |   0.430 |    0.668 | 
     | normalizer_inst/U3427_dup             | A2 v -> ZN ^ | ND2D8  | 0.017 |   0.447 |    0.684 | 
     | normalizer_inst/FE_OFC1033_n2921      | I ^ -> ZN v  | INVD4  | 0.012 |   0.459 |    0.697 | 
     | normalizer_inst/div_out_1_reg_1__7_   | D v          | DFQD1  | 0.000 |   0.459 |    0.697 | 
     +--------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_3_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__3_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.974
  Arrival Time                  0.744
  Slack Time                   -0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.680
     = Beginpoint Arrival Time       0.680
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__3_ | CP ^        |        |       |   0.680 |    0.910 | 
     | normalizer_inst/div_out_1_reg_1__3_ | CP ^ -> Q v | DFQD1  | 0.064 |   0.744 |    0.974 | 
     | normalizer_inst/psum_norm_1_reg_3_  | DA v        | DFXQD1 | 0.000 |   0.744 |    0.974 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_5_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_5_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__5_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.972
  Arrival Time                  0.745
  Slack Time                   -0.227
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.680
     = Beginpoint Arrival Time       0.680
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__5_ | CP ^        |        |       |   0.680 |    0.907 | 
     | normalizer_inst/div_out_1_reg_1__5_ | CP ^ -> Q v | DFQD1  | 0.065 |   0.745 |    0.972 | 
     | normalizer_inst/psum_norm_1_reg_5_  | DA v        | DFXQD1 | 0.000 |   0.745 |    0.972 | 
     +-----------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_6_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__6_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.972
  Arrival Time                  0.745
  Slack Time                   -0.227
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.680
     = Beginpoint Arrival Time       0.680
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__6_ | CP ^        |        |       |   0.680 |    0.907 | 
     | normalizer_inst/div_out_1_reg_1__6_ | CP ^ -> Q v | DFQD1  | 0.065 |   0.745 |    0.972 | 
     | normalizer_inst/psum_norm_1_reg_6_  | DA v        | DFXQD1 | 0.000 |   0.745 |    0.972 | 
     +-----------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_4_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_4_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__4_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.972
  Arrival Time                  0.745
  Slack Time                   -0.227
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.680
     = Beginpoint Arrival Time       0.680
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__4_ | CP ^        |        |       |   0.680 |    0.907 | 
     | normalizer_inst/div_out_1_reg_1__4_ | CP ^ -> Q v | DFQD1  | 0.065 |   0.745 |    0.972 | 
     | normalizer_inst/psum_norm_1_reg_4_  | DA v        | DFXQD1 | 0.000 |   0.745 |    0.972 | 
     +-----------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__9_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__9_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_11_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.691
  Arrival Time                  0.467
  Slack Time                   -0.224
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_11_         | CP ^         |         |       |   0.166 |    0.390 | 
     | normalizer_inst/sum_reg_11_         | CP ^ -> Q ^  | DFQD1   | 0.054 |   0.220 |    0.444 | 
     | normalizer_inst/FE_PSC4039_sum_11   | I ^ -> Z ^   | BUFFD3  | 0.037 |   0.257 |    0.481 | 
     | normalizer_inst/FE_OCPC2523_sum_11  | I ^ -> Z ^   | CKBD1   | 0.029 |   0.286 |    0.510 | 
     | normalizer_inst/FE_OCPC2525_sum_11  | I ^ -> ZN v  | INVD3   | 0.034 |   0.320 |    0.544 | 
     | normalizer_inst/U10234              | A2 v -> ZN ^ | CKND2D0 | 0.042 |   0.362 |    0.586 | 
     | normalizer_inst/FE_OFC1483_n8216    | I ^ -> ZN v  | CKND1   | 0.039 |   0.401 |    0.625 | 
     | normalizer_inst/U6218               | A2 v -> ZN ^ | ND2D4   | 0.023 |   0.424 |    0.648 | 
     | normalizer_inst/FE_OFC330_n1888     | I ^ -> ZN v  | INVD6   | 0.009 |   0.433 |    0.657 | 
     | normalizer_inst/FE_OCPC3236_n5070   | I v -> Z v   | CKBD0   | 0.034 |   0.467 |    0.691 | 
     | normalizer_inst/div_out_2_reg_1__9_ | D v          | DFQD1   | 0.000 |   0.467 |    0.691 | 
     +-------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_7_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__7_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.975
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.968
  Arrival Time                  0.746
  Slack Time                   -0.223
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.679
     = Beginpoint Arrival Time       0.679
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__7_ | CP ^        |        |       |   0.679 |    0.902 | 
     | normalizer_inst/div_out_1_reg_1__7_ | CP ^ -> Q v | DFQD1  | 0.066 |   0.746 |    0.968 | 
     | normalizer_inst/psum_norm_1_reg_7_  | DA v        | DFXQD1 | 0.000 |   0.746 |    0.968 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_2_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_2_/DA (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__2_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.960
  Arrival Time                  0.739
  Slack Time                   -0.222
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.680
     = Beginpoint Arrival Time       0.680
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__2_ | CP ^        |        |       |   0.680 |    0.902 | 
     | normalizer_inst/div_out_1_reg_1__2_ | CP ^ -> Q ^ | DFQD1  | 0.059 |   0.739 |    0.960 | 
     | normalizer_inst/psum_norm_1_reg_2_  | DA ^        | DFXQD4 | 0.000 |   0.739 |    0.960 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin normalizer_inst/div_sel_1_reg/CP 
Endpoint:   normalizer_inst/div_sel_1_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/count_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.673
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.684
  Arrival Time                  0.466
  Slack Time                   -0.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.398
     = Beginpoint Arrival Time       0.398
     +----------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell | Delay | Arrival | Required | 
     |                               |             |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/count_reg_0_  | CP ^        |       |       |   0.398 |    0.616 | 
     | normalizer_inst/count_reg_0_  | CP ^ -> Q v | DFQD1 | 0.068 |   0.466 |    0.684 | 
     | normalizer_inst/div_sel_1_reg | D v         | DFQD1 | 0.000 |   0.466 |    0.684 | 
     +----------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__9_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__9_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.693
  Arrival Time                  0.481
  Slack Time                   -0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                     |              |        |       |  Time   |   Time   | 
     |-------------------------------------+--------------+--------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_          | CP ^         |        |       |   0.165 |    0.377 | 
     | normalizer_inst/sum_reg_9_          | CP ^ -> Q ^  | DFQD4  | 0.060 |   0.225 |    0.437 | 
     | normalizer_inst/FE_OCPC3225_sum_9   | I ^ -> Z ^   | BUFFD1 | 0.025 |   0.251 |    0.463 | 
     | normalizer_inst/FE_OCPC2472_sum_9   | I ^ -> Z ^   | BUFFD4 | 0.028 |   0.278 |    0.490 | 
     | normalizer_inst/FE_OCPC2359_sum_9   | I ^ -> Z ^   | BUFFD2 | 0.034 |   0.312 |    0.525 | 
     | normalizer_inst/U2811               | A2 ^ -> ZN v | ND2D1  | 0.016 |   0.329 |    0.541 | 
     | normalizer_inst/U8896               | A1 v -> ZN ^ | ND2D2  | 0.016 |   0.345 |    0.557 | 
     | normalizer_inst/U9955               | A1 ^ -> Z ^  | OR2D1  | 0.023 |   0.368 |    0.581 | 
     | normalizer_inst/U8114               | A2 ^ -> ZN v | NR2XD1 | 0.013 |   0.382 |    0.594 | 
     | normalizer_inst/U8304               | A1 v -> ZN ^ | ND3D2  | 0.013 |   0.395 |    0.607 | 
     | normalizer_inst/U850                | A1 ^ -> ZN v | ND3D4  | 0.018 |   0.413 |    0.625 | 
     | normalizer_inst/U3219               | A2 v -> ZN ^ | ND2D4  | 0.020 |   0.433 |    0.645 | 
     | normalizer_inst/FE_OFC1304_n6812    | I ^ -> ZN v  | CKND3  | 0.019 |   0.453 |    0.665 | 
     | normalizer_inst/FE_OCPC3324_n6487   | I v -> Z v   | CKBD0  | 0.028 |   0.481 |    0.693 | 
     | normalizer_inst/div_out_2_reg_0__9_ | D v          | DFQD1  | 0.000 |   0.481 |    0.693 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_1_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_1_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__1_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.974
  Arrival Time                  0.764
  Slack Time                   -0.209
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.703
     = Beginpoint Arrival Time       0.703
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__1_ | CP ^        |        |       |   0.703 |    0.913 | 
     | normalizer_inst/div_out_1_reg_1__1_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.764 |    0.974 | 
     | normalizer_inst/psum_norm_1_reg_1_  | DA v        | DFXQD1 | 0.000 |   0.764 |    0.974 | 
     +-----------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__8_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__8_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                          0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.684
  Arrival Time                  0.480
  Slack Time                   -0.204
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_          | CP ^         |         |       |   0.165 |    0.370 | 
     | normalizer_inst/sum_reg_9_          | CP ^ -> Q ^  | DFQD4   | 0.060 |   0.225 |    0.430 | 
     | normalizer_inst/FE_OCPC3225_sum_9   | I ^ -> Z ^   | BUFFD1  | 0.025 |   0.251 |    0.455 | 
     | normalizer_inst/FE_OCPC2472_sum_9   | I ^ -> Z ^   | BUFFD4  | 0.028 |   0.278 |    0.483 | 
     | normalizer_inst/FE_OCPC2359_sum_9   | I ^ -> Z ^   | BUFFD2  | 0.034 |   0.313 |    0.517 | 
     | normalizer_inst/U2811               | A2 ^ -> ZN v | ND2D1   | 0.016 |   0.329 |    0.533 | 
     | normalizer_inst/U8896               | A1 v -> ZN ^ | ND2D2   | 0.016 |   0.345 |    0.549 | 
     | normalizer_inst/U2769               | I ^ -> ZN v  | CKND2   | 0.016 |   0.361 |    0.565 | 
     | normalizer_inst/U1927               | A2 v -> ZN ^ | CKND2D2 | 0.014 |   0.375 |    0.579 | 
     | normalizer_inst/U5695               | A1 ^ -> ZN v | NR2D2   | 0.008 |   0.383 |    0.588 | 
     | normalizer_inst/U5694               | A2 v -> ZN ^ | CKND2D3 | 0.016 |   0.399 |    0.604 | 
     | normalizer_inst/U1923               | A1 ^ -> ZN v | CKND2D4 | 0.011 |   0.410 |    0.614 | 
     | normalizer_inst/U10851              | I v -> ZN ^  | INVD1   | 0.017 |   0.427 |    0.631 | 
     | normalizer_inst/U8511               | A2 ^ -> ZN v | CKND2D4 | 0.016 |   0.443 |    0.648 | 
     | normalizer_inst/U3940               | A2 v -> ZN ^ | ND2D8   | 0.014 |   0.457 |    0.661 | 
     | normalizer_inst/FE_OCPC2765_n12214  | I ^ -> Z ^   | CKBD0   | 0.023 |   0.480 |    0.684 | 
     | normalizer_inst/div_out_2_reg_0__8_ | D ^          | DFQD1   | 0.000 |   0.480 |    0.684 | 
     +-------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__8_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__8_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_11_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.693
  Arrival Time                  0.491
  Slack Time                   -0.203
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_11_         | CP ^         |         |       |   0.166 |    0.368 | 
     | normalizer_inst/sum_reg_11_         | CP ^ -> Q ^  | DFQD1   | 0.054 |   0.220 |    0.423 | 
     | normalizer_inst/FE_PSC4039_sum_11   | I ^ -> Z ^   | BUFFD3  | 0.037 |   0.257 |    0.460 | 
     | normalizer_inst/FE_OCPC2523_sum_11  | I ^ -> Z ^   | CKBD1   | 0.029 |   0.286 |    0.489 | 
     | normalizer_inst/FE_OCPC2525_sum_11  | I ^ -> ZN v  | INVD3   | 0.034 |   0.320 |    0.523 | 
     | normalizer_inst/U10882              | B v -> Z v   | OA21D1  | 0.044 |   0.364 |    0.567 | 
     | normalizer_inst/U852                | A2 v -> ZN ^ | ND2D2   | 0.016 |   0.380 |    0.582 | 
     | normalizer_inst/FE_RC_2502_0        | B ^ -> ZN v  | IAO21D2 | 0.008 |   0.388 |    0.590 | 
     | normalizer_inst/U6826               | A2 v -> ZN ^ | ND2D2   | 0.009 |   0.397 |    0.600 | 
     | normalizer_inst/U7479               | A1 ^ -> ZN v | ND2D2   | 0.013 |   0.410 |    0.612 | 
     | normalizer_inst/U7478_dup           | A1 v -> ZN ^ | ND2D4   | 0.023 |   0.432 |    0.635 | 
     | normalizer_inst/U5027               | A2 ^ -> ZN v | NR2D8   | 0.013 |   0.445 |    0.647 | 
     | normalizer_inst/FE_OFC1190_n9035    | I v -> ZN ^  | INVD6   | 0.009 |   0.453 |    0.656 | 
     | normalizer_inst/U6239               | A1 ^ -> ZN v | ND2D4   | 0.014 |   0.467 |    0.670 | 
     | normalizer_inst/FE_OCPC2478_n12217  | I v -> Z v   | CKBD0   | 0.024 |   0.491 |    0.693 | 
     | normalizer_inst/div_out_2_reg_1__8_ | D v          | DFQD1   | 0.000 |   0.491 |    0.693 | 
     +-------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__6_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__6_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.684
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.697
  Arrival Time                  0.495
  Slack Time                   -0.202
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_            | CP ^         |         |       |   0.165 |    0.367 | 
     | normalizer_inst/sum_reg_9_            | CP ^ -> Q ^  | DFQD4   | 0.060 |   0.225 |    0.427 | 
     | normalizer_inst/FE_OCPC2472_sum_9_dup | I ^ -> Z ^   | BUFFD3  | 0.031 |   0.256 |    0.458 | 
     | normalizer_inst/FE_OFC2229_sum_9      | I ^ -> ZN v  | CKND8   | 0.017 |   0.273 |    0.475 | 
     | normalizer_inst/FE_OFC2233_sum_9      | I v -> ZN ^  | INVD1   | 0.077 |   0.350 |    0.552 | 
     | normalizer_inst/U8403_dup             | A2 ^ -> ZN v | ND2D2   | 0.025 |   0.375 |    0.577 | 
     | normalizer_inst/FE_RC_2334_0          | A1 v -> ZN ^ | ND3D3   | 0.014 |   0.389 |    0.591 | 
     | normalizer_inst/U6761                 | A1 ^ -> ZN v | NR2XD1  | 0.013 |   0.402 |    0.604 | 
     | normalizer_inst/U3442                 | A2 v -> ZN ^ | CKND2D3 | 0.014 |   0.417 |    0.619 | 
     | normalizer_inst/U6362                 | A1 ^ -> ZN v | ND2D4   | 0.013 |   0.430 |    0.632 | 
     | normalizer_inst/U6006                 | A1 v -> ZN ^ | ND2D8   | 0.019 |   0.449 |    0.651 | 
     | normalizer_inst/U5827                 | A2 ^ -> ZN v | ND2D3   | 0.021 |   0.470 |    0.672 | 
     | normalizer_inst/FE_OCPC2882_n12227    | I v -> Z v   | BUFFD2  | 0.025 |   0.495 |    0.697 | 
     | normalizer_inst/div_out_1_reg_1__6_   | D v          | DFQD1   | 0.000 |   0.495 |    0.697 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__8_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__8_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.692
  Arrival Time                  0.498
  Slack Time                   -0.194
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_            | CP ^         |         |       |   0.165 |    0.359 | 
     | normalizer_inst/sum_reg_9_            | CP ^ -> Q ^  | DFQD4   | 0.060 |   0.225 |    0.419 | 
     | normalizer_inst/FE_OCPC2472_sum_9_dup | I ^ -> Z ^   | BUFFD3  | 0.031 |   0.256 |    0.450 | 
     | normalizer_inst/FE_OFC2229_sum_9      | I ^ -> ZN v  | CKND8   | 0.017 |   0.273 |    0.467 | 
     | normalizer_inst/FE_OFC2233_sum_9      | I v -> ZN ^  | INVD1   | 0.077 |   0.350 |    0.544 | 
     | normalizer_inst/U5829                 | A2 ^ -> ZN v | ND2D2   | 0.021 |   0.371 |    0.565 | 
     | normalizer_inst/U867                  | A1 v -> ZN ^ | CKND2D3 | 0.015 |   0.385 |    0.579 | 
     | normalizer_inst/U1518                 | I ^ -> ZN v  | INVD1   | 0.012 |   0.397 |    0.591 | 
     | normalizer_inst/U4443                 | A2 v -> ZN ^ | ND2D3   | 0.015 |   0.412 |    0.606 | 
     | normalizer_inst/U4044                 | A2 ^ -> ZN v | CKND2D8 | 0.017 |   0.428 |    0.622 | 
     | normalizer_inst/U3832                 | A1 v -> ZN ^ | ND2D8   | 0.019 |   0.447 |    0.641 | 
     | normalizer_inst/U4084                 | A2 ^ -> ZN v | ND2D2   | 0.018 |   0.465 |    0.659 | 
     | normalizer_inst/FE_OCPC2675_n12222    | I v -> Z v   | CKBD0   | 0.033 |   0.498 |    0.692 | 
     | normalizer_inst/div_out_1_reg_1__8_   | D v          | DFQD1   | 0.000 |   0.498 |    0.692 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__9_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__9_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_8_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.692
  Arrival Time                  0.500
  Slack Time                   -0.193
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +--------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                            |              |         |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_8_                 | CP ^         |         |       |   0.165 |    0.358 | 
     | normalizer_inst/sum_reg_8_                 | CP ^ -> Q ^  | DFQD4   | 0.062 |   0.228 |    0.421 | 
     | normalizer_inst/FE_OCPC2536_sum_8          | I ^ -> ZN v  | CKND3   | 0.016 |   0.243 |    0.436 | 
     | normalizer_inst/FE_OCPC2636_sum_8          | I v -> Z v   | BUFFD3  | 0.028 |   0.271 |    0.464 | 
     | normalizer_inst/FE_OCPC2441_sum_8          | I v -> Z v   | BUFFD3  | 0.049 |   0.321 |    0.513 | 
     | normalizer_inst/U2286                      | A1 v -> ZN ^ | CKND2D0 | 0.041 |   0.361 |    0.554 | 
     | normalizer_inst/U4401                      | A2 ^ -> ZN v | NR2D2   | 0.010 |   0.371 |    0.564 | 
     | normalizer_inst/U6477                      | A1 v -> ZN ^ | ND2D2   | 0.011 |   0.382 |    0.575 | 
     | normalizer_inst/U4829                      | A1 ^ -> ZN v | ND2D4   | 0.015 |   0.398 |    0.590 | 
     | normalizer_inst/FE_RC_446_0                | A2 v -> ZN ^ | OAI21D2 | 0.022 |   0.420 |    0.613 | 
     | normalizer_inst/U7887                      | I ^ -> ZN v  | CKND2   | 0.019 |   0.439 |    0.632 | 
     | normalizer_inst/FE_RC_1995_0               | A1 v -> Z v  | AN2D8   | 0.027 |   0.466 |    0.659 | 
     | normalizer_inst/FE_OCPC3045_FE_DBTN63_n681 | I v -> Z v   | CKBD0   | 0.033 |   0.499 |    0.692 | 
     | normalizer_inst/div_out_1_reg_1__9_        | D v          | DFQD1   | 0.000 |   0.500 |    0.692 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_0_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_0_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__0_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.974
  Arrival Time                  0.784
  Slack Time                   -0.190
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.724
     = Beginpoint Arrival Time       0.724
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__0_ | CP ^        |        |       |   0.724 |    0.914 | 
     | normalizer_inst/div_out_1_reg_1__0_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.783 |    0.974 | 
     | normalizer_inst/psum_norm_1_reg_0_  | DA v        | DFXQD1 | 0.000 |   0.784 |    0.974 | 
     +-----------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__5_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__5_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_13_/Q         (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.684
+ Hold                          0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.688
  Arrival Time                  0.504
  Slack Time                   -0.183
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_13_           | CP ^         |         |       |   0.188 |    0.372 | 
     | normalizer_inst/sum_reg_13_           | CP ^ -> Q v  | DFQD1   | 0.076 |   0.265 |    0.448 | 
     | normalizer_inst/FE_OCPC2615_sum_13    | I v -> Z v   | BUFFD2  | 0.030 |   0.295 |    0.478 | 
     | normalizer_inst/FE_OFC821_sum_13      | I v -> Z v   | BUFFD2  | 0.028 |   0.322 |    0.506 | 
     | normalizer_inst/FE_OFC1719_n8310      | I v -> ZN ^  | CKND8   | 0.015 |   0.337 |    0.521 | 
     | normalizer_inst/FE_OFC2034_n8310      | I ^ -> ZN v  | CKND3   | 0.056 |   0.393 |    0.576 | 
     | normalizer_inst/U1858                 | A2 v -> ZN ^ | ND2D4   | 0.037 |   0.430 |    0.613 | 
     | normalizer_inst/U4110                 | A2 ^ -> ZN v | ND2D2   | 0.011 |   0.441 |    0.624 | 
     | normalizer_inst/U3929                 | A1 v -> ZN ^ | ND2D2   | 0.012 |   0.453 |    0.636 | 
     | normalizer_inst/U4955_dup             | A1 ^ -> ZN v | NR2D3   | 0.009 |   0.462 |    0.646 | 
     | normalizer_inst/U3402                 | A2 v -> ZN ^ | ND2D4   | 0.014 |   0.476 |    0.660 | 
     | normalizer_inst/FE_OFC1775_n12213_dup | I ^ -> Z ^   | BUFFD16 | 0.026 |   0.503 |    0.686 | 
     | normalizer_inst/div_out_1_reg_1__5_   | D ^          | DFQD1   | 0.002 |   0.504 |    0.688 | 
     +---------------------------------------------------------------------------------------------+ 
Path 51: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__4_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__4_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.684
+ Hold                          0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.688
  Arrival Time                  0.507
  Slack Time                   -0.182
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +--------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                            |              |         |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_                 | CP ^         |         |       |   0.165 |    0.347 | 
     | normalizer_inst/sum_reg_9_                 | CP ^ -> Q v  | DFQD4   | 0.064 |   0.229 |    0.411 | 
     | normalizer_inst/FE_OCPC2472_sum_9_dup      | I v -> Z v   | BUFFD3  | 0.032 |   0.261 |    0.443 | 
     | normalizer_inst/FE_OFC2229_sum_9           | I v -> ZN ^  | CKND8   | 0.018 |   0.279 |    0.461 | 
     | normalizer_inst/FE_OFC2233_sum_9           | I ^ -> ZN v  | INVD1   | 0.053 |   0.332 |    0.514 | 
     | normalizer_inst/FE_RC_2377_0               | A3 v -> ZN ^ | ND3D3   | 0.032 |   0.364 |    0.546 | 
     | normalizer_inst/U4728                      | A2 ^ -> ZN v | ND2D4   | 0.012 |   0.377 |    0.558 | 
     | normalizer_inst/U4654                      | I v -> ZN ^  | INVD2   | 0.011 |   0.388 |    0.570 | 
     | normalizer_inst/FE_RC_1753_0               | A2 ^ -> ZN v | AOI21D4 | 0.015 |   0.403 |    0.585 | 
     | normalizer_inst/U3250                      | A2 v -> ZN ^ | CKND2D8 | 0.014 |   0.418 |    0.599 | 
     | normalizer_inst/U3814                      | A1 ^ -> ZN v | CKND2D8 | 0.015 |   0.433 |    0.614 | 
     | normalizer_inst/U4582_dup                  | A1 v -> ZN ^ | ND2D8   | 0.019 |   0.451 |    0.633 | 
     | normalizer_inst/FE_OFC2110_n896            | I ^ -> ZN v  | CKND12  | 0.012 |   0.463 |    0.645 | 
     | normalizer_inst/FE_OCPC3619_FE_DBTN75_n896 | I v -> Z v   | CKBD0   | 0.028 |   0.492 |    0.674 | 
     | normalizer_inst/U5386                      | A2 v -> ZN ^ | NR2XD1  | 0.015 |   0.507 |    0.688 | 
     | normalizer_inst/div_out_1_reg_1__4_        | D ^          | DFQD1   | 0.000 |   0.507 |    0.688 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 52: VIOLATED Hold Check with Pin normalizer_inst/sum_clear_reg/CP 
Endpoint:   normalizer_inst/sum_clear_reg/CN (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/state_reg_0_/Q   (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.673
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.683
  Arrival Time                  0.504
  Slack Time                   -0.179
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.416
     = Beginpoint Arrival Time       0.416
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/state_reg_0_  | CP ^         |          |       |   0.416 |    0.594 | 
     | normalizer_inst/state_reg_0_  | CP ^ -> Q ^  | DFKCNQD1 | 0.067 |   0.483 |    0.661 | 
     | normalizer_inst/U12188        | B1 ^ -> ZN v | INR2D1   | 0.021 |   0.504 |    0.683 | 
     | normalizer_inst/sum_clear_reg | CN v         | DFKCNQD1 | 0.000 |   0.504 |    0.683 | 
     +--------------------------------------------------------------------------------------+ 
Path 53: VIOLATED Hold Check with Pin normalizer_inst/sum_clear_reg/CP 
Endpoint:   normalizer_inst/sum_clear_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/state_reg_10_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.673
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.683
  Arrival Time                  0.509
  Slack Time                   -0.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.416
     = Beginpoint Arrival Time       0.416
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/state_reg_10_ | CP ^         |          |       |   0.416 |    0.590 | 
     | normalizer_inst/state_reg_10_ | CP ^ -> Q ^  | DFQD1    | 0.053 |   0.469 |    0.643 | 
     | normalizer_inst/U12311        | A1 ^ -> ZN v | NR4D0    | 0.012 |   0.481 |    0.655 | 
     | normalizer_inst/U3164         | A2 v -> Z v  | AN3XD1   | 0.028 |   0.509 |    0.683 | 
     | normalizer_inst/sum_clear_reg | D v          | DFKCNQD1 | 0.000 |   0.509 |    0.683 | 
     +--------------------------------------------------------------------------------------+ 
Path 54: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__3_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__3_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_11_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.684
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.698
  Arrival Time                  0.535
  Slack Time                   -0.163
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_11_         | CP ^         |         |       |   0.166 |    0.328 | 
     | normalizer_inst/sum_reg_11_         | CP ^ -> Q ^  | DFQD1   | 0.054 |   0.220 |    0.383 | 
     | normalizer_inst/FE_PSC4039_sum_11   | I ^ -> Z ^   | BUFFD3  | 0.037 |   0.257 |    0.420 | 
     | normalizer_inst/FE_OCPC2523_sum_11  | I ^ -> Z ^   | CKBD1   | 0.029 |   0.286 |    0.449 | 
     | normalizer_inst/FE_OCPC2525_sum_11  | I ^ -> ZN v  | INVD3   | 0.034 |   0.320 |    0.483 | 
     | normalizer_inst/FE_OFC2191_sum_11   | I v -> Z v   | BUFFD3  | 0.068 |   0.387 |    0.550 | 
     | normalizer_inst/U5449               | A2 v -> ZN ^ | ND2D4   | 0.027 |   0.414 |    0.577 | 
     | normalizer_inst/FE_RC_1505_0        | A2 ^ -> ZN v | NR2D2   | 0.009 |   0.423 |    0.586 | 
     | normalizer_inst/FE_RC_1504_0        | B1 v -> ZN ^ | INR2D4  | 0.012 |   0.436 |    0.599 | 
     | normalizer_inst/U3441               | A2 ^ -> ZN v | CKND2D3 | 0.011 |   0.447 |    0.610 | 
     | normalizer_inst/U5546               | A1 v -> ZN ^ | AOI21D4 | 0.021 |   0.468 |    0.631 | 
     | normalizer_inst/U5195               | A2 ^ -> ZN v | ND2D8   | 0.023 |   0.492 |    0.654 | 
     | normalizer_inst/FE_OCPC3192_N499    | I v -> Z v   | BUFFD2  | 0.025 |   0.517 |    0.680 | 
     | normalizer_inst/FE_OCPC3779_N499    | I v -> Z v   | CKBD1   | 0.018 |   0.535 |    0.698 | 
     | normalizer_inst/div_out_1_reg_1__3_ | D v          | DFQD1   | 0.000 |   0.535 |    0.698 | 
     +-------------------------------------------------------------------------------------------+ 
Path 55: VIOLATED Hold Check with Pin normalizer_inst/state_div_1_reg/CP 
Endpoint:   normalizer_inst/state_div_1_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/state_reg_0_/Q    (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.673
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.685
  Arrival Time                  0.528
  Slack Time                   -0.157
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.416
     = Beginpoint Arrival Time       0.416
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                 |              |          |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/state_reg_0_    | CP ^         |          |       |   0.416 |    0.573 | 
     | normalizer_inst/state_reg_0_    | CP ^ -> Q ^  | DFKCNQD1 | 0.067 |   0.483 |    0.640 | 
     | normalizer_inst/U12319          | B2 ^ -> ZN v | INR3D0   | 0.015 |   0.498 |    0.655 | 
     | normalizer_inst/FE_OFC130_n90   | I v -> ZN ^  | INVD1    | 0.019 |   0.516 |    0.674 | 
     | normalizer_inst/FE_OFC131_n90   | I ^ -> ZN v  | CKND1    | 0.012 |   0.528 |    0.685 | 
     | normalizer_inst/state_div_1_reg | D v          | DFQD1    | 0.000 |   0.528 |    0.685 | 
     +----------------------------------------------------------------------------------------+ 
Path 56: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__2_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__2_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_3_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.684
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.698
  Arrival Time                  0.543
  Slack Time                   -0.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.165
     = Beginpoint Arrival Time       0.165
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/sum_reg_3_          | CP ^         |         |       |   0.165 |    0.321 | 
     | normalizer_inst/sum_reg_3_          | CP ^ -> Q v  | DFQD4   | 0.068 |   0.234 |    0.389 | 
     | normalizer_inst/FE_OCPC2445_sum_3   | I v -> ZN ^  | CKND8   | 0.015 |   0.249 |    0.404 | 
     | normalizer_inst/U8503               | A1 ^ -> ZN v | NR2D2   | 0.009 |   0.258 |    0.413 | 
     | normalizer_inst/U10942              | I v -> ZN ^  | CKND2   | 0.011 |   0.269 |    0.424 | 
     | normalizer_inst/U3760               | A2 ^ -> ZN v | ND2D3   | 0.012 |   0.281 |    0.436 | 
     | normalizer_inst/FE_RC_2531_0        | B1 v -> ZN ^ | IND2D4  | 0.012 |   0.293 |    0.448 | 
     | normalizer_inst/U3630               | A2 ^ -> ZN v | ND2D8   | 0.018 |   0.311 |    0.466 | 
     | normalizer_inst/FE_OFC1203_n9784    | I v -> ZN ^  | INVD12  | 0.020 |   0.332 |    0.487 | 
     | normalizer_inst/FE_OFC1527_n12131   | I ^ -> Z ^   | BUFFD1  | 0.043 |   0.375 |    0.530 | 
     | normalizer_inst/U7802               | A2 ^ -> ZN v | ND2D2   | 0.019 |   0.393 |    0.548 | 
     | normalizer_inst/FE_RC_2017_0        | A3 v -> ZN ^ | ND3D3   | 0.016 |   0.409 |    0.564 | 
     | normalizer_inst/U4076_dup           | A1 ^ -> ZN v | ND2D3   | 0.013 |   0.422 |    0.577 | 
     | normalizer_inst/U5790               | A1 v -> ZN ^ | ND3D4   | 0.014 |   0.436 |    0.591 | 
     | normalizer_inst/U159                | A1 ^ -> ZN v | ND3D8   | 0.015 |   0.451 |    0.606 | 
     | normalizer_inst/U4074               | A1 v -> ZN ^ | ND2D4   | 0.013 |   0.463 |    0.619 | 
     | normalizer_inst/U7101               | A1 ^ -> ZN v | CKND2D8 | 0.016 |   0.479 |    0.634 | 
     | normalizer_inst/U5742               | A2 v -> ZN ^ | NR2XD4  | 0.032 |   0.511 |    0.667 | 
     | normalizer_inst/U5739               | A1 ^ -> ZN v | NR2D2   | 0.013 |   0.525 |    0.680 | 
     | normalizer_inst/FE_OCPC3838_n12231  | I v -> Z v   | CKBD1   | 0.018 |   0.543 |    0.698 | 
     | normalizer_inst/div_out_1_reg_1__2_ | D v          | DFQD1   | 0.000 |   0.543 |    0.698 | 
     +-------------------------------------------------------------------------------------------+ 
Path 57: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__0_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__0_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_44_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.366
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.272
  Slack Time                   -0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_44_ | CP ^        |        |       |   0.178 |    0.285 | 
     | core1_inst/psum_mem_instance/Q_reg_44_ | CP ^ -> Q v | DFQD1  | 0.064 |   0.242 |    0.350 | 
     | normalizer_inst/U12202                 | A2 v -> Z v | AO22D0 | 0.030 |   0.272 |    0.380 | 
     | normalizer_inst/shift_reg_0__4__0_     | D v         | DFQD1  | 0.000 |   0.272 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 58: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__10_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_43_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.276
  Slack Time                   -0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_43_ | CP ^        |        |       |   0.178 |    0.282 | 
     | core1_inst/psum_mem_instance/Q_reg_43_ | CP ^ -> Q v | DFQD1  | 0.067 |   0.245 |    0.349 | 
     | normalizer_inst/U12204                 | A2 v -> Z v | AO22D0 | 0.031 |   0.276 |    0.380 | 
     | normalizer_inst/shift_reg_0__3__10_    | D v         | DFQD1  | 0.000 |   0.276 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 59: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__7_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__7_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_40_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.276
  Slack Time                   -0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_40_ | CP ^        |        |       |   0.177 |    0.281 | 
     | core1_inst/psum_mem_instance/Q_reg_40_ | CP ^ -> Q v | DFQD1  | 0.068 |   0.245 |    0.349 | 
     | normalizer_inst/U12284                 | A2 v -> Z v | AO22D0 | 0.031 |   0.276 |    0.380 | 
     | normalizer_inst/shift_reg_0__3__7_     | D v         | DFQD1  | 0.000 |   0.276 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 60: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__1_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__1_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_56_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.276
  Slack Time                   -0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_56_ | CP ^        |        |       |   0.177 |    0.281 | 
     | core1_inst/psum_mem_instance/Q_reg_56_ | CP ^ -> Q v | DFQD1  | 0.068 |   0.245 |    0.349 | 
     | normalizer_inst/U12292                 | A2 v -> Z v | AO22D0 | 0.032 |   0.276 |    0.380 | 
     | normalizer_inst/shift_reg_0__5__1_     | D v         | DFQD1  | 0.000 |   0.276 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 61: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__4_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__4_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_48_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.366
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.276
  Slack Time                   -0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_48_ | CP ^        |        |       |   0.177 |    0.280 | 
     | core1_inst/psum_mem_instance/Q_reg_48_ | CP ^ -> Q v | DFQD1  | 0.068 |   0.245 |    0.348 | 
     | normalizer_inst/U12272                 | A2 v -> Z v | AO22D0 | 0.031 |   0.276 |    0.380 | 
     | normalizer_inst/shift_reg_0__4__4_     | D v         | DFQD1  | 0.000 |   0.276 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 62: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__5_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__5_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_38_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.277
  Slack Time                   -0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_38_ | CP ^        |        |       |   0.177 |    0.280 | 
     | core1_inst/psum_mem_instance/Q_reg_38_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.246 |    0.349 | 
     | normalizer_inst/U12269                 | A2 v -> Z v | AO22D0 | 0.031 |   0.277 |    0.380 | 
     | normalizer_inst/shift_reg_0__3__5_     | D v         | DFQD1  | 0.000 |   0.277 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 63: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__0_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__0_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_55_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.366
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.276
  Slack Time                   -0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_55_ | CP ^        |        |       |   0.178 |    0.281 | 
     | core1_inst/psum_mem_instance/Q_reg_55_ | CP ^ -> Q v | DFQD1  | 0.068 |   0.245 |    0.349 | 
     | normalizer_inst/U12305                 | A2 v -> Z v | AO22D0 | 0.031 |   0.276 |    0.380 | 
     | normalizer_inst/shift_reg_0__5__0_     | D v         | DFQD1  | 0.000 |   0.276 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 64: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__4_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__4_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_37_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.278
  Slack Time                   -0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_37_ | CP ^        |        |       |   0.177 |    0.279 | 
     | core1_inst/psum_mem_instance/Q_reg_37_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.246 |    0.349 | 
     | normalizer_inst/U12219                 | A2 v -> Z v | AO22D0 | 0.032 |   0.278 |    0.380 | 
     | normalizer_inst/shift_reg_0__3__4_     | D v         | DFQD1  | 0.000 |   0.278 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 65: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__10_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_54_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.366
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.379
  Arrival Time                  0.277
  Slack Time                   -0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_54_ | CP ^        |        |       |   0.177 |    0.279 | 
     | core1_inst/psum_mem_instance/Q_reg_54_ | CP ^ -> Q v | DFQD1  | 0.066 |   0.243 |    0.345 | 
     | normalizer_inst/U12271                 | A2 v -> Z v | AO22D0 | 0.034 |   0.277 |    0.379 | 
     | normalizer_inst/shift_reg_0__4__10_    | D v         | DFQD1  | 0.000 |   0.277 |    0.379 | 
     +--------------------------------------------------------------------------------------------+ 
Path 66: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__0_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__0_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_33_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.278
  Slack Time                   -0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_33_ | CP ^        |        |       |   0.177 |    0.279 | 
     | core1_inst/psum_mem_instance/Q_reg_33_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.247 |    0.348 | 
     | normalizer_inst/U12207                 | A2 v -> Z v | AO22D0 | 0.032 |   0.278 |    0.380 | 
     | normalizer_inst/shift_reg_0__3__0_     | D v         | DFQD1  | 0.000 |   0.278 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 67: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__4_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__4_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_59_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.366
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.278
  Slack Time                   -0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_59_ | CP ^        |        |       |   0.178 |    0.279 | 
     | core1_inst/psum_mem_instance/Q_reg_59_ | CP ^ -> Q v | DFQD1  | 0.068 |   0.245 |    0.347 | 
     | normalizer_inst/U12270                 | A2 v -> Z v | AO22D0 | 0.032 |   0.278 |    0.380 | 
     | normalizer_inst/shift_reg_0__5__4_     | D v         | DFQD1  | 0.000 |   0.278 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 68: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__10_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_32_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.278
  Slack Time                   -0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_32_ | CP ^        |        |       |   0.178 |    0.279 | 
     | core1_inst/psum_mem_instance/Q_reg_32_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.247 |    0.349 | 
     | normalizer_inst/U12205                 | A2 v -> Z v | AO22D0 | 0.032 |   0.278 |    0.380 | 
     | normalizer_inst/shift_reg_0__2__10_    | D v         | DFQD1  | 0.000 |   0.278 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 69: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__9_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__9_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_20_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.280
  Slack Time                   -0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_20_ | CP ^        |        |       |   0.178 |    0.279 | 
     | core1_inst/psum_mem_instance/Q_reg_20_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.248 |    0.350 | 
     | normalizer_inst/U12392                 | A2 v -> Z v | AO22D0 | 0.032 |   0.280 |    0.381 | 
     | normalizer_inst/shift_reg_0__1__9_     | D v         | DFQD1  | 0.000 |   0.280 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 70: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__8_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__8_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_52_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.280
  Slack Time                   -0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_52_ | CP ^        |        |       |   0.176 |    0.278 | 
     | core1_inst/psum_mem_instance/Q_reg_52_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.248 |    0.349 | 
     | normalizer_inst/U12278                 | A2 v -> Z v | AO22D0 | 0.032 |   0.280 |    0.381 | 
     | normalizer_inst/shift_reg_0__4__8_     | D v         | DFQD1  | 0.000 |   0.280 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 71: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__3_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__3_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_25_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.279
  Slack Time                   -0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_25_ | CP ^        |        |       |   0.177 |    0.278 | 
     | core1_inst/psum_mem_instance/Q_reg_25_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.247 |    0.348 | 
     | normalizer_inst/U12226                 | A2 v -> Z v | AO22D0 | 0.032 |   0.279 |    0.380 | 
     | normalizer_inst/shift_reg_0__2__3_     | D v         | DFQD1  | 0.000 |   0.279 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 72: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__3_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__3_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_69_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.280
  Slack Time                   -0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_69_ | CP ^        |        |       |   0.177 |    0.278 | 
     | core1_inst/psum_mem_instance/Q_reg_69_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.247 |    0.348 | 
     | normalizer_inst/U12231                 | A2 v -> Z v | AO22D0 | 0.033 |   0.280 |    0.381 | 
     | normalizer_inst/shift_reg_0__6__3_     | D v         | DFQD1  | 0.000 |   0.280 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 73: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__3_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__3_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_58_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.280
  Slack Time                   -0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_58_ | CP ^        |        |       |   0.177 |    0.278 | 
     | core1_inst/psum_mem_instance/Q_reg_58_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.247 |    0.348 | 
     | normalizer_inst/U12279                 | A2 v -> Z v | AO22D0 | 0.033 |   0.280 |    0.381 | 
     | normalizer_inst/shift_reg_0__5__3_     | D v         | DFQD1  | 0.000 |   0.280 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 74: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__7_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__7_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_51_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.366
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.279
  Slack Time                   -0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_51_ | CP ^        |        |       |   0.177 |    0.278 | 
     | core1_inst/psum_mem_instance/Q_reg_51_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.246 |    0.347 | 
     | normalizer_inst/U12293                 | A2 v -> Z v | AO22D0 | 0.032 |   0.279 |    0.380 | 
     | normalizer_inst/shift_reg_0__4__7_     | D v         | DFQD1  | 0.000 |   0.279 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 75: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__3_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__3_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_36_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.279
  Slack Time                   -0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_36_ | CP ^        |        |       |   0.177 |    0.278 | 
     | core1_inst/psum_mem_instance/Q_reg_36_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.247 |    0.348 | 
     | normalizer_inst/U12218                 | A2 v -> Z v | AO22D0 | 0.032 |   0.279 |    0.380 | 
     | normalizer_inst/shift_reg_0__3__3_     | D v         | DFQD1  | 0.000 |   0.279 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 76: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__10_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_21_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.279
  Slack Time                   -0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_21_ | CP ^        |        |       |   0.178 |    0.278 | 
     | core1_inst/psum_mem_instance/Q_reg_21_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.247 |    0.348 | 
     | normalizer_inst/U12213                 | A2 v -> Z v | AO22D0 | 0.032 |   0.279 |    0.380 | 
     | normalizer_inst/shift_reg_0__1__10_    | D v         | DFQD1  | 0.000 |   0.279 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 77: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__5_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__5_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_60_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.280
  Slack Time                   -0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_60_ | CP ^        |        |       |   0.177 |    0.277 | 
     | core1_inst/psum_mem_instance/Q_reg_60_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.247 |    0.347 | 
     | normalizer_inst/U12285                 | A2 v -> Z v | AO22D0 | 0.033 |   0.280 |    0.381 | 
     | normalizer_inst/shift_reg_0__5__5_     | D v         | DFQD1  | 0.000 |   0.280 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 78: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__7_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__7_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_29_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.280
  Slack Time                   -0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_29_ | CP ^        |        |       |   0.177 |    0.278 | 
     | core1_inst/psum_mem_instance/Q_reg_29_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.247 |    0.348 | 
     | normalizer_inst/U12229                 | A2 v -> Z v | AO22D0 | 0.033 |   0.280 |    0.381 | 
     | normalizer_inst/shift_reg_0__2__7_     | D v         | DFQD1  | 0.000 |   0.280 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 79: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__2_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__2_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_24_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.280
  Slack Time                   -0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_24_ | CP ^        |        |       |   0.178 |    0.278 | 
     | core1_inst/psum_mem_instance/Q_reg_24_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.247 |    0.347 | 
     | normalizer_inst/U12221                 | A2 v -> Z v | AO22D0 | 0.033 |   0.280 |    0.380 | 
     | normalizer_inst/shift_reg_0__2__2_     | D v         | DFQD1  | 0.000 |   0.280 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 80: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__9_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__9_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_42_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.280
  Slack Time                   -0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_42_ | CP ^        |        |       |   0.176 |    0.276 | 
     | core1_inst/psum_mem_instance/Q_reg_42_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.248 |    0.348 | 
     | normalizer_inst/U12210                 | A2 v -> Z v | AO22D0 | 0.033 |   0.280 |    0.380 | 
     | normalizer_inst/shift_reg_0__3__9_     | D v         | DFQD1  | 0.000 |   0.280 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 81: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__0_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__0_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_22_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.280
  Slack Time                   -0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_22_ | CP ^        |        |       |   0.178 |    0.277 | 
     | core1_inst/psum_mem_instance/Q_reg_22_ | CP ^ -> Q v | DFQD1  | 0.068 |   0.246 |    0.346 | 
     | normalizer_inst/U12208                 | A2 v -> Z v | AO22D0 | 0.034 |   0.280 |    0.380 | 
     | normalizer_inst/shift_reg_0__2__0_     | D v         | DFQD1  | 0.000 |   0.280 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 82: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__6_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__6_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_72_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.282
  Slack Time                   -0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_72_ | CP ^        |        |       |   0.177 |    0.276 | 
     | core1_inst/psum_mem_instance/Q_reg_72_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.248 |    0.347 | 
     | normalizer_inst/U12224                 | A2 v -> Z v | AO22D0 | 0.034 |   0.282 |    0.381 | 
     | normalizer_inst/shift_reg_0__6__6_     | D v         | DFQD1  | 0.000 |   0.282 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 83: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__4_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__4_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_26_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.280
  Slack Time                   -0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_26_ | CP ^        |        |       |   0.178 |    0.277 | 
     | core1_inst/psum_mem_instance/Q_reg_26_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.247 |    0.347 | 
     | normalizer_inst/U12217                 | A2 v -> Z v | AO22D0 | 0.033 |   0.280 |    0.380 | 
     | normalizer_inst/shift_reg_0__2__4_     | D v         | DFQD1  | 0.000 |   0.280 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 84: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__9_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__9_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_53_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.366
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.379
  Arrival Time                  0.280
  Slack Time                   -0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_53_ | CP ^        |        |       |   0.177 |    0.276 | 
     | core1_inst/psum_mem_instance/Q_reg_53_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.245 |    0.345 | 
     | normalizer_inst/U12301                 | A2 v -> Z v | AO22D0 | 0.034 |   0.280 |    0.379 | 
     | normalizer_inst/shift_reg_0__4__9_     | D v         | DFQD1  | 0.000 |   0.280 |    0.379 | 
     +--------------------------------------------------------------------------------------------+ 
Path 85: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__9_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__9_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_86_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.282
  Slack Time                   -0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |              |          |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_86_ | CP ^         |          |       |   0.176 |    0.275 | 
     | core1_inst/psum_mem_instance/Q_reg_86_ | CP ^ -> Q v  | DFQD1    | 0.074 |   0.250 |    0.349 | 
     | normalizer_inst/U11106                 | B1 v -> ZN v | MOAI22D0 | 0.032 |   0.282 |    0.381 | 
     | normalizer_inst/shift_reg_0__7__9_     | D v          | DFQD1    | 0.000 |   0.282 |    0.381 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 86: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__9_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__9_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_31_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.281
  Slack Time                   -0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_31_ | CP ^        |        |       |   0.178 |    0.277 | 
     | core1_inst/psum_mem_instance/Q_reg_31_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.247 |    0.346 | 
     | normalizer_inst/U12212                 | A2 v -> Z v | AO22D0 | 0.034 |   0.281 |    0.380 | 
     | normalizer_inst/shift_reg_0__2__9_     | D v         | DFQD1  | 0.000 |   0.281 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 87: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__7_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__7_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_73_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.282
  Slack Time                   -0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_73_ | CP ^        |        |       |   0.177 |    0.276 | 
     | core1_inst/psum_mem_instance/Q_reg_73_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.249 |    0.348 | 
     | normalizer_inst/U12222                 | A2 v -> Z v | AO22D0 | 0.033 |   0.282 |    0.381 | 
     | normalizer_inst/shift_reg_0__6__7_     | D v         | DFQD1  | 0.000 |   0.282 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 88: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__6_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__6_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_28_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.282
  Slack Time                   -0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_28_ | CP ^        |        |       |   0.177 |    0.276 | 
     | core1_inst/psum_mem_instance/Q_reg_28_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.249 |    0.348 | 
     | normalizer_inst/U12288                 | A2 v -> Z v | AO22D0 | 0.033 |   0.282 |    0.381 | 
     | normalizer_inst/shift_reg_0__2__6_     | D v         | DFQD1  | 0.000 |   0.282 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 89: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__2_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__2_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_46_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.366
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.379
  Arrival Time                  0.281
  Slack Time                   -0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_46_ | CP ^        |        |       |   0.177 |    0.275 | 
     | core1_inst/psum_mem_instance/Q_reg_46_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.246 |    0.344 | 
     | normalizer_inst/U12286                 | A2 v -> Z v | AO22D0 | 0.035 |   0.281 |    0.379 | 
     | normalizer_inst/shift_reg_0__4__2_     | D v         | DFQD1  | 0.000 |   0.281 |    0.379 | 
     +--------------------------------------------------------------------------------------------+ 
Path 90: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__1_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__1_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_12_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.282
  Slack Time                   -0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_12_ | CP ^        |        |       |   0.178 |    0.276 | 
     | core1_inst/psum_mem_instance/Q_reg_12_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.249 |    0.348 | 
     | normalizer_inst/U12384                 | A2 v -> Z v | AO22D0 | 0.033 |   0.282 |    0.381 | 
     | normalizer_inst/shift_reg_0__1__1_     | D v         | DFQD1  | 0.000 |   0.282 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 91: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__1_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__1_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_45_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.281
  Slack Time                   -0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_45_ | CP ^        |        |       |   0.177 |    0.276 | 
     | core1_inst/psum_mem_instance/Q_reg_45_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.247 |    0.345 | 
     | normalizer_inst/U12281                 | A2 v -> Z v | AO22D0 | 0.035 |   0.281 |    0.380 | 
     | normalizer_inst/shift_reg_0__4__1_     | D v         | DFQD1  | 0.000 |   0.281 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 92: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__5_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__5_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_71_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.282
  Slack Time                   -0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_71_ | CP ^        |        |       |   0.177 |    0.275 | 
     | core1_inst/psum_mem_instance/Q_reg_71_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.248 |    0.346 | 
     | normalizer_inst/U12230                 | A2 v -> Z v | AO22D0 | 0.034 |   0.282 |    0.381 | 
     | normalizer_inst/shift_reg_0__6__5_     | D v         | DFQD1  | 0.000 |   0.282 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 93: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__0_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__0_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_11_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.282
  Slack Time                   -0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_11_ | CP ^        |        |       |   0.177 |    0.276 | 
     | core1_inst/psum_mem_instance/Q_reg_11_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.249 |    0.347 | 
     | normalizer_inst/U12383                 | A2 v -> Z v | AO22D0 | 0.033 |   0.282 |    0.380 | 
     | normalizer_inst/shift_reg_0__1__0_     | D v         | DFQD1  | 0.000 |   0.282 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 94: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__2_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__2_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_57_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.281
  Slack Time                   -0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_57_ | CP ^        |        |       |   0.177 |    0.275 | 
     | core1_inst/psum_mem_instance/Q_reg_57_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.246 |    0.344 | 
     | normalizer_inst/U12280                 | A2 v -> Z v | AO22D0 | 0.035 |   0.281 |    0.380 | 
     | normalizer_inst/shift_reg_0__5__2_     | D v         | DFQD1  | 0.000 |   0.281 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 95: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__6_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__6_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_39_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.283
  Slack Time                   -0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_39_ | CP ^        |        |       |   0.176 |    0.275 | 
     | core1_inst/psum_mem_instance/Q_reg_39_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.250 |    0.348 | 
     | normalizer_inst/U12297                 | A2 v -> Z v | AO22D0 | 0.033 |   0.283 |    0.381 | 
     | normalizer_inst/shift_reg_0__3__6_     | D v         | DFQD1  | 0.000 |   0.283 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 96: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__8_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__8_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_30_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.283
  Slack Time                   -0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_30_ | CP ^        |        |       |   0.177 |    0.275 | 
     | core1_inst/psum_mem_instance/Q_reg_30_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.249 |    0.348 | 
     | normalizer_inst/U12215                 | A2 v -> Z v | AO22D0 | 0.033 |   0.283 |    0.381 | 
     | normalizer_inst/shift_reg_0__2__8_     | D v         | DFQD1  | 0.000 |   0.283 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 97: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__9_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__9_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_64_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.282
  Slack Time                   -0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_64_ | CP ^        |        |       |   0.177 |    0.275 | 
     | core1_inst/psum_mem_instance/Q_reg_64_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.249 |    0.347 | 
     | normalizer_inst/U12209                 | A2 v -> Z v | AO22D0 | 0.033 |   0.282 |    0.380 | 
     | normalizer_inst/shift_reg_0__5__9_     | D v         | DFQD1  | 0.000 |   0.282 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 98: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__8_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__8_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_74_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.283
  Slack Time                   -0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_74_ | CP ^        |        |       |   0.176 |    0.274 | 
     | core1_inst/psum_mem_instance/Q_reg_74_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.249 |    0.347 | 
     | normalizer_inst/U12220                 | A2 v -> Z v | AO22D0 | 0.034 |   0.283 |    0.381 | 
     | normalizer_inst/shift_reg_0__6__8_     | D v         | DFQD1  | 0.000 |   0.283 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 99: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__8_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__8_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_41_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.283
  Slack Time                   -0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_41_ | CP ^        |        |       |   0.176 |    0.274 | 
     | core1_inst/psum_mem_instance/Q_reg_41_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.249 |    0.347 | 
     | normalizer_inst/U12287                 | A2 v -> Z v | AO22D0 | 0.034 |   0.283 |    0.381 | 
     | normalizer_inst/shift_reg_0__3__8_     | D v         | DFQD1  | 0.000 |   0.283 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 100: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__6_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__6_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_17_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.283
  Slack Time                   -0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_17_ | CP ^        |        |       |   0.177 |    0.275 | 
     | core1_inst/psum_mem_instance/Q_reg_17_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.248 |    0.346 | 
     | normalizer_inst/U12389                 | A2 v -> Z v | AO22D0 | 0.035 |   0.283 |    0.381 | 
     | normalizer_inst/shift_reg_0__1__6_     | D v         | DFQD1  | 0.000 |   0.283 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 101: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__4_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__4_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_15_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.283
  Slack Time                   -0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_15_ | CP ^        |        |       |   0.177 |    0.275 | 
     | core1_inst/psum_mem_instance/Q_reg_15_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.249 |    0.347 | 
     | normalizer_inst/U12387                 | A2 v -> Z v | AO22D0 | 0.033 |   0.283 |    0.380 | 
     | normalizer_inst/shift_reg_0__1__4_     | D v         | DFQD1  | 0.000 |   0.283 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 102: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__2_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__2_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_35_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.283
  Slack Time                   -0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_35_ | CP ^        |        |       |   0.177 |    0.274 | 
     | core1_inst/psum_mem_instance/Q_reg_35_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.249 |    0.346 | 
     | normalizer_inst/U12273                 | A2 v -> Z v | AO22D0 | 0.034 |   0.283 |    0.380 | 
     | normalizer_inst/shift_reg_0__3__2_     | D v         | DFQD1  | 0.000 |   0.283 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 103: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__8_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__8_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_63_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.284
  Slack Time                   -0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_63_ | CP ^        |        |       |   0.177 |    0.274 | 
     | core1_inst/psum_mem_instance/Q_reg_63_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.249 |    0.346 | 
     | normalizer_inst/U12298                 | A2 v -> Z v | AO22D0 | 0.035 |   0.284 |    0.381 | 
     | normalizer_inst/shift_reg_0__5__8_     | D v         | DFQD1  | 0.000 |   0.284 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 104: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__5_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__5_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_27_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.284
  Slack Time                   -0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_27_ | CP ^        |        |       |   0.177 |    0.274 | 
     | core1_inst/psum_mem_instance/Q_reg_27_ | CP ^ -> Q v | DFQD1  | 0.074 |   0.251 |    0.348 | 
     | normalizer_inst/U12225                 | A2 v -> Z v | AO22D0 | 0.033 |   0.284 |    0.381 | 
     | normalizer_inst/shift_reg_0__2__5_     | D v         | DFQD1  | 0.000 |   0.284 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 105: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__0_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__0_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_66_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.366
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.379
  Arrival Time                  0.282
  Slack Time                   -0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_66_ | CP ^        |        |       |   0.177 |    0.274 | 
     | core1_inst/psum_mem_instance/Q_reg_66_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.247 |    0.344 | 
     | normalizer_inst/U12303                 | A2 v -> Z v | AO22D0 | 0.035 |   0.282 |    0.379 | 
     | normalizer_inst/shift_reg_0__6__0_     | D v         | DFQD1  | 0.000 |   0.282 |    0.379 | 
     +--------------------------------------------------------------------------------------------+ 
Path 106: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__7_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__7_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_7_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.285
  Slack Time                   -0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |             |        |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_7_ | CP ^        |        |       |   0.177 |    0.274 | 
     | core1_inst/psum_mem_instance/Q_reg_7_ | CP ^ -> Q v | DFQD1  | 0.074 |   0.251 |    0.348 | 
     | normalizer_inst/U12379                | A2 v -> Z v | AO22D0 | 0.034 |   0.285 |    0.381 | 
     | normalizer_inst/shift_reg_0__0__7_    | D v         | DFD1   | 0.000 |   0.285 |    0.381 | 
     +-------------------------------------------------------------------------------------------+ 
Path 107: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__3_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__3_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_14_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.283
  Slack Time                   -0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_14_ | CP ^        |        |       |   0.178 |    0.274 | 
     | core1_inst/psum_mem_instance/Q_reg_14_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.249 |    0.346 | 
     | normalizer_inst/U12386                 | A2 v -> Z v | AO22D0 | 0.034 |   0.283 |    0.380 | 
     | normalizer_inst/shift_reg_0__1__3_     | D v         | DFQD1  | 0.000 |   0.283 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 108: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__7_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__7_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_62_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.283
  Slack Time                   -0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_62_ | CP ^        |        |       |   0.177 |    0.273 | 
     | core1_inst/psum_mem_instance/Q_reg_62_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.247 |    0.344 | 
     | normalizer_inst/U12295                 | A2 v -> Z v | AO22D0 | 0.036 |   0.283 |    0.380 | 
     | normalizer_inst/shift_reg_0__5__7_     | D v         | DFQD1  | 0.000 |   0.283 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 109: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__10_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_65_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.366
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.379
  Arrival Time                  0.283
  Slack Time                   -0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_65_ | CP ^        |        |       |   0.177 |    0.274 | 
     | core1_inst/psum_mem_instance/Q_reg_65_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.247 |    0.344 | 
     | normalizer_inst/U12267                 | A2 v -> Z v | AO22D0 | 0.035 |   0.283 |    0.379 | 
     | normalizer_inst/shift_reg_0__5__10_    | D v         | DFQD1  | 0.000 |   0.283 |    0.379 | 
     +--------------------------------------------------------------------------------------------+ 
Path 110: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__5_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__5_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_16_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.284
  Slack Time                   -0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_16_ | CP ^        |        |       |   0.178 |    0.274 | 
     | core1_inst/psum_mem_instance/Q_reg_16_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.249 |    0.346 | 
     | normalizer_inst/U12388                 | A2 v -> Z v | AO22D0 | 0.035 |   0.284 |    0.381 | 
     | normalizer_inst/shift_reg_0__1__5_     | D v         | DFQD1  | 0.000 |   0.284 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 111: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__8_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__8_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_19_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.285
  Slack Time                   -0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_19_ | CP ^        |        |       |   0.178 |    0.274 | 
     | core1_inst/psum_mem_instance/Q_reg_19_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.250 |    0.346 | 
     | normalizer_inst/U12391                 | A2 v -> Z v | AO22D0 | 0.035 |   0.285 |    0.381 | 
     | normalizer_inst/shift_reg_0__1__8_     | D v         | DFQD1  | 0.000 |   0.285 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 112: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__4_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__4_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_70_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.366
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.379
  Arrival Time                  0.283
  Slack Time                   -0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_70_ | CP ^        |        |       |   0.177 |    0.273 | 
     | core1_inst/psum_mem_instance/Q_reg_70_ | CP ^ -> Q v | DFQD1  | 0.069 |   0.246 |    0.342 | 
     | normalizer_inst/U12228                 | A2 v -> Z v | AO22D0 | 0.037 |   0.283 |    0.379 | 
     | normalizer_inst/shift_reg_0__6__4_     | D v         | DFQD1  | 0.000 |   0.283 |    0.379 | 
     +--------------------------------------------------------------------------------------------+ 
Path 113: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__3_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__3_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_47_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.285
  Slack Time                   -0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_47_ | CP ^        |        |       |   0.176 |    0.272 | 
     | core1_inst/psum_mem_instance/Q_reg_47_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.249 |    0.345 | 
     | normalizer_inst/U12227                 | A2 v -> Z v | AO22D0 | 0.036 |   0.285 |    0.381 | 
     | normalizer_inst/shift_reg_0__4__3_     | D v         | DFQD1  | 0.000 |   0.285 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 114: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__6_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__6_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_83_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.285
  Slack Time                   -0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |              |          |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_83_ | CP ^         |          |       |   0.176 |    0.272 | 
     | core1_inst/psum_mem_instance/Q_reg_83_ | CP ^ -> Q v  | DFQD1    | 0.074 |   0.250 |    0.346 | 
     | normalizer_inst/U11108                 | B2 v -> ZN v | MOAI22D0 | 0.034 |   0.285 |    0.381 | 
     | normalizer_inst/shift_reg_0__7__6_     | D v          | DFQD1    | 0.000 |   0.285 |    0.381 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 115: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__7_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__7_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_18_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.285
  Slack Time                   -0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_18_ | CP ^        |        |       |   0.177 |    0.272 | 
     | core1_inst/psum_mem_instance/Q_reg_18_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.249 |    0.345 | 
     | normalizer_inst/U12390                 | A2 v -> Z v | AO22D0 | 0.036 |   0.285 |    0.381 | 
     | normalizer_inst/shift_reg_0__1__7_     | D v         | DFQD1  | 0.000 |   0.285 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 116: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__2__1_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__1_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_23_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.285
  Slack Time                   -0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_23_ | CP ^        |        |       |   0.177 |    0.273 | 
     | core1_inst/psum_mem_instance/Q_reg_23_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.249 |    0.344 | 
     | normalizer_inst/U12211                 | A2 v -> Z v | AO22D0 | 0.035 |   0.285 |    0.380 | 
     | normalizer_inst/shift_reg_0__2__1_     | D v         | DFQD1  | 0.000 |   0.285 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 117: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__2_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__2_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_68_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.285
  Slack Time                   -0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_68_ | CP ^        |        |       |   0.177 |    0.272 | 
     | core1_inst/psum_mem_instance/Q_reg_68_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.250 |    0.345 | 
     | normalizer_inst/U12277                 | A2 v -> Z v | AO22D0 | 0.035 |   0.285 |    0.380 | 
     | normalizer_inst/shift_reg_0__6__2_     | D v         | DFQD1  | 0.000 |   0.285 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 118: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__10_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_76_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.286
  Slack Time                   -0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_76_ | CP ^        |        |       |   0.176 |    0.271 | 
     | core1_inst/psum_mem_instance/Q_reg_76_ | CP ^ -> Q v | DFQD1  | 0.074 |   0.250 |    0.345 | 
     | normalizer_inst/U12214                 | A2 v -> Z v | AO22D0 | 0.035 |   0.286 |    0.381 | 
     | normalizer_inst/shift_reg_0__6__10_    | D v         | DFQD1  | 0.000 |   0.286 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 119: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__1__2_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__2_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_13_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.285
  Slack Time                   -0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_13_ | CP ^        |        |       |   0.178 |    0.272 | 
     | core1_inst/psum_mem_instance/Q_reg_13_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.248 |    0.343 | 
     | normalizer_inst/U12385                 | A2 v -> Z v | AO22D0 | 0.037 |   0.285 |    0.380 | 
     | normalizer_inst/shift_reg_0__1__2_     | D v         | DFQD1  | 0.000 |   0.285 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 120: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__8_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__8_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_8_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.287
  Slack Time                   -0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |             |        |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_8_ | CP ^        |        |       |   0.177 |    0.271 | 
     | core1_inst/psum_mem_instance/Q_reg_8_ | CP ^ -> Q v | DFQD1  | 0.075 |   0.252 |    0.346 | 
     | normalizer_inst/U12380                | A2 v -> Z v | AO22D0 | 0.035 |   0.287 |    0.381 | 
     | normalizer_inst/shift_reg_0__0__8_    | D v         | DFQD1  | 0.000 |   0.287 |    0.381 | 
     +-------------------------------------------------------------------------------------------+ 
Path 121: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__1_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__1_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_78_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.287
  Slack Time                   -0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |              |          |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_78_ | CP ^         |          |       |   0.177 |    0.271 | 
     | core1_inst/psum_mem_instance/Q_reg_78_ | CP ^ -> Q v  | DFQD1    | 0.074 |   0.251 |    0.345 | 
     | normalizer_inst/U11110                 | B2 v -> ZN v | MOAI22D0 | 0.035 |   0.287 |    0.380 | 
     | normalizer_inst/shift_reg_0__7__1_     | D v          | DFQD1    | 0.000 |   0.287 |    0.380 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 122: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__8_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__8_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_85_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.287
  Slack Time                   -0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |              |          |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_85_ | CP ^         |          |       |   0.176 |    0.270 | 
     | core1_inst/psum_mem_instance/Q_reg_85_ | CP ^ -> Q v  | DFQD1    | 0.076 |   0.252 |    0.345 | 
     | normalizer_inst/U9943                  | B2 v -> ZN v | MOAI22D0 | 0.035 |   0.287 |    0.381 | 
     | normalizer_inst/shift_reg_0__7__8_     | D v          | DFQD1    | 0.000 |   0.287 |    0.381 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 123: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__6_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__6_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_50_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.287
  Slack Time                   -0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_50_ | CP ^        |        |       |   0.176 |    0.269 | 
     | core1_inst/psum_mem_instance/Q_reg_50_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.249 |    0.342 | 
     | normalizer_inst/U12216                 | A2 v -> Z v | AO22D0 | 0.038 |   0.287 |    0.380 | 
     | normalizer_inst/shift_reg_0__4__6_     | D v         | DFQD1  | 0.000 |   0.287 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 124: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__5__6_/CP 
Endpoint:   normalizer_inst/shift_reg_0__5__6_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_61_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.287
  Slack Time                   -0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_61_ | CP ^        |        |       |   0.177 |    0.270 | 
     | core1_inst/psum_mem_instance/Q_reg_61_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.250 |    0.343 | 
     | normalizer_inst/U12223                 | A2 v -> Z v | AO22D0 | 0.037 |   0.287 |    0.380 | 
     | normalizer_inst/shift_reg_0__5__6_     | D v         | DFQD1  | 0.000 |   0.287 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 125: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__5_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__5_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_82_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.287
  Slack Time                   -0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |              |          |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_82_ | CP ^         |          |       |   0.177 |    0.270 | 
     | core1_inst/psum_mem_instance/Q_reg_82_ | CP ^ -> Q v  | DFQD1    | 0.076 |   0.252 |    0.345 | 
     | normalizer_inst/U9944                  | B1 v -> ZN v | MOAI22D0 | 0.035 |   0.287 |    0.380 | 
     | normalizer_inst/shift_reg_0__7__5_     | D v          | DFQD1    | 0.000 |   0.287 |    0.380 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 126: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__9_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__9_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_75_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.288
  Slack Time                   -0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_75_ | CP ^        |        |       |   0.176 |    0.268 | 
     | core1_inst/psum_mem_instance/Q_reg_75_ | CP ^ -> Q v | DFQD1  | 0.075 |   0.251 |    0.344 | 
     | normalizer_inst/U12203                 | A2 v -> Z v | AO22D0 | 0.037 |   0.288 |    0.381 | 
     | normalizer_inst/shift_reg_0__6__9_     | D v         | DFQD1  | 0.000 |   0.288 |    0.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 127: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__3__1_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__1_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_34_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.379
  Arrival Time                  0.288
  Slack Time                   -0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_34_ | CP ^        |        |       |   0.177 |    0.269 | 
     | core1_inst/psum_mem_instance/Q_reg_34_ | CP ^ -> Q v | DFQD1  | 0.074 |   0.250 |    0.342 | 
     | normalizer_inst/U12276                 | A2 v -> Z v | AO22D0 | 0.037 |   0.288 |    0.379 | 
     | normalizer_inst/shift_reg_0__3__1_     | D v         | DFQD1  | 0.000 |   0.288 |    0.379 | 
     +--------------------------------------------------------------------------------------------+ 
Path 128: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__5_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__5_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_5_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.289
  Slack Time                   -0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |             |        |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_5_ | CP ^        |        |       |   0.177 |    0.268 | 
     | core1_inst/psum_mem_instance/Q_reg_5_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.250 |    0.342 | 
     | normalizer_inst/U12377                | A2 v -> Z v | AO22D0 | 0.039 |   0.289 |    0.381 | 
     | normalizer_inst/shift_reg_0__0__5_    | D v         | DFD1   | 0.000 |   0.289 |    0.381 | 
     +-------------------------------------------------------------------------------------------+ 
Path 129: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__6__1_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__1_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_67_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.366
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.379
  Arrival Time                  0.287
  Slack Time                   -0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_67_ | CP ^        |        |       |   0.176 |    0.268 | 
     | core1_inst/psum_mem_instance/Q_reg_67_ | CP ^ -> Q v | DFQD1  | 0.072 |   0.248 |    0.339 | 
     | normalizer_inst/U12206                 | A2 v -> Z v | AO22D0 | 0.039 |   0.287 |    0.379 | 
     | normalizer_inst/shift_reg_0__6__1_     | D v         | DFQD1  | 0.000 |   0.287 |    0.379 | 
     +--------------------------------------------------------------------------------------------+ 
Path 130: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__9_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__9_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_9_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.289
  Slack Time                   -0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |             |        |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_9_ | CP ^        |        |       |   0.177 |    0.268 | 
     | core1_inst/psum_mem_instance/Q_reg_9_ | CP ^ -> Q v | DFQD1  | 0.074 |   0.251 |    0.342 | 
     | normalizer_inst/U12381                | A2 v -> Z v | AO22D0 | 0.038 |   0.289 |    0.381 | 
     | normalizer_inst/shift_reg_0__0__9_    | D v         | DFD1   | 0.000 |   0.289 |    0.381 | 
     +-------------------------------------------------------------------------------------------+ 
Path 131: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__4__5_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__5_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_49_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.289
  Slack Time                   -0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_49_ | CP ^        |        |       |   0.177 |    0.268 | 
     | core1_inst/psum_mem_instance/Q_reg_49_ | CP ^ -> Q v | DFQD1  | 0.074 |   0.250 |    0.342 | 
     | normalizer_inst/U12265                 | A2 v -> Z v | AO22D0 | 0.038 |   0.289 |    0.380 | 
     | normalizer_inst/shift_reg_0__4__5_     | D v         | DFQD1  | 0.000 |   0.289 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 132: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__6_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__6_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_6_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.381
  Arrival Time                  0.290
  Slack Time                   -0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |             |        |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_6_ | CP ^        |        |       |   0.177 |    0.268 | 
     | core1_inst/psum_mem_instance/Q_reg_6_ | CP ^ -> Q v | DFQD1  | 0.074 |   0.251 |    0.342 | 
     | normalizer_inst/U12378                | A2 v -> Z v | AO22D0 | 0.039 |   0.290 |    0.381 | 
     | normalizer_inst/shift_reg_0__0__6_    | D v         | DFQD1  | 0.000 |   0.290 |    0.381 | 
     +-------------------------------------------------------------------------------------------+ 
Path 133: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__10_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.374
  Arrival Time                  0.284
  Slack Time                   -0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_10_ | CP ^        |        |       |   0.178 |    0.268 | 
     | core1_inst/psum_mem_instance/Q_reg_10_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.247 |    0.338 | 
     | normalizer_inst/U12382                 | A2 v -> Z v | AO22D1 | 0.036 |   0.284 |    0.374 | 
     | normalizer_inst/shift_reg_0__0__10_    | D v         | DFQD4  | 0.000 |   0.284 |    0.374 | 
     +--------------------------------------------------------------------------------------------+ 
Path 134: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__3_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__3_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_3_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.291
  Slack Time                   -0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |             |        |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_3_ | CP ^        |        |       |   0.178 |    0.267 | 
     | core1_inst/psum_mem_instance/Q_reg_3_ | CP ^ -> Q v | DFQD1  | 0.071 |   0.248 |    0.338 | 
     | normalizer_inst/U12375                | A2 v -> Z v | AO22D0 | 0.042 |   0.291 |    0.380 | 
     | normalizer_inst/shift_reg_0__0__3_    | D v         | DFQD1  | 0.000 |   0.291 |    0.380 | 
     +-------------------------------------------------------------------------------------------+ 
Path 135: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__7_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__7_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_84_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.379
  Arrival Time                  0.293
  Slack Time                   -0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |              |          |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_84_ | CP ^         |          |       |   0.177 |    0.264 | 
     | core1_inst/psum_mem_instance/Q_reg_84_ | CP ^ -> Q v  | DFQD1    | 0.076 |   0.253 |    0.340 | 
     | normalizer_inst/U11107                 | B1 v -> ZN v | MOAI22D0 | 0.040 |   0.293 |    0.379 | 
     | normalizer_inst/shift_reg_0__7__7_     | D v          | DFQD1    | 0.000 |   0.293 |    0.379 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 136: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__4_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__4_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_4_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.294
  Slack Time                   -0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |             |        |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_4_ | CP ^        |        |       |   0.177 |    0.263 | 
     | core1_inst/psum_mem_instance/Q_reg_4_ | CP ^ -> Q v | DFQD1  | 0.075 |   0.252 |    0.338 | 
     | normalizer_inst/U12376                | A2 v -> Z v | AO22D0 | 0.042 |   0.294 |    0.380 | 
     | normalizer_inst/shift_reg_0__0__4_    | D v         | DFQD1  | 0.000 |   0.294 |    0.380 | 
     +-------------------------------------------------------------------------------------------+ 
Path 137: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__10_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_87_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.296
  Slack Time                   -0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |              |          |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_87_ | CP ^         |          |       |   0.177 |    0.260 | 
     | core1_inst/psum_mem_instance/Q_reg_87_ | CP ^ -> Q v  | DFQD1    | 0.078 |   0.255 |    0.338 | 
     | normalizer_inst/U11105                 | B2 v -> ZN v | MOAI22D0 | 0.041 |   0.296 |    0.380 | 
     | normalizer_inst/shift_reg_0__7__10_    | D v          | DFQD1    | 0.000 |   0.296 |    0.380 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 138: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__1_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__1_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_1_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.373
  Arrival Time                  0.292
  Slack Time                   -0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |             |        |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_1_ | CP ^        |        |       |   0.177 |    0.258 | 
     | core1_inst/psum_mem_instance/Q_reg_1_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.250 |    0.331 | 
     | normalizer_inst/U12264                | A2 v -> Z v | AO22D0 | 0.042 |   0.292 |    0.373 | 
     | normalizer_inst/shift_reg_0__0__1_    | D v         | DFQD4  | 0.000 |   0.292 |    0.373 | 
     +-------------------------------------------------------------------------------------------+ 
Path 139: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_3_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.977
  Arrival Time                  0.896
  Slack Time                   -0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.669 |    0.749 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.107 |   0.776 |    0.856 | 
     | normalizer_inst/FE_OFC58_div_sel_3 | I v -> Z v  | BUFFD1 | 0.119 |   0.895 |    0.975 | 
     | normalizer_inst/psum_norm_1_reg_3_ | SA v        | DFXQD1 | 0.001 |   0.896 |    0.977 | 
     +----------------------------------------------------------------------------------------+ 
Path 140: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_1_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_1_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.977
  Arrival Time                  0.896
  Slack Time                   -0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.669 |    0.749 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.107 |   0.776 |    0.856 | 
     | normalizer_inst/FE_OFC58_div_sel_3 | I v -> Z v  | BUFFD1 | 0.119 |   0.895 |    0.975 | 
     | normalizer_inst/psum_norm_1_reg_1_ | SA v        | DFXQD1 | 0.001 |   0.896 |    0.977 | 
     +----------------------------------------------------------------------------------------+ 
Path 141: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_0_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_0_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.977
  Arrival Time                  0.896
  Slack Time                   -0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.669 |    0.749 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.107 |   0.776 |    0.856 | 
     | normalizer_inst/FE_OFC58_div_sel_3 | I v -> Z v  | BUFFD1 | 0.119 |   0.895 |    0.975 | 
     | normalizer_inst/psum_norm_1_reg_0_ | SA v        | DFXQD1 | 0.001 |   0.896 |    0.977 | 
     +----------------------------------------------------------------------------------------+ 
Path 142: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_2_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_2_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.977
  Arrival Time                  0.896
  Slack Time                   -0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.669 |    0.749 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.107 |   0.776 |    0.856 | 
     | normalizer_inst/FE_OFC58_div_sel_3 | I v -> Z v  | BUFFD1 | 0.119 |   0.895 |    0.975 | 
     | normalizer_inst/psum_norm_2_reg_2_ | SA v        | DFXQD2 | 0.002 |   0.896 |    0.977 | 
     +----------------------------------------------------------------------------------------+ 
Path 143: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__2_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__2_/D    (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_2_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.373
  Arrival Time                  0.293
  Slack Time                   -0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                       |             |        |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_2_ | CP ^        |        |       |   0.177 |    0.257 | 
     | core1_inst/psum_mem_instance/Q_reg_2_ | CP ^ -> Q v | DFQD1  | 0.073 |   0.250 |    0.330 | 
     | normalizer_inst/U12374                | A2 v -> Z v | AO22D0 | 0.043 |   0.293 |    0.373 | 
     | normalizer_inst/shift_reg_0__0__2_    | D v         | DFQD4  | 0.000 |   0.293 |    0.373 | 
     +-------------------------------------------------------------------------------------------+ 
Path 144: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__3_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__3_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_80_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.300
  Slack Time                   -0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_80_ | CP ^        |        |       |   0.176 |    0.256 | 
     | core1_inst/psum_mem_instance/Q_reg_80_ | CP ^ -> Q v | DFQD1  | 0.078 |   0.254 |    0.334 | 
     | normalizer_inst/U12200                 | B2 v -> Z v | AO22D0 | 0.046 |   0.300 |    0.380 | 
     | normalizer_inst/shift_reg_0__7__3_     | D v         | DFQD1  | 0.000 |   0.300 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 145: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_1_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_1_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.976
  Arrival Time                  0.896
  Slack Time                   -0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.669 |    0.749 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.107 |   0.776 |    0.856 | 
     | normalizer_inst/FE_OFC58_div_sel_3 | I v -> Z v  | BUFFD1 | 0.119 |   0.895 |    0.975 | 
     | normalizer_inst/psum_norm_2_reg_1_ | SA v        | DFXQD1 | 0.002 |   0.896 |    0.976 | 
     +----------------------------------------------------------------------------------------+ 
Path 146: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_0_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_0_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.976
  Arrival Time                  0.896
  Slack Time                   -0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.669 |    0.749 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.107 |   0.776 |    0.856 | 
     | normalizer_inst/FE_OFC58_div_sel_3 | I v -> Z v  | BUFFD1 | 0.119 |   0.895 |    0.975 | 
     | normalizer_inst/psum_norm_2_reg_0_ | SA v        | DFXQD1 | 0.002 |   0.896 |    0.976 | 
     +----------------------------------------------------------------------------------------+ 
Path 147: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_3_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.976
  Arrival Time                  0.896
  Slack Time                   -0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.669 |    0.748 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.107 |   0.776 |    0.855 | 
     | normalizer_inst/FE_OFC58_div_sel_3 | I v -> Z v  | BUFFD1 | 0.119 |   0.895 |    0.974 | 
     | normalizer_inst/psum_norm_2_reg_3_ | SA v        | DFXQD1 | 0.002 |   0.896 |    0.976 | 
     +----------------------------------------------------------------------------------------+ 
Path 148: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__4_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__4_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_81_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.367
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.378
  Arrival Time                  0.299
  Slack Time                   -0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |              |          |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_81_ | CP ^         |          |       |   0.177 |    0.256 | 
     | core1_inst/psum_mem_instance/Q_reg_81_ | CP ^ -> Q v  | DFQD1    | 0.076 |   0.253 |    0.333 | 
     | normalizer_inst/U11109                 | B2 v -> ZN v | MOAI22D0 | 0.046 |   0.299 |    0.378 | 
     | normalizer_inst/shift_reg_0__7__4_     | D v          | DFQD1    | 0.000 |   0.299 |    0.378 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 149: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_6_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.975
  Arrival Time                  0.896
  Slack Time                   -0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.669 |    0.748 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.107 |   0.776 |    0.855 | 
     | normalizer_inst/FE_OFC58_div_sel_3 | I v -> Z v  | BUFFD1 | 0.119 |   0.895 |    0.974 | 
     | normalizer_inst/psum_norm_1_reg_6_ | SA v        | DFXQD1 | 0.001 |   0.896 |    0.975 | 
     +----------------------------------------------------------------------------------------+ 
Path 150: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_5_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_5_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.975
  Arrival Time                  0.896
  Slack Time                   -0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.669 |    0.748 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.107 |   0.776 |    0.855 | 
     | normalizer_inst/FE_OFC58_div_sel_3 | I v -> Z v  | BUFFD1 | 0.119 |   0.895 |    0.974 | 
     | normalizer_inst/psum_norm_1_reg_5_ | SA v        | DFXQD1 | 0.001 |   0.896 |    0.975 | 
     +----------------------------------------------------------------------------------------+ 
Path 151: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_4_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_4_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.975
  Arrival Time                  0.896
  Slack Time                   -0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.669 |    0.748 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.107 |   0.776 |    0.855 | 
     | normalizer_inst/FE_OFC58_div_sel_3 | I v -> Z v  | BUFFD1 | 0.119 |   0.895 |    0.974 | 
     | normalizer_inst/psum_norm_1_reg_4_ | SA v        | DFXQD1 | 0.001 |   0.896 |    0.975 | 
     +----------------------------------------------------------------------------------------+ 
Path 152: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__0__0_/CP 
Endpoint:   normalizer_inst/shift_reg_0__0__0_/D    (^) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_0_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.368
  Arrival Time                  0.289
  Slack Time                   -0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_0_ | CP ^         |         |       |   0.177 |    0.256 | 
     | core1_inst/psum_mem_instance/Q_reg_0_ | CP ^ -> Q ^  | DFQD1   | 0.071 |   0.248 |    0.327 | 
     | normalizer_inst/U9945                 | A2 ^ -> ZN v | CKND2D0 | 0.015 |   0.263 |    0.342 | 
     | normalizer_inst/U12332                | A1 v -> ZN ^ | ND2D0   | 0.026 |   0.289 |    0.368 | 
     | normalizer_inst/shift_reg_0__0__0_    | D ^          | DFQD4   | 0.000 |   0.289 |    0.368 | 
     +---------------------------------------------------------------------------------------------+ 
Path 153: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_4_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_4_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.975
  Arrival Time                  0.896
  Slack Time                   -0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.669 |    0.748 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.107 |   0.776 |    0.855 | 
     | normalizer_inst/FE_OFC58_div_sel_3 | I v -> Z v  | BUFFD1 | 0.119 |   0.895 |    0.974 | 
     | normalizer_inst/psum_norm_2_reg_4_ | SA v        | DFXQD1 | 0.001 |   0.896 |    0.975 | 
     +----------------------------------------------------------------------------------------+ 
Path 154: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_5_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_5_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.975
  Arrival Time                  0.896
  Slack Time                   -0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.669 |    0.748 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.107 |   0.776 |    0.855 | 
     | normalizer_inst/FE_OFC58_div_sel_3 | I v -> Z v  | BUFFD1 | 0.119 |   0.895 |    0.974 | 
     | normalizer_inst/psum_norm_2_reg_5_ | SA v        | DFXQD1 | 0.001 |   0.896 |    0.975 | 
     +----------------------------------------------------------------------------------------+ 
Path 155: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_6_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.978
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.975
  Arrival Time                  0.896
  Slack Time                   -0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.669 |    0.747 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.107 |   0.776 |    0.854 | 
     | normalizer_inst/FE_OFC58_div_sel_3 | I v -> Z v  | BUFFD1 | 0.119 |   0.895 |    0.973 | 
     | normalizer_inst/psum_norm_2_reg_6_ | SA v        | DFXQD1 | 0.001 |   0.896 |    0.975 | 
     +----------------------------------------------------------------------------------------+ 
Path 156: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_7_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.976
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.973
  Arrival Time                  0.895
  Slack Time                   -0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.669 |    0.746 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.107 |   0.776 |    0.853 | 
     | normalizer_inst/FE_OFC58_div_sel_3 | I v -> Z v  | BUFFD1 | 0.119 |   0.895 |    0.972 | 
     | normalizer_inst/psum_norm_2_reg_7_ | SA v        | DFXQD2 | 0.001 |   0.895 |    0.973 | 
     +----------------------------------------------------------------------------------------+ 
Path 157: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__2_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__2_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_79_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.368
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.380
  Arrival Time                  0.304
  Slack Time                   -0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_79_ | CP ^        |        |       |   0.177 |    0.253 | 
     | core1_inst/psum_mem_instance/Q_reg_79_ | CP ^ -> Q v | DFQD1  | 0.078 |   0.255 |    0.331 | 
     | normalizer_inst/U12197                 | B2 v -> Z v | AO22D0 | 0.049 |   0.304 |    0.380 | 
     | normalizer_inst/shift_reg_0__7__2_     | D v         | DFQD1  | 0.000 |   0.304 |    0.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 158: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_7_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.975
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.971
  Arrival Time                  0.895
  Slack Time                   -0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.669 |    0.745 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.107 |   0.776 |    0.852 | 
     | normalizer_inst/FE_OFC58_div_sel_3 | I v -> Z v  | BUFFD1 | 0.119 |   0.895 |    0.971 | 
     | normalizer_inst/psum_norm_1_reg_7_ | SA v        | DFXQD1 | 0.001 |   0.895 |    0.971 | 
     +----------------------------------------------------------------------------------------+ 
Path 159: VIOLATED Hold Check with Pin normalizer_inst/shift_reg_0__7__0_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__0_/D     (v) checked with  leading 
edge of 'clk1'
Beginpoint: core1_inst/psum_mem_instance/Q_reg_77_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.366
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.377
  Arrival Time                  0.312
  Slack Time                   -0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +--------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                        |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/psum_mem_instance/Q_reg_77_ | CP ^        |        |       |   0.176 |    0.241 | 
     | core1_inst/psum_mem_instance/Q_reg_77_ | CP ^ -> Q v | DFQD1  | 0.078 |   0.254 |    0.319 | 
     | normalizer_inst/U12307                 | B2 v -> Z v | AO22D0 | 0.058 |   0.312 |    0.377 | 
     | normalizer_inst/shift_reg_0__7__0_     | D v         | DFQD1  | 0.000 |   0.312 |    0.377 | 
     +--------------------------------------------------------------------------------------------+ 
Path 160: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_2_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_2_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.961
  Arrival Time                  0.896
  Slack Time                   -0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.669 |    0.733 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.107 |   0.776 |    0.840 | 
     | normalizer_inst/FE_OFC58_div_sel_3 | I v -> Z v  | BUFFD1 | 0.119 |   0.895 |    0.959 | 
     | normalizer_inst/psum_norm_1_reg_2_ | SA v        | DFXQD4 | 0.001 |   0.896 |    0.961 | 
     +----------------------------------------------------------------------------------------+ 
Path 161: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.235
  Arrival Time                  0.255
  Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.185 |    0.165 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.255 |    0.235 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.255 |    0.235 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 162: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.235
  Arrival Time                  0.257
  Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.185 |    0.164 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.257 |    0.235 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.257 |    0.235 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 163: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
21_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.266
  Slack Time                    0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.157 |    0.123 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.073 |   0.230 |    0.195 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.016 |   0.246 |    0.211 | 
     | nst/mac_8in_instance/U79                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.266 |    0.231 | 
     | nst/mac_8in_instance/U80                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.266 |    0.231 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 164: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.267
  Slack Time                    0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.158 |    0.123 | 
     | nst/key_q_reg_29_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.072 |   0.230 |    0.195 | 
     | nst/key_q_reg_29_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.017 |   0.248 |    0.212 | 
     | nst/mac_8in_instance/U92                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.019 |   0.267 |    0.231 | 
     | nst/mac_8in_instance/U94                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.267 |    0.231 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 165: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.267
  Slack Time                    0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.159
     = Beginpoint Arrival Time       0.159
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.159 |    0.123 | 
     | nst/key_q_reg_25_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.072 |   0.231 |    0.196 | 
     | nst/key_q_reg_25_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.018 |   0.250 |    0.214 | 
     | nst/mac_8in_instance/U82                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.018 |   0.267 |    0.232 | 
     | nst/mac_8in_instance/U84                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.267 |    0.232 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 166: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.264
  Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.157 |    0.121 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.074 |   0.231 |    0.194 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.015 |   0.246 |    0.210 | 
     | nst/mac_8in_instance/U74                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.264 |    0.227 | 
     | nst/mac_8in_instance/U75                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.264 |    0.227 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 167: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.235
  Slack Time                    0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.126 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.070 |   0.235 |    0.196 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.235 |    0.196 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 168: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.271
  Slack Time                    0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.157 |    0.117 | 
     | nst/key_q_reg_17_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.074 |   0.231 |    0.191 | 
     | nst/key_q_reg_17_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.019 |   0.250 |    0.210 | 
     | nst/mac_8in_instance/U85                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.022 |   0.271 |    0.231 | 
     | nst/mac_8in_instance/U87                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.271 |    0.231 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 169: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.229
  Slack Time                    0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.156 |    0.116 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.229 |    0.189 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.229 |    0.189 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 170: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.267
  Slack Time                    0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.157 |    0.116 | 
     | nst/query_q_reg_29_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.076 |   0.233 |    0.192 | 
     | nst/query_q_reg_29_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.016 |   0.249 |    0.208 | 
     | nst/mac_8in_instance/U70                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.267 |    0.227 | 
     | nst/mac_8in_instance/U71                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.267 |    0.227 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 171: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.236
  Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.125 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.070 |   0.236 |    0.195 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.236 |    0.195 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 172: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_23_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.230
  Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.156 |    0.116 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.230 |    0.189 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.230 |    0.189 | 
     | nst/key_q_reg_23_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 173: MET Hold Check with Pin normalizer_inst/div_sel_2_reg/CP 
Endpoint:   normalizer_inst/div_sel_2_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/div_sel_1_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.673
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.685
  Arrival Time                  0.727
  Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +----------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell | Delay | Arrival | Required | 
     |                               |             |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/div_sel_1_reg | CP ^        |       |       |   0.669 |    0.627 | 
     | normalizer_inst/div_sel_1_reg | CP ^ -> Q v | DFQD1 | 0.058 |   0.727 |    0.685 | 
     | normalizer_inst/div_sel_2_reg | D v         | DFQD1 | 0.000 |   0.727 |    0.685 | 
     +----------------------------------------------------------------------------------+ 
Path 174: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.230
  Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.156 |    0.114 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.230 |    0.188 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.230 |    0.188 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 175: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
24_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.274
  Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.158 |    0.117 | 
     | nst/query_q_reg_24_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.076 |   0.234 |    0.192 | 
     | nst/query_q_reg_24_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | INVD1 | 0.025 |   0.259 |    0.218 | 
     | nst/mac_8in_instance/U68                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.274 |    0.232 | 
     | nst/mac_8in_instance/U47                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.274 |    0.232 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 176: MET Hold Check with Pin normalizer_inst/state_div_3_reg/CP 
Endpoint:   normalizer_inst/state_div_3_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/state_div_2_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.673
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.685
  Arrival Time                  0.727
  Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                 |             |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/state_div_2_reg | CP ^        |       |       |   0.669 |    0.627 | 
     | normalizer_inst/state_div_2_reg | CP ^ -> Q v | DFQD1 | 0.058 |   0.727 |    0.685 | 
     | normalizer_inst/state_div_3_reg | D v         | DFQD1 | 0.000 |   0.727 |    0.685 | 
     +------------------------------------------------------------------------------------+ 
Path 177: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.235
  Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.124 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.070 |   0.235 |    0.194 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.235 |    0.194 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 178: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_15_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.237
  Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.125 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.070 |   0.237 |    0.195 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.237 |    0.195 | 
     | nst/key_q_reg_15_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 179: MET Hold Check with Pin normalizer_inst/div_sel_3_reg/CP 
Endpoint:   normalizer_inst/div_sel_3_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/div_sel_2_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.673
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.685
  Arrival Time                  0.727
  Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +----------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell | Delay | Arrival | Required | 
     |                               |             |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/div_sel_2_reg | CP ^        |       |       |   0.669 |    0.626 | 
     | normalizer_inst/div_sel_2_reg | CP ^ -> Q v | DFQD1 | 0.059 |   0.727 |    0.685 | 
     | normalizer_inst/div_sel_3_reg | D v         | DFQD1 | 0.000 |   0.727 |    0.685 | 
     +----------------------------------------------------------------------------------+ 
Path 180: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.229
  Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.156 |    0.114 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.229 |    0.187 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.229 |    0.187 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 181: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.232
  Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.115 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.232 |    0.190 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.232 |    0.190 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 182: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.237
  Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.123 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.237 |    0.195 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.237 |    0.195 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 183: MET Hold Check with Pin normalizer_inst/norm_valid_reg/CP 
Endpoint:   normalizer_inst/norm_valid_reg/D  (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/state_div_3_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.673
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.685
  Arrival Time                  0.728
  Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                 |             |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/state_div_3_reg | CP ^        |       |       |   0.669 |    0.626 | 
     | normalizer_inst/state_div_3_reg | CP ^ -> Q v | DFQD1 | 0.059 |   0.728 |    0.685 | 
     | normalizer_inst/norm_valid_reg  | D v         | DFQD1 | 0.000 |   0.728 |    0.685 | 
     +------------------------------------------------------------------------------------+ 
Path 184: MET Hold Check with Pin normalizer_inst/state_div_2_reg/CP 
Endpoint:   normalizer_inst/state_div_2_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/state_div_1_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.673
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.685
  Arrival Time                  0.728
  Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                 |             |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/state_div_1_reg | CP ^        |       |       |   0.669 |    0.626 | 
     | normalizer_inst/state_div_1_reg | CP ^ -> Q v | DFQD1 | 0.059 |   0.728 |    0.685 | 
     | normalizer_inst/state_div_2_reg | D v         | DFQD1 | 0.000 |   0.728 |    0.685 | 
     +------------------------------------------------------------------------------------+ 
Path 185: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_23_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
23_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.230
  Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.156 |    0.114 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.230 |    0.188 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.230 |    0.188 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 186: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.238
  Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.123 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.238 |    0.195 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.238 |    0.195 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 187: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.233
  Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.115 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.233 |    0.190 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.233 |    0.190 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 188: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.236
  Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.123 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.070 |   0.236 |    0.193 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.236 |    0.193 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 189: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.231
  Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.155 |    0.112 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.230 |    0.188 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.231 |    0.188 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 190: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.233
  Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.113 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.233 |    0.189 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.233 |    0.190 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 191: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.230
  Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.156 |    0.113 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.230 |    0.187 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.230 |    0.187 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 192: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.239
  Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.122 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.239 |    0.195 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.239 |    0.195 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 193: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_15_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
15_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.237
  Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.123 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.070 |   0.237 |    0.193 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.237 |    0.193 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 194: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.179
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.234
  Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.114 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.234 |    0.190 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.234 |    0.191 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 195: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.232
  Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.113 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.232 |    0.189 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.232 |    0.189 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 196: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.234
  Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.113 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.233 |    0.189 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.234 |    0.190 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 197: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.237
  Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.121 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.237 |    0.193 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.237 |    0.193 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 198: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.231
  Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.155 |    0.110 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.230 |    0.186 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.231 |    0.187 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 199: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.233
  Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.113 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.233 |    0.188 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.233 |    0.189 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 200: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
20_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.218
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.276
  Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.157 |    0.113 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.077 |   0.234 |    0.189 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | INVD1 | 0.027 |   0.261 |    0.217 | 
     | nst/mac_8in_instance/U63                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.015 |   0.276 |    0.231 | 
     | nst/mac_8in_instance/U65                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.276 |    0.231 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 201: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.238
  Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.121 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.238 |    0.193 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.238 |    0.193 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 202: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.239
  Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.122 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.239 |    0.194 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.239 |    0.194 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 203: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.235
  Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.113 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.234 |    0.190 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.235 |    0.190 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 204: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.276
  Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.158 |    0.113 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.075 |   0.233 |    0.188 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | INVD1 | 0.028 |   0.261 |    0.216 | 
     | nst/mac_8in_instance/U52                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.276 |    0.232 | 
     | nst/mac_8in_instance/U53                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.276 |    0.232 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 205: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
21_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.271
  Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.156 |    0.111 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.073 |   0.229 |    0.185 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.018 |   0.248 |    0.203 | 
     | nst/mac_8in_instance/U77                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.023 |   0.271 |    0.226 | 
     | nst/mac_8in_instance/U78                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.271 |    0.226 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 206: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.240
  Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.122 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.240 |    0.195 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.240 |    0.195 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 207: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.218
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.276
  Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.176 |    0.131 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.067 |   0.243 |    0.198 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.258 |    0.213 | 
     | nst/mac_8in_instance/U91                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.276 |    0.231 | 
     | nst/mac_8in_instance/U47                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.276 |    0.231 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 208: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.233
  Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.112 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.233 |    0.188 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.233 |    0.188 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 209: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.233
  Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.156 |    0.111 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.233 |    0.188 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.233 |    0.188 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 210: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.234
  Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.112 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.234 |    0.188 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.234 |    0.189 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 211: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.239
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.120 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.239 |    0.193 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.239 |    0.193 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 212: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.234
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.111 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.233 |    0.188 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.234 |    0.188 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 213: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.251
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.152 |    0.106 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.065 |   0.218 |    0.172 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.019 |   0.236 |    0.190 | 
     | nst/mac_8in_instance/U49                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.251 |    0.205 | 
     | nst/mac_8in_instance/U50                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.251 |    0.205 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 214: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.235
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.111 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.234 |    0.188 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.235 |    0.188 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 215: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.241
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.120 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.241 |    0.194 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.241 |    0.194 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 216: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.211
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.270
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.158 |    0.112 | 
     | nst/key_q_reg_1_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.075 |   0.233 |    0.186 | 
     | nst/key_q_reg_1_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.020 |   0.252 |    0.206 | 
     | nst/mac_8in_instance/U96                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.018 |   0.270 |    0.224 | 
     | nst/mac_8in_instance/U44                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.270 |    0.224 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 217: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.233
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.156 |    0.109 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.233 |    0.186 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.233 |    0.186 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 218: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.241
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.119 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.241 |    0.194 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.241 |    0.194 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 219: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.241
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.120 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.241 |    0.194 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.241 |    0.194 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 220: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.239
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.119 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.239 |    0.192 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.239 |    0.192 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 221: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.235
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.156 |    0.109 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.235 |    0.188 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.235 |    0.188 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 222: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.252
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.152 |    0.105 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.065 |   0.218 |    0.171 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.233 |    0.186 | 
     | nst/mac_8in_instance/U96                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.252 |    0.205 | 
     | nst/mac_8in_instance/U47                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.252 |    0.205 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 223: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.278
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.216
     = Beginpoint Arrival Time       0.216
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.216 |    0.169 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.278 |    0.231 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.278 |    0.231 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 224: MET Hold Check with Pin normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_
synchronizer/q_sync_regs_reg_1_/CP 
Endpoint:   normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synchronizer/q_sync_
regs_reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synchronizer/q_sync_
regs_reg_0_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.673
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.683
  Arrival Time                  0.731
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.669
     = Beginpoint Arrival Time       0.669
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synch | CP ^        |          |       |   0.669 |    0.622 | 
     | ronizer/q_sync_regs_reg_0_                         |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synch | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.731 |    0.683 | 
     | ronizer/q_sync_regs_reg_0_                         |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synch | D v         | DFKCNQD1 | 0.000 |   0.731 |    0.683 | 
     | ronizer/q_sync_regs_reg_1_                         |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 225: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.179
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.237
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.110 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.237 |    0.189 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.237 |    0.190 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 226: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.215
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.228
  Arrival Time                  0.275
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.178 |    0.131 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.242 |    0.195 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.256 |    0.209 | 
     | nst/mac_8in_instance/U95                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.275 |    0.228 | 
     | nst/mac_8in_instance/U96                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.275 |    0.228 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 227: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.241
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.119 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.241 |    0.194 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.241 |    0.194 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 228: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.242
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.119 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.242 |    0.194 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.194 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 229: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.253
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.152 |    0.104 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.066 |   0.218 |    0.170 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.017 |   0.235 |    0.187 | 
     | nst/mac_8in_instance/U92                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.253 |    0.205 | 
     | nst/mac_8in_instance/U93                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.253 |    0.205 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 230: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.234
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.155 |    0.107 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.234 |    0.187 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.234 |    0.187 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 231: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
28_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.275
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.157 |    0.109 | 
     | nst/query_q_reg_28_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.078 |   0.234 |    0.187 | 
     | nst/query_q_reg_28_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | INVD1 | 0.027 |   0.261 |    0.213 | 
     | nst/mac_8in_instance/U56                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.275 |    0.227 | 
     | nst/mac_8in_instance/U58                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.275 |    0.227 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 232: MET Hold Check with Pin normalizer_inst/AFIFO/genblk2_0__rd_ptr_
synchronizer/q_sync_regs_reg_1_/CP 
Endpoint:   normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchronizer/q_sync_regs_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchronizer/q_sync_regs_
reg_0_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.134
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.145
  Arrival Time                  0.193
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.132
     = Beginpoint Arrival Time       0.132
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz | CP ^        |          |       |   0.132 |    0.084 | 
     | er/q_sync_regs_reg_0_                              |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz | CP ^ -> Q v | DFKCNQD1 | 0.061 |   0.193 |    0.145 | 
     | er/q_sync_regs_reg_0_                              |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz | D v         | DFKCNQD1 | 0.000 |   0.193 |    0.145 | 
     | er/q_sync_regs_reg_1_                              |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 233: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.242
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.118 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.242 |    0.194 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.194 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 234: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.242
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.119 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.242 |    0.194 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.194 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 235: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.216
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.275
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.200 |    0.151 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.075 |   0.275 |    0.227 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.275 |    0.227 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 236: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.241
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.117 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.241 |    0.192 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.241 |    0.192 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 237: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.237
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.108 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.237 |    0.188 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.237 |    0.188 | 
     | nst/key_q_reg_19_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 238: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.235
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.156 |    0.107 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.235 |    0.186 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.235 |    0.186 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 239: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.241
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.117 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.241 |    0.192 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.241 |    0.192 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 240: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.241
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.117 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.241 |    0.192 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.241 |    0.192 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 241: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.253
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.153 |    0.104 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.064 |   0.217 |    0.167 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.022 |   0.239 |    0.189 | 
     | nst/mac_8in_instance/U57                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.253 |    0.204 | 
     | nst/mac_8in_instance/U58                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.253 |    0.204 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 242: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.237
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.108 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.237 |    0.188 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.237 |    0.188 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 243: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.234
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.155 |    0.106 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.234 |    0.185 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.234 |    0.185 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 244: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.223
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.236
  Arrival Time                  0.285
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.223
     = Beginpoint Arrival Time       0.223
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.223 |    0.174 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.285 |    0.236 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.285 |    0.236 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 245: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.265
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.203 |    0.154 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.265 |    0.216 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.265 |    0.216 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 246: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.216
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.228
  Arrival Time                  0.278
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.215
     = Beginpoint Arrival Time       0.215
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.215 |    0.166 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.278 |    0.228 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.278 |    0.228 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 247: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.218
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.280
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.176 |    0.127 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.071 |   0.247 |    0.197 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.263 |    0.213 | 
     | nst/mac_8in_instance/U44                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.017 |   0.280 |    0.231 | 
     | nst/mac_8in_instance/U83                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1   | 0.000 |   0.280 |    0.231 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 248: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.265
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.203 |    0.154 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.265 |    0.216 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.265 |    0.216 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 249: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.242
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.117 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.242 |    0.192 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.192 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 250: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.246
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.184 |    0.134 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.246 |    0.196 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.246 |    0.196 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 251: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.255
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.193 |    0.144 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.255 |    0.206 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.255 |    0.206 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 252: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.218
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.280
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.157 |    0.108 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.074 |   0.232 |    0.182 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | INVD1 | 0.029 |   0.260 |    0.211 | 
     | nst/mac_8in_instance/U55                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.020 |   0.280 |    0.231 | 
     | nst/mac_8in_instance/U56                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.280 |    0.231 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 253: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.253
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.153 |    0.104 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.217 |    0.168 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.234 |    0.184 | 
     | nst/mac_8in_instance/U77                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.253 |    0.203 | 
     | nst/mac_8in_instance/U44                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.253 |    0.203 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 254: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.265
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.157 |    0.108 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.070 |   0.227 |    0.178 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.243 |    0.193 | 
     | nst/mac_8in_instance/U85                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.022 |   0.265 |    0.215 | 
     | nst/mac_8in_instance/U86                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.265 |    0.215 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 255: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.225
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.237
  Arrival Time                  0.287
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.224
     = Beginpoint Arrival Time       0.224
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.224 |    0.175 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.287 |    0.237 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.287 |    0.237 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 256: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.216
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.228
  Arrival Time                  0.278
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.215
     = Beginpoint Arrival Time       0.215
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.215 |    0.166 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.278 |    0.228 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.278 |    0.228 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 257: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.241
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.116 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.241 |    0.192 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.241 |    0.192 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 258: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.237
  Arrival Time                  0.286
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.224
     = Beginpoint Arrival Time       0.224
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.224 |    0.174 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.286 |    0.237 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.286 |    0.237 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 259: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.237
  Arrival Time                  0.286
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.224
     = Beginpoint Arrival Time       0.224
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.224 |    0.174 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.286 |    0.237 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.286 |    0.237 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 260: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.225
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.238
  Arrival Time                  0.287
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.225
     = Beginpoint Arrival Time       0.225
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.225 |    0.176 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.287 |    0.238 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.287 |    0.238 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 261: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.237
  Arrival Time                  0.286
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.224
     = Beginpoint Arrival Time       0.224
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.224 |    0.174 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.286 |    0.237 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.286 |    0.237 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 262: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.247
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.185 |    0.135 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.247 |    0.198 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.247 |    0.198 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 263: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.257
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.185 |    0.135 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.257 |    0.207 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.257 |    0.207 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 264: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.218
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.230
  Arrival Time                  0.280
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.175 |    0.125 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.067 |   0.243 |    0.193 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.259 |    0.209 | 
     | nst/mac_8in_instance/U94                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.280 |    0.230 | 
     | nst/mac_8in_instance/U47                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1   | 0.000 |   0.280 |    0.230 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 265: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.217
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.229
  Arrival Time                  0.279
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.217
     = Beginpoint Arrival Time       0.217
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.217 |    0.167 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.279 |    0.229 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.279 |    0.229 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 266: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.244
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.116 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.244 |    0.194 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.194 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 267: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.246
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.184 |    0.134 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.246 |    0.196 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.246 |    0.196 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 268: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.264
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.191 |    0.141 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.073 |   0.264 |    0.214 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.264 |    0.214 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 269: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.242
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.117 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.242 |    0.192 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.192 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 270: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.275
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.212
     = Beginpoint Arrival Time       0.212
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.212 |    0.163 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.275 |    0.225 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.275 |    0.225 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 271: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.247
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.185 |    0.135 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.247 |    0.198 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.247 |    0.198 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 272: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.248
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.186 |    0.136 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.248 |    0.198 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.248 |    0.198 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 273: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.238
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.107 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.238 |    0.188 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.238 |    0.188 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 274: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.242
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.115 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.242 |    0.192 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.192 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 275: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.246
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.184 |    0.134 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.246 |    0.196 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.246 |    0.196 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 276: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.254
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.156 |    0.106 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.220 |    0.170 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.234 |    0.184 | 
     | nst/mac_8in_instance/U93                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.254 |    0.204 | 
     | nst/mac_8in_instance/U94                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.254 |    0.204 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 277: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.248
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.185 |    0.135 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.248 |    0.198 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.248 |    0.198 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 278: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.217
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.277
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.200 |    0.149 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.078 |   0.277 |    0.227 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.277 |    0.227 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 279: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.245
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.117 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.244 |    0.194 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.245 |    0.194 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 280: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.237
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.106 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.237 |    0.187 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.237 |    0.187 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 281: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.247
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.185 |    0.135 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.247 |    0.197 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.247 |    0.197 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 282: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.223
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.236
  Arrival Time                  0.286
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.223
     = Beginpoint Arrival Time       0.223
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.223 |    0.173 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.286 |    0.236 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.286 |    0.236 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 283: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.264
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.191 |    0.141 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.073 |   0.264 |    0.214 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.264 |    0.214 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 284: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.275
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.212
     = Beginpoint Arrival Time       0.212
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.212 |    0.162 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.275 |    0.225 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.275 |    0.225 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 285: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.238
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.106 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.238 |    0.188 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.238 |    0.188 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 286: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.262
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.199 |    0.149 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.262 |    0.212 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.262 |    0.212 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 287: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.245
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.117 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.244 |    0.194 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.245 |    0.194 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 288: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/product6_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product6_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
27_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.283
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.158 |    0.108 | 
     | nst/query_q_reg_27_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.067 |   0.225 |    0.175 | 
     | nst/query_q_reg_27_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | CKND2D0 | 0.023 |   0.249 |    0.198 | 
     | nst/mac_8in_instance/U193                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | B v -> Z v   | OA31D0  | 0.034 |   0.283 |    0.232 | 
     | nst/mac_8in_instance/U194                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.283 |    0.232 | 
     | nst/product6_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 289: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.263
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.200 |    0.149 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.263 |    0.212 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.263 |    0.212 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 290: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.217
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.229
  Arrival Time                  0.280
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.216
     = Beginpoint Arrival Time       0.216
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.216 |    0.166 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.280 |    0.229 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.280 |    0.229 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 291: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
24_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.255
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.155 |    0.104 | 
     | nst/query_q_reg_24_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.067 |   0.222 |    0.171 | 
     | nst/query_q_reg_24_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD1 | 0.018 |   0.240 |    0.190 | 
     | nst/FE_OFC926_q_temp_88                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.015 |   0.255 |    0.204 | 
     | nst/mac_8in_instance/U57                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.255 |    0.204 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 292: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.255
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.156 |    0.106 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.064 |   0.220 |    0.170 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0 | 0.022 |   0.242 |    0.191 | 
     | nst/mac_8in_instance/U48                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.013 |   0.255 |    0.205 | 
     | nst/mac_8in_instance/U49                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.255 |    0.205 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 293: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.265
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.191 |    0.141 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.074 |   0.265 |    0.214 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.265 |    0.214 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 294: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.239
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.107 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.239 |    0.188 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.239 |    0.189 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 295: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.239
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.107 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.239 |    0.189 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.239 |    0.189 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 296: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
17_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.216
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.229
  Arrival Time                  0.280
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.156 |    0.105 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.082 |   0.237 |    0.187 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.023 |   0.260 |    0.209 | 
     | nst/mac_8in_instance/U80                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.280 |    0.229 | 
     | nst/mac_8in_instance/U44                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.280 |    0.229 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 297: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.239
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.107 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.239 |    0.189 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.239 |    0.189 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 298: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.247
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.184 |    0.133 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.247 |    0.196 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.247 |    0.196 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 299: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.258
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.135 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.258 |    0.207 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.207 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 300: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/product7_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product7_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
31_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.283
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.158 |    0.107 | 
     | nst/query_q_reg_31_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.066 |   0.224 |    0.173 | 
     | nst/query_q_reg_31_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | CKND2D0 | 0.024 |   0.248 |    0.198 | 
     | nst/mac_8in_instance/U110                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | B v -> Z v   | OA31D0  | 0.034 |   0.283 |    0.232 | 
     | nst/mac_8in_instance/U111                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.283 |    0.232 | 
     | nst/product7_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 301: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.259
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.135 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.259 |    0.208 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.208 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 302: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product2_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.254
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.153 |    0.102 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.217 |    0.166 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.233 |    0.182 | 
     | nst/mac_8in_instance/U80                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.254 |    0.203 | 
     | nst/mac_8in_instance/U81                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.254 |    0.203 | 
     | nst/product2_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 303: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.249
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.186 |    0.135 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.249 |    0.198 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.249 |    0.198 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 304: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.225
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.238
  Arrival Time                  0.289
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.225
     = Beginpoint Arrival Time       0.225
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.225 |    0.174 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.289 |    0.238 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.289 |    0.238 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 305: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.240
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.107 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.240 |    0.189 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.240 |    0.189 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 306: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.216
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.228
  Arrival Time                  0.279
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.216
     = Beginpoint Arrival Time       0.216
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.216 |    0.165 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.279 |    0.228 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.279 |    0.228 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 307: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.265
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.191 |    0.140 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.074 |   0.265 |    0.214 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.265 |    0.214 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 308: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.218
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.282
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.177 |    0.126 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.071 |   0.248 |    0.197 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.264 |    0.213 | 
     | nst/mac_8in_instance/U97                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.282 |    0.231 | 
     | nst/mac_8in_instance/U48                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.231 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 309: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.257
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.152 |    0.101 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.066 |   0.218 |    0.167 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.023 |   0.241 |    0.190 | 
     | nst/mac_8in_instance/U52                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.257 |    0.206 | 
     | nst/mac_8in_instance/U53                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.257 |    0.206 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 310: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.249
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.185 |    0.133 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.249 |    0.198 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.249 |    0.198 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 311: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__14_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__14_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_14_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.220
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_14_        | CP ^        |       |       |   0.155 |    0.104 | 
     | core2_inst/psum_mem_instance/Q_reg_14_        | CP ^ -> Q v | DFQD1 | 0.065 |   0.220 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__14_ | D v         | DFQD1 | 0.000 |   0.220 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 312: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.239
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.105 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.239 |    0.188 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.239 |    0.188 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 313: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.267
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.203 |    0.152 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.267 |    0.215 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.267 |    0.215 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 314: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__18_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__18_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_18_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.221
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_18_        | CP ^        |       |       |   0.156 |    0.104 | 
     | core2_inst/psum_mem_instance/Q_reg_18_        | CP ^ -> Q v | DFQD1 | 0.065 |   0.221 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__18_ | D v         | DFQD1 | 0.000 |   0.221 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 315: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.257
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.193 |    0.141 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.257 |    0.205 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.257 |    0.205 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 316: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.264
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.200 |    0.148 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.264 |    0.212 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.264 |    0.212 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 317: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.223
  Arrival Time                  0.275
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.200 |    0.148 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.075 |   0.275 |    0.223 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.275 |    0.223 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 318: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
22_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.238
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.105 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.238 |    0.186 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.238 |    0.186 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 319: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.259
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.134 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.259 |    0.208 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.208 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 320: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.256
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.153 |    0.101 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.066 |   0.218 |    0.166 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.017 |   0.235 |    0.183 | 
     | nst/mac_8in_instance/U90                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.256 |    0.205 | 
     | nst/mac_8in_instance/U46                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.256 |    0.205 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 321: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product2_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.255
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.153 |    0.101 | 
     | nst/key_q_reg_8_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.064 |   0.217 |    0.165 | 
     | nst/key_q_reg_8_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.023 |   0.240 |    0.189 | 
     | nst/mac_8in_instance/U63                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.255 |    0.204 | 
     | nst/mac_8in_instance/U64                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.255 |    0.204 | 
     | nst/product2_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 322: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.257
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.153 |    0.101 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.217 |    0.165 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.233 |    0.181 | 
     | nst/mac_8in_instance/U87                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.024 |   0.257 |    0.205 | 
     | nst/mac_8in_instance/U88                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.257 |    0.205 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 323: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.217
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.229
  Arrival Time                  0.281
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.217
     = Beginpoint Arrival Time       0.217
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.217 |    0.165 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.281 |    0.229 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.281 |    0.229 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 324: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.278
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.176 |    0.124 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.068 |   0.244 |    0.193 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD1 | 0.020 |   0.265 |    0.213 | 
     | nst/mac_8in_instance/U61                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.013 |   0.278 |    0.226 | 
     | nst/mac_8in_instance/U62                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.278 |    0.226 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 325: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__26_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__26_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_26_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.221
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_26_        | CP ^        |       |       |   0.156 |    0.104 | 
     | core2_inst/psum_mem_instance/Q_reg_26_        | CP ^ -> Q v | DFQD1 | 0.065 |   0.221 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__26_ | D v         | DFQD1 | 0.000 |   0.221 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 326: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.244
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.114 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.244 |    0.192 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.192 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 327: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.238
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.105 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.238 |    0.186 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.238 |    0.186 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 328: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__12_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__12_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_12_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.221
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_12_        | CP ^        |       |       |   0.155 |    0.103 | 
     | core2_inst/psum_mem_instance/Q_reg_12_        | CP ^ -> Q v | DFQD1 | 0.066 |   0.221 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__12_ | D v         | DFQD1 | 0.000 |   0.221 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 329: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__15_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__15_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_15_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.221
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_15_        | CP ^        |       |       |   0.156 |    0.104 | 
     | core2_inst/psum_mem_instance/Q_reg_15_        | CP ^ -> Q v | DFQD1 | 0.065 |   0.221 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__15_ | D v         | DFQD1 | 0.000 |   0.221 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 330: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_9_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_9_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__9_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.684
  Arrival Time                  0.736
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.677
     = Beginpoint Arrival Time       0.677
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__9_ | CP ^        |        |       |   0.677 |    0.625 | 
     | normalizer_inst/div_out_1_reg_0__9_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.736 |    0.684 | 
     | normalizer_inst/psum_norm_1_reg_9_  | DB v        | DFXQD1 | 0.000 |   0.736 |    0.684 | 
     +-----------------------------------------------------------------------------------------+ 
Path 331: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.268
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.203 |    0.151 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.268 |    0.215 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.268 |    0.215 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 332: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.268
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.203 |    0.151 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.268 |    0.215 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.268 |    0.215 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 333: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.239
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.105 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.239 |    0.187 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.239 |    0.187 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 334: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
20_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.279
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.156 |    0.104 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.078 |   0.234 |    0.182 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | INVD1 | 0.030 |   0.264 |    0.212 | 
     | nst/mac_8in_instance/U62                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.279 |    0.227 | 
     | nst/mac_8in_instance/U64                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.279 |    0.227 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 335: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.248
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.184 |    0.131 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.248 |    0.196 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.248 |    0.196 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 336: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.215
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.228
  Arrival Time                  0.280
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.216
     = Beginpoint Arrival Time       0.216
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.216 |    0.163 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.280 |    0.228 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.280 |    0.228 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 337: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.268
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.203 |    0.151 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.268 |    0.216 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.268 |    0.216 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 338: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.245
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.115 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.244 |    0.192 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.001 |   0.245 |    0.192 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 339: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.239
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.105 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.239 |    0.187 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.239 |    0.187 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 340: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.236
  Arrival Time                  0.289
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.224
     = Beginpoint Arrival Time       0.224
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.224 |    0.172 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.289 |    0.236 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.289 |    0.236 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 341: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.239
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.105 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.239 |    0.187 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.239 |    0.187 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 342: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.245
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.113 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.245 |    0.193 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.245 |    0.193 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 343: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.260
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.133 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.260 |    0.207 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.207 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 344: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.241
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.105 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.241 |    0.188 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.241 |    0.188 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 345: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.236
  Arrival Time                  0.289
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.224
     = Beginpoint Arrival Time       0.224
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.224 |    0.171 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.289 |    0.236 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.289 |    0.236 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 346: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.216
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.228
  Arrival Time                  0.281
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.216
     = Beginpoint Arrival Time       0.216
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.216 |    0.163 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.281 |    0.228 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.281 |    0.228 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 347: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.278
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.213
     = Beginpoint Arrival Time       0.213
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.213 |    0.160 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.278 |    0.225 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.278 |    0.225 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 348: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.218
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.230
  Arrival Time                  0.283
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.175 |    0.122 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.067 |   0.242 |    0.190 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.259 |    0.206 | 
     | nst/mac_8in_instance/U90                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.024 |   0.283 |    0.230 | 
     | nst/mac_8in_instance/U91                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1   | 0.000 |   0.283 |    0.230 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 349: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.225
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.237
  Arrival Time                  0.289
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.224
     = Beginpoint Arrival Time       0.224
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.224 |    0.171 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.289 |    0.237 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.289 |    0.237 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 350: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.254
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.153 |    0.101 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.217 |    0.165 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.233 |    0.181 | 
     | nst/mac_8in_instance/U84                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.254 |    0.202 | 
     | nst/mac_8in_instance/U45                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.254 |    0.202 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 351: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.251
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.186 |    0.133 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.251 |    0.198 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.251 |    0.198 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 352: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.225
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.238
  Arrival Time                  0.290
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.225
     = Beginpoint Arrival Time       0.225
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.225 |    0.173 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.290 |    0.238 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.290 |    0.238 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 353: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__20_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__20_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_20_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.221
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_20_        | CP ^        |       |       |   0.155 |    0.103 | 
     | core2_inst/psum_mem_instance/Q_reg_20_        | CP ^ -> Q v | DFQD1 | 0.066 |   0.221 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__20_ | D v         | DFQD1 | 0.000 |   0.221 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 354: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__13_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__13_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_13_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.222
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_13_        | CP ^        |       |       |   0.156 |    0.103 | 
     | core2_inst/psum_mem_instance/Q_reg_13_        | CP ^ -> Q v | DFQD1 | 0.066 |   0.222 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__13_ | D v         | DFQD1 | 0.000 |   0.222 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 355: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.240
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.105 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.240 |    0.187 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.240 |    0.187 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 356: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__6_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__6_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_6_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.222
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                              |             |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_6_        | CP ^        |       |       |   0.155 |    0.103 | 
     | core2_inst/psum_mem_instance/Q_reg_6_        | CP ^ -> Q v | DFQD1 | 0.066 |   0.222 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__6_ | D v         | DFQD1 | 0.000 |   0.222 |    0.169 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 357: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.259
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.185 |    0.132 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.259 |    0.207 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.207 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 358: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.259
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.153 |    0.100 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.066 |   0.218 |    0.165 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.024 |   0.242 |    0.189 | 
     | nst/mac_8in_instance/U55                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.259 |    0.206 | 
     | nst/mac_8in_instance/U56                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.259 |    0.206 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 359: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.245
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.115 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.244 |    0.191 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.001 |   0.245 |    0.192 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 360: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.259
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.184 |    0.132 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.259 |    0.206 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.206 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 361: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.249
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.184 |    0.131 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.249 |    0.196 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.249 |    0.196 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 362: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_10_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_10_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.684
  Arrival Time                  0.737
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.677
     = Beginpoint Arrival Time       0.677
     +------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                      |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__10_ | CP ^        |        |       |   0.677 |    0.624 | 
     | normalizer_inst/div_out_1_reg_0__10_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.737 |    0.684 | 
     | normalizer_inst/psum_norm_1_reg_10_  | DB v        | DFXQD1 | 0.000 |   0.737 |    0.684 | 
     +------------------------------------------------------------------------------------------+ 
Path 363: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.256
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.153 |    0.101 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.067 |   0.221 |    0.168 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.235 |    0.182 | 
     | nst/mac_8in_instance/U73                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.256 |    0.203 | 
     | nst/mac_8in_instance/U74                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.256 |    0.203 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 364: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.249
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.184 |    0.131 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.249 |    0.196 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.249 |    0.196 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 365: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__10_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__10_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_10_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.222
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_10_        | CP ^        |       |       |   0.156 |    0.103 | 
     | core2_inst/psum_mem_instance/Q_reg_10_        | CP ^ -> Q v | DFQD1 | 0.066 |   0.222 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__10_ | D v         | DFQD1 | 0.000 |   0.222 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 366: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.216
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.229
  Arrival Time                  0.281
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.218
     = Beginpoint Arrival Time       0.218
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.218 |    0.165 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.281 |    0.229 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.281 |    0.229 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 367: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.268
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.203 |    0.150 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.268 |    0.215 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.268 |    0.215 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 368: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__16_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__16_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_16_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.222
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_16_        | CP ^        |       |       |   0.155 |    0.102 | 
     | core2_inst/psum_mem_instance/Q_reg_16_        | CP ^ -> Q v | DFQD1 | 0.067 |   0.222 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__16_ | D v         | DFQD1 | 0.000 |   0.222 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 369: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.258
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.193 |    0.140 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.258 |    0.205 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.258 |    0.205 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 370: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.239
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.104 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.239 |    0.186 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.239 |    0.186 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 371: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.250
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.185 |    0.132 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.250 |    0.197 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.250 |    0.197 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 372: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.249
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.184 |    0.131 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.249 |    0.196 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.249 |    0.196 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 373: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.240
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.113 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.240 |    0.186 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD4 | 0.000 |   0.240 |    0.186 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 374: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.216
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.229
  Arrival Time                  0.282
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.217
     = Beginpoint Arrival Time       0.217
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.217 |    0.163 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.282 |    0.229 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.282 |    0.229 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 375: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.251
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.186 |    0.132 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.251 |    0.198 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.251 |    0.198 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 376: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product3_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product3_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.256
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.153 |    0.100 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.064 |   0.217 |    0.164 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.024 |   0.241 |    0.188 | 
     | nst/mac_8in_instance/U60                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.256 |    0.203 | 
     | nst/mac_8in_instance/U61                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.256 |    0.203 | 
     | nst/product3_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 377: MET Clock Gating Hold Check with Pin gclk_inst1/U2/A2 
Endpoint:   gclk_inst1/U2/A1         (^) checked with trailing edge of 'clk1'
Beginpoint: gclk_inst1/gate_en_reg/Q (^) triggered by trailing edge of 'clk1'
Path Groups: {clock_gating_default}
Analysis View: BC_VIEW
Other End Arrival Time          0.503
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.503
  Arrival Time                  0.556
  Slack Time                    0.053
     Clock Fall Edge                 0.500
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.502
     +---------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |  Cell | Delay | Arrival | Required | 
     |                        |             |       |       |  Time   |   Time   | 
     |------------------------+-------------+-------+-------+---------+----------| 
     | gclk_inst1/gate_en_reg | EN v        |       |       |   0.502 |    0.449 | 
     | gclk_inst1/gate_en_reg | EN v -> Q ^ | LNQD1 | 0.054 |   0.556 |    0.503 | 
     | gclk_inst1/U2          | A1 ^        | AN2D8 | 0.000 |   0.556 |    0.503 | 
     +---------------------------------------------------------------------------+ 
Path 378: MET Clock Gating Hold Check with Pin gclk_inst2/U2/A2 
Endpoint:   gclk_inst2/U2/A1         (^) checked with trailing edge of 'clk2'
Beginpoint: gclk_inst2/gate_en_reg/Q (^) triggered by trailing edge of 'clk2'
Path Groups: {clock_gating_default}
Analysis View: BC_VIEW
Other End Arrival Time          0.500
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.500
  Arrival Time                  0.553
  Slack Time                    0.053
     Clock Fall Edge                 0.500
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.500
     +---------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |  Cell | Delay | Arrival | Required | 
     |                        |             |       |       |  Time   |   Time   | 
     |------------------------+-------------+-------+-------+---------+----------| 
     | gclk_inst2/gate_en_reg | EN v        |       |       |   0.500 |    0.447 | 
     | gclk_inst2/gate_en_reg | EN v -> Q ^ | LNQD1 | 0.053 |   0.553 |    0.500 | 
     | gclk_inst2/U2          | A1 ^        | AN2D8 | 0.000 |   0.553 |    0.500 | 
     +---------------------------------------------------------------------------+ 
Path 379: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.223
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.236
  Arrival Time                  0.289
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.223
     = Beginpoint Arrival Time       0.223
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.223 |    0.170 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.289 |    0.236 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.289 |    0.236 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 380: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.251
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.185 |    0.132 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.251 |    0.197 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.251 |    0.197 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 381: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.223
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.235
  Arrival Time                  0.289
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.223
     = Beginpoint Arrival Time       0.223
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.223 |    0.170 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.289 |    0.235 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.289 |    0.235 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 382: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.261
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.132 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.261 |    0.207 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.207 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 383: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.242
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.104 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.242 |    0.188 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.188 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 384: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/product4_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product4_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
19_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.285
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.157 |    0.103 | 
     | nst/query_q_reg_19_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.066 |   0.223 |    0.170 | 
     | nst/query_q_reg_19_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | CKND2D0 | 0.026 |   0.249 |    0.196 | 
     | nst/mac_8in_instance/U169                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | B v -> Z v   | OA31D0  | 0.036 |   0.285 |    0.231 | 
     | nst/mac_8in_instance/U170                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.285 |    0.231 | 
     | nst/product4_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 385: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.215
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.228
  Arrival Time                  0.281
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.178 |    0.125 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.064 |   0.242 |    0.189 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD0 | 0.023 |   0.265 |    0.211 | 
     | nst/mac_8in_instance/U55                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.281 |    0.228 | 
     | nst/mac_8in_instance/U56                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.281 |    0.228 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 386: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_8_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_8_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__8_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.683
  Arrival Time                  0.737
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.676
     = Beginpoint Arrival Time       0.676
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__8_ | CP ^        |        |       |   0.676 |    0.623 | 
     | normalizer_inst/div_out_2_reg_0__8_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.737 |    0.683 | 
     | normalizer_inst/psum_norm_2_reg_8_  | DB v        | DFXQD1 | 0.000 |   0.737 |    0.683 | 
     +-----------------------------------------------------------------------------------------+ 
Path 387: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.269
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.203 |    0.150 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.269 |    0.216 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.269 |    0.216 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 388: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.278
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.212
     = Beginpoint Arrival Time       0.212
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.212 |    0.159 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.278 |    0.225 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.278 |    0.225 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 389: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_8_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_8_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__8_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.683
  Arrival Time                  0.737
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.677
     = Beginpoint Arrival Time       0.677
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__8_ | CP ^        |        |       |   0.677 |    0.623 | 
     | normalizer_inst/div_out_1_reg_0__8_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.737 |    0.683 | 
     | normalizer_inst/psum_norm_1_reg_8_  | DB v        | DFXQD1 | 0.000 |   0.737 |    0.683 | 
     +-----------------------------------------------------------------------------------------+ 
Path 390: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__23_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__23_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_23_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.222
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_23_        | CP ^        |       |       |   0.155 |    0.101 | 
     | core2_inst/psum_mem_instance/Q_reg_23_        | CP ^ -> Q v | DFQD1 | 0.067 |   0.222 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__23_ | D v         | DFQD1 | 0.000 |   0.222 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 391: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_10_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_10_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.680
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.682
  Arrival Time                  0.736
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.676
     = Beginpoint Arrival Time       0.676
     +------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                      |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__10_ | CP ^        |        |       |   0.676 |    0.622 | 
     | normalizer_inst/div_out_2_reg_0__10_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.736 |    0.682 | 
     | normalizer_inst/psum_norm_2_reg_10_  | DB v        | DFXQD1 | 0.000 |   0.736 |    0.682 | 
     +------------------------------------------------------------------------------------------+ 
Path 392: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.260
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.132 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.260 |    0.206 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.206 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 393: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_9_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_9_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__9_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.683
  Arrival Time                  0.737
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.676
     = Beginpoint Arrival Time       0.676
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__9_ | CP ^        |        |       |   0.676 |    0.623 | 
     | normalizer_inst/div_out_2_reg_0__9_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.737 |    0.683 | 
     | normalizer_inst/psum_norm_2_reg_9_  | DB v        | DFXQD1 | 0.000 |   0.737 |    0.683 | 
     +-----------------------------------------------------------------------------------------+ 
Path 394: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.216
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.228
  Arrival Time                  0.282
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.214
     = Beginpoint Arrival Time       0.214
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.214 |    0.160 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.282 |    0.228 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.282 |    0.228 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 395: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.267
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.158 |    0.104 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.071 |   0.228 |    0.174 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.019 |   0.248 |    0.194 | 
     | nst/mac_8in_instance/U39                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.267 |    0.213 | 
     | nst/mac_8in_instance/U79                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.267 |    0.213 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 396: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.266
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.199 |    0.145 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.266 |    0.211 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.266 |    0.211 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 397: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.259
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.193 |    0.139 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.259 |    0.205 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.259 |    0.205 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 398: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.247
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.113 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.247 |    0.193 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.193 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 399: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__1_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__1_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_1_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.223
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                              |             |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_1_        | CP ^        |       |       |   0.155 |    0.101 | 
     | core2_inst/psum_mem_instance/Q_reg_1_        | CP ^ -> Q v | DFQD1 | 0.068 |   0.223 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__1_ | D v         | DFQD1 | 0.000 |   0.223 |    0.169 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 400: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.259
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.153 |    0.099 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.067 |   0.221 |    0.166 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.024 |   0.245 |    0.190 | 
     | nst/mac_8in_instance/U69                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.014 |   0.259 |    0.204 | 
     | nst/mac_8in_instance/U70                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.259 |    0.204 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 401: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
24_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.281
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.157 |    0.103 | 
     | nst/query_q_reg_24_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.075 |   0.233 |    0.179 | 
     | nst/query_q_reg_24_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | INVD1 | 0.033 |   0.265 |    0.211 | 
     | nst/FE_OFC802_q_temp_248                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.016 |   0.281 |    0.227 | 
     | nst/mac_8in_instance/U55                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.281 |    0.227 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 402: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__17_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__17_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_17_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.223
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_17_        | CP ^        |       |       |   0.155 |    0.101 | 
     | core2_inst/psum_mem_instance/Q_reg_17_        | CP ^ -> Q v | DFQD1 | 0.068 |   0.223 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__17_ | D v         | DFQD1 | 0.000 |   0.223 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 403: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.281
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.215
     = Beginpoint Arrival Time       0.215
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.215 |    0.161 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.281 |    0.227 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.281 |    0.227 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 404: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__21_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__21_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_21_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.223
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_21_        | CP ^        |       |       |   0.156 |    0.102 | 
     | core2_inst/psum_mem_instance/Q_reg_21_        | CP ^ -> Q v | DFQD1 | 0.067 |   0.223 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__21_ | D v         | DFQD1 | 0.000 |   0.223 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 405: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.241
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.103 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.241 |    0.186 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.241 |    0.187 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 406: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.247
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.112 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.247 |    0.193 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.193 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 407: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
24_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.258
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.155 |    0.101 | 
     | nst/query_q_reg_24_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.067 |   0.222 |    0.168 | 
     | nst/query_q_reg_24_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.017 |   0.239 |    0.185 | 
     | nst/mac_8in_instance/U88                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.019 |   0.258 |    0.204 | 
     | nst/mac_8in_instance/U90                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.258 |    0.204 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 408: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.223
  Arrival Time                  0.277
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.200 |    0.145 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.078 |   0.277 |    0.223 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.277 |    0.223 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 409: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.216
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.228
  Arrival Time                  0.282
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.214
     = Beginpoint Arrival Time       0.214
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.214 |    0.160 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.282 |    0.228 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.282 |    0.228 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 410: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.248
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.113 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.248 |    0.193 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.193 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 411: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.242
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.102 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.242 |    0.187 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.188 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 412: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.261
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.131 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.261 |    0.206 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.207 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 413: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.179
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.242
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.103 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.242 |    0.187 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.242 |    0.188 | 
     | nst/key_q_reg_3_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 414: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.245
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.111 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.245 |    0.191 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.245 |    0.191 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 415: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__9_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__9_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_9_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.223
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                              |             |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_9_        | CP ^        |       |       |   0.156 |    0.101 | 
     | core2_inst/psum_mem_instance/Q_reg_9_        | CP ^ -> Q v | DFQD1 | 0.067 |   0.223 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__9_ | D v         | DFQD1 | 0.000 |   0.223 |    0.169 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 416: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.281
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.212
     = Beginpoint Arrival Time       0.212
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.212 |    0.158 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.281 |    0.226 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.281 |    0.226 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 417: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.211
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.223
  Arrival Time                  0.278
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.158 |    0.103 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.076 |   0.234 |    0.179 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.019 |   0.253 |    0.198 | 
     | nst/mac_8in_instance/U72                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.025 |   0.278 |    0.223 | 
     | nst/mac_8in_instance/U73                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.278 |    0.223 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 418: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__11_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__11_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_11_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.223
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_11_        | CP ^        |       |       |   0.155 |    0.100 | 
     | core2_inst/psum_mem_instance/Q_reg_11_        | CP ^ -> Q v | DFQD1 | 0.068 |   0.223 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__11_ | D v         | DFQD1 | 0.000 |   0.223 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 419: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_19_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.259
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.184 |    0.129 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.259 |    0.205 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.205 | 
     | nst/key_q_reg_19_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 420: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__3_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__3_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_3_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.223
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                              |             |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_3_        | CP ^        |       |       |   0.155 |    0.100 | 
     | core2_inst/psum_mem_instance/Q_reg_3_        | CP ^ -> Q v | DFQD1 | 0.068 |   0.223 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__3_ | D v         | DFQD1 | 0.000 |   0.223 |    0.168 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 421: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__0_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__0_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_0_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.224
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                              |             |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_0_        | CP ^        |       |       |   0.155 |    0.100 | 
     | core2_inst/psum_mem_instance/Q_reg_0_        | CP ^ -> Q v | DFQD1 | 0.069 |   0.224 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__0_ | D v         | DFQD1 | 0.000 |   0.224 |    0.169 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 422: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.242
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.102 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.242 |    0.187 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.187 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 423: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
20_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.237
  Arrival Time                  0.292
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.187 |    0.131 | 
     | nst/query_q_reg_20_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.069 |   0.256 |    0.201 | 
     | nst/query_q_reg_20_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.274 |    0.218 | 
     | nst/mac_8in_instance/U72                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.019 |   0.292 |    0.237 | 
     | nst/mac_8in_instance/U32                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.292 |    0.237 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 424: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
16_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.218
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.286
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.173 |    0.118 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.073 |   0.247 |    0.192 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | INVD0 | 0.023 |   0.270 |    0.215 | 
     | nst/mac_8in_instance/U57                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.016 |   0.286 |    0.231 | 
     | nst/mac_8in_instance/U59                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1 | 0.000 |   0.286 |    0.231 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 425: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.259
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.153 |    0.098 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.064 |   0.217 |    0.162 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.025 |   0.243 |    0.188 | 
     | nst/mac_8in_instance/U66                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.259 |    0.204 | 
     | nst/mac_8in_instance/U67                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.259 |    0.204 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 426: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.262
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.131 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.262 |    0.207 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.207 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 427: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__4_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__4_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_4_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.224
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                              |             |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_4_        | CP ^        |       |       |   0.156 |    0.100 | 
     | core2_inst/psum_mem_instance/Q_reg_4_        | CP ^ -> Q v | DFQD1 | 0.068 |   0.224 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__4_ | D v         | DFQD1 | 0.000 |   0.224 |    0.169 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 428: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
16_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.216
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.229
  Arrival Time                  0.285
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.156 |    0.101 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.085 |   0.241 |    0.186 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | INVD1 | 0.028 |   0.268 |    0.213 | 
     | nst/mac_8in_instance/U48                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.016 |   0.285 |    0.229 | 
     | nst/mac_8in_instance/U50                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.285 |    0.229 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 429: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.218
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.287
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.177 |    0.122 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.071 |   0.248 |    0.193 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD1 | 0.023 |   0.271 |    0.216 | 
     | nst/mac_8in_instance/U53                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.287 |    0.232 | 
     | nst/mac_8in_instance/U54                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.287 |    0.232 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 430: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.262
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.131 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.262 |    0.207 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.207 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 431: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__8_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__8_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_8_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.224
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                              |             |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_8_        | CP ^        |       |       |   0.155 |    0.100 | 
     | core2_inst/psum_mem_instance/Q_reg_8_        | CP ^ -> Q v | DFQD1 | 0.069 |   0.224 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__8_ | D v         | DFQD1 | 0.000 |   0.224 |    0.168 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 432: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.215
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.282
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.214
     = Beginpoint Arrival Time       0.214
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.214 |    0.159 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.282 |    0.227 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.282 |    0.227 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 433: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
28_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.218
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.286
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.174 |    0.119 | 
     | nst/query_q_reg_28_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.076 |   0.250 |    0.195 | 
     | nst/query_q_reg_28_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | INVD1 | 0.023 |   0.273 |    0.218 | 
     | nst/mac_8in_instance/U49                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.286 |    0.231 | 
     | nst/mac_8in_instance/U51                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1 | 0.000 |   0.286 |    0.231 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 434: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product6_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product6_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.271
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.155 |    0.099 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.059 |   0.214 |    0.158 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.021 |   0.235 |    0.179 | 
     | nst/mac_8in_instance/U183                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> Z v   | OA31D0  | 0.037 |   0.271 |    0.216 | 
     | nst/mac_8in_instance/U184                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.271 |    0.216 | 
     | nst/product6_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 435: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_19_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.253
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.182 |    0.126 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.071 |   0.253 |    0.197 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.253 |    0.197 | 
     | nst/key_q_reg_19_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 436: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.267
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.199 |    0.144 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.267 |    0.211 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.267 |    0.211 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 437: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/product5_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product5_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
23_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.287
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.157 |    0.101 | 
     | nst/query_q_reg_23_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.068 |   0.225 |    0.169 | 
     | nst/query_q_reg_23_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | CKND2D0 | 0.024 |   0.249 |    0.194 | 
     | nst/mac_8in_instance/U182                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | B v -> Z v   | OA31D0  | 0.038 |   0.287 |    0.231 | 
     | nst/mac_8in_instance/U46                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.287 |    0.231 | 
     | nst/product5_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 438: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.267
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.199 |    0.144 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.267 |    0.211 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.267 |    0.211 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 439: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__36_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__36_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_36_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.224
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_36_        | CP ^        |       |       |   0.156 |    0.100 | 
     | core2_inst/psum_mem_instance/Q_reg_36_        | CP ^ -> Q v | DFQD1 | 0.068 |   0.224 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__36_ | D v         | DFQD1 | 0.000 |   0.224 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 440: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.262
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.130 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.262 |    0.206 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.206 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 441: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.248
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.110 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.248 |    0.192 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.192 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 442: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.244
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.101 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.086 |   0.243 |    0.187 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.188 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 443: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.253
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.186 |    0.130 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.253 |    0.198 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.253 |    0.198 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 444: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__29_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__29_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_29_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.224
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_29_        | CP ^        |       |       |   0.155 |    0.099 | 
     | core2_inst/psum_mem_instance/Q_reg_29_        | CP ^ -> Q v | DFQD1 | 0.069 |   0.224 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__29_ | D v         | DFQD1 | 0.000 |   0.224 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 445: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.242
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.101 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.242 |    0.186 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.186 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 446: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.240
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |        |       |   0.172 |    0.116 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1  | 0.057 |   0.229 |    0.173 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B1 ^ -> ZN v | INR2D0 | 0.012 |   0.240 |    0.184 | 
     | nst/U55                                            |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1  | 0.000 |   0.240 |    0.184 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 447: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__31_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__31_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_31_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.224
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_31_        | CP ^        |       |       |   0.155 |    0.099 | 
     | core2_inst/psum_mem_instance/Q_reg_31_        | CP ^ -> Q v | DFQD1 | 0.069 |   0.224 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__31_ | D v         | DFQD1 | 0.000 |   0.224 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 448: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.247
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.111 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.247 |    0.191 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.191 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 449: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_6_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__6_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.978
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.981
  Arrival Time                  1.037
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.977
     = Beginpoint Arrival Time       0.977
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__6_ | CP ^        |        |       |   0.977 |    0.921 | 
     | normalizer_inst/div_out_2_reg_0__6_ | CP ^ -> Q v | DFQD1  | 0.059 |   1.037 |    0.981 | 
     | normalizer_inst/psum_norm_2_reg_6_  | DB v        | DFXQD1 | 0.000 |   1.037 |    0.981 | 
     +-----------------------------------------------------------------------------------------+ 
Path 450: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.249
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.111 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.249 |    0.193 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.193 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 451: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__34_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__34_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_34_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.224
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_34_        | CP ^        |       |       |   0.155 |    0.099 | 
     | core2_inst/psum_mem_instance/Q_reg_34_        | CP ^ -> Q v | DFQD1 | 0.069 |   0.224 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__34_ | D v         | DFQD1 | 0.000 |   0.224 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 452: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.248
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.111 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.248 |    0.191 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.191 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 453: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.281
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.176 |    0.120 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.068 |   0.244 |    0.188 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.262 |    0.206 | 
     | nst/mac_8in_instance/U88                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.281 |    0.225 | 
     | nst/mac_8in_instance/U89                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.281 |    0.225 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 454: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.216
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.284
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.214
     = Beginpoint Arrival Time       0.214
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.214 |    0.158 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.069 |   0.284 |    0.227 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.284 |    0.227 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 455: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__25_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__25_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_25_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.224
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_25_        | CP ^        |       |       |   0.155 |    0.099 | 
     | core2_inst/psum_mem_instance/Q_reg_25_        | CP ^ -> Q v | DFQD1 | 0.069 |   0.224 |    0.167 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__25_ | D v         | DFQD1 | 0.000 |   0.224 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 456: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.242
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.101 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.242 |    0.186 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.242 |    0.186 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 457: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.253
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.186 |    0.129 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.253 |    0.197 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.253 |    0.197 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 458: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.160
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.172
  Arrival Time                  0.228
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.158 |    0.102 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.070 |   0.228 |    0.172 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.228 |    0.172 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 459: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.216
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.228
  Arrival Time                  0.284
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.215
     = Beginpoint Arrival Time       0.215
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.215 |    0.159 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.069 |   0.284 |    0.228 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.284 |    0.228 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 460: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.249
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.111 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.249 |    0.193 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.193 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 461: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.254
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.186 |    0.129 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.254 |    0.197 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.254 |    0.197 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 462: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.247
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.110 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.247 |    0.191 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.191 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 463: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.240
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.168 |    0.112 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.240 |    0.183 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.240 |    0.183 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 464: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.281
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.212
     = Beginpoint Arrival Time       0.212
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.212 |    0.156 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.281 |    0.224 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.281 |    0.224 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 465: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__30_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__30_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_30_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.225
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_30_        | CP ^        |       |       |   0.156 |    0.099 | 
     | core2_inst/psum_mem_instance/Q_reg_30_        | CP ^ -> Q v | DFQD1 | 0.069 |   0.225 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__30_ | D v         | DFQD1 | 0.000 |   0.225 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 466: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_5_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_5_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__5_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.981
  Arrival Time                  1.038
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.978
     = Beginpoint Arrival Time       0.978
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__5_ | CP ^        |        |       |   0.978 |    0.921 | 
     | normalizer_inst/div_out_2_reg_0__5_ | CP ^ -> Q v | DFQD1  | 0.060 |   1.038 |    0.981 | 
     | normalizer_inst/psum_norm_2_reg_5_  | DB v        | DFXQD1 | 0.000 |   1.038 |    0.981 | 
     +-----------------------------------------------------------------------------------------+ 
Path 467: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_3_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__3_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.982
  Arrival Time                  1.038
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.979
     = Beginpoint Arrival Time       0.979
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__3_ | CP ^        |        |       |   0.979 |    0.922 | 
     | normalizer_inst/div_out_2_reg_0__3_ | CP ^ -> Q v | DFQD1  | 0.060 |   1.038 |    0.982 | 
     | normalizer_inst/psum_norm_2_reg_3_  | DB v        | DFXQD1 | 0.000 |   1.038 |    0.982 | 
     +-----------------------------------------------------------------------------------------+ 
Path 468: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.257
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.185 |    0.128 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.257 |    0.200 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.257 |    0.200 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 469: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__44_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__44_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_44_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.225
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_44_        | CP ^        |       |       |   0.157 |    0.101 | 
     | core2_inst/psum_mem_instance/Q_reg_44_        | CP ^ -> Q v | DFQD1 | 0.068 |   0.225 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__44_ | D v         | DFQD1 | 0.000 |   0.225 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 470: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_7_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__7_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.976
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.978
  Arrival Time                  1.035
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.975
     = Beginpoint Arrival Time       0.975
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__7_ | CP ^        |        |       |   0.975 |    0.919 | 
     | normalizer_inst/div_out_2_reg_0__7_ | CP ^ -> Q v | DFQD1  | 0.060 |   1.035 |    0.978 | 
     | normalizer_inst/psum_norm_2_reg_7_  | DB v        | DFXQD2 | 0.000 |   1.035 |    0.978 | 
     +-----------------------------------------------------------------------------------------+ 
Path 471: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
20_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.215
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.228
  Arrival Time                  0.285
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.178 |    0.122 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.074 |   0.253 |    0.196 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.019 |   0.272 |    0.215 | 
     | nst/mac_8in_instance/U57                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.285 |    0.228 | 
     | nst/mac_8in_instance/U59                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.285 |    0.228 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 472: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__41_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__41_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_41_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.225
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_41_        | CP ^        |       |       |   0.156 |    0.099 | 
     | core2_inst/psum_mem_instance/Q_reg_41_        | CP ^ -> Q v | DFQD1 | 0.069 |   0.225 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__41_ | D v         | DFQD1 | 0.000 |   0.225 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 473: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.249
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.176 |    0.119 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.249 |    0.192 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.249 |    0.192 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 474: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__7_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__7_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_7_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.225
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                              |             |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_7_        | CP ^        |       |       |   0.155 |    0.098 | 
     | core2_inst/psum_mem_instance/Q_reg_7_        | CP ^ -> Q v | DFQD1 | 0.070 |   0.225 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__7_ | D v         | DFQD1 | 0.000 |   0.225 |    0.168 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 475: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.236
  Arrival Time                  0.292
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.223
     = Beginpoint Arrival Time       0.223
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.223 |    0.167 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.069 |   0.292 |    0.236 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.292 |    0.236 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 476: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.215
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.283
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.212
     = Beginpoint Arrival Time       0.212
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.212 |    0.156 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.283 |    0.226 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.283 |    0.226 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 477: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.159
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.172
  Arrival Time                  0.228
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.158 |    0.101 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.070 |   0.228 |    0.172 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.228 |    0.172 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 478: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product6_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product6_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.204
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.217
  Arrival Time                  0.273
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.155 |    0.098 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.059 |   0.214 |    0.157 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.021 |   0.235 |    0.178 | 
     | nst/mac_8in_instance/U183                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A3 v -> Z v  | XOR3D0  | 0.039 |   0.273 |    0.217 | 
     | nst/mac_8in_instance/U333                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.273 |    0.217 | 
     | nst/product6_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 479: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_2_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_2_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__2_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.982
  Arrival Time                  1.039
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.979
     = Beginpoint Arrival Time       0.979
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__2_ | CP ^        |        |       |   0.979 |    0.922 | 
     | normalizer_inst/div_out_2_reg_0__2_ | CP ^ -> Q v | DFQD1  | 0.060 |   1.039 |    0.982 | 
     | normalizer_inst/psum_norm_2_reg_2_  | DB v        | DFXQD2 | 0.000 |   1.039 |    0.982 | 
     +-----------------------------------------------------------------------------------------+ 
Path 480: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.263
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.129 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.206 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.206 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 481: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.252
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.184 |    0.127 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.252 |    0.195 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.252 |    0.195 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 482: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.252
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.184 |    0.127 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.252 |    0.195 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.252 |    0.195 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 483: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.253
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.182 |    0.125 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.071 |   0.253 |    0.196 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.253 |    0.196 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 484: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_7_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__7_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.975
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.977
  Arrival Time                  1.034
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.974
     = Beginpoint Arrival Time       0.974
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__7_ | CP ^        |        |       |   0.974 |    0.917 | 
     | normalizer_inst/div_out_1_reg_0__7_ | CP ^ -> Q v | DFQD1  | 0.060 |   1.034 |    0.977 | 
     | normalizer_inst/psum_norm_1_reg_7_  | DB v        | DFXQD1 | 0.000 |   1.034 |    0.977 | 
     +-----------------------------------------------------------------------------------------+ 
Path 485: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__40_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__40_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_40_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.225
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_40_        | CP ^        |       |       |   0.156 |    0.099 | 
     | core2_inst/psum_mem_instance/Q_reg_40_        | CP ^ -> Q v | DFQD1 | 0.069 |   0.225 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__40_ | D v         | DFQD1 | 0.000 |   0.225 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 486: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_23_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
23_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.246
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.173 |    0.116 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.246 |    0.189 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.189 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 487: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.268
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.199 |    0.142 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.069 |   0.268 |    0.211 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.268 |    0.211 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 488: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.268
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.199 |    0.142 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.069 |   0.268 |    0.211 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.268 |    0.211 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 489: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.259
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.188 |    0.131 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.071 |   0.259 |    0.202 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.202 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 490: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_1_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_1_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__1_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.983
  Arrival Time                  1.040
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.980
     = Beginpoint Arrival Time       0.980
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__1_ | CP ^        |        |       |   0.980 |    0.922 | 
     | normalizer_inst/div_out_1_reg_0__1_ | CP ^ -> Q v | DFQD1  | 0.060 |   1.040 |    0.983 | 
     | normalizer_inst/psum_norm_1_reg_1_  | DB v        | DFXQD1 | 0.000 |   1.040 |    0.983 | 
     +-----------------------------------------------------------------------------------------+ 
Path 491: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__28_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__28_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_28_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.225
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_28_        | CP ^        |       |       |   0.156 |    0.099 | 
     | core2_inst/psum_mem_instance/Q_reg_28_        | CP ^ -> Q v | DFQD1 | 0.069 |   0.225 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__28_ | D v         | DFQD1 | 0.000 |   0.225 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 492: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.260
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.157 |    0.100 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.066 |   0.223 |    0.166 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.017 |   0.240 |    0.183 | 
     | nst/mac_8in_instance/U82                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.260 |    0.203 | 
     | nst/mac_8in_instance/U46                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.260 |    0.203 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 493: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__45_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__45_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_45_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.226
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_45_        | CP ^        |       |       |   0.158 |    0.101 | 
     | core2_inst/psum_mem_instance/Q_reg_45_        | CP ^ -> Q v | DFQD1 | 0.068 |   0.226 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__45_ | D v         | DFQD1 | 0.000 |   0.226 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 494: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.247
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.173 |    0.116 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.247 |    0.190 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.247 |    0.190 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 495: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.218
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.288
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.176 |    0.119 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.067 |   0.243 |    0.186 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD0 | 0.028 |   0.271 |    0.214 | 
     | nst/mac_8in_instance/U59                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.288 |    0.231 | 
     | nst/mac_8in_instance/U60                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.288 |    0.231 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 496: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_4_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_4_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__4_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.981
  Arrival Time                  1.038
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.978
     = Beginpoint Arrival Time       0.978
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__4_ | CP ^        |        |       |   0.978 |    0.921 | 
     | normalizer_inst/div_out_2_reg_0__4_ | CP ^ -> Q v | DFQD1  | 0.060 |   1.038 |    0.981 | 
     | normalizer_inst/psum_norm_2_reg_4_  | DB v        | DFXQD1 | 0.000 |   1.038 |    0.981 | 
     +-----------------------------------------------------------------------------------------+ 
Path 497: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__32_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__32_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_32_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.225
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_32_        | CP ^        |       |       |   0.156 |    0.099 | 
     | core2_inst/psum_mem_instance/Q_reg_32_        | CP ^ -> Q v | DFQD1 | 0.069 |   0.225 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__32_ | D v         | DFQD1 | 0.000 |   0.225 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 498: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__2_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__2_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_2_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.225
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                              |             |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_2_        | CP ^        |       |       |   0.155 |    0.098 | 
     | core2_inst/psum_mem_instance/Q_reg_2_        | CP ^ -> Q v | DFQD1 | 0.070 |   0.225 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__2_ | D v         | DFQD1 | 0.000 |   0.225 |    0.168 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 499: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.226
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.239
  Arrival Time                  0.297
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.187 |    0.130 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.072 |   0.260 |    0.202 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.020 |   0.279 |    0.222 | 
     | nst/mac_8in_instance/U73                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.017 |   0.297 |    0.239 | 
     | nst/mac_8in_instance/U74                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.297 |    0.239 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 500: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.163
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.230
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.163
     = Beginpoint Arrival Time       0.163
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.163 |    0.106 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.054 |   0.218 |    0.160 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.230 |    0.173 | 
     | nst/U30                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.230 |    0.173 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 501: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.236
  Arrival Time                  0.293
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.223
     = Beginpoint Arrival Time       0.223
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.223 |    0.166 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.070 |   0.293 |    0.236 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.293 |    0.236 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 502: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.215
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.284
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.214
     = Beginpoint Arrival Time       0.214
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.214 |    0.157 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.069 |   0.284 |    0.226 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.284 |    0.226 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 503: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_4_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_4_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__4_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.981
  Arrival Time                  1.038
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.978
     = Beginpoint Arrival Time       0.978
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__4_ | CP ^        |        |       |   0.978 |    0.921 | 
     | normalizer_inst/div_out_1_reg_0__4_ | CP ^ -> Q v | DFQD1  | 0.060 |   1.038 |    0.981 | 
     | normalizer_inst/psum_norm_1_reg_4_  | DB v        | DFXQD1 | 0.000 |   1.038 |    0.981 | 
     +-----------------------------------------------------------------------------------------+ 
Path 504: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
28_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.225
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.238
  Arrival Time                  0.295
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.187 |    0.130 | 
     | nst/query_q_reg_28_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.073 |   0.261 |    0.203 | 
     | nst/query_q_reg_28_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND0 | 0.021 |   0.282 |    0.224 | 
     | nst/mac_8in_instance/U54                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.295 |    0.238 | 
     | nst/mac_8in_instance/U56                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.295 |    0.238 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 505: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.259
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.188 |    0.130 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.071 |   0.259 |    0.202 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.202 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 506: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__49_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__49_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_49_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.225
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_49_        | CP ^        |       |       |   0.156 |    0.098 | 
     | core2_inst/psum_mem_instance/Q_reg_49_        | CP ^ -> Q v | DFQD1 | 0.069 |   0.225 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__49_ | D v         | DFQD1 | 0.000 |   0.225 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 507: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.170
  Arrival Time                  0.228
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.096 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.228 |    0.170 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.228 |    0.170 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 508: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.254
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.186 |    0.128 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.254 |    0.196 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.254 |    0.196 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 509: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.258
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.128 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.258 |    0.201 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.258 |    0.201 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 510: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.255
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.182 |    0.124 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.255 |    0.198 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.255 |    0.198 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 511: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__22_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__22_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_22_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.226
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_22_        | CP ^        |       |       |   0.157 |    0.099 | 
     | core2_inst/psum_mem_instance/Q_reg_22_        | CP ^ -> Q v | DFQD1 | 0.069 |   0.225 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__22_ | D v         | DFQD1 | 0.000 |   0.226 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 512: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_15_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.264
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.128 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.264 |    0.206 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.206 | 
     | nst/key_q_reg_15_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 513: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.259
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.129 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.259 |    0.201 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.201 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 514: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.258
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.127 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.258 |    0.200 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.200 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 515: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.244
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.157 |    0.100 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.086 |   0.243 |    0.186 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.186 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 516: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.223
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.235
  Arrival Time                  0.292
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.223
     = Beginpoint Arrival Time       0.223
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.223 |    0.166 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.069 |   0.292 |    0.235 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.292 |    0.235 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 517: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_0_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_0_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__0_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.982
  Arrival Time                  1.040
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.980
     = Beginpoint Arrival Time       0.980
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__0_ | CP ^        |        |       |   0.980 |    0.922 | 
     | normalizer_inst/div_out_1_reg_0__0_ | CP ^ -> Q v | DFQD1  | 0.061 |   1.040 |    0.982 | 
     | normalizer_inst/psum_norm_1_reg_0_  | DB v        | DFXQD1 | 0.000 |   1.040 |    0.982 | 
     +-----------------------------------------------------------------------------------------+ 
Path 518: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.259
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.187 |    0.130 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.072 |   0.259 |    0.201 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.201 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 519: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.253
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.181 |    0.123 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.253 |    0.195 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.253 |    0.195 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 520: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.259
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.187 |    0.130 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.072 |   0.259 |    0.201 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.201 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 521: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.251
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.109 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.251 |    0.193 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.251 |    0.193 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 522: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__19_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__19_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_19_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.226
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_19_        | CP ^        |       |       |   0.155 |    0.097 | 
     | core2_inst/psum_mem_instance/Q_reg_19_        | CP ^ -> Q v | DFQD1 | 0.070 |   0.226 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__19_ | D v         | DFQD1 | 0.000 |   0.226 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 523: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.170
  Arrival Time                  0.228
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.096 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.228 |    0.170 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.228 |    0.170 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 524: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.260
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.188 |    0.130 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.260 |    0.202 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.202 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 525: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.262
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.184 |    0.126 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.262 |    0.204 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.204 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 526: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.248
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.166 |    0.108 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.248 |    0.190 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.248 |    0.190 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 527: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_3_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__3_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.982
  Arrival Time                  1.041
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.980
     = Beginpoint Arrival Time       0.980
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__3_ | CP ^        |        |       |   0.980 |    0.921 | 
     | normalizer_inst/div_out_1_reg_0__3_ | CP ^ -> Q v | DFQD1  | 0.061 |   1.041 |    0.982 | 
     | normalizer_inst/psum_norm_1_reg_3_  | DB v        | DFXQD1 | 0.000 |   1.041 |    0.982 | 
     +-----------------------------------------------------------------------------------------+ 
Path 528: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.223
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.235
  Arrival Time                  0.293
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.223
     = Beginpoint Arrival Time       0.223
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.223 |    0.165 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.070 |   0.293 |    0.235 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.293 |    0.235 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 529: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__47_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__47_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_47_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.226
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_47_        | CP ^        |       |       |   0.155 |    0.097 | 
     | core2_inst/psum_mem_instance/Q_reg_47_        | CP ^ -> Q v | DFQD1 | 0.071 |   0.226 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__47_ | D v         | DFQD1 | 0.000 |   0.226 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 530: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.249
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.109 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.249 |    0.191 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.191 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 531: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.249
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.109 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.249 |    0.191 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.191 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 532: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.273
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.157 |    0.099 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.070 |   0.227 |    0.169 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0 | 0.026 |   0.254 |    0.195 | 
     | nst/mac_8in_instance/U59                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.019 |   0.273 |    0.215 | 
     | nst/mac_8in_instance/U60                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.273 |    0.215 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 533: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
28_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.225
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.238
  Arrival Time                  0.296
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.187 |    0.129 | 
     | nst/query_q_reg_28_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.073 |   0.261 |    0.203 | 
     | nst/query_q_reg_28_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.278 |    0.220 | 
     | nst/mac_8in_instance/U69                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.017 |   0.296 |    0.238 | 
     | nst/mac_8in_instance/U33                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.296 |    0.238 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 534: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.255
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.124 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.255 |    0.197 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.255 |    0.197 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 535: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_6_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__6_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.981
  Arrival Time                  1.039
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.978
     = Beginpoint Arrival Time       0.978
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__6_ | CP ^        |        |       |   0.978 |    0.920 | 
     | normalizer_inst/div_out_1_reg_0__6_ | CP ^ -> Q v | DFQD1  | 0.061 |   1.039 |    0.981 | 
     | normalizer_inst/psum_norm_1_reg_6_  | DB v        | DFXQD1 | 0.000 |   1.039 |    0.981 | 
     +-----------------------------------------------------------------------------------------+ 
Path 536: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__38_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__38_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_38_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.226
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_38_        | CP ^        |       |       |   0.157 |    0.099 | 
     | core2_inst/psum_mem_instance/Q_reg_38_        | CP ^ -> Q v | DFQD1 | 0.069 |   0.226 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__38_ | D v         | DFQD1 | 0.000 |   0.226 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 537: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.247
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.173 |    0.115 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.247 |    0.188 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.188 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 538: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.253
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.181 |    0.122 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.253 |    0.195 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.253 |    0.195 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 539: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.218
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.289
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.175 |    0.117 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.067 |   0.242 |    0.184 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | INVD0 | 0.029 |   0.271 |    0.213 | 
     | nst/mac_8in_instance/U55                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.018 |   0.289 |    0.231 | 
     | nst/mac_8in_instance/U56                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1 | 0.000 |   0.289 |    0.231 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 540: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.249
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.176 |    0.118 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.249 |    0.191 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.191 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 541: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.179
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.250
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.175 |    0.117 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.250 |    0.191 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.250 |    0.191 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 542: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_23_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.246
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.173 |    0.115 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.246 |    0.188 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.188 | 
     | nst/key_q_reg_23_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 543: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__24_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__24_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_24_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.226
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_24_        | CP ^        |       |       |   0.156 |    0.097 | 
     | core2_inst/psum_mem_instance/Q_reg_24_        | CP ^ -> Q v | DFQD1 | 0.070 |   0.226 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__24_ | D v         | DFQD1 | 0.000 |   0.226 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 544: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product5_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product5_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.218
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.290
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.174 |    0.116 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.062 |   0.236 |    0.178 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.022 |   0.258 |    0.199 | 
     | nst/mac_8in_instance/U109                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> Z v   | OA31D0  | 0.032 |   0.290 |    0.231 | 
     | nst/mac_8in_instance/U110                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1   | 0.000 |   0.290 |    0.231 | 
     | nst/product5_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 545: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__37_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__37_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_37_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.226
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_37_        | CP ^        |       |       |   0.156 |    0.098 | 
     | core2_inst/psum_mem_instance/Q_reg_37_        | CP ^ -> Q v | DFQD1 | 0.070 |   0.226 |    0.167 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__37_ | D v         | DFQD1 | 0.000 |   0.226 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 546: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.255
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.123 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.255 |    0.196 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.255 |    0.196 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 547: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__42_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__42_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_42_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.226
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_42_        | CP ^        |       |       |   0.156 |    0.098 | 
     | core2_inst/psum_mem_instance/Q_reg_42_        | CP ^ -> Q v | DFQD1 | 0.070 |   0.226 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__42_ | D v         | DFQD1 | 0.000 |   0.226 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 548: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.262
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.184 |    0.125 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.262 |    0.204 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.204 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 549: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.260
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.188 |    0.129 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.260 |    0.202 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.202 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 550: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.259
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.126 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.259 |    0.200 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.200 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 551: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.263
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.184 |    0.126 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.263 |    0.205 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.205 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 552: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.264
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.128 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.264 |    0.206 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.206 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 553: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.250
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.176 |    0.117 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.250 |    0.192 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.192 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 554: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.259
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.128 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.259 |    0.201 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.259 |    0.201 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 555: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__46_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__46_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_46_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.227
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_46_        | CP ^        |       |       |   0.157 |    0.099 | 
     | core2_inst/psum_mem_instance/Q_reg_46_        | CP ^ -> Q v | DFQD1 | 0.070 |   0.227 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__46_ | D v         | DFQD1 | 0.000 |   0.227 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 556: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.241
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.168 |    0.110 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.241 |    0.183 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.241 |    0.183 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 557: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.249
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.174 |    0.116 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.249 |    0.191 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.249 |    0.191 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 558: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
29_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.226
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.239
  Arrival Time                  0.297
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.188 |    0.130 | 
     | nst/query_q_reg_29_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.072 |   0.261 |    0.202 | 
     | nst/query_q_reg_29_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.016 |   0.276 |    0.218 | 
     | nst/mac_8in_instance/U57                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.297 |    0.239 | 
     | nst/mac_8in_instance/U58                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.297 |    0.239 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 559: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.253
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.181 |    0.122 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.253 |    0.194 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.253 |    0.194 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 560: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.227
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.094 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.227 |    0.168 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.227 |    0.168 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 561: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.283
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.212
     = Beginpoint Arrival Time       0.212
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.212 |    0.154 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.283 |    0.224 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.283 |    0.224 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 562: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.259
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.184 |    0.125 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.258 |    0.200 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.200 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 563: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.255
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.185 |    0.126 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.070 |   0.255 |    0.196 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.255 |    0.196 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 564: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.242
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.171 |    0.112 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.058 |   0.229 |    0.170 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.242 |    0.183 | 
     | nst/U30                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.242 |    0.183 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 565: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.260
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.187 |    0.128 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.260 |    0.201 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.201 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 566: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.253
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.181 |    0.122 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.253 |    0.194 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.253 |    0.194 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 567: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.170
  Arrival Time                  0.229
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.095 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.229 |    0.170 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.229 |    0.170 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 568: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.255
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.123 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.255 |    0.196 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.255 |    0.196 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 569: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.227
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.094 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.227 |    0.168 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.227 |    0.168 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 570: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__39_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__39_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_39_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.227
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_39_        | CP ^        |       |       |   0.156 |    0.097 | 
     | core2_inst/psum_mem_instance/Q_reg_39_        | CP ^ -> Q v | DFQD1 | 0.071 |   0.227 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__39_ | D v         | DFQD1 | 0.000 |   0.227 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 571: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.255
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.123 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.255 |    0.196 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.255 |    0.196 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 572: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.227
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.093 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.227 |    0.168 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.227 |    0.168 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 573: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.255
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.185 |    0.126 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.255 |    0.196 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.255 |    0.196 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 574: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product7_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product7_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.217
  Arrival Time                  0.276
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.156 |    0.097 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.060 |   0.216 |    0.157 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.026 |   0.242 |    0.183 | 
     | nst/mac_8in_instance/U159                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A3 v -> Z v  | XOR3D1  | 0.034 |   0.276 |    0.217 | 
     | nst/mac_8in_instance/U327                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.276 |    0.217 | 
     | nst/product7_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 575: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.235
  Arrival Time                  0.294
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.224
     = Beginpoint Arrival Time       0.224
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.224 |    0.165 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.294 |    0.235 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.294 |    0.235 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 576: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__53_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__53_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_53_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.227
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_53_        | CP ^        |       |       |   0.156 |    0.097 | 
     | core2_inst/psum_mem_instance/Q_reg_53_        | CP ^ -> Q v | DFQD1 | 0.071 |   0.227 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__53_ | D v         | DFQD1 | 0.000 |   0.227 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 577: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.225
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.238
  Arrival Time                  0.297
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.188 |    0.129 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.066 |   0.254 |    0.194 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD0 | 0.028 |   0.281 |    0.222 | 
     | nst/mac_8in_instance/U36                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.297 |    0.238 | 
     | nst/mac_8in_instance/U37                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.297 |    0.238 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 578: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_23_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.257
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.182 |    0.123 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.257 |    0.197 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.257 |    0.197 | 
     | nst/key_q_reg_23_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 579: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.256
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.182 |    0.122 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.256 |    0.197 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.256 |    0.197 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 580: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.170
  Arrival Time                  0.229
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.095 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.229 |    0.170 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.229 |    0.170 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 581: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.265
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.127 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.265 |    0.206 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.206 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 582: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.218
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.230
  Arrival Time                  0.290
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.177 |    0.117 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.070 |   0.247 |    0.187 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.017 |   0.264 |    0.205 | 
     | nst/mac_8in_instance/U97                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.025 |   0.290 |    0.230 | 
     | nst/mac_8in_instance/U48                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1   | 0.000 |   0.290 |    0.230 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 583: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.260
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.126 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.260 |    0.200 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.260 |    0.200 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 584: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
16_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.237
  Arrival Time                  0.297
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.186 |    0.127 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.074 |   0.260 |    0.201 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | INVD0 | 0.021 |   0.281 |    0.222 | 
     | nst/mac_8in_instance/U45                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.015 |   0.297 |    0.237 | 
     | nst/mac_8in_instance/U47                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.297 |    0.237 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 585: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__57_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__57_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_57_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.228
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_57_        | CP ^        |       |       |   0.158 |    0.098 | 
     | core2_inst/psum_mem_instance/Q_reg_57_        | CP ^ -> Q v | DFQD1 | 0.070 |   0.228 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__57_ | D v         | DFQD1 | 0.000 |   0.228 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 586: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__33_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__33_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_33_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.227
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_33_        | CP ^        |       |       |   0.156 |    0.097 | 
     | core2_inst/psum_mem_instance/Q_reg_33_        | CP ^ -> Q v | DFQD1 | 0.071 |   0.227 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__33_ | D v         | DFQD1 | 0.000 |   0.227 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 587: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__5_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__5_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_5_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.227
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                              |             |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_5_        | CP ^        |       |       |   0.155 |    0.096 | 
     | core2_inst/psum_mem_instance/Q_reg_5_        | CP ^ -> Q v | DFQD1 | 0.072 |   0.227 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__5_ | D v         | DFQD1 | 0.000 |   0.227 |    0.168 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 588: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.255
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.182 |    0.122 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.255 |    0.196 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.255 |    0.196 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 589: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.260
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.187 |    0.128 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.260 |    0.201 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.201 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 590: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.265
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.126 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.265 |    0.206 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.206 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 591: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.159
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.171
  Arrival Time                  0.231
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.157 |    0.098 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.231 |    0.171 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.231 |    0.171 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 592: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.274
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.177 |    0.117 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.241 |    0.181 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.254 |    0.195 | 
     | nst/mac_8in_instance/U70                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.274 |    0.214 | 
     | nst/mac_8in_instance/U71                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.274 |    0.214 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 593: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__27_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__27_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_27_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.228
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_27_        | CP ^        |       |       |   0.157 |    0.097 | 
     | core2_inst/psum_mem_instance/Q_reg_27_        | CP ^ -> Q v | DFQD1 | 0.071 |   0.227 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__27_ | D v         | DFQD1 | 0.000 |   0.228 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 594: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.229
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.094 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.229 |    0.169 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.229 |    0.169 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 595: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.160
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.172
  Arrival Time                  0.231
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.158 |    0.099 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.231 |    0.172 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.231 |    0.172 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 596: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.261
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.187 |    0.128 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.261 |    0.201 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.201 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 597: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.170
  Arrival Time                  0.229
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.156 |    0.097 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.229 |    0.170 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.229 |    0.170 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 598: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.159
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.172
  Arrival Time                  0.231
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.158 |    0.098 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.231 |    0.172 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.231 |    0.172 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 599: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.259
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.125 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.259 |    0.200 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.200 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 600: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.259
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.125 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.259 |    0.199 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.199 | 
     | nst/key_q_reg_3_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 601: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__51_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__51_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_51_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.227
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_51_        | CP ^        |       |       |   0.156 |    0.096 | 
     | core2_inst/psum_mem_instance/Q_reg_51_        | CP ^ -> Q v | DFQD1 | 0.072 |   0.227 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__51_ | D v         | DFQD1 | 0.000 |   0.227 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 602: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.258
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.125 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.258 |    0.198 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.198 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 603: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.179
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.251
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.175 |    0.116 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.251 |    0.191 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.251 |    0.191 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 604: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.259
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.185 |    0.125 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.259 |    0.200 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.259 |    0.200 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 605: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.227
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.093 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.227 |    0.167 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.227 |    0.167 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 606: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__56_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__56_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_56_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.228
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_56_        | CP ^        |       |       |   0.158 |    0.098 | 
     | core2_inst/psum_mem_instance/Q_reg_56_        | CP ^ -> Q v | DFQD1 | 0.071 |   0.228 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__56_ | D v         | DFQD1 | 0.000 |   0.228 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 607: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_9_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_9_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__9_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.675
  Arrival Time                  0.735
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.676
     = Beginpoint Arrival Time       0.676
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__9_ | CP ^        |        |       |   0.676 |    0.617 | 
     | normalizer_inst/div_out_2_reg_1__9_ | CP ^ -> Q v | DFQD1  | 0.058 |   0.735 |    0.675 | 
     | normalizer_inst/psum_norm_2_reg_9_  | DA v        | DFXQD1 | 0.000 |   0.735 |    0.675 | 
     +-----------------------------------------------------------------------------------------+ 
Path 608: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.250
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.175 |    0.115 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.250 |    0.190 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.190 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 609: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.260
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.125 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.260 |    0.200 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.200 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 610: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.243
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.170 |    0.111 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.059 |   0.230 |    0.170 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.243 |    0.183 | 
     | nst/U27                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.243 |    0.183 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 611: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.287
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.181 |    0.121 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.069 |   0.250 |    0.190 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.023 |   0.272 |    0.213 | 
     | nst/mac_8in_instance/U64                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.014 |   0.287 |    0.227 | 
     | nst/mac_8in_instance/U65                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.287 |    0.227 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 612: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.223
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.235
  Arrival Time                  0.294
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.224
     = Beginpoint Arrival Time       0.224
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.224 |    0.164 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.294 |    0.235 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.294 |    0.235 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 613: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.265
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.185 |    0.125 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.265 |    0.205 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.205 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 614: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.259
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.184 |    0.124 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.259 |    0.199 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.259 |    0.199 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 615: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.170
  Arrival Time                  0.229
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.094 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.229 |    0.170 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.229 |    0.170 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 616: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__62_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__62_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_62_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.227
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_62_        | CP ^        |       |       |   0.156 |    0.096 | 
     | core2_inst/psum_mem_instance/Q_reg_62_        | CP ^ -> Q v | DFQD1 | 0.071 |   0.227 |    0.167 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__62_ | D v         | DFQD1 | 0.000 |   0.227 |    0.167 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 617: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_10_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_10_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.676
  Arrival Time                  0.736
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.677
     = Beginpoint Arrival Time       0.677
     +------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                      |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__10_ | CP ^        |        |       |   0.677 |    0.617 | 
     | normalizer_inst/div_out_1_reg_1__10_ | CP ^ -> Q v | DFQD1  | 0.058 |   0.736 |    0.676 | 
     | normalizer_inst/psum_norm_1_reg_10_  | DA v        | DFXQD1 | 0.000 |   0.736 |    0.676 | 
     +------------------------------------------------------------------------------------------+ 
Path 618: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.170
  Arrival Time                  0.229
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.156 |    0.096 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.229 |    0.170 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.229 |    0.170 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 619: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.254
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.181 |    0.121 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.254 |    0.194 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.254 |    0.194 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 620: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.266
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.126 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.266 |    0.206 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.206 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 621: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.159
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.172
  Arrival Time                  0.231
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.158 |    0.098 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.231 |    0.172 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.231 |    0.172 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 622: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__43_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__43_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_43_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.228
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_43_        | CP ^        |       |       |   0.157 |    0.097 | 
     | core2_inst/psum_mem_instance/Q_reg_43_        | CP ^ -> Q v | DFQD1 | 0.071 |   0.228 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__43_ | D v         | DFQD1 | 0.000 |   0.228 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 623: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.159
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.171
  Arrival Time                  0.231
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.158 |    0.098 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.231 |    0.171 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.231 |    0.171 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 624: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.235
  Arrival Time                  0.295
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.224
     = Beginpoint Arrival Time       0.224
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.224 |    0.164 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.295 |    0.235 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.295 |    0.235 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 625: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_5_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_5_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__5_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.979
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.981
  Arrival Time                  1.041
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.978
     = Beginpoint Arrival Time       0.978
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__5_ | CP ^        |        |       |   0.978 |    0.918 | 
     | normalizer_inst/div_out_1_reg_0__5_ | CP ^ -> Q v | DFQD1  | 0.062 |   1.041 |    0.981 | 
     | normalizer_inst/psum_norm_1_reg_5_  | DB v        | DFXQD1 | 0.000 |   1.041 |    0.981 | 
     +-----------------------------------------------------------------------------------------+ 
Path 626: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.261
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.187 |    0.127 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.261 |    0.201 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.201 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 627: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.250
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.174 |    0.114 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.250 |    0.190 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.250 |    0.190 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 628: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_22_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
22_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.251
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.167 |    0.107 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.251 |    0.191 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.251 |    0.191 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 629: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_23_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
23_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.254
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.180 |    0.120 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.254 |    0.194 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.254 |    0.194 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 630: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.259
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.125 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.259 |    0.198 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.259 |    0.198 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 631: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.249
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.174 |    0.114 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.249 |    0.189 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.189 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 632: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_10_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_10_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.680
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.674
  Arrival Time                  0.734
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.676
     = Beginpoint Arrival Time       0.676
     +------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                      |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__10_ | CP ^        |        |       |   0.676 |    0.616 | 
     | normalizer_inst/div_out_2_reg_1__10_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.734 |    0.674 | 
     | normalizer_inst/psum_norm_2_reg_10_  | DA v        | DFXQD1 | 0.000 |   0.734 |    0.674 | 
     +------------------------------------------------------------------------------------------+ 
Path 633: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__54_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__54_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_54_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.228
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_54_        | CP ^        |       |       |   0.156 |    0.096 | 
     | core2_inst/psum_mem_instance/Q_reg_54_        | CP ^ -> Q v | DFQD1 | 0.072 |   0.228 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__54_ | D v         | DFQD1 | 0.000 |   0.228 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 634: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.274
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.178 |    0.118 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.242 |    0.182 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.256 |    0.196 | 
     | nst/mac_8in_instance/U84                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.274 |    0.214 | 
     | nst/mac_8in_instance/U85                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.274 |    0.214 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 635: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.254
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.181 |    0.121 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.254 |    0.194 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.254 |    0.194 | 
     | nst/key_q_reg_3_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 636: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_1_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_1_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__1_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.982
  Arrival Time                  1.042
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.980
     = Beginpoint Arrival Time       0.980
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__1_ | CP ^        |        |       |   0.980 |    0.919 | 
     | normalizer_inst/div_out_2_reg_0__1_ | CP ^ -> Q v | DFQD1  | 0.062 |   1.042 |    0.982 | 
     | normalizer_inst/psum_norm_2_reg_1_  | DB v        | DFXQD1 | 0.000 |   1.042 |    0.982 | 
     +-----------------------------------------------------------------------------------------+ 
Path 637: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_8_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_8_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__8_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.675
  Arrival Time                  0.735
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.676
     = Beginpoint Arrival Time       0.676
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__8_ | CP ^        |        |       |   0.676 |    0.616 | 
     | normalizer_inst/div_out_2_reg_1__8_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.735 |    0.675 | 
     | normalizer_inst/psum_norm_2_reg_8_  | DA v        | DFXQD1 | 0.000 |   0.735 |    0.675 | 
     +-----------------------------------------------------------------------------------------+ 
Path 638: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.250
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.176 |    0.116 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.250 |    0.190 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.190 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 639: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__67_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__67_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_67_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.229
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_67_        | CP ^        |       |       |   0.158 |    0.098 | 
     | core2_inst/psum_mem_instance/Q_reg_67_        | CP ^ -> Q v | DFQD1 | 0.071 |   0.229 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__67_ | D v         | DFQD1 | 0.000 |   0.229 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 640: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__59_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__59_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_59_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.228
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_59_        | CP ^        |       |       |   0.156 |    0.096 | 
     | core2_inst/psum_mem_instance/Q_reg_59_        | CP ^ -> Q v | DFQD1 | 0.072 |   0.228 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__59_ | D v         | DFQD1 | 0.000 |   0.228 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 641: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_15_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.159
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.171
  Arrival Time                  0.231
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.158 |    0.098 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.231 |    0.171 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.231 |    0.171 | 
     | nst/key_q_reg_15_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 642: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.160
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.172
  Arrival Time                  0.232
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.158 |    0.098 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.232 |    0.172 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.232 |    0.172 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 643: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.261
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.126 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.261 |    0.200 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.200 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 644: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__55_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__55_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_55_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.229
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_55_        | CP ^        |       |       |   0.158 |    0.098 | 
     | core2_inst/psum_mem_instance/Q_reg_55_        | CP ^ -> Q v | DFQD1 | 0.071 |   0.229 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__55_ | D v         | DFQD1 | 0.000 |   0.229 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 645: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.262
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.188 |    0.127 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.262 |    0.202 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.202 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 646: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.171
  Arrival Time                  0.231
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.157 |    0.097 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.231 |    0.171 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.231 |    0.171 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 647: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__78_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__78_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_78_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.229
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_78_        | CP ^        |       |       |   0.158 |    0.098 | 
     | core2_inst/psum_mem_instance/Q_reg_78_        | CP ^ -> Q v | DFQD1 | 0.071 |   0.229 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__78_ | D v         | DFQD1 | 0.000 |   0.229 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 648: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.202
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.276
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.177 |    0.117 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.064 |   0.241 |    0.180 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD0 | 0.022 |   0.263 |    0.202 | 
     | nst/mac_8in_instance/U66                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.014 |   0.276 |    0.216 | 
     | nst/mac_8in_instance/U67                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.276 |    0.216 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 649: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.254
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.160
     = Beginpoint Arrival Time       0.160
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.160 |    0.099 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.223 |    0.162 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.236 |    0.176 | 
     | nst/mac_8in_instance/U76                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.254 |    0.194 | 
     | nst/mac_8in_instance/U45                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.254 |    0.194 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 650: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__71_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__71_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_71_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.229
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_71_        | CP ^        |       |       |   0.158 |    0.098 | 
     | core2_inst/psum_mem_instance/Q_reg_71_        | CP ^ -> Q v | DFQD1 | 0.071 |   0.229 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__71_ | D v         | DFQD1 | 0.000 |   0.229 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 651: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.287
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.181 |    0.120 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.069 |   0.250 |    0.189 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.268 |    0.207 | 
     | nst/mac_8in_instance/U89                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.287 |    0.227 | 
     | nst/mac_8in_instance/U46                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.287 |    0.227 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 652: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__35_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__35_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_35_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.229
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_35_        | CP ^        |       |       |   0.157 |    0.096 | 
     | core2_inst/psum_mem_instance/Q_reg_35_        | CP ^ -> Q v | DFQD1 | 0.072 |   0.229 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__35_ | D v         | DFQD1 | 0.000 |   0.229 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 653: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.254
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.177 |    0.116 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.253 |    0.193 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.254 |    0.193 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 654: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.250
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.116 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.250 |    0.190 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.190 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 655: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.242
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.167 |    0.107 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.242 |    0.182 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.242 |    0.182 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 656: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.243
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.168 |    0.108 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.243 |    0.183 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.243 |    0.183 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 657: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.255
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.180 |    0.120 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.255 |    0.194 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.255 |    0.194 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 658: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_23_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.254
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.180 |    0.119 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.254 |    0.193 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.254 |    0.193 | 
     | nst/key_q_reg_23_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 659: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.260
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.187 |    0.126 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.260 |    0.200 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.200 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 660: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_15_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
15_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.159
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.171
  Arrival Time                  0.231
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.158 |    0.097 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.231 |    0.171 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.231 |    0.171 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 661: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.237
  Arrival Time                  0.297
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.193 |    0.132 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.066 |   0.258 |    0.198 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.017 |   0.276 |    0.215 | 
     | nst/mac_8in_instance/U81                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.022 |   0.297 |    0.237 | 
     | nst/mac_8in_instance/U82                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.297 |    0.237 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 662: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.223
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.235
  Arrival Time                  0.295
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.224
     = Beginpoint Arrival Time       0.224
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.224 |    0.163 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.295 |    0.235 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.295 |    0.235 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 663: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.255
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.180 |    0.119 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.255 |    0.194 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.255 |    0.194 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 664: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.260
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.125 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.260 |    0.200 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.200 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 665: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.228
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.092 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.228 |    0.167 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.228 |    0.167 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 666: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.261
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.186 |    0.126 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.261 |    0.200 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.200 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 667: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__72_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__72_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_72_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.229
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_72_        | CP ^        |       |       |   0.158 |    0.097 | 
     | core2_inst/psum_mem_instance/Q_reg_72_        | CP ^ -> Q v | DFQD1 | 0.071 |   0.229 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__72_ | D v         | DFQD1 | 0.000 |   0.229 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 668: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__73_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__73_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_73_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.228
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_73_        | CP ^        |       |       |   0.158 |    0.097 | 
     | core2_inst/psum_mem_instance/Q_reg_73_        | CP ^ -> Q v | DFQD1 | 0.070 |   0.228 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__73_ | D v         | DFQD1 | 0.000 |   0.228 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 669: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.159
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.171
  Arrival Time                  0.232
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.158 |    0.097 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.232 |    0.171 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.232 |    0.171 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 670: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.250
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.173 |    0.113 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.249 |    0.189 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.250 |    0.189 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 671: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.255
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.181 |    0.120 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD4 | 0.074 |   0.254 |    0.194 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.255 |    0.195 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 672: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.255
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.180 |    0.119 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.255 |    0.194 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.255 |    0.194 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 673: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_0_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_0_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__0_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.982
  Arrival Time                  1.042
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.979
     = Beginpoint Arrival Time       0.979
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__0_ | CP ^        |        |       |   0.979 |    0.919 | 
     | normalizer_inst/div_out_2_reg_0__0_ | CP ^ -> Q v | DFQD1  | 0.063 |   1.042 |    0.982 | 
     | normalizer_inst/psum_norm_2_reg_0_  | DB v        | DFXQD1 | 0.000 |   1.042 |    0.982 | 
     +-----------------------------------------------------------------------------------------+ 
Path 674: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.243
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.168 |    0.107 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.243 |    0.183 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.243 |    0.183 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 675: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__61_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__61_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_61_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.229
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_61_        | CP ^        |       |       |   0.155 |    0.095 | 
     | core2_inst/psum_mem_instance/Q_reg_61_        | CP ^ -> Q v | DFQD1 | 0.073 |   0.229 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__61_ | D v         | DFQD1 | 0.000 |   0.229 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 676: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.260
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.124 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.260 |    0.199 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.199 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 677: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.257
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.185 |    0.125 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.257 |    0.196 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.257 |    0.196 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 678: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.250
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.115 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.250 |    0.190 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.250 |    0.190 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 679: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.252
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.176 |    0.115 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.252 |    0.191 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.252 |    0.191 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 680: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.262
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.188 |    0.127 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.262 |    0.201 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.201 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 681: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.260
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.187 |    0.126 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.260 |    0.200 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.200 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 682: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.159
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.171
  Arrival Time                  0.232
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.157 |    0.097 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.232 |    0.171 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.232 |    0.171 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 683: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.255
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.177 |    0.116 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.254 |    0.193 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.255 |    0.194 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 684: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_9_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_9_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__9_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.676
  Arrival Time                  0.737
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.677
     = Beginpoint Arrival Time       0.677
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__9_ | CP ^        |        |       |   0.677 |    0.616 | 
     | normalizer_inst/div_out_1_reg_1__9_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.737 |    0.676 | 
     | normalizer_inst/psum_norm_1_reg_9_  | DA v        | DFXQD1 | 0.000 |   0.737 |    0.676 | 
     +-----------------------------------------------------------------------------------------+ 
Path 685: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.259
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.184 |    0.123 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.258 |    0.198 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.198 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 686: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__68_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__68_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_68_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.230
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_68_        | CP ^        |       |       |   0.158 |    0.097 | 
     | core2_inst/psum_mem_instance/Q_reg_68_        | CP ^ -> Q v | DFQD1 | 0.072 |   0.230 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__68_ | D v         | DFQD1 | 0.000 |   0.230 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 687: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.262
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.187 |    0.126 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.262 |    0.201 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.201 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 688: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.256
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.182 |    0.121 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.256 |    0.195 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.256 |    0.195 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 689: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_23_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
23_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.257
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.182 |    0.121 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.257 |    0.196 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.257 |    0.196 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 690: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__81_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__81_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_81_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.230
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_81_        | CP ^        |       |       |   0.158 |    0.097 | 
     | core2_inst/psum_mem_instance/Q_reg_81_        | CP ^ -> Q v | DFQD1 | 0.072 |   0.229 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__81_ | D v         | DFQD1 | 0.000 |   0.230 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 691: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__70_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__70_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_70_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.230
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_70_        | CP ^        |       |       |   0.158 |    0.097 | 
     | core2_inst/psum_mem_instance/Q_reg_70_        | CP ^ -> Q v | DFQD1 | 0.071 |   0.229 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__70_ | D v         | DFQD1 | 0.000 |   0.230 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 692: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.242
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |        |       |   0.169 |    0.108 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1  | 0.059 |   0.228 |    0.167 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B1 ^ -> ZN v | INR2D0 | 0.014 |   0.242 |    0.181 | 
     | nst/U55                                            |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1  | 0.000 |   0.242 |    0.181 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 693: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
20_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.225
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.237
  Arrival Time                  0.299
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.187 |    0.126 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.069 |   0.256 |    0.195 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | INVD1 | 0.029 |   0.285 |    0.223 | 
     | nst/FE_OFC838_q_temp_244                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.299 |    0.237 | 
     | nst/mac_8in_instance/U50                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.299 |    0.237 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 694: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.255
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.180 |    0.119 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.255 |    0.194 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.255 |    0.194 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 695: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.254
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.177 |    0.116 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.253 |    0.192 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.254 |    0.193 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 696: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.261
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.186 |    0.125 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.261 |    0.200 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.200 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 697: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.251
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.175 |    0.114 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.251 |    0.190 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.251 |    0.190 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 698: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.229
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.091 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.229 |    0.168 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.229 |    0.168 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 699: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.159
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.171
  Arrival Time                  0.232
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.157 |    0.096 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.232 |    0.171 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.232 |    0.171 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 700: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.263
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.188 |    0.126 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.263 |    0.202 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.202 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 701: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.259
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.124 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.259 |    0.198 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.198 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 702: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.259
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.184 |    0.122 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.259 |    0.198 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.198 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 703: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.261
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.125 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.261 |    0.200 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.261 |    0.200 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 704: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.253
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.114 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.252 |    0.191 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.253 |    0.192 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 705: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.256
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.181 |    0.119 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.256 |    0.194 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.256 |    0.194 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 706: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.211
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.285
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.158 |    0.097 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.076 |   0.234 |    0.173 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD1 | 0.034 |   0.268 |    0.206 | 
     | nst/mac_8in_instance/U65                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.285 |    0.224 | 
     | nst/mac_8in_instance/U66                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.285 |    0.224 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 707: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.260
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.186 |    0.125 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.260 |    0.199 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.199 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 708: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product4_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product4_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.218
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.292
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.175 |    0.113 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.061 |   0.236 |    0.174 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.022 |   0.258 |    0.196 | 
     | nst/mac_8in_instance/U171                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> Z v   | OA31D0  | 0.035 |   0.292 |    0.231 | 
     | nst/mac_8in_instance/U172                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1   | 0.000 |   0.292 |    0.231 | 
     | nst/product4_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 709: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.228
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.091 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.228 |    0.167 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.228 |    0.167 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 710: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.255
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.177 |    0.115 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.254 |    0.193 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.255 |    0.193 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 711: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.243
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.167 |    0.106 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.243 |    0.182 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.243 |    0.182 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 712: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.229
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.091 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.229 |    0.167 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.229 |    0.167 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 713: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.253
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.176 |    0.114 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.253 |    0.191 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.253 |    0.192 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 714: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.262
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.187 |    0.126 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.262 |    0.200 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.200 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 715: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__63_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__63_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_63_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.229
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_63_        | CP ^        |       |       |   0.155 |    0.094 | 
     | core2_inst/psum_mem_instance/Q_reg_63_        | CP ^ -> Q v | DFQD1 | 0.074 |   0.229 |    0.167 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__63_ | D v         | DFQD1 | 0.000 |   0.229 |    0.167 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 716: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.261
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.123 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.261 |    0.199 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.200 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 717: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.260
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.186 |    0.125 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.260 |    0.199 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.199 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 718: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.256
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.181 |    0.119 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.256 |    0.195 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.256 |    0.195 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 719: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.263
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.188 |    0.126 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.263 |    0.202 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.202 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 720: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__48_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__48_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_48_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.228
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_48_        | CP ^        |       |       |   0.155 |    0.093 | 
     | core2_inst/psum_mem_instance/Q_reg_48_        | CP ^ -> Q v | DFQD1 | 0.073 |   0.228 |    0.167 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__48_ | D v         | DFQD1 | 0.000 |   0.228 |    0.167 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 721: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.259
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.123 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.259 |    0.198 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.259 |    0.198 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 722: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.253
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.113 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.252 |    0.191 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.253 |    0.191 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 723: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.263
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.187 |    0.126 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.263 |    0.202 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.202 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 724: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__60_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__60_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_60_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.229
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_60_        | CP ^        |       |       |   0.155 |    0.094 | 
     | core2_inst/psum_mem_instance/Q_reg_60_        | CP ^ -> Q v | DFQD1 | 0.073 |   0.229 |    0.167 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__60_ | D v         | DFQD1 | 0.000 |   0.229 |    0.167 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 725: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.260
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.123 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.260 |    0.198 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.260 |    0.198 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 726: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.244
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.168 |    0.107 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.244 |    0.183 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.183 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 727: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.263
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.188 |    0.126 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.263 |    0.201 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.201 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 728: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.250
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.174 |    0.113 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.250 |    0.189 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.189 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 729: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.166
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.178
  Arrival Time                  0.240
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.168 |    0.106 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.240 |    0.178 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.240 |    0.178 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 730: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.245
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.170 |    0.108 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.062 |   0.232 |    0.170 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.245 |    0.183 | 
     | nst/U23                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1 | 0.000 |   0.245 |    0.183 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 731: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.230
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.091 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.230 |    0.168 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.230 |    0.168 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 732: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.250
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.173 |    0.112 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.249 |    0.188 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.188 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 733: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.244
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.168 |    0.106 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.244 |    0.182 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.183 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 734: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.259
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.182 |    0.120 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.259 |    0.197 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.197 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 735: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.230
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.091 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.230 |    0.168 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.230 |    0.168 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 736: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_8_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_8_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__8_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.681
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.675
  Arrival Time                  0.737
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.677
     = Beginpoint Arrival Time       0.677
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__8_ | CP ^        |        |       |   0.677 |    0.615 | 
     | normalizer_inst/div_out_1_reg_1__8_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.737 |    0.675 | 
     | normalizer_inst/psum_norm_1_reg_8_  | DA v        | DFXQD1 | 0.000 |   0.737 |    0.675 | 
     +-----------------------------------------------------------------------------------------+ 
Path 737: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.250
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.178 |    0.116 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.250 |    0.188 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.188 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 738: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__66_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__66_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_66_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.231
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_66_        | CP ^        |       |       |   0.158 |    0.096 | 
     | core2_inst/psum_mem_instance/Q_reg_66_        | CP ^ -> Q v | DFQD1 | 0.073 |   0.231 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__66_ | D v         | DFQD1 | 0.000 |   0.231 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 739: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.159
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.171
  Arrival Time                  0.233
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.159
     = Beginpoint Arrival Time       0.159
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.159 |    0.097 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.059 |   0.218 |    0.156 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.016 |   0.233 |    0.171 | 
     | nst/U29                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.233 |    0.171 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 740: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.262
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.124 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.262 |    0.200 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.200 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 741: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.257
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.185 |    0.123 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.257 |    0.195 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.257 |    0.195 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 742: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.257
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.185 |    0.123 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.257 |    0.195 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.257 |    0.195 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 743: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__52_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__52_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_52_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.229
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_52_        | CP ^        |       |       |   0.156 |    0.094 | 
     | core2_inst/psum_mem_instance/Q_reg_52_        | CP ^ -> Q v | DFQD1 | 0.074 |   0.229 |    0.167 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__52_ | D v         | DFQD1 | 0.000 |   0.229 |    0.167 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 744: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_15_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.261
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.184 |    0.123 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.261 |    0.199 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.199 | 
     | nst/key_q_reg_15_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 745: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.262
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.124 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.262 |    0.200 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.200 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 746: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.231
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.092 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.231 |    0.169 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.231 |    0.169 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 747: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.256
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.181 |    0.119 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.256 |    0.194 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.256 |    0.194 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 748: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.263
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.188 |    0.126 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.263 |    0.201 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.201 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 749: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.260
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.183 |    0.121 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.260 |    0.198 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.198 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 750: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.211
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.223
  Arrival Time                  0.285
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.158 |    0.096 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.077 |   0.235 |    0.173 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD1 | 0.032 |   0.267 |    0.205 | 
     | nst/mac_8in_instance/U53                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.018 |   0.285 |    0.223 | 
     | nst/mac_8in_instance/U54                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.285 |    0.223 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 751: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.256
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.181 |    0.119 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.256 |    0.193 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.256 |    0.193 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 752: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.253
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.176 |    0.114 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.253 |    0.191 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.253 |    0.191 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 753: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__65_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__65_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_65_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.230
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_65_        | CP ^        |       |       |   0.156 |    0.094 | 
     | core2_inst/psum_mem_instance/Q_reg_65_        | CP ^ -> Q v | DFQD1 | 0.074 |   0.230 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__65_ | D v         | DFQD1 | 0.000 |   0.230 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 754: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.258
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.120 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.257 |    0.195 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.196 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 755: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.230
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.091 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.230 |    0.168 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.230 |    0.168 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 756: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.230
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.091 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.230 |    0.168 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.230 |    0.168 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 757: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__75_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__75_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_75_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.231
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_75_        | CP ^        |       |       |   0.158 |    0.096 | 
     | core2_inst/psum_mem_instance/Q_reg_75_        | CP ^ -> Q v | DFQD1 | 0.073 |   0.231 |    0.169 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__75_ | D v         | DFQD1 | 0.000 |   0.231 |    0.169 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 758: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.266
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.183 |    0.121 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.266 |    0.204 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.204 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 759: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.244
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.167 |    0.105 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.243 |    0.181 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.244 |    0.182 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 760: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.244
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.168 |    0.106 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.244 |    0.182 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.182 | 
     | nst/key_q_reg_3_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 761: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__50_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__50_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_50_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.230
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_50_        | CP ^        |       |       |   0.157 |    0.094 | 
     | core2_inst/psum_mem_instance/Q_reg_50_        | CP ^ -> Q v | DFQD1 | 0.073 |   0.230 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__50_ | D v         | DFQD1 | 0.000 |   0.230 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 762: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.252
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.176 |    0.114 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.252 |    0.190 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.252 |    0.190 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 763: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/cnt_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_2_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_2_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.178
  Arrival Time                  0.240
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |          |       |   0.167 |    0.105 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.054 |   0.221 |    0.159 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.019 |   0.240 |    0.178 | 
     | nst/U22                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1    | 0.000 |   0.240 |    0.178 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 764: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.230
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.155 |    0.093 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.061 |   0.217 |    0.155 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.230 |    0.168 | 
     | nst/U25                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1 | 0.000 |   0.230 |    0.168 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 765: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product3_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
12_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.200
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.276
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.176 |    0.114 | 
     | nst/query_q_reg_12_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.074 |   0.250 |    0.187 | 
     | nst/query_q_reg_12_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD1 | 0.014 |   0.264 |    0.202 | 
     | nst/mac_8in_instance/FE_OFC550_q_temp_108          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.012 |   0.276 |    0.214 | 
     | nst/mac_8in_instance/U56                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.276 |    0.214 | 
     | nst/product3_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 766: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.259
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.119 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.259 |    0.197 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.197 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 767: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.231
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.091 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.231 |    0.169 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.231 |    0.169 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 768: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__87_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__87_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_87_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.231
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_87_        | CP ^        |       |       |   0.158 |    0.096 | 
     | core2_inst/psum_mem_instance/Q_reg_87_        | CP ^ -> Q v | DFQD1 | 0.073 |   0.231 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__87_ | D v         | DFQD1 | 0.000 |   0.231 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 769: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.254
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.176 |    0.113 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.254 |    0.191 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.254 |    0.191 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 770: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.260
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.122 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.260 |    0.197 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.197 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 771: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.244
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.167 |    0.105 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.244 |    0.181 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.244 |    0.182 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 772: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.166
  Arrival Time                  0.229
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.152 |    0.090 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.229 |    0.166 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.229 |    0.166 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 773: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.260
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.119 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.260 |    0.197 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.260 |    0.198 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 774: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.262
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.123 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.262 |    0.199 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.262 |    0.199 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 775: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.170
  Arrival Time                  0.233
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.157 |    0.094 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.233 |    0.170 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.233 |    0.170 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 776: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.232
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.091 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.232 |    0.169 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.232 |    0.169 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 777: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.160
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.171
  Arrival Time                  0.234
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.158 |    0.095 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.234 |    0.171 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.234 |    0.171 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 778: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.168
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.242
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^         |       |       |   0.168 |    0.105 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.060 |   0.227 |    0.164 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/U26 | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.242 |    0.179 | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.242 |    0.179 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 779: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.242
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.167 |    0.105 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.242 |    0.179 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.242 |    0.179 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 780: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.255
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.181 |    0.118 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD4 | 0.074 |   0.254 |    0.192 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.255 |    0.193 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 781: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_15_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.244
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.167 |    0.104 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.244 |    0.181 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.181 | 
     | nst/key_q_reg_15_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 782: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.259
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.119 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.259 |    0.196 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.259 |    0.197 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 783: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__58_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__58_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_58_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.230
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_58_        | CP ^        |       |       |   0.156 |    0.093 | 
     | core2_inst/psum_mem_instance/Q_reg_58_        | CP ^ -> Q v | DFQD1 | 0.074 |   0.230 |    0.167 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__58_ | D v         | DFQD1 | 0.000 |   0.230 |    0.167 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 784: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.258
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.119 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.257 |    0.195 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.258 |    0.195 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 785: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.257
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.180 |    0.118 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.257 |    0.194 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.257 |    0.194 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 786: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product7_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.269
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.152 |    0.089 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.060 |   0.213 |    0.150 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.023 |   0.236 |    0.173 | 
     | nst/mac_8in_instance/U169                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A3 v -> Z v  | XOR3D1  | 0.033 |   0.269 |    0.206 | 
     | nst/mac_8in_instance/U322                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.269 |    0.206 | 
     | nst/product7_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 787: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.278
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.176 |    0.113 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.066 |   0.242 |    0.179 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.017 |   0.259 |    0.196 | 
     | nst/mac_8in_instance/U82                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.278 |    0.215 | 
     | nst/mac_8in_instance/U83                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.278 |    0.215 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 788: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.179
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.253
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.176 |    0.113 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.253 |    0.190 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.253 |    0.190 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 789: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.263
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.187 |    0.124 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.263 |    0.200 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.200 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 790: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.259
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.119 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.259 |    0.196 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.001 |   0.259 |    0.196 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 791: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__64_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__64_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_64_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.231
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_64_        | CP ^        |       |       |   0.158 |    0.095 | 
     | core2_inst/psum_mem_instance/Q_reg_64_        | CP ^ -> Q v | DFQD1 | 0.073 |   0.231 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__64_ | D v         | DFQD1 | 0.000 |   0.231 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 792: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__86_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__86_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_86_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.231
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_86_        | CP ^        |       |       |   0.158 |    0.095 | 
     | core2_inst/psum_mem_instance/Q_reg_86_        | CP ^ -> Q v | DFQD1 | 0.073 |   0.231 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__86_ | D v         | DFQD1 | 0.000 |   0.231 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 793: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.230
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.090 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.230 |    0.167 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.230 |    0.167 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 794: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.264
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.188 |    0.125 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.264 |    0.201 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.201 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 795: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__79_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__79_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_79_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.231
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_79_        | CP ^        |       |       |   0.158 |    0.095 | 
     | core2_inst/psum_mem_instance/Q_reg_79_        | CP ^ -> Q v | DFQD1 | 0.073 |   0.231 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__79_ | D v         | DFQD1 | 0.000 |   0.231 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 796: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.170
  Arrival Time                  0.233
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.157 |    0.094 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.233 |    0.169 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.233 |    0.170 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 797: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.159
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.171
  Arrival Time                  0.234
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.158 |    0.095 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.234 |    0.171 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.234 |    0.171 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 798: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.258
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.119 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.258 |    0.195 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.195 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 799: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.262
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.186 |    0.123 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.262 |    0.199 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.199 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 800: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.262
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.122 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.262 |    0.199 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.199 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 801: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.166
  Arrival Time                  0.229
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.152 |    0.089 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.229 |    0.166 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.229 |    0.166 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 802: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.252
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.180 |    0.117 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.252 |    0.189 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.252 |    0.189 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 803: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.232
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.091 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.232 |    0.169 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.232 |    0.169 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 804: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
22_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.252
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.173 |    0.110 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.252 |    0.188 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.252 |    0.188 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 805: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.257
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.180 |    0.117 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.257 |    0.193 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.257 |    0.193 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 806: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_6_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__6_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.978
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.972
  Arrival Time                  1.036
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.977
     = Beginpoint Arrival Time       0.977
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__6_ | CP ^        |        |       |   0.977 |    0.914 | 
     | normalizer_inst/div_out_2_reg_1__6_ | CP ^ -> Q v | DFQD1  | 0.058 |   1.036 |    0.972 | 
     | normalizer_inst/psum_norm_2_reg_6_  | DA v        | DFXQD1 | 0.000 |   1.036 |    0.972 | 
     +-----------------------------------------------------------------------------------------+ 
Path 807: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.230
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.089 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.230 |    0.167 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.230 |    0.167 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 808: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.256
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.111 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.255 |    0.192 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.256 |    0.193 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 809: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.252
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.180 |    0.116 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.252 |    0.189 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.252 |    0.189 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 810: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.264
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.188 |    0.124 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.264 |    0.201 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.201 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 811: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.232
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.090 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.232 |    0.169 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.232 |    0.169 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 812: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.277
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.203 |    0.140 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.074 |   0.277 |    0.213 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.277 |    0.213 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 813: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.290
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.177 |    0.113 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.076 |   0.252 |    0.189 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD1 | 0.025 |   0.277 |    0.214 | 
     | nst/mac_8in_instance/FE_OFC712_q_temp_96           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.290 |    0.227 | 
     | nst/mac_8in_instance/U48                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.290 |    0.227 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 814: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.245
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.167 |    0.104 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.245 |    0.181 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.245 |    0.181 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 815: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.290
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.181 |    0.117 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.071 |   0.252 |    0.189 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.268 |    0.205 | 
     | nst/mac_8in_instance/U81                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.022 |   0.290 |    0.227 | 
     | nst/mac_8in_instance/U82                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.290 |    0.227 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 816: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.262
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.186 |    0.122 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.262 |    0.198 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.198 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 817: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__77_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__77_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_77_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.232
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_77_        | CP ^        |       |       |   0.158 |    0.095 | 
     | core2_inst/psum_mem_instance/Q_reg_77_        | CP ^ -> Q v | DFQD1 | 0.074 |   0.232 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__77_ | D v         | DFQD1 | 0.000 |   0.232 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 818: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.259
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.118 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.259 |    0.196 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.196 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 819: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.121 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.261 |    0.197 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.261 |    0.198 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 820: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.181 |    0.117 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.260 |    0.197 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.261 |    0.197 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 821: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.289
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.180 |    0.116 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.071 |   0.251 |    0.187 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.269 |    0.206 | 
     | nst/mac_8in_instance/U71                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.289 |    0.225 | 
     | nst/mac_8in_instance/U45                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.289 |    0.225 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 822: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.257
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.181 |    0.117 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.257 |    0.193 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.257 |    0.193 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 823: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.179
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.253
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.176 |    0.112 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.253 |    0.190 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.253 |    0.190 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 824: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.258
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.180 |    0.116 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.257 |    0.194 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.258 |    0.194 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 825: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.160
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.171
  Arrival Time                  0.234
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.158 |    0.094 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.234 |    0.171 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.234 |    0.171 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 826: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.263
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.122 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.199 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.199 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 827: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.260
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.183 |    0.119 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.260 |    0.196 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.260 |    0.197 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 828: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.252
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.173 |    0.109 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.252 |    0.188 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.252 |    0.188 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 829: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.179
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.254
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.112 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.253 |    0.190 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.254 |    0.190 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 830: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/cnt_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_2_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_2_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.163
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.172
  Arrival Time                  0.236
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.163
     = Beginpoint Arrival Time       0.163
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |          |       |   0.163 |    0.099 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.052 |   0.216 |    0.152 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.236 |    0.172 | 
     | nst/U26                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1    | 0.000 |   0.236 |    0.172 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 831: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.166
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.178
  Arrival Time                  0.241
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.168 |    0.104 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.241 |    0.178 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.241 |    0.178 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 832: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product4_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product4_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.238
  Arrival Time                  0.301
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.185 |    0.121 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.061 |   0.246 |    0.182 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.023 |   0.269 |    0.205 | 
     | nst/mac_8in_instance/U93                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B v -> Z v   | OA31D0  | 0.032 |   0.301 |    0.238 | 
     | nst/mac_8in_instance/U94                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.301 |    0.238 | 
     | nst/product4_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 833: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.259
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.182 |    0.118 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.259 |    0.195 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.195 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 834: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.246
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |          |       |   0.171 |    0.107 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.227 |    0.163 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI211D0 | 0.019 |   0.246 |    0.182 | 
     | nst/U31                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1    | 0.000 |   0.246 |    0.182 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 835: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.256
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.177 |    0.113 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.256 |    0.192 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.256 |    0.192 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 836: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.174
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.250
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.178 |    0.114 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.250 |    0.186 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.250 |    0.186 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 837: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.164
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.175
  Arrival Time                  0.239
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^         |       |       |   0.164 |    0.100 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.059 |   0.223 |    0.159 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/U10 | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.239 |    0.175 | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.239 |    0.175 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 838: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.168
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.244
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.168 |    0.105 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.062 |   0.231 |    0.167 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.244 |    0.181 | 
     | nst/U30                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.244 |    0.181 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 839: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.262
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.185 |    0.121 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.064 |   0.249 |    0.185 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.262 |    0.198 | 
     | nst/U29                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.262 |    0.198 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 840: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.265
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.187 |    0.124 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.265 |    0.201 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.201 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 841: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.258
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.118 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.258 |    0.194 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.194 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 842: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.257
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.181 |    0.117 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.257 |    0.193 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.257 |    0.193 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 843: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_2_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_2_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__2_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.976
  Arrival Time                  1.039
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.980
     = Beginpoint Arrival Time       0.980
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__2_ | CP ^        |        |       |   0.980 |    0.916 | 
     | normalizer_inst/div_out_1_reg_0__2_ | CP ^ -> Q v | DFQD1  | 0.060 |   1.039 |    0.976 | 
     | normalizer_inst/psum_norm_1_reg_2_  | DB v        | DFXQD4 | 0.000 |   1.039 |    0.976 | 
     +-----------------------------------------------------------------------------------------+ 
Path 844: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.260
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.118 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.260 |    0.196 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.001 |   0.260 |    0.196 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 845: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product6_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product6_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.225
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.239
  Arrival Time                  0.303
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.188 |    0.124 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.061 |   0.248 |    0.184 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.023 |   0.271 |    0.207 | 
     | nst/mac_8in_instance/U184                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A3 v -> Z v  | XOR3D1  | 0.031 |   0.303 |    0.239 | 
     | nst/mac_8in_instance/U322                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.303 |    0.239 | 
     | nst/product6_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 846: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.277
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.178 |    0.114 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.066 |   0.243 |    0.179 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.258 |    0.194 | 
     | nst/mac_8in_instance/U74                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.277 |    0.213 | 
     | nst/mac_8in_instance/U75                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.277 |    0.213 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 847: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.243
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.167 |    0.104 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.243 |    0.179 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.243 |    0.179 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 848: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.254
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.112 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.253 |    0.189 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.254 |    0.190 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 849: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.263
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.121 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.263 |    0.199 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.199 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 850: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_15_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
15_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.184 |    0.120 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.261 |    0.197 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.197 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 851: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.232
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.089 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.232 |    0.168 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.232 |    0.168 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 852: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.159
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.170
  Arrival Time                  0.234
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.158 |    0.094 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.234 |    0.170 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.234 |    0.170 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 853: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.245
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.167 |    0.103 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.244 |    0.180 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.245 |    0.181 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 854: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.263
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.121 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.263 |    0.199 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.199 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 855: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__84_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__84_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_84_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.233
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_84_        | CP ^        |       |       |   0.158 |    0.094 | 
     | core2_inst/psum_mem_instance/Q_reg_84_        | CP ^ -> Q v | DFQD1 | 0.074 |   0.232 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__84_ | D v         | DFQD1 | 0.000 |   0.233 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 856: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.251
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.177 |    0.113 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.251 |    0.187 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.251 |    0.187 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 857: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_23_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.245
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.167 |    0.103 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.245 |    0.180 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.245 |    0.180 | 
     | nst/key_q_reg_23_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 858: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.254
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.176 |    0.112 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.254 |    0.189 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.254 |    0.189 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 859: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.232
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.089 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.232 |    0.168 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.232 |    0.168 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 860: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.258
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.180 |    0.116 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.258 |    0.194 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.194 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 861: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.258
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.112 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.257 |    0.192 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.258 |    0.193 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 862: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.264
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.166 |    0.102 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.231 |    0.166 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.245 |    0.181 | 
     | nst/mac_8in_instance/U72                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.264 |    0.199 | 
     | nst/mac_8in_instance/U29                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.264 |    0.199 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 863: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.259
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.159
     = Beginpoint Arrival Time       0.159
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.159 |    0.095 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.068 |   0.227 |    0.163 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | INVD0 | 0.018 |   0.245 |    0.181 | 
     | nst/mac_8in_instance/U57                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.259 |    0.195 | 
     | nst/mac_8in_instance/U59                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.259 |    0.195 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 864: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.262
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.184 |    0.119 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.262 |    0.198 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.198 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 865: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.265
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.187 |    0.123 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.265 |    0.200 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.200 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 866: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.263
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.120 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.263 |    0.199 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.199 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 867: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_2_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_2_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.168
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.244
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |          |       |   0.168 |    0.104 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.224 |    0.160 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.244 |    0.180 | 
     | nst/U20                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1    | 0.000 |   0.244 |    0.180 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 868: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_15_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
15_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.264
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.121 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.264 |    0.199 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.199 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 869: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^         |       |       |   0.184 |    0.120 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.060 |   0.244 |    0.180 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/U25 | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.261 |    0.196 | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.261 |    0.196 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 870: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.255
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^         |          |       |   0.180 |    0.116 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.236 |    0.171 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/U18 | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.255 |    0.191 | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.255 |    0.191 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 871: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/cnt_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_2_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_2_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |          |       |   0.185 |    0.120 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.055 |   0.240 |    0.175 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.261 |    0.197 | 
     | nst/U26                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1    | 0.000 |   0.261 |    0.197 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 872: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.255
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.117 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.255 |    0.191 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.255 |    0.191 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 873: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.153
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.164
  Arrival Time                  0.229
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^         |       |       |   0.153 |    0.088 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.060 |   0.213 |    0.148 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/U26 | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.229 |    0.164 | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.229 |    0.164 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 874: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.265
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.188 |    0.123 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.265 |    0.201 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.201 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 875: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.278
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.178 |    0.114 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.065 |   0.243 |    0.179 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.257 |    0.193 | 
     | nst/mac_8in_instance/U76                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.278 |    0.213 | 
     | nst/mac_8in_instance/U77                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1   | 0.000 |   0.278 |    0.213 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 876: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.252
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.173 |    0.108 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.252 |    0.187 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.252 |    0.187 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 877: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.262
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.184 |    0.119 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.262 |    0.198 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.198 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 878: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.245
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.167 |    0.103 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.245 |    0.181 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.245 |    0.181 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 879: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.232
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.089 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.232 |    0.168 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.232 |    0.168 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 880: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_23_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.233
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.089 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.233 |    0.168 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.233 |    0.168 | 
     | nst/key_q_reg_23_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 881: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.270
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.121 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.269 |    0.205 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.205 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 882: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.258
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.180 |    0.115 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.257 |    0.193 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.258 |    0.193 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 883: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.258
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.177 |    0.112 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.257 |    0.192 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.258 |    0.194 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 884: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_2__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.255
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^         |          |       |   0.180 |    0.115 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.235 |    0.170 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/U20 | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.255 |    0.190 | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.255 |    0.190 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 885: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.247
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.169 |    0.104 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.065 |   0.234 |    0.170 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.247 |    0.182 | 
     | nst/U30                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.247 |    0.182 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 886: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.234
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.156 |    0.091 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.234 |    0.169 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.234 |    0.169 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 887: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.271
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.152 |    0.087 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.064 |   0.216 |    0.151 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.023 |   0.240 |    0.175 | 
     | nst/mac_8in_instance/U144                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D0  | 0.031 |   0.271 |    0.206 | 
     | nst/mac_8in_instance/U145                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.271 |    0.206 | 
     | nst/product6_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 888: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.255
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.176 |    0.111 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.255 |    0.190 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.255 |    0.190 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 889: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.261
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.181 |    0.116 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.260 |    0.195 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.261 |    0.196 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 890: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.244
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.167 |    0.102 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.243 |    0.179 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.244 |    0.179 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 891: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product7_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product7_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.216
  Arrival Time                  0.281
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.156 |    0.091 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.060 |   0.216 |    0.151 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.026 |   0.242 |    0.177 | 
     | nst/mac_8in_instance/U159                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> Z v   | OA31D0  | 0.039 |   0.281 |    0.216 | 
     | nst/mac_8in_instance/U160                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.281 |    0.216 | 
     | nst/product7_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 892: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.279
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.178 |    0.113 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.065 |   0.243 |    0.178 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | INVD0 | 0.022 |   0.266 |    0.201 | 
     | nst/mac_8in_instance/U67                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.014 |   0.279 |    0.215 | 
     | nst/mac_8in_instance/U68                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1 | 0.000 |   0.279 |    0.215 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 893: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.215
  Arrival Time                  0.280
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.180 |    0.115 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.067 |   0.247 |    0.182 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD1 | 0.020 |   0.266 |    0.202 | 
     | nst/FE_OFC1276_q_temp_192                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.280 |    0.215 | 
     | nst/mac_8in_instance/U71                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.280 |    0.215 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 894: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.258
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.180 |    0.115 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.258 |    0.193 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.258 |    0.193 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 895: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.252
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.177 |    0.112 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.252 |    0.187 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.252 |    0.187 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 896: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.164
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.175
  Arrival Time                  0.240
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | CP ^         |          |       |   0.164 |    0.099 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.220 |    0.155 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/U22 | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.240 |    0.175 | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.240 |    0.175 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 897: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__83_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__83_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_83_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.233
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_83_        | CP ^        |       |       |   0.158 |    0.093 | 
     | core2_inst/psum_mem_instance/Q_reg_83_        | CP ^ -> Q v | DFQD1 | 0.075 |   0.233 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__83_ | D v         | DFQD1 | 0.000 |   0.233 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 898: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.252
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.173 |    0.108 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.252 |    0.187 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.252 |    0.187 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 899: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.265
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.188 |    0.123 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.265 |    0.201 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.201 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 900: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.292
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.177 |    0.112 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.078 |   0.255 |    0.190 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD1 | 0.023 |   0.277 |    0.212 | 
     | nst/mac_8in_instance/FE_OFC576_q_temp_100          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.292 |    0.227 | 
     | nst/mac_8in_instance/U50                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.292 |    0.227 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 901: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.256
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.176 |    0.111 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.256 |    0.191 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.256 |    0.191 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 902: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.264
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.166 |    0.101 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.229 |    0.164 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.244 |    0.179 | 
     | nst/mac_8in_instance/U79                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.264 |    0.199 | 
     | nst/mac_8in_instance/U80                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.264 |    0.199 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 903: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__76_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__76_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_76_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.233
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_76_        | CP ^        |       |       |   0.158 |    0.093 | 
     | core2_inst/psum_mem_instance/Q_reg_76_        | CP ^ -> Q v | DFQD1 | 0.075 |   0.233 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__76_ | D v         | DFQD1 | 0.000 |   0.233 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 904: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.254
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.180 |    0.115 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.254 |    0.189 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.254 |    0.189 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 905: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.258
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.111 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.257 |    0.192 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.258 |    0.193 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 906: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.256
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.109 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.255 |    0.190 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.256 |    0.191 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 907: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_23_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
23_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.233
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.088 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.233 |    0.167 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.233 |    0.167 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 908: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.234
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.088 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.234 |    0.169 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.234 |    0.169 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 909: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__82_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__82_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_82_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.234
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_82_        | CP ^        |       |       |   0.158 |    0.093 | 
     | core2_inst/psum_mem_instance/Q_reg_82_        | CP ^ -> Q v | DFQD1 | 0.075 |   0.233 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__82_ | D v         | DFQD1 | 0.000 |   0.234 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 910: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_22_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
22_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.263
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.184 |    0.119 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.263 |    0.198 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.198 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 911: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.262
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.119 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.262 |    0.197 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.197 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 912: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.234
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.156
     = Beginpoint Arrival Time       0.156
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.156 |    0.091 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.234 |    0.169 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.234 |    0.169 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 913: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.160
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.172
  Arrival Time                  0.237
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.160
     = Beginpoint Arrival Time       0.160
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^         |          |       |   0.160 |    0.095 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.217 |    0.152 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/U19 | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.237 |    0.172 | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.237 |    0.172 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 914: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.253
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.178 |    0.113 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.253 |    0.187 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.253 |    0.187 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 915: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_15_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.234
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.088 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.234 |    0.168 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.234 |    0.168 | 
     | nst/key_q_reg_15_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 916: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.279
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.178 |    0.112 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.066 |   0.244 |    0.179 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.017 |   0.261 |    0.195 | 
     | nst/mac_8in_instance/U78                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.279 |    0.214 | 
     | nst/mac_8in_instance/U79                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.279 |    0.214 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 917: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.264
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.121 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.264 |    0.199 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.199 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 918: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.170
  Arrival Time                  0.235
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.157 |    0.091 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.234 |    0.169 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.235 |    0.170 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 919: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.247
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.168 |    0.103 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.247 |    0.181 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.181 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 920: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.166
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.178
  Arrival Time                  0.243
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.168 |    0.103 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.243 |    0.178 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.243 |    0.178 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 921: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.234
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.089 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.234 |    0.169 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.234 |    0.169 | 
     | nst/key_q_reg_3_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 922: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.265
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.166
     = Beginpoint Arrival Time       0.166
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.166 |    0.101 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.064 |   0.231 |    0.165 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.020 |   0.250 |    0.185 | 
     | nst/mac_8in_instance/U41                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.265 |    0.200 | 
     | nst/mac_8in_instance/U42                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.265 |    0.200 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 923: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__69_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__69_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_69_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.233
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_69_        | CP ^        |       |       |   0.158 |    0.093 | 
     | core2_inst/psum_mem_instance/Q_reg_69_        | CP ^ -> Q v | DFQD1 | 0.075 |   0.233 |    0.167 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__69_ | D v         | DFQD1 | 0.000 |   0.233 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 924: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.260
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.159
     = Beginpoint Arrival Time       0.159
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.159 |    0.094 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.065 |   0.224 |    0.158 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.017 |   0.241 |    0.175 | 
     | nst/mac_8in_instance/U89                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.260 |    0.194 | 
     | nst/mac_8in_instance/U90                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.260 |    0.194 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 925: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.247
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |          |       |   0.171 |    0.105 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.227 |    0.162 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.247 |    0.182 | 
     | nst/U27                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1    | 0.000 |   0.247 |    0.182 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 926: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.247
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.168 |    0.103 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.247 |    0.181 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.247 |    0.181 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 927: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.235
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.157 |    0.091 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.234 |    0.169 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.235 |    0.169 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 928: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.245
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.167 |    0.102 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.244 |    0.179 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.245 |    0.179 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 929: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.260
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.116 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.259 |    0.194 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.260 |    0.194 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 930: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.203
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.213
  Arrival Time                  0.279
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.203
     = Beginpoint Arrival Time       0.203
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.203 |    0.138 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.076 |   0.279 |    0.213 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.279 |    0.213 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 931: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.256
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.177 |    0.111 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.256 |    0.190 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.256 |    0.191 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 932: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.279
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.178 |    0.112 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.066 |   0.244 |    0.178 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.259 |    0.193 | 
     | nst/mac_8in_instance/U86                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.279 |    0.214 | 
     | nst/mac_8in_instance/U87                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1   | 0.000 |   0.279 |    0.214 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 933: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.260
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.159
     = Beginpoint Arrival Time       0.159
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.159 |    0.094 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.067 |   0.227 |    0.161 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | INVD0 | 0.020 |   0.246 |    0.181 | 
     | nst/mac_8in_instance/U60                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.260 |    0.194 | 
     | nst/mac_8in_instance/U62                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.260 |    0.194 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 934: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.258
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.177 |    0.111 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.257 |    0.192 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.258 |    0.193 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 935: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.164
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.174
  Arrival Time                  0.240
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.164
     = Beginpoint Arrival Time       0.164
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^         |          |       |   0.164 |    0.098 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.220 |    0.154 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/U21 | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.240 |    0.174 | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.240 |    0.174 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 936: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.246
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.167 |    0.101 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.246 |    0.180 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.246 |    0.180 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 937: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.234
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.088 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.234 |    0.168 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.234 |    0.168 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 938: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.254
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.179
     = Beginpoint Arrival Time       0.179
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.179 |    0.113 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.254 |    0.188 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.254 |    0.188 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 939: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.263
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.119 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.263 |    0.197 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.197 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 940: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
20_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.226
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.239
  Arrival Time                  0.305
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.188 |    0.122 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.075 |   0.262 |    0.197 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | INVD1 | 0.028 |   0.291 |    0.225 | 
     | nst/mac_8in_instance/U49                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.305 |    0.239 | 
     | nst/mac_8in_instance/U51                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.305 |    0.239 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 941: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.254
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.180 |    0.114 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.254 |    0.189 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.254 |    0.189 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 942: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.259
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.181 |    0.115 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.259 |    0.193 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.193 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 943: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.178
  Arrival Time                  0.244
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ | CP ^         |          |       |   0.167 |    0.101 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.223 |    0.157 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/U21 | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.244 |    0.178 | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.244 |    0.178 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 944: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__85_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__85_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_85_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.234
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_85_        | CP ^        |       |       |   0.158 |    0.092 | 
     | core2_inst/psum_mem_instance/Q_reg_85_        | CP ^ -> Q v | DFQD1 | 0.076 |   0.234 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__85_ | D v         | DFQD1 | 0.000 |   0.234 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 945: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.234
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.088 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.234 |    0.168 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.234 |    0.168 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 946: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.262
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.116 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.262 |    0.197 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.197 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 947: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_15_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
15_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.234
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.088 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.234 |    0.168 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.234 |    0.168 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 948: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_2__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.261
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^         |       |       |   0.183 |    0.117 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.061 |   0.244 |    0.178 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/U27 | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.261 |    0.195 | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.261 |    0.195 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 949: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.260
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.116 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.260 |    0.194 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.260 |    0.195 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 950: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.234
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.088 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.234 |    0.168 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.234 |    0.168 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 951: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.248
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |          |       |   0.170 |    0.104 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.059 |   0.228 |    0.163 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | AOI211D0 | 0.020 |   0.248 |    0.183 | 
     | nst/U26                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1    | 0.000 |   0.248 |    0.183 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 952: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.166
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.177
  Arrival Time                  0.243
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.168 |    0.102 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.243 |    0.177 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.243 |    0.177 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 953: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.263
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.119 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.263 |    0.197 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.263 |    0.197 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 954: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.234
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.087 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.234 |    0.168 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.234 |    0.168 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 955: MET Hold Check with Pin normalizer_inst/AFIFO/fifo_mem_arr_reg_0__80_/
CP 
Endpoint:   normalizer_inst/AFIFO/fifo_mem_arr_reg_0__80_/D (v) checked with  
leading edge of 'clk2'
Beginpoint: core2_inst/psum_mem_instance/Q_reg_80_/Q        (v) triggered by  
leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.234
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/psum_mem_instance/Q_reg_80_        | CP ^        |       |       |   0.158 |    0.092 | 
     | core2_inst/psum_mem_instance/Q_reg_80_        | CP ^ -> Q v | DFQD1 | 0.076 |   0.234 |    0.168 | 
     | normalizer_inst/AFIFO/fifo_mem_arr_reg_0__80_ | D v         | DFQD1 | 0.000 |   0.234 |    0.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 956: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.263
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.119 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.263 |    0.197 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.197 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 957: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.259
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.181 |    0.115 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.259 |    0.193 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.193 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 958: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.254
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.173 |    0.107 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.254 |    0.188 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.254 |    0.188 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 959: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.179
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.259
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.158 |    0.092 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.070 |   0.228 |    0.162 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1 | 0.018 |   0.246 |    0.180 | 
     | nst/FE_OFC896_q_temp_228                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.259 |    0.193 | 
     | nst/mac_8in_instance/U47                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.259 |    0.193 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 960: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.235
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.088 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.235 |    0.169 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.235 |    0.169 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 961: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.265
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.120 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.265 |    0.199 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.199 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 962: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.168
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.246
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^         |       |       |   0.168 |    0.102 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.062 |   0.230 |    0.164 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/U7  | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.246 |    0.180 | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.246 |    0.180 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 963: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_23_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
23_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.245
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.167 |    0.101 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.245 |    0.179 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.245 |    0.179 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 964: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.162
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.239
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.162
     = Beginpoint Arrival Time       0.162
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^         |       |       |   0.162 |    0.096 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.060 |   0.222 |    0.156 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/U25 | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.239 |    0.173 | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.239 |    0.173 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 965: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product5_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product5_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
23_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.238
  Arrival Time                  0.304
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.184 |    0.118 | 
     | nst/query_q_reg_23_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.061 |   0.245 |    0.179 | 
     | nst/query_q_reg_23_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | CKND2D0 | 0.027 |   0.271 |    0.205 | 
     | nst/mac_8in_instance/U132                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A3 v -> Z v  | XOR3D1  | 0.033 |   0.304 |    0.238 | 
     | nst/mac_8in_instance/U330                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.304 |    0.238 | 
     | nst/product5_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 966: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.262
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.116 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.262 |    0.196 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.196 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 967: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.159
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.170
  Arrival Time                  0.236
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.157 |    0.091 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.236 |    0.170 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.236 |    0.170 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 968: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.179
  Arrival Time                  0.245
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.167 |    0.101 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.245 |    0.179 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.245 |    0.179 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 969: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.254
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.179
     = Beginpoint Arrival Time       0.179
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.179 |    0.113 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.254 |    0.188 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.254 |    0.188 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 970: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.292
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.177 |    0.111 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.077 |   0.254 |    0.188 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.018 |   0.272 |    0.206 | 
     | nst/mac_8in_instance/U93                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.292 |    0.226 | 
     | nst/mac_8in_instance/U43                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.292 |    0.226 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 971: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.254
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.179
     = Beginpoint Arrival Time       0.179
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.179 |    0.113 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.254 |    0.187 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.254 |    0.188 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 972: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.201
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.214
  Arrival Time                  0.280
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.178 |    0.112 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.066 |   0.244 |    0.178 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.262 |    0.195 | 
     | nst/mac_8in_instance/U72                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.280 |    0.214 | 
     | nst/mac_8in_instance/U73                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1   | 0.000 |   0.280 |    0.214 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 973: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
17_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.226
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.238
  Arrival Time                  0.304
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.188 |    0.122 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.073 |   0.261 |    0.195 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.017 |   0.279 |    0.212 | 
     | nst/mac_8in_instance/U68                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.025 |   0.304 |    0.238 | 
     | nst/mac_8in_instance/U30                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.304 |    0.238 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 974: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.263
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.183
     = Beginpoint Arrival Time       0.183
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.183 |    0.117 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.263 |    0.197 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.197 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 975: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.178
  Arrival Time                  0.244
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.167 |    0.101 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.244 |    0.178 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.001 |   0.244 |    0.178 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 976: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.265
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.186 |    0.120 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.265 |    0.199 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.199 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 977: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.259
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.180 |    0.114 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.259 |    0.193 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.193 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 978: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.267
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.188 |    0.122 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.267 |    0.201 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.201 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 979: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_2_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_2_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__2_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.980
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.975
  Arrival Time                  1.041
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.979
     = Beginpoint Arrival Time       0.979
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__2_ | CP ^        |        |       |   0.979 |    0.913 | 
     | normalizer_inst/div_out_2_reg_1__2_ | CP ^ -> Q v | DFQD1  | 0.062 |   1.041 |    0.975 | 
     | normalizer_inst/psum_norm_2_reg_2_  | DA v        | DFXQD2 | 0.000 |   1.041 |    0.975 | 
     +-----------------------------------------------------------------------------------------+ 
Path 980: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.166
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.178
  Arrival Time                  0.244
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.168 |    0.102 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.244 |    0.178 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.244 |    0.178 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 981: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.260
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.181 |    0.114 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.260 |    0.193 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.193 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 982: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.265
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.185 |    0.119 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.265 |    0.198 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.198 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 983: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_15_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
15_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.167
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.178
  Arrival Time                  0.244
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.167
     = Beginpoint Arrival Time       0.167
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.167 |    0.101 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.244 |    0.178 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.244 |    0.178 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 984: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.255
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.176 |    0.110 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.255 |    0.189 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.255 |    0.189 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 985: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.180
  Arrival Time                  0.247
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^         |       |       |   0.169 |    0.103 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.061 |   0.230 |    0.164 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/U10 | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.247 |    0.180 | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.247 |    0.180 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 986: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.254
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.177 |    0.111 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.253 |    0.187 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.254 |    0.187 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 987: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.156
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.233
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |          |       |   0.155 |    0.089 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.212 |    0.145 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.233 |    0.167 | 
     | nst/U22                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1    | 0.000 |   0.233 |    0.167 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 988: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.265
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.185 |    0.118 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.265 |    0.198 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.198 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 989: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.254
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.178 |    0.112 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.254 |    0.187 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.254 |    0.187 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 990: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.166
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.178
  Arrival Time                  0.244
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.168
     = Beginpoint Arrival Time       0.168
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.168 |    0.102 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.244 |    0.178 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.244 |    0.178 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 991: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.254
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.178 |    0.112 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.254 |    0.188 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.254 |    0.188 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 992: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
22_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.157
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.167
  Arrival Time                  0.234
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.153
     = Beginpoint Arrival Time       0.153
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.153 |    0.087 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.234 |    0.167 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.234 |    0.167 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 993: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.234
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.087 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.234 |    0.168 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.234 |    0.168 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 994: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.267
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.187 |    0.121 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.267 |    0.200 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.200 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 995: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.227
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.239
  Arrival Time                  0.306
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.189 |    0.122 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.072 |   0.260 |    0.194 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.022 |   0.283 |    0.216 | 
     | nst/mac_8in_instance/U80                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.023 |   0.306 |    0.239 | 
     | nst/mac_8in_instance/U31                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.306 |    0.239 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 996: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.269
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.191 |    0.124 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.079 |   0.269 |    0.203 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.269 |    0.203 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 997: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.260
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.115 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.259 |    0.193 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.001 |   0.260 |    0.193 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 998: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.260
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.182 |    0.115 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.260 |    0.193 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.260 |    0.194 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 999: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product7_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.272
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.152
     = Beginpoint Arrival Time       0.152
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.152 |    0.086 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.060 |   0.213 |    0.146 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.023 |   0.236 |    0.169 | 
     | nst/mac_8in_instance/U169                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D0  | 0.036 |   0.272 |    0.205 | 
     | nst/mac_8in_instance/U170                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.272 |    0.205 | 
     | nst/product7_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 1000: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.235
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.154 |    0.087 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.235 |    0.168 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.235 |    0.168 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 

