VERILOG_SOURCES += Dummy.v
TOPLEVEL=Dummy
MODULE=Dummy

include ../common/Makefile.sim