INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/PID_TIMER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PID_TIMER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/PID_TOPSENSOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PID_TOPSENSOR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/TOP_VP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_VP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/CLOCK_DISPLAY.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CLOCK_DISPLAY'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/CntSteps_HALL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CntSteps_HALL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/Compare.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Compare'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/ConvertBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ConvertBCD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/Counter_HALL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_HALL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/Decoder_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decoder_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/FSM_HALL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_HALL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/Filter_HALL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Filter_HALL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/PWM_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_Decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/PWM_Generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_Generator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/SEGMENT_TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SEGMENT_TOP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/SYNCHRNZR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/TOP_RPS_DISPLAY.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_RPS_DISPLAY'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/Temporizador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Temporizador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/Top_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_PWM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/top_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_s'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHubTFG/TFG/Programacion/Main/sources_1/PID_HALLFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PID_HALLFSM'
