#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 23 18:00:14 2023
# Process ID: 31249
# Current directory: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/synth/vivado.log
# Journal file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_A.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/vecTrans_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top vecTrans -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context 
Command: synth_design -top vecTrans -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31258 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2027.758 ; gain = 235.684 ; free physical = 7112 ; free virtual = 10192
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vecTrans' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (1#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (2#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (3#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (4#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (5#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (6#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (7#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (9#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (10#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (11#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (12#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'add_op' (13#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (15#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (16#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (17#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (18#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 12 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 9 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 25 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 33 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized2' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized2' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 13 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized3' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized3' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 17 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized4' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized4' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized5' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized5' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 21 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized5' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized5' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized6' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized6' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 29 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized6' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized6' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized7' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized7' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized7' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized7' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized8' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized8' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized8' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized8' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized9' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized9' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 12 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized9' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized9' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized10' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized10' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized10' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized10' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized11' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized11' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 20 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized11' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized11' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized12' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized12' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 24 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized12' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized12' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_A' declared at '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:138354' bound to instance 'c_LSQ_A' of component 'LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:2341]
INFO: [Synth 8-6157] synthesizing module 'LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:138354]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_A' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:25509]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_A' (27#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:25509]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:137913]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_A' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:137913]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:138163]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_A' (29#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:138163]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:138263]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_A' (30#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:138263]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_A' (31#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:138354]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (33#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (34#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (35#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (36#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (37#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (38#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (39#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (40#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (41#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (42#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (43#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (44#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net A_we1 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:28]
WARNING: [Synth 8-3848] Net A_dout1 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:29]
WARNING: [Synth 8-3848] Net b_we1 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:38]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:39]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:56]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:829]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:825]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:830]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity vecTrans does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:826]
INFO: [Synth 8-256] done synthesizing module 'vecTrans' (45#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/vecTrans_optimized.vhd:43]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_we1
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[31]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[30]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[29]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[28]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[27]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[26]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[25]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[24]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[23]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[22]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[21]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[20]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[19]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[18]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[17]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[16]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[15]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[14]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[13]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[12]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[11]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[10]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[9]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[8]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[7]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[6]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[5]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[4]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[3]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[2]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[1]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_dout1[0]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_we1
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[31]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[30]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[29]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[28]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[27]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[26]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[25]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[24]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[23]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[22]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[21]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[20]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[19]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[18]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[17]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[16]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[15]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[14]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[13]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[12]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[11]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[10]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[9]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[8]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[7]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[6]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[5]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[4]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[3]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[2]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[1]
WARNING: [Synth 8-3331] design vecTrans has unconnected port b_dout1[0]
WARNING: [Synth 8-3331] design vecTrans has unconnected port start_in[0]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_din0[31]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_din0[30]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_din0[29]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_din0[28]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_din0[27]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_din0[26]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_din0[25]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_din0[24]
WARNING: [Synth 8-3331] design vecTrans has unconnected port A_din0[23]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 2988.328 ; gain = 1196.254 ; free physical = 6453 ; free virtual = 9555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 2988.328 ; gain = 1196.254 ; free physical = 6599 ; free virtual = 9702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 2988.328 ; gain = 1196.254 ; free physical = 6599 ; free virtual = 9702
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2988.328 ; gain = 0.000 ; free physical = 6327 ; free virtual = 9442
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/synth/period_4.xdc]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3107.145 ; gain = 0.000 ; free physical = 6030 ; free virtual = 9164
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:01 . Memory (MB): peak = 3107.145 ; gain = 0.000 ; free physical = 6021 ; free virtual = 9157
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:01:28 . Memory (MB): peak = 3107.145 ; gain = 1315.070 ; free physical = 6423 ; free virtual = 9561
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:01:28 . Memory (MB): peak = 3119.066 ; gain = 1326.992 ; free physical = 6421 ; free virtual = 9560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:28 . Memory (MB): peak = 3119.066 ; gain = 1326.992 ; free physical = 6420 ; free virtual = 9558
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:138253]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/LSQ_A.v:138344]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:24 ; elapsed = 00:04:00 . Memory (MB): peak = 3123.152 ; gain = 1331.078 ; free physical = 3502 ; free virtual = 6662
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |STORE_QUEUE_LSQ_A__GB0 |           1|     46820|
|2     |STORE_QUEUE_LSQ_A__GB1 |           1|      9982|
|3     |LOAD_QUEUE_LSQ_A__GB0  |           1|     60964|
|4     |LOAD_QUEUE_LSQ_A__GB1  |           1|     13075|
|5     |LOAD_QUEUE_LSQ_A__GB2  |           1|     49149|
|6     |LOAD_QUEUE_LSQ_A__GB3  |           1|     27872|
|7     |LOAD_QUEUE_LSQ_A__GB4  |           1|     22401|
|8     |LOAD_QUEUE_LSQ_A__GB5  |           1|     32608|
|9     |LOAD_QUEUE_LSQ_A__GB6  |           1|      8526|
|10    |LOAD_QUEUE_LSQ_A__GB7  |           1|     10878|
|11    |LOAD_QUEUE_LSQ_A__GB8  |           1|     19992|
|12    |LOAD_QUEUE_LSQ_A__GB9  |           1|     19894|
|13    |LOAD_QUEUE_LSQ_A__GB10 |           1|     55459|
|14    |LOAD_QUEUE_LSQ_A__GB11 |           1|     26995|
|15    |LOAD_QUEUE_LSQ_A__GB12 |           1|     64512|
|16    |LOAD_QUEUE_LSQ_A__GB13 |           1|     18720|
|17    |LOAD_QUEUE_LSQ_A__GB14 |           1|     14048|
|18    |LSQ_A__GC0             |           1|       399|
|19    |vecTrans__GC0          |           1|      6515|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 131   
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 20    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 205   
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 76    
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 2711  
+---Multipliers : 
	                32x32  Multipliers := 7     
+---RAMs : 
	               1K Bit         RAMs := 1     
	              800 Bit         RAMs := 1     
	              768 Bit         RAMs := 1     
	              640 Bit         RAMs := 1     
	              512 Bit         RAMs := 1     
	              384 Bit         RAMs := 1     
	              288 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
	               29 Bit         RAMs := 1     
	               21 Bit         RAMs := 1     
	               17 Bit         RAMs := 1     
	               13 Bit         RAMs := 1     
	                5 Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 32    
	   2 Input     32 Bit        Muxes := 2299  
	  33 Input     32 Bit        Muxes := 160   
	   2 Input      6 Bit        Muxes := 2     
	  31 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1511  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module STORE_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 63    
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 64    
	                5 Bit    Registers := 35    
	                1 Bit    Registers := 192   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	  33 Input     32 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 191   
Module LOAD_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 63    
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 96    
	                5 Bit    Registers := 35    
	                1 Bit    Registers := 2400  
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 32    
	   2 Input     32 Bit        Muxes := 2210  
	  33 Input     32 Bit        Muxes := 96    
	  31 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1248  
Module GROUP_ALLOCATOR_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              288 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              800 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                5 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               13 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               17 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               21 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               29 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              640 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_6/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_6/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_6/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_6/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_8/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_8/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_8/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_8/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_10/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_10/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_10/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_10/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_12/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_12/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_12/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_12/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_14/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_14/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_14/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_14/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_16/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_16/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_16/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_16/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_18/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_18/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_18/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_18/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_6/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_6/multiply_unit/q0_reg is absorbed into DSP mul_6/multiply_unit/q0_reg.
DSP Report: register mul_6/multiply_unit/q0_reg is absorbed into DSP mul_6/multiply_unit/q0_reg.
DSP Report: register mul_6/multiply_unit/q0_reg is absorbed into DSP mul_6/multiply_unit/q0_reg.
DSP Report: operator mul_6/multiply_unit/mul is absorbed into DSP mul_6/multiply_unit/q0_reg.
DSP Report: operator mul_6/multiply_unit/mul is absorbed into DSP mul_6/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_6/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_6/multiply_unit/q1_reg is absorbed into DSP mul_6/multiply_unit/q1_reg.
DSP Report: register mul_6/multiply_unit/q1_reg is absorbed into DSP mul_6/multiply_unit/q1_reg.
DSP Report: register mul_6/multiply_unit/q0_reg is absorbed into DSP mul_6/multiply_unit/q1_reg.
DSP Report: operator mul_6/multiply_unit/mul is absorbed into DSP mul_6/multiply_unit/q1_reg.
DSP Report: operator mul_6/multiply_unit/mul is absorbed into DSP mul_6/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_6/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_6/multiply_unit/q0_reg is absorbed into DSP mul_6/multiply_unit/q2_reg.
DSP Report: register mul_6/multiply_unit/q2_reg is absorbed into DSP mul_6/multiply_unit/q2_reg.
DSP Report: register mul_6/multiply_unit/q0_reg is absorbed into DSP mul_6/multiply_unit/q2_reg.
DSP Report: register mul_6/multiply_unit/q2_reg is absorbed into DSP mul_6/multiply_unit/q2_reg.
DSP Report: register mul_6/multiply_unit/q1_reg is absorbed into DSP mul_6/multiply_unit/q2_reg.
DSP Report: operator mul_6/multiply_unit/mul is absorbed into DSP mul_6/multiply_unit/q2_reg.
DSP Report: operator mul_6/multiply_unit/mul is absorbed into DSP mul_6/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_8/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_8/multiply_unit/q0_reg is absorbed into DSP mul_8/multiply_unit/q0_reg.
DSP Report: register mul_8/multiply_unit/q0_reg is absorbed into DSP mul_8/multiply_unit/q0_reg.
DSP Report: register mul_8/multiply_unit/q0_reg is absorbed into DSP mul_8/multiply_unit/q0_reg.
DSP Report: operator mul_8/multiply_unit/mul is absorbed into DSP mul_8/multiply_unit/q0_reg.
DSP Report: operator mul_8/multiply_unit/mul is absorbed into DSP mul_8/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_8/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_8/multiply_unit/q1_reg is absorbed into DSP mul_8/multiply_unit/q1_reg.
DSP Report: register mul_8/multiply_unit/q1_reg is absorbed into DSP mul_8/multiply_unit/q1_reg.
DSP Report: register mul_8/multiply_unit/q0_reg is absorbed into DSP mul_8/multiply_unit/q1_reg.
DSP Report: operator mul_8/multiply_unit/mul is absorbed into DSP mul_8/multiply_unit/q1_reg.
DSP Report: operator mul_8/multiply_unit/mul is absorbed into DSP mul_8/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_8/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_8/multiply_unit/q0_reg is absorbed into DSP mul_8/multiply_unit/q2_reg.
DSP Report: register mul_8/multiply_unit/q2_reg is absorbed into DSP mul_8/multiply_unit/q2_reg.
DSP Report: register mul_8/multiply_unit/q0_reg is absorbed into DSP mul_8/multiply_unit/q2_reg.
DSP Report: register mul_8/multiply_unit/q2_reg is absorbed into DSP mul_8/multiply_unit/q2_reg.
DSP Report: register mul_8/multiply_unit/q1_reg is absorbed into DSP mul_8/multiply_unit/q2_reg.
DSP Report: operator mul_8/multiply_unit/mul is absorbed into DSP mul_8/multiply_unit/q2_reg.
DSP Report: operator mul_8/multiply_unit/mul is absorbed into DSP mul_8/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_10/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_10/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_10/multiply_unit/q1_reg is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: register mul_10/multiply_unit/q1_reg is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_10/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: register mul_10/multiply_unit/q2_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: register mul_10/multiply_unit/q2_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: register mul_10/multiply_unit/q1_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_12/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_12/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_12/multiply_unit/q1_reg is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: register mul_12/multiply_unit/q1_reg is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_12/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: register mul_12/multiply_unit/q2_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: register mul_12/multiply_unit/q2_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: register mul_12/multiply_unit/q1_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_14/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_14/multiply_unit/q0_reg is absorbed into DSP mul_14/multiply_unit/q0_reg.
DSP Report: register mul_14/multiply_unit/q0_reg is absorbed into DSP mul_14/multiply_unit/q0_reg.
DSP Report: register mul_14/multiply_unit/q0_reg is absorbed into DSP mul_14/multiply_unit/q0_reg.
DSP Report: operator mul_14/multiply_unit/mul is absorbed into DSP mul_14/multiply_unit/q0_reg.
DSP Report: operator mul_14/multiply_unit/mul is absorbed into DSP mul_14/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_14/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_14/multiply_unit/q1_reg is absorbed into DSP mul_14/multiply_unit/q1_reg.
DSP Report: register mul_14/multiply_unit/q1_reg is absorbed into DSP mul_14/multiply_unit/q1_reg.
DSP Report: register mul_14/multiply_unit/q0_reg is absorbed into DSP mul_14/multiply_unit/q1_reg.
DSP Report: operator mul_14/multiply_unit/mul is absorbed into DSP mul_14/multiply_unit/q1_reg.
DSP Report: operator mul_14/multiply_unit/mul is absorbed into DSP mul_14/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_14/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_14/multiply_unit/q0_reg is absorbed into DSP mul_14/multiply_unit/q2_reg.
DSP Report: register mul_14/multiply_unit/q2_reg is absorbed into DSP mul_14/multiply_unit/q2_reg.
DSP Report: register mul_14/multiply_unit/q0_reg is absorbed into DSP mul_14/multiply_unit/q2_reg.
DSP Report: register mul_14/multiply_unit/q2_reg is absorbed into DSP mul_14/multiply_unit/q2_reg.
DSP Report: register mul_14/multiply_unit/q1_reg is absorbed into DSP mul_14/multiply_unit/q2_reg.
DSP Report: operator mul_14/multiply_unit/mul is absorbed into DSP mul_14/multiply_unit/q2_reg.
DSP Report: operator mul_14/multiply_unit/mul is absorbed into DSP mul_14/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_16/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_16/multiply_unit/q0_reg is absorbed into DSP mul_16/multiply_unit/q0_reg.
DSP Report: register mul_16/multiply_unit/q0_reg is absorbed into DSP mul_16/multiply_unit/q0_reg.
DSP Report: register mul_16/multiply_unit/q0_reg is absorbed into DSP mul_16/multiply_unit/q0_reg.
DSP Report: operator mul_16/multiply_unit/mul is absorbed into DSP mul_16/multiply_unit/q0_reg.
DSP Report: operator mul_16/multiply_unit/mul is absorbed into DSP mul_16/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_16/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_16/multiply_unit/q1_reg is absorbed into DSP mul_16/multiply_unit/q1_reg.
DSP Report: register mul_16/multiply_unit/q1_reg is absorbed into DSP mul_16/multiply_unit/q1_reg.
DSP Report: register mul_16/multiply_unit/q0_reg is absorbed into DSP mul_16/multiply_unit/q1_reg.
DSP Report: operator mul_16/multiply_unit/mul is absorbed into DSP mul_16/multiply_unit/q1_reg.
DSP Report: operator mul_16/multiply_unit/mul is absorbed into DSP mul_16/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_16/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_16/multiply_unit/q0_reg is absorbed into DSP mul_16/multiply_unit/q2_reg.
DSP Report: register mul_16/multiply_unit/q2_reg is absorbed into DSP mul_16/multiply_unit/q2_reg.
DSP Report: register mul_16/multiply_unit/q0_reg is absorbed into DSP mul_16/multiply_unit/q2_reg.
DSP Report: register mul_16/multiply_unit/q2_reg is absorbed into DSP mul_16/multiply_unit/q2_reg.
DSP Report: register mul_16/multiply_unit/q1_reg is absorbed into DSP mul_16/multiply_unit/q2_reg.
DSP Report: operator mul_16/multiply_unit/mul is absorbed into DSP mul_16/multiply_unit/q2_reg.
DSP Report: operator mul_16/multiply_unit/mul is absorbed into DSP mul_16/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_18/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_18/multiply_unit/q0_reg is absorbed into DSP mul_18/multiply_unit/q0_reg.
DSP Report: register mul_18/multiply_unit/q0_reg is absorbed into DSP mul_18/multiply_unit/q0_reg.
DSP Report: register mul_18/multiply_unit/q0_reg is absorbed into DSP mul_18/multiply_unit/q0_reg.
DSP Report: operator mul_18/multiply_unit/mul is absorbed into DSP mul_18/multiply_unit/q0_reg.
DSP Report: operator mul_18/multiply_unit/mul is absorbed into DSP mul_18/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_18/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_18/multiply_unit/q1_reg is absorbed into DSP mul_18/multiply_unit/q1_reg.
DSP Report: register mul_18/multiply_unit/q1_reg is absorbed into DSP mul_18/multiply_unit/q1_reg.
DSP Report: register mul_18/multiply_unit/q0_reg is absorbed into DSP mul_18/multiply_unit/q1_reg.
DSP Report: operator mul_18/multiply_unit/mul is absorbed into DSP mul_18/multiply_unit/q1_reg.
DSP Report: operator mul_18/multiply_unit/mul is absorbed into DSP mul_18/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_18/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_18/multiply_unit/q0_reg is absorbed into DSP mul_18/multiply_unit/q2_reg.
DSP Report: register mul_18/multiply_unit/q2_reg is absorbed into DSP mul_18/multiply_unit/q2_reg.
DSP Report: register mul_18/multiply_unit/q0_reg is absorbed into DSP mul_18/multiply_unit/q2_reg.
DSP Report: register mul_18/multiply_unit/q2_reg is absorbed into DSP mul_18/multiply_unit/q2_reg.
DSP Report: register mul_18/multiply_unit/q1_reg is absorbed into DSP mul_18/multiply_unit/q2_reg.
DSP Report: operator mul_18/multiply_unit/mul is absorbed into DSP mul_18/multiply_unit/q2_reg.
DSP Report: operator mul_18/multiply_unit/mul is absorbed into DSP mul_18/multiply_unit/q2_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_26_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_25_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_24_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_23_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_22_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_21_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_20_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_19_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_18_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_17_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_16_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_31_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_30_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_29_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_28_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_27_reg)
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/fifo/Head_reg_rep[0]' (FDRE) to 'i_0/Buffer_2/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/fifo/Head_reg_rep[1]' (FDRE) to 'i_0/Buffer_2/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/fifo/Head_reg_rep[2]' (FDRE) to 'i_0/Buffer_2/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/fifo/Head_reg_rep[3]' (FDRE) to 'i_0/Buffer_2/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_13/fifo/Head_reg_rep[0]' (FDRE) to 'i_0/Buffer_13/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_13/fifo/Head_reg_rep[1]' (FDRE) to 'i_0/Buffer_13/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_13/fifo/Head_reg_rep[2]' (FDRE) to 'i_0/Buffer_13/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_13/fifo/Head_reg_rep[3]' (FDRE) to 'i_0/Buffer_13/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_3/fifo/Head_reg_rep[0]' (FDRE) to 'i_0/Buffer_3/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_3/fifo/Head_reg_rep[1]' (FDRE) to 'i_0/Buffer_3/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_3/fifo/Head_reg_rep[2]' (FDRE) to 'i_0/Buffer_3/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_3/fifo/Head_reg_rep[3]' (FDRE) to 'i_0/Buffer_3/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_3/fifo/Head_reg_rep[4]' (FDRE) to 'i_0/Buffer_3/fifo/Head_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_15/fifo/Head_reg_rep[0]' (FDRE) to 'i_0/Buffer_15/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_15/fifo/Head_reg_rep[1]' (FDRE) to 'i_0/Buffer_15/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_15/fifo/Head_reg_rep[2]' (FDRE) to 'i_0/Buffer_15/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_15/fifo/Head_reg_rep[3]' (FDRE) to 'i_0/Buffer_15/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_15/fifo/Head_reg_rep[4]' (FDRE) to 'i_0/Buffer_15/fifo/Head_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_16/fifo/Head_reg_rep[0]' (FDRE) to 'i_0/Buffer_16/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_16/fifo/Head_reg_rep[1]' (FDRE) to 'i_0/Buffer_16/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_16/fifo/Head_reg_rep[2]' (FDRE) to 'i_0/Buffer_16/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_16/fifo/Head_reg_rep[3]' (FDRE) to 'i_0/Buffer_16/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_16/fifo/Head_reg_rep[4]' (FDRE) to 'i_0/Buffer_16/fifo/Head_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_4/fifo/Head_reg_rep[0]' (FDRE) to 'i_0/Buffer_4/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_4/fifo/Head_reg_rep[1]' (FDRE) to 'i_0/Buffer_4/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_4/fifo/Head_reg_rep[2]' (FDRE) to 'i_0/Buffer_4/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_4/fifo/Head_reg_rep[3]' (FDRE) to 'i_0/Buffer_4/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_4/fifo/Head_reg_rep[4]' (FDRE) to 'i_0/Buffer_4/fifo/Head_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_4/fifo/Head_reg_rep[5]' (FDRE) to 'i_0/Buffer_4/fifo/Head_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_7/fifo/Head_reg_rep[2]' (FDRE) to 'i_0/Buffer_7/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_7/fifo/Head_reg_rep[1]' (FDRE) to 'i_0/Buffer_7/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_7/fifo/Head_reg_rep[0]' (FDRE) to 'i_0/Buffer_7/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_7/fifo/Head_reg_rep[3]' (FDRE) to 'i_0/Buffer_7/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_8/fifo/Head_reg_rep[4]' (FDRE) to 'i_0/Buffer_8/fifo/Head_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_8/fifo/Head_reg_rep[2]' (FDRE) to 'i_0/Buffer_8/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_8/fifo/Head_reg_rep[1]' (FDRE) to 'i_0/Buffer_8/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_8/fifo/Head_reg_rep[0]' (FDRE) to 'i_0/Buffer_8/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_8/fifo/Head_reg_rep[3]' (FDRE) to 'i_0/Buffer_8/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_9/fifo/Head_reg_rep[4]' (FDRE) to 'i_0/Buffer_9/fifo/Head_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_9/fifo/Head_reg_rep[2]' (FDRE) to 'i_0/Buffer_9/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_9/fifo/Head_reg_rep[1]' (FDRE) to 'i_0/Buffer_9/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_9/fifo/Head_reg_rep[0]' (FDRE) to 'i_0/Buffer_9/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_9/fifo/Head_reg_rep[3]' (FDRE) to 'i_0/Buffer_9/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_10/fifo/Head_reg_rep[4]' (FDRE) to 'i_0/Buffer_10/fifo/Head_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_10/fifo/Head_reg_rep[3]' (FDRE) to 'i_0/Buffer_10/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_10/fifo/Head_reg_rep[2]' (FDRE) to 'i_0/Buffer_10/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_10/fifo/Head_reg_rep[0]' (FDRE) to 'i_0/Buffer_10/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_10/fifo/Head_reg_rep[1]' (FDRE) to 'i_0/Buffer_10/fifo/Head_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\forkC_0/generateBlocks[0].regblock/reg_value_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_16_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_17_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_18_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_19_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_20_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_21_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_22_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_24_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_25_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_26_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_27_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_29_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_30_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_31_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_28_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_23_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_15_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:08:15 . Memory (MB): peak = 3135.078 ; gain = 1343.004 ; free physical = 3042 ; free virtual = 6328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------------------+-----------+----------------------+--------------+
|vecTrans    | Buffer_2/fifo/Memory_reg  | Implied   | 16 x 32              | RAM32M x 6	  | 
|vecTrans    | Buffer_3/fifo/Memory_reg  | Implied   | 32 x 32              | RAM32M x 6	  | 
|vecTrans    | Buffer_4/fifo/Memory_reg  | Implied   | 64 x 32              | RAM64M x 11	 | 
|vecTrans    | Buffer_11/fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	  | 
|vecTrans    | Buffer_12/fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	  | 
|vecTrans    | Buffer_13/fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	  | 
|vecTrans    | Buffer_14/fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	  | 
|vecTrans    | Buffer_15/fifo/Memory_reg | Implied   | 32 x 32              | RAM32M x 6	  | 
|vecTrans    | Buffer_16/fifo/Memory_reg | Implied   | 32 x 32              | RAM32M x 6	  | 
+------------+---------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vecTrans    | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|vecTrans    | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|vecTrans    | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|vecTrans    | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|vecTrans    | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|vecTrans    | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|vecTrans    | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|vecTrans    | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|vecTrans    | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|vecTrans    | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|vecTrans    | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|vecTrans    | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|vecTrans    | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|vecTrans    | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|vecTrans    | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|vecTrans    | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|vecTrans    | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|vecTrans    | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|vecTrans    | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|vecTrans    | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|vecTrans    | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |STORE_QUEUE_LSQ_A__GB0 |           1|     11185|
|2     |STORE_QUEUE_LSQ_A__GB1 |           1|      3228|
|3     |LOAD_QUEUE_LSQ_A__GB0  |           1|     60228|
|4     |LOAD_QUEUE_LSQ_A__GB1  |           1|      8147|
|5     |LOAD_QUEUE_LSQ_A__GB2  |           1|     47345|
|6     |LOAD_QUEUE_LSQ_A__GB3  |           1|     22388|
|7     |LOAD_QUEUE_LSQ_A__GB4  |           1|     14541|
|8     |LOAD_QUEUE_LSQ_A__GB5  |           1|     20080|
|9     |LOAD_QUEUE_LSQ_A__GB6  |           1|      5256|
|10    |LOAD_QUEUE_LSQ_A__GB7  |           1|      6600|
|11    |LOAD_QUEUE_LSQ_A__GB8  |           1|     11904|
|12    |LOAD_QUEUE_LSQ_A__GB9  |           1|     11848|
|13    |LOAD_QUEUE_LSQ_A__GB10 |           1|      4087|
|14    |LOAD_QUEUE_LSQ_A__GB11 |           1|     22252|
|15    |LOAD_QUEUE_LSQ_A__GB12 |           1|     65536|
|16    |LOAD_QUEUE_LSQ_A__GB13 |           1|     18720|
|17    |LOAD_QUEUE_LSQ_A__GB14 |           1|     14048|
|18    |LSQ_A__GC0             |           1|       206|
|19    |vecTrans__GC0          |           1|      3191|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:17 ; elapsed = 00:08:26 . Memory (MB): peak = 3135.078 ; gain = 1343.004 ; free physical = 2847 ; free virtual = 6263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:14 ; elapsed = 00:13:39 . Memory (MB): peak = 3422.758 ; gain = 1630.684 ; free physical = 188 ; free virtual = 3070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+---------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------------------+-----------+----------------------+--------------+
|vecTrans    | Buffer_2/fifo/Memory_reg  | Implied   | 16 x 32              | RAM32M x 6	  | 
|vecTrans    | Buffer_3/fifo/Memory_reg  | Implied   | 32 x 32              | RAM32M x 6	  | 
|vecTrans    | Buffer_4/fifo/Memory_reg  | Implied   | 64 x 32              | RAM64M x 11	 | 
|vecTrans    | Buffer_11/fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	  | 
|vecTrans    | Buffer_12/fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	  | 
|vecTrans    | Buffer_13/fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	  | 
|vecTrans    | Buffer_14/fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	  | 
|vecTrans    | Buffer_15/fifo/Memory_reg | Implied   | 32 x 32              | RAM32M x 6	  | 
|vecTrans    | Buffer_16/fifo/Memory_reg | Implied   | 32 x 32              | RAM32M x 6	  | 
+------------+---------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB5  |           1|     20080|
|2     |LOAD_QUEUE_LSQ_A__GB6  |           1|      5256|
|3     |LOAD_QUEUE_LSQ_A__GB7  |           1|      6600|
|4     |LOAD_QUEUE_LSQ_A__GB8  |           1|     11904|
|5     |LOAD_QUEUE_LSQ_A__GB9  |           1|     11848|
|6     |LOAD_QUEUE_LSQ_A__GB12 |           1|     65536|
|7     |LOAD_QUEUE_LSQ_A__GB13 |           1|     18720|
|8     |LOAD_QUEUE_LSQ_A__GB14 |           1|     14048|
|9     |vecTrans_GT0           |           1|     33025|
|10    |vecTrans_GT1           |           1|    152480|
|11    |vecTrans_GT2           |           1|      7310|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_14/fifo/Head_reg_rep[0]' (FDRE) to 'i_0/Buffer_14/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_14/fifo/Head_reg_rep[1]' (FDRE) to 'i_0/Buffer_14/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_14/fifo/Head_reg_rep[2]' (FDRE) to 'i_0/Buffer_14/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_14/fifo/Head_reg_rep[3]' (FDRE) to 'i_0/Buffer_14/fifo/Head_reg[3]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:39 ; elapsed = 00:17:36 . Memory (MB): peak = 3434.684 ; gain = 1642.609 ; free physical = 2036 ; free virtual = 5106
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB5  |           1|      5824|
|2     |LOAD_QUEUE_LSQ_A__GB6  |           1|      1218|
|3     |LOAD_QUEUE_LSQ_A__GB7  |           1|      1554|
|4     |LOAD_QUEUE_LSQ_A__GB8  |           1|      2856|
|5     |LOAD_QUEUE_LSQ_A__GB9  |           1|      2842|
|6     |LOAD_QUEUE_LSQ_A__GB12 |           1|     19456|
|7     |LOAD_QUEUE_LSQ_A__GB13 |           1|      8352|
|8     |LOAD_QUEUE_LSQ_A__GB14 |           1|      5984|
|9     |vecTrans_GT0           |           1|     15026|
|10    |vecTrans_GT1           |           1|     47627|
|11    |vecTrans_GT2           |           1|      3072|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:08 ; elapsed = 00:18:39 . Memory (MB): peak = 3434.684 ; gain = 1642.609 ; free physical = 1949 ; free virtual = 5096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:08 ; elapsed = 00:18:40 . Memory (MB): peak = 3434.684 ; gain = 1642.609 ; free physical = 1951 ; free virtual = 5098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:16 ; elapsed = 00:18:58 . Memory (MB): peak = 3434.684 ; gain = 1642.609 ; free physical = 1952 ; free virtual = 5099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:17 ; elapsed = 00:18:58 . Memory (MB): peak = 3434.684 ; gain = 1642.609 ; free physical = 1957 ; free virtual = 5104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:20 ; elapsed = 00:19:07 . Memory (MB): peak = 3434.684 ; gain = 1642.609 ; free physical = 1972 ; free virtual = 5120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:21 ; elapsed = 00:19:08 . Memory (MB): peak = 3434.684 ; gain = 1642.609 ; free physical = 1972 ; free virtual = 5119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  3379|
|2     |DSP48E1_1 |     1|
|3     |DSP48E1_3 |     7|
|4     |DSP48E1_4 |     7|
|5     |DSP48E1_5 |     6|
|6     |LUT1      |    67|
|7     |LUT2      |  3034|
|8     |LUT3      |  3276|
|9     |LUT4      | 36323|
|10    |LUT5      | 18204|
|11    |LUT6      | 37075|
|12    |MUXF7     |  4690|
|13    |MUXF8     |    40|
|14    |RAM32M    |    40|
|15    |RAM64M    |     3|
|16    |FDCE      |   248|
|17    |FDPE      |    33|
|18    |FDRE      |  8619|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------------+----------------------------------+-------+
|      |Instance                          |Module                            |Cells  |
+------+----------------------------------+----------------------------------+-------+
|1     |top                               |                                  | 115052|
|2     |  Buffer_1                        |elasticBuffer__parameterized0     |    100|
|3     |    oehb1                         |OEHB__parameterized0              |     35|
|4     |    tehb1                         |TEHB__parameterized0_75           |     65|
|5     |  Buffer_10                       |transpFIFO__parameterized6        |     33|
|6     |    fifo                          |elasticFifoInner__parameterized6  |     33|
|7     |  Buffer_11                       |transpFIFO__parameterized7        |     57|
|8     |    fifo                          |elasticFifoInner__parameterized7  |     57|
|9     |  Buffer_12                       |transpFIFO__parameterized8        |     61|
|10    |    fifo                          |elasticFifoInner__parameterized8  |     61|
|11    |  Buffer_13                       |transpFIFO__parameterized9        |     69|
|12    |    fifo                          |elasticFifoInner__parameterized9  |     69|
|13    |  Buffer_14                       |transpFIFO__parameterized10       |     69|
|14    |    fifo                          |elasticFifoInner__parameterized10 |     69|
|15    |  Buffer_15                       |transpFIFO__parameterized11       |     73|
|16    |    fifo                          |elasticFifoInner__parameterized11 |     73|
|17    |  Buffer_16                       |transpFIFO__parameterized12       |     71|
|18    |    fifo                          |elasticFifoInner__parameterized12 |     71|
|19    |  Buffer_2                        |transpFIFO                        |     62|
|20    |    fifo                          |elasticFifoInner                  |     62|
|21    |  Buffer_3                        |transpFIFO__parameterized0        |     74|
|22    |    fifo                          |elasticFifoInner__parameterized0  |     74|
|23    |  Buffer_4                        |transpFIFO__parameterized1        |     78|
|24    |    fifo                          |elasticFifoInner__parameterized1  |     78|
|25    |  Buffer_5                        |elasticBuffer__parameterized1     |     20|
|26    |    oehb1                         |OEHB_73                           |     19|
|27    |    tehb1                         |TEHB_74                           |      1|
|28    |  Buffer_6                        |transpFIFO__parameterized2        |     20|
|29    |    fifo                          |elasticFifoInner__parameterized2  |     20|
|30    |  Buffer_7                        |transpFIFO__parameterized3        |     28|
|31    |    fifo                          |elasticFifoInner__parameterized3  |     28|
|32    |  Buffer_8                        |transpFIFO__parameterized4        |     37|
|33    |    fifo                          |elasticFifoInner__parameterized4  |     37|
|34    |  Buffer_9                        |transpFIFO__parameterized5        |     36|
|35    |    fifo                          |elasticFifoInner__parameterized5  |     36|
|36    |  MC_b                            |MemCont                           |    179|
|37    |    read_arbiter                  |read_memory_arbiter               |     66|
|38    |      data                        |read_data_signals                 |     66|
|39    |  add_11                          |add_op                            |     11|
|40    |  add_13                          |add_op_0                          |     15|
|41    |  add_15                          |add_op_1                          |      8|
|42    |  add_17                          |add_op_2                          |     10|
|43    |  add_19                          |add_op_3                          |      8|
|44    |  add_25                          |add_op_4                          |     59|
|45    |  add_5                           |add_op_5                          |      7|
|46    |  add_7                           |add_op_6                          |      8|
|47    |  add_9                           |add_op_7                          |     10|
|48    |  c_LSQ_A                         |LSQ_A                             | 113113|
|49    |    LOAD_PORT_LSQ_A               |LOAD_PORT_LSQ_A                   |     20|
|50    |    STORE_ADDR_PORT_LSQ_A         |STORE_DATA_PORT_LSQ_A             |     22|
|51    |    STORE_DATA_PORT_LSQ_A         |STORE_DATA_PORT_LSQ_A_72          |     17|
|52    |    loadQ                         |LOAD_QUEUE_LSQ_A                  |  48315|
|53    |    storeQ                        |STORE_QUEUE_LSQ_A                 |  64739|
|54    |  forkC_3                         |\fork                             |      3|
|55    |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_69        |      1|
|56    |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_70        |      1|
|57    |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_71        |      1|
|58    |  forkC_4                         |fork__parameterized3              |     50|
|59    |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_57        |      9|
|60    |    \generateBlocks[10].regblock  |eagerFork_RegisterBLock_58        |      8|
|61    |    \generateBlocks[11].regblock  |eagerFork_RegisterBLock_59        |      3|
|62    |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_60        |      3|
|63    |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_61        |      3|
|64    |    \generateBlocks[3].regblock   |eagerFork_RegisterBLock_62        |      3|
|65    |    \generateBlocks[4].regblock   |eagerFork_RegisterBLock_63        |      3|
|66    |    \generateBlocks[5].regblock   |eagerFork_RegisterBLock_64        |      4|
|67    |    \generateBlocks[6].regblock   |eagerFork_RegisterBLock_65        |      4|
|68    |    \generateBlocks[7].regblock   |eagerFork_RegisterBLock_66        |      4|
|69    |    \generateBlocks[8].regblock   |eagerFork_RegisterBLock_67        |      4|
|70    |    \generateBlocks[9].regblock   |eagerFork_RegisterBLock_68        |      2|
|71    |  fork_0                          |fork__parameterized1              |      7|
|72    |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_54        |      1|
|73    |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_55        |      3|
|74    |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_56        |      3|
|75    |  fork_1                          |fork__parameterized2              |      9|
|76    |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_52        |      2|
|77    |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_53        |      7|
|78    |  fork_2                          |fork__parameterized1_8            |     10|
|79    |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_49        |      6|
|80    |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_50        |      2|
|81    |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_51        |      2|
|82    |  fork_5                          |fork__parameterized2_9            |      2|
|83    |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_47        |      1|
|84    |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_48        |      1|
|85    |  fork_6                          |fork__parameterized4              |     29|
|86    |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock           |      6|
|87    |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_40        |      4|
|88    |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_41        |      8|
|89    |    \generateBlocks[3].regblock   |eagerFork_RegisterBLock_42        |      3|
|90    |    \generateBlocks[4].regblock   |eagerFork_RegisterBLock_43        |      2|
|91    |    \generateBlocks[5].regblock   |eagerFork_RegisterBLock_44        |      2|
|92    |    \generateBlocks[6].regblock   |eagerFork_RegisterBLock_45        |      2|
|93    |    \generateBlocks[7].regblock   |eagerFork_RegisterBLock_46        |      2|
|94    |  icmp_26                         |icmp_ult_op                       |      4|
|95    |  load_22                         |mc_load_op                        |    135|
|96    |    Buffer_1                      |TEHB__parameterized0_38           |     65|
|97    |    Buffer_2                      |TEHB__parameterized0_39           |     70|
|98    |  mul_10                          |mul_op                            |     44|
|99    |    buff                          |delay_buffer_35                   |      6|
|100   |    multiply_unit                 |mul_4_stage_36                    |     37|
|101   |    oehb                          |OEHB_37                           |      1|
|102   |  mul_12                          |mul_op_10                         |     44|
|103   |    buff                          |delay_buffer_32                   |      6|
|104   |    multiply_unit                 |mul_4_stage_33                    |     37|
|105   |    oehb                          |OEHB_34                           |      1|
|106   |  mul_14                          |mul_op_11                         |     46|
|107   |    buff                          |delay_buffer_29                   |      6|
|108   |    multiply_unit                 |mul_4_stage_30                    |     37|
|109   |    oehb                          |OEHB_31                           |      3|
|110   |  mul_16                          |mul_op_12                         |     46|
|111   |    buff                          |delay_buffer_26                   |      6|
|112   |    multiply_unit                 |mul_4_stage_27                    |     37|
|113   |    oehb                          |OEHB_28                           |      3|
|114   |  mul_18                          |mul_op_13                         |     47|
|115   |    buff                          |delay_buffer_23                   |      6|
|116   |    multiply_unit                 |mul_4_stage_24                    |     37|
|117   |    oehb                          |OEHB_25                           |      4|
|118   |  mul_6                           |mul_op_14                         |     45|
|119   |    buff                          |delay_buffer_20                   |      6|
|120   |    multiply_unit                 |mul_4_stage_21                    |     37|
|121   |    oehb                          |OEHB_22                           |      2|
|122   |  mul_8                           |mul_op_15                         |     45|
|123   |    buff                          |delay_buffer                      |      6|
|124   |    multiply_unit                 |mul_4_stage                       |     37|
|125   |    oehb                          |OEHB_19                           |      2|
|126   |  phiC_0                          |mux__parameterized0               |      3|
|127   |    tehb1                         |TEHB_18                           |      3|
|128   |  phi_1                           |mux                               |     66|
|129   |    tehb1                         |TEHB__parameterized0_17           |     66|
|130   |  phi_n11                         |merge                             |     27|
|131   |    tehb1                         |TEHB__parameterized0_16           |     27|
|132   |  ret_0                           |ret_op                            |     65|
|133   |    tehb                          |TEHB__parameterized0              |     65|
|134   |  start_0                         |start_node                        |      9|
|135   |    startBuff                     |elasticBuffer                     |      5|
|136   |      oehb1                       |OEHB                              |      1|
|137   |      tehb1                       |TEHB                              |      4|
+------+----------------------------------+----------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:21 ; elapsed = 00:19:08 . Memory (MB): peak = 3434.684 ; gain = 1642.609 ; free physical = 1972 ; free virtual = 5119
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 159 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:12 ; elapsed = 00:18:50 . Memory (MB): peak = 3434.684 ; gain = 1523.793 ; free physical = 6446 ; free virtual = 9601
Synthesis Optimization Complete : Time (s): cpu = 00:06:23 ; elapsed = 00:19:13 . Memory (MB): peak = 3434.684 ; gain = 1642.609 ; free physical = 6458 ; free virtual = 9601
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:01 . Memory (MB): peak = 3434.684 ; gain = 0.000 ; free physical = 6416 ; free virtual = 9560
INFO: [Netlist 29-17] Analyzing 8173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/vecTrans/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3434.684 ; gain = 0.000 ; free physical = 6375 ; free virtual = 9519
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 40 instances
  RAM64M => RAM64M (RAMD64E(x4)): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
315 Infos, 168 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:35 ; elapsed = 00:19:43 . Memory (MB): peak = 3434.684 ; gain = 1917.332 ; free physical = 6679 ; free virtual = 9824
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 18:20:08 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : vecTrans
| Device       : 7k160tfbg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 84248 |     0 |    101400 | 83.08 |
|   LUT as Logic             | 84076 |     0 |    101400 | 82.92 |
|   LUT as Memory            |   172 |     0 |     35000 |  0.49 |
|     LUT as Distributed RAM |   172 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  8900 |     0 |    202800 |  4.39 |
|   Register as Flip Flop    |  8900 |     0 |    202800 |  4.39 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  4690 |     0 |     50700 |  9.25 |
| F8 Muxes                   |    40 |     0 |     25350 |  0.16 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 248   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 8619  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   21 |     0 |       600 |  3.50 |
|   DSP48E1 only |   21 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 37075 |                 LUT |
| LUT4     | 36323 |                 LUT |
| LUT5     | 18204 |                 LUT |
| FDRE     |  8619 |        Flop & Latch |
| MUXF7    |  4690 |               MuxFx |
| CARRY4   |  3379 |          CarryLogic |
| LUT3     |  3276 |                 LUT |
| LUT2     |  3034 |                 LUT |
| FDCE     |   248 |        Flop & Latch |
| RAMD32   |   240 |  Distributed Memory |
| RAMS32   |    80 |  Distributed Memory |
| LUT1     |    67 |                 LUT |
| MUXF8    |    40 |               MuxFx |
| FDPE     |    33 |        Flop & Latch |
| DSP48E1  |    21 |    Block Arithmetic |
| RAMD64E  |    12 |  Distributed Memory |
+----------+-------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 18:20:35 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : vecTrans
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.931ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/loadQ/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.563ns  (logic 0.945ns (12.495%)  route 6.618ns (87.505%))
  Logic Levels:           12  (LUT3=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9252, unset)         0.672     0.672    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 r  c_LSQ_A/loadQ/head_reg[2]/Q
                         net (fo=248, unplaced)       0.665     1.546    c_LSQ_A/loadQ/head_reg[4]_0[2]
                         LUT5 (Prop_lut5_I0_O)        0.153     1.699 r  c_LSQ_A/loadQ/loadCompleted_4_i_2/O
                         net (fo=13, unplaced)        0.390     2.089    c_LSQ_A/loadQ/loadCompleted_4_i_2_n_0
                         LUT3 (Prop_lut3_I0_O)        0.053     2.142 r  c_LSQ_A/loadQ/Tail[3]_i_23/O
                         net (fo=3, unplaced)         0.683     2.825    c_LSQ_A/loadQ/Tail[3]_i_23_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     2.878 f  c_LSQ_A/loadQ/Tail[3]_i_9/O
                         net (fo=5, unplaced)         0.549     3.427    c_LSQ_A/loadQ/Tail[3]_i_9_n_0
                         LUT3 (Prop_lut3_I0_O)        0.053     3.480 f  c_LSQ_A/loadQ/Tail[3]_i_4/O
                         net (fo=93, unplaced)        0.438     3.918    c_LSQ_A/loadQ/dataKnown_15_reg_0
                         LUT3 (Prop_lut3_I2_O)        0.053     3.971 r  c_LSQ_A/loadQ/Empty_i_3__3/O
                         net (fo=2, unplaced)         0.351     4.322    Buffer_5/oehb1/gen_assignements[0].first_assignment.regs_reg[0]_0
                         LUT5 (Prop_lut5_I3_O)        0.053     4.375 f  Buffer_5/oehb1/gen_assignements[0].first_assignment.regs[0]_i_2__2/O
                         net (fo=2, unplaced)         0.532     4.907    Buffer_5/oehb1/validArray_reg[0]_2
                         LUT5 (Prop_lut5_I1_O)        0.053     4.960 f  Buffer_5/oehb1/validArray[0]_i_2/O
                         net (fo=9, unplaced)         0.381     5.341    fork_6/generateBlocks[0].regblock/head[4]_i_38
                         LUT6 (Prop_lut6_I1_O)        0.053     5.394 f  fork_6/generateBlocks[0].regblock/loadCompleted_15_i_4/O
                         net (fo=10, unplaced)        0.707     6.101    fork_6/generateBlocks[0].regblock/reg_value_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.053     6.154 f  fork_6/generateBlocks[0].regblock/loadCompleted_15_i_3/O
                         net (fo=45, unplaced)        0.420     6.574    c_LSQ_A/loadQ/loadCompleted_28_reg_0
                         LUT6 (Prop_lut6_I5_O)        0.053     6.627 r  c_LSQ_A/loadQ/head[4]_i_13/O
                         net (fo=1, unplaced)         0.664     7.291    c_LSQ_A/loadQ/head[4]_i_13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     7.344 r  c_LSQ_A/loadQ/head[4]_i_4/O
                         net (fo=1, unplaced)         0.461     7.805    c_LSQ_A/loadQ/head[4]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     7.858 r  c_LSQ_A/loadQ/head[4]_i_1__0/O
                         net (fo=6, unplaced)         0.377     8.235    c_LSQ_A/loadQ/_T_425894
                         FDRE                                         r  c_LSQ_A/loadQ/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=9252, unset)         0.638     4.638    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/head_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.299     4.304    c_LSQ_A/loadQ/head_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                 -3.931    




report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 3434.684 ; gain = 0.000 ; free physical = 6275 ; free virtual = 9438
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3438.766 ; gain = 4.082 ; free physical = 6271 ; free virtual = 9434

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: b394db5f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6271 ; free virtual = 9434

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 73fe04a4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6292 ; free virtual = 9456
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 17 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d2256d18

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6291 ; free virtual = 9455
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7bf3d380

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6287 ; free virtual = 9450
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 7bf3d380

Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6287 ; free virtual = 9451
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 7bf3d380

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6315 ; free virtual = 9478
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 7bf3d380

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6315 ; free virtual = 9479
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              17  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6316 ; free virtual = 9480
Ending Logic Optimization Task | Checksum: 1760768a6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6317 ; free virtual = 9480

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1760768a6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6316 ; free virtual = 9480

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1760768a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6316 ; free virtual = 9480

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6316 ; free virtual = 9480
Ending Netlist Obfuscation Task | Checksum: 1760768a6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6316 ; free virtual = 9480
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 3438.766 ; gain = 4.082 ; free physical = 6316 ; free virtual = 9480
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6314 ; free virtual = 9479
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b497f35c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6314 ; free virtual = 9479
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6314 ; free virtual = 9479

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6b8f5ec9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6225 ; free virtual = 9390

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6c00b2c8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6023 ; free virtual = 9190

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6c00b2c8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6023 ; free virtual = 9190
Phase 1 Placer Initialization | Checksum: 6c00b2c8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6020 ; free virtual = 9187

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 122d09713

Time (s): cpu = 00:00:23 ; elapsed = 00:00:52 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5954 ; free virtual = 9122

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 32 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1006 nets or cells. Created 1000 new cells, deleted 6 existing cells and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net c_LSQ_A/storeQ/head_reg[4]_rep__1_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net c_LSQ_A/storeQ/head_reg[0]_rep__0_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net c_LSQ_A/storeQ/head_reg[1]_rep__2_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net c_LSQ_A/storeQ/head_reg[2]_rep__2_0. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 22 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 22 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5796 ; free virtual = 8970
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5796 ; free virtual = 8970
INFO: [Physopt 32-117] Net c_LSQ_A/storeQ/head[1]_rep__2_i_1_n_0 could not be optimized because driver c_LSQ_A/storeQ/head[1]_rep__2_i_1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5796 ; free virtual = 8970

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |              6  |                  1006  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |           22  |              0  |                     4  |           0  |           1  |  00:00:22  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1022  |              6  |                  1010  |           0  |           8  |  00:00:24  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1c41d874e

Time (s): cpu = 00:02:38 ; elapsed = 00:06:45 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5924 ; free virtual = 9104
Phase 2.2 Global Placement Core | Checksum: fefa89a0

Time (s): cpu = 00:02:55 ; elapsed = 00:07:11 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5777 ; free virtual = 8965
Phase 2 Global Placement | Checksum: fefa89a0

Time (s): cpu = 00:02:55 ; elapsed = 00:07:12 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5805 ; free virtual = 8992

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18f3d50d1

Time (s): cpu = 00:03:06 ; elapsed = 00:07:28 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5949 ; free virtual = 9158

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1660acddb

Time (s): cpu = 00:03:24 ; elapsed = 00:07:48 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5945 ; free virtual = 9155

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b02ba534

Time (s): cpu = 00:03:26 ; elapsed = 00:07:50 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5946 ; free virtual = 9156

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15a832c8b

Time (s): cpu = 00:03:26 ; elapsed = 00:07:50 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5946 ; free virtual = 9156

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 17f6ea0d5

Time (s): cpu = 00:03:47 ; elapsed = 00:08:15 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5978 ; free virtual = 9188

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: ea4b5fb2

Time (s): cpu = 00:04:15 ; elapsed = 00:09:16 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5963 ; free virtual = 9110

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 180b0ec8e

Time (s): cpu = 00:04:19 ; elapsed = 00:09:21 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5971 ; free virtual = 9118

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ecfffe99

Time (s): cpu = 00:04:20 ; elapsed = 00:09:22 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5972 ; free virtual = 9119

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d253281f

Time (s): cpu = 00:04:51 ; elapsed = 00:09:55 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5970 ; free virtual = 9118
Phase 3 Detail Placement | Checksum: 1d253281f

Time (s): cpu = 00:04:51 ; elapsed = 00:09:56 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5970 ; free virtual = 9118

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ebb0bec3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ebb0bec3

Time (s): cpu = 00:05:12 ; elapsed = 00:10:19 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6015 ; free virtual = 9162
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.796. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 183940c90

Time (s): cpu = 00:05:49 ; elapsed = 00:10:58 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6005 ; free virtual = 9153
Phase 4.1 Post Commit Optimization | Checksum: 183940c90

Time (s): cpu = 00:05:49 ; elapsed = 00:10:59 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6005 ; free virtual = 9153

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 183940c90

Time (s): cpu = 00:05:50 ; elapsed = 00:11:00 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6008 ; free virtual = 9156

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 183940c90

Time (s): cpu = 00:05:51 ; elapsed = 00:11:01 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6013 ; free virtual = 9161

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6013 ; free virtual = 9161
Phase 4.4 Final Placement Cleanup | Checksum: cbb232fd

Time (s): cpu = 00:05:51 ; elapsed = 00:11:01 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6013 ; free virtual = 9161
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cbb232fd

Time (s): cpu = 00:05:52 ; elapsed = 00:11:02 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6013 ; free virtual = 9161
Ending Placer Task | Checksum: 4db6e4b7

Time (s): cpu = 00:05:52 ; elapsed = 00:11:02 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6013 ; free virtual = 9161
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:55 ; elapsed = 00:11:08 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 6126 ; free virtual = 9274
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: 1ca0b692 ConstDB: 0 ShapeSum: 31162e25 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1408892db

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5901 ; free virtual = 9049
Post Restoration Checksum: NetGraph: b52a35ed NumContArr: 8b5e5cee Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1408892db

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5864 ; free virtual = 9013

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1408892db

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5854 ; free virtual = 9003

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1408892db

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3438.766 ; gain = 0.000 ; free physical = 5854 ; free virtual = 9003
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 210984c90

Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 3492.766 ; gain = 54.000 ; free physical = 5692 ; free virtual = 8859
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.664 | TNS=-42697.076| WHS=-0.228 | THS=-162.078|

Phase 2 Router Initialization | Checksum: 21da8b14c

Time (s): cpu = 00:00:53 ; elapsed = 00:01:09 . Memory (MB): peak = 3504.766 ; gain = 66.000 ; free physical = 5718 ; free virtual = 8897

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 89829
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 89829
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: 222ed4d10

Time (s): cpu = 00:01:43 ; elapsed = 00:02:24 . Memory (MB): peak = 3505.770 ; gain = 67.004 ; free physical = 5758 ; free virtual = 8935
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 3 Initial Routing | Checksum: 17633b7aa

Time (s): cpu = 00:02:25 ; elapsed = 00:03:40 . Memory (MB): peak = 3515.770 ; gain = 77.004 ; free physical = 5765 ; free virtual = 8931
INFO: [Route 35-580] Design has 143 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                          c_LSQ_A/loadQ/checkBits_29_reg/D|
|                      clk |                      clk |                                                                    c_LSQ_A/loadQ/bypassInitiated_30_reg/D|
|                      clk |                      clk |                                                                          c_LSQ_A/loadQ/checkBits_30_reg/D|
|                      clk |                      clk |                                                                    c_LSQ_A/storeQ/storeCompleted_17_reg/D|
|                      clk |                      clk |                                                                    c_LSQ_A/loadQ/bypassInitiated_28_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 86686
 Number of Nodes with overlaps = 34801
 Number of Nodes with overlaps = 17392
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.779 | TNS=-52423.220| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 17392
Phase 4.1 Global Iteration 0 | Checksum: 11e76687b

Time (s): cpu = 00:29:12 ; elapsed = 01:27:49 . Memory (MB): peak = 3545.770 ; gain = 107.004 ; free physical = 5585 ; free virtual = 8865

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 54584
 Number of Nodes with overlaps = 15718
 Number of Nodes with overlaps = 3206
 Number of Nodes with overlaps = 962
 Number of Nodes with overlaps = 267
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.485 | TNS=-55268.225| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e7eda516

Time (s): cpu = 00:37:43 ; elapsed = 01:38:21 . Memory (MB): peak = 3545.770 ; gain = 107.004 ; free physical = 5551 ; free virtual = 8833

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 276
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.932 | TNS=-55040.080| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1e964aea1

Time (s): cpu = 00:38:50 ; elapsed = 01:41:00 . Memory (MB): peak = 3545.770 ; gain = 107.004 ; free physical = 5567 ; free virtual = 8849

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 817
 Number of Nodes with overlaps = 1056
 Number of Nodes with overlaps = 632
 Number of Nodes with overlaps = 319
 Number of Nodes with overlaps = 219
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.717 | TNS=-54458.349| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1b7ce4674

Time (s): cpu = 00:41:45 ; elapsed = 01:47:43 . Memory (MB): peak = 3545.770 ; gain = 107.004 ; free physical = 5510 ; free virtual = 8793

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 1497
 Number of Nodes with overlaps = 1001
 Number of Nodes with overlaps = 560
 Number of Nodes with overlaps = 215
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.495 | TNS=-54047.923| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 16ccdb08a

Time (s): cpu = 02:26:22 ; elapsed = 05:47:38 . Memory (MB): peak = 3547.770 ; gain = 109.004 ; free physical = 5104 ; free virtual = 8740

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 1167
 Number of Nodes with overlaps = 1182
 Number of Nodes with overlaps = 461
 Number of Nodes with overlaps = 270
 Number of Nodes with overlaps = 177
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.420 | TNS=-53793.428| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 15120efbb

Time (s): cpu = 04:35:04 ; elapsed = 12:28:44 . Memory (MB): peak = 3559.770 ; gain = 121.004 ; free physical = 4560 ; free virtual = 8681
Phase 4 Rip-up And Reroute | Checksum: 15120efbb

Time (s): cpu = 04:35:04 ; elapsed = 12:28:44 . Memory (MB): peak = 3559.770 ; gain = 121.004 ; free physical = 4561 ; free virtual = 8682

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1fb5731d6

Time (s): cpu = 04:35:08 ; elapsed = 12:28:48 . Memory (MB): peak = 3559.770 ; gain = 121.004 ; free physical = 4558 ; free virtual = 8679
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.420 | TNS=-53476.604| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1c6c6a173

Time (s): cpu = 04:35:19 ; elapsed = 12:29:10 . Memory (MB): peak = 3559.770 ; gain = 121.004 ; free physical = 4548 ; free virtual = 8669

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c6c6a173

Time (s): cpu = 04:35:19 ; elapsed = 12:29:10 . Memory (MB): peak = 3559.770 ; gain = 121.004 ; free physical = 4549 ; free virtual = 8670
Phase 5 Delay and Skew Optimization | Checksum: 1c6c6a173

Time (s): cpu = 04:35:19 ; elapsed = 12:29:11 . Memory (MB): peak = 3559.770 ; gain = 121.004 ; free physical = 4549 ; free virtual = 8670

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 169854a37

Time (s): cpu = 04:35:25 ; elapsed = 12:29:23 . Memory (MB): peak = 3559.770 ; gain = 121.004 ; free physical = 4551 ; free virtual = 8672
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.274 | TNS=-53415.908| WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15efb359a

Time (s): cpu = 04:35:25 ; elapsed = 12:29:23 . Memory (MB): peak = 3559.770 ; gain = 121.004 ; free physical = 4551 ; free virtual = 8672
Phase 6 Post Hold Fix | Checksum: 15efb359a

Time (s): cpu = 04:35:25 ; elapsed = 12:29:24 . Memory (MB): peak = 3559.770 ; gain = 121.004 ; free physical = 4551 ; free virtual = 8672

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 41.375 %
  Global Horizontal Routing Utilization  = 40.6305 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 32x32 Area, Max Cong = 85.8935%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y58 -> INT_R_X63Y89
South Dir 8x8 Area, Max Cong = 85.7545%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y90 -> INT_R_X31Y97
East Dir 4x4 Area, Max Cong = 90.5331%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y98 -> INT_FEEDTHRU_2_X52Y106
   INT_L_X12Y94 -> INT_R_X15Y97
   INT_L_X16Y94 -> INT_R_X19Y97
   INT_L_X16Y90 -> INT_R_X19Y93
West Dir 16x16 Area, Max Cong = 91.0213%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y106 -> INT_R_X47Y121
   INT_L_X32Y90 -> INT_R_X47Y105
   INT_L_X32Y74 -> INT_R_X47Y89

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 5
Effective congestion level: 6 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 4
Effective congestion level: 5 Aspect Ratio: 0.333333 Sparse Ratio: 0.75

Phase 7 Route finalize | Checksum: 1c8a6c312

Time (s): cpu = 04:35:26 ; elapsed = 12:29:26 . Memory (MB): peak = 3559.770 ; gain = 121.004 ; free physical = 4550 ; free virtual = 8671

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c8a6c312

Time (s): cpu = 04:35:27 ; elapsed = 12:29:27 . Memory (MB): peak = 3559.770 ; gain = 121.004 ; free physical = 4548 ; free virtual = 8669

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 180c282f9

Time (s): cpu = 04:35:34 ; elapsed = 12:29:42 . Memory (MB): peak = 3559.770 ; gain = 121.004 ; free physical = 4542 ; free virtual = 8663

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.274 | TNS=-53415.908| WHS=0.049  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 180c282f9

Time (s): cpu = 04:35:35 ; elapsed = 12:29:43 . Memory (MB): peak = 3559.770 ; gain = 121.004 ; free physical = 4543 ; free virtual = 8664
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 04:35:35 ; elapsed = 12:29:44 . Memory (MB): peak = 3559.770 ; gain = 121.004 ; free physical = 4590 ; free virtual = 8712

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 04:35:40 ; elapsed = 12:29:50 . Memory (MB): peak = 3559.770 ; gain = 121.004 ; free physical = 4590 ; free virtual = 8712
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Jun 24 07:02:01 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : vecTrans
| Device       : 7k160tfbg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 85002 |     0 |    101400 | 83.83 |
|   LUT as Logic             | 84830 |     0 |    101400 | 83.66 |
|   LUT as Memory            |   172 |     0 |     35000 |  0.49 |
|     LUT as Distributed RAM |   172 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  8922 |     0 |    202800 |  4.40 |
|   Register as Flip Flop    |  8922 |     0 |    202800 |  4.40 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  4690 |     0 |     50700 |  9.25 |
| F8 Muxes                   |    40 |     0 |     25350 |  0.16 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 248   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 8641  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      | 22997 |     0 |     25350 | 90.72 |
|   SLICEL                                   | 14859 |     0 |           |       |
|   SLICEM                                   |  8138 |     0 |           |       |
| LUT as Logic                               | 84830 |     0 |    101400 | 83.66 |
|   using O5 output only                     |     2 |       |           |       |
|   using O6 output only                     | 71696 |       |           |       |
|   using O5 and O6                          | 13132 |       |           |       |
| LUT as Memory                              |   172 |     0 |     35000 |  0.49 |
|   LUT as Distributed RAM                   |   172 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    12 |       |           |       |
|     using O5 and O6                        |   160 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  8922 |     0 |    202800 |  4.40 |
|   Register driven from within the Slice    |  5097 |       |           |       |
|   Register driven from outside the Slice   |  3825 |       |           |       |
|     LUT in front of the register is unused |  1449 |       |           |       |
|     LUT in front of the register is used   |  2376 |       |           |       |
| Unique Control Sets                        |   245 |       |     25350 |  0.97 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   21 |     0 |       600 |  3.50 |
|   DSP48E1 only |   21 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 37075 |                 LUT |
| LUT4     | 36323 |                 LUT |
| LUT5     | 18204 |                 LUT |
| FDRE     |  8641 |        Flop & Latch |
| MUXF7    |  4690 |               MuxFx |
| CARRY4   |  3379 |          CarryLogic |
| LUT3     |  3276 |                 LUT |
| LUT2     |  3034 |                 LUT |
| FDCE     |   248 |        Flop & Latch |
| RAMD32   |   240 |  Distributed Memory |
| RAMS32   |    80 |  Distributed Memory |
| LUT1     |    50 |                 LUT |
| MUXF8    |    40 |               MuxFx |
| FDPE     |    33 |        Flop & Latch |
| DSP48E1  |    21 |    Block Arithmetic |
| RAMD64E  |    12 |  Distributed Memory |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Jun 24 07:02:37 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : vecTrans
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -6.274ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/conflictPReg_30_27_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/loadQ/dataQ_30_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 0.867ns (8.885%)  route 8.891ns (91.115%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 5.281 - 4.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9274, unset)         1.843     1.843    c_LSQ_A/loadQ/clk
    SLICE_X21Y38         FDRE                                         r  c_LSQ_A/loadQ/conflictPReg_30_27_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.269     2.112 f  c_LSQ_A/loadQ/conflictPReg_30_27_reg/Q
                         net (fo=6, routed)           0.582     2.694    c_LSQ_A/loadQ/conflictPReg_30_27
    SLICE_X23Y40         LUT4 (Prop_lut4_I2_O)        0.053     2.747 f  c_LSQ_A/loadQ/dataQ_30[31]_i_69/O
                         net (fo=2, routed)           0.406     3.153    c_LSQ_A/loadQ/dataQ_30[31]_i_69_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I4_O)        0.053     3.206 r  c_LSQ_A/loadQ/dataQ_30[31]_i_42/O
                         net (fo=4, routed)           0.422     3.628    c_LSQ_A/loadQ/dataQ_30[31]_i_42_n_0
    SLICE_X22Y46         LUT4 (Prop_lut4_I0_O)        0.053     3.681 r  c_LSQ_A/loadQ/dataQ_30[31]_i_14__0/O
                         net (fo=8, routed)           1.116     4.797    c_LSQ_A/loadQ/dataQ_30[31]_i_14__0_n_0
    SLICE_X21Y67         LUT5 (Prop_lut5_I3_O)        0.053     4.850 r  c_LSQ_A/loadQ/dataQ_30[31]_i_16/O
                         net (fo=146, routed)         4.593     9.443    c_LSQ_A/loadQ/dataQ_30[31]_i_33_n_0
    SLICE_X78Y157        MUXF7 (Prop_muxf7_S_O)       0.183     9.626 r  c_LSQ_A/loadQ/dataQ_30_reg[5]_i_5/O
                         net (fo=1, routed)           0.616    10.242    c_LSQ_A/loadQ/dataQ_30_reg[5]_i_5_n_0
    SLICE_X74Y151        LUT6 (Prop_lut6_I3_O)        0.150    10.392 r  c_LSQ_A/loadQ/dataQ_30[5]_i_2/O
                         net (fo=1, routed)           1.156    11.548    c_LSQ_A/loadQ/dataQ_30[5]_i_2_n_0
    SLICE_X50Y137        LUT3 (Prop_lut3_I0_O)        0.053    11.601 r  c_LSQ_A/loadQ/dataQ_30[5]_i_1/O
                         net (fo=1, routed)           0.000    11.601    c_LSQ_A/loadQ/dataQ_30[5]_i_1_n_0
    SLICE_X50Y137        FDRE                                         r  c_LSQ_A/loadQ/dataQ_30_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=9274, unset)         1.281     5.281    c_LSQ_A/loadQ/clk
    SLICE_X50Y137        FDRE                                         r  c_LSQ_A/loadQ/dataQ_30_reg[5]/C
                         clock pessimism              0.010     5.291    
                         clock uncertainty           -0.035     5.256    
    SLICE_X50Y137        FDRE (Setup_fdre_C_D)        0.071     5.327    c_LSQ_A/loadQ/dataQ_30_reg[5]
  -------------------------------------------------------------------
                         required time                          5.327    
                         arrival time                         -11.601    
  -------------------------------------------------------------------
                         slack                                 -6.274    




report_timing: Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 3559.770 ; gain = 0.000 ; free physical = 4526 ; free virtual = 8647
INFO: [Common 17-206] Exiting Vivado at Sat Jun 24 07:02:38 2023...
