<annotationInfo>
<annotationInfo>
<item  id="61" filename="conv.cpp" linenumber="8" name="icmp_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln8_fu_1414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="63" filename="conv.cpp" linenumber="26" name="r" contextFuncName="conv_1" moduleName="conv_1" rtlName="r_fu_1420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="69" filename="conv.cpp" linenumber="26" name="trunc_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_fu_1426_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="72" filename="conv.cpp" linenumber="26" name="select_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1026_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="73" filename="conv.cpp" linenumber="26" name="tmp_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="74" filename="conv.cpp" linenumber="26" name="w_sum_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="77" filename="conv.cpp" linenumber="26" name="select_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1026_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="78" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="79" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="82" filename="conv.cpp" linenumber="26" name="select_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1042_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="83" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="84" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="87" filename="conv.cpp" linenumber="26" name="select_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1042_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="88" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="89" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="92" filename="conv.cpp" linenumber="26" name="select_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1026_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="93" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="94" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="97" filename="conv.cpp" linenumber="26" name="select_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1042_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="98" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="99" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="101" filename="conv.cpp" linenumber="26" name="select_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1059_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="102" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="103" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="105" filename="conv.cpp" linenumber="26" name="select_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1059_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="106" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="107" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="109" filename="conv.cpp" linenumber="26" name="select_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1075_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="110" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="111" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="113" filename="conv.cpp" linenumber="26" name="select_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1075_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="114" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="115" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="117" filename="conv.cpp" linenumber="26" name="select_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1059_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="118" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="119" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="121" filename="conv.cpp" linenumber="26" name="select_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1075_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="122" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="123" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="125" filename="conv.cpp" linenumber="26" name="select_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1093_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="126" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="127" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="129" filename="conv.cpp" linenumber="26" name="select_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1093_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="130" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="131" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="133" filename="conv.cpp" linenumber="26" name="select_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1108_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="134" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="135" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="137" filename="conv.cpp" linenumber="26" name="select_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1108_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="138" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="139" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="141" filename="conv.cpp" linenumber="26" name="select_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1093_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="142" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="143" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="145" filename="conv.cpp" linenumber="26" name="select_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1108_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="146" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="147" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="148" filename="conv.cpp" linenumber="30" name="w_sum_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="149" filename="conv.cpp" linenumber="33" name="bitcast_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln33_fu_1430_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="150" filename="conv.cpp" linenumber="33" name="tmp_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1_fu_1434_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="151" filename="conv.cpp" linenumber="33" name="trunc_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln33_fu_1444_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="152" filename="conv.cpp" linenumber="33" name="icmp_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_fu_1448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="153" filename="conv.cpp" linenumber="33" name="icmp_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_1_fu_1454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="154" filename="conv.cpp" linenumber="33" name="or_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln33_fu_1460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="155" filename="conv.cpp" linenumber="33" name="tmp_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U57" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="156" filename="conv.cpp" linenumber="33" name="and_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln33_fu_1466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="157" filename="conv.cpp" linenumber="33" name="select_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln33_fu_1472_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="166" filename="conv.cpp" linenumber="26" name="tmp_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="167" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="168" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="169" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="170" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="171" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="172" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="173" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="174" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="175" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="176" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="177" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="178" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="179" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="180" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="181" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="182" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U39" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="183" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="184" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U39" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="185" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="186" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="187" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="188" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="189" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="190" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U40" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="191" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="192" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U40" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="193" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="194" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U41" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="195" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="196" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U41" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="197" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="198" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="199" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="200" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="201" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="202" filename="conv.cpp" linenumber="30" name="w_sum_09_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="203" filename="conv.cpp" linenumber="33" name="bitcast_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln33_1_fu_1482_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="204" filename="conv.cpp" linenumber="33" name="tmp_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_3_fu_1486_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="205" filename="conv.cpp" linenumber="33" name="trunc_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln33_1_fu_1496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="206" filename="conv.cpp" linenumber="33" name="icmp_ln33_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_2_fu_1500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="207" filename="conv.cpp" linenumber="33" name="icmp_ln33_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_3_fu_1506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="208" filename="conv.cpp" linenumber="33" name="or_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln33_1_fu_1512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="209" filename="conv.cpp" linenumber="33" name="tmp_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U58" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="210" filename="conv.cpp" linenumber="33" name="and_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln33_1_fu_1518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="211" filename="conv.cpp" linenumber="33" name="select_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln33_1_fu_1524_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="220" filename="conv.cpp" linenumber="26" name="tmp_1_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U42" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="221" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="222" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U42" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="223" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="224" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U43" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="225" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="226" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U43" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="227" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="228" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="229" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="230" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U39" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="231" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="232" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U44" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="233" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="234" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U44" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="235" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="236" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U45" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="237" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="238" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U45" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="239" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="240" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U40" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="241" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="242" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U41" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="243" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="244" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U46" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="245" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="246" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U46" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="247" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="248" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U47" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="249" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="250" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U47" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="251" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="252" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="253" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="254" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="255" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="256" filename="conv.cpp" linenumber="30" name="w_sum_09_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="257" filename="conv.cpp" linenumber="33" name="bitcast_ln33_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln33_2_fu_1534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="258" filename="conv.cpp" linenumber="33" name="tmp_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_5_fu_1538_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="259" filename="conv.cpp" linenumber="33" name="trunc_ln33_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln33_2_fu_1548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="260" filename="conv.cpp" linenumber="33" name="icmp_ln33_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_4_fu_1552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="261" filename="conv.cpp" linenumber="33" name="icmp_ln33_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_5_fu_1558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="262" filename="conv.cpp" linenumber="33" name="or_ln33_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln33_2_fu_1564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="263" filename="conv.cpp" linenumber="33" name="tmp_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U57" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="264" filename="conv.cpp" linenumber="33" name="and_ln33_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln33_2_fu_1570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="265" filename="conv.cpp" linenumber="33" name="select_ln33_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln33_2_fu_1576_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="274" filename="conv.cpp" linenumber="26" name="tmp_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U48" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="275" filename="conv.cpp" linenumber="26" name="w_sum_3_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="276" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U48" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="277" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="278" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U42" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="279" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="280" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U43" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="281" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="284" filename="conv.cpp" linenumber="26" name="select_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1026_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="285" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="286" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="289" filename="conv.cpp" linenumber="26" name="select_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1042_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="290" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="291" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="292" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U49" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="293" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="294" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U49" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="295" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="296" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U44" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="297" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="298" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U45" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="299" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="301" filename="conv.cpp" linenumber="26" name="select_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1059_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="302" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="303" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="305" filename="conv.cpp" linenumber="26" name="select_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1075_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="306" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U39" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="307" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="308" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U50" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="309" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="310" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U50" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="311" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="312" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U46" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="313" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="314" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U40" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="315" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="317" filename="conv.cpp" linenumber="26" name="select_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1093_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="318" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U41" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="319" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="321" filename="conv.cpp" linenumber="26" name="select_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_1108_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="322" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U42" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="323" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="324" filename="conv.cpp" linenumber="30" name="w_sum_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="325" filename="conv.cpp" linenumber="33" name="bitcast_ln33_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln33_3_fu_1586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="326" filename="conv.cpp" linenumber="33" name="tmp_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_7_fu_1590_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="327" filename="conv.cpp" linenumber="33" name="trunc_ln33_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln33_3_fu_1600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="328" filename="conv.cpp" linenumber="33" name="icmp_ln33_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_6_fu_1604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="329" filename="conv.cpp" linenumber="33" name="icmp_ln33_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_7_fu_1610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="330" filename="conv.cpp" linenumber="33" name="or_ln33_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln33_3_fu_1616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="331" filename="conv.cpp" linenumber="33" name="tmp_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U58" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="332" filename="conv.cpp" linenumber="33" name="and_ln33_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln33_3_fu_1622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="333" filename="conv.cpp" linenumber="33" name="select_ln33_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln33_3_fu_1628_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="342" filename="conv.cpp" linenumber="26" name="tmp_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U51" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="343" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="344" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U51" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="345" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="346" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U47" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="347" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="348" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U48" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="349" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="350" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U43" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="351" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="352" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U44" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="353" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="354" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U52" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="355" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="356" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U52" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="357" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="358" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U49" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="359" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="360" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U50" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="361" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="362" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U45" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="363" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="364" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U46" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="365" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="366" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U53" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="367" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="368" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U53" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="369" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="370" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U51" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="371" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="372" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U47" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="373" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="374" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U48" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="375" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="376" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U49" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="377" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="378" filename="conv.cpp" linenumber="30" name="w_sum_113_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="379" filename="conv.cpp" linenumber="33" name="bitcast_ln33_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln33_4_fu_1638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="380" filename="conv.cpp" linenumber="33" name="tmp_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_9_fu_1642_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="381" filename="conv.cpp" linenumber="33" name="trunc_ln33_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln33_4_fu_1652_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="382" filename="conv.cpp" linenumber="33" name="icmp_ln33_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_8_fu_1656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="383" filename="conv.cpp" linenumber="33" name="icmp_ln33_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_9_fu_1662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="384" filename="conv.cpp" linenumber="33" name="or_ln33_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln33_4_fu_1668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="385" filename="conv.cpp" linenumber="33" name="tmp_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U57" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="386" filename="conv.cpp" linenumber="33" name="and_ln33_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln33_4_fu_1674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="387" filename="conv.cpp" linenumber="33" name="select_ln33_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln33_4_fu_1680_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="396" filename="conv.cpp" linenumber="26" name="tmp_1_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U54" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="397" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="398" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U54" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="399" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="400" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U52" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="401" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="402" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U53" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="403" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="404" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U50" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="405" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="406" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U51" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="407" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="408" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U55" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="409" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="410" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U55" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="411" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="412" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U54" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="413" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="414" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U55" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="415" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="416" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U52" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="417" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="418" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U53" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="419" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="420" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U56" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="421" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="422" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U56" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="423" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="424" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U56" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="425" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="426" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U54" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="427" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="428" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U55" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="429" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="430" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U56" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="431" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="432" filename="conv.cpp" linenumber="30" name="w_sum_113_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="433" filename="conv.cpp" linenumber="33" name="bitcast_ln33_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln33_5_fu_1690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="434" filename="conv.cpp" linenumber="33" name="tmp_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_10_fu_1694_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="435" filename="conv.cpp" linenumber="33" name="trunc_ln33_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln33_5_fu_1704_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="436" filename="conv.cpp" linenumber="33" name="icmp_ln33_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_10_fu_1708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="437" filename="conv.cpp" linenumber="33" name="icmp_ln33_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_11_fu_1714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="438" filename="conv.cpp" linenumber="33" name="or_ln33_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln33_5_fu_1720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="439" filename="conv.cpp" linenumber="33" name="tmp_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U58" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="440" filename="conv.cpp" linenumber="33" name="and_ln33_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln33_5_fu_1726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="441" filename="conv.cpp" linenumber="33" name="select_ln33_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln33_5_fu_1732_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<\/annotationInfo>
</annotationInfo>
