Analysis & Synthesis report for toolflow
Wed May  1 14:30:31 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 12. Parameter Settings for User Entity Instance: mem:IMem
 13. Parameter Settings for User Entity Instance: mem:DMem
 14. Parameter Settings for User Entity Instance: mux2t1_N:RTorRD
 15. Parameter Settings for User Entity Instance: mux2t1_N:JalRegAddress
 16. Parameter Settings for User Entity Instance: mux2t1_N:JRegAddress
 17. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:Zero
 18. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS
 19. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS
 20. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS
 21. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS
 22. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS
 23. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS
 24. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS
 25. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS
 26. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS
 27. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS
 28. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS
 29. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS
 30. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS
 31. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS
 32. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS
 33. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS
 34. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS
 35. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS
 36. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS
 37. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS
 38. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS
 39. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS
 40. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS
 41. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS
 42. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS
 43. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS
 44. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS
 45. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS
 46. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS
 47. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS
 48. Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS
 49. Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:AddOps
 50. Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm
 51. Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:AddOps|onescomp_N:sub
 52. Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:mux
 53. Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder
 54. Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:SubOps
 55. Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:SubOps|mux2t1_N:BorImm
 56. Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:SubOps|onescomp_N:sub
 57. Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:SubOps|mux2t1_N:mux
 58. Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder
 59. Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:zerocheck
 60. Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:zerocheck|mux2t1_N:BorImm
 61. Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:zerocheck|onescomp_N:sub
 62. Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:zerocheck|mux2t1_N:mux
 63. Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder
 64. Parameter Settings for User Entity Instance: ALU:ALUnit|mux2t1_N:AndOps
 65. Parameter Settings for User Entity Instance: ALU:ALUnit|mux2t1_N:OrOps
 66. Parameter Settings for User Entity Instance: ALU:ALUnit|mux2t1_N:XorOps
 67. Parameter Settings for User Entity Instance: ALU:ALUnit|mux2t1_N:SLLorSLLV
 68. Parameter Settings for User Entity Instance: ALU:ALUnit|mux2t1_N:SRLorSRLV
 69. Parameter Settings for User Entity Instance: ALU:ALUnit|mux2t1_N:SRAorSRAV
 70. Parameter Settings for User Entity Instance: ALU:ALUnit|mux2t1_N:sltsetmux
 71. Parameter Settings for User Entity Instance: ALU:ALUnit|mux2t1_N:sltisetmux
 72. Parameter Settings for User Entity Instance: ALU:ALUnit|mux2t1_N:sltmux
 73. Parameter Settings for User Entity Instance: mux2t1_N:LuiorMemAddr
 74. Parameter Settings for User Entity Instance: mux2t1_N:MemtoRegMux
 75. Parameter Settings for User Entity Instance: FetchLogic:fetch|PC:PC1
 76. Parameter Settings for User Entity Instance: FetchLogic:fetch|PC:PC1|mux2t1_N:mux
 77. Parameter Settings for User Entity Instance: FetchLogic:fetch|PC:PC1|n_bit_reg:reg
 78. Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:PCplus4
 79. Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:PCplus4|mux2t1_N:BorImm
 80. Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:PCplus4|onescomp_N:sub
 81. Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:PCplus4|mux2t1_N:mux
 82. Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:PCplus4|fulladder_N:adder
 83. Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:JALOutput
 84. Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:JALOutput|mux2t1_N:BorImm
 85. Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:JALOutput|onescomp_N:sub
 86. Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:JALOutput|mux2t1_N:mux
 87. Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder
 88. Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:BranchAddress
 89. Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:BranchAddress|mux2t1_N:BorImm
 90. Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:BranchAddress|onescomp_N:sub
 91. Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:BranchAddress|mux2t1_N:mux
 92. Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder
 93. Parameter Settings for User Entity Instance: FetchLogic:fetch|mux2t1_N:branchorincrament
 94. Parameter Settings for User Entity Instance: FetchLogic:fetch|mux2t1_N:branchtojump
 95. Parameter Settings for User Entity Instance: FetchLogic:fetch|mux2t1_N:jumptojr
 96. Port Connectivity Checks: "FetchLogic:fetch|addersubtractor_N:BranchAddress"
 97. Port Connectivity Checks: "FetchLogic:fetch|addersubtractor_N:JALOutput"
 98. Port Connectivity Checks: "FetchLogic:fetch|addersubtractor_N:PCplus4"
 99. Port Connectivity Checks: "FetchLogic:fetch|PC:PC1|n_bit_reg:reg"
100. Port Connectivity Checks: "FetchLogic:fetch|PC:PC1|mux2t1_N:mux"
101. Port Connectivity Checks: "FetchLogic:fetch|PC:PC1"
102. Port Connectivity Checks: "FetchLogic:fetch"
103. Port Connectivity Checks: "control:ControlUnit"
104. Port Connectivity Checks: "mux2t1_N:LuiorMemAddr"
105. Port Connectivity Checks: "ALU:ALUnit|mux2t1_N:sltisetmux"
106. Port Connectivity Checks: "ALU:ALUnit|mux2t1_N:sltsetmux"
107. Port Connectivity Checks: "ALU:ALUnit|barrel_shifter:SRAVOps"
108. Port Connectivity Checks: "ALU:ALUnit|barrel_shifter:SRAOps"
109. Port Connectivity Checks: "ALU:ALUnit|barrel_shifter:SRLVOps"
110. Port Connectivity Checks: "ALU:ALUnit|barrel_shifter:SRLOps"
111. Port Connectivity Checks: "ALU:ALUnit|barrel_shifter:SLLVOps"
112. Port Connectivity Checks: "ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:typeSelectIn"
113. Port Connectivity Checks: "ALU:ALUnit|barrel_shifter:SLLOps"
114. Port Connectivity Checks: "ALU:ALUnit|addersubtractor_N:zerocheck"
115. Port Connectivity Checks: "ALU:ALUnit|addersubtractor_N:SubOps"
116. Port Connectivity Checks: "ALU:ALUnit|addersubtractor_N:AddOps"
117. Port Connectivity Checks: "ALU:ALUnit"
118. Port Connectivity Checks: "mips_reg_file:RegisterFile|n_bit_reg:Zero"
119. Port Connectivity Checks: "mux2t1_N:JRegAddress"
120. Port Connectivity Checks: "mux2t1_N:JalRegAddress"
121. Post-Synthesis Netlist Statistics for Top Partition
122. Elapsed Time Per Partition
123. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May  1 14:30:30 2024           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; MIPS_Processor                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 115,262                                         ;
;     Total combinational functions  ; 48,798                                          ;
;     Dedicated logic registers      ; 66,560                                          ;
; Total registers                    ; 66560                                           ;
; Total pins                         ; 99                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_Processor     ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-12        ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+------------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                            ; Library ;
+------------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------+---------+
; ../../proj/src/MIPS_types.vhd                  ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/MIPS_types.vhd                  ;         ;
; ../../proj/src/Previous/andg2.vhd              ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/andg2.vhd              ;         ;
; ../../proj/src/Previous/bit_width_extender.vhd ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/bit_width_extender.vhd ;         ;
; ../../proj/src/Previous/decoder_5to32.vhd      ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/decoder_5to32.vhd      ;         ;
; ../../proj/src/Previous/dffg.vhd               ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/dffg.vhd               ;         ;
; ../../proj/src/Previous/fulladder1bit.vhd      ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder1bit.vhd      ;         ;
; ../../proj/src/Previous/fulladder_N.vhd        ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder_N.vhd        ;         ;
; ../../proj/src/Previous/mux2t1.vhd             ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1.vhd             ;         ;
; ../../proj/src/Previous/mux2t1_N.vhd           ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1_N.vhd           ;         ;
; ../../proj/src/Previous/mux32to1.vhd           ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux32to1.vhd           ;         ;
; ../../proj/src/Previous/n_bit_reg.vhd          ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/n_bit_reg.vhd          ;         ;
; ../../proj/src/Previous/onescomp_N.vhd         ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/onescomp_N.vhd         ;         ;
; ../../proj/src/Previous/org2.vhd               ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/org2.vhd               ;         ;
; ../../proj/src/Previous/xorg2.vhd              ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/xorg2.vhd              ;         ;
; ../../proj/src/TopLevel/MIPS_Processor.vhd     ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd     ;         ;
; ../../proj/src/TopLevel/PC.vhd                 ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/PC.vhd                 ;         ;
; ../../proj/src/TopLevel/addersubtractor_N.vhd  ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/addersubtractor_N.vhd  ;         ;
; ../../proj/src/TopLevel/alu.vhd                ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/alu.vhd                ;         ;
; ../../proj/src/TopLevel/barrel_shifter.vhd     ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/barrel_shifter.vhd     ;         ;
; ../../proj/src/TopLevel/control.vhd            ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/control.vhd            ;         ;
; ../../proj/src/TopLevel/fetch.vhd              ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/fetch.vhd              ;         ;
; ../../proj/src/TopLevel/mem.vhd                ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/mem.vhd                ;         ;
; ../../proj/src/TopLevel/registerfile.vhd       ; yes             ; User VHDL File  ; /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd       ;         ;
+------------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 115,262    ;
;                                             ;            ;
; Total combinational functions               ; 48798      ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 46057      ;
;     -- 3 input functions                    ; 1570       ;
;     -- <=2 input functions                  ; 1171       ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 48767      ;
;     -- arithmetic mode                      ; 31         ;
;                                             ;            ;
; Total registers                             ; 66560      ;
;     -- Dedicated logic registers            ; 66560      ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 99         ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 66560      ;
; Total fan-out                               ; 392082     ;
; Average fan-out                             ; 3.39       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Entity Name        ; Library Name ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |MIPS_Processor                                             ; 48798 (93)          ; 66560 (0)                 ; 0           ; 0            ; 0       ; 0         ; 99   ; 0            ; |MIPS_Processor                                                                                                                           ; MIPS_Processor     ; work         ;
;    |ALU:ALUnit|                                             ; 1312 (562)          ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit                                                                                                                ; ALU                ; work         ;
;       |addersubtractor_N:AddOps|                            ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps                                                                                       ; addersubtractor_N  ; work         ;
;          |fulladder_N:adder|                                ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder                                                                     ; fulladder_N        ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:10:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:10:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:10:fulladderi|org2:o1               ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:11:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:11:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:11:fulladderi|org2:o1               ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:11:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:12:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:12:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:12:fulladderi|org2:o1               ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:13:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:13:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:13:fulladderi|org2:o1               ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:14:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:14:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:14:fulladderi|org2:o1               ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:14:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:15:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:15:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:15:fulladderi|org2:o1               ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:16:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:16:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:16:fulladderi|org2:o1               ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:17:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:17:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:17:fulladderi|org2:o1               ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:18:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:18:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:18:fulladderi|org2:o1               ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:18:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:19:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:19:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:19:fulladderi|org2:o1               ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:1:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:1:fulladderi                        ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:1:fulladderi|org2:o1                ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:1:fulladderi|xorg2:x2               ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:20:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:20:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:20:fulladderi|org2:o1               ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:21:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:21:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:21:fulladderi|org2:o1               ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:22:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:22:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:22:fulladderi|org2:o1               ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:22:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:23:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:23:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:23:fulladderi|org2:o1               ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:24:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:24:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:24:fulladderi|org2:o1               ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:25:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:25:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:25:fulladderi|org2:o1               ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:26:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:26:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:26:fulladderi|org2:o1               ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:26:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:27:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:27:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:27:fulladderi|org2:o1               ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:28:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:28:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:28:fulladderi|org2:o1               ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:29:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:29:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:29:fulladderi|org2:o1               ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:2:fulladderi|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:2:fulladderi                        ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:2:fulladderi|org2:o1                ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:30:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:30:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:30:fulladderi|org2:o1               ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:3:fulladderi|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:3:fulladderi                        ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:3:fulladderi|org2:o1                ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:4:fulladderi|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:4:fulladderi                        ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:4:fulladderi|org2:o1                ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:5:fulladderi|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:5:fulladderi                        ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:5:fulladderi|org2:o1                ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:6:fulladderi|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:6:fulladderi                        ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:6:fulladderi|org2:o1                ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:7:fulladderi|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:7:fulladderi                        ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:7:fulladderi|org2:o1                ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:8:fulladderi|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:8:fulladderi                        ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:8:fulladderi|org2:o1                ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:9:fulladderi|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:9:fulladderi                        ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:9:fulladderi|org2:o1                ; org2               ; work         ;
;          |mux2t1_N:BorImm|                                  ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm                                                                       ; mux2t1_N           ; work         ;
;             |mux2t1:\G_NBit_MUX:10:MUXI|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:10:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:11:MUXI|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:11:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:12:MUXI|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:12:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:13:MUXI|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:13:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:14:MUXI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:14:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:15:MUXI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:15:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:16:MUXI|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:16:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:17:MUXI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:17:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:19:MUXI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:19:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:20:MUXI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:20:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:21:MUXI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:21:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:22:MUXI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:22:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:23:MUXI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:23:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:24:MUXI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:24:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:26:MUXI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:26:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:27:MUXI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:27:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:28:MUXI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:28:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:2:MUXI|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:2:MUXI                                             ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:30:MUXI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:30:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:3:MUXI|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:3:MUXI                                             ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:4:MUXI|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:4:MUXI                                             ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:5:MUXI|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:5:MUXI                                             ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:6:MUXI|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:6:MUXI                                             ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:7:MUXI|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:7:MUXI                                             ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:8:MUXI|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:8:MUXI                                             ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:9:MUXI|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:9:MUXI                                             ; mux2t1             ; work         ;
;       |addersubtractor_N:SubOps|                            ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps                                                                                       ; addersubtractor_N  ; work         ;
;          |fulladder_N:adder|                                ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder                                                                     ; fulladder_N        ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:10:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:10:fulladderi                       ; fulladder1bit      ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:10:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:11:fulladderi| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:11:fulladderi                       ; fulladder1bit      ; work         ;
;                |andg2:a1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:11:fulladderi|andg2:a1              ; andg2              ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:11:fulladderi|andg2:a2              ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:11:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:12:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:12:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:12:fulladderi|org2:o1               ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:12:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:13:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:13:fulladderi                       ; fulladder1bit      ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:13:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:14:fulladderi| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:14:fulladderi                       ; fulladder1bit      ; work         ;
;                |andg2:a1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:14:fulladderi|andg2:a1              ; andg2              ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:14:fulladderi|andg2:a2              ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:14:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:15:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:15:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:15:fulladderi|org2:o1               ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:15:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:16:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:16:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:16:fulladderi|org2:o1               ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:16:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:17:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:17:fulladderi                       ; fulladder1bit      ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:17:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:18:fulladderi| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:18:fulladderi                       ; fulladder1bit      ; work         ;
;                |andg2:a1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:18:fulladderi|andg2:a1              ; andg2              ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:18:fulladderi|andg2:a2              ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:18:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:19:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:19:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:19:fulladderi|org2:o1               ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:19:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:1:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:1:fulladderi                        ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:1:fulladderi|org2:o1                ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:1:fulladderi|xorg2:x2               ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:20:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:20:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:20:fulladderi|org2:o1               ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:20:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:21:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:21:fulladderi                       ; fulladder1bit      ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:21:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:22:fulladderi| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:22:fulladderi                       ; fulladder1bit      ; work         ;
;                |andg2:a1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:22:fulladderi|andg2:a1              ; andg2              ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:22:fulladderi|andg2:a2              ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:22:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:23:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:23:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:23:fulladderi|org2:o1               ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:23:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:24:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:24:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:24:fulladderi|org2:o1               ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:24:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:25:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:25:fulladderi                       ; fulladder1bit      ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:25:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:26:fulladderi| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:26:fulladderi                       ; fulladder1bit      ; work         ;
;                |andg2:a1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:26:fulladderi|andg2:a1              ; andg2              ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:26:fulladderi|andg2:a2              ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:26:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:27:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:27:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:27:fulladderi|org2:o1               ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:27:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:28:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:28:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:28:fulladderi|org2:o1               ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:29:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:29:fulladderi                       ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:29:fulladderi|org2:o1               ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:2:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:2:fulladderi                        ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:2:fulladderi|org2:o1                ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:2:fulladderi|xorg2:x2               ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:31:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:31:fulladderi                       ; fulladder1bit      ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:31:fulladderi|xorg2:x2              ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:3:fulladderi|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:3:fulladderi                        ; fulladder1bit      ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:3:fulladderi|xorg2:x2               ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:4:fulladderi|  ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:4:fulladderi                        ; fulladder1bit      ; work         ;
;                |andg2:a1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:4:fulladderi|andg2:a1               ; andg2              ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:4:fulladderi|andg2:a2               ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:4:fulladderi|xorg2:x2               ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:5:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:5:fulladderi                        ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:5:fulladderi|org2:o1                ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:5:fulladderi|xorg2:x2               ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:6:fulladderi|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:6:fulladderi                        ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:6:fulladderi|org2:o1                ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:7:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:7:fulladderi                        ; fulladder1bit      ; work         ;
;                |andg2:a1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:7:fulladderi|andg2:a1               ; andg2              ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:7:fulladderi|andg2:a2               ; andg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:8:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:8:fulladderi                        ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:8:fulladderi|org2:o1                ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:8:fulladderi|xorg2:x2               ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:9:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:9:fulladderi                        ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:9:fulladderi|org2:o1                ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:9:fulladderi|xorg2:x2               ; xorg2              ; work         ;
;          |mux2t1_N:BorImm|                                  ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|mux2t1_N:BorImm                                                                       ; mux2t1_N           ; work         ;
;             |mux2t1:\G_NBit_MUX:14:MUXI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:14:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:15:MUXI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:15:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:18:MUXI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:18:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:25:MUXI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:25:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:29:MUXI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:29:MUXI                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:5:MUXI|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:5:MUXI                                             ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:6:MUXI|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:6:MUXI                                             ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:7:MUXI|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:SubOps|mux2t1_N:BorImm|mux2t1:\G_NBit_MUX:7:MUXI                                             ; mux2t1             ; work         ;
;       |addersubtractor_N:zerocheck|                         ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck                                                                                    ; addersubtractor_N  ; work         ;
;          |fulladder_N:adder|                                ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder                                                                  ; fulladder_N        ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:10:fulladderi| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:10:fulladderi                    ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:10:fulladderi|org2:o1            ; org2               ; work         ;
;                |xorg2:x2|                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:10:fulladderi|xorg2:x2           ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:12:fulladderi| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:12:fulladderi                    ; fulladder1bit      ; work         ;
;                |andg2:a1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:12:fulladderi|andg2:a1           ; andg2              ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:12:fulladderi|andg2:a2           ; andg2              ; work         ;
;                |xorg2:x1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:12:fulladderi|xorg2:x1           ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:15:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:15:fulladderi                    ; fulladder1bit      ; work         ;
;                |xorg2:x1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:15:fulladderi|xorg2:x1           ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:16:fulladderi| ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:16:fulladderi                    ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:16:fulladderi|org2:o1            ; org2               ; work         ;
;                |xorg2:x2|                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:16:fulladderi|xorg2:x2           ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:18:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:18:fulladderi                    ; fulladder1bit      ; work         ;
;                |xorg2:x1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:18:fulladderi|xorg2:x1           ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:19:fulladderi| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:19:fulladderi                    ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:19:fulladderi|org2:o1            ; org2               ; work         ;
;                |xorg2:x2|                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:19:fulladderi|xorg2:x2           ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:22:fulladderi| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:22:fulladderi                    ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:22:fulladderi|org2:o1            ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:25:fulladderi| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:25:fulladderi                    ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:25:fulladderi|org2:o1            ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:27:fulladderi| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:27:fulladderi                    ; fulladder1bit      ; work         ;
;                |andg2:a1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:27:fulladderi|andg2:a1           ; andg2              ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:27:fulladderi|andg2:a2           ; andg2              ; work         ;
;                |xorg2:x1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:27:fulladderi|xorg2:x1           ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:28:fulladderi| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:28:fulladderi                    ; fulladder1bit      ; work         ;
;                |xorg2:x2|                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:28:fulladderi|xorg2:x2           ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:30:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:30:fulladderi                    ; fulladder1bit      ; work         ;
;                |andg2:a1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:30:fulladderi|andg2:a1           ; andg2              ; work         ;
;                |xorg2:x1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:30:fulladderi|xorg2:x1           ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:31:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:31:fulladderi                    ; fulladder1bit      ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:31:fulladderi|xorg2:x2           ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:4:fulladderi|  ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:4:fulladderi                     ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:4:fulladderi|org2:o1             ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:4:fulladderi|xorg2:x2            ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:6:fulladderi|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:6:fulladderi                     ; fulladder1bit      ; work         ;
;                |xorg2:x1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:6:fulladderi|xorg2:x1            ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:7:fulladderi|  ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:7:fulladderi                     ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:7:fulladderi|org2:o1             ; org2               ; work         ;
;                |xorg2:x2|                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:7:fulladderi|xorg2:x2            ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:9:fulladderi|  ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:9:fulladderi                     ; fulladder1bit      ; work         ;
;                |andg2:a1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:9:fulladderi|andg2:a1            ; andg2              ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:9:fulladderi|andg2:a2            ; andg2              ; work         ;
;                |xorg2:x1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:9:fulladderi|xorg2:x1            ; xorg2              ; work         ;
;       |barrel_shifter:SLLOps|                               ; 103 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps                                                                                          ; barrel_shifter     ; work         ;
;          |mux2t1:\shift12:2:bs3|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift12:2:bs3                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift12:3:bs3|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift12:3:bs3                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift12:4:bs3|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift12:4:bs3                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift12:5:bs3|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift12:5:bs3                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift21:30:bs4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift21:30:bs4                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:10:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:10:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:11:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:11:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:12:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:12:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:13:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:13:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:14:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:14:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:15:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:15:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:16:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:16:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:17:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:17:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:18:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:18:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:19:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:19:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:20:bs5|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:20:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:21:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:21:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:22:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:22:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:23:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:23:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:24:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:24:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:25:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:25:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:26:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:26:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:27:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:27:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:28:bs5|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:28:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:29:bs5|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:29:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:4:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:4:bs5                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift22:5:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:5:bs5                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift22:6:bs5|                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:6:bs5                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift22:7:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:7:bs5                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift22:8:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:8:bs5                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift22:9:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift22:9:bs5                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift32:10:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift32:10:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:11:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift32:11:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:12:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift32:12:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:13:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift32:13:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:14:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift32:14:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:15:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift32:15:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:16:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift32:16:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:17:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift32:17:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:18:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift32:18:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:19:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift32:19:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:20:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift32:20:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:21:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift32:21:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:22:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift32:22:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:23:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift32:23:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:8:bs7|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift32:8:bs7                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift32:9:bs7|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift32:9:bs7                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift41:24:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift41:24:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:25:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift41:25:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:26:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift41:26:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:27:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift41:27:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:28:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift41:28:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:30:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift41:30:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:31:bs8|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift41:31:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:16:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift42:16:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:17:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift42:17:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:18:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift42:18:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:19:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift42:19:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:20:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift42:20:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:21:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift42:21:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:22:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift42:22:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:23:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift42:23:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift51:17:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift51:17:bs10                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift51:18:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift51:18:bs10                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift51:19:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift51:19:bs10                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift51:22:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift51:22:bs10                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift51:23:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift51:23:bs10                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift51:25:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift51:25:bs10                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift51:27:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift51:27:bs10                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift51:28:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift51:28:bs10                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift51:29:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:\shift51:29:bs10                                                                  ; mux2t1             ; work         ;
;       |barrel_shifter:SLLVOps|                              ; 104 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps                                                                                         ; barrel_shifter     ; work         ;
;          |mux2t1:\shift12:2:bs3|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift12:2:bs3                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift12:3:bs3|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift12:3:bs3                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift12:4:bs3|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift12:4:bs3                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift12:5:bs3|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift12:5:bs3                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift21:30:bs4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift21:30:bs4                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:10:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:10:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:11:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:11:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:12:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:12:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:13:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:13:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:14:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:14:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:15:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:15:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:16:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:16:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:17:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:17:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:18:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:18:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:19:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:19:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:20:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:20:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:21:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:21:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:22:bs5|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:22:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:23:bs5|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:23:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:24:bs5|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:24:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:25:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:25:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:26:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:26:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:27:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:27:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:28:bs5|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:28:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:29:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:29:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:4:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:4:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:5:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:5:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:6:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:6:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:7:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:7:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:8:bs5|                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:8:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:9:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift22:9:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:10:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift32:10:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:11:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift32:11:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:12:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift32:12:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:13:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift32:13:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:14:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift32:14:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:15:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift32:15:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:16:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift32:16:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:17:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift32:17:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:18:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift32:18:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:19:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift32:19:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:20:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift32:20:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:21:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift32:21:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:22:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift32:22:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:23:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift32:23:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:8:bs7|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift32:8:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:9:bs7|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift32:9:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:24:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift41:24:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift41:25:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift41:25:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift41:26:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift41:26:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift41:27:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift41:27:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift41:28:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift41:28:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift41:30:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift41:30:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift41:31:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift41:31:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:16:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift42:16:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:17:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift42:17:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:18:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift42:18:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:19:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift42:19:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:20:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift42:20:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:21:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift42:21:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:22:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift42:22:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:23:bs9|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift42:23:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift51:17:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift51:17:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:18:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift51:18:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:19:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift51:19:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:22:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift51:22:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:23:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift51:23:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:25:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift51:25:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:27:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift51:27:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:28:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift51:28:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:29:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SLLVOps|mux2t1:\shift51:29:bs10                                                                 ; mux2t1             ; work         ;
;       |barrel_shifter:SRAOps|                               ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAOps                                                                                          ; barrel_shifter     ; work         ;
;          |mux2t1:\shift32:25:bs7|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAOps|mux2t1:\shift32:25:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:26:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAOps|mux2t1:\shift32:26:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:24:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAOps|mux2t1:\shift41:24:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:25:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAOps|mux2t1:\shift41:25:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:26:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAOps|mux2t1:\shift41:26:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:27:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAOps|mux2t1:\shift41:27:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:28:bs8|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAOps|mux2t1:\shift41:28:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:29:bs8|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAOps|mux2t1:\shift41:29:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:30:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAOps|mux2t1:\shift41:30:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:17:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAOps|mux2t1:\shift42:17:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:18:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAOps|mux2t1:\shift42:18:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:19:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAOps|mux2t1:\shift42:19:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:20:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAOps|mux2t1:\shift42:20:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:21:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAOps|mux2t1:\shift42:21:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:22:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAOps|mux2t1:\shift42:22:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:23:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAOps|mux2t1:\shift42:23:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift52:1:bs11|                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAOps|mux2t1:\shift52:1:bs11                                                                   ; mux2t1             ; work         ;
;       |barrel_shifter:SRAVOps|                              ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAVOps                                                                                         ; barrel_shifter     ; work         ;
;          |mux2t1:\shift32:25:bs7|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAVOps|mux2t1:\shift32:25:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:26:bs7|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAVOps|mux2t1:\shift32:26:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift41:24:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAVOps|mux2t1:\shift41:24:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift41:25:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAVOps|mux2t1:\shift41:25:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift41:26:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAVOps|mux2t1:\shift41:26:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift41:27:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAVOps|mux2t1:\shift41:27:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift41:28:bs8|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAVOps|mux2t1:\shift41:28:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift41:29:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAVOps|mux2t1:\shift41:29:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift41:30:bs8|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAVOps|mux2t1:\shift41:30:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:17:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAVOps|mux2t1:\shift42:17:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:18:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAVOps|mux2t1:\shift42:18:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:19:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAVOps|mux2t1:\shift42:19:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:20:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAVOps|mux2t1:\shift42:20:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:21:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAVOps|mux2t1:\shift42:21:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:22:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAVOps|mux2t1:\shift42:22:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:23:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAVOps|mux2t1:\shift42:23:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift52:1:bs11|                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRAVOps|mux2t1:\shift52:1:bs11                                                                  ; mux2t1             ; work         ;
;       |barrel_shifter:SRLOps|                               ; 100 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps                                                                                          ; barrel_shifter     ; work         ;
;          |mux2t1:\shift12:29:bs3|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift12:29:bs3                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift12:2:bs3|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift12:2:bs3                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift12:3:bs3|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift12:3:bs3                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift12:4:bs3|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift12:4:bs3                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift12:5:bs3|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift12:5:bs3                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift21:30:bs4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift21:30:bs4                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:10:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:10:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:11:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:11:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:12:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:12:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:13:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:13:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:14:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:14:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:15:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:15:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:16:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:16:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:17:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:17:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:18:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:18:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:19:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:19:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:20:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:20:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:21:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:21:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:22:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:22:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:23:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:23:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:24:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:24:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:25:bs5|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:25:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:26:bs5|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:26:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:27:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:27:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:28:bs5|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:28:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:4:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:4:bs5                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift22:5:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:5:bs5                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift22:6:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:6:bs5                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift22:7:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:7:bs5                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift22:8:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:8:bs5                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift22:9:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift22:9:bs5                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift31:29:bs6|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift31:29:bs6                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:10:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift32:10:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:11:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift32:11:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:12:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift32:12:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:13:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift32:13:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:14:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift32:14:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:15:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift32:15:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:16:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift32:16:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:17:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift32:17:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:18:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift32:18:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:19:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift32:19:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:20:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift32:20:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:21:bs7|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift32:21:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:22:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift32:22:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:26:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift32:26:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:8:bs7|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift32:8:bs7                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift32:9:bs7|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift32:9:bs7                                                                    ; mux2t1             ; work         ;
;          |mux2t1:\shift41:24:bs8|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift41:24:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:25:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift41:25:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:26:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift41:26:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:27:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift41:27:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:29:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift41:29:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:30:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift41:30:bs8                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:15:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift42:15:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:16:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift42:16:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:18:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift42:18:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:19:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift42:19:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:20:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift42:20:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:21:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift42:21:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:22:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift42:22:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift42:23:bs9|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift42:23:bs9                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift51:24:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift51:24:bs10                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift51:25:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift51:25:bs10                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift51:26:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift51:26:bs10                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift51:27:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift51:27:bs10                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift51:28:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift51:28:bs10                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift51:29:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLOps|mux2t1:\shift51:29:bs10                                                                  ; mux2t1             ; work         ;
;       |barrel_shifter:SRLVOps|                              ; 106 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps                                                                                         ; barrel_shifter     ; work         ;
;          |mux2t1:\shift12:29:bs3|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift12:29:bs3                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift12:2:bs3|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift12:2:bs3                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift12:3:bs3|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift12:3:bs3                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift12:4:bs3|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift12:4:bs3                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift12:5:bs3|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift12:5:bs3                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift21:30:bs4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift21:30:bs4                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:10:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:10:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:11:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:11:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:12:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:12:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:13:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:13:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:14:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:14:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:15:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:15:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:16:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:16:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:17:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:17:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:18:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:18:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:19:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:19:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:20:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:20:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:21:bs5|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:21:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:22:bs5|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:22:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:23:bs5|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:23:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:24:bs5|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:24:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:25:bs5|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:25:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:26:bs5|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:26:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:27:bs5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:27:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:28:bs5|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:28:bs5                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift22:4:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:4:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:5:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:5:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:6:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:6:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:7:bs5|                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:7:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:8:bs5|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:8:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift22:9:bs5|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift22:9:bs5                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift31:29:bs6|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift31:29:bs6                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:10:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift32:10:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:11:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift32:11:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:12:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift32:12:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:13:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift32:13:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:14:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift32:14:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:15:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift32:15:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:16:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift32:16:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:17:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift32:17:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:18:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift32:18:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:19:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift32:19:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:20:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift32:20:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:21:bs7|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift32:21:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:22:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift32:22:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:25:bs7|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift32:25:bs7                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift32:8:bs7|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift32:8:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift32:9:bs7|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift32:9:bs7                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\shift41:24:bs8|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift41:24:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift41:25:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift41:25:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift41:26:bs8|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift41:26:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift41:27:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift41:27:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift41:29:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift41:29:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift41:30:bs8|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift41:30:bs8                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:15:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift42:15:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:16:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift42:16:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:18:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift42:18:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:19:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift42:19:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:20:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift42:20:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:21:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift42:21:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:22:bs9|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift42:22:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift42:23:bs9|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift42:23:bs9                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\shift51:16:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift51:16:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:17:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift51:17:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:18:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift51:18:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:19:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift51:19:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:20:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift51:20:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:21:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift51:21:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:22:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift51:22:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:23:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift51:23:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:24:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift51:24:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:25:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift51:25:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:26:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift51:26:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:27:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift51:27:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:28:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift51:28:bs10                                                                 ; mux2t1             ; work         ;
;          |mux2t1:\shift51:29:bs10|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|barrel_shifter:SRLVOps|mux2t1:\shift51:29:bs10                                                                 ; mux2t1             ; work         ;
;       |mux2t1_N:AndOps|                                     ; 53 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps                                                                                                ; mux2t1_N           ; work         ;
;          |mux2t1:\G_NBit_MUX:0:MUXI|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:0:MUXI                                                                      ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:10:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:10:MUXI                                                                     ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:11:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:11:MUXI                                                                     ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:12:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:12:MUXI                                                                     ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:13:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:13:MUXI                                                                     ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:14:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:14:MUXI                                                                     ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:15:MUXI|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:15:MUXI                                                                     ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:16:MUXI|                       ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:16:MUXI                                                                     ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:17:MUXI|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:17:MUXI                                                                     ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:18:MUXI|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:18:MUXI                                                                     ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:19:MUXI|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:19:MUXI                                                                     ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:1:MUXI|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:1:MUXI                                                                      ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:20:MUXI|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:20:MUXI                                                                     ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:21:MUXI|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:21:MUXI                                                                     ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:22:MUXI|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:22:MUXI                                                                     ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:23:MUXI|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:23:MUXI                                                                     ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:24:MUXI|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:24:MUXI                                                                     ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:25:MUXI|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:25:MUXI                                                                     ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:26:MUXI|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:26:MUXI                                                                     ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:27:MUXI|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:27:MUXI                                                                     ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:2:MUXI|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:2:MUXI                                                                      ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:3:MUXI|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:3:MUXI                                                                      ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:4:MUXI|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:4:MUXI                                                                      ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:5:MUXI|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:5:MUXI                                                                      ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:6:MUXI|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:6:MUXI                                                                      ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:7:MUXI|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:7:MUXI                                                                      ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:8:MUXI|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:8:MUXI                                                                      ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:9:MUXI|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:AndOps|mux2t1:\G_NBit_MUX:9:MUXI                                                                      ; mux2t1             ; work         ;
;       |mux2t1_N:SLLorSLLV|                                  ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:SLLorSLLV                                                                                             ; mux2t1_N           ; work         ;
;          |mux2t1:\G_NBit_MUX:30:MUXI|                       ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:SLLorSLLV|mux2t1:\G_NBit_MUX:30:MUXI                                                                  ; mux2t1             ; work         ;
;       |mux2t1_N:SRAorSRAV|                                  ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:SRAorSRAV                                                                                             ; mux2t1_N           ; work         ;
;          |mux2t1:\G_NBit_MUX:15:MUXI|                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:SRAorSRAV|mux2t1:\G_NBit_MUX:15:MUXI                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:1:MUXI|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:SRAorSRAV|mux2t1:\G_NBit_MUX:1:MUXI                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:30:MUXI|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:SRAorSRAV|mux2t1:\G_NBit_MUX:30:MUXI                                                                  ; mux2t1             ; work         ;
;       |mux2t1_N:SRLorSRLV|                                  ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:SRLorSRLV                                                                                             ; mux2t1_N           ; work         ;
;          |mux2t1:\G_NBit_MUX:0:MUXI|                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:SRLorSRLV|mux2t1:\G_NBit_MUX:0:MUXI                                                                   ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:15:MUXI|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:SRLorSRLV|mux2t1:\G_NBit_MUX:15:MUXI                                                                  ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:1:MUXI|                        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:SRLorSRLV|mux2t1:\G_NBit_MUX:1:MUXI                                                                   ; mux2t1             ; work         ;
;       |mux2t1_N:XorOps|                                     ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:XorOps                                                                                                ; mux2t1_N           ; work         ;
;          |mux2t1:\G_NBit_MUX:31:MUXI|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:XorOps|mux2t1:\G_NBit_MUX:31:MUXI                                                                     ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:4:MUXI|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:XorOps|mux2t1:\G_NBit_MUX:4:MUXI                                                                      ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:7:MUXI|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:XorOps|mux2t1:\G_NBit_MUX:7:MUXI                                                                      ; mux2t1             ; work         ;
;       |mux2t1_N:sltmux|                                     ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:sltmux                                                                                                ; mux2t1_N           ; work         ;
;          |mux2t1:\G_NBit_MUX:0:MUXI|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ALUnit|mux2t1_N:sltmux|mux2t1:\G_NBit_MUX:0:MUXI                                                                      ; mux2t1             ; work         ;
;    |FetchLogic:fetch|                                       ; 179 (3)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch                                                                                                          ; FetchLogic         ; work         ;
;       |PC:PC1|                                              ; 4 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1                                                                                                   ; PC                 ; work         ;
;          |mux2t1_N:mux|                                     ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|mux2t1_N:mux                                                                                      ; mux2t1_N           ; work         ;
;             |mux2t1:\G_NBit_MUX:0:MUXI|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|mux2t1_N:mux|mux2t1:\G_NBit_MUX:0:MUXI                                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:1:MUXI|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|mux2t1_N:mux|mux2t1:\G_NBit_MUX:1:MUXI                                                            ; mux2t1             ; work         ;
;             |mux2t1:\G_NBit_MUX:22:MUXI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|mux2t1_N:mux|mux2t1:\G_NBit_MUX:22:MUXI                                                           ; mux2t1             ; work         ;
;          |n_bit_reg:reg|                                    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg                                                                                     ; n_bit_reg          ; work         ;
;             |dffg:\G_NBit_DFFG:0:dffgcomponent|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:0:dffgcomponent                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:10:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:10:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:11:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:11:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:12:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:12:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:13:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:13:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:14:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:14:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:15:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:15:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:16:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:16:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:17:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:17:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:18:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:18:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:19:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:19:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:1:dffgcomponent|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:1:dffgcomponent                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:20:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:20:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:21:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:21:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:22:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:22:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:23:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:23:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:24:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:24:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:25:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:25:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:26:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:26:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:27:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:27:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:28:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:28:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:29:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:29:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:2:dffgcomponent|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:2:dffgcomponent                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:30:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:30:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:31:dffgcomponent|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:31:dffgcomponent                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:3:dffgcomponent|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:3:dffgcomponent                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:4:dffgcomponent|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:4:dffgcomponent                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:5:dffgcomponent|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:5:dffgcomponent                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:6:dffgcomponent|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:6:dffgcomponent                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:7:dffgcomponent|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:7:dffgcomponent                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:8:dffgcomponent|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:8:dffgcomponent                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_DFFG:9:dffgcomponent|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|PC:PC1|n_bit_reg:reg|dffg:\G_NBit_DFFG:9:dffgcomponent                                                   ; dffg               ; work         ;
;       |addersubtractor_N:BranchAddress|                     ; 53 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress                                                                          ; addersubtractor_N  ; work         ;
;          |fulladder_N:adder|                                ; 53 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder                                                        ; fulladder_N        ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:10:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:10:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:10:fulladderi|org2:o1  ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:10:fulladderi|xorg2:x2 ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:11:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:11:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:11:fulladderi|org2:o1  ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:11:fulladderi|xorg2:x2 ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:12:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:12:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:12:fulladderi|org2:o1  ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:12:fulladderi|xorg2:x2 ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:13:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:13:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:13:fulladderi|org2:o1  ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:13:fulladderi|xorg2:x2 ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:14:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:14:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:14:fulladderi|org2:o1  ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:14:fulladderi|xorg2:x2 ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:15:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:15:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:15:fulladderi|org2:o1  ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:15:fulladderi|xorg2:x2 ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:16:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:16:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:16:fulladderi|org2:o1  ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:16:fulladderi|xorg2:x2 ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:17:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:17:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:17:fulladderi|org2:o1  ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:17:fulladderi|xorg2:x2 ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:18:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:18:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:18:fulladderi|org2:o1  ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:18:fulladderi|xorg2:x2 ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:19:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:19:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:19:fulladderi|org2:o1  ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:19:fulladderi|xorg2:x2 ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:20:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:20:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:20:fulladderi|org2:o1  ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:20:fulladderi|xorg2:x2 ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:21:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:21:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:21:fulladderi|org2:o1  ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:21:fulladderi|xorg2:x2 ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:22:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:22:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:22:fulladderi|org2:o1  ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:22:fulladderi|xorg2:x2 ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:23:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:23:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:23:fulladderi|org2:o1  ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:23:fulladderi|xorg2:x2 ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:24:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:24:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:24:fulladderi|org2:o1  ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:24:fulladderi|xorg2:x2 ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:25:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:25:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:25:fulladderi|org2:o1  ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:25:fulladderi|xorg2:x2 ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:26:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:26:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:26:fulladderi|org2:o1  ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:26:fulladderi|xorg2:x2 ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:27:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:27:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:27:fulladderi|org2:o1  ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:27:fulladderi|xorg2:x2 ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:28:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:28:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:28:fulladderi|org2:o1  ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:29:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:29:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:29:fulladderi|org2:o1  ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:30:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:30:fulladderi          ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:30:fulladderi|org2:o1  ; org2               ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:3:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:3:fulladderi           ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:3:fulladderi|org2:o1   ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:3:fulladderi|xorg2:x2  ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:4:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:4:fulladderi           ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:4:fulladderi|org2:o1   ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:4:fulladderi|xorg2:x2  ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:5:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:5:fulladderi           ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:5:fulladderi|org2:o1   ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:5:fulladderi|xorg2:x2  ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:6:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:6:fulladderi           ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:6:fulladderi|org2:o1   ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:6:fulladderi|xorg2:x2  ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:7:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:7:fulladderi           ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:7:fulladderi|org2:o1   ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:7:fulladderi|xorg2:x2  ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:8:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:8:fulladderi           ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:8:fulladderi|org2:o1   ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:8:fulladderi|xorg2:x2  ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:9:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:9:fulladderi           ; fulladder1bit      ; work         ;
;                |org2:o1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:9:fulladderi|org2:o1   ; org2               ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:9:fulladderi|xorg2:x2  ; xorg2              ; work         ;
;       |addersubtractor_N:JALOutput|                         ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput                                                                              ; addersubtractor_N  ; work         ;
;          |fulladder_N:adder|                                ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder                                                            ; fulladder_N        ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:10:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:10:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:10:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:10:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:11:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:11:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:11:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:11:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:12:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:12:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:12:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:12:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:13:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:13:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:13:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:13:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:14:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:14:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:14:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:14:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:15:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:15:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:15:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:15:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:16:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:16:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:16:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:16:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:17:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:17:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:17:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:17:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:18:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:18:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:18:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:18:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:19:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:19:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:19:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:19:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:20:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:20:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:20:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:20:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:21:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:21:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:21:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:21:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:22:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:22:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:22:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:22:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:23:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:23:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:23:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:23:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:24:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:24:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:24:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:24:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:25:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:25:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:25:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:25:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:26:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:26:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:26:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:26:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:27:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:27:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:27:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:27:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:28:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:28:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:28:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:28:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:29:fulladderi| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:29:fulladderi              ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:29:fulladderi|andg2:a2     ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:29:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:30:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:30:fulladderi              ; fulladder1bit      ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:30:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:31:fulladderi| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:31:fulladderi              ; fulladder1bit      ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:31:fulladderi|xorg2:x2     ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:3:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:3:fulladderi               ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:3:fulladderi|andg2:a2      ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:3:fulladderi|xorg2:x2      ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:4:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:4:fulladderi               ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:4:fulladderi|andg2:a2      ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:4:fulladderi|xorg2:x2      ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:5:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:5:fulladderi               ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:5:fulladderi|andg2:a2      ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:5:fulladderi|xorg2:x2      ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:6:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:6:fulladderi               ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:6:fulladderi|andg2:a2      ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:6:fulladderi|xorg2:x2      ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:7:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:7:fulladderi               ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:7:fulladderi|andg2:a2      ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:7:fulladderi|xorg2:x2      ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:8:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:8:fulladderi               ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:8:fulladderi|andg2:a2      ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:8:fulladderi|xorg2:x2      ; xorg2              ; work         ;
;             |fulladder1bit:\G_NBit_fulladder:9:fulladderi|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:9:fulladderi               ; fulladder1bit      ; work         ;
;                |andg2:a2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:9:fulladderi|andg2:a2      ; andg2              ; work         ;
;                |xorg2:x2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:9:fulladderi|xorg2:x2      ; xorg2              ; work         ;
;       |mux2t1_N:jumptojr|                                   ; 63 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr                                                                                        ; mux2t1_N           ; work         ;
;          |mux2t1:\G_NBit_MUX:10:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:10:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:11:MUXI|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:11:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:12:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:12:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:13:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:13:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:14:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:14:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:15:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:15:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:16:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:16:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:17:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:17:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:18:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:18:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:19:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:19:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:20:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:20:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:21:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:21:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:22:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:22:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:23:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:23:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:24:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:24:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:25:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:25:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:26:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:26:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:27:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:27:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:28:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:28:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:29:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:29:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:2:MUXI|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:2:MUXI                                                              ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:30:MUXI|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:30:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:31:MUXI|                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:31:MUXI                                                             ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:3:MUXI|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:3:MUXI                                                              ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:4:MUXI|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:4:MUXI                                                              ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:5:MUXI|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:5:MUXI                                                              ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:6:MUXI|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:6:MUXI                                                              ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:7:MUXI|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:7:MUXI                                                              ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:8:MUXI|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:8:MUXI                                                              ; mux2t1             ; work         ;
;          |mux2t1:\G_NBit_MUX:9:MUXI|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:9:MUXI                                                              ; mux2t1             ; work         ;
;    |bit_width_extender:SignExtender|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|bit_width_extender:SignExtender                                                                                           ; bit_width_extender ; work         ;
;    |control:ControlUnit|                                    ; 35 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|control:ControlUnit                                                                                                       ; control            ; work         ;
;    |mem:DMem|                                               ; 22904 (22904)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem                                                                                                                  ; mem                ; work         ;
;    |mem:IMem|                                               ; 22917 (22917)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem                                                                                                                  ; mem                ; work         ;
;    |mips_reg_file:RegisterFile|                             ; 1346 (0)            ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile                                                                                                ; mips_reg_file      ; work         ;
;       |decoder_5to32:Decoder|                               ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|decoder_5to32:Decoder                                                                          ; decoder_5to32      ; work         ;
;       |mux32to1:RSMux|                                      ; 651 (651)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|mux32to1:RSMux                                                                                 ; mux32to1           ; work         ;
;       |mux32to1:RTMux|                                      ; 648 (648)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|mux32to1:RTMux                                                                                 ; mux32to1           ; work         ;
;       |n_bit_reg:\G_NBit_regs:10:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:11:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:12:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:13:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:14:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:15:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:16:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:17:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:18:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:19:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:1:REGS|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS                                                                  ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                                ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:20:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:21:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:22:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:23:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:24:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:25:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:26:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:27:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:28:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:29:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:2:REGS|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS                                                                  ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                                ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:30:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:31:REGS|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS                                                                 ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                              ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                               ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:3:REGS|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS                                                                  ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                                ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:4:REGS|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS                                                                  ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                                ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:5:REGS|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS                                                                  ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                                ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:6:REGS|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS                                                                  ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                                ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:7:REGS|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS                                                                  ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                                ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:8:REGS|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS                                                                  ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                                ; dffg               ; work         ;
;       |n_bit_reg:\G_NBit_regs:9:REGS|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS                                                                  ; n_bit_reg          ; work         ;
;          |dffg:\G_NBit_DFFG:0:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:0:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:10:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:10:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:11:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:11:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:12:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:12:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:13:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:13:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:14:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:14:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:15:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:15:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:16:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:16:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:17:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:17:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:18:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:18:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:19:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:19:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:1:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:1:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:20:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:20:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:21:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:21:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:22:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:22:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:23:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:23:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:24:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:24:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:25:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:25:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:26:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:26:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:27:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:27:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:28:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:28:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:29:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:29:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:2:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:2:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:30:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:30:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:31:dffgcomponent|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:31:dffgcomponent                               ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:3:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:3:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:4:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:4:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:5:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:5:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:6:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:6:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:7:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:7:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:8:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:8:dffgcomponent                                ; dffg               ; work         ;
;          |dffg:\G_NBit_DFFG:9:dffgcomponent|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS|dffg:\G_NBit_DFFG:9:dffgcomponent                                ; dffg               ; work         ;
;    |mux2t1_N:JRegAddress|                                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JRegAddress                                                                                                      ; mux2t1_N           ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JRegAddress|mux2t1:\G_NBit_MUX:0:MUXI                                                                            ; mux2t1             ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JRegAddress|mux2t1:\G_NBit_MUX:1:MUXI                                                                            ; mux2t1             ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JRegAddress|mux2t1:\G_NBit_MUX:2:MUXI                                                                            ; mux2t1             ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JRegAddress|mux2t1:\G_NBit_MUX:3:MUXI                                                                            ; mux2t1             ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JRegAddress|mux2t1:\G_NBit_MUX:4:MUXI                                                                            ; mux2t1             ; work         ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                      ;
+----------------------------------------------------------------------------------+--------------------------------------+
; Register name                                                                    ; Reason for Removal                   ;
+----------------------------------------------------------------------------------+--------------------------------------+
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:31:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:30:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:29:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:28:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:27:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:26:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:25:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:24:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:23:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:22:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:21:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:20:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:19:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:18:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:17:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:16:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:15:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:14:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:13:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:12:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:11:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:10:dffgcomponent|s_Q ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:9:dffgcomponent|s_Q  ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:8:dffgcomponent|s_Q  ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:7:dffgcomponent|s_Q  ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:6:dffgcomponent|s_Q  ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:5:dffgcomponent|s_Q  ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:4:dffgcomponent|s_Q  ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:3:dffgcomponent|s_Q  ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:2:dffgcomponent|s_Q  ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:1:dffgcomponent|s_Q  ; Stuck at GND due to stuck port clear ;
; mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:0:dffgcomponent|s_Q  ; Stuck at GND due to stuck port clear ;
; Total Number of Removed Registers = 32                                           ;                                      ;
+----------------------------------------------------------------------------------+--------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 66560 ;
; Number of registers using Synchronous Clear  ; 29    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 992   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 66530 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|s_RegWrData[15]                                                   ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|FetchLogic:fetch|mux2t1_N:jumptojr|mux2t1:\G_NBit_MUX:11:MUXI|o_O ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|s_RegWrData[22]                                                   ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|mips_reg_file:RegisterFile|mux32to1:RTMux|Mux15                   ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|mips_reg_file:RegisterFile|mux32to1:RSMux|Mux12                   ;
; 64:1               ; 4 bits    ; 168 LEs       ; 56 LEs               ; 112 LEs                ; No         ; |MIPS_Processor|control:ControlUnit|Mux13                                         ;
; 23:1               ; 7 bits    ; 105 LEs       ; 77 LEs               ; 28 LEs                 ; No         ; |MIPS_Processor|ALU:ALUnit|Mux23                                                  ;
; 25:1               ; 8 bits    ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |MIPS_Processor|ALU:ALUnit|Mux8                                                   ;
; 25:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; No         ; |MIPS_Processor|ALU:ALUnit|Mux27                                                  ;
; 27:1               ; 4 bits    ; 72 LEs        ; 52 LEs               ; 20 LEs                 ; No         ; |MIPS_Processor|ALU:ALUnit|Mux7                                                   ;
; 27:1               ; 2 bits    ; 36 LEs        ; 28 LEs               ; 8 LEs                  ; No         ; |MIPS_Processor|ALU:ALUnit|Mux28                                                  ;
; 29:1               ; 2 bits    ; 38 LEs        ; 28 LEs               ; 10 LEs                 ; No         ; |MIPS_Processor|ALU:ALUnit|Mux3                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:RTorRD ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 5     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:JalRegAddress ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:JRegAddress ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 5     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:Zero ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:1:REGS ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:2:REGS ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:3:REGS ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:4:REGS ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:5:REGS ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:6:REGS ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:7:REGS ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:8:REGS ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:9:REGS ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:10:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:11:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:12:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:13:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:14:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:15:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:16:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:17:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:18:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:19:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:20:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:21:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:22:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:23:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:24:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:25:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:26:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:27:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:28:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:29:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:30:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_reg_file:RegisterFile|n_bit_reg:\G_NBit_regs:31:REGS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:AddOps ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:AddOps|onescomp_N:sub ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:mux ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:SubOps ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:SubOps|mux2t1_N:BorImm ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:SubOps|onescomp_N:sub ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:SubOps|mux2t1_N:mux ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:SubOps|fulladder_N:adder ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:zerocheck ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:zerocheck|mux2t1_N:BorImm ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:zerocheck|onescomp_N:sub ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:zerocheck|mux2t1_N:mux ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|addersubtractor_N:zerocheck|fulladder_N:adder ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|mux2t1_N:AndOps ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|mux2t1_N:OrOps ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|mux2t1_N:XorOps ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|mux2t1_N:SLLorSLLV ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|mux2t1_N:SRLorSRLV ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|mux2t1_N:SRAorSRAV ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|mux2t1_N:sltsetmux ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|mux2t1_N:sltisetmux ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUnit|mux2t1_N:sltmux ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:LuiorMemAddr ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:MemtoRegMux ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|PC:PC1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; N              ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|PC:PC1|mux2t1_N:mux ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|PC:PC1|n_bit_reg:reg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:PCplus4 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:PCplus4|mux2t1_N:BorImm ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:PCplus4|onescomp_N:sub ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:PCplus4|mux2t1_N:mux ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:PCplus4|fulladder_N:adder ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:JALOutput ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:JALOutput|mux2t1_N:BorImm ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:JALOutput|onescomp_N:sub ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:JALOutput|mux2t1_N:mux ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:JALOutput|fulladder_N:adder ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:BranchAddress ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:BranchAddress|mux2t1_N:BorImm ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:BranchAddress|onescomp_N:sub ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:BranchAddress|mux2t1_N:mux ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|addersubtractor_N:BranchAddress|fulladder_N:adder ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|mux2t1_N:branchorincrament ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|mux2t1_N:branchtojump ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchLogic:fetch|mux2t1_N:jumptojr ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; n              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FetchLogic:fetch|addersubtractor_N:BranchAddress"                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; i_b         ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_imm[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_ctrl      ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_alusrc    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_cout      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FetchLogic:fetch|addersubtractor_N:JALOutput"                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; i_b          ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_imm[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_imm[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_imm[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_ctrl       ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_alusrc     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_cout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FetchLogic:fetch|addersubtractor_N:PCplus4"                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; i_b          ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_imm[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_imm[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_imm[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_ctrl       ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_alusrc     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_cout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "FetchLogic:fetch|PC:PC1|n_bit_reg:reg" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; i_rst ; Input ; Info     ; Stuck at GND                           ;
; i_we  ; Input ; Info     ; Stuck at VCC                           ;
+-------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "FetchLogic:fetch|PC:PC1|mux2t1_N:mux" ;
+--------------+-------+----------+--------------------------------+
; Port         ; Type  ; Severity ; Details                        ;
+--------------+-------+----------+--------------------------------+
; i_d1[31..23] ; Input ; Info     ; Stuck at GND                   ;
; i_d1[21..0]  ; Input ; Info     ; Stuck at GND                   ;
; i_d1[22]     ; Input ; Info     ; Stuck at VCC                   ;
+--------------+-------+----------+--------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "FetchLogic:fetch|PC:PC1" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; i_we ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FetchLogic:fetch"                                                                                    ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; i_jaddress[31..28]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_jaddress[1..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_imemaddress[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_imemaddress[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:ControlUnit"                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_shiftsel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_halt     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "mux2t1_N:LuiorMemAddr" ;
+-------------+-------+----------+------------------+
; Port        ; Type  ; Severity ; Details          ;
+-------------+-------+----------+------------------+
; i_d1[15..0] ; Input ; Info     ; Stuck at GND     ;
+-------------+-------+----------+------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALUnit|mux2t1_N:sltisetmux" ;
+-------------+-------+----------+---------------------------+
; Port        ; Type  ; Severity ; Details                   ;
+-------------+-------+----------+---------------------------+
; i_d0        ; Input ; Info     ; Stuck at GND              ;
; i_d1[31..1] ; Input ; Info     ; Stuck at GND              ;
; i_d1[0]     ; Input ; Info     ; Stuck at VCC              ;
+-------------+-------+----------+---------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALUnit|mux2t1_N:sltsetmux" ;
+-------------+-------+----------+--------------------------+
; Port        ; Type  ; Severity ; Details                  ;
+-------------+-------+----------+--------------------------+
; i_d0        ; Input ; Info     ; Stuck at GND             ;
; i_d1[31..1] ; Input ; Info     ; Stuck at GND             ;
; i_d1[0]     ; Input ; Info     ; Stuck at VCC             ;
+-------------+-------+----------+--------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALUnit|barrel_shifter:SRAVOps" ;
+---------------+-------+----------+----------------------------+
; Port          ; Type  ; Severity ; Details                    ;
+---------------+-------+----------+----------------------------+
; i_stype[2..1] ; Input ; Info     ; Stuck at VCC               ;
; i_stype[0]    ; Input ; Info     ; Stuck at GND               ;
+---------------+-------+----------+----------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALUnit|barrel_shifter:SRAOps" ;
+------------+-------+----------+------------------------------+
; Port       ; Type  ; Severity ; Details                      ;
+------------+-------+----------+------------------------------+
; i_stype[2] ; Input ; Info     ; Stuck at GND                 ;
; i_stype[1] ; Input ; Info     ; Stuck at VCC                 ;
; i_stype[0] ; Input ; Info     ; Stuck at GND                 ;
+------------+-------+----------+------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALUnit|barrel_shifter:SRLVOps" ;
+---------------+-------+----------+----------------------------+
; Port          ; Type  ; Severity ; Details                    ;
+---------------+-------+----------+----------------------------+
; i_stype[1..0] ; Input ; Info     ; Stuck at GND               ;
; i_stype[2]    ; Input ; Info     ; Stuck at VCC               ;
+---------------+-------+----------+----------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALUnit|barrel_shifter:SRLOps" ;
+---------+-------+----------+---------------------------------+
; Port    ; Type  ; Severity ; Details                         ;
+---------+-------+----------+---------------------------------+
; i_stype ; Input ; Info     ; Stuck at GND                    ;
+---------+-------+----------+---------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALUnit|barrel_shifter:SLLVOps" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; i_stype[2] ; Input ; Info     ; Stuck at VCC                  ;
; i_stype[1] ; Input ; Info     ; Stuck at GND                  ;
; i_stype[0] ; Input ; Info     ; Stuck at VCC                  ;
+------------+-------+----------+-------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALUnit|barrel_shifter:SLLOps|mux2t1:typeSelectIn" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; i_d0 ; Input ; Info     ; Stuck at GND                                           ;
+------+-------+----------+--------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALUnit|barrel_shifter:SLLOps" ;
+---------------+-------+----------+---------------------------+
; Port          ; Type  ; Severity ; Details                   ;
+---------------+-------+----------+---------------------------+
; i_stype[2..1] ; Input ; Info     ; Stuck at GND              ;
; i_stype[0]    ; Input ; Info     ; Stuck at VCC              ;
+---------------+-------+----------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALUnit|addersubtractor_N:zerocheck"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_ctrl   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_alusrc ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_cout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALUnit|addersubtractor_N:SubOps"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_ctrl ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALUnit|addersubtractor_N:AddOps" ;
+--------+-------+----------+-------------------------------------+
; Port   ; Type  ; Severity ; Details                             ;
+--------+-------+----------+-------------------------------------+
; i_ctrl ; Input ; Info     ; Stuck at GND                        ;
+--------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALUnit"                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "mips_reg_file:RegisterFile|n_bit_reg:Zero" ;
+-------+-------+----------+--------------------------------------------+
; Port  ; Type  ; Severity ; Details                                    ;
+-------+-------+----------+--------------------------------------------+
; i_rst ; Input ; Info     ; Stuck at VCC                               ;
+-------+-------+----------+--------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "mux2t1_N:JRegAddress" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; i_d1 ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux2t1_N:JalRegAddress" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; i_d1 ; Input ; Info     ; Stuck at VCC             ;
+------+-------+----------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 66560                       ;
;     ENA               ; 65538                       ;
;     ENA CLR           ; 992                         ;
;     SCLR              ; 29                          ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 48798                       ;
;     arith             ; 31                          ;
;         3 data inputs ; 31                          ;
;     normal            ; 48767                       ;
;         2 data inputs ; 1171                        ;
;         3 data inputs ; 1539                        ;
;         4 data inputs ; 46057                       ;
;                       ;                             ;
; Max LUT depth         ; 52.00                       ;
; Average LUT depth     ; 32.11                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:03:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed May  1 14:27:05 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/bit_width_extender.vhd
    Info (12022): Found design unit 1: bit_width_extender-behavioral File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/bit_width_extender.vhd Line: 11
    Info (12023): Found entity 1: bit_width_extender File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/bit_width_extender.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/decoder_5to32.vhd
    Info (12022): Found design unit 1: decoder_5to32-behavioral File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/decoder_5to32.vhd Line: 23
    Info (12023): Found entity 1: decoder_5to32 File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/decoder_5to32.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder1bit.vhd
    Info (12022): Found design unit 1: fulladder1bit-structural File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder1bit.vhd Line: 15
    Info (12023): Found entity 1: fulladder1bit File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder1bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder_N.vhd
    Info (12022): Found design unit 1: fulladder_N-structural File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder_N.vhd Line: 14
    Info (12023): Found entity 1: fulladder_N File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-ckt1 File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1.vhd Line: 34
    Info (12023): Found entity 1: mux2t1 File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux32to1.vhd
    Info (12022): Found design unit 1: mux32to1-dataflow File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux32to1.vhd Line: 26
    Info (12023): Found entity 1: mux32to1 File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux32to1.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/n_bit_reg.vhd
    Info (12022): Found design unit 1: n_bit_reg-structural File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/n_bit_reg.vhd Line: 16
    Info (12023): Found entity 1: n_bit_reg File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/n_bit_reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/onescomp_N.vhd
    Info (12022): Found design unit 1: onescomp_N-structural File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/onescomp_N.vhd Line: 26
    Info (12023): Found entity 1: onescomp_N File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/onescomp_N.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/xorg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 30
    Info (12023): Found entity 1: MIPS_Processor File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/PC.vhd
    Info (12022): Found design unit 1: PC-structural File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/PC.vhd Line: 15
    Info (12023): Found entity 1: PC File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/PC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/addersubtractor_N.vhd
    Info (12022): Found design unit 1: addersubtractor_N-mixed File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/addersubtractor_N.vhd Line: 16
    Info (12023): Found entity 1: addersubtractor_N File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/addersubtractor_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/alu.vhd
    Info (12022): Found design unit 1: ALU-structural File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/alu.vhd Line: 20
    Info (12023): Found entity 1: ALU File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/alu.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/barrel_shifter.vhd
    Info (12022): Found design unit 1: barrel_shifter-mixed File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/barrel_shifter.vhd Line: 16
    Info (12023): Found entity 1: barrel_shifter File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/barrel_shifter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/control.vhd
    Info (12022): Found design unit 1: control-behavioral File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/control.vhd Line: 25
    Info (12023): Found entity 1: control File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/control.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/fetch.vhd
    Info (12022): Found design unit 1: FetchLogic-structural File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/fetch.vhd Line: 22
    Info (12023): Found entity 1: FetchLogic File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/fetch.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 25
    Info (12023): Found entity 1: mem File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd
    Info (12022): Found design unit 1: mips_reg_file-structural File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd Line: 35
    Info (12023): Found entity 1: mips_reg_file File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_alu.vhd
    Info (12022): Found design unit 1: alu_tb-tb_arch File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_alu.vhd Line: 9
    Info (12023): Found entity 1: alu_tb File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_alu.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_barrel_shifter.vhd
    Info (12022): Found design unit 1: tb_barrel_shifter-tb_arch File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_barrel_shifter.vhd Line: 9
    Info (12023): Found entity 1: tb_barrel_shifter File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_barrel_shifter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_control.vhd
    Info (12022): Found design unit 1: control_tb-tb_arch File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_control.vhd Line: 9
    Info (12023): Found entity 1: control_tb File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_control.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_fetch.vhd
    Info (12022): Found design unit 1: FetchLogic_tb-testbench File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_fetch.vhd Line: 9
    Info (12023): Found entity 1: FetchLogic_tb File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_fetch.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_pc.vhd
    Info (12022): Found design unit 1: pc_tb-tb_arch File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_pc.vhd Line: 9
    Info (12023): Found entity 1: pc_tb File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_pc.vhd Line: 5
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(48): object "s_Halt" assigned a value but never read File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(51): object "s_Ovfl" assigned a value but never read File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(58): object "s_Lui" assigned a value but never read File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(59): object "s_Cout" assigned a value but never read File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 59
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 167
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:RTorRD" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 190
Info (12128): Elaborating entity "mux2t1" for hierarchy "mux2t1_N:RTorRD|mux2t1:\G_NBit_MUX:0:MUXI" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1_N.vhd Line: 43
Info (12128): Elaborating entity "mips_reg_file" for hierarchy "mips_reg_file:RegisterFile" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 219
Info (12128): Elaborating entity "decoder_5to32" for hierarchy "mips_reg_file:RegisterFile|decoder_5to32:Decoder" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd Line: 78
Info (12128): Elaborating entity "mux32to1" for hierarchy "mips_reg_file:RegisterFile|mux32to1:RSMux" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd Line: 82
Info (12128): Elaborating entity "n_bit_reg" for hierarchy "mips_reg_file:RegisterFile|n_bit_reg:Zero" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd Line: 153
Info (12128): Elaborating entity "dffg" for hierarchy "mips_reg_file:RegisterFile|n_bit_reg:Zero|dffg:\G_NBit_DFFG:0:dffgcomponent" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/n_bit_reg.vhd Line: 29
Info (12128): Elaborating entity "bit_width_extender" for hierarchy "bit_width_extender:SignExtender" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 238
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALUnit" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 244
Warning (10036): Verilog HDL or VHDL warning at alu.vhd(70): object "s_SUB_COUT" assigned a value but never read File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/alu.vhd Line: 70
Info (12128): Elaborating entity "addersubtractor_N" for hierarchy "ALU:ALUnit|addersubtractor_N:AddOps" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/alu.vhd Line: 101
Warning (10036): Verilog HDL or VHDL warning at addersubtractor_N.vhd(45): object "t_Ctrl" assigned a value but never read File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/addersubtractor_N.vhd Line: 45
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "ALU:ALUnit|addersubtractor_N:AddOps|mux2t1_N:BorImm" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/addersubtractor_N.vhd Line: 50
Info (12128): Elaborating entity "onescomp_N" for hierarchy "ALU:ALUnit|addersubtractor_N:AddOps|onescomp_N:sub" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/addersubtractor_N.vhd Line: 52
Info (12128): Elaborating entity "fulladder_N" for hierarchy "ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/addersubtractor_N.vhd Line: 56
Info (12128): Elaborating entity "fulladder1bit" for hierarchy "ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:0:fulladderi" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder_N.vhd Line: 31
Info (12128): Elaborating entity "xorg2" for hierarchy "ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:0:fulladderi|xorg2:x1" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder1bit.vhd Line: 43
Info (12128): Elaborating entity "andg2" for hierarchy "ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:0:fulladderi|andg2:a1" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder1bit.vhd Line: 48
Info (12128): Elaborating entity "org2" for hierarchy "ALU:ALUnit|addersubtractor_N:AddOps|fulladder_N:adder|fulladder1bit:\G_NBit_fulladder:0:fulladderi|org2:o1" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder1bit.vhd Line: 63
Info (12128): Elaborating entity "barrel_shifter" for hierarchy "ALU:ALUnit|barrel_shifter:SLLOps" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/alu.vhd Line: 176
Info (12128): Elaborating entity "control" for hierarchy "control:ControlUnit" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 280
Info (12128): Elaborating entity "FetchLogic" for hierarchy "FetchLogic:fetch" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 302
Info (12128): Elaborating entity "PC" for hierarchy "FetchLogic:fetch|PC:PC1" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/fetch.vhd Line: 87
Info (12128): Elaborating entity "n_bit_reg" for hierarchy "FetchLogic:fetch|PC:PC1|n_bit_reg:reg" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/PC.vhd Line: 46
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 34
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 34
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
Info (21057): Implemented 115425 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 115326 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 1270 megabytes
    Info: Processing ended: Wed May  1 14:30:31 2024
    Info: Elapsed time: 00:03:26
    Info: Total CPU time (on all processors): 00:03:26


