{
 "Device" : "GW2AR-18C",
 "Files" : [
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/ALU.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/BranchUnit.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/HazardUnit.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/IRAM.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/LoadStoreUnit.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/PC.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/RAM.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/SRTlut.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/compressed_dec.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/control_unit.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/csr_unit.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/immd_gen.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/leading_zero_count.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/mux.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/mux2to1.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/mux3to1.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/pipeline_reg.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/pipelined_core.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/regfile.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/proiecte/RVCORE/YVRZ-V/src/top.sv",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 100000,
 "ResultFile" : "D:/proiecte/RVCORE/YVRZ-V/impl/temp/rtl_parser.result",
 "Top" : "pipelined_core",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}