
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.111987                       # Number of seconds simulated
sim_ticks                                1111986957000                       # Number of ticks simulated
final_tick                               1111986957000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 424978                       # Simulator instruction rate (inst/s)
host_op_rate                                   689157                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              937472795                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660216                       # Number of bytes of host memory used
host_seconds                                  1186.15                       # Real time elapsed on the host
sim_insts                                   504088751                       # Number of instructions simulated
sim_ops                                     817446074                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        17903872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17926528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16444288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16444288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           279748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              280102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        256942                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             256942                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           16100793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16121168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        14788202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14788202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        14788202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          16100793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             30909370                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245974                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374644                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335184                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1111986957000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2223973914                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088751                       # Number of instructions committed
system.cpu.committedOps                     817446074                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812629955                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1935                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565888                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812629955                       # number of integer instructions
system.cpu.num_fp_insts                          1935                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855521                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741293                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3763                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1476                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557745                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904578                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620616                       # number of memory refs
system.cpu.num_load_insts                   238245972                       # Number of load instructions
system.cpu.num_store_insts                   64374644                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2223973914                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772144                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014339     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245920     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374233      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  52      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                411      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446074                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.824179                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620618                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682446                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.435258                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.824179                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923682                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923682                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237630004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237630004                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64088247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64088247                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301718251                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301718251                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301718251                       # number of overall hits
system.cpu.dcache.overall_hits::total       301718251                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       615970                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        615970                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       286397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       286397                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       902367                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         902367                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       902367                       # number of overall misses
system.cpu.dcache.overall_misses::total        902367                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 109699950000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 109699950000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  23172586000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23172586000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 132872536000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 132872536000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 132872536000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 132872536000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620618                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620618                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620618                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620618                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004449                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004449                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002982                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002982                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002982                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002982                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 178093.007776                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 178093.007776                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80910.714847                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80910.714847                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 147248.886540                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 147248.886540                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 147248.886540                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 147248.886540                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657325                       # number of writebacks
system.cpu.dcache.writebacks::total            657325                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       615970                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       615970                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       286397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286397                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       902367                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       902367                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       902367                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       902367                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 109083980000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 109083980000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22886189000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22886189000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 131970169000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 131970169000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 131970169000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 131970169000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002982                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002982                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002982                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002982                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 177093.007776                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 177093.007776                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79910.714847                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79910.714847                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 146248.886540                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 146248.886540                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 146248.886540                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 146248.886540                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681934                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.477093                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335184                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1913376.225989                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.477093                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670722                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670722                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334830                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334830                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334830                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334830                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334830                       # number of overall hits
system.cpu.icache.overall_hits::total       677334830                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     61343000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61343000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     61343000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61343000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     61343000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61343000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335184                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335184                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335184                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335184                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 173285.310734                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 173285.310734                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 173285.310734                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 173285.310734                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 173285.310734                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 173285.310734                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           48                       # number of writebacks
system.cpu.icache.writebacks::total                48                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     60989000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60989000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     60989000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60989000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     60989000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60989000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 172285.310734                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 172285.310734                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 172285.310734                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 172285.310734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 172285.310734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 172285.310734                       # average overall mshr miss latency
system.cpu.icache.replacements                     48                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.604231                       # Cycle average of tags in use
system.l2.tags.total_refs                     1584703                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518833                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.054360                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.003745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.922696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.677790                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998830                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1517                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13196457                       # Number of tag accesses
system.l2.tags.data_accesses                 13196457                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657325                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657325                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           48                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               48                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            219921                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               219921                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3041                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3041                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161029                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161029                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164070                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164070                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164070                       # number of overall hits
system.l2.overall_hits::total                  164070                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63435                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63435                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454941                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454941                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518376                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518730                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data             518376                       # number of overall misses
system.l2.overall_misses::total                518730                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20115492500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20115492500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     60457500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60457500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 106469220000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 106469220000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      60457500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  126584712500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     126645170000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     60457500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 126584712500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    126645170000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657325                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657325                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           48                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           48                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        219921                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           219921                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       615970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682446                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682800                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682446                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682800                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954254                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954254                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738577                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759585                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759710                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759585                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759710                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 317104.004099                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 317104.004099                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 170783.898305                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 170783.898305                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 234028.632284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 234028.632284                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 170783.898305                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 244194.778501                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 244144.680277                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 170783.898305                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 244194.778501                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 244144.680277                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508321                       # number of writebacks
system.l2.writebacks::total                    508321                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63435                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454941                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454941                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518730                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518730                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19481142500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19481142500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     56917500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56917500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 101919810000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 101919810000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     56917500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 121400952500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 121457870000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     56917500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 121400952500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 121457870000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738577                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759710                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759710                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 307104.004099                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 307104.004099                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 160783.898305                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 160783.898305                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 224028.632284                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 224028.632284                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 160783.898305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 234194.778501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 234144.680277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 160783.898305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 234194.778501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 234144.680277                       # average overall mshr miss latency
system.l2.replacements                         516785                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16152.016767                       # Cycle average of tags in use
system.l3.tags.total_refs                     1035144                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    280119                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.695372                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        1.296538                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          6.609211                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      16144.111018                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000079                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000403                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.985358                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.985841                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16318                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2350407                       # Number of tag accesses
system.l3.tags.data_accesses                  2350407                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508320                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508320                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                664                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   664                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         237964                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            237964                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                238628                       # number of demand (read+write) hits
system.l3.demand_hits::total                   238628                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               238628                       # number of overall hits
system.l3.overall_hits::total                  238628                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62771                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62771                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       216977                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          217331                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              279748                       # number of demand (read+write) misses
system.l3.demand_misses::total                 280102                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data             279748                       # number of overall misses
system.l3.overall_misses::total                280102                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18772401500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18772401500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     53023500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  92989053000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  93042076500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      53023500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  111761454500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     111814478000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     53023500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 111761454500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    111814478000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508320                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508320                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454941                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455295                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518376                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518730                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518376                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518730                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989533                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989533                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.476934                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.477341                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.539662                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.539976                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.539662                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.539976                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 299061.692501                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 299061.692501                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 149783.898305                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 428566.405656                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 428112.310255                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 149783.898305                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 399507.608633                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 399192.001485                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 149783.898305                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 399507.608633                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 399192.001485                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               256942                       # number of writebacks
system.l3.writebacks::total                    256942                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        62771                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62771                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       216977                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       217331                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         279748                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            280102                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        279748                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           280102                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17768065500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17768065500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     47359500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  89517421000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  89564780500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     47359500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 107285486500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 107332846000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     47359500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 107285486500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 107332846000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989533                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989533                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.476934                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.477341                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.539662                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.539976                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.539662                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.539976                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 283061.692501                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 283061.692501                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 133783.898305                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 412566.405656                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 412112.310255                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 133783.898305                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 383507.608633                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 383192.001485                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 133783.898305                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 383507.608633                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 383192.001485                       # average overall mshr miss latency
system.l3.replacements                         263735                       # number of replacements
system.membus.snoop_filter.tot_requests        543540                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       263438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             217331                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       256942                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6496                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62771                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62771                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        217331                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       823642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       823642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 823642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     34370816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     34370816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34370816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            280102                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  280102    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              280102                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1571309000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1400510500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1584703                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       901903                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            667                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          667                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616324                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1422588                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           48                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39866                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          219921                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         219921                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66476                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615970                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2486668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2487424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85745344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85771072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          780520                       # Total snoops (count)
system.tol2bus.snoopTraffic                  48976832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1683241                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000396                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019902                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1682574     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    667      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1683241                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1449724500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1133629500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1111986957000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455295                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       765262                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           14887                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455295                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553874                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65731200                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          263735                       # Total snoops (count)
system.tol3bus.snoopTraffic                  16444288                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1298879                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.203048                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.402268                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1035144     79.70%     79.70% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 263735     20.30%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1298879                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1025892000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778095000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
