<profile>

<section name = "Vivado HLS Report for 'mult_accel_core_call'" level="0">
<item name = "Date">Sun Dec 11 17:08:42 2022
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">Acceleration_core</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z007sclg225-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">7.256</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">11765, 11765, 11765, 11765, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_mult_accel_core_fu_58">mult_accel_core, 11764, 11764, 11764, 11764, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">4, 5, 620, 1258</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 141</column>
<column name="Register">-, -, 3, -</column>
<specialColumn name="Available">100, 66, 28800, 14400</specialColumn>
<specialColumn name="Utilization (%)">4, 7, 2, 9</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_mult_accel_core_fu_58">mult_accel_core, 4, 5, 620, 1258</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="in_stream_data_V_read">9, 2, 1, 2</column>
<column name="in_stream_dest_V_read">9, 2, 1, 2</column>
<column name="in_stream_id_V_read">9, 2, 1, 2</column>
<column name="in_stream_keep_V_read">9, 2, 1, 2</column>
<column name="in_stream_last_V_read">9, 2, 1, 2</column>
<column name="in_stream_strb_V_read">9, 2, 1, 2</column>
<column name="in_stream_user_V_read">9, 2, 1, 2</column>
<column name="out_stream_data_V_write">9, 2, 1, 2</column>
<column name="out_stream_dest_V_write">9, 2, 1, 2</column>
<column name="out_stream_id_V_write">9, 2, 1, 2</column>
<column name="out_stream_keep_V_write">9, 2, 1, 2</column>
<column name="out_stream_last_V_write">9, 2, 1, 2</column>
<column name="out_stream_strb_V_write">9, 2, 1, 2</column>
<column name="out_stream_user_V_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="grp_mult_accel_core_fu_58_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mult_accel_core_call, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mult_accel_core_call, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mult_accel_core_call, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mult_accel_core_call, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mult_accel_core_call, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mult_accel_core_call, return value</column>
<column name="in_stream_data_V_dout">in, 32, ap_fifo, in_stream_data_V, pointer</column>
<column name="in_stream_data_V_empty_n">in, 1, ap_fifo, in_stream_data_V, pointer</column>
<column name="in_stream_data_V_read">out, 1, ap_fifo, in_stream_data_V, pointer</column>
<column name="in_stream_keep_V_dout">in, 4, ap_fifo, in_stream_keep_V, pointer</column>
<column name="in_stream_keep_V_empty_n">in, 1, ap_fifo, in_stream_keep_V, pointer</column>
<column name="in_stream_keep_V_read">out, 1, ap_fifo, in_stream_keep_V, pointer</column>
<column name="in_stream_strb_V_dout">in, 4, ap_fifo, in_stream_strb_V, pointer</column>
<column name="in_stream_strb_V_empty_n">in, 1, ap_fifo, in_stream_strb_V, pointer</column>
<column name="in_stream_strb_V_read">out, 1, ap_fifo, in_stream_strb_V, pointer</column>
<column name="in_stream_user_V_dout">in, 4, ap_fifo, in_stream_user_V, pointer</column>
<column name="in_stream_user_V_empty_n">in, 1, ap_fifo, in_stream_user_V, pointer</column>
<column name="in_stream_user_V_read">out, 1, ap_fifo, in_stream_user_V, pointer</column>
<column name="in_stream_last_V_dout">in, 1, ap_fifo, in_stream_last_V, pointer</column>
<column name="in_stream_last_V_empty_n">in, 1, ap_fifo, in_stream_last_V, pointer</column>
<column name="in_stream_last_V_read">out, 1, ap_fifo, in_stream_last_V, pointer</column>
<column name="in_stream_id_V_dout">in, 5, ap_fifo, in_stream_id_V, pointer</column>
<column name="in_stream_id_V_empty_n">in, 1, ap_fifo, in_stream_id_V, pointer</column>
<column name="in_stream_id_V_read">out, 1, ap_fifo, in_stream_id_V, pointer</column>
<column name="in_stream_dest_V_dout">in, 5, ap_fifo, in_stream_dest_V, pointer</column>
<column name="in_stream_dest_V_empty_n">in, 1, ap_fifo, in_stream_dest_V, pointer</column>
<column name="in_stream_dest_V_read">out, 1, ap_fifo, in_stream_dest_V, pointer</column>
<column name="out_stream_data_V_din">out, 32, ap_fifo, out_stream_data_V, pointer</column>
<column name="out_stream_data_V_full_n">in, 1, ap_fifo, out_stream_data_V, pointer</column>
<column name="out_stream_data_V_write">out, 1, ap_fifo, out_stream_data_V, pointer</column>
<column name="out_stream_keep_V_din">out, 4, ap_fifo, out_stream_keep_V, pointer</column>
<column name="out_stream_keep_V_full_n">in, 1, ap_fifo, out_stream_keep_V, pointer</column>
<column name="out_stream_keep_V_write">out, 1, ap_fifo, out_stream_keep_V, pointer</column>
<column name="out_stream_strb_V_din">out, 4, ap_fifo, out_stream_strb_V, pointer</column>
<column name="out_stream_strb_V_full_n">in, 1, ap_fifo, out_stream_strb_V, pointer</column>
<column name="out_stream_strb_V_write">out, 1, ap_fifo, out_stream_strb_V, pointer</column>
<column name="out_stream_user_V_din">out, 4, ap_fifo, out_stream_user_V, pointer</column>
<column name="out_stream_user_V_full_n">in, 1, ap_fifo, out_stream_user_V, pointer</column>
<column name="out_stream_user_V_write">out, 1, ap_fifo, out_stream_user_V, pointer</column>
<column name="out_stream_last_V_din">out, 1, ap_fifo, out_stream_last_V, pointer</column>
<column name="out_stream_last_V_full_n">in, 1, ap_fifo, out_stream_last_V, pointer</column>
<column name="out_stream_last_V_write">out, 1, ap_fifo, out_stream_last_V, pointer</column>
<column name="out_stream_id_V_din">out, 5, ap_fifo, out_stream_id_V, pointer</column>
<column name="out_stream_id_V_full_n">in, 1, ap_fifo, out_stream_id_V, pointer</column>
<column name="out_stream_id_V_write">out, 1, ap_fifo, out_stream_id_V, pointer</column>
<column name="out_stream_dest_V_din">out, 5, ap_fifo, out_stream_dest_V, pointer</column>
<column name="out_stream_dest_V_full_n">in, 1, ap_fifo, out_stream_dest_V, pointer</column>
<column name="out_stream_dest_V_write">out, 1, ap_fifo, out_stream_dest_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">0.00</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
</table>
</item>
</section>
</profile>
