PPC SB0004
"SyncdWR Fre PodWR PosRR DpAddrdR Fre"
Cycle=Fre PodWR PosRR DpAddrdR Fre SyncdWR
Relax=[Fre,SyncdWR,Fre]
Safe=PosRR PodWR DpAddrdR
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=SyncdWR Fre PodWR PosRR DpAddrdR Fre
{
0:r2=x; 0:r4=y;
1:r2=y; 1:r4=z; 1:r8=x;
}
 P0           | P1            ;
 li r1,1      | li r1,1       ;
 stw r1,0(r2) | stw r1,0(r2)  ;
 sync         | lwz r3,0(r4)  ;
 lwz r3,0(r4) | lwz r5,0(r4)  ;
              | xor r6,r5,r5  ;
              | lwzx r7,r6,r8 ;
exists
(0:r3=0 /\ 1:r7=0)
