FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 25;
0"NC";
1"GND_SIGNAL\g";
2"S7_SFP_TX_DISABLE";
3"S7_SFP_TX_FAULT";
4"CLK_100M_DDR";
5"S7_88E_GTX_CLK";
6"S7_88E_RX_CLK";
7"S7_SFP_MOD_ABS";
8"S7_SFP_RX_LOS";
9"S7_SFP_SDA";
10"S7_SFP_SCL";
11"S7_88E_SFP_TX_FAULT";
12"S7_88E_SFP_TX_DISABLE";
13"S7_88E_SFP_RX_LOS";
14"S7_88E_SFP_MOD_ABS";
15"S7_88E_SFP_SDA";
16"S7_88E_SFP_SCL";
17"S7_88E_MDC";
18"S7_88E_MDIO";
19"S7_88E_INT_N";
20"S7_88E_TX_CLK";
21"S7_88E_TXD0";
22"S7_88E_TXD1";
23"S7_88E_TXD2";
24"S7_88E_TXD3";
25"S7_88E_TXD4";
26"S7_88E_TXD5";
27"S7_88E_TXD6";
28"S7_88E_TXD7";
29"S7_88E_RXD0";
30"S7_88E_RXD1";
31"S7_88E_RXD2";
32"S7_88E_RXD3";
33"S7_88E_RXD4";
34"S7_88E_RXD5";
35"S7_88E_RXD6";
36"S7_88E_RXD7";
37"S7_88E_TX_EN";
38"S7_88E_TX_ER";
39"S7_88E_RX_DV";
40"S7_88E_COL";
41"S7_88E_CRS";
42"S7_88E_RESET_N";
43"S7_DDR_RESET_2V5_N";
44"S7_DDR_RESET_2V5_N";
45"S7_DDR_RESET_N";
%"R"
"1","(-8050,3400)","1","resistor","I2";
;
VALUE"4.7K"
CODE"07090246"
CDS_LIB"resistor"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-100,25,100,-25";
"A"45;
"B"44;
%"GND_SIGNAL"
"1","(-8100,2450)","0","standard","I3";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
HDL_POWER"GND_SIGNAL";
"GND"1;
%"R"
"1","(-8050,2850)","1","resistor","I4";
;
VALUE"4.7K"
CODE"07090246"
CDS_LIB"resistor"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-100,25,100,-25";
"A"1;
"B"45;
%"XC7S50FGGA484"
"7","(-7200,4650)","0","ic","I5";
;
VALUE"XC7S50FGGA484"
CDS_LIB"ic"
CDS_LMAN_SYM_OUTLINE"-125,1250,700,-100";
"H7"43;
"R3"42;
"R4"41;
"R5"40;
"R6"39;
"R7"38;
"N7"37;
"P7"36;
"N6"35;
"P6"34;
"M5"33;
"N5"32;
"N8"31;
"P8"30;
"P2"29;
"P3"28;
"N1"27;
"P1"26;
"N3"25;
"N4"24;
"M1"23;
"M2"22;
"K1"21;
"L1"20;
"M3"0;
"M4"4;
"M7"0;
"M8"5;
"K8"0;
"L8"6;
"K4"0;
"L4"0;
"K5"0;
"L5"0;
"L6"0;
"L7"3;
"J7"2;
"J8"8;
"J6"7;
"K6"9;
"H5"10;
"H6"11;
"K2"12;
"K3"13;
"J1"14;
"J2"15;
"H3"16;
"H4"19;
"H2"18;
"J3"17;
END.
