

================================================================
== Vitis HLS Report for 'upsamp5'
================================================================
* Date:           Wed Feb 28 00:01:12 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        123
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.615 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     2051|     2051|  20.510 us|  20.510 us|  2052|  2052|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                    |                                 |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |              Instance              |              Module             |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |sp_upsamp_ap_fixed_32_6_5_3_0_3_U0  |sp_upsamp_ap_fixed_32_6_5_3_0_3  |     2051|     2051|  20.510 us|  20.510 us|  2051|  2051|       no|
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     247|     475|    -|
|Memory           |        2|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|       9|    -|
|Register         |        -|     -|       1|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     0|     248|     484|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |              Instance              |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |sp_upsamp_ap_fixed_32_6_5_3_0_3_U0  |sp_upsamp_ap_fixed_32_6_5_3_0_3  |        0|   0|  247|  475|    0|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                 |        0|   0|  247|  475|    0|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |               Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |upsam_buf5_V_U  |upsamp5_upsam_buf5_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +----------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                    |        2|  0|   0|    0|    64|   32|     1|         2048|
    +----------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_start              |   in|    1|  ap_ctrl_hs|        upsamp5|  return value|
|start_full_n          |   in|    1|  ap_ctrl_hs|        upsamp5|  return value|
|start_out             |  out|    1|  ap_ctrl_hs|        upsamp5|  return value|
|start_write           |  out|    1|  ap_ctrl_hs|        upsamp5|  return value|
|ap_clk                |   in|    1|  ap_ctrl_hs|        upsamp5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|        upsamp5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|        upsamp5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|        upsamp5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|        upsamp5|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|        upsamp5|  return value|
|conv5_out24_dout      |   in|   32|     ap_fifo|    conv5_out24|       pointer|
|conv5_out24_empty_n   |   in|    1|     ap_fifo|    conv5_out24|       pointer|
|conv5_out24_read      |  out|    1|     ap_fifo|    conv5_out24|       pointer|
|upsamp5_out25_din     |  out|   32|     ap_fifo|  upsamp5_out25|       pointer|
|upsamp5_out25_full_n  |   in|    1|     ap_fifo|  upsamp5_out25|       pointer|
|upsamp5_out25_write   |  out|    1|     ap_fifo|  upsamp5_out25|       pointer|
+----------------------+-----+-----+------------+---------------+--------------+

