#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Feb  7 10:56:12 2025
# Process ID: 15108
# Current directory: C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/synth_1
# Command line: vivado.exe -log P_bit_AND.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source P_bit_AND.tcl
# Log file: C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/synth_1/P_bit_AND.vds
# Journal file: C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/synth_1\vivado.jou
# Running On        :Thomas-AMD
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :AMD Ryzen 7 4700U with Radeon Graphics         
# CPU Frequency     :1996 MHz
# CPU Physical cores:8
# CPU Logical cores :8
# Host memory       :16558 MB
# Swap memory       :5905 MB
# Total Virtual     :22463 MB
# Available Virtual :3177 MB
#-----------------------------------------------------------
source P_bit_AND.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 501.070 ; gain = 199.078
Command: synth_design -top P_bit_AND -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25324
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1353.328 ; gain = 445.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'P_bit_AND' [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/new/3_P_bit_AND.sv:16]
INFO: [Synth 8-6157] synthesizing module 'P_bit' [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/imports/new/P_bit.sv:9]
INFO: [Synth 8-6157] synthesizing module 'Tanh_LUT' [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/imports/new/Tanh_LUT.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'Tanh_LUT' (0#1) [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/imports/new/Tanh_LUT.sv:11]
INFO: [Synth 8-6157] synthesizing module 'LFSR' [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/imports/new/LFSR.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (0#1) [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/imports/new/LFSR.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'P_bit' (0#1) [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/imports/new/P_bit.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'P_bit_AND' (0#1) [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/new/3_P_bit_AND.sv:16]
WARNING: [Synth 8-7137] Register r_LFSR_reg in module LFSR has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/imports/new/LFSR.sv:29]
WARNING: [Synth 8-6014] Unused sequential element result_Jm_reg[0] was removed.  [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/new/3_P_bit_AND.sv:84]
WARNING: [Synth 8-6014] Unused sequential element result_Jm_reg[1] was removed.  [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/new/3_P_bit_AND.sv:84]
WARNING: [Synth 8-6014] Unused sequential element result_Jm_reg[2] was removed.  [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/new/3_P_bit_AND.sv:84]
WARNING: [Synth 8-6014] Unused sequential element product_Jm_reg[0] was removed.  [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/new/3_P_bit_AND.sv:86]
WARNING: [Synth 8-6014] Unused sequential element product_Jm_reg[1] was removed.  [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/new/3_P_bit_AND.sv:86]
WARNING: [Synth 8-6014] Unused sequential element product_Jm_reg[2] was removed.  [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/new/3_P_bit_AND.sv:86]
WARNING: [Synth 8-6014] Unused sequential element addition_hi_reg[0] was removed.  [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/new/3_P_bit_AND.sv:92]
WARNING: [Synth 8-6014] Unused sequential element addition_hi_reg[1] was removed.  [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/new/3_P_bit_AND.sv:92]
WARNING: [Synth 8-6014] Unused sequential element addition_hi_reg[2] was removed.  [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/new/3_P_bit_AND.sv:92]
WARNING: [Synth 8-6014] Unused sequential element product_I0_reg[0] was removed.  [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/new/3_P_bit_AND.sv:99]
WARNING: [Synth 8-6014] Unused sequential element product_I0_reg[1] was removed.  [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/new/3_P_bit_AND.sv:99]
WARNING: [Synth 8-6014] Unused sequential element product_I0_reg[2] was removed.  [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/new/3_P_bit_AND.sv:99]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1464.379 ; gain = 556.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1464.379 ; gain = 556.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1464.379 ; gain = 556.902
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1464.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'P_bit_instances[0].p_bit_inst_n_0'. [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'P_bit_instances[1].p_bit_inst_n_0'. [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'P_bit_instances[2].p_bit_inst_n_0'. [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/P_bit_AND_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/P_bit_AND_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1558.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1558.047 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1558.047 ; gain = 650.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1558.047 ; gain = 650.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1558.047 ; gain = 650.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1558.047 ; gain = 650.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1558.047 ; gain = 650.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|Tanh_LUT    | Tanh_LUT_out | 256x32        | LUT            | 
|P_bit_AND   | I_i_reg[0]   | 256x32        | Block RAM      | 
|P_bit_AND   | I_i_reg[2]   | 256x32        | Block RAM      | 
|P_bit_AND   | I_i_reg[1]   | 256x32        | Block RAM      | 
+------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1558.047 ; gain = 650.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1558.047 ; gain = 650.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance I_i_reg[0] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance I_i_reg[0] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance I_i_reg[2] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance I_i_reg[2] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance I_i_reg[1] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance I_i_reg[1] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1558.047 ; gain = 650.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1558.047 ; gain = 650.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1558.047 ; gain = 650.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1558.047 ; gain = 650.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1558.047 ; gain = 650.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1558.047 ; gain = 650.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1558.047 ; gain = 650.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    12|
|3     |LUT1     |     1|
|4     |LUT2     |     7|
|5     |LUT3     |     3|
|6     |LUT4     |   102|
|7     |RAMB18E1 |     3|
|8     |FDCE     |    47|
|9     |FDPE     |    54|
|10    |FDRE     |     4|
|11    |IBUF     |     2|
|12    |OBUF     |     7|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1558.047 ; gain = 650.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1558.047 ; gain = 556.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1558.047 ; gain = 650.570
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1558.047 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1558.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f330019
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 18 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1558.047 ; gain = 1056.977
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1558.047 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/synth_1/P_bit_AND.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file P_bit_AND_utilization_synth.rpt -pb P_bit_AND_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb  7 10:56:57 2025...
