# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do test/cpile.do
# ** Error: invalid command name "require"
# Error in macro ./test/cpile.do line 15
# invalid command name "require"
#     while executing
# "require fileutil"
do test/cpile.do
# ** Error: invalid command name "require"
# Error in macro ./test/cpile.do line 15
# invalid command name "require"
#     while executing
# "require fileutil"
do test/cpile.do
# ** Error: invalid command name "require"
# Error in macro ./test/cpile.do line 15
# invalid command name "require"
#     while executing
# "require fileutil"
require fileutil
# invalid command name "require"
use fileutil
# invalid command name "use"
do test/cpile.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:51:47 on Feb 24,2022
# vcom -reportprogress 300 -2008 -work work ../src/MIPS_types.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../src/MIPS_types.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:51:47 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./test/cpile.do line 16
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 -work work ../src/MIPS_types.vhd"
pwd
# /home/wngalles/CprE 381/Attempt2/cpre381-toolflow/proj
cd test
do cpile.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:52:15 on Feb 24,2022
# vcom -reportprogress 300 -2008 -work work ../src/MIPS_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package MIPS_types
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# End time: 10:52:16 on Feb 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Error: invalid command name "::fileutil::findByPattern"
# Error in macro ./cpile.do line 18
# invalid command name "::fileutil::findByPattern"
#     while executing
# "::fileutil::findByPattern . -glob ../*.vhd"
#     invoked from within
# "eval vcom -2008 -work work [::fileutil::findByPattern . -glob ../*.vhd]"
do tb_fetch.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:52:47 on Feb 24,2022
# vcom -reportprogress 300 -2008 -work work src/*.vhd 
# ** Error: (vcom-7) Failed to open design unit file "src/*.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:52:47 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_fetch.do line 9
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 -work work src/*.vhd"
cd ..
ls
# mips
# src
# test
# transcript
# vsim.wlf
# work
do test/tb_fetch.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:53:29 on Feb 24,2022
# vcom -reportprogress 300 -2008 -work work src/MIPS_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package MIPS_types
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# End time: 10:53:29 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:53:29 on Feb 24,2022
# vcom -reportprogress 300 -2008 -work work src/TopLevel/MIPS_Processor.vhd src/TopLevel/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 10:53:29 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:53:29 on Feb 24,2022
# vcom -reportprogress 300 -2008 -work work src/TopLevel/Adders/AddSub_N.vhd src/TopLevel/Adders/fullAdder.vhd src/TopLevel/Adders/halfAdder.vhd src/TopLevel/Adders/rippleAdder_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# End time: 10:53:29 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:53:29 on Feb 24,2022
# vcom -reportprogress 300 -2008 -work work src/TopLevel/BasicGates/andg2.vhd src/TopLevel/BasicGates/invg.vhd src/TopLevel/BasicGates/org2.vhd src/TopLevel/BasicGates/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:53:29 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:53:29 on Feb 24,2022
# vcom -reportprogress 300 -2008 -work work src/TopLevel/Fetch/fetch.vhd src/TopLevel/Fetch/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Compiling entity pc
# -- Compiling architecture structural of pc
# End time: 10:53:29 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:53:29 on Feb 24,2022
# vcom -reportprogress 300 -2008 -work work src/TopLevel/Mux/mux2t1.vhd src/TopLevel/Mux/mux2t1_N.vhd src/TopLevel/Mux/mux32t1_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Loading package NUMERIC_STD
# -- Loading package MIPS_types
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# End time: 10:53:30 on Feb 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:53:30 on Feb 24,2022
# vcom -reportprogress 300 -2008 -work work src/TopLevel/Registers/dffg.vhd src/TopLevel/Registers/regFile.vhd src/TopLevel/Registers/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package MIPS_types
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 10:53:30 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:53:30 on Feb 24,2022
# vcom -reportprogress 300 -2008 -work work test/tb_fetch.vhd test/tb_pc.vhd test/tb_rippleAdder_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch
# -- Compiling architecture behavior of tb_fetch
# -- Compiling entity tb_pc
# -- Compiling architecture behavior of tb_pc
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_rippleAdder_N
# -- Compiling architecture mixed of tb_rippleAdder_N
# End time: 10:53:30 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_fetch 
# Start time: 10:53:30 on Feb 24,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: src/TopLevel/Adders/AddSub_N.vhd(79): (vopt-3473) Component instance "g_Inv : onesComp_N" is not bound.
#         Region: /tb_fetch/DUT/g_ADD4
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_fetch(behavior)#1
# Loading work.fetch(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.addsub_n(structural)#1
# Loading work.rippleadder_n(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.halfadder(structure)#1
# Loading work.xorg2(dataflow)#1
# ** Warning: (vsim-3473) Component instance "g_Inv : onesComp_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fetch/DUT/g_ADD4 File: src/TopLevel/Adders/AddSub_N.vhd
quit -sim
# End time: 10:55:56 on Feb 24,2022, Elapsed time: 0:02:26
# Errors: 0, Warnings: 2
do test/cpile.do
# 1.15
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:56:04 on Feb 24,2022
# vcom -reportprogress 300 -2008 -work work ../src/MIPS_types.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../src/MIPS_types.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:56:04 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./test/cpile.do line 16
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 -work work ../src/MIPS_types.vhd"
pwd
# /home/wngalles/CprE 381/Attempt2/cpre381-toolflow/proj
do test/cpile.do
# 1.15
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:57:21 on Feb 24,2022
# vcom -reportprogress 300 -2008 -work work ./src/MIPS_types.vhd ./test/tb_fetch.vhd ./test/tb_pc.vhd ./test/tb_rippleAdder_N.vhd ./src/TopLevel/MIPS_Processor.vhd ./src/TopLevel/mem.vhd ./src/TopLevel/Adders/AddSub_N.vhd ./src/TopLevel/Adders/fullAdder.vhd ./src/TopLevel/Adders/halfAdder.vhd ./src/TopLevel/Adders/rippleAdder_N.vhd ./src/TopLevel/BasicGates/andg2.vhd ./src/TopLevel/BasicGates/invg.vhd ./src/TopLevel/BasicGates/org2.vhd ./src/TopLevel/BasicGates/xorg2.vhd ./src/TopLevel/Fetch/fetch.vhd ./src/TopLevel/Fetch/pc.vhd ./src/TopLevel/Mux/mux2t1.vhd ./src/TopLevel/Mux/mux2t1_N.vhd ./src/TopLevel/Mux/mux32t1_32.vhd ./src/TopLevel/Registers/dffg.vhd ./src/TopLevel/Registers/regFile.vhd ./src/TopLevel/Registers/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package MIPS_types
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# -- Compiling entity tb_fetch
# -- Compiling architecture behavior of tb_fetch
# -- Compiling entity tb_pc
# -- Compiling architecture behavior of tb_pc
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_rippleAdder_N
# -- Compiling architecture mixed of tb_rippleAdder_N
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Compiling entity pc
# -- Compiling architecture structural of pc
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 10:57:21 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do test/tb_and_N.do
# 1.15
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:26:40 on Feb 24,2022
# vcom -reportprogress 300 -2008 -work work ./src/MIPS_types.vhd ./test/tb_and_N.vhd ./test/tb_fetch.vhd ./test/tb_pc.vhd ./test/tb_rippleAdder_N.vhd ./src/TopLevel/MIPS_Processor.vhd ./src/TopLevel/mem.vhd ./src/TopLevel/Adders/AddSub_N.vhd ./src/TopLevel/Adders/fullAdder.vhd ./src/TopLevel/Adders/halfAdder.vhd ./src/TopLevel/Adders/rippleAdder_N.vhd ./src/TopLevel/BasicGates/andg2.vhd ./src/TopLevel/BasicGates/invg.vhd ./src/TopLevel/BasicGates/org2.vhd ./src/TopLevel/BasicGates/xorg2.vhd ./src/TopLevel/Fetch/fetch.vhd ./src/TopLevel/Fetch/pc.vhd ./src/TopLevel/Logic/and_N.vhd ./src/TopLevel/Mux/mux2t1.vhd ./src/TopLevel/Mux/mux2t1_N.vhd ./src/TopLevel/Mux/mux32t1_32.vhd ./src/TopLevel/Registers/dffg.vhd ./src/TopLevel/Registers/regFile.vhd ./src/TopLevel/Registers/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package MIPS_types
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# -- Compiling entity tb_and_N
# -- Compiling architecture behavior of tb_and_N
# -- Compiling entity tb_fetch
# -- Compiling architecture behavior of tb_fetch
# -- Compiling entity tb_pc
# -- Compiling architecture behavior of tb_pc
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_rippleAdder_N
# -- Compiling architecture mixed of tb_rippleAdder_N
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Compiling entity pc
# -- Compiling architecture structural of pc
# -- Compiling entity and_N
# -- Compiling architecture structural of and_N
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 11:26:40 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_and_N 
# Start time: 11:26:40 on Feb 24,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_and_n(behavior)#1
# Loading work.and_n(structural)#1
# Loading work.andg2(dataflow)#1
do test/tb_and_N.do
# 1.15
# ** Error: Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
# Error in macro ./test/tb_and_N.do line 11
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
#     while executing
# "cd [file dirname $filename]"
#     (procedure "FADD" line 9)
#     invoked from within
# "FADD $f "
#     (procedure "find" line 49)
#     invoked from within
# "find $basedir [list $cmd $patterns]"
#     (procedure "::fileutil::findByPattern" line 23)
#     invoked from within
# "::fileutil::findByPattern . -glob *.vhd"
#     invoked from within
# "eval vcom -2008 -work work [::fileutil::findByPattern . -glob *.vhd]"
quit -sim
# End time: 11:27:55 on Feb 24,2022, Elapsed time: 0:01:15
# Errors: 1, Warnings: 0
do test/tb_and_N.do
# 1.15
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:25 on Feb 24,2022
# vcom -reportprogress 300 -2008 -work work ./src/MIPS_types.vhd ./test/tb_and_N.vhd ./test/tb_fetch.vhd ./test/tb_pc.vhd ./test/tb_rippleAdder_N.vhd ./src/TopLevel/MIPS_Processor.vhd ./src/TopLevel/mem.vhd ./src/TopLevel/Adders/AddSub_N.vhd ./src/TopLevel/Adders/fullAdder.vhd ./src/TopLevel/Adders/halfAdder.vhd ./src/TopLevel/Adders/rippleAdder_N.vhd ./src/TopLevel/BasicGates/andg2.vhd ./src/TopLevel/BasicGates/invg.vhd ./src/TopLevel/BasicGates/org2.vhd ./src/TopLevel/BasicGates/xorg2.vhd ./src/TopLevel/Fetch/fetch.vhd ./src/TopLevel/Fetch/pc.vhd ./src/TopLevel/Logic/and_N.vhd ./src/TopLevel/Mux/mux2t1.vhd ./src/TopLevel/Mux/mux2t1_N.vhd ./src/TopLevel/Mux/mux32t1_32.vhd ./src/TopLevel/Registers/dffg.vhd ./src/TopLevel/Registers/regFile.vhd ./src/TopLevel/Registers/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package MIPS_types
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# -- Compiling entity tb_and_N
# -- Compiling architecture behavior of tb_and_N
# -- Compiling entity tb_fetch
# -- Compiling architecture behavior of tb_fetch
# -- Compiling entity tb_pc
# -- Compiling architecture behavior of tb_pc
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_rippleAdder_N
# -- Compiling architecture mixed of tb_rippleAdder_N
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Compiling entity pc
# -- Compiling architecture structural of pc
# -- Compiling entity and_N
# -- Compiling architecture structural of and_N
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 11:28:25 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_and_N 
# Start time: 11:28:25 on Feb 24,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_and_n(behavior)#1
# Loading work.and_n(structural)#1
# Loading work.andg2(dataflow)#1
