<stg><name>subconv_1x1_8p_p</name>


<trans_list>

<trans id="1796" from="1" to="2">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1906" from="2" to="14">
<condition id="603">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="2" to="3">
<condition id="615">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="3" to="4">
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="4" to="5">
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1897" from="5" to="6">
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1898" from="6" to="7">
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1899" from="7" to="8">
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1900" from="8" to="9">
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1901" from="9" to="10">
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1902" from="10" to="11">
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1903" from="11" to="12">
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1904" from="12" to="13">
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1905" from="13" to="2">
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1813" from="14" to="15">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1814" from="15" to="16">
<condition id="498">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1829" from="15" to="27">
<condition id="518">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1815" from="16" to="17">
<condition id="500">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1828" from="16" to="15">
<condition id="516">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1816" from="17" to="18">
<condition id="501">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1827" from="17" to="16">
<condition id="514">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1818" from="18" to="19">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1819" from="19" to="20">
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1820" from="20" to="21">
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1821" from="21" to="22">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1822" from="22" to="23">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1823" from="23" to="24">
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1824" from="24" to="25">
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1825" from="25" to="26">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1826" from="26" to="17">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1830" from="27" to="28">
<condition id="520">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1845" from="27" to="39">
<condition id="540">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1831" from="28" to="29">
<condition id="522">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1844" from="28" to="27">
<condition id="538">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1832" from="29" to="30">
<condition id="523">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1843" from="29" to="28">
<condition id="536">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1834" from="30" to="31">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="31" to="32">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="32" to="33">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="33" to="34">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1838" from="34" to="35">
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="35" to="36">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1840" from="36" to="37">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1841" from="37" to="38">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="38" to="29">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1846" from="39" to="40">
<condition id="542">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1861" from="39" to="51">
<condition id="562">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1847" from="40" to="41">
<condition id="544">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1860" from="40" to="39">
<condition id="560">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1848" from="41" to="42">
<condition id="545">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1859" from="41" to="40">
<condition id="558">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1850" from="42" to="43">
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1851" from="43" to="44">
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1852" from="44" to="45">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1853" from="45" to="46">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1854" from="46" to="47">
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1855" from="47" to="48">
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1856" from="48" to="49">
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1857" from="49" to="50">
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1858" from="50" to="41">
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1862" from="51" to="52">
<condition id="564">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1877" from="51" to="63">
<condition id="584">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1863" from="52" to="53">
<condition id="566">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1876" from="52" to="51">
<condition id="582">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1864" from="53" to="54">
<condition id="567">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1875" from="53" to="52">
<condition id="580">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1866" from="54" to="55">
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1867" from="55" to="56">
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1868" from="56" to="57">
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1869" from="57" to="58">
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1870" from="58" to="59">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1871" from="59" to="60">
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1872" from="60" to="61">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1873" from="61" to="62">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1874" from="62" to="53">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1920" from="63" to="75">
<condition id="616">
<or_exp><and_exp><literal name="exitcond_flatten3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="63" to="64">
<condition id="628">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="64" to="65">
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="65" to="66">
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1911" from="66" to="67">
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1912" from="67" to="68">
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1913" from="68" to="69">
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1914" from="69" to="70">
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="70" to="71">
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="71" to="72">
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1917" from="72" to="73">
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="73" to="74">
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1919" from="74" to="63">
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader81:0  %indvar_flatten1 = phi i13 [ 0, %0 ], [ %indvar_flatten_next1, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader81:1  %co = phi i7 [ 0, %0 ], [ %co_cast_mid2_v, %1 ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader81:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader81:3  %h = phi i4 [ 1, %0 ], [ %h_cast_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader81:4  %w = phi i4 [ 1, %0 ], [ %w_7, %1 ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader81:5  %exitcond_flatten1 = icmp eq i13 %indvar_flatten1, -2048

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader81:6  %indvar_flatten_next1 = add i13 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader81:7  br i1 %exitcond_flatten1, label %.preheader80.preheader, label %.preheader82.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader82.preheader:2  %exitcond_flatten = icmp eq i8 %indvar_flatten, 64

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %indvar_flatten_op = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  %indvar_flatten_next = select i1 %exitcond_flatten, i8 1, i8 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="88" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader82.preheader:0  %co_7 = add i7 1, %co

]]></Node>
<StgValue><ssdm name="co_7"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader82.preheader:3  %h_mid = select i1 %exitcond_flatten, i4 1, i4 %h

]]></Node>
<StgValue><ssdm name="h_mid"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader82.preheader:4  %co_cast_mid2_v = select i1 %exitcond_flatten, i7 %co_7, i7 %co

]]></Node>
<StgValue><ssdm name="co_cast_mid2_v"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="11" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader82.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader82.preheader:18  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader82.preheader:19  %exitcond = icmp eq i4 %w, -7

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader82.preheader:20  %exitcond5_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond5_mid"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader82.preheader:21  %h_8 = add i4 1, %h_mid

]]></Node>
<StgValue><ssdm name="h_8"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader82.preheader:22  %tmp_165 = or i1 %exitcond5_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader82.preheader:23  %w_mid2 = select i1 %tmp_165, i4 1, i4 %w

]]></Node>
<StgValue><ssdm name="w_mid2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader82.preheader:24  %h_cast_mid2 = select i1 %exitcond5_mid, i4 %h_8, i4 %h_mid

]]></Node>
<StgValue><ssdm name="h_cast_mid2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="99" st_id="4" stage="10" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader82.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader82.preheader:59  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %w_7 = add i4 %w_mid2, 1

]]></Node>
<StgValue><ssdm name="w_7"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="9" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader82.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="8" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader82.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="106" st_id="7" stage="7" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader82.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="107" st_id="8" stage="6" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader82.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="108" st_id="9" stage="5" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader82.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="109" st_id="10" stage="4" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader82.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="110" st_id="11" stage="3" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader82.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="7">
<![CDATA[
.preheader82.preheader:8  %zext_cast = zext i7 %co_cast_mid2_v to i16

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader82.preheader:9  %mul = mul i16 171, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader82.preheader:10  %tmp_101 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %mul, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="7">
<![CDATA[
.preheader82.preheader:5  %co_cast_mid2 = zext i7 %co_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="co_cast_mid2"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="2" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader82.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader82.preheader:11  %tmp_102 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_101, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="7">
<![CDATA[
.preheader82.preheader:12  %tmp_s = sext i7 %tmp_102 to i10

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="10">
<![CDATA[
.preheader82.preheader:13  %p_shl2_cast = zext i10 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader82.preheader:14  %tmp_103 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_101, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="5">
<![CDATA[
.preheader82.preheader:15  %tmp_163 = sext i5 %tmp_103 to i8

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="8">
<![CDATA[
.preheader82.preheader:16  %p_shl3_cast = zext i8 %tmp_163 to i11

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader82.preheader:17  %tmp_164 = add i11 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="4">
<![CDATA[
.preheader82.preheader:25  %h_cast_mid2_cast = zext i4 %h_cast_mid2 to i11

]]></Node>
<StgValue><ssdm name="h_cast_mid2_cast"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader82.preheader:26  %tmp_166 = add i11 %h_cast_mid2_cast, %tmp_164

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="11">
<![CDATA[
.preheader82.preheader:27  %tmp_104 = trunc i11 %tmp_166 to i7

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader82.preheader:28  %p_shl_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_104, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="11">
<![CDATA[
.preheader82.preheader:29  %tmp_105 = trunc i11 %tmp_166 to i9

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader82.preheader:30  %p_shl1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_105, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader82.preheader:31  %tmp_167 = add i10 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="4">
<![CDATA[
.preheader82.preheader:32  %w_cast_cast = zext i4 %w_mid2 to i10

]]></Node>
<StgValue><ssdm name="w_cast_cast"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader82.preheader:33  %tmp_168 = add i10 %w_cast_cast, %tmp_167

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:61  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i32 0, i32 %co_cast_mid2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="7">
<![CDATA[
.preheader82.preheader:62  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader82.preheader:1  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6144, i64 6144, i64 6144)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader82.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6">
<![CDATA[
.preheader82.preheader:7  %tmp_100 = trunc i7 %arrayNo1_cast_mid2_v to i6

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="10">
<![CDATA[
.preheader82.preheader:34  %tmp_217_cast = zext i10 %tmp_168 to i32

]]></Node>
<StgValue><ssdm name="tmp_217_cast"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:35  %ShuffleConvs_2_Downs = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:36  %ShuffleConvs_2_Downs_72 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_72"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:37  %ShuffleConvs_2_Downs_73 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_73"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:38  %ShuffleConvs_2_Downs_74 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_74"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:39  %ShuffleConvs_2_Downs_75 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_75"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:40  %ShuffleConvs_2_Downs_76 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_76"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:41  %ShuffleConvs_2_Downs_77 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_77"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:42  %ShuffleConvs_2_Downs_78 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_78"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:43  %ShuffleConvs_2_Downs_79 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_79"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:44  %ShuffleConvs_2_Downs_80 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_15, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_80"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:45  %ShuffleConvs_2_Downs_81 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_14, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_81"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:46  %ShuffleConvs_2_Downs_82 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_13, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_82"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:47  %ShuffleConvs_2_Downs_83 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_12, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_83"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:48  %ShuffleConvs_2_Downs_84 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_84"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:49  %ShuffleConvs_2_Downs_85 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_85"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:50  %ShuffleConvs_2_Downs_86 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_17, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_86"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:51  %ShuffleConvs_2_Downs_87 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_21, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_87"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:52  %ShuffleConvs_2_Downs_88 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_88"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:53  %ShuffleConvs_2_Downs_89 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_19, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_89"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:54  %ShuffleConvs_2_Downs_90 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_22, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_90"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:55  %ShuffleConvs_2_Downs_91 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_18, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_91"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:56  %ShuffleConvs_2_Downs_92 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_20, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_92"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:57  %ShuffleConvs_2_Downs_93 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_23, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_93"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:58  %ShuffleConvs_2_Downs_94 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_16, i32 0, i32 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_94"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader82.preheader:60  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="7">
<![CDATA[
.preheader82.preheader:62  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0">
<![CDATA[
.preheader82.preheader:63  switch i6 %tmp_100, label %branch47 [
    i6 0, label %branch24
    i6 1, label %branch25
    i6 2, label %branch26
    i6 3, label %branch27
    i6 4, label %branch28
    i6 5, label %branch29
    i6 6, label %branch30
    i6 7, label %branch31
    i6 8, label %branch32
    i6 9, label %branch33
    i6 10, label %branch34
    i6 11, label %branch35
    i6 12, label %branch36
    i6 13, label %branch37
    i6 14, label %branch38
    i6 15, label %branch39
    i6 16, label %branch40
    i6 17, label %branch41
    i6 18, label %branch42
    i6 19, label %branch43
    i6 20, label %branch44
    i6 21, label %branch45
    i6 22, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_100" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch46:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_73, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_100" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_100" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch45:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_77, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_100" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_100" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch44:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_85, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_100" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_100" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch43:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_83, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_100" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_100" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch42:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_82, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_100" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_100" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch41:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_81, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_100" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_100" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch40:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_80, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_100" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_100" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch39:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_94, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_100" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_100" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch38:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_86, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_100" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_100" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch37:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_91, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_100" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_100" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch36:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_89, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_100" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_100" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch35:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_92, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_100" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_100" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch34:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_87, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_100" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_100" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch33:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_74, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_100" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_100" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch32:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_100" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_100" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch31:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_75, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_100" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_100" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch30:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_88, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_100" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_100" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch29:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_84, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_100" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_100" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch28:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_76, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_100" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="tmp_100" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch27:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_72, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="tmp_100" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_100" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch26:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_79, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_100" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch25:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_90, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch24:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_93, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_100" val="!0"/>
<literal name="tmp_100" val="!1"/>
<literal name="tmp_100" val="!2"/>
<literal name="tmp_100" val="!3"/>
<literal name="tmp_100" val="!4"/>
<literal name="tmp_100" val="!5"/>
<literal name="tmp_100" val="!6"/>
<literal name="tmp_100" val="!7"/>
<literal name="tmp_100" val="!8"/>
<literal name="tmp_100" val="!9"/>
<literal name="tmp_100" val="!10"/>
<literal name="tmp_100" val="!11"/>
<literal name="tmp_100" val="!12"/>
<literal name="tmp_100" val="!13"/>
<literal name="tmp_100" val="!14"/>
<literal name="tmp_100" val="!15"/>
<literal name="tmp_100" val="!16"/>
<literal name="tmp_100" val="!17"/>
<literal name="tmp_100" val="!18"/>
<literal name="tmp_100" val="!19"/>
<literal name="tmp_100" val="!20"/>
<literal name="tmp_100" val="!21"/>
<literal name="tmp_100" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch47:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_78, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_100" val="!0"/>
<literal name="tmp_100" val="!1"/>
<literal name="tmp_100" val="!2"/>
<literal name="tmp_100" val="!3"/>
<literal name="tmp_100" val="!4"/>
<literal name="tmp_100" val="!5"/>
<literal name="tmp_100" val="!6"/>
<literal name="tmp_100" val="!7"/>
<literal name="tmp_100" val="!8"/>
<literal name="tmp_100" val="!9"/>
<literal name="tmp_100" val="!10"/>
<literal name="tmp_100" val="!11"/>
<literal name="tmp_100" val="!12"/>
<literal name="tmp_100" val="!13"/>
<literal name="tmp_100" val="!14"/>
<literal name="tmp_100" val="!15"/>
<literal name="tmp_100" val="!16"/>
<literal name="tmp_100" val="!17"/>
<literal name="tmp_100" val="!18"/>
<literal name="tmp_100" val="!19"/>
<literal name="tmp_100" val="!20"/>
<literal name="tmp_100" val="!21"/>
<literal name="tmp_100" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
.preheader80.preheader:0  br label %.preheader80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader80:0  %h1 = phi i4 [ %h_7, %3 ], [ 1, %.preheader80.preheader ]

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="4">
<![CDATA[
.preheader80:1  %h1_cast_cast1 = zext i4 %h1 to i7

]]></Node>
<StgValue><ssdm name="h1_cast_cast1"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="4">
<![CDATA[
.preheader80:2  %h1_cast_cast = zext i4 %h1 to i11

]]></Node>
<StgValue><ssdm name="h1_cast_cast"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader80:3  %tmp_169 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %h1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="7">
<![CDATA[
.preheader80:4  %p_shl4_cast = zext i7 %tmp_169 to i8

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader80:5  %tmp_170 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="5">
<![CDATA[
.preheader80:6  %p_shl5_cast = zext i5 %tmp_170 to i8

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader80:7  %tmp_171 = add i8 %p_shl5_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="8">
<![CDATA[
.preheader80:8  %tmp_220_cast = zext i8 %tmp_171 to i9

]]></Node>
<StgValue><ssdm name="tmp_220_cast"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader80:9  %tmp_172 = add i9 %tmp_220_cast, 200

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader80:10  %exitcond1 = icmp eq i4 %h1, -7

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader80:11  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader80:12  br i1 %exitcond1, label %.preheader76.preheader, label %.preheader79.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
.preheader79.preheader:0  br label %.preheader79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
.preheader76.preheader:0  br label %.preheader76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="229" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader79:0  %w2 = phi i4 [ %w_8, %2 ], [ 1, %.preheader79.preheader ]

]]></Node>
<StgValue><ssdm name="w2"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="4">
<![CDATA[
.preheader79:1  %w2_cast_cast1 = zext i4 %w2 to i7

]]></Node>
<StgValue><ssdm name="w2_cast_cast1"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="15" op_0_bw="4">
<![CDATA[
.preheader79:2  %w2_cast_cast2 = zext i4 %w2 to i15

]]></Node>
<StgValue><ssdm name="w2_cast_cast2"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="4">
<![CDATA[
.preheader79:3  %w2_cast_cast3 = zext i4 %w2 to i9

]]></Node>
<StgValue><ssdm name="w2_cast_cast3"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="4">
<![CDATA[
.preheader79:4  %w2_cast_cast = zext i4 %w2 to i8

]]></Node>
<StgValue><ssdm name="w2_cast_cast"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader79:5  %tmp_177 = add i8 %tmp_171, %w2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="8">
<![CDATA[
.preheader79:6  %tmp_226_cast = zext i8 %tmp_177 to i32

]]></Node>
<StgValue><ssdm name="tmp_226_cast"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:7  %ShuffleConvs_2_Downs_95 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_226_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_95"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader79:8  %tmp_178 = add i9 %tmp_172, %w2_cast_cast3

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="9">
<![CDATA[
.preheader79:9  %tmp_227_cast = zext i9 %tmp_178 to i32

]]></Node>
<StgValue><ssdm name="tmp_227_cast"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:10  %ShuffleConvs_2_Downs_96 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_227_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_96"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:11  %ShuffleConvs_2_Downs_97 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_226_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_97"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:12  %ShuffleConvs_2_Downs_98 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_227_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_98"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:13  %ShuffleConvs_2_Downs_99 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_226_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_99"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:14  %ShuffleConvs_2_Downs_100 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_227_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_100"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:15  %ShuffleConvs_2_Downs_101 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_226_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_101"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:16  %ShuffleConvs_2_Downs_102 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_227_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_102"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:17  %ShuffleConvs_2_Downs_103 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_226_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_103"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:18  %ShuffleConvs_2_Downs_104 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_227_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_104"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:19  %ShuffleConvs_2_Downs_105 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_226_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_105"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:20  %ShuffleConvs_2_Downs_106 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_227_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_106"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:21  %ShuffleConvs_2_Downs_107 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_226_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_107"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:22  %ShuffleConvs_2_Downs_108 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_227_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_108"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:23  %ShuffleConvs_2_Downs_109 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_21, i32 0, i32 %tmp_226_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_109"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:24  %ShuffleConvs_2_Downs_110 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_21, i32 0, i32 %tmp_227_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_110"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:25  %ShuffleConvs_2_Downs_111 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_226_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_111"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:26  %ShuffleConvs_2_Downs_112 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_227_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_112"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:27  %ShuffleConvs_2_Downs_113 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_22, i32 0, i32 %tmp_226_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_113"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:28  %ShuffleConvs_2_Downs_114 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_22, i32 0, i32 %tmp_227_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_114"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:29  %ShuffleConvs_2_Downs_115 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_20, i32 0, i32 %tmp_226_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_115"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:30  %ShuffleConvs_2_Downs_116 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_20, i32 0, i32 %tmp_227_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_116"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:31  %ShuffleConvs_2_Downs_117 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_23, i32 0, i32 %tmp_226_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_117"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:32  %ShuffleConvs_2_Downs_118 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_23, i32 0, i32 %tmp_227_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_118"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader79:33  %exitcond4 = icmp eq i4 %w2, -7

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader79:34  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader79:35  br i1 %exitcond4, label %3, label %.preheader78.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
.preheader78.preheader:0  br label %.preheader78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %h_7 = add i4 %h1, 1

]]></Node>
<StgValue><ssdm name="h_7"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader78:0  %ci = phi i7 [ %ci_1, %.preheader77.preheader ], [ 0, %.preheader78.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="7">
<![CDATA[
.preheader78:1  %ci_cast_cast = zext i7 %ci to i9

]]></Node>
<StgValue><ssdm name="ci_cast_cast"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader78:2  %tmp_186 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="11" op_0_bw="10">
<![CDATA[
.preheader78:3  %p_shl8_cast = zext i10 %tmp_186 to i11

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader78:4  %tmp_187 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="11" op_0_bw="8">
<![CDATA[
.preheader78:5  %p_shl9_cast = zext i8 %tmp_187 to i11

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader78:6  %tmp_188 = add i11 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader78:7  %tmp_189 = add i11 %h1_cast_cast, %tmp_188

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader78:8  %tmp_106 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_189, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="15" op_0_bw="14">
<![CDATA[
.preheader78:9  %p_shl6_cast = zext i14 %tmp_106 to i15

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader78:10  %tmp_107 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_189, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="15" op_0_bw="12">
<![CDATA[
.preheader78:11  %p_shl7_cast = zext i12 %tmp_107 to i15

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader78:12  %tmp_190 = add i15 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader78:13  %tmp_191 = add i15 %w2_cast_cast2, %tmp_190

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="15">
<![CDATA[
.preheader78:14  %tmp_242_cast = zext i15 %tmp_191 to i32

]]></Node>
<StgValue><ssdm name="tmp_242_cast"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:15  %input_V_addr = getelementptr [9600 x i8]* %input_V, i32 0, i32 %tmp_242_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader78:16  %tmp_192 = add i7 %h1_cast_cast1, %ci

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader78:17  %tmp_193 = add i7 %w2_cast_cast1, %tmp_192

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="7">
<![CDATA[
.preheader78:18  %tmp_244_cast = zext i7 %tmp_193 to i32

]]></Node>
<StgValue><ssdm name="tmp_244_cast"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:19  %weight_0_V_addr = getelementptr [384 x i8]* %weight_0_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader78:20  %tmp_194 = add i9 %ci_cast_cast, 192

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="9">
<![CDATA[
.preheader78:21  %tmp_245_cast = zext i9 %tmp_194 to i32

]]></Node>
<StgValue><ssdm name="tmp_245_cast"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:22  %weight_0_V_addr_1 = getelementptr [384 x i8]* %weight_0_V, i32 0, i32 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_1"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:23  %weight_1_V_addr = getelementptr [384 x i8]* %weight_1_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:24  %weight_1_V_addr_1 = getelementptr [384 x i8]* %weight_1_V, i32 0, i32 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_1"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:25  %weight_2_V_addr = getelementptr [384 x i8]* %weight_2_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:26  %weight_2_V_addr_1 = getelementptr [384 x i8]* %weight_2_V, i32 0, i32 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_1"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:27  %weight_3_V_addr = getelementptr [384 x i8]* %weight_3_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:28  %weight_3_V_addr_1 = getelementptr [384 x i8]* %weight_3_V, i32 0, i32 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_1"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:29  %weight_4_V_addr = getelementptr [384 x i8]* %weight_4_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:30  %weight_4_V_addr_1 = getelementptr [384 x i8]* %weight_4_V, i32 0, i32 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_1"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:31  %weight_5_V_addr = getelementptr [384 x i8]* %weight_5_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:32  %weight_5_V_addr_1 = getelementptr [384 x i8]* %weight_5_V, i32 0, i32 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_1"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:33  %weight_6_V_addr = getelementptr [384 x i8]* %weight_6_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:34  %weight_6_V_addr_1 = getelementptr [384 x i8]* %weight_6_V, i32 0, i32 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_1"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:35  %weight_7_V_addr = getelementptr [384 x i8]* %weight_7_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:36  %weight_7_V_addr_1 = getelementptr [384 x i8]* %weight_7_V, i32 0, i32 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_1"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:37  %weight_8_V_addr = getelementptr [384 x i8]* %weight_8_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:38  %weight_8_V_addr_1 = getelementptr [384 x i8]* %weight_8_V, i32 0, i32 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr_1"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:39  %weight_9_V_addr = getelementptr [384 x i8]* %weight_9_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:40  %weight_9_V_addr_1 = getelementptr [384 x i8]* %weight_9_V, i32 0, i32 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr_1"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:41  %weight_10_V_addr = getelementptr [384 x i8]* %weight_10_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:42  %weight_10_V_addr_1 = getelementptr [384 x i8]* %weight_10_V, i32 0, i32 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr_1"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:43  %weight_11_V_addr = getelementptr [384 x i8]* %weight_11_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:44  %weight_11_V_addr_1 = getelementptr [384 x i8]* %weight_11_V, i32 0, i32 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr_1"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader78:45  %exitcond8 = icmp eq i7 %ci, -32

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader78:46  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader78:47  %ci_1 = add i7 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_1"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader78:48  br i1 %exitcond8, label %2, label %.preheader77.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:1  %weight_0_V_load_1 = load i8* %weight_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_1"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:14  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:15  %weight_1_V_load_1 = load i8* %weight_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_1"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:27  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:28  %weight_2_V_load_1 = load i8* %weight_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_1"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:40  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:41  %weight_3_V_load_1 = load i8* %weight_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_1"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:53  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:54  %weight_4_V_load_1 = load i8* %weight_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_1"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:66  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:67  %weight_5_V_load_1 = load i8* %weight_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_1"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:79  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:80  %weight_6_V_load_1 = load i8* %weight_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_1"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:92  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:93  %weight_7_V_load_1 = load i8* %weight_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_1"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:105  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:106  %weight_8_V_load_1 = load i8* %weight_8_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_1"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:118  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:119  %weight_9_V_load_1 = load i8* %weight_9_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_1"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:131  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:132  %weight_10_V_load_1 = load i8* %weight_10_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_1"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:144  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:145  %weight_11_V_load_1 = load i8* %weight_11_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_1"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %w_8 = add i4 %w2, 1

]]></Node>
<StgValue><ssdm name="w_8"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="343" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:1  %weight_0_V_load_1 = load i8* %weight_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_1"/></StgValue>
</operation>

<operation id="345" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="14">
<![CDATA[
.preheader77.preheader:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="346" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:14  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="347" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:15  %weight_1_V_load_1 = load i8* %weight_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_1"/></StgValue>
</operation>

<operation id="348" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:27  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="349" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:28  %weight_2_V_load_1 = load i8* %weight_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_1"/></StgValue>
</operation>

<operation id="350" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:40  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="351" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:41  %weight_3_V_load_1 = load i8* %weight_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_1"/></StgValue>
</operation>

<operation id="352" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:53  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="353" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:54  %weight_4_V_load_1 = load i8* %weight_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_1"/></StgValue>
</operation>

<operation id="354" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:66  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="355" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:67  %weight_5_V_load_1 = load i8* %weight_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_1"/></StgValue>
</operation>

<operation id="356" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:79  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:80  %weight_6_V_load_1 = load i8* %weight_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_1"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:92  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:93  %weight_7_V_load_1 = load i8* %weight_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_1"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:105  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="361" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:106  %weight_8_V_load_1 = load i8* %weight_8_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_1"/></StgValue>
</operation>

<operation id="362" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:118  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="363" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:119  %weight_9_V_load_1 = load i8* %weight_9_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_1"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:131  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:132  %weight_10_V_load_1 = load i8* %weight_10_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_1"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:144  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:145  %weight_11_V_load_1 = load i8* %weight_11_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="368" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="14">
<![CDATA[
.preheader77.preheader:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="369" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:3  %MUL_DP_ret1 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret1"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:16  %MUL_DP_ret2 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret2"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:29  %MUL_DP_ret3 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret3"/></StgValue>
</operation>

<operation id="372" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:42  %MUL_DP_ret4 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret4"/></StgValue>
</operation>

<operation id="373" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:55  %MUL_DP_ret5 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret5"/></StgValue>
</operation>

<operation id="374" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:68  %MUL_DP_ret6 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret6"/></StgValue>
</operation>

<operation id="375" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:81  %MUL_DP_ret7 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret7"/></StgValue>
</operation>

<operation id="376" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:94  %MUL_DP_ret8 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret8"/></StgValue>
</operation>

<operation id="377" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:107  %MUL_DP_ret9 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret9"/></StgValue>
</operation>

<operation id="378" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:120  %MUL_DP_ret10 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret10"/></StgValue>
</operation>

<operation id="379" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:133  %MUL_DP_ret11 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret11"/></StgValue>
</operation>

<operation id="380" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:146  %MUL_DP_ret12 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret12"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="381" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:3  %MUL_DP_ret1 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret1"/></StgValue>
</operation>

<operation id="382" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:7  %ShuffleConvs_2_Downs_119 = load i8* %ShuffleConvs_2_Downs_117, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_119"/></StgValue>
</operation>

<operation id="383" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:16  %MUL_DP_ret2 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret2"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:20  %ShuffleConvs_2_Downs_121 = load i8* %ShuffleConvs_2_Downs_113, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_121"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:29  %MUL_DP_ret3 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret3"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:33  %ShuffleConvs_2_Downs_123 = load i8* %ShuffleConvs_2_Downs_105, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_123"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:42  %MUL_DP_ret4 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret4"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:46  %ShuffleConvs_2_Downs_125 = load i8* %ShuffleConvs_2_Downs_97, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_125"/></StgValue>
</operation>

<operation id="389" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:55  %MUL_DP_ret5 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret5"/></StgValue>
</operation>

<operation id="390" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:59  %ShuffleConvs_2_Downs_127 = load i8* %ShuffleConvs_2_Downs_103, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_127"/></StgValue>
</operation>

<operation id="391" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:68  %MUL_DP_ret6 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret6"/></StgValue>
</operation>

<operation id="392" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:72  %ShuffleConvs_2_Downs_129 = load i8* %ShuffleConvs_2_Downs_107, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_129"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:81  %MUL_DP_ret7 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret7"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:85  %ShuffleConvs_2_Downs_131 = load i8* %ShuffleConvs_2_Downs_111, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_131"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:94  %MUL_DP_ret8 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret8"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:98  %ShuffleConvs_2_Downs_133 = load i8* %ShuffleConvs_2_Downs_101, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_133"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:107  %MUL_DP_ret9 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret9"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:111  %ShuffleConvs_2_Downs_135 = load i8* %ShuffleConvs_2_Downs_95, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_135"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:120  %MUL_DP_ret10 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret10"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:124  %ShuffleConvs_2_Downs_137 = load i8* %ShuffleConvs_2_Downs_99, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_137"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:133  %MUL_DP_ret11 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret11"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:137  %ShuffleConvs_2_Downs_139 = load i8* %ShuffleConvs_2_Downs_109, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_139"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:146  %MUL_DP_ret12 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret12"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:150  %ShuffleConvs_2_Downs_141 = load i8* %ShuffleConvs_2_Downs_115, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_141"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="405" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:3  %MUL_DP_ret1 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret1"/></StgValue>
</operation>

<operation id="406" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:7  %ShuffleConvs_2_Downs_119 = load i8* %ShuffleConvs_2_Downs_117, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_119"/></StgValue>
</operation>

<operation id="407" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:16  %MUL_DP_ret2 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret2"/></StgValue>
</operation>

<operation id="408" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:20  %ShuffleConvs_2_Downs_121 = load i8* %ShuffleConvs_2_Downs_113, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_121"/></StgValue>
</operation>

<operation id="409" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:29  %MUL_DP_ret3 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret3"/></StgValue>
</operation>

<operation id="410" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:33  %ShuffleConvs_2_Downs_123 = load i8* %ShuffleConvs_2_Downs_105, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_123"/></StgValue>
</operation>

<operation id="411" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:42  %MUL_DP_ret4 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret4"/></StgValue>
</operation>

<operation id="412" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:46  %ShuffleConvs_2_Downs_125 = load i8* %ShuffleConvs_2_Downs_97, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_125"/></StgValue>
</operation>

<operation id="413" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:55  %MUL_DP_ret5 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret5"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:59  %ShuffleConvs_2_Downs_127 = load i8* %ShuffleConvs_2_Downs_103, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_127"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:68  %MUL_DP_ret6 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret6"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:72  %ShuffleConvs_2_Downs_129 = load i8* %ShuffleConvs_2_Downs_107, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_129"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:81  %MUL_DP_ret7 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret7"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:85  %ShuffleConvs_2_Downs_131 = load i8* %ShuffleConvs_2_Downs_111, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_131"/></StgValue>
</operation>

<operation id="419" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:94  %MUL_DP_ret8 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret8"/></StgValue>
</operation>

<operation id="420" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:98  %ShuffleConvs_2_Downs_133 = load i8* %ShuffleConvs_2_Downs_101, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_133"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:107  %MUL_DP_ret9 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret9"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:111  %ShuffleConvs_2_Downs_135 = load i8* %ShuffleConvs_2_Downs_95, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_135"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:120  %MUL_DP_ret10 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret10"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:124  %ShuffleConvs_2_Downs_137 = load i8* %ShuffleConvs_2_Downs_99, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_137"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:133  %MUL_DP_ret11 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret11"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:137  %ShuffleConvs_2_Downs_139 = load i8* %ShuffleConvs_2_Downs_109, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_139"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:146  %MUL_DP_ret12 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret12"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:150  %ShuffleConvs_2_Downs_141 = load i8* %ShuffleConvs_2_Downs_115, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_141"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="429" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:3  %MUL_DP_ret1 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret1"/></StgValue>
</operation>

<operation id="430" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:4  %rr_0_V = extractvalue { i16, i16 } %MUL_DP_ret1, 0

]]></Node>
<StgValue><ssdm name="rr_0_V"/></StgValue>
</operation>

<operation id="431" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:6  %tmp_108 = trunc i16 %rr_0_V to i8

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:8  %tmp_3 = add i8 %ShuffleConvs_2_Downs_119, %tmp_108

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:9  store i8 %tmp_3, i8* %ShuffleConvs_2_Downs_117, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:16  %MUL_DP_ret2 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret2"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:17  %rr_0_V_1 = extractvalue { i16, i16 } %MUL_DP_ret2, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_1"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:19  %tmp_110 = trunc i16 %rr_0_V_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:21  %tmp_20_1 = add i8 %ShuffleConvs_2_Downs_121, %tmp_110

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:22  store i8 %tmp_20_1, i8* %ShuffleConvs_2_Downs_113, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:29  %MUL_DP_ret3 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret3"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:30  %rr_0_V_2 = extractvalue { i16, i16 } %MUL_DP_ret3, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_2"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:32  %tmp_112 = trunc i16 %rr_0_V_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:34  %tmp_20_2 = add i8 %ShuffleConvs_2_Downs_123, %tmp_112

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:35  store i8 %tmp_20_2, i8* %ShuffleConvs_2_Downs_105, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:42  %MUL_DP_ret4 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret4"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:43  %rr_0_V_3 = extractvalue { i16, i16 } %MUL_DP_ret4, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_3"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:45  %tmp_114 = trunc i16 %rr_0_V_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:47  %tmp_20_3 = add i8 %ShuffleConvs_2_Downs_125, %tmp_114

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:48  store i8 %tmp_20_3, i8* %ShuffleConvs_2_Downs_97, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:55  %MUL_DP_ret5 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret5"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:56  %rr_0_V_4 = extractvalue { i16, i16 } %MUL_DP_ret5, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_4"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:58  %tmp_116 = trunc i16 %rr_0_V_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="452" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:60  %tmp_20_4 = add i8 %ShuffleConvs_2_Downs_127, %tmp_116

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="453" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:61  store i8 %tmp_20_4, i8* %ShuffleConvs_2_Downs_103, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:68  %MUL_DP_ret6 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret6"/></StgValue>
</operation>

<operation id="455" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:69  %rr_0_V_5 = extractvalue { i16, i16 } %MUL_DP_ret6, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_5"/></StgValue>
</operation>

<operation id="456" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:71  %tmp_118 = trunc i16 %rr_0_V_5 to i8

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="457" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:73  %tmp_20_5 = add i8 %ShuffleConvs_2_Downs_129, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="458" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:74  store i8 %tmp_20_5, i8* %ShuffleConvs_2_Downs_107, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:81  %MUL_DP_ret7 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret7"/></StgValue>
</operation>

<operation id="460" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:82  %rr_0_V_6 = extractvalue { i16, i16 } %MUL_DP_ret7, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_6"/></StgValue>
</operation>

<operation id="461" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:84  %tmp_120 = trunc i16 %rr_0_V_6 to i8

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="462" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:86  %tmp_20_6 = add i8 %ShuffleConvs_2_Downs_131, %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="463" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:87  store i8 %tmp_20_6, i8* %ShuffleConvs_2_Downs_111, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:94  %MUL_DP_ret8 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret8"/></StgValue>
</operation>

<operation id="465" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:95  %rr_0_V_7 = extractvalue { i16, i16 } %MUL_DP_ret8, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_7"/></StgValue>
</operation>

<operation id="466" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:97  %tmp_122 = trunc i16 %rr_0_V_7 to i8

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="467" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:99  %tmp_20_7 = add i8 %ShuffleConvs_2_Downs_133, %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="468" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:100  store i8 %tmp_20_7, i8* %ShuffleConvs_2_Downs_101, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:107  %MUL_DP_ret9 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret9"/></StgValue>
</operation>

<operation id="470" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:108  %rr_0_V_8 = extractvalue { i16, i16 } %MUL_DP_ret9, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_8"/></StgValue>
</operation>

<operation id="471" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:110  %tmp_124 = trunc i16 %rr_0_V_8 to i8

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="472" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:112  %tmp_20_8 = add i8 %ShuffleConvs_2_Downs_135, %tmp_124

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="473" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:113  store i8 %tmp_20_8, i8* %ShuffleConvs_2_Downs_95, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:120  %MUL_DP_ret10 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret10"/></StgValue>
</operation>

<operation id="475" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:121  %rr_0_V_9 = extractvalue { i16, i16 } %MUL_DP_ret10, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_9"/></StgValue>
</operation>

<operation id="476" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:123  %tmp_126 = trunc i16 %rr_0_V_9 to i8

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="477" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:125  %tmp_20_9 = add i8 %ShuffleConvs_2_Downs_137, %tmp_126

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>

<operation id="478" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:126  store i8 %tmp_20_9, i8* %ShuffleConvs_2_Downs_99, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:133  %MUL_DP_ret11 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret11"/></StgValue>
</operation>

<operation id="480" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:134  %rr_0_V_10 = extractvalue { i16, i16 } %MUL_DP_ret11, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_10"/></StgValue>
</operation>

<operation id="481" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:136  %tmp_128 = trunc i16 %rr_0_V_10 to i8

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="482" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:138  %tmp_20_s = add i8 %ShuffleConvs_2_Downs_139, %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_20_s"/></StgValue>
</operation>

<operation id="483" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:139  store i8 %tmp_20_s, i8* %ShuffleConvs_2_Downs_109, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:146  %MUL_DP_ret12 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret12"/></StgValue>
</operation>

<operation id="485" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:147  %rr_0_V_11 = extractvalue { i16, i16 } %MUL_DP_ret12, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_11"/></StgValue>
</operation>

<operation id="486" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:149  %tmp_130 = trunc i16 %rr_0_V_11 to i8

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="487" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:151  %tmp_20_10 = add i8 %ShuffleConvs_2_Downs_141, %tmp_130

]]></Node>
<StgValue><ssdm name="tmp_20_10"/></StgValue>
</operation>

<operation id="488" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:152  store i8 %tmp_20_10, i8* %ShuffleConvs_2_Downs_115, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="489" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:11  %ShuffleConvs_2_Downs_120 = load i8* %ShuffleConvs_2_Downs_118, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_120"/></StgValue>
</operation>

<operation id="490" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:24  %ShuffleConvs_2_Downs_122 = load i8* %ShuffleConvs_2_Downs_114, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_122"/></StgValue>
</operation>

<operation id="491" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:37  %ShuffleConvs_2_Downs_124 = load i8* %ShuffleConvs_2_Downs_106, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_124"/></StgValue>
</operation>

<operation id="492" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:50  %ShuffleConvs_2_Downs_126 = load i8* %ShuffleConvs_2_Downs_98, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_126"/></StgValue>
</operation>

<operation id="493" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:63  %ShuffleConvs_2_Downs_128 = load i8* %ShuffleConvs_2_Downs_104, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_128"/></StgValue>
</operation>

<operation id="494" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:76  %ShuffleConvs_2_Downs_130 = load i8* %ShuffleConvs_2_Downs_108, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_130"/></StgValue>
</operation>

<operation id="495" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:89  %ShuffleConvs_2_Downs_132 = load i8* %ShuffleConvs_2_Downs_112, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_132"/></StgValue>
</operation>

<operation id="496" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:102  %ShuffleConvs_2_Downs_134 = load i8* %ShuffleConvs_2_Downs_102, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_134"/></StgValue>
</operation>

<operation id="497" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:115  %ShuffleConvs_2_Downs_136 = load i8* %ShuffleConvs_2_Downs_96, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_136"/></StgValue>
</operation>

<operation id="498" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:128  %ShuffleConvs_2_Downs_138 = load i8* %ShuffleConvs_2_Downs_100, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_138"/></StgValue>
</operation>

<operation id="499" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:141  %ShuffleConvs_2_Downs_140 = load i8* %ShuffleConvs_2_Downs_110, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_140"/></StgValue>
</operation>

<operation id="500" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:154  %ShuffleConvs_2_Downs_142 = load i8* %ShuffleConvs_2_Downs_116, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_142"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="501" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:5  %rr_1_V = extractvalue { i16, i16 } %MUL_DP_ret1, 1

]]></Node>
<StgValue><ssdm name="rr_1_V"/></StgValue>
</operation>

<operation id="502" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:10  %tmp_109 = trunc i16 %rr_1_V to i8

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="503" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:11  %ShuffleConvs_2_Downs_120 = load i8* %ShuffleConvs_2_Downs_118, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_120"/></StgValue>
</operation>

<operation id="504" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:12  %tmp_5 = add i8 %ShuffleConvs_2_Downs_120, %tmp_109

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="505" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:18  %rr_1_V_1 = extractvalue { i16, i16 } %MUL_DP_ret2, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_1"/></StgValue>
</operation>

<operation id="506" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:23  %tmp_111 = trunc i16 %rr_1_V_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="507" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:24  %ShuffleConvs_2_Downs_122 = load i8* %ShuffleConvs_2_Downs_114, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_122"/></StgValue>
</operation>

<operation id="508" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:25  %tmp_22_1 = add i8 %ShuffleConvs_2_Downs_122, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="509" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:31  %rr_1_V_2 = extractvalue { i16, i16 } %MUL_DP_ret3, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_2"/></StgValue>
</operation>

<operation id="510" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:36  %tmp_113 = trunc i16 %rr_1_V_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="511" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:37  %ShuffleConvs_2_Downs_124 = load i8* %ShuffleConvs_2_Downs_106, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_124"/></StgValue>
</operation>

<operation id="512" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:38  %tmp_22_2 = add i8 %ShuffleConvs_2_Downs_124, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="513" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:44  %rr_1_V_3 = extractvalue { i16, i16 } %MUL_DP_ret4, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_3"/></StgValue>
</operation>

<operation id="514" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:49  %tmp_115 = trunc i16 %rr_1_V_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="515" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:50  %ShuffleConvs_2_Downs_126 = load i8* %ShuffleConvs_2_Downs_98, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_126"/></StgValue>
</operation>

<operation id="516" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:51  %tmp_22_3 = add i8 %ShuffleConvs_2_Downs_126, %tmp_115

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="517" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:57  %rr_1_V_4 = extractvalue { i16, i16 } %MUL_DP_ret5, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_4"/></StgValue>
</operation>

<operation id="518" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:62  %tmp_117 = trunc i16 %rr_1_V_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="519" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:63  %ShuffleConvs_2_Downs_128 = load i8* %ShuffleConvs_2_Downs_104, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_128"/></StgValue>
</operation>

<operation id="520" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:64  %tmp_22_4 = add i8 %ShuffleConvs_2_Downs_128, %tmp_117

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="521" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:70  %rr_1_V_5 = extractvalue { i16, i16 } %MUL_DP_ret6, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_5"/></StgValue>
</operation>

<operation id="522" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:75  %tmp_119 = trunc i16 %rr_1_V_5 to i8

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="523" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:76  %ShuffleConvs_2_Downs_130 = load i8* %ShuffleConvs_2_Downs_108, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_130"/></StgValue>
</operation>

<operation id="524" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:77  %tmp_22_5 = add i8 %ShuffleConvs_2_Downs_130, %tmp_119

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="525" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:83  %rr_1_V_6 = extractvalue { i16, i16 } %MUL_DP_ret7, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_6"/></StgValue>
</operation>

<operation id="526" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:88  %tmp_121 = trunc i16 %rr_1_V_6 to i8

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="527" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:89  %ShuffleConvs_2_Downs_132 = load i8* %ShuffleConvs_2_Downs_112, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_132"/></StgValue>
</operation>

<operation id="528" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:90  %tmp_22_6 = add i8 %ShuffleConvs_2_Downs_132, %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="529" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:96  %rr_1_V_7 = extractvalue { i16, i16 } %MUL_DP_ret8, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_7"/></StgValue>
</operation>

<operation id="530" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:101  %tmp_123 = trunc i16 %rr_1_V_7 to i8

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="531" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:102  %ShuffleConvs_2_Downs_134 = load i8* %ShuffleConvs_2_Downs_102, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_134"/></StgValue>
</operation>

<operation id="532" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:103  %tmp_22_7 = add i8 %ShuffleConvs_2_Downs_134, %tmp_123

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="533" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:109  %rr_1_V_8 = extractvalue { i16, i16 } %MUL_DP_ret9, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_8"/></StgValue>
</operation>

<operation id="534" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:114  %tmp_125 = trunc i16 %rr_1_V_8 to i8

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="535" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:115  %ShuffleConvs_2_Downs_136 = load i8* %ShuffleConvs_2_Downs_96, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_136"/></StgValue>
</operation>

<operation id="536" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:116  %tmp_22_8 = add i8 %ShuffleConvs_2_Downs_136, %tmp_125

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="537" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:122  %rr_1_V_9 = extractvalue { i16, i16 } %MUL_DP_ret10, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_9"/></StgValue>
</operation>

<operation id="538" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:127  %tmp_127 = trunc i16 %rr_1_V_9 to i8

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="539" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:128  %ShuffleConvs_2_Downs_138 = load i8* %ShuffleConvs_2_Downs_100, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_138"/></StgValue>
</operation>

<operation id="540" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:129  %tmp_22_9 = add i8 %ShuffleConvs_2_Downs_138, %tmp_127

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="541" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:135  %rr_1_V_10 = extractvalue { i16, i16 } %MUL_DP_ret11, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_10"/></StgValue>
</operation>

<operation id="542" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:140  %tmp_129 = trunc i16 %rr_1_V_10 to i8

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="543" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:141  %ShuffleConvs_2_Downs_140 = load i8* %ShuffleConvs_2_Downs_110, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_140"/></StgValue>
</operation>

<operation id="544" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:142  %tmp_22_s = add i8 %ShuffleConvs_2_Downs_140, %tmp_129

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="545" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:148  %rr_1_V_11 = extractvalue { i16, i16 } %MUL_DP_ret12, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_11"/></StgValue>
</operation>

<operation id="546" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:153  %tmp_131 = trunc i16 %rr_1_V_11 to i8

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="547" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="9">
<![CDATA[
.preheader77.preheader:154  %ShuffleConvs_2_Downs_142 = load i8* %ShuffleConvs_2_Downs_116, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_142"/></StgValue>
</operation>

<operation id="548" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:155  %tmp_22_10 = add i8 %ShuffleConvs_2_Downs_142, %tmp_131

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="549" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:13  store i8 %tmp_5, i8* %ShuffleConvs_2_Downs_118, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:26  store i8 %tmp_22_1, i8* %ShuffleConvs_2_Downs_114, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:39  store i8 %tmp_22_2, i8* %ShuffleConvs_2_Downs_106, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:52  store i8 %tmp_22_3, i8* %ShuffleConvs_2_Downs_98, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:65  store i8 %tmp_22_4, i8* %ShuffleConvs_2_Downs_104, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:78  store i8 %tmp_22_5, i8* %ShuffleConvs_2_Downs_108, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:91  store i8 %tmp_22_6, i8* %ShuffleConvs_2_Downs_112, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:104  store i8 %tmp_22_7, i8* %ShuffleConvs_2_Downs_102, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:117  store i8 %tmp_22_8, i8* %ShuffleConvs_2_Downs_96, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:130  store i8 %tmp_22_9, i8* %ShuffleConvs_2_Downs_100, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:143  store i8 %tmp_22_s, i8* %ShuffleConvs_2_Downs_110, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader77.preheader:156  store i8 %tmp_22_10, i8* %ShuffleConvs_2_Downs_116, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
.preheader77.preheader:157  br label %.preheader78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="562" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader76:0  %h4 = phi i4 [ %h_9, %5 ], [ 1, %.preheader76.preheader ]

]]></Node>
<StgValue><ssdm name="h4"/></StgValue>
</operation>

<operation id="563" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="7" op_0_bw="4">
<![CDATA[
.preheader76:1  %h4_cast_cast1 = zext i4 %h4 to i7

]]></Node>
<StgValue><ssdm name="h4_cast_cast1"/></StgValue>
</operation>

<operation id="564" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="11" op_0_bw="4">
<![CDATA[
.preheader76:2  %h4_cast_cast = zext i4 %h4 to i11

]]></Node>
<StgValue><ssdm name="h4_cast_cast"/></StgValue>
</operation>

<operation id="565" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader76:3  %tmp_173 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %h4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="566" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="7">
<![CDATA[
.preheader76:4  %p_shl10_cast = zext i7 %tmp_173 to i8

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="567" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader76:5  %tmp_174 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="568" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="5">
<![CDATA[
.preheader76:6  %p_shl11_cast = zext i5 %tmp_174 to i8

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="569" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader76:7  %tmp_175 = add i8 %p_shl11_cast, %p_shl10_cast

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="570" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="9" op_0_bw="8">
<![CDATA[
.preheader76:8  %tmp_224_cast = zext i8 %tmp_175 to i9

]]></Node>
<StgValue><ssdm name="tmp_224_cast"/></StgValue>
</operation>

<operation id="571" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader76:9  %tmp_176 = add i9 %tmp_224_cast, 200

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="572" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader76:10  %exitcond3 = icmp eq i4 %h4, -7

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="573" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader76:11  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="574" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader76:12  br i1 %exitcond3, label %.preheader72.preheader, label %.preheader75.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
.preheader75.preheader:0  br label %.preheader75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0">
<![CDATA[
.preheader72.preheader:0  br label %.preheader72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="577" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader75:0  %w5 = phi i4 [ %w_9, %4 ], [ 1, %.preheader75.preheader ]

]]></Node>
<StgValue><ssdm name="w5"/></StgValue>
</operation>

<operation id="578" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="7" op_0_bw="4">
<![CDATA[
.preheader75:1  %w5_cast_cast1 = zext i4 %w5 to i7

]]></Node>
<StgValue><ssdm name="w5_cast_cast1"/></StgValue>
</operation>

<operation id="579" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="15" op_0_bw="4">
<![CDATA[
.preheader75:2  %w5_cast_cast2 = zext i4 %w5 to i15

]]></Node>
<StgValue><ssdm name="w5_cast_cast2"/></StgValue>
</operation>

<operation id="580" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="9" op_0_bw="4">
<![CDATA[
.preheader75:3  %w5_cast_cast3 = zext i4 %w5 to i9

]]></Node>
<StgValue><ssdm name="w5_cast_cast3"/></StgValue>
</operation>

<operation id="581" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="4">
<![CDATA[
.preheader75:4  %w5_cast_cast = zext i4 %w5 to i8

]]></Node>
<StgValue><ssdm name="w5_cast_cast"/></StgValue>
</operation>

<operation id="582" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader75:5  %tmp_184 = add i8 %tmp_175, %w5_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="583" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="8">
<![CDATA[
.preheader75:6  %tmp_233_cast = zext i8 %tmp_184 to i32

]]></Node>
<StgValue><ssdm name="tmp_233_cast"/></StgValue>
</operation>

<operation id="584" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:7  %ShuffleConvs_2_Downs_143 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_233_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_143"/></StgValue>
</operation>

<operation id="585" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader75:8  %tmp_185 = add i9 %tmp_176, %w5_cast_cast3

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="586" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="9">
<![CDATA[
.preheader75:9  %tmp_234_cast = zext i9 %tmp_185 to i32

]]></Node>
<StgValue><ssdm name="tmp_234_cast"/></StgValue>
</operation>

<operation id="587" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:10  %ShuffleConvs_2_Downs_144 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_144"/></StgValue>
</operation>

<operation id="588" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:11  %ShuffleConvs_2_Downs_145 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_233_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_145"/></StgValue>
</operation>

<operation id="589" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:12  %ShuffleConvs_2_Downs_146 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_146"/></StgValue>
</operation>

<operation id="590" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:13  %ShuffleConvs_2_Downs_147 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_233_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_147"/></StgValue>
</operation>

<operation id="591" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:14  %ShuffleConvs_2_Downs_148 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_148"/></StgValue>
</operation>

<operation id="592" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:15  %ShuffleConvs_2_Downs_149 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_15, i32 0, i32 %tmp_233_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_149"/></StgValue>
</operation>

<operation id="593" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:16  %ShuffleConvs_2_Downs_150 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_15, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_150"/></StgValue>
</operation>

<operation id="594" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:17  %ShuffleConvs_2_Downs_151 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_14, i32 0, i32 %tmp_233_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_151"/></StgValue>
</operation>

<operation id="595" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:18  %ShuffleConvs_2_Downs_152 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_14, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_152"/></StgValue>
</operation>

<operation id="596" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:19  %ShuffleConvs_2_Downs_153 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_13, i32 0, i32 %tmp_233_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_153"/></StgValue>
</operation>

<operation id="597" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:20  %ShuffleConvs_2_Downs_154 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_13, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_154"/></StgValue>
</operation>

<operation id="598" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:21  %ShuffleConvs_2_Downs_155 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_12, i32 0, i32 %tmp_233_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_155"/></StgValue>
</operation>

<operation id="599" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:22  %ShuffleConvs_2_Downs_156 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_12, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_156"/></StgValue>
</operation>

<operation id="600" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:23  %ShuffleConvs_2_Downs_157 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_233_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_157"/></StgValue>
</operation>

<operation id="601" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:24  %ShuffleConvs_2_Downs_158 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_158"/></StgValue>
</operation>

<operation id="602" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:25  %ShuffleConvs_2_Downs_159 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_17, i32 0, i32 %tmp_233_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_159"/></StgValue>
</operation>

<operation id="603" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:26  %ShuffleConvs_2_Downs_160 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_17, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_160"/></StgValue>
</operation>

<operation id="604" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:27  %ShuffleConvs_2_Downs_161 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_19, i32 0, i32 %tmp_233_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_161"/></StgValue>
</operation>

<operation id="605" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:28  %ShuffleConvs_2_Downs_162 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_19, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_162"/></StgValue>
</operation>

<operation id="606" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:29  %ShuffleConvs_2_Downs_163 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_18, i32 0, i32 %tmp_233_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_163"/></StgValue>
</operation>

<operation id="607" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:30  %ShuffleConvs_2_Downs_164 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_18, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_164"/></StgValue>
</operation>

<operation id="608" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:31  %ShuffleConvs_2_Downs_165 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_16, i32 0, i32 %tmp_233_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_165"/></StgValue>
</operation>

<operation id="609" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:32  %ShuffleConvs_2_Downs_166 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_16, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_166"/></StgValue>
</operation>

<operation id="610" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader75:33  %exitcond7 = icmp eq i4 %w5, -7

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="611" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader75:34  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="612" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader75:35  br i1 %exitcond7, label %5, label %.preheader74.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
.preheader74.preheader:0  br label %.preheader74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %h_9 = add i4 %h4, 1

]]></Node>
<StgValue><ssdm name="h_9"/></StgValue>
</operation>

<operation id="615" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="616" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader74:0  %ci6 = phi i7 [ %ci_2, %.preheader73.preheader ], [ 0, %.preheader74.preheader ]

]]></Node>
<StgValue><ssdm name="ci6"/></StgValue>
</operation>

<operation id="617" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="9" op_0_bw="7">
<![CDATA[
.preheader74:1  %ci6_cast_cast = zext i7 %ci6 to i9

]]></Node>
<StgValue><ssdm name="ci6_cast_cast"/></StgValue>
</operation>

<operation id="618" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader74:2  %tmp_202 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="619" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="10">
<![CDATA[
.preheader74:3  %p_shl14_cast = zext i10 %tmp_202 to i11

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="620" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader74:4  %tmp_203 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="621" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="11" op_0_bw="8">
<![CDATA[
.preheader74:5  %p_shl15_cast = zext i8 %tmp_203 to i11

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="622" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader74:6  %tmp_204 = add i11 %p_shl14_cast, %p_shl15_cast

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="623" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader74:7  %tmp_205 = add i11 %h4_cast_cast, %tmp_204

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="624" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader74:8  %tmp_132 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_205, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="625" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="15" op_0_bw="14">
<![CDATA[
.preheader74:9  %p_shl12_cast = zext i14 %tmp_132 to i15

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="626" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader74:10  %tmp_133 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_205, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="627" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="15" op_0_bw="12">
<![CDATA[
.preheader74:11  %p_shl13_cast = zext i12 %tmp_133 to i15

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="628" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader74:12  %tmp_206 = add i15 %p_shl12_cast, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="629" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader74:13  %tmp_207 = add i15 %w5_cast_cast2, %tmp_206

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="630" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="15">
<![CDATA[
.preheader74:14  %tmp_260_cast = zext i15 %tmp_207 to i32

]]></Node>
<StgValue><ssdm name="tmp_260_cast"/></StgValue>
</operation>

<operation id="631" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:15  %input_V_addr_1 = getelementptr [9600 x i8]* %input_V, i32 0, i32 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_1"/></StgValue>
</operation>

<operation id="632" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader74:16  %tmp_208 = add i7 %h4_cast_cast1, %ci6

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="633" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader74:17  %tmp_209 = add i7 %w5_cast_cast1, %tmp_208

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="634" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="7">
<![CDATA[
.preheader74:18  %tmp_262_cast = zext i7 %tmp_209 to i32

]]></Node>
<StgValue><ssdm name="tmp_262_cast"/></StgValue>
</operation>

<operation id="635" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:19  %weight_12_V_addr = getelementptr [384 x i8]* %weight_12_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr"/></StgValue>
</operation>

<operation id="636" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader74:20  %tmp_210 = add i9 %ci6_cast_cast, 192

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="637" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="9">
<![CDATA[
.preheader74:21  %tmp_263_cast = zext i9 %tmp_210 to i32

]]></Node>
<StgValue><ssdm name="tmp_263_cast"/></StgValue>
</operation>

<operation id="638" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:22  %weight_12_V_addr_1 = getelementptr [384 x i8]* %weight_12_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr_1"/></StgValue>
</operation>

<operation id="639" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:23  %weight_13_V_addr = getelementptr [384 x i8]* %weight_13_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr"/></StgValue>
</operation>

<operation id="640" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:24  %weight_13_V_addr_1 = getelementptr [384 x i8]* %weight_13_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr_1"/></StgValue>
</operation>

<operation id="641" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:25  %weight_14_V_addr = getelementptr [384 x i8]* %weight_14_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr"/></StgValue>
</operation>

<operation id="642" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:26  %weight_14_V_addr_1 = getelementptr [384 x i8]* %weight_14_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr_1"/></StgValue>
</operation>

<operation id="643" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:27  %weight_15_V_addr = getelementptr [384 x i8]* %weight_15_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr"/></StgValue>
</operation>

<operation id="644" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:28  %weight_15_V_addr_1 = getelementptr [384 x i8]* %weight_15_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr_1"/></StgValue>
</operation>

<operation id="645" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:29  %weight_16_V_addr = getelementptr [384 x i8]* %weight_16_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr"/></StgValue>
</operation>

<operation id="646" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:30  %weight_16_V_addr_1 = getelementptr [384 x i8]* %weight_16_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr_1"/></StgValue>
</operation>

<operation id="647" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:31  %weight_17_V_addr = getelementptr [384 x i8]* %weight_17_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr"/></StgValue>
</operation>

<operation id="648" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:32  %weight_17_V_addr_1 = getelementptr [384 x i8]* %weight_17_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr_1"/></StgValue>
</operation>

<operation id="649" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:33  %weight_18_V_addr = getelementptr [384 x i8]* %weight_18_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr"/></StgValue>
</operation>

<operation id="650" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:34  %weight_18_V_addr_1 = getelementptr [384 x i8]* %weight_18_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr_1"/></StgValue>
</operation>

<operation id="651" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:35  %weight_19_V_addr = getelementptr [384 x i8]* %weight_19_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr"/></StgValue>
</operation>

<operation id="652" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:36  %weight_19_V_addr_1 = getelementptr [384 x i8]* %weight_19_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr_1"/></StgValue>
</operation>

<operation id="653" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:37  %weight_20_V_addr = getelementptr [384 x i8]* %weight_20_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr"/></StgValue>
</operation>

<operation id="654" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:38  %weight_20_V_addr_1 = getelementptr [384 x i8]* %weight_20_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr_1"/></StgValue>
</operation>

<operation id="655" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:39  %weight_21_V_addr = getelementptr [384 x i8]* %weight_21_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr"/></StgValue>
</operation>

<operation id="656" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:40  %weight_21_V_addr_1 = getelementptr [384 x i8]* %weight_21_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr_1"/></StgValue>
</operation>

<operation id="657" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:41  %weight_22_V_addr = getelementptr [384 x i8]* %weight_22_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr"/></StgValue>
</operation>

<operation id="658" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:42  %weight_22_V_addr_1 = getelementptr [384 x i8]* %weight_22_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr_1"/></StgValue>
</operation>

<operation id="659" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:43  %weight_23_V_addr = getelementptr [384 x i8]* %weight_23_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr"/></StgValue>
</operation>

<operation id="660" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:44  %weight_23_V_addr_1 = getelementptr [384 x i8]* %weight_23_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr_1"/></StgValue>
</operation>

<operation id="661" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader74:45  %exitcond5 = icmp eq i7 %ci6, -32

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="662" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader74:46  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="663" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader74:47  %ci_2 = add i7 %ci6, 1

]]></Node>
<StgValue><ssdm name="ci_2"/></StgValue>
</operation>

<operation id="664" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader74:48  br i1 %exitcond5, label %4, label %.preheader73.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="665" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:0  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="666" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:1  %weight_12_V_load_1 = load i8* %weight_12_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_1"/></StgValue>
</operation>

<operation id="667" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:14  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="668" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:15  %weight_13_V_load_1 = load i8* %weight_13_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_1"/></StgValue>
</operation>

<operation id="669" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:27  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="670" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:28  %weight_14_V_load_1 = load i8* %weight_14_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_1"/></StgValue>
</operation>

<operation id="671" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:40  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="672" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:41  %weight_15_V_load_1 = load i8* %weight_15_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_1"/></StgValue>
</operation>

<operation id="673" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:53  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="674" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:54  %weight_16_V_load_1 = load i8* %weight_16_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_1"/></StgValue>
</operation>

<operation id="675" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:66  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="676" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:67  %weight_17_V_load_1 = load i8* %weight_17_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_1"/></StgValue>
</operation>

<operation id="677" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:79  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="678" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:80  %weight_18_V_load_1 = load i8* %weight_18_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_1"/></StgValue>
</operation>

<operation id="679" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:92  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="680" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:93  %weight_19_V_load_1 = load i8* %weight_19_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_1"/></StgValue>
</operation>

<operation id="681" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:105  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="682" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:106  %weight_20_V_load_1 = load i8* %weight_20_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_1"/></StgValue>
</operation>

<operation id="683" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:118  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="684" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:119  %weight_21_V_load_1 = load i8* %weight_21_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_1"/></StgValue>
</operation>

<operation id="685" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:131  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="686" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:132  %weight_22_V_load_1 = load i8* %weight_22_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_1"/></StgValue>
</operation>

<operation id="687" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:144  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="688" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:145  %weight_23_V_load_1 = load i8* %weight_23_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_1"/></StgValue>
</operation>

<operation id="689" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %w_9 = add i4 %w5, 1

]]></Node>
<StgValue><ssdm name="w_9"/></StgValue>
</operation>

<operation id="690" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="691" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:0  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="692" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:1  %weight_12_V_load_1 = load i8* %weight_12_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_1"/></StgValue>
</operation>

<operation id="693" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="14">
<![CDATA[
.preheader73.preheader:2  %input_V_load_1 = load i8* %input_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>

<operation id="694" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:14  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="695" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:15  %weight_13_V_load_1 = load i8* %weight_13_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_1"/></StgValue>
</operation>

<operation id="696" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:27  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="697" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:28  %weight_14_V_load_1 = load i8* %weight_14_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_1"/></StgValue>
</operation>

<operation id="698" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:40  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="699" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:41  %weight_15_V_load_1 = load i8* %weight_15_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_1"/></StgValue>
</operation>

<operation id="700" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:53  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="701" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:54  %weight_16_V_load_1 = load i8* %weight_16_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_1"/></StgValue>
</operation>

<operation id="702" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:66  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="703" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:67  %weight_17_V_load_1 = load i8* %weight_17_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_1"/></StgValue>
</operation>

<operation id="704" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:79  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="705" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:80  %weight_18_V_load_1 = load i8* %weight_18_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_1"/></StgValue>
</operation>

<operation id="706" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:92  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="707" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:93  %weight_19_V_load_1 = load i8* %weight_19_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_1"/></StgValue>
</operation>

<operation id="708" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:105  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="709" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:106  %weight_20_V_load_1 = load i8* %weight_20_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_1"/></StgValue>
</operation>

<operation id="710" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:118  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="711" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:119  %weight_21_V_load_1 = load i8* %weight_21_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_1"/></StgValue>
</operation>

<operation id="712" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:131  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="713" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:132  %weight_22_V_load_1 = load i8* %weight_22_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_1"/></StgValue>
</operation>

<operation id="714" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:144  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="715" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:145  %weight_23_V_load_1 = load i8* %weight_23_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="716" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="14">
<![CDATA[
.preheader73.preheader:2  %input_V_load_1 = load i8* %input_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="717" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:3  %MUL_DP_ret13 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret13"/></StgValue>
</operation>

<operation id="718" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:16  %MUL_DP_ret14 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret14"/></StgValue>
</operation>

<operation id="719" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:29  %MUL_DP_ret15 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret15"/></StgValue>
</operation>

<operation id="720" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:42  %MUL_DP_ret16 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret16"/></StgValue>
</operation>

<operation id="721" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:55  %MUL_DP_ret17 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret17"/></StgValue>
</operation>

<operation id="722" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:68  %MUL_DP_ret18 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret18"/></StgValue>
</operation>

<operation id="723" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:81  %MUL_DP_ret19 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret19"/></StgValue>
</operation>

<operation id="724" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:94  %MUL_DP_ret20 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret20"/></StgValue>
</operation>

<operation id="725" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:107  %MUL_DP_ret21 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret21"/></StgValue>
</operation>

<operation id="726" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:120  %MUL_DP_ret22 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret22"/></StgValue>
</operation>

<operation id="727" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:133  %MUL_DP_ret23 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret23"/></StgValue>
</operation>

<operation id="728" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:146  %MUL_DP_ret24 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret24"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="729" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:3  %MUL_DP_ret13 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret13"/></StgValue>
</operation>

<operation id="730" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:7  %ShuffleConvs_2_Downs_167 = load i8* %ShuffleConvs_2_Downs_161, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_167"/></StgValue>
</operation>

<operation id="731" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:16  %MUL_DP_ret14 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret14"/></StgValue>
</operation>

<operation id="732" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:20  %ShuffleConvs_2_Downs_169 = load i8* %ShuffleConvs_2_Downs_163, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_169"/></StgValue>
</operation>

<operation id="733" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:29  %MUL_DP_ret15 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret15"/></StgValue>
</operation>

<operation id="734" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:33  %ShuffleConvs_2_Downs_171 = load i8* %ShuffleConvs_2_Downs_159, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_171"/></StgValue>
</operation>

<operation id="735" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:42  %MUL_DP_ret16 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret16"/></StgValue>
</operation>

<operation id="736" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:46  %ShuffleConvs_2_Downs_173 = load i8* %ShuffleConvs_2_Downs_165, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_173"/></StgValue>
</operation>

<operation id="737" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:55  %MUL_DP_ret17 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret17"/></StgValue>
</operation>

<operation id="738" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:59  %ShuffleConvs_2_Downs_175 = load i8* %ShuffleConvs_2_Downs_149, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_175"/></StgValue>
</operation>

<operation id="739" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:68  %MUL_DP_ret18 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret18"/></StgValue>
</operation>

<operation id="740" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:72  %ShuffleConvs_2_Downs_177 = load i8* %ShuffleConvs_2_Downs_151, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_177"/></StgValue>
</operation>

<operation id="741" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:81  %MUL_DP_ret19 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret19"/></StgValue>
</operation>

<operation id="742" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:85  %ShuffleConvs_2_Downs_179 = load i8* %ShuffleConvs_2_Downs_153, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_179"/></StgValue>
</operation>

<operation id="743" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:94  %MUL_DP_ret20 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret20"/></StgValue>
</operation>

<operation id="744" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:98  %ShuffleConvs_2_Downs_181 = load i8* %ShuffleConvs_2_Downs_155, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_181"/></StgValue>
</operation>

<operation id="745" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:107  %MUL_DP_ret21 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret21"/></StgValue>
</operation>

<operation id="746" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:111  %ShuffleConvs_2_Downs_183 = load i8* %ShuffleConvs_2_Downs_157, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_183"/></StgValue>
</operation>

<operation id="747" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:120  %MUL_DP_ret22 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret22"/></StgValue>
</operation>

<operation id="748" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:124  %ShuffleConvs_2_Downs_185 = load i8* %ShuffleConvs_2_Downs_145, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_185"/></StgValue>
</operation>

<operation id="749" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:133  %MUL_DP_ret23 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret23"/></StgValue>
</operation>

<operation id="750" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:137  %ShuffleConvs_2_Downs_187 = load i8* %ShuffleConvs_2_Downs_143, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_187"/></StgValue>
</operation>

<operation id="751" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:146  %MUL_DP_ret24 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret24"/></StgValue>
</operation>

<operation id="752" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:150  %ShuffleConvs_2_Downs_189 = load i8* %ShuffleConvs_2_Downs_147, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_189"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="753" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:3  %MUL_DP_ret13 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret13"/></StgValue>
</operation>

<operation id="754" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:7  %ShuffleConvs_2_Downs_167 = load i8* %ShuffleConvs_2_Downs_161, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_167"/></StgValue>
</operation>

<operation id="755" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:16  %MUL_DP_ret14 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret14"/></StgValue>
</operation>

<operation id="756" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:20  %ShuffleConvs_2_Downs_169 = load i8* %ShuffleConvs_2_Downs_163, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_169"/></StgValue>
</operation>

<operation id="757" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:29  %MUL_DP_ret15 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret15"/></StgValue>
</operation>

<operation id="758" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:33  %ShuffleConvs_2_Downs_171 = load i8* %ShuffleConvs_2_Downs_159, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_171"/></StgValue>
</operation>

<operation id="759" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:42  %MUL_DP_ret16 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret16"/></StgValue>
</operation>

<operation id="760" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:46  %ShuffleConvs_2_Downs_173 = load i8* %ShuffleConvs_2_Downs_165, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_173"/></StgValue>
</operation>

<operation id="761" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:55  %MUL_DP_ret17 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret17"/></StgValue>
</operation>

<operation id="762" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:59  %ShuffleConvs_2_Downs_175 = load i8* %ShuffleConvs_2_Downs_149, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_175"/></StgValue>
</operation>

<operation id="763" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:68  %MUL_DP_ret18 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret18"/></StgValue>
</operation>

<operation id="764" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:72  %ShuffleConvs_2_Downs_177 = load i8* %ShuffleConvs_2_Downs_151, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_177"/></StgValue>
</operation>

<operation id="765" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:81  %MUL_DP_ret19 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret19"/></StgValue>
</operation>

<operation id="766" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:85  %ShuffleConvs_2_Downs_179 = load i8* %ShuffleConvs_2_Downs_153, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_179"/></StgValue>
</operation>

<operation id="767" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:94  %MUL_DP_ret20 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret20"/></StgValue>
</operation>

<operation id="768" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:98  %ShuffleConvs_2_Downs_181 = load i8* %ShuffleConvs_2_Downs_155, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_181"/></StgValue>
</operation>

<operation id="769" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:107  %MUL_DP_ret21 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret21"/></StgValue>
</operation>

<operation id="770" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:111  %ShuffleConvs_2_Downs_183 = load i8* %ShuffleConvs_2_Downs_157, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_183"/></StgValue>
</operation>

<operation id="771" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:120  %MUL_DP_ret22 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret22"/></StgValue>
</operation>

<operation id="772" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:124  %ShuffleConvs_2_Downs_185 = load i8* %ShuffleConvs_2_Downs_145, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_185"/></StgValue>
</operation>

<operation id="773" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:133  %MUL_DP_ret23 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret23"/></StgValue>
</operation>

<operation id="774" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:137  %ShuffleConvs_2_Downs_187 = load i8* %ShuffleConvs_2_Downs_143, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_187"/></StgValue>
</operation>

<operation id="775" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:146  %MUL_DP_ret24 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret24"/></StgValue>
</operation>

<operation id="776" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:150  %ShuffleConvs_2_Downs_189 = load i8* %ShuffleConvs_2_Downs_147, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_189"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="777" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:3  %MUL_DP_ret13 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret13"/></StgValue>
</operation>

<operation id="778" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:4  %rr_0_V_12 = extractvalue { i16, i16 } %MUL_DP_ret13, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_12"/></StgValue>
</operation>

<operation id="779" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:6  %tmp_134 = trunc i16 %rr_0_V_12 to i8

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="780" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:8  %tmp_7 = add i8 %ShuffleConvs_2_Downs_167, %tmp_134

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="781" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:9  store i8 %tmp_7, i8* %ShuffleConvs_2_Downs_161, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="782" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:16  %MUL_DP_ret14 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret14"/></StgValue>
</operation>

<operation id="783" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:17  %rr_0_V_13 = extractvalue { i16, i16 } %MUL_DP_ret14, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_13"/></StgValue>
</operation>

<operation id="784" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:19  %tmp_136 = trunc i16 %rr_0_V_13 to i8

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="785" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:21  %tmp_25_1 = add i8 %ShuffleConvs_2_Downs_169, %tmp_136

]]></Node>
<StgValue><ssdm name="tmp_25_1"/></StgValue>
</operation>

<operation id="786" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:22  store i8 %tmp_25_1, i8* %ShuffleConvs_2_Downs_163, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:29  %MUL_DP_ret15 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret15"/></StgValue>
</operation>

<operation id="788" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:30  %rr_0_V_14 = extractvalue { i16, i16 } %MUL_DP_ret15, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_14"/></StgValue>
</operation>

<operation id="789" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:32  %tmp_138 = trunc i16 %rr_0_V_14 to i8

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="790" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:34  %tmp_25_2 = add i8 %ShuffleConvs_2_Downs_171, %tmp_138

]]></Node>
<StgValue><ssdm name="tmp_25_2"/></StgValue>
</operation>

<operation id="791" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:35  store i8 %tmp_25_2, i8* %ShuffleConvs_2_Downs_159, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:42  %MUL_DP_ret16 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret16"/></StgValue>
</operation>

<operation id="793" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:43  %rr_0_V_15 = extractvalue { i16, i16 } %MUL_DP_ret16, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_15"/></StgValue>
</operation>

<operation id="794" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:45  %tmp_140 = trunc i16 %rr_0_V_15 to i8

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="795" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:47  %tmp_25_3 = add i8 %ShuffleConvs_2_Downs_173, %tmp_140

]]></Node>
<StgValue><ssdm name="tmp_25_3"/></StgValue>
</operation>

<operation id="796" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:48  store i8 %tmp_25_3, i8* %ShuffleConvs_2_Downs_165, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:55  %MUL_DP_ret17 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret17"/></StgValue>
</operation>

<operation id="798" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:56  %rr_0_V_16 = extractvalue { i16, i16 } %MUL_DP_ret17, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_16"/></StgValue>
</operation>

<operation id="799" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:58  %tmp_142 = trunc i16 %rr_0_V_16 to i8

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="800" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:60  %tmp_25_4 = add i8 %ShuffleConvs_2_Downs_175, %tmp_142

]]></Node>
<StgValue><ssdm name="tmp_25_4"/></StgValue>
</operation>

<operation id="801" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:61  store i8 %tmp_25_4, i8* %ShuffleConvs_2_Downs_149, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:68  %MUL_DP_ret18 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret18"/></StgValue>
</operation>

<operation id="803" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:69  %rr_0_V_17 = extractvalue { i16, i16 } %MUL_DP_ret18, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_17"/></StgValue>
</operation>

<operation id="804" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:71  %tmp_144 = trunc i16 %rr_0_V_17 to i8

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="805" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:73  %tmp_25_5 = add i8 %ShuffleConvs_2_Downs_177, %tmp_144

]]></Node>
<StgValue><ssdm name="tmp_25_5"/></StgValue>
</operation>

<operation id="806" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:74  store i8 %tmp_25_5, i8* %ShuffleConvs_2_Downs_151, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="807" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:81  %MUL_DP_ret19 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret19"/></StgValue>
</operation>

<operation id="808" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:82  %rr_0_V_18 = extractvalue { i16, i16 } %MUL_DP_ret19, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_18"/></StgValue>
</operation>

<operation id="809" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:84  %tmp_146 = trunc i16 %rr_0_V_18 to i8

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="810" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:86  %tmp_25_6 = add i8 %ShuffleConvs_2_Downs_179, %tmp_146

]]></Node>
<StgValue><ssdm name="tmp_25_6"/></StgValue>
</operation>

<operation id="811" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:87  store i8 %tmp_25_6, i8* %ShuffleConvs_2_Downs_153, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="812" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:94  %MUL_DP_ret20 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret20"/></StgValue>
</operation>

<operation id="813" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:95  %rr_0_V_19 = extractvalue { i16, i16 } %MUL_DP_ret20, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_19"/></StgValue>
</operation>

<operation id="814" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:97  %tmp_148 = trunc i16 %rr_0_V_19 to i8

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="815" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:99  %tmp_25_7 = add i8 %ShuffleConvs_2_Downs_181, %tmp_148

]]></Node>
<StgValue><ssdm name="tmp_25_7"/></StgValue>
</operation>

<operation id="816" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:100  store i8 %tmp_25_7, i8* %ShuffleConvs_2_Downs_155, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:107  %MUL_DP_ret21 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret21"/></StgValue>
</operation>

<operation id="818" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:108  %rr_0_V_20 = extractvalue { i16, i16 } %MUL_DP_ret21, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_20"/></StgValue>
</operation>

<operation id="819" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:110  %tmp_150 = trunc i16 %rr_0_V_20 to i8

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="820" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:112  %tmp_25_8 = add i8 %ShuffleConvs_2_Downs_183, %tmp_150

]]></Node>
<StgValue><ssdm name="tmp_25_8"/></StgValue>
</operation>

<operation id="821" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:113  store i8 %tmp_25_8, i8* %ShuffleConvs_2_Downs_157, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="822" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:120  %MUL_DP_ret22 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret22"/></StgValue>
</operation>

<operation id="823" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:121  %rr_0_V_21 = extractvalue { i16, i16 } %MUL_DP_ret22, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_21"/></StgValue>
</operation>

<operation id="824" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:123  %tmp_152 = trunc i16 %rr_0_V_21 to i8

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="825" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:125  %tmp_25_9 = add i8 %ShuffleConvs_2_Downs_185, %tmp_152

]]></Node>
<StgValue><ssdm name="tmp_25_9"/></StgValue>
</operation>

<operation id="826" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:126  store i8 %tmp_25_9, i8* %ShuffleConvs_2_Downs_145, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="827" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:133  %MUL_DP_ret23 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret23"/></StgValue>
</operation>

<operation id="828" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:134  %rr_0_V_22 = extractvalue { i16, i16 } %MUL_DP_ret23, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_22"/></StgValue>
</operation>

<operation id="829" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:136  %tmp_154 = trunc i16 %rr_0_V_22 to i8

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="830" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:138  %tmp_25_s = add i8 %ShuffleConvs_2_Downs_187, %tmp_154

]]></Node>
<StgValue><ssdm name="tmp_25_s"/></StgValue>
</operation>

<operation id="831" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:139  store i8 %tmp_25_s, i8* %ShuffleConvs_2_Downs_143, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:146  %MUL_DP_ret24 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret24"/></StgValue>
</operation>

<operation id="833" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:147  %rr_0_V_23 = extractvalue { i16, i16 } %MUL_DP_ret24, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_23"/></StgValue>
</operation>

<operation id="834" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:149  %tmp_156 = trunc i16 %rr_0_V_23 to i8

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="835" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:151  %tmp_25_10 = add i8 %ShuffleConvs_2_Downs_189, %tmp_156

]]></Node>
<StgValue><ssdm name="tmp_25_10"/></StgValue>
</operation>

<operation id="836" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:152  store i8 %tmp_25_10, i8* %ShuffleConvs_2_Downs_147, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="837" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:11  %ShuffleConvs_2_Downs_168 = load i8* %ShuffleConvs_2_Downs_162, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_168"/></StgValue>
</operation>

<operation id="838" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:24  %ShuffleConvs_2_Downs_170 = load i8* %ShuffleConvs_2_Downs_164, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_170"/></StgValue>
</operation>

<operation id="839" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:37  %ShuffleConvs_2_Downs_172 = load i8* %ShuffleConvs_2_Downs_160, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_172"/></StgValue>
</operation>

<operation id="840" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:50  %ShuffleConvs_2_Downs_174 = load i8* %ShuffleConvs_2_Downs_166, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_174"/></StgValue>
</operation>

<operation id="841" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:63  %ShuffleConvs_2_Downs_176 = load i8* %ShuffleConvs_2_Downs_150, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_176"/></StgValue>
</operation>

<operation id="842" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:76  %ShuffleConvs_2_Downs_178 = load i8* %ShuffleConvs_2_Downs_152, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_178"/></StgValue>
</operation>

<operation id="843" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:89  %ShuffleConvs_2_Downs_180 = load i8* %ShuffleConvs_2_Downs_154, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_180"/></StgValue>
</operation>

<operation id="844" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:102  %ShuffleConvs_2_Downs_182 = load i8* %ShuffleConvs_2_Downs_156, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_182"/></StgValue>
</operation>

<operation id="845" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:115  %ShuffleConvs_2_Downs_184 = load i8* %ShuffleConvs_2_Downs_158, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_184"/></StgValue>
</operation>

<operation id="846" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:128  %ShuffleConvs_2_Downs_186 = load i8* %ShuffleConvs_2_Downs_146, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_186"/></StgValue>
</operation>

<operation id="847" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:141  %ShuffleConvs_2_Downs_188 = load i8* %ShuffleConvs_2_Downs_144, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_188"/></StgValue>
</operation>

<operation id="848" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:154  %ShuffleConvs_2_Downs_190 = load i8* %ShuffleConvs_2_Downs_148, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_190"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="849" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:5  %rr_1_V_12 = extractvalue { i16, i16 } %MUL_DP_ret13, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_12"/></StgValue>
</operation>

<operation id="850" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:10  %tmp_135 = trunc i16 %rr_1_V_12 to i8

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="851" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:11  %ShuffleConvs_2_Downs_168 = load i8* %ShuffleConvs_2_Downs_162, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_168"/></StgValue>
</operation>

<operation id="852" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:12  %tmp_9 = add i8 %ShuffleConvs_2_Downs_168, %tmp_135

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="853" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:18  %rr_1_V_13 = extractvalue { i16, i16 } %MUL_DP_ret14, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_13"/></StgValue>
</operation>

<operation id="854" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:23  %tmp_137 = trunc i16 %rr_1_V_13 to i8

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="855" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:24  %ShuffleConvs_2_Downs_170 = load i8* %ShuffleConvs_2_Downs_164, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_170"/></StgValue>
</operation>

<operation id="856" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:25  %tmp_27_1 = add i8 %ShuffleConvs_2_Downs_170, %tmp_137

]]></Node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="857" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:31  %rr_1_V_14 = extractvalue { i16, i16 } %MUL_DP_ret15, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_14"/></StgValue>
</operation>

<operation id="858" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:36  %tmp_139 = trunc i16 %rr_1_V_14 to i8

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="859" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:37  %ShuffleConvs_2_Downs_172 = load i8* %ShuffleConvs_2_Downs_160, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_172"/></StgValue>
</operation>

<operation id="860" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:38  %tmp_27_2 = add i8 %ShuffleConvs_2_Downs_172, %tmp_139

]]></Node>
<StgValue><ssdm name="tmp_27_2"/></StgValue>
</operation>

<operation id="861" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:44  %rr_1_V_15 = extractvalue { i16, i16 } %MUL_DP_ret16, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_15"/></StgValue>
</operation>

<operation id="862" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:49  %tmp_141 = trunc i16 %rr_1_V_15 to i8

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="863" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:50  %ShuffleConvs_2_Downs_174 = load i8* %ShuffleConvs_2_Downs_166, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_174"/></StgValue>
</operation>

<operation id="864" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:51  %tmp_27_3 = add i8 %ShuffleConvs_2_Downs_174, %tmp_141

]]></Node>
<StgValue><ssdm name="tmp_27_3"/></StgValue>
</operation>

<operation id="865" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:57  %rr_1_V_16 = extractvalue { i16, i16 } %MUL_DP_ret17, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_16"/></StgValue>
</operation>

<operation id="866" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:62  %tmp_143 = trunc i16 %rr_1_V_16 to i8

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="867" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:63  %ShuffleConvs_2_Downs_176 = load i8* %ShuffleConvs_2_Downs_150, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_176"/></StgValue>
</operation>

<operation id="868" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:64  %tmp_27_4 = add i8 %ShuffleConvs_2_Downs_176, %tmp_143

]]></Node>
<StgValue><ssdm name="tmp_27_4"/></StgValue>
</operation>

<operation id="869" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:70  %rr_1_V_17 = extractvalue { i16, i16 } %MUL_DP_ret18, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_17"/></StgValue>
</operation>

<operation id="870" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:75  %tmp_145 = trunc i16 %rr_1_V_17 to i8

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="871" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:76  %ShuffleConvs_2_Downs_178 = load i8* %ShuffleConvs_2_Downs_152, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_178"/></StgValue>
</operation>

<operation id="872" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:77  %tmp_27_5 = add i8 %ShuffleConvs_2_Downs_178, %tmp_145

]]></Node>
<StgValue><ssdm name="tmp_27_5"/></StgValue>
</operation>

<operation id="873" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:83  %rr_1_V_18 = extractvalue { i16, i16 } %MUL_DP_ret19, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_18"/></StgValue>
</operation>

<operation id="874" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:88  %tmp_147 = trunc i16 %rr_1_V_18 to i8

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="875" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:89  %ShuffleConvs_2_Downs_180 = load i8* %ShuffleConvs_2_Downs_154, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_180"/></StgValue>
</operation>

<operation id="876" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:90  %tmp_27_6 = add i8 %ShuffleConvs_2_Downs_180, %tmp_147

]]></Node>
<StgValue><ssdm name="tmp_27_6"/></StgValue>
</operation>

<operation id="877" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:96  %rr_1_V_19 = extractvalue { i16, i16 } %MUL_DP_ret20, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_19"/></StgValue>
</operation>

<operation id="878" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:101  %tmp_149 = trunc i16 %rr_1_V_19 to i8

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="879" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:102  %ShuffleConvs_2_Downs_182 = load i8* %ShuffleConvs_2_Downs_156, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_182"/></StgValue>
</operation>

<operation id="880" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:103  %tmp_27_7 = add i8 %ShuffleConvs_2_Downs_182, %tmp_149

]]></Node>
<StgValue><ssdm name="tmp_27_7"/></StgValue>
</operation>

<operation id="881" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:109  %rr_1_V_20 = extractvalue { i16, i16 } %MUL_DP_ret21, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_20"/></StgValue>
</operation>

<operation id="882" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:114  %tmp_151 = trunc i16 %rr_1_V_20 to i8

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="883" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:115  %ShuffleConvs_2_Downs_184 = load i8* %ShuffleConvs_2_Downs_158, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_184"/></StgValue>
</operation>

<operation id="884" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:116  %tmp_27_8 = add i8 %ShuffleConvs_2_Downs_184, %tmp_151

]]></Node>
<StgValue><ssdm name="tmp_27_8"/></StgValue>
</operation>

<operation id="885" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:122  %rr_1_V_21 = extractvalue { i16, i16 } %MUL_DP_ret22, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_21"/></StgValue>
</operation>

<operation id="886" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:127  %tmp_153 = trunc i16 %rr_1_V_21 to i8

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="887" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:128  %ShuffleConvs_2_Downs_186 = load i8* %ShuffleConvs_2_Downs_146, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_186"/></StgValue>
</operation>

<operation id="888" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:129  %tmp_27_9 = add i8 %ShuffleConvs_2_Downs_186, %tmp_153

]]></Node>
<StgValue><ssdm name="tmp_27_9"/></StgValue>
</operation>

<operation id="889" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:135  %rr_1_V_22 = extractvalue { i16, i16 } %MUL_DP_ret23, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_22"/></StgValue>
</operation>

<operation id="890" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:140  %tmp_155 = trunc i16 %rr_1_V_22 to i8

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="891" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:141  %ShuffleConvs_2_Downs_188 = load i8* %ShuffleConvs_2_Downs_144, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_188"/></StgValue>
</operation>

<operation id="892" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:142  %tmp_27_s = add i8 %ShuffleConvs_2_Downs_188, %tmp_155

]]></Node>
<StgValue><ssdm name="tmp_27_s"/></StgValue>
</operation>

<operation id="893" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:148  %rr_1_V_23 = extractvalue { i16, i16 } %MUL_DP_ret24, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_23"/></StgValue>
</operation>

<operation id="894" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:153  %tmp_157 = trunc i16 %rr_1_V_23 to i8

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="895" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="9">
<![CDATA[
.preheader73.preheader:154  %ShuffleConvs_2_Downs_190 = load i8* %ShuffleConvs_2_Downs_148, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_190"/></StgValue>
</operation>

<operation id="896" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:155  %tmp_27_10 = add i8 %ShuffleConvs_2_Downs_190, %tmp_157

]]></Node>
<StgValue><ssdm name="tmp_27_10"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="897" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:13  store i8 %tmp_9, i8* %ShuffleConvs_2_Downs_162, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="898" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:26  store i8 %tmp_27_1, i8* %ShuffleConvs_2_Downs_164, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="899" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:39  store i8 %tmp_27_2, i8* %ShuffleConvs_2_Downs_160, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="900" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:52  store i8 %tmp_27_3, i8* %ShuffleConvs_2_Downs_166, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="901" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:65  store i8 %tmp_27_4, i8* %ShuffleConvs_2_Downs_150, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="902" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:78  store i8 %tmp_27_5, i8* %ShuffleConvs_2_Downs_152, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="903" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:91  store i8 %tmp_27_6, i8* %ShuffleConvs_2_Downs_154, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="904" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:104  store i8 %tmp_27_7, i8* %ShuffleConvs_2_Downs_156, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="905" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:117  store i8 %tmp_27_8, i8* %ShuffleConvs_2_Downs_158, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="906" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:130  store i8 %tmp_27_9, i8* %ShuffleConvs_2_Downs_146, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="907" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:143  store i8 %tmp_27_s, i8* %ShuffleConvs_2_Downs_144, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="908" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader73.preheader:156  store i8 %tmp_27_10, i8* %ShuffleConvs_2_Downs_148, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
.preheader73.preheader:157  br label %.preheader74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="910" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader72:0  %h8 = phi i4 [ %h_10, %7 ], [ 1, %.preheader72.preheader ]

]]></Node>
<StgValue><ssdm name="h8"/></StgValue>
</operation>

<operation id="911" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="4">
<![CDATA[
.preheader72:1  %h8_cast9_cast1 = zext i4 %h8 to i8

]]></Node>
<StgValue><ssdm name="h8_cast9_cast1"/></StgValue>
</operation>

<operation id="912" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="11" op_0_bw="4">
<![CDATA[
.preheader72:2  %h8_cast9_cast = zext i4 %h8 to i11

]]></Node>
<StgValue><ssdm name="h8_cast9_cast"/></StgValue>
</operation>

<operation id="913" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader72:3  %tmp_179 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %h8, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="914" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="7">
<![CDATA[
.preheader72:4  %p_shl16_cast = zext i7 %tmp_179 to i8

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="915" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader72:5  %tmp_180 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="916" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="5">
<![CDATA[
.preheader72:6  %p_shl17_cast = zext i5 %tmp_180 to i8

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="917" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader72:7  %tmp_181 = add i8 %p_shl17_cast, %p_shl16_cast

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="918" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="9" op_0_bw="8">
<![CDATA[
.preheader72:8  %tmp_230_cast = zext i8 %tmp_181 to i9

]]></Node>
<StgValue><ssdm name="tmp_230_cast"/></StgValue>
</operation>

<operation id="919" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader72:9  %tmp_182 = add i9 %tmp_230_cast, 100

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="920" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader72:10  %tmp_183 = add i9 %tmp_230_cast, -212

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="921" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader72:11  %exitcond6 = icmp eq i4 %h8, -7

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="922" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader72:12  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="923" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader72:13  br i1 %exitcond6, label %.preheader68.preheader, label %.preheader71.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="924" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
.preheader71.preheader:0  br label %.preheader71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="925" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="0">
<![CDATA[
.preheader68.preheader:0  br label %.preheader68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="926" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader71:0  %w9 = phi i4 [ %w_12, %6 ], [ 1, %.preheader71.preheader ]

]]></Node>
<StgValue><ssdm name="w9"/></StgValue>
</operation>

<operation id="927" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="4">
<![CDATA[
.preheader71:1  %w9_cast8_cast1 = zext i4 %w9 to i8

]]></Node>
<StgValue><ssdm name="w9_cast8_cast1"/></StgValue>
</operation>

<operation id="928" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="15" op_0_bw="4">
<![CDATA[
.preheader71:2  %w9_cast8_cast2 = zext i4 %w9 to i15

]]></Node>
<StgValue><ssdm name="w9_cast8_cast2"/></StgValue>
</operation>

<operation id="929" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="9" op_0_bw="4">
<![CDATA[
.preheader71:3  %w9_cast8_cast = zext i4 %w9 to i9

]]></Node>
<StgValue><ssdm name="w9_cast8_cast"/></StgValue>
</operation>

<operation id="930" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader71:4  %tmp_200 = add i9 %tmp_182, %w9_cast8_cast

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="931" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="9">
<![CDATA[
.preheader71:5  %tmp_251_cast = zext i9 %tmp_200 to i32

]]></Node>
<StgValue><ssdm name="tmp_251_cast"/></StgValue>
</operation>

<operation id="932" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:6  %ShuffleConvs_2_Downs_191 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_191"/></StgValue>
</operation>

<operation id="933" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader71:7  %tmp_201 = add i9 %tmp_183, %w9_cast8_cast

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="934" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="9">
<![CDATA[
.preheader71:8  %tmp_252_cast = zext i9 %tmp_201 to i32

]]></Node>
<StgValue><ssdm name="tmp_252_cast"/></StgValue>
</operation>

<operation id="935" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:9  %ShuffleConvs_2_Downs_192 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_192"/></StgValue>
</operation>

<operation id="936" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:10  %ShuffleConvs_2_Downs_193 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_193"/></StgValue>
</operation>

<operation id="937" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:11  %ShuffleConvs_2_Downs_194 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_194"/></StgValue>
</operation>

<operation id="938" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:12  %ShuffleConvs_2_Downs_195 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_195"/></StgValue>
</operation>

<operation id="939" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:13  %ShuffleConvs_2_Downs_196 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_196"/></StgValue>
</operation>

<operation id="940" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:14  %ShuffleConvs_2_Downs_197 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_197"/></StgValue>
</operation>

<operation id="941" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:15  %ShuffleConvs_2_Downs_198 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_198"/></StgValue>
</operation>

<operation id="942" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:16  %ShuffleConvs_2_Downs_199 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_199"/></StgValue>
</operation>

<operation id="943" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:17  %ShuffleConvs_2_Downs_200 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_200"/></StgValue>
</operation>

<operation id="944" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:18  %ShuffleConvs_2_Downs_201 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_201"/></StgValue>
</operation>

<operation id="945" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:19  %ShuffleConvs_2_Downs_202 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_202"/></StgValue>
</operation>

<operation id="946" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:20  %ShuffleConvs_2_Downs_203 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_203"/></StgValue>
</operation>

<operation id="947" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:21  %ShuffleConvs_2_Downs_204 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_204"/></StgValue>
</operation>

<operation id="948" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:22  %ShuffleConvs_2_Downs_205 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_21, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_205"/></StgValue>
</operation>

<operation id="949" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:23  %ShuffleConvs_2_Downs_206 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_21, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_206"/></StgValue>
</operation>

<operation id="950" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:24  %ShuffleConvs_2_Downs_207 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_207"/></StgValue>
</operation>

<operation id="951" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:25  %ShuffleConvs_2_Downs_208 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_208"/></StgValue>
</operation>

<operation id="952" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:26  %ShuffleConvs_2_Downs_209 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_22, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_209"/></StgValue>
</operation>

<operation id="953" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:27  %ShuffleConvs_2_Downs_210 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_22, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_210"/></StgValue>
</operation>

<operation id="954" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:28  %ShuffleConvs_2_Downs_211 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_20, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_211"/></StgValue>
</operation>

<operation id="955" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:29  %ShuffleConvs_2_Downs_212 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_20, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_212"/></StgValue>
</operation>

<operation id="956" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:30  %ShuffleConvs_2_Downs_213 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_23, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_213"/></StgValue>
</operation>

<operation id="957" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:31  %ShuffleConvs_2_Downs_214 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_23, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_214"/></StgValue>
</operation>

<operation id="958" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader71:32  %exitcond9 = icmp eq i4 %w9, -7

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="959" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader71:33  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="960" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader71:34  br i1 %exitcond9, label %7, label %.preheader70.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="961" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
.preheader70.preheader:0  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="962" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %h_10 = add i4 %h8, 1

]]></Node>
<StgValue><ssdm name="h_10"/></StgValue>
</operation>

<operation id="963" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="964" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader70:0  %ci2 = phi i7 [ %ci_3, %.preheader69.preheader ], [ 0, %.preheader70.preheader ]

]]></Node>
<StgValue><ssdm name="ci2"/></StgValue>
</operation>

<operation id="965" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="9" op_0_bw="7">
<![CDATA[
.preheader70:1  %ci2_cast7_cast1 = zext i7 %ci2 to i9

]]></Node>
<StgValue><ssdm name="ci2_cast7_cast1"/></StgValue>
</operation>

<operation id="966" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="7">
<![CDATA[
.preheader70:2  %ci2_cast7_cast = zext i7 %ci2 to i8

]]></Node>
<StgValue><ssdm name="ci2_cast7_cast"/></StgValue>
</operation>

<operation id="967" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader70:3  %tmp_213 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="968" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="11" op_0_bw="10">
<![CDATA[
.preheader70:4  %p_shl20_cast = zext i10 %tmp_213 to i11

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="969" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader70:5  %tmp_214 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="970" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="11" op_0_bw="8">
<![CDATA[
.preheader70:6  %p_shl21_cast = zext i8 %tmp_214 to i11

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="971" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader70:7  %tmp_215 = add i11 %p_shl20_cast, %p_shl21_cast

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="972" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader70:8  %tmp_216 = add i11 %h8_cast9_cast, %tmp_215

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="973" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader70:9  %tmp_158 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_216, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="974" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="15" op_0_bw="14">
<![CDATA[
.preheader70:10  %p_shl18_cast = zext i14 %tmp_158 to i15

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="975" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader70:11  %tmp_159 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_216, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="976" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="15" op_0_bw="12">
<![CDATA[
.preheader70:12  %p_shl19_cast = zext i12 %tmp_159 to i15

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="977" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader70:13  %tmp_217 = add i15 %p_shl18_cast, %p_shl19_cast

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="978" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader70:14  %tmp_218 = add i15 %w9_cast8_cast2, %tmp_217

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="979" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="15">
<![CDATA[
.preheader70:15  %tmp_273_cast = zext i15 %tmp_218 to i32

]]></Node>
<StgValue><ssdm name="tmp_273_cast"/></StgValue>
</operation>

<operation id="980" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:16  %input_V_addr_2 = getelementptr [9600 x i8]* %input_V, i32 0, i32 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_2"/></StgValue>
</operation>

<operation id="981" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70:17  %tmp_219 = add i8 %ci2_cast7_cast, 96

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="982" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70:18  %tmp_220 = add i8 %h8_cast9_cast1, %tmp_219

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="983" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader70:19  %tmp_221 = add i8 %w9_cast8_cast1, %tmp_220

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="984" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="8">
<![CDATA[
.preheader70:20  %tmp_276_cast = zext i8 %tmp_221 to i32

]]></Node>
<StgValue><ssdm name="tmp_276_cast"/></StgValue>
</operation>

<operation id="985" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:21  %weight_0_V_addr_2 = getelementptr [384 x i8]* %weight_0_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_2"/></StgValue>
</operation>

<operation id="986" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader70:22  %tmp_222 = add i9 %ci2_cast7_cast1, -224

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="987" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="9">
<![CDATA[
.preheader70:23  %tmp_277_cast = zext i9 %tmp_222 to i32

]]></Node>
<StgValue><ssdm name="tmp_277_cast"/></StgValue>
</operation>

<operation id="988" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:24  %weight_0_V_addr_3 = getelementptr [384 x i8]* %weight_0_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_3"/></StgValue>
</operation>

<operation id="989" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:25  %weight_1_V_addr_2 = getelementptr [384 x i8]* %weight_1_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_2"/></StgValue>
</operation>

<operation id="990" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:26  %weight_1_V_addr_3 = getelementptr [384 x i8]* %weight_1_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_3"/></StgValue>
</operation>

<operation id="991" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:27  %weight_2_V_addr_2 = getelementptr [384 x i8]* %weight_2_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_2"/></StgValue>
</operation>

<operation id="992" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:28  %weight_2_V_addr_3 = getelementptr [384 x i8]* %weight_2_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_3"/></StgValue>
</operation>

<operation id="993" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:29  %weight_3_V_addr_2 = getelementptr [384 x i8]* %weight_3_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_2"/></StgValue>
</operation>

<operation id="994" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:30  %weight_3_V_addr_3 = getelementptr [384 x i8]* %weight_3_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_3"/></StgValue>
</operation>

<operation id="995" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:31  %weight_4_V_addr_2 = getelementptr [384 x i8]* %weight_4_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_2"/></StgValue>
</operation>

<operation id="996" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:32  %weight_4_V_addr_3 = getelementptr [384 x i8]* %weight_4_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_3"/></StgValue>
</operation>

<operation id="997" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:33  %weight_5_V_addr_2 = getelementptr [384 x i8]* %weight_5_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_2"/></StgValue>
</operation>

<operation id="998" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:34  %weight_5_V_addr_3 = getelementptr [384 x i8]* %weight_5_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_3"/></StgValue>
</operation>

<operation id="999" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:35  %weight_6_V_addr_2 = getelementptr [384 x i8]* %weight_6_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_2"/></StgValue>
</operation>

<operation id="1000" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:36  %weight_6_V_addr_3 = getelementptr [384 x i8]* %weight_6_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_3"/></StgValue>
</operation>

<operation id="1001" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:37  %weight_7_V_addr_2 = getelementptr [384 x i8]* %weight_7_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_2"/></StgValue>
</operation>

<operation id="1002" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:38  %weight_7_V_addr_3 = getelementptr [384 x i8]* %weight_7_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_3"/></StgValue>
</operation>

<operation id="1003" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:39  %weight_8_V_addr_2 = getelementptr [384 x i8]* %weight_8_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr_2"/></StgValue>
</operation>

<operation id="1004" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:40  %weight_8_V_addr_3 = getelementptr [384 x i8]* %weight_8_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr_3"/></StgValue>
</operation>

<operation id="1005" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:41  %weight_9_V_addr_2 = getelementptr [384 x i8]* %weight_9_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr_2"/></StgValue>
</operation>

<operation id="1006" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:42  %weight_9_V_addr_3 = getelementptr [384 x i8]* %weight_9_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr_3"/></StgValue>
</operation>

<operation id="1007" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:43  %weight_10_V_addr_2 = getelementptr [384 x i8]* %weight_10_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr_2"/></StgValue>
</operation>

<operation id="1008" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:44  %weight_10_V_addr_3 = getelementptr [384 x i8]* %weight_10_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr_3"/></StgValue>
</operation>

<operation id="1009" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:45  %weight_11_V_addr_2 = getelementptr [384 x i8]* %weight_11_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr_2"/></StgValue>
</operation>

<operation id="1010" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:46  %weight_11_V_addr_3 = getelementptr [384 x i8]* %weight_11_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr_3"/></StgValue>
</operation>

<operation id="1011" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader70:47  %exitcond11 = icmp eq i7 %ci2, -32

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="1012" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader70:48  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="1013" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader70:49  %ci_3 = add i7 %ci2, 1

]]></Node>
<StgValue><ssdm name="ci_3"/></StgValue>
</operation>

<operation id="1014" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader70:50  br i1 %exitcond11, label %6, label %.preheader69.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1015" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:1  %weight_0_V_load_3 = load i8* %weight_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_3"/></StgValue>
</operation>

<operation id="1016" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:15  %weight_1_V_load_3 = load i8* %weight_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_3"/></StgValue>
</operation>

<operation id="1017" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:28  %weight_2_V_load_3 = load i8* %weight_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_3"/></StgValue>
</operation>

<operation id="1018" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:41  %weight_3_V_load_3 = load i8* %weight_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_3"/></StgValue>
</operation>

<operation id="1019" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:54  %weight_4_V_load_3 = load i8* %weight_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_3"/></StgValue>
</operation>

<operation id="1020" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:67  %weight_5_V_load_3 = load i8* %weight_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_3"/></StgValue>
</operation>

<operation id="1021" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:80  %weight_6_V_load_3 = load i8* %weight_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_3"/></StgValue>
</operation>

<operation id="1022" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:93  %weight_7_V_load_3 = load i8* %weight_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_3"/></StgValue>
</operation>

<operation id="1023" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:106  %weight_8_V_load_3 = load i8* %weight_8_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_3"/></StgValue>
</operation>

<operation id="1024" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:119  %weight_9_V_load_3 = load i8* %weight_9_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_3"/></StgValue>
</operation>

<operation id="1025" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:132  %weight_10_V_load_3 = load i8* %weight_10_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_3"/></StgValue>
</operation>

<operation id="1026" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:145  %weight_11_V_load_3 = load i8* %weight_11_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_3"/></StgValue>
</operation>

<operation id="1027" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %w_12 = add i4 %w9, 1

]]></Node>
<StgValue><ssdm name="w_12"/></StgValue>
</operation>

<operation id="1028" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1029" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:0  %weight_0_V_load_2 = load i8* %weight_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_2"/></StgValue>
</operation>

<operation id="1030" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:1  %weight_0_V_load_3 = load i8* %weight_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_3"/></StgValue>
</operation>

<operation id="1031" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="14">
<![CDATA[
.preheader69.preheader:2  %input_V_load_2 = load i8* %input_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_2"/></StgValue>
</operation>

<operation id="1032" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:14  %weight_1_V_load_2 = load i8* %weight_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_2"/></StgValue>
</operation>

<operation id="1033" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:15  %weight_1_V_load_3 = load i8* %weight_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_3"/></StgValue>
</operation>

<operation id="1034" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:27  %weight_2_V_load_2 = load i8* %weight_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_2"/></StgValue>
</operation>

<operation id="1035" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:28  %weight_2_V_load_3 = load i8* %weight_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_3"/></StgValue>
</operation>

<operation id="1036" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:40  %weight_3_V_load_2 = load i8* %weight_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_2"/></StgValue>
</operation>

<operation id="1037" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:41  %weight_3_V_load_3 = load i8* %weight_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_3"/></StgValue>
</operation>

<operation id="1038" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:53  %weight_4_V_load_2 = load i8* %weight_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_2"/></StgValue>
</operation>

<operation id="1039" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:54  %weight_4_V_load_3 = load i8* %weight_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_3"/></StgValue>
</operation>

<operation id="1040" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:66  %weight_5_V_load_2 = load i8* %weight_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_2"/></StgValue>
</operation>

<operation id="1041" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:67  %weight_5_V_load_3 = load i8* %weight_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_3"/></StgValue>
</operation>

<operation id="1042" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:79  %weight_6_V_load_2 = load i8* %weight_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_2"/></StgValue>
</operation>

<operation id="1043" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:80  %weight_6_V_load_3 = load i8* %weight_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_3"/></StgValue>
</operation>

<operation id="1044" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:92  %weight_7_V_load_2 = load i8* %weight_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_2"/></StgValue>
</operation>

<operation id="1045" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:93  %weight_7_V_load_3 = load i8* %weight_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_3"/></StgValue>
</operation>

<operation id="1046" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:105  %weight_8_V_load_2 = load i8* %weight_8_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_2"/></StgValue>
</operation>

<operation id="1047" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:106  %weight_8_V_load_3 = load i8* %weight_8_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_3"/></StgValue>
</operation>

<operation id="1048" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:118  %weight_9_V_load_2 = load i8* %weight_9_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_2"/></StgValue>
</operation>

<operation id="1049" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:119  %weight_9_V_load_3 = load i8* %weight_9_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_3"/></StgValue>
</operation>

<operation id="1050" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:131  %weight_10_V_load_2 = load i8* %weight_10_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_2"/></StgValue>
</operation>

<operation id="1051" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:132  %weight_10_V_load_3 = load i8* %weight_10_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_3"/></StgValue>
</operation>

<operation id="1052" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:144  %weight_11_V_load_2 = load i8* %weight_11_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_2"/></StgValue>
</operation>

<operation id="1053" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:145  %weight_11_V_load_3 = load i8* %weight_11_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1054" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:0  %weight_0_V_load_2 = load i8* %weight_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_2"/></StgValue>
</operation>

<operation id="1055" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="14">
<![CDATA[
.preheader69.preheader:2  %input_V_load_2 = load i8* %input_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_2"/></StgValue>
</operation>

<operation id="1056" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:14  %weight_1_V_load_2 = load i8* %weight_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_2"/></StgValue>
</operation>

<operation id="1057" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:27  %weight_2_V_load_2 = load i8* %weight_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_2"/></StgValue>
</operation>

<operation id="1058" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:40  %weight_3_V_load_2 = load i8* %weight_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_2"/></StgValue>
</operation>

<operation id="1059" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:53  %weight_4_V_load_2 = load i8* %weight_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_2"/></StgValue>
</operation>

<operation id="1060" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:66  %weight_5_V_load_2 = load i8* %weight_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_2"/></StgValue>
</operation>

<operation id="1061" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:79  %weight_6_V_load_2 = load i8* %weight_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_2"/></StgValue>
</operation>

<operation id="1062" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:92  %weight_7_V_load_2 = load i8* %weight_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_2"/></StgValue>
</operation>

<operation id="1063" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:105  %weight_8_V_load_2 = load i8* %weight_8_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_2"/></StgValue>
</operation>

<operation id="1064" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:118  %weight_9_V_load_2 = load i8* %weight_9_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_2"/></StgValue>
</operation>

<operation id="1065" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:131  %weight_10_V_load_2 = load i8* %weight_10_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_2"/></StgValue>
</operation>

<operation id="1066" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:144  %weight_11_V_load_2 = load i8* %weight_11_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1067" st_id="44" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:3  %MUL_DP_ret25 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_2, i8 %weight_0_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret25"/></StgValue>
</operation>

<operation id="1068" st_id="44" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:16  %MUL_DP_ret26 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_2, i8 %weight_1_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret26"/></StgValue>
</operation>

<operation id="1069" st_id="44" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:29  %MUL_DP_ret27 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_2, i8 %weight_2_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret27"/></StgValue>
</operation>

<operation id="1070" st_id="44" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:42  %MUL_DP_ret28 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_2, i8 %weight_3_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret28"/></StgValue>
</operation>

<operation id="1071" st_id="44" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:55  %MUL_DP_ret29 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_2, i8 %weight_4_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret29"/></StgValue>
</operation>

<operation id="1072" st_id="44" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:68  %MUL_DP_ret30 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_2, i8 %weight_5_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret30"/></StgValue>
</operation>

<operation id="1073" st_id="44" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:81  %MUL_DP_ret31 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_2, i8 %weight_6_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret31"/></StgValue>
</operation>

<operation id="1074" st_id="44" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:94  %MUL_DP_ret32 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_2, i8 %weight_7_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret32"/></StgValue>
</operation>

<operation id="1075" st_id="44" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:107  %MUL_DP_ret33 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_2, i8 %weight_8_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret33"/></StgValue>
</operation>

<operation id="1076" st_id="44" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:120  %MUL_DP_ret34 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_2, i8 %weight_9_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret34"/></StgValue>
</operation>

<operation id="1077" st_id="44" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:133  %MUL_DP_ret35 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_2, i8 %weight_10_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret35"/></StgValue>
</operation>

<operation id="1078" st_id="44" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:146  %MUL_DP_ret36 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_2, i8 %weight_11_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret36"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1079" st_id="45" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:3  %MUL_DP_ret25 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_2, i8 %weight_0_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret25"/></StgValue>
</operation>

<operation id="1080" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:7  %ShuffleConvs_2_Downs_215 = load i8* %ShuffleConvs_2_Downs_213, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_215"/></StgValue>
</operation>

<operation id="1081" st_id="45" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:16  %MUL_DP_ret26 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_2, i8 %weight_1_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret26"/></StgValue>
</operation>

<operation id="1082" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:20  %ShuffleConvs_2_Downs_217 = load i8* %ShuffleConvs_2_Downs_209, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_217"/></StgValue>
</operation>

<operation id="1083" st_id="45" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:29  %MUL_DP_ret27 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_2, i8 %weight_2_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret27"/></StgValue>
</operation>

<operation id="1084" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:33  %ShuffleConvs_2_Downs_219 = load i8* %ShuffleConvs_2_Downs_201, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_219"/></StgValue>
</operation>

<operation id="1085" st_id="45" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:42  %MUL_DP_ret28 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_2, i8 %weight_3_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret28"/></StgValue>
</operation>

<operation id="1086" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:46  %ShuffleConvs_2_Downs_221 = load i8* %ShuffleConvs_2_Downs_193, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_221"/></StgValue>
</operation>

<operation id="1087" st_id="45" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:55  %MUL_DP_ret29 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_2, i8 %weight_4_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret29"/></StgValue>
</operation>

<operation id="1088" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:59  %ShuffleConvs_2_Downs_223 = load i8* %ShuffleConvs_2_Downs_199, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_223"/></StgValue>
</operation>

<operation id="1089" st_id="45" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:68  %MUL_DP_ret30 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_2, i8 %weight_5_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret30"/></StgValue>
</operation>

<operation id="1090" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:72  %ShuffleConvs_2_Downs_225 = load i8* %ShuffleConvs_2_Downs_203, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_225"/></StgValue>
</operation>

<operation id="1091" st_id="45" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:81  %MUL_DP_ret31 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_2, i8 %weight_6_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret31"/></StgValue>
</operation>

<operation id="1092" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:85  %ShuffleConvs_2_Downs_227 = load i8* %ShuffleConvs_2_Downs_207, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_227"/></StgValue>
</operation>

<operation id="1093" st_id="45" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:94  %MUL_DP_ret32 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_2, i8 %weight_7_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret32"/></StgValue>
</operation>

<operation id="1094" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:98  %ShuffleConvs_2_Downs_229 = load i8* %ShuffleConvs_2_Downs_197, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_229"/></StgValue>
</operation>

<operation id="1095" st_id="45" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:107  %MUL_DP_ret33 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_2, i8 %weight_8_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret33"/></StgValue>
</operation>

<operation id="1096" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:111  %ShuffleConvs_2_Downs_231 = load i8* %ShuffleConvs_2_Downs_191, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_231"/></StgValue>
</operation>

<operation id="1097" st_id="45" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:120  %MUL_DP_ret34 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_2, i8 %weight_9_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret34"/></StgValue>
</operation>

<operation id="1098" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:124  %ShuffleConvs_2_Downs_233 = load i8* %ShuffleConvs_2_Downs_195, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_233"/></StgValue>
</operation>

<operation id="1099" st_id="45" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:133  %MUL_DP_ret35 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_2, i8 %weight_10_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret35"/></StgValue>
</operation>

<operation id="1100" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:137  %ShuffleConvs_2_Downs_235 = load i8* %ShuffleConvs_2_Downs_205, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_235"/></StgValue>
</operation>

<operation id="1101" st_id="45" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:146  %MUL_DP_ret36 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_2, i8 %weight_11_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret36"/></StgValue>
</operation>

<operation id="1102" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:150  %ShuffleConvs_2_Downs_237 = load i8* %ShuffleConvs_2_Downs_211, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_237"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1103" st_id="46" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:3  %MUL_DP_ret25 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_2, i8 %weight_0_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret25"/></StgValue>
</operation>

<operation id="1104" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:7  %ShuffleConvs_2_Downs_215 = load i8* %ShuffleConvs_2_Downs_213, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_215"/></StgValue>
</operation>

<operation id="1105" st_id="46" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:16  %MUL_DP_ret26 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_2, i8 %weight_1_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret26"/></StgValue>
</operation>

<operation id="1106" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:20  %ShuffleConvs_2_Downs_217 = load i8* %ShuffleConvs_2_Downs_209, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_217"/></StgValue>
</operation>

<operation id="1107" st_id="46" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:29  %MUL_DP_ret27 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_2, i8 %weight_2_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret27"/></StgValue>
</operation>

<operation id="1108" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:33  %ShuffleConvs_2_Downs_219 = load i8* %ShuffleConvs_2_Downs_201, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_219"/></StgValue>
</operation>

<operation id="1109" st_id="46" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:42  %MUL_DP_ret28 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_2, i8 %weight_3_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret28"/></StgValue>
</operation>

<operation id="1110" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:46  %ShuffleConvs_2_Downs_221 = load i8* %ShuffleConvs_2_Downs_193, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_221"/></StgValue>
</operation>

<operation id="1111" st_id="46" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:55  %MUL_DP_ret29 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_2, i8 %weight_4_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret29"/></StgValue>
</operation>

<operation id="1112" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:59  %ShuffleConvs_2_Downs_223 = load i8* %ShuffleConvs_2_Downs_199, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_223"/></StgValue>
</operation>

<operation id="1113" st_id="46" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:68  %MUL_DP_ret30 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_2, i8 %weight_5_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret30"/></StgValue>
</operation>

<operation id="1114" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:72  %ShuffleConvs_2_Downs_225 = load i8* %ShuffleConvs_2_Downs_203, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_225"/></StgValue>
</operation>

<operation id="1115" st_id="46" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:81  %MUL_DP_ret31 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_2, i8 %weight_6_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret31"/></StgValue>
</operation>

<operation id="1116" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:85  %ShuffleConvs_2_Downs_227 = load i8* %ShuffleConvs_2_Downs_207, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_227"/></StgValue>
</operation>

<operation id="1117" st_id="46" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:94  %MUL_DP_ret32 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_2, i8 %weight_7_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret32"/></StgValue>
</operation>

<operation id="1118" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:98  %ShuffleConvs_2_Downs_229 = load i8* %ShuffleConvs_2_Downs_197, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_229"/></StgValue>
</operation>

<operation id="1119" st_id="46" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:107  %MUL_DP_ret33 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_2, i8 %weight_8_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret33"/></StgValue>
</operation>

<operation id="1120" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:111  %ShuffleConvs_2_Downs_231 = load i8* %ShuffleConvs_2_Downs_191, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_231"/></StgValue>
</operation>

<operation id="1121" st_id="46" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:120  %MUL_DP_ret34 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_2, i8 %weight_9_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret34"/></StgValue>
</operation>

<operation id="1122" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:124  %ShuffleConvs_2_Downs_233 = load i8* %ShuffleConvs_2_Downs_195, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_233"/></StgValue>
</operation>

<operation id="1123" st_id="46" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:133  %MUL_DP_ret35 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_2, i8 %weight_10_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret35"/></StgValue>
</operation>

<operation id="1124" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:137  %ShuffleConvs_2_Downs_235 = load i8* %ShuffleConvs_2_Downs_205, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_235"/></StgValue>
</operation>

<operation id="1125" st_id="46" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:146  %MUL_DP_ret36 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_2, i8 %weight_11_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret36"/></StgValue>
</operation>

<operation id="1126" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:150  %ShuffleConvs_2_Downs_237 = load i8* %ShuffleConvs_2_Downs_211, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_237"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1127" st_id="47" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:3  %MUL_DP_ret25 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_2, i8 %weight_0_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret25"/></StgValue>
</operation>

<operation id="1128" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:4  %rr_0_V_24 = extractvalue { i16, i16 } %MUL_DP_ret25, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_24"/></StgValue>
</operation>

<operation id="1129" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:6  %tmp_234 = trunc i16 %rr_0_V_24 to i8

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="1130" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:8  %tmp_11 = add i8 %ShuffleConvs_2_Downs_215, %tmp_234

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1131" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:9  store i8 %tmp_11, i8* %ShuffleConvs_2_Downs_213, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1132" st_id="47" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:16  %MUL_DP_ret26 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_2, i8 %weight_1_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret26"/></StgValue>
</operation>

<operation id="1133" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:17  %rr_0_V_25 = extractvalue { i16, i16 } %MUL_DP_ret26, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_25"/></StgValue>
</operation>

<operation id="1134" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:19  %tmp_236 = trunc i16 %rr_0_V_25 to i8

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1135" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:21  %tmp_30_1 = add i8 %ShuffleConvs_2_Downs_217, %tmp_236

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="1136" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:22  store i8 %tmp_30_1, i8* %ShuffleConvs_2_Downs_209, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1137" st_id="47" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:29  %MUL_DP_ret27 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_2, i8 %weight_2_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret27"/></StgValue>
</operation>

<operation id="1138" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:30  %rr_0_V_26 = extractvalue { i16, i16 } %MUL_DP_ret27, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_26"/></StgValue>
</operation>

<operation id="1139" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:32  %tmp_238 = trunc i16 %rr_0_V_26 to i8

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1140" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:34  %tmp_30_2 = add i8 %ShuffleConvs_2_Downs_219, %tmp_238

]]></Node>
<StgValue><ssdm name="tmp_30_2"/></StgValue>
</operation>

<operation id="1141" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:35  store i8 %tmp_30_2, i8* %ShuffleConvs_2_Downs_201, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1142" st_id="47" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:42  %MUL_DP_ret28 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_2, i8 %weight_3_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret28"/></StgValue>
</operation>

<operation id="1143" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:43  %rr_0_V_27 = extractvalue { i16, i16 } %MUL_DP_ret28, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_27"/></StgValue>
</operation>

<operation id="1144" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:45  %tmp_240 = trunc i16 %rr_0_V_27 to i8

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1145" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:47  %tmp_30_3 = add i8 %ShuffleConvs_2_Downs_221, %tmp_240

]]></Node>
<StgValue><ssdm name="tmp_30_3"/></StgValue>
</operation>

<operation id="1146" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:48  store i8 %tmp_30_3, i8* %ShuffleConvs_2_Downs_193, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1147" st_id="47" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:55  %MUL_DP_ret29 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_2, i8 %weight_4_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret29"/></StgValue>
</operation>

<operation id="1148" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:56  %rr_0_V_28 = extractvalue { i16, i16 } %MUL_DP_ret29, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_28"/></StgValue>
</operation>

<operation id="1149" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:58  %tmp_242 = trunc i16 %rr_0_V_28 to i8

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1150" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:60  %tmp_30_4 = add i8 %ShuffleConvs_2_Downs_223, %tmp_242

]]></Node>
<StgValue><ssdm name="tmp_30_4"/></StgValue>
</operation>

<operation id="1151" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:61  store i8 %tmp_30_4, i8* %ShuffleConvs_2_Downs_199, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1152" st_id="47" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:68  %MUL_DP_ret30 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_2, i8 %weight_5_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret30"/></StgValue>
</operation>

<operation id="1153" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:69  %rr_0_V_29 = extractvalue { i16, i16 } %MUL_DP_ret30, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_29"/></StgValue>
</operation>

<operation id="1154" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:71  %tmp_244 = trunc i16 %rr_0_V_29 to i8

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1155" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:73  %tmp_30_5 = add i8 %ShuffleConvs_2_Downs_225, %tmp_244

]]></Node>
<StgValue><ssdm name="tmp_30_5"/></StgValue>
</operation>

<operation id="1156" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:74  store i8 %tmp_30_5, i8* %ShuffleConvs_2_Downs_203, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1157" st_id="47" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:81  %MUL_DP_ret31 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_2, i8 %weight_6_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret31"/></StgValue>
</operation>

<operation id="1158" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:82  %rr_0_V_30 = extractvalue { i16, i16 } %MUL_DP_ret31, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_30"/></StgValue>
</operation>

<operation id="1159" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:84  %tmp_246 = trunc i16 %rr_0_V_30 to i8

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1160" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:86  %tmp_30_6 = add i8 %ShuffleConvs_2_Downs_227, %tmp_246

]]></Node>
<StgValue><ssdm name="tmp_30_6"/></StgValue>
</operation>

<operation id="1161" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:87  store i8 %tmp_30_6, i8* %ShuffleConvs_2_Downs_207, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1162" st_id="47" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:94  %MUL_DP_ret32 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_2, i8 %weight_7_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret32"/></StgValue>
</operation>

<operation id="1163" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:95  %rr_0_V_31 = extractvalue { i16, i16 } %MUL_DP_ret32, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_31"/></StgValue>
</operation>

<operation id="1164" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:97  %tmp_248 = trunc i16 %rr_0_V_31 to i8

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1165" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:99  %tmp_30_7 = add i8 %ShuffleConvs_2_Downs_229, %tmp_248

]]></Node>
<StgValue><ssdm name="tmp_30_7"/></StgValue>
</operation>

<operation id="1166" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:100  store i8 %tmp_30_7, i8* %ShuffleConvs_2_Downs_197, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1167" st_id="47" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:107  %MUL_DP_ret33 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_2, i8 %weight_8_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret33"/></StgValue>
</operation>

<operation id="1168" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:108  %rr_0_V_32 = extractvalue { i16, i16 } %MUL_DP_ret33, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_32"/></StgValue>
</operation>

<operation id="1169" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:110  %tmp_250 = trunc i16 %rr_0_V_32 to i8

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1170" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:112  %tmp_30_8 = add i8 %ShuffleConvs_2_Downs_231, %tmp_250

]]></Node>
<StgValue><ssdm name="tmp_30_8"/></StgValue>
</operation>

<operation id="1171" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:113  store i8 %tmp_30_8, i8* %ShuffleConvs_2_Downs_191, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1172" st_id="47" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:120  %MUL_DP_ret34 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_2, i8 %weight_9_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret34"/></StgValue>
</operation>

<operation id="1173" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:121  %rr_0_V_33 = extractvalue { i16, i16 } %MUL_DP_ret34, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_33"/></StgValue>
</operation>

<operation id="1174" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:123  %tmp_252 = trunc i16 %rr_0_V_33 to i8

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="1175" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:125  %tmp_30_9 = add i8 %ShuffleConvs_2_Downs_233, %tmp_252

]]></Node>
<StgValue><ssdm name="tmp_30_9"/></StgValue>
</operation>

<operation id="1176" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:126  store i8 %tmp_30_9, i8* %ShuffleConvs_2_Downs_195, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1177" st_id="47" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:133  %MUL_DP_ret35 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_2, i8 %weight_10_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret35"/></StgValue>
</operation>

<operation id="1178" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:134  %rr_0_V_34 = extractvalue { i16, i16 } %MUL_DP_ret35, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_34"/></StgValue>
</operation>

<operation id="1179" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:136  %tmp_254 = trunc i16 %rr_0_V_34 to i8

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="1180" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:138  %tmp_30_s = add i8 %ShuffleConvs_2_Downs_235, %tmp_254

]]></Node>
<StgValue><ssdm name="tmp_30_s"/></StgValue>
</operation>

<operation id="1181" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:139  store i8 %tmp_30_s, i8* %ShuffleConvs_2_Downs_205, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1182" st_id="47" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:146  %MUL_DP_ret36 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_2, i8 %weight_11_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret36"/></StgValue>
</operation>

<operation id="1183" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:147  %rr_0_V_35 = extractvalue { i16, i16 } %MUL_DP_ret36, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_35"/></StgValue>
</operation>

<operation id="1184" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:149  %tmp_256 = trunc i16 %rr_0_V_35 to i8

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="1185" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:151  %tmp_30_10 = add i8 %ShuffleConvs_2_Downs_237, %tmp_256

]]></Node>
<StgValue><ssdm name="tmp_30_10"/></StgValue>
</operation>

<operation id="1186" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:152  store i8 %tmp_30_10, i8* %ShuffleConvs_2_Downs_211, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1187" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:11  %ShuffleConvs_2_Downs_216 = load i8* %ShuffleConvs_2_Downs_214, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_216"/></StgValue>
</operation>

<operation id="1188" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:24  %ShuffleConvs_2_Downs_218 = load i8* %ShuffleConvs_2_Downs_210, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_218"/></StgValue>
</operation>

<operation id="1189" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:37  %ShuffleConvs_2_Downs_220 = load i8* %ShuffleConvs_2_Downs_202, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_220"/></StgValue>
</operation>

<operation id="1190" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:50  %ShuffleConvs_2_Downs_222 = load i8* %ShuffleConvs_2_Downs_194, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_222"/></StgValue>
</operation>

<operation id="1191" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:63  %ShuffleConvs_2_Downs_224 = load i8* %ShuffleConvs_2_Downs_200, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_224"/></StgValue>
</operation>

<operation id="1192" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:76  %ShuffleConvs_2_Downs_226 = load i8* %ShuffleConvs_2_Downs_204, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_226"/></StgValue>
</operation>

<operation id="1193" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:89  %ShuffleConvs_2_Downs_228 = load i8* %ShuffleConvs_2_Downs_208, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_228"/></StgValue>
</operation>

<operation id="1194" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:102  %ShuffleConvs_2_Downs_230 = load i8* %ShuffleConvs_2_Downs_198, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_230"/></StgValue>
</operation>

<operation id="1195" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:115  %ShuffleConvs_2_Downs_232 = load i8* %ShuffleConvs_2_Downs_192, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_232"/></StgValue>
</operation>

<operation id="1196" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:128  %ShuffleConvs_2_Downs_234 = load i8* %ShuffleConvs_2_Downs_196, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_234"/></StgValue>
</operation>

<operation id="1197" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:141  %ShuffleConvs_2_Downs_236 = load i8* %ShuffleConvs_2_Downs_206, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_236"/></StgValue>
</operation>

<operation id="1198" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:154  %ShuffleConvs_2_Downs_238 = load i8* %ShuffleConvs_2_Downs_212, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_238"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1199" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:5  %rr_1_V_24 = extractvalue { i16, i16 } %MUL_DP_ret25, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_24"/></StgValue>
</operation>

<operation id="1200" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:10  %tmp_235 = trunc i16 %rr_1_V_24 to i8

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1201" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:11  %ShuffleConvs_2_Downs_216 = load i8* %ShuffleConvs_2_Downs_214, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_216"/></StgValue>
</operation>

<operation id="1202" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:12  %tmp_14 = add i8 %ShuffleConvs_2_Downs_216, %tmp_235

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1203" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:18  %rr_1_V_25 = extractvalue { i16, i16 } %MUL_DP_ret26, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_25"/></StgValue>
</operation>

<operation id="1204" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:23  %tmp_237 = trunc i16 %rr_1_V_25 to i8

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1205" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:24  %ShuffleConvs_2_Downs_218 = load i8* %ShuffleConvs_2_Downs_210, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_218"/></StgValue>
</operation>

<operation id="1206" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:25  %tmp_32_1 = add i8 %ShuffleConvs_2_Downs_218, %tmp_237

]]></Node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="1207" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:31  %rr_1_V_26 = extractvalue { i16, i16 } %MUL_DP_ret27, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_26"/></StgValue>
</operation>

<operation id="1208" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:36  %tmp_239 = trunc i16 %rr_1_V_26 to i8

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="1209" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:37  %ShuffleConvs_2_Downs_220 = load i8* %ShuffleConvs_2_Downs_202, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_220"/></StgValue>
</operation>

<operation id="1210" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:38  %tmp_32_2 = add i8 %ShuffleConvs_2_Downs_220, %tmp_239

]]></Node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="1211" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:44  %rr_1_V_27 = extractvalue { i16, i16 } %MUL_DP_ret28, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_27"/></StgValue>
</operation>

<operation id="1212" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:49  %tmp_241 = trunc i16 %rr_1_V_27 to i8

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1213" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:50  %ShuffleConvs_2_Downs_222 = load i8* %ShuffleConvs_2_Downs_194, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_222"/></StgValue>
</operation>

<operation id="1214" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:51  %tmp_32_3 = add i8 %ShuffleConvs_2_Downs_222, %tmp_241

]]></Node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>

<operation id="1215" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:57  %rr_1_V_28 = extractvalue { i16, i16 } %MUL_DP_ret29, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_28"/></StgValue>
</operation>

<operation id="1216" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:62  %tmp_243 = trunc i16 %rr_1_V_28 to i8

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="1217" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:63  %ShuffleConvs_2_Downs_224 = load i8* %ShuffleConvs_2_Downs_200, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_224"/></StgValue>
</operation>

<operation id="1218" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:64  %tmp_32_4 = add i8 %ShuffleConvs_2_Downs_224, %tmp_243

]]></Node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>

<operation id="1219" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:70  %rr_1_V_29 = extractvalue { i16, i16 } %MUL_DP_ret30, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_29"/></StgValue>
</operation>

<operation id="1220" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:75  %tmp_245 = trunc i16 %rr_1_V_29 to i8

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1221" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:76  %ShuffleConvs_2_Downs_226 = load i8* %ShuffleConvs_2_Downs_204, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_226"/></StgValue>
</operation>

<operation id="1222" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:77  %tmp_32_5 = add i8 %ShuffleConvs_2_Downs_226, %tmp_245

]]></Node>
<StgValue><ssdm name="tmp_32_5"/></StgValue>
</operation>

<operation id="1223" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:83  %rr_1_V_30 = extractvalue { i16, i16 } %MUL_DP_ret31, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_30"/></StgValue>
</operation>

<operation id="1224" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:88  %tmp_247 = trunc i16 %rr_1_V_30 to i8

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1225" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:89  %ShuffleConvs_2_Downs_228 = load i8* %ShuffleConvs_2_Downs_208, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_228"/></StgValue>
</operation>

<operation id="1226" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:90  %tmp_32_6 = add i8 %ShuffleConvs_2_Downs_228, %tmp_247

]]></Node>
<StgValue><ssdm name="tmp_32_6"/></StgValue>
</operation>

<operation id="1227" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:96  %rr_1_V_31 = extractvalue { i16, i16 } %MUL_DP_ret32, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_31"/></StgValue>
</operation>

<operation id="1228" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:101  %tmp_249 = trunc i16 %rr_1_V_31 to i8

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1229" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:102  %ShuffleConvs_2_Downs_230 = load i8* %ShuffleConvs_2_Downs_198, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_230"/></StgValue>
</operation>

<operation id="1230" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:103  %tmp_32_7 = add i8 %ShuffleConvs_2_Downs_230, %tmp_249

]]></Node>
<StgValue><ssdm name="tmp_32_7"/></StgValue>
</operation>

<operation id="1231" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:109  %rr_1_V_32 = extractvalue { i16, i16 } %MUL_DP_ret33, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_32"/></StgValue>
</operation>

<operation id="1232" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:114  %tmp_251 = trunc i16 %rr_1_V_32 to i8

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="1233" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:115  %ShuffleConvs_2_Downs_232 = load i8* %ShuffleConvs_2_Downs_192, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_232"/></StgValue>
</operation>

<operation id="1234" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:116  %tmp_32_8 = add i8 %ShuffleConvs_2_Downs_232, %tmp_251

]]></Node>
<StgValue><ssdm name="tmp_32_8"/></StgValue>
</operation>

<operation id="1235" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:122  %rr_1_V_33 = extractvalue { i16, i16 } %MUL_DP_ret34, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_33"/></StgValue>
</operation>

<operation id="1236" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:127  %tmp_253 = trunc i16 %rr_1_V_33 to i8

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="1237" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:128  %ShuffleConvs_2_Downs_234 = load i8* %ShuffleConvs_2_Downs_196, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_234"/></StgValue>
</operation>

<operation id="1238" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:129  %tmp_32_9 = add i8 %ShuffleConvs_2_Downs_234, %tmp_253

]]></Node>
<StgValue><ssdm name="tmp_32_9"/></StgValue>
</operation>

<operation id="1239" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:135  %rr_1_V_34 = extractvalue { i16, i16 } %MUL_DP_ret35, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_34"/></StgValue>
</operation>

<operation id="1240" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:140  %tmp_255 = trunc i16 %rr_1_V_34 to i8

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="1241" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:141  %ShuffleConvs_2_Downs_236 = load i8* %ShuffleConvs_2_Downs_206, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_236"/></StgValue>
</operation>

<operation id="1242" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:142  %tmp_32_s = add i8 %ShuffleConvs_2_Downs_236, %tmp_255

]]></Node>
<StgValue><ssdm name="tmp_32_s"/></StgValue>
</operation>

<operation id="1243" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:148  %rr_1_V_35 = extractvalue { i16, i16 } %MUL_DP_ret36, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_35"/></StgValue>
</operation>

<operation id="1244" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:153  %tmp_257 = trunc i16 %rr_1_V_35 to i8

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="1245" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="9">
<![CDATA[
.preheader69.preheader:154  %ShuffleConvs_2_Downs_238 = load i8* %ShuffleConvs_2_Downs_212, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_238"/></StgValue>
</operation>

<operation id="1246" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:155  %tmp_32_10 = add i8 %ShuffleConvs_2_Downs_238, %tmp_257

]]></Node>
<StgValue><ssdm name="tmp_32_10"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1247" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:13  store i8 %tmp_14, i8* %ShuffleConvs_2_Downs_214, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1248" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:26  store i8 %tmp_32_1, i8* %ShuffleConvs_2_Downs_210, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1249" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:39  store i8 %tmp_32_2, i8* %ShuffleConvs_2_Downs_202, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1250" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:52  store i8 %tmp_32_3, i8* %ShuffleConvs_2_Downs_194, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1251" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:65  store i8 %tmp_32_4, i8* %ShuffleConvs_2_Downs_200, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1252" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:78  store i8 %tmp_32_5, i8* %ShuffleConvs_2_Downs_204, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1253" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:91  store i8 %tmp_32_6, i8* %ShuffleConvs_2_Downs_208, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1254" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:104  store i8 %tmp_32_7, i8* %ShuffleConvs_2_Downs_198, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1255" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:117  store i8 %tmp_32_8, i8* %ShuffleConvs_2_Downs_192, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1256" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:130  store i8 %tmp_32_9, i8* %ShuffleConvs_2_Downs_196, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1257" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:143  store i8 %tmp_32_s, i8* %ShuffleConvs_2_Downs_206, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1258" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader69.preheader:156  store i8 %tmp_32_10, i8* %ShuffleConvs_2_Downs_212, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1259" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0">
<![CDATA[
.preheader69.preheader:157  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1260" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader68:0  %h9 = phi i4 [ %h_1, %9 ], [ 1, %.preheader68.preheader ]

]]></Node>
<StgValue><ssdm name="h9"/></StgValue>
</operation>

<operation id="1261" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="8" op_0_bw="4">
<![CDATA[
.preheader68:1  %h9_cast6_cast1 = zext i4 %h9 to i8

]]></Node>
<StgValue><ssdm name="h9_cast6_cast1"/></StgValue>
</operation>

<operation id="1262" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="11" op_0_bw="4">
<![CDATA[
.preheader68:2  %h9_cast6_cast = zext i4 %h9 to i11

]]></Node>
<StgValue><ssdm name="h9_cast6_cast"/></StgValue>
</operation>

<operation id="1263" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader68:3  %tmp_195 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %h9, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1264" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="7">
<![CDATA[
.preheader68:4  %p_shl22_cast = zext i7 %tmp_195 to i8

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="1265" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader68:5  %tmp_196 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1266" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="5">
<![CDATA[
.preheader68:6  %p_shl23_cast = zext i5 %tmp_196 to i8

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="1267" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader68:7  %tmp_197 = add i8 %p_shl23_cast, %p_shl22_cast

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1268" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="9" op_0_bw="8">
<![CDATA[
.preheader68:8  %tmp_248_cast = zext i8 %tmp_197 to i9

]]></Node>
<StgValue><ssdm name="tmp_248_cast"/></StgValue>
</operation>

<operation id="1269" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader68:9  %tmp_198 = add i9 %tmp_248_cast, 100

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1270" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader68:10  %tmp_199 = add i9 %tmp_248_cast, -212

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1271" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader68:11  %exitcond2 = icmp eq i4 %h9, -7

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="1272" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader68:12  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="1273" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader68:13  br i1 %exitcond2, label %.preheader.preheader, label %.preheader67.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1274" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0">
<![CDATA[
.preheader67.preheader:0  br label %.preheader67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1275" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1276" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader67:0  %w10 = phi i4 [ %w_13, %8 ], [ 1, %.preheader67.preheader ]

]]></Node>
<StgValue><ssdm name="w10"/></StgValue>
</operation>

<operation id="1277" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="4">
<![CDATA[
.preheader67:1  %w10_cast5_cast1 = zext i4 %w10 to i8

]]></Node>
<StgValue><ssdm name="w10_cast5_cast1"/></StgValue>
</operation>

<operation id="1278" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="15" op_0_bw="4">
<![CDATA[
.preheader67:2  %w10_cast5_cast2 = zext i4 %w10 to i15

]]></Node>
<StgValue><ssdm name="w10_cast5_cast2"/></StgValue>
</operation>

<operation id="1279" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="9" op_0_bw="4">
<![CDATA[
.preheader67:3  %w10_cast5_cast = zext i4 %w10 to i9

]]></Node>
<StgValue><ssdm name="w10_cast5_cast"/></StgValue>
</operation>

<operation id="1280" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader67:4  %tmp_211 = add i9 %tmp_198, %w10_cast5_cast

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1281" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="9">
<![CDATA[
.preheader67:5  %tmp_264_cast = zext i9 %tmp_211 to i32

]]></Node>
<StgValue><ssdm name="tmp_264_cast"/></StgValue>
</operation>

<operation id="1282" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:6  %ShuffleConvs_2_Downs_239 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_239"/></StgValue>
</operation>

<operation id="1283" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader67:7  %tmp_212 = add i9 %tmp_199, %w10_cast5_cast

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1284" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="9">
<![CDATA[
.preheader67:8  %tmp_265_cast = zext i9 %tmp_212 to i32

]]></Node>
<StgValue><ssdm name="tmp_265_cast"/></StgValue>
</operation>

<operation id="1285" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:9  %ShuffleConvs_2_Downs_240 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_240"/></StgValue>
</operation>

<operation id="1286" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:10  %ShuffleConvs_2_Downs_241 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_241"/></StgValue>
</operation>

<operation id="1287" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:11  %ShuffleConvs_2_Downs_242 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_242"/></StgValue>
</operation>

<operation id="1288" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:12  %ShuffleConvs_2_Downs_243 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_243"/></StgValue>
</operation>

<operation id="1289" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:13  %ShuffleConvs_2_Downs_244 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_244"/></StgValue>
</operation>

<operation id="1290" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:14  %ShuffleConvs_2_Downs_245 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_15, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_245"/></StgValue>
</operation>

<operation id="1291" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:15  %ShuffleConvs_2_Downs_246 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_15, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_246"/></StgValue>
</operation>

<operation id="1292" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:16  %ShuffleConvs_2_Downs_247 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_14, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_247"/></StgValue>
</operation>

<operation id="1293" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:17  %ShuffleConvs_2_Downs_248 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_14, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_248"/></StgValue>
</operation>

<operation id="1294" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:18  %ShuffleConvs_2_Downs_249 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_13, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_249"/></StgValue>
</operation>

<operation id="1295" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:19  %ShuffleConvs_2_Downs_250 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_13, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_250"/></StgValue>
</operation>

<operation id="1296" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:20  %ShuffleConvs_2_Downs_251 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_12, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_251"/></StgValue>
</operation>

<operation id="1297" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:21  %ShuffleConvs_2_Downs_252 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_12, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_252"/></StgValue>
</operation>

<operation id="1298" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:22  %ShuffleConvs_2_Downs_253 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_253"/></StgValue>
</operation>

<operation id="1299" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:23  %ShuffleConvs_2_Downs_254 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_254"/></StgValue>
</operation>

<operation id="1300" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:24  %ShuffleConvs_2_Downs_255 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_17, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_255"/></StgValue>
</operation>

<operation id="1301" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:25  %ShuffleConvs_2_Downs_256 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_17, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_256"/></StgValue>
</operation>

<operation id="1302" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:26  %ShuffleConvs_2_Downs_257 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_19, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_257"/></StgValue>
</operation>

<operation id="1303" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:27  %ShuffleConvs_2_Downs_258 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_19, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_258"/></StgValue>
</operation>

<operation id="1304" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:28  %ShuffleConvs_2_Downs_259 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_18, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_259"/></StgValue>
</operation>

<operation id="1305" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:29  %ShuffleConvs_2_Downs_260 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_18, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_260"/></StgValue>
</operation>

<operation id="1306" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:30  %ShuffleConvs_2_Downs_261 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_16, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_261"/></StgValue>
</operation>

<operation id="1307" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:31  %ShuffleConvs_2_Downs_262 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_16, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_262"/></StgValue>
</operation>

<operation id="1308" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader67:32  %exitcond10 = icmp eq i4 %w10, -7

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="1309" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader67:33  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="1310" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader67:34  br i1 %exitcond10, label %9, label %.preheader66.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1311" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0">
<![CDATA[
.preheader66.preheader:0  br label %.preheader66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1312" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %h_1 = add i4 %h9, 1

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="1313" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1314" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader66:0  %ci3 = phi i7 [ %ci_4, %.preheader65.preheader ], [ 0, %.preheader66.preheader ]

]]></Node>
<StgValue><ssdm name="ci3"/></StgValue>
</operation>

<operation id="1315" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="9" op_0_bw="7">
<![CDATA[
.preheader66:1  %ci3_cast4_cast1 = zext i7 %ci3 to i9

]]></Node>
<StgValue><ssdm name="ci3_cast4_cast1"/></StgValue>
</operation>

<operation id="1316" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="7">
<![CDATA[
.preheader66:2  %ci3_cast4_cast = zext i7 %ci3 to i8

]]></Node>
<StgValue><ssdm name="ci3_cast4_cast"/></StgValue>
</operation>

<operation id="1317" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader66:3  %tmp_258 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="1318" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="11" op_0_bw="10">
<![CDATA[
.preheader66:4  %p_shl26_cast = zext i10 %tmp_258 to i11

]]></Node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="1319" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader66:5  %tmp_259 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="1320" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="11" op_0_bw="8">
<![CDATA[
.preheader66:6  %p_shl27_cast = zext i8 %tmp_259 to i11

]]></Node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="1321" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader66:7  %tmp_260 = add i11 %p_shl26_cast, %p_shl27_cast

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="1322" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader66:8  %tmp_261 = add i11 %h9_cast6_cast, %tmp_260

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="1323" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader66:9  %tmp_262 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_261, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="1324" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="15" op_0_bw="14">
<![CDATA[
.preheader66:10  %p_shl24_cast = zext i14 %tmp_262 to i15

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="1325" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader66:11  %tmp_263 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_261, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="1326" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="15" op_0_bw="12">
<![CDATA[
.preheader66:12  %p_shl25_cast = zext i12 %tmp_263 to i15

]]></Node>
<StgValue><ssdm name="p_shl25_cast"/></StgValue>
</operation>

<operation id="1327" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader66:13  %tmp_264 = add i15 %p_shl24_cast, %p_shl25_cast

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="1328" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader66:14  %tmp_265 = add i15 %w10_cast5_cast2, %tmp_264

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="1329" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="15">
<![CDATA[
.preheader66:15  %tmp_296_cast = zext i15 %tmp_265 to i32

]]></Node>
<StgValue><ssdm name="tmp_296_cast"/></StgValue>
</operation>

<operation id="1330" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:16  %input_V_addr_3 = getelementptr [9600 x i8]* %input_V, i32 0, i32 %tmp_296_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_3"/></StgValue>
</operation>

<operation id="1331" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader66:17  %tmp_266 = add i8 %ci3_cast4_cast, 96

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="1332" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader66:18  %tmp_267 = add i8 %h9_cast6_cast1, %tmp_266

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="1333" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader66:19  %tmp_268 = add i8 %w10_cast5_cast1, %tmp_267

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="1334" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="8">
<![CDATA[
.preheader66:20  %tmp_299_cast = zext i8 %tmp_268 to i32

]]></Node>
<StgValue><ssdm name="tmp_299_cast"/></StgValue>
</operation>

<operation id="1335" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:21  %weight_12_V_addr_2 = getelementptr [384 x i8]* %weight_12_V, i32 0, i32 %tmp_299_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr_2"/></StgValue>
</operation>

<operation id="1336" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader66:22  %tmp_269 = add i9 %ci3_cast4_cast1, -224

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1337" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="9">
<![CDATA[
.preheader66:23  %tmp_300_cast = zext i9 %tmp_269 to i32

]]></Node>
<StgValue><ssdm name="tmp_300_cast"/></StgValue>
</operation>

<operation id="1338" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:24  %weight_12_V_addr_3 = getelementptr [384 x i8]* %weight_12_V, i32 0, i32 %tmp_300_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr_3"/></StgValue>
</operation>

<operation id="1339" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:25  %weight_13_V_addr_2 = getelementptr [384 x i8]* %weight_13_V, i32 0, i32 %tmp_299_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr_2"/></StgValue>
</operation>

<operation id="1340" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:26  %weight_13_V_addr_3 = getelementptr [384 x i8]* %weight_13_V, i32 0, i32 %tmp_300_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr_3"/></StgValue>
</operation>

<operation id="1341" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:27  %weight_14_V_addr_2 = getelementptr [384 x i8]* %weight_14_V, i32 0, i32 %tmp_299_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr_2"/></StgValue>
</operation>

<operation id="1342" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:28  %weight_14_V_addr_3 = getelementptr [384 x i8]* %weight_14_V, i32 0, i32 %tmp_300_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr_3"/></StgValue>
</operation>

<operation id="1343" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:29  %weight_15_V_addr_2 = getelementptr [384 x i8]* %weight_15_V, i32 0, i32 %tmp_299_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr_2"/></StgValue>
</operation>

<operation id="1344" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:30  %weight_15_V_addr_3 = getelementptr [384 x i8]* %weight_15_V, i32 0, i32 %tmp_300_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr_3"/></StgValue>
</operation>

<operation id="1345" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:31  %weight_16_V_addr_2 = getelementptr [384 x i8]* %weight_16_V, i32 0, i32 %tmp_299_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr_2"/></StgValue>
</operation>

<operation id="1346" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:32  %weight_16_V_addr_3 = getelementptr [384 x i8]* %weight_16_V, i32 0, i32 %tmp_300_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr_3"/></StgValue>
</operation>

<operation id="1347" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:33  %weight_17_V_addr_2 = getelementptr [384 x i8]* %weight_17_V, i32 0, i32 %tmp_299_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr_2"/></StgValue>
</operation>

<operation id="1348" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:34  %weight_17_V_addr_3 = getelementptr [384 x i8]* %weight_17_V, i32 0, i32 %tmp_300_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr_3"/></StgValue>
</operation>

<operation id="1349" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:35  %weight_18_V_addr_2 = getelementptr [384 x i8]* %weight_18_V, i32 0, i32 %tmp_299_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr_2"/></StgValue>
</operation>

<operation id="1350" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:36  %weight_18_V_addr_3 = getelementptr [384 x i8]* %weight_18_V, i32 0, i32 %tmp_300_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr_3"/></StgValue>
</operation>

<operation id="1351" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:37  %weight_19_V_addr_2 = getelementptr [384 x i8]* %weight_19_V, i32 0, i32 %tmp_299_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr_2"/></StgValue>
</operation>

<operation id="1352" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:38  %weight_19_V_addr_3 = getelementptr [384 x i8]* %weight_19_V, i32 0, i32 %tmp_300_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr_3"/></StgValue>
</operation>

<operation id="1353" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:39  %weight_20_V_addr_2 = getelementptr [384 x i8]* %weight_20_V, i32 0, i32 %tmp_299_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr_2"/></StgValue>
</operation>

<operation id="1354" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:40  %weight_20_V_addr_3 = getelementptr [384 x i8]* %weight_20_V, i32 0, i32 %tmp_300_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr_3"/></StgValue>
</operation>

<operation id="1355" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:41  %weight_21_V_addr_2 = getelementptr [384 x i8]* %weight_21_V, i32 0, i32 %tmp_299_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr_2"/></StgValue>
</operation>

<operation id="1356" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:42  %weight_21_V_addr_3 = getelementptr [384 x i8]* %weight_21_V, i32 0, i32 %tmp_300_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr_3"/></StgValue>
</operation>

<operation id="1357" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:43  %weight_22_V_addr_2 = getelementptr [384 x i8]* %weight_22_V, i32 0, i32 %tmp_299_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr_2"/></StgValue>
</operation>

<operation id="1358" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:44  %weight_22_V_addr_3 = getelementptr [384 x i8]* %weight_22_V, i32 0, i32 %tmp_300_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr_3"/></StgValue>
</operation>

<operation id="1359" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:45  %weight_23_V_addr_2 = getelementptr [384 x i8]* %weight_23_V, i32 0, i32 %tmp_299_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr_2"/></StgValue>
</operation>

<operation id="1360" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:46  %weight_23_V_addr_3 = getelementptr [384 x i8]* %weight_23_V, i32 0, i32 %tmp_300_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr_3"/></StgValue>
</operation>

<operation id="1361" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader66:47  %exitcond13 = icmp eq i7 %ci3, -32

]]></Node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="1362" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader66:48  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="1363" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader66:49  %ci_4 = add i7 %ci3, 1

]]></Node>
<StgValue><ssdm name="ci_4"/></StgValue>
</operation>

<operation id="1364" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader66:50  br i1 %exitcond13, label %8, label %.preheader65.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1365" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:1  %weight_12_V_load_3 = load i8* %weight_12_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_3"/></StgValue>
</operation>

<operation id="1366" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:15  %weight_13_V_load_3 = load i8* %weight_13_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_3"/></StgValue>
</operation>

<operation id="1367" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:28  %weight_14_V_load_3 = load i8* %weight_14_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_3"/></StgValue>
</operation>

<operation id="1368" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:41  %weight_15_V_load_3 = load i8* %weight_15_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_3"/></StgValue>
</operation>

<operation id="1369" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:54  %weight_16_V_load_3 = load i8* %weight_16_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_3"/></StgValue>
</operation>

<operation id="1370" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:67  %weight_17_V_load_3 = load i8* %weight_17_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_3"/></StgValue>
</operation>

<operation id="1371" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:80  %weight_18_V_load_3 = load i8* %weight_18_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_3"/></StgValue>
</operation>

<operation id="1372" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:93  %weight_19_V_load_3 = load i8* %weight_19_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_3"/></StgValue>
</operation>

<operation id="1373" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:106  %weight_20_V_load_3 = load i8* %weight_20_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_3"/></StgValue>
</operation>

<operation id="1374" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:119  %weight_21_V_load_3 = load i8* %weight_21_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_3"/></StgValue>
</operation>

<operation id="1375" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:132  %weight_22_V_load_3 = load i8* %weight_22_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_3"/></StgValue>
</operation>

<operation id="1376" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:145  %weight_23_V_load_3 = load i8* %weight_23_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_3"/></StgValue>
</operation>

<operation id="1377" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %w_13 = add i4 %w10, 1

]]></Node>
<StgValue><ssdm name="w_13"/></StgValue>
</operation>

<operation id="1378" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1379" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:0  %weight_12_V_load_2 = load i8* %weight_12_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_2"/></StgValue>
</operation>

<operation id="1380" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:1  %weight_12_V_load_3 = load i8* %weight_12_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_3"/></StgValue>
</operation>

<operation id="1381" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="14">
<![CDATA[
.preheader65.preheader:2  %input_V_load_3 = load i8* %input_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_3"/></StgValue>
</operation>

<operation id="1382" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:14  %weight_13_V_load_2 = load i8* %weight_13_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_2"/></StgValue>
</operation>

<operation id="1383" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:15  %weight_13_V_load_3 = load i8* %weight_13_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_3"/></StgValue>
</operation>

<operation id="1384" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:27  %weight_14_V_load_2 = load i8* %weight_14_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_2"/></StgValue>
</operation>

<operation id="1385" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:28  %weight_14_V_load_3 = load i8* %weight_14_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_3"/></StgValue>
</operation>

<operation id="1386" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:40  %weight_15_V_load_2 = load i8* %weight_15_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_2"/></StgValue>
</operation>

<operation id="1387" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:41  %weight_15_V_load_3 = load i8* %weight_15_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_3"/></StgValue>
</operation>

<operation id="1388" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:53  %weight_16_V_load_2 = load i8* %weight_16_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_2"/></StgValue>
</operation>

<operation id="1389" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:54  %weight_16_V_load_3 = load i8* %weight_16_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_3"/></StgValue>
</operation>

<operation id="1390" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:66  %weight_17_V_load_2 = load i8* %weight_17_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_2"/></StgValue>
</operation>

<operation id="1391" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:67  %weight_17_V_load_3 = load i8* %weight_17_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_3"/></StgValue>
</operation>

<operation id="1392" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:79  %weight_18_V_load_2 = load i8* %weight_18_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_2"/></StgValue>
</operation>

<operation id="1393" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:80  %weight_18_V_load_3 = load i8* %weight_18_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_3"/></StgValue>
</operation>

<operation id="1394" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:92  %weight_19_V_load_2 = load i8* %weight_19_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_2"/></StgValue>
</operation>

<operation id="1395" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:93  %weight_19_V_load_3 = load i8* %weight_19_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_3"/></StgValue>
</operation>

<operation id="1396" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:105  %weight_20_V_load_2 = load i8* %weight_20_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_2"/></StgValue>
</operation>

<operation id="1397" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:106  %weight_20_V_load_3 = load i8* %weight_20_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_3"/></StgValue>
</operation>

<operation id="1398" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:118  %weight_21_V_load_2 = load i8* %weight_21_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_2"/></StgValue>
</operation>

<operation id="1399" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:119  %weight_21_V_load_3 = load i8* %weight_21_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_3"/></StgValue>
</operation>

<operation id="1400" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:131  %weight_22_V_load_2 = load i8* %weight_22_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_2"/></StgValue>
</operation>

<operation id="1401" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:132  %weight_22_V_load_3 = load i8* %weight_22_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_3"/></StgValue>
</operation>

<operation id="1402" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:144  %weight_23_V_load_2 = load i8* %weight_23_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_2"/></StgValue>
</operation>

<operation id="1403" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:145  %weight_23_V_load_3 = load i8* %weight_23_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1404" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:0  %weight_12_V_load_2 = load i8* %weight_12_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_2"/></StgValue>
</operation>

<operation id="1405" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="14">
<![CDATA[
.preheader65.preheader:2  %input_V_load_3 = load i8* %input_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_3"/></StgValue>
</operation>

<operation id="1406" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:14  %weight_13_V_load_2 = load i8* %weight_13_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_2"/></StgValue>
</operation>

<operation id="1407" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:27  %weight_14_V_load_2 = load i8* %weight_14_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_2"/></StgValue>
</operation>

<operation id="1408" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:40  %weight_15_V_load_2 = load i8* %weight_15_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_2"/></StgValue>
</operation>

<operation id="1409" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:53  %weight_16_V_load_2 = load i8* %weight_16_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_2"/></StgValue>
</operation>

<operation id="1410" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:66  %weight_17_V_load_2 = load i8* %weight_17_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_2"/></StgValue>
</operation>

<operation id="1411" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:79  %weight_18_V_load_2 = load i8* %weight_18_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_2"/></StgValue>
</operation>

<operation id="1412" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:92  %weight_19_V_load_2 = load i8* %weight_19_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_2"/></StgValue>
</operation>

<operation id="1413" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:105  %weight_20_V_load_2 = load i8* %weight_20_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_2"/></StgValue>
</operation>

<operation id="1414" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:118  %weight_21_V_load_2 = load i8* %weight_21_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_2"/></StgValue>
</operation>

<operation id="1415" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:131  %weight_22_V_load_2 = load i8* %weight_22_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_2"/></StgValue>
</operation>

<operation id="1416" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:144  %weight_23_V_load_2 = load i8* %weight_23_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1417" st_id="56" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:3  %MUL_DP_ret37 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load_2, i8 %weight_12_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret37"/></StgValue>
</operation>

<operation id="1418" st_id="56" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:16  %MUL_DP_ret38 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load_2, i8 %weight_13_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret38"/></StgValue>
</operation>

<operation id="1419" st_id="56" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:29  %MUL_DP_ret39 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load_2, i8 %weight_14_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret39"/></StgValue>
</operation>

<operation id="1420" st_id="56" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:42  %MUL_DP_ret40 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load_2, i8 %weight_15_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret40"/></StgValue>
</operation>

<operation id="1421" st_id="56" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:55  %MUL_DP_ret41 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load_2, i8 %weight_16_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret41"/></StgValue>
</operation>

<operation id="1422" st_id="56" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:68  %MUL_DP_ret42 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load_2, i8 %weight_17_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret42"/></StgValue>
</operation>

<operation id="1423" st_id="56" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:81  %MUL_DP_ret43 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load_2, i8 %weight_18_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret43"/></StgValue>
</operation>

<operation id="1424" st_id="56" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:94  %MUL_DP_ret44 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load_2, i8 %weight_19_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret44"/></StgValue>
</operation>

<operation id="1425" st_id="56" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:107  %MUL_DP_ret45 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load_2, i8 %weight_20_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret45"/></StgValue>
</operation>

<operation id="1426" st_id="56" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:120  %MUL_DP_ret46 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load_2, i8 %weight_21_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret46"/></StgValue>
</operation>

<operation id="1427" st_id="56" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:133  %MUL_DP_ret47 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load_2, i8 %weight_22_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret47"/></StgValue>
</operation>

<operation id="1428" st_id="56" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:146  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load_2, i8 %weight_23_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1429" st_id="57" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:3  %MUL_DP_ret37 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load_2, i8 %weight_12_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret37"/></StgValue>
</operation>

<operation id="1430" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:7  %ShuffleConvs_2_Downs_263 = load i8* %ShuffleConvs_2_Downs_257, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_263"/></StgValue>
</operation>

<operation id="1431" st_id="57" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:16  %MUL_DP_ret38 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load_2, i8 %weight_13_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret38"/></StgValue>
</operation>

<operation id="1432" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:20  %ShuffleConvs_2_Downs_265 = load i8* %ShuffleConvs_2_Downs_259, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_265"/></StgValue>
</operation>

<operation id="1433" st_id="57" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:29  %MUL_DP_ret39 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load_2, i8 %weight_14_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret39"/></StgValue>
</operation>

<operation id="1434" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:33  %ShuffleConvs_2_Downs_267 = load i8* %ShuffleConvs_2_Downs_255, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_267"/></StgValue>
</operation>

<operation id="1435" st_id="57" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:42  %MUL_DP_ret40 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load_2, i8 %weight_15_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret40"/></StgValue>
</operation>

<operation id="1436" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:46  %ShuffleConvs_2_Downs_269 = load i8* %ShuffleConvs_2_Downs_261, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_269"/></StgValue>
</operation>

<operation id="1437" st_id="57" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:55  %MUL_DP_ret41 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load_2, i8 %weight_16_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret41"/></StgValue>
</operation>

<operation id="1438" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:59  %ShuffleConvs_2_Downs_271 = load i8* %ShuffleConvs_2_Downs_245, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_271"/></StgValue>
</operation>

<operation id="1439" st_id="57" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:68  %MUL_DP_ret42 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load_2, i8 %weight_17_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret42"/></StgValue>
</operation>

<operation id="1440" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:72  %ShuffleConvs_2_Downs_273 = load i8* %ShuffleConvs_2_Downs_247, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_273"/></StgValue>
</operation>

<operation id="1441" st_id="57" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:81  %MUL_DP_ret43 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load_2, i8 %weight_18_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret43"/></StgValue>
</operation>

<operation id="1442" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:85  %ShuffleConvs_2_Downs_275 = load i8* %ShuffleConvs_2_Downs_249, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_275"/></StgValue>
</operation>

<operation id="1443" st_id="57" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:94  %MUL_DP_ret44 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load_2, i8 %weight_19_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret44"/></StgValue>
</operation>

<operation id="1444" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:98  %ShuffleConvs_2_Downs_277 = load i8* %ShuffleConvs_2_Downs_251, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_277"/></StgValue>
</operation>

<operation id="1445" st_id="57" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:107  %MUL_DP_ret45 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load_2, i8 %weight_20_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret45"/></StgValue>
</operation>

<operation id="1446" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:111  %ShuffleConvs_2_Downs_279 = load i8* %ShuffleConvs_2_Downs_253, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_279"/></StgValue>
</operation>

<operation id="1447" st_id="57" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:120  %MUL_DP_ret46 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load_2, i8 %weight_21_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret46"/></StgValue>
</operation>

<operation id="1448" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:124  %ShuffleConvs_2_Downs_281 = load i8* %ShuffleConvs_2_Downs_241, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_281"/></StgValue>
</operation>

<operation id="1449" st_id="57" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:133  %MUL_DP_ret47 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load_2, i8 %weight_22_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret47"/></StgValue>
</operation>

<operation id="1450" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:137  %ShuffleConvs_2_Downs_283 = load i8* %ShuffleConvs_2_Downs_239, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_283"/></StgValue>
</operation>

<operation id="1451" st_id="57" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:146  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load_2, i8 %weight_23_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="1452" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:150  %ShuffleConvs_2_Downs_285 = load i8* %ShuffleConvs_2_Downs_243, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_285"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1453" st_id="58" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:3  %MUL_DP_ret37 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load_2, i8 %weight_12_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret37"/></StgValue>
</operation>

<operation id="1454" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:7  %ShuffleConvs_2_Downs_263 = load i8* %ShuffleConvs_2_Downs_257, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_263"/></StgValue>
</operation>

<operation id="1455" st_id="58" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:16  %MUL_DP_ret38 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load_2, i8 %weight_13_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret38"/></StgValue>
</operation>

<operation id="1456" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:20  %ShuffleConvs_2_Downs_265 = load i8* %ShuffleConvs_2_Downs_259, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_265"/></StgValue>
</operation>

<operation id="1457" st_id="58" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:29  %MUL_DP_ret39 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load_2, i8 %weight_14_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret39"/></StgValue>
</operation>

<operation id="1458" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:33  %ShuffleConvs_2_Downs_267 = load i8* %ShuffleConvs_2_Downs_255, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_267"/></StgValue>
</operation>

<operation id="1459" st_id="58" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:42  %MUL_DP_ret40 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load_2, i8 %weight_15_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret40"/></StgValue>
</operation>

<operation id="1460" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:46  %ShuffleConvs_2_Downs_269 = load i8* %ShuffleConvs_2_Downs_261, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_269"/></StgValue>
</operation>

<operation id="1461" st_id="58" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:55  %MUL_DP_ret41 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load_2, i8 %weight_16_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret41"/></StgValue>
</operation>

<operation id="1462" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:59  %ShuffleConvs_2_Downs_271 = load i8* %ShuffleConvs_2_Downs_245, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_271"/></StgValue>
</operation>

<operation id="1463" st_id="58" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:68  %MUL_DP_ret42 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load_2, i8 %weight_17_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret42"/></StgValue>
</operation>

<operation id="1464" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:72  %ShuffleConvs_2_Downs_273 = load i8* %ShuffleConvs_2_Downs_247, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_273"/></StgValue>
</operation>

<operation id="1465" st_id="58" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:81  %MUL_DP_ret43 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load_2, i8 %weight_18_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret43"/></StgValue>
</operation>

<operation id="1466" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:85  %ShuffleConvs_2_Downs_275 = load i8* %ShuffleConvs_2_Downs_249, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_275"/></StgValue>
</operation>

<operation id="1467" st_id="58" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:94  %MUL_DP_ret44 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load_2, i8 %weight_19_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret44"/></StgValue>
</operation>

<operation id="1468" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:98  %ShuffleConvs_2_Downs_277 = load i8* %ShuffleConvs_2_Downs_251, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_277"/></StgValue>
</operation>

<operation id="1469" st_id="58" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:107  %MUL_DP_ret45 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load_2, i8 %weight_20_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret45"/></StgValue>
</operation>

<operation id="1470" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:111  %ShuffleConvs_2_Downs_279 = load i8* %ShuffleConvs_2_Downs_253, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_279"/></StgValue>
</operation>

<operation id="1471" st_id="58" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:120  %MUL_DP_ret46 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load_2, i8 %weight_21_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret46"/></StgValue>
</operation>

<operation id="1472" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:124  %ShuffleConvs_2_Downs_281 = load i8* %ShuffleConvs_2_Downs_241, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_281"/></StgValue>
</operation>

<operation id="1473" st_id="58" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:133  %MUL_DP_ret47 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load_2, i8 %weight_22_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret47"/></StgValue>
</operation>

<operation id="1474" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:137  %ShuffleConvs_2_Downs_283 = load i8* %ShuffleConvs_2_Downs_239, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_283"/></StgValue>
</operation>

<operation id="1475" st_id="58" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:146  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load_2, i8 %weight_23_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="1476" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:150  %ShuffleConvs_2_Downs_285 = load i8* %ShuffleConvs_2_Downs_243, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_285"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1477" st_id="59" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:3  %MUL_DP_ret37 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load_2, i8 %weight_12_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret37"/></StgValue>
</operation>

<operation id="1478" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:4  %rr_0_V_36 = extractvalue { i16, i16 } %MUL_DP_ret37, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_36"/></StgValue>
</operation>

<operation id="1479" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:6  %tmp_270 = trunc i16 %rr_0_V_36 to i8

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1480" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:8  %tmp_16 = add i8 %ShuffleConvs_2_Downs_263, %tmp_270

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1481" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:9  store i8 %tmp_16, i8* %ShuffleConvs_2_Downs_257, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1482" st_id="59" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:16  %MUL_DP_ret38 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load_2, i8 %weight_13_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret38"/></StgValue>
</operation>

<operation id="1483" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:17  %rr_0_V_37 = extractvalue { i16, i16 } %MUL_DP_ret38, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_37"/></StgValue>
</operation>

<operation id="1484" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:19  %tmp_272 = trunc i16 %rr_0_V_37 to i8

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1485" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:21  %tmp_36_1 = add i8 %ShuffleConvs_2_Downs_265, %tmp_272

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="1486" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:22  store i8 %tmp_36_1, i8* %ShuffleConvs_2_Downs_259, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1487" st_id="59" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:29  %MUL_DP_ret39 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load_2, i8 %weight_14_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret39"/></StgValue>
</operation>

<operation id="1488" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:30  %rr_0_V_38 = extractvalue { i16, i16 } %MUL_DP_ret39, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_38"/></StgValue>
</operation>

<operation id="1489" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:32  %tmp_274 = trunc i16 %rr_0_V_38 to i8

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="1490" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:34  %tmp_36_2 = add i8 %ShuffleConvs_2_Downs_267, %tmp_274

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="1491" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:35  store i8 %tmp_36_2, i8* %ShuffleConvs_2_Downs_255, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1492" st_id="59" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:42  %MUL_DP_ret40 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load_2, i8 %weight_15_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret40"/></StgValue>
</operation>

<operation id="1493" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:43  %rr_0_V_39 = extractvalue { i16, i16 } %MUL_DP_ret40, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_39"/></StgValue>
</operation>

<operation id="1494" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:45  %tmp_276 = trunc i16 %rr_0_V_39 to i8

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="1495" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:47  %tmp_36_3 = add i8 %ShuffleConvs_2_Downs_269, %tmp_276

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="1496" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:48  store i8 %tmp_36_3, i8* %ShuffleConvs_2_Downs_261, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1497" st_id="59" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:55  %MUL_DP_ret41 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load_2, i8 %weight_16_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret41"/></StgValue>
</operation>

<operation id="1498" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:56  %rr_0_V_40 = extractvalue { i16, i16 } %MUL_DP_ret41, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_40"/></StgValue>
</operation>

<operation id="1499" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:58  %tmp_278 = trunc i16 %rr_0_V_40 to i8

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="1500" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:60  %tmp_36_4 = add i8 %ShuffleConvs_2_Downs_271, %tmp_278

]]></Node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="1501" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:61  store i8 %tmp_36_4, i8* %ShuffleConvs_2_Downs_245, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1502" st_id="59" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:68  %MUL_DP_ret42 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load_2, i8 %weight_17_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret42"/></StgValue>
</operation>

<operation id="1503" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:69  %rr_0_V_41 = extractvalue { i16, i16 } %MUL_DP_ret42, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_41"/></StgValue>
</operation>

<operation id="1504" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:71  %tmp_280 = trunc i16 %rr_0_V_41 to i8

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="1505" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:73  %tmp_36_5 = add i8 %ShuffleConvs_2_Downs_273, %tmp_280

]]></Node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="1506" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:74  store i8 %tmp_36_5, i8* %ShuffleConvs_2_Downs_247, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1507" st_id="59" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:81  %MUL_DP_ret43 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load_2, i8 %weight_18_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret43"/></StgValue>
</operation>

<operation id="1508" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:82  %rr_0_V_42 = extractvalue { i16, i16 } %MUL_DP_ret43, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_42"/></StgValue>
</operation>

<operation id="1509" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:84  %tmp_282 = trunc i16 %rr_0_V_42 to i8

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="1510" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:86  %tmp_36_6 = add i8 %ShuffleConvs_2_Downs_275, %tmp_282

]]></Node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="1511" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:87  store i8 %tmp_36_6, i8* %ShuffleConvs_2_Downs_249, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1512" st_id="59" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:94  %MUL_DP_ret44 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load_2, i8 %weight_19_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret44"/></StgValue>
</operation>

<operation id="1513" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:95  %rr_0_V_43 = extractvalue { i16, i16 } %MUL_DP_ret44, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_43"/></StgValue>
</operation>

<operation id="1514" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:97  %tmp_284 = trunc i16 %rr_0_V_43 to i8

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="1515" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:99  %tmp_36_7 = add i8 %ShuffleConvs_2_Downs_277, %tmp_284

]]></Node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="1516" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:100  store i8 %tmp_36_7, i8* %ShuffleConvs_2_Downs_251, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1517" st_id="59" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:107  %MUL_DP_ret45 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load_2, i8 %weight_20_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret45"/></StgValue>
</operation>

<operation id="1518" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:108  %rr_0_V_44 = extractvalue { i16, i16 } %MUL_DP_ret45, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_44"/></StgValue>
</operation>

<operation id="1519" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:110  %tmp_286 = trunc i16 %rr_0_V_44 to i8

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="1520" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:112  %tmp_36_8 = add i8 %ShuffleConvs_2_Downs_279, %tmp_286

]]></Node>
<StgValue><ssdm name="tmp_36_8"/></StgValue>
</operation>

<operation id="1521" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:113  store i8 %tmp_36_8, i8* %ShuffleConvs_2_Downs_253, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1522" st_id="59" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:120  %MUL_DP_ret46 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load_2, i8 %weight_21_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret46"/></StgValue>
</operation>

<operation id="1523" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:121  %rr_0_V_45 = extractvalue { i16, i16 } %MUL_DP_ret46, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_45"/></StgValue>
</operation>

<operation id="1524" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:123  %tmp_288 = trunc i16 %rr_0_V_45 to i8

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="1525" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:125  %tmp_36_9 = add i8 %ShuffleConvs_2_Downs_281, %tmp_288

]]></Node>
<StgValue><ssdm name="tmp_36_9"/></StgValue>
</operation>

<operation id="1526" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:126  store i8 %tmp_36_9, i8* %ShuffleConvs_2_Downs_241, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1527" st_id="59" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:133  %MUL_DP_ret47 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load_2, i8 %weight_22_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret47"/></StgValue>
</operation>

<operation id="1528" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:134  %rr_0_V_46 = extractvalue { i16, i16 } %MUL_DP_ret47, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_46"/></StgValue>
</operation>

<operation id="1529" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:136  %tmp_290 = trunc i16 %rr_0_V_46 to i8

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="1530" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:138  %tmp_36_s = add i8 %ShuffleConvs_2_Downs_283, %tmp_290

]]></Node>
<StgValue><ssdm name="tmp_36_s"/></StgValue>
</operation>

<operation id="1531" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:139  store i8 %tmp_36_s, i8* %ShuffleConvs_2_Downs_239, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1532" st_id="59" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:146  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load_2, i8 %weight_23_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="1533" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:147  %rr_0_V_47 = extractvalue { i16, i16 } %MUL_DP_ret, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_47"/></StgValue>
</operation>

<operation id="1534" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:149  %tmp_292 = trunc i16 %rr_0_V_47 to i8

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1535" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:151  %tmp_36_10 = add i8 %ShuffleConvs_2_Downs_285, %tmp_292

]]></Node>
<StgValue><ssdm name="tmp_36_10"/></StgValue>
</operation>

<operation id="1536" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:152  store i8 %tmp_36_10, i8* %ShuffleConvs_2_Downs_243, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1537" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:11  %ShuffleConvs_2_Downs_264 = load i8* %ShuffleConvs_2_Downs_258, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_264"/></StgValue>
</operation>

<operation id="1538" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:24  %ShuffleConvs_2_Downs_266 = load i8* %ShuffleConvs_2_Downs_260, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_266"/></StgValue>
</operation>

<operation id="1539" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:37  %ShuffleConvs_2_Downs_268 = load i8* %ShuffleConvs_2_Downs_256, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_268"/></StgValue>
</operation>

<operation id="1540" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:50  %ShuffleConvs_2_Downs_270 = load i8* %ShuffleConvs_2_Downs_262, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_270"/></StgValue>
</operation>

<operation id="1541" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:63  %ShuffleConvs_2_Downs_272 = load i8* %ShuffleConvs_2_Downs_246, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_272"/></StgValue>
</operation>

<operation id="1542" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:76  %ShuffleConvs_2_Downs_274 = load i8* %ShuffleConvs_2_Downs_248, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_274"/></StgValue>
</operation>

<operation id="1543" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:89  %ShuffleConvs_2_Downs_276 = load i8* %ShuffleConvs_2_Downs_250, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_276"/></StgValue>
</operation>

<operation id="1544" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:102  %ShuffleConvs_2_Downs_278 = load i8* %ShuffleConvs_2_Downs_252, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_278"/></StgValue>
</operation>

<operation id="1545" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:115  %ShuffleConvs_2_Downs_280 = load i8* %ShuffleConvs_2_Downs_254, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_280"/></StgValue>
</operation>

<operation id="1546" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:128  %ShuffleConvs_2_Downs_282 = load i8* %ShuffleConvs_2_Downs_242, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_282"/></StgValue>
</operation>

<operation id="1547" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:141  %ShuffleConvs_2_Downs_284 = load i8* %ShuffleConvs_2_Downs_240, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_284"/></StgValue>
</operation>

<operation id="1548" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:154  %ShuffleConvs_2_Downs_286 = load i8* %ShuffleConvs_2_Downs_244, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_286"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1549" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:5  %rr_1_V_36 = extractvalue { i16, i16 } %MUL_DP_ret37, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_36"/></StgValue>
</operation>

<operation id="1550" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:10  %tmp_271 = trunc i16 %rr_1_V_36 to i8

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1551" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:11  %ShuffleConvs_2_Downs_264 = load i8* %ShuffleConvs_2_Downs_258, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_264"/></StgValue>
</operation>

<operation id="1552" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:12  %tmp_18 = add i8 %ShuffleConvs_2_Downs_264, %tmp_271

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1553" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:18  %rr_1_V_37 = extractvalue { i16, i16 } %MUL_DP_ret38, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_37"/></StgValue>
</operation>

<operation id="1554" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:23  %tmp_273 = trunc i16 %rr_1_V_37 to i8

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="1555" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:24  %ShuffleConvs_2_Downs_266 = load i8* %ShuffleConvs_2_Downs_260, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_266"/></StgValue>
</operation>

<operation id="1556" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:25  %tmp_38_1 = add i8 %ShuffleConvs_2_Downs_266, %tmp_273

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="1557" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:31  %rr_1_V_38 = extractvalue { i16, i16 } %MUL_DP_ret39, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_38"/></StgValue>
</operation>

<operation id="1558" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:36  %tmp_275 = trunc i16 %rr_1_V_38 to i8

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="1559" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:37  %ShuffleConvs_2_Downs_268 = load i8* %ShuffleConvs_2_Downs_256, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_268"/></StgValue>
</operation>

<operation id="1560" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:38  %tmp_38_2 = add i8 %ShuffleConvs_2_Downs_268, %tmp_275

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="1561" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:44  %rr_1_V_39 = extractvalue { i16, i16 } %MUL_DP_ret40, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_39"/></StgValue>
</operation>

<operation id="1562" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:49  %tmp_277 = trunc i16 %rr_1_V_39 to i8

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="1563" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:50  %ShuffleConvs_2_Downs_270 = load i8* %ShuffleConvs_2_Downs_262, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_270"/></StgValue>
</operation>

<operation id="1564" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:51  %tmp_38_3 = add i8 %ShuffleConvs_2_Downs_270, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="1565" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:57  %rr_1_V_40 = extractvalue { i16, i16 } %MUL_DP_ret41, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_40"/></StgValue>
</operation>

<operation id="1566" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:62  %tmp_279 = trunc i16 %rr_1_V_40 to i8

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="1567" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:63  %ShuffleConvs_2_Downs_272 = load i8* %ShuffleConvs_2_Downs_246, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_272"/></StgValue>
</operation>

<operation id="1568" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:64  %tmp_38_4 = add i8 %ShuffleConvs_2_Downs_272, %tmp_279

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="1569" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:70  %rr_1_V_41 = extractvalue { i16, i16 } %MUL_DP_ret42, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_41"/></StgValue>
</operation>

<operation id="1570" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:75  %tmp_281 = trunc i16 %rr_1_V_41 to i8

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="1571" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:76  %ShuffleConvs_2_Downs_274 = load i8* %ShuffleConvs_2_Downs_248, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_274"/></StgValue>
</operation>

<operation id="1572" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:77  %tmp_38_5 = add i8 %ShuffleConvs_2_Downs_274, %tmp_281

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="1573" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:83  %rr_1_V_42 = extractvalue { i16, i16 } %MUL_DP_ret43, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_42"/></StgValue>
</operation>

<operation id="1574" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:88  %tmp_283 = trunc i16 %rr_1_V_42 to i8

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="1575" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:89  %ShuffleConvs_2_Downs_276 = load i8* %ShuffleConvs_2_Downs_250, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_276"/></StgValue>
</operation>

<operation id="1576" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:90  %tmp_38_6 = add i8 %ShuffleConvs_2_Downs_276, %tmp_283

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="1577" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:96  %rr_1_V_43 = extractvalue { i16, i16 } %MUL_DP_ret44, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_43"/></StgValue>
</operation>

<operation id="1578" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:101  %tmp_285 = trunc i16 %rr_1_V_43 to i8

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="1579" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:102  %ShuffleConvs_2_Downs_278 = load i8* %ShuffleConvs_2_Downs_252, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_278"/></StgValue>
</operation>

<operation id="1580" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:103  %tmp_38_7 = add i8 %ShuffleConvs_2_Downs_278, %tmp_285

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>

<operation id="1581" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:109  %rr_1_V_44 = extractvalue { i16, i16 } %MUL_DP_ret45, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_44"/></StgValue>
</operation>

<operation id="1582" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:114  %tmp_287 = trunc i16 %rr_1_V_44 to i8

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="1583" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:115  %ShuffleConvs_2_Downs_280 = load i8* %ShuffleConvs_2_Downs_254, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_280"/></StgValue>
</operation>

<operation id="1584" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:116  %tmp_38_8 = add i8 %ShuffleConvs_2_Downs_280, %tmp_287

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="1585" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:122  %rr_1_V_45 = extractvalue { i16, i16 } %MUL_DP_ret46, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_45"/></StgValue>
</operation>

<operation id="1586" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:127  %tmp_289 = trunc i16 %rr_1_V_45 to i8

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="1587" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:128  %ShuffleConvs_2_Downs_282 = load i8* %ShuffleConvs_2_Downs_242, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_282"/></StgValue>
</operation>

<operation id="1588" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:129  %tmp_38_9 = add i8 %ShuffleConvs_2_Downs_282, %tmp_289

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="1589" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:135  %rr_1_V_46 = extractvalue { i16, i16 } %MUL_DP_ret47, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_46"/></StgValue>
</operation>

<operation id="1590" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:140  %tmp_291 = trunc i16 %rr_1_V_46 to i8

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="1591" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:141  %ShuffleConvs_2_Downs_284 = load i8* %ShuffleConvs_2_Downs_240, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_284"/></StgValue>
</operation>

<operation id="1592" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:142  %tmp_38_s = add i8 %ShuffleConvs_2_Downs_284, %tmp_291

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="1593" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:148  %rr_1_V_47 = extractvalue { i16, i16 } %MUL_DP_ret, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_47"/></StgValue>
</operation>

<operation id="1594" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:153  %tmp_293 = trunc i16 %rr_1_V_47 to i8

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="1595" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="9">
<![CDATA[
.preheader65.preheader:154  %ShuffleConvs_2_Downs_286 = load i8* %ShuffleConvs_2_Downs_244, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_286"/></StgValue>
</operation>

<operation id="1596" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:155  %tmp_38_10 = add i8 %ShuffleConvs_2_Downs_286, %tmp_293

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1597" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:13  store i8 %tmp_18, i8* %ShuffleConvs_2_Downs_258, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1598" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:26  store i8 %tmp_38_1, i8* %ShuffleConvs_2_Downs_260, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1599" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:39  store i8 %tmp_38_2, i8* %ShuffleConvs_2_Downs_256, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1600" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:52  store i8 %tmp_38_3, i8* %ShuffleConvs_2_Downs_262, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1601" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:65  store i8 %tmp_38_4, i8* %ShuffleConvs_2_Downs_246, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1602" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:78  store i8 %tmp_38_5, i8* %ShuffleConvs_2_Downs_248, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1603" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:91  store i8 %tmp_38_6, i8* %ShuffleConvs_2_Downs_250, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1604" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:104  store i8 %tmp_38_7, i8* %ShuffleConvs_2_Downs_252, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1605" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:117  store i8 %tmp_38_8, i8* %ShuffleConvs_2_Downs_254, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1606" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:130  store i8 %tmp_38_9, i8* %ShuffleConvs_2_Downs_242, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1607" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:143  store i8 %tmp_38_s, i8* %ShuffleConvs_2_Downs_240, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1608" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader65.preheader:156  store i8 %tmp_38_10, i8* %ShuffleConvs_2_Downs_244, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1609" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0">
<![CDATA[
.preheader65.preheader:157  br label %.preheader66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1610" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten2 = phi i13 [ %indvar_flatten_next3, %._crit_edge83 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="1611" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:1  %co9 = phi i7 [ %arrayNo_cast3_mid2_v_1, %._crit_edge83 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="co9"/></StgValue>
</operation>

<operation id="1612" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten3 = phi i8 [ %indvar_flatten_next2, %._crit_edge83 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="1613" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:3  %h11 = phi i4 [ %h11_cast2_mid2, %._crit_edge83 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h11"/></StgValue>
</operation>

<operation id="1614" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:4  %w11 = phi i4 [ %w_14, %._crit_edge83 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w11"/></StgValue>
</operation>

<operation id="1615" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:5  %exitcond_flatten3 = icmp eq i13 %indvar_flatten2, -2048

]]></Node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="1616" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:6  %indvar_flatten_next3 = add i13 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>

<operation id="1617" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten3, label %12, label %.preheader64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1618" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader64:0  %co_8 = add i7 1, %co9

]]></Node>
<StgValue><ssdm name="co_8"/></StgValue>
</operation>

<operation id="1619" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader64:2  %exitcond_flatten2 = icmp eq i8 %indvar_flatten3, 64

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="1620" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader64:4  %arrayNo_cast3_mid2_v_1 = select i1 %exitcond_flatten2, i7 %co_8, i7 %co9

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v_1"/></StgValue>
</operation>

<operation id="1621" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge83:2  %indvar_flatten21_op = add i8 %indvar_flatten3, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten21_op"/></StgValue>
</operation>

<operation id="1622" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge83:3  %indvar_flatten_next2 = select i1 %exitcond_flatten2, i8 1, i8 %indvar_flatten21_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1623" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader64:3  %h11_mid = select i1 %exitcond_flatten2, i4 1, i4 %h11

]]></Node>
<StgValue><ssdm name="h11_mid"/></StgValue>
</operation>

<operation id="1624" st_id="64" stage="11" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader64:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>

<operation id="1625" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="7">
<![CDATA[
.preheader64:8  %zext1_cast = zext i7 %arrayNo_cast3_mid2_v_1 to i16

]]></Node>
<StgValue><ssdm name="zext1_cast"/></StgValue>
</operation>

<operation id="1626" st_id="64" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader64:9  %mul1 = mul i16 171, %zext1_cast

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="1627" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader64:10  %tmp_161 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %mul1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1628" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader64:18  %not_exitcond_flatten_2 = xor i1 %exitcond_flatten2, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_2"/></StgValue>
</operation>

<operation id="1629" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader64:19  %exitcond12 = icmp eq i4 %w11, -7

]]></Node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="1630" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader64:20  %exitcond_mid = and i1 %exitcond12, %not_exitcond_flatten_2

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="1631" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader64:21  %h_13 = add i4 1, %h11_mid

]]></Node>
<StgValue><ssdm name="h_13"/></StgValue>
</operation>

<operation id="1632" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader64:22  %tmp_227 = or i1 %exitcond_mid, %exitcond_flatten2

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1633" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader64:23  %w12_mid2 = select i1 %tmp_227, i4 1, i4 %w11

]]></Node>
<StgValue><ssdm name="w12_mid2"/></StgValue>
</operation>

<operation id="1634" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader64:24  %h11_cast2_mid2 = select i1 %exitcond_mid, i4 %h_13, i4 %h11_mid

]]></Node>
<StgValue><ssdm name="h11_cast2_mid2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1635" st_id="65" stage="10" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader64:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>

<operation id="1636" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader64:11  %tmp_162 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_161, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1637" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="10" op_0_bw="7">
<![CDATA[
.preheader64:12  %tmp_223 = sext i7 %tmp_162 to i10

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1638" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="11" op_0_bw="10">
<![CDATA[
.preheader64:13  %p_shl30_cast = zext i10 %tmp_223 to i11

]]></Node>
<StgValue><ssdm name="p_shl30_cast"/></StgValue>
</operation>

<operation id="1639" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader64:14  %tmp_224 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_161, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1640" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="5">
<![CDATA[
.preheader64:15  %tmp_225 = sext i5 %tmp_224 to i8

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1641" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="11" op_0_bw="8">
<![CDATA[
.preheader64:16  %p_shl31_cast = zext i8 %tmp_225 to i11

]]></Node>
<StgValue><ssdm name="p_shl31_cast"/></StgValue>
</operation>

<operation id="1642" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader64:17  %tmp_226 = add i11 %p_shl30_cast, %p_shl31_cast

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1643" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="11" op_0_bw="4">
<![CDATA[
.preheader64:25  %h11_cast2_mid2_cast = zext i4 %h11_cast2_mid2 to i11

]]></Node>
<StgValue><ssdm name="h11_cast2_mid2_cast"/></StgValue>
</operation>

<operation id="1644" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader64:26  %tmp_228 = add i11 %h11_cast2_mid2_cast, %tmp_226

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1645" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="7" op_0_bw="11">
<![CDATA[
.preheader64:27  %tmp_229 = trunc i11 %tmp_228 to i7

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1646" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader64:28  %p_shl28_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_229, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl28_cast"/></StgValue>
</operation>

<operation id="1647" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="9" op_0_bw="11">
<![CDATA[
.preheader64:29  %tmp_230 = trunc i11 %tmp_228 to i9

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1648" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader64:30  %p_shl29_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_230, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl29_cast"/></StgValue>
</operation>

<operation id="1649" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader64:31  %tmp_231 = add i10 %p_shl28_cast, %p_shl29_cast

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1650" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="10" op_0_bw="4">
<![CDATA[
.preheader64:32  %w12_cast1_cast = zext i4 %w12_mid2 to i10

]]></Node>
<StgValue><ssdm name="w12_cast1_cast"/></StgValue>
</operation>

<operation id="1651" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader64:33  %tmp_232 = add i10 %w12_cast1_cast, %tmp_231

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1652" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader64:59  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1653" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge83:0  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="1654" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge83:1  %w_14 = add i4 %w12_mid2, 1

]]></Node>
<StgValue><ssdm name="w_14"/></StgValue>
</operation>

<operation id="1655" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge83:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1656" st_id="66" stage="9" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader64:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1657" st_id="67" stage="8" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader64:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1658" st_id="68" stage="7" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader64:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1659" st_id="69" stage="6" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader64:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1660" st_id="70" stage="5" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader64:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1661" st_id="71" stage="4" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader64:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1662" st_id="72" stage="3" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader64:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1663" st_id="73" stage="2" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader64:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>

<operation id="1664" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="10">
<![CDATA[
.preheader64:34  %tmp_288_cast = zext i10 %tmp_232 to i32

]]></Node>
<StgValue><ssdm name="tmp_288_cast"/></StgValue>
</operation>

<operation id="1665" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:35  %ShuffleConvs_2_Downs_287 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_287"/></StgValue>
</operation>

<operation id="1666" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:36  %ShuffleConvs_2_Downs_288 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_288"/></StgValue>
</operation>

<operation id="1667" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:37  %ShuffleConvs_2_Downs_289 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_289"/></StgValue>
</operation>

<operation id="1668" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:38  %ShuffleConvs_2_Downs_290 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_290"/></StgValue>
</operation>

<operation id="1669" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:39  %ShuffleConvs_2_Downs_291 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_291"/></StgValue>
</operation>

<operation id="1670" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:40  %ShuffleConvs_2_Downs_292 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_292"/></StgValue>
</operation>

<operation id="1671" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:41  %ShuffleConvs_2_Downs_293 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_293"/></StgValue>
</operation>

<operation id="1672" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:42  %ShuffleConvs_2_Downs_294 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_294"/></StgValue>
</operation>

<operation id="1673" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:43  %ShuffleConvs_2_Downs_295 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_295"/></StgValue>
</operation>

<operation id="1674" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:44  %ShuffleConvs_2_Downs_296 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_15, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_296"/></StgValue>
</operation>

<operation id="1675" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:45  %ShuffleConvs_2_Downs_297 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_14, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_297"/></StgValue>
</operation>

<operation id="1676" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:46  %ShuffleConvs_2_Downs_298 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_13, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_298"/></StgValue>
</operation>

<operation id="1677" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:47  %ShuffleConvs_2_Downs_299 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_12, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_299"/></StgValue>
</operation>

<operation id="1678" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:48  %ShuffleConvs_2_Downs_300 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_300"/></StgValue>
</operation>

<operation id="1679" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:49  %ShuffleConvs_2_Downs_301 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_301"/></StgValue>
</operation>

<operation id="1680" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:50  %ShuffleConvs_2_Downs_302 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_17, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_302"/></StgValue>
</operation>

<operation id="1681" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:51  %ShuffleConvs_2_Downs_303 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_21, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_303"/></StgValue>
</operation>

<operation id="1682" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:52  %ShuffleConvs_2_Downs_304 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_304"/></StgValue>
</operation>

<operation id="1683" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:53  %ShuffleConvs_2_Downs_305 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_19, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_305"/></StgValue>
</operation>

<operation id="1684" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:54  %ShuffleConvs_2_Downs_306 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_22, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_306"/></StgValue>
</operation>

<operation id="1685" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:55  %ShuffleConvs_2_Downs_307 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_18, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_307"/></StgValue>
</operation>

<operation id="1686" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:56  %ShuffleConvs_2_Downs_308 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_20, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_308"/></StgValue>
</operation>

<operation id="1687" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:57  %ShuffleConvs_2_Downs_309 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_23, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_309"/></StgValue>
</operation>

<operation id="1688" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:58  %ShuffleConvs_2_Downs_310 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_16, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_310"/></StgValue>
</operation>

<operation id="1689" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:61  %ShuffleConvs_2_Downs_311 = load i8* %ShuffleConvs_2_Downs_309, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_311"/></StgValue>
</operation>

<operation id="1690" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:62  %ShuffleConvs_2_Downs_312 = load i8* %ShuffleConvs_2_Downs_306, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_312"/></StgValue>
</operation>

<operation id="1691" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:63  %ShuffleConvs_2_Downs_313 = load i8* %ShuffleConvs_2_Downs_295, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_313"/></StgValue>
</operation>

<operation id="1692" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:64  %ShuffleConvs_2_Downs_314 = load i8* %ShuffleConvs_2_Downs_288, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_314"/></StgValue>
</operation>

<operation id="1693" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:65  %ShuffleConvs_2_Downs_315 = load i8* %ShuffleConvs_2_Downs_292, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_315"/></StgValue>
</operation>

<operation id="1694" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:66  %ShuffleConvs_2_Downs_316 = load i8* %ShuffleConvs_2_Downs_300, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_316"/></StgValue>
</operation>

<operation id="1695" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:67  %ShuffleConvs_2_Downs_317 = load i8* %ShuffleConvs_2_Downs_304, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_317"/></StgValue>
</operation>

<operation id="1696" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:68  %ShuffleConvs_2_Downs_318 = load i8* %ShuffleConvs_2_Downs_291, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_318"/></StgValue>
</operation>

<operation id="1697" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:69  %ShuffleConvs_2_Downs_319 = load i8* %ShuffleConvs_2_Downs_287, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_319"/></StgValue>
</operation>

<operation id="1698" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:70  %ShuffleConvs_2_Downs_320 = load i8* %ShuffleConvs_2_Downs_290, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_320"/></StgValue>
</operation>

<operation id="1699" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:71  %ShuffleConvs_2_Downs_321 = load i8* %ShuffleConvs_2_Downs_303, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_321"/></StgValue>
</operation>

<operation id="1700" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:72  %ShuffleConvs_2_Downs_322 = load i8* %ShuffleConvs_2_Downs_308, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_322"/></StgValue>
</operation>

<operation id="1701" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:73  %ShuffleConvs_2_Downs_323 = load i8* %ShuffleConvs_2_Downs_305, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_323"/></StgValue>
</operation>

<operation id="1702" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:74  %ShuffleConvs_2_Downs_324 = load i8* %ShuffleConvs_2_Downs_307, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_324"/></StgValue>
</operation>

<operation id="1703" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:75  %ShuffleConvs_2_Downs_325 = load i8* %ShuffleConvs_2_Downs_302, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_325"/></StgValue>
</operation>

<operation id="1704" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:76  %ShuffleConvs_2_Downs_326 = load i8* %ShuffleConvs_2_Downs_310, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_326"/></StgValue>
</operation>

<operation id="1705" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:77  %ShuffleConvs_2_Downs_327 = load i8* %ShuffleConvs_2_Downs_296, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_327"/></StgValue>
</operation>

<operation id="1706" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:78  %ShuffleConvs_2_Downs_328 = load i8* %ShuffleConvs_2_Downs_297, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_328"/></StgValue>
</operation>

<operation id="1707" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:79  %ShuffleConvs_2_Downs_329 = load i8* %ShuffleConvs_2_Downs_298, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_329"/></StgValue>
</operation>

<operation id="1708" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:80  %ShuffleConvs_2_Downs_330 = load i8* %ShuffleConvs_2_Downs_299, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_330"/></StgValue>
</operation>

<operation id="1709" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:81  %ShuffleConvs_2_Downs_331 = load i8* %ShuffleConvs_2_Downs_301, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_331"/></StgValue>
</operation>

<operation id="1710" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:82  %ShuffleConvs_2_Downs_332 = load i8* %ShuffleConvs_2_Downs_293, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_332"/></StgValue>
</operation>

<operation id="1711" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:83  %ShuffleConvs_2_Downs_333 = load i8* %ShuffleConvs_2_Downs_289, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_333"/></StgValue>
</operation>

<operation id="1712" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:84  %ShuffleConvs_2_Downs_334 = load i8* %ShuffleConvs_2_Downs_294, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_334"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1713" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader64:1  %empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6144, i64 6144, i64 6144)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="1714" st_id="74" stage="1" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader64:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>

<operation id="1715" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="7">
<![CDATA[
.preheader64:6  %arrayNo_cast3_mid2 = zext i7 %arrayNo_cast3_mid2_v to i32

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2"/></StgValue>
</operation>

<operation id="1716" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="6" op_0_bw="7">
<![CDATA[
.preheader64:7  %tmp_160 = trunc i7 %arrayNo_cast3_mid2_v to i6

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1717" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader64:60  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1718" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:61  %ShuffleConvs_2_Downs_311 = load i8* %ShuffleConvs_2_Downs_309, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_311"/></StgValue>
</operation>

<operation id="1719" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:62  %ShuffleConvs_2_Downs_312 = load i8* %ShuffleConvs_2_Downs_306, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_312"/></StgValue>
</operation>

<operation id="1720" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:63  %ShuffleConvs_2_Downs_313 = load i8* %ShuffleConvs_2_Downs_295, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_313"/></StgValue>
</operation>

<operation id="1721" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:64  %ShuffleConvs_2_Downs_314 = load i8* %ShuffleConvs_2_Downs_288, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_314"/></StgValue>
</operation>

<operation id="1722" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:65  %ShuffleConvs_2_Downs_315 = load i8* %ShuffleConvs_2_Downs_292, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_315"/></StgValue>
</operation>

<operation id="1723" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:66  %ShuffleConvs_2_Downs_316 = load i8* %ShuffleConvs_2_Downs_300, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_316"/></StgValue>
</operation>

<operation id="1724" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:67  %ShuffleConvs_2_Downs_317 = load i8* %ShuffleConvs_2_Downs_304, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_317"/></StgValue>
</operation>

<operation id="1725" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:68  %ShuffleConvs_2_Downs_318 = load i8* %ShuffleConvs_2_Downs_291, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_318"/></StgValue>
</operation>

<operation id="1726" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:69  %ShuffleConvs_2_Downs_319 = load i8* %ShuffleConvs_2_Downs_287, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_319"/></StgValue>
</operation>

<operation id="1727" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:70  %ShuffleConvs_2_Downs_320 = load i8* %ShuffleConvs_2_Downs_290, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_320"/></StgValue>
</operation>

<operation id="1728" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:71  %ShuffleConvs_2_Downs_321 = load i8* %ShuffleConvs_2_Downs_303, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_321"/></StgValue>
</operation>

<operation id="1729" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:72  %ShuffleConvs_2_Downs_322 = load i8* %ShuffleConvs_2_Downs_308, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_322"/></StgValue>
</operation>

<operation id="1730" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:73  %ShuffleConvs_2_Downs_323 = load i8* %ShuffleConvs_2_Downs_305, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_323"/></StgValue>
</operation>

<operation id="1731" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:74  %ShuffleConvs_2_Downs_324 = load i8* %ShuffleConvs_2_Downs_307, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_324"/></StgValue>
</operation>

<operation id="1732" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:75  %ShuffleConvs_2_Downs_325 = load i8* %ShuffleConvs_2_Downs_302, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_325"/></StgValue>
</operation>

<operation id="1733" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:76  %ShuffleConvs_2_Downs_326 = load i8* %ShuffleConvs_2_Downs_310, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_326"/></StgValue>
</operation>

<operation id="1734" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:77  %ShuffleConvs_2_Downs_327 = load i8* %ShuffleConvs_2_Downs_296, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_327"/></StgValue>
</operation>

<operation id="1735" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:78  %ShuffleConvs_2_Downs_328 = load i8* %ShuffleConvs_2_Downs_297, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_328"/></StgValue>
</operation>

<operation id="1736" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:79  %ShuffleConvs_2_Downs_329 = load i8* %ShuffleConvs_2_Downs_298, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_329"/></StgValue>
</operation>

<operation id="1737" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:80  %ShuffleConvs_2_Downs_330 = load i8* %ShuffleConvs_2_Downs_299, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_330"/></StgValue>
</operation>

<operation id="1738" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:81  %ShuffleConvs_2_Downs_331 = load i8* %ShuffleConvs_2_Downs_301, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_331"/></StgValue>
</operation>

<operation id="1739" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:82  %ShuffleConvs_2_Downs_332 = load i8* %ShuffleConvs_2_Downs_293, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_332"/></StgValue>
</operation>

<operation id="1740" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:83  %ShuffleConvs_2_Downs_333 = load i8* %ShuffleConvs_2_Downs_289, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_333"/></StgValue>
</operation>

<operation id="1741" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="9">
<![CDATA[
.preheader64:84  %ShuffleConvs_2_Downs_334 = load i8* %ShuffleConvs_2_Downs_294, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_334"/></StgValue>
</operation>

<operation id="1742" st_id="74" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="32">
<![CDATA[
.preheader64:85  %tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i32(i8 %ShuffleConvs_2_Downs_311, i8 %ShuffleConvs_2_Downs_312, i8 %ShuffleConvs_2_Downs_313, i8 %ShuffleConvs_2_Downs_314, i8 %ShuffleConvs_2_Downs_315, i8 %ShuffleConvs_2_Downs_316, i8 %ShuffleConvs_2_Downs_317, i8 %ShuffleConvs_2_Downs_318, i8 %ShuffleConvs_2_Downs_319, i8 %ShuffleConvs_2_Downs_320, i8 %ShuffleConvs_2_Downs_321, i8 %ShuffleConvs_2_Downs_322, i8 %ShuffleConvs_2_Downs_323, i8 %ShuffleConvs_2_Downs_324, i8 %ShuffleConvs_2_Downs_325, i8 %ShuffleConvs_2_Downs_326, i8 %ShuffleConvs_2_Downs_327, i8 %ShuffleConvs_2_Downs_328, i8 %ShuffleConvs_2_Downs_329, i8 %ShuffleConvs_2_Downs_330, i8 %ShuffleConvs_2_Downs_331, i8 %ShuffleConvs_2_Downs_332, i8 %ShuffleConvs_2_Downs_333, i8 %ShuffleConvs_2_Downs_334, i32 %arrayNo_cast3_mid2)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1743" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader64:86  %tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1744" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader64:87  br i1 %tmp_233, label %10, label %._crit_edge83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1745" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0">
<![CDATA[
:0  switch i6 %tmp_160, label %branch23 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1746" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch22:0  store i8 0, i8* %ShuffleConvs_2_Downs_289, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1747" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1748" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch21:0  store i8 0, i8* %ShuffleConvs_2_Downs_293, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1749" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1750" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch20:0  store i8 0, i8* %ShuffleConvs_2_Downs_301, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1751" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1752" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch19:0  store i8 0, i8* %ShuffleConvs_2_Downs_299, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1753" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1754" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch18:0  store i8 0, i8* %ShuffleConvs_2_Downs_298, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1755" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1756" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch17:0  store i8 0, i8* %ShuffleConvs_2_Downs_297, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1757" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1758" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch16:0  store i8 0, i8* %ShuffleConvs_2_Downs_296, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1759" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1760" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch15:0  store i8 0, i8* %ShuffleConvs_2_Downs_310, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1761" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1762" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch14:0  store i8 0, i8* %ShuffleConvs_2_Downs_302, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1763" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1764" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch13:0  store i8 0, i8* %ShuffleConvs_2_Downs_307, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1765" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1766" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch12:0  store i8 0, i8* %ShuffleConvs_2_Downs_305, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1767" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1768" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch11:0  store i8 0, i8* %ShuffleConvs_2_Downs_308, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1769" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1770" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch10:0  store i8 0, i8* %ShuffleConvs_2_Downs_303, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1771" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1772" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch9:0  store i8 0, i8* %ShuffleConvs_2_Downs_290, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1773" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1774" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch8:0  store i8 0, i8* %ShuffleConvs_2_Downs_287, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1775" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1776" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch7:0  store i8 0, i8* %ShuffleConvs_2_Downs_291, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1777" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1778" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch6:0  store i8 0, i8* %ShuffleConvs_2_Downs_304, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1779" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1780" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch5:0  store i8 0, i8* %ShuffleConvs_2_Downs_300, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1781" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1782" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch4:0  store i8 0, i8* %ShuffleConvs_2_Downs_292, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1783" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1784" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch3:0  store i8 0, i8* %ShuffleConvs_2_Downs_288, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1785" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1786" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch2:0  store i8 0, i8* %ShuffleConvs_2_Downs_295, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1787" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1788" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1:0  store i8 0, i8* %ShuffleConvs_2_Downs_306, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1789" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1790" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch0:0  store i8 0, i8* %ShuffleConvs_2_Downs_309, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1791" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1792" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="!0"/>
<literal name="tmp_160" val="!1"/>
<literal name="tmp_160" val="!2"/>
<literal name="tmp_160" val="!3"/>
<literal name="tmp_160" val="!4"/>
<literal name="tmp_160" val="!5"/>
<literal name="tmp_160" val="!6"/>
<literal name="tmp_160" val="!7"/>
<literal name="tmp_160" val="!8"/>
<literal name="tmp_160" val="!9"/>
<literal name="tmp_160" val="!10"/>
<literal name="tmp_160" val="!11"/>
<literal name="tmp_160" val="!12"/>
<literal name="tmp_160" val="!13"/>
<literal name="tmp_160" val="!14"/>
<literal name="tmp_160" val="!15"/>
<literal name="tmp_160" val="!16"/>
<literal name="tmp_160" val="!17"/>
<literal name="tmp_160" val="!18"/>
<literal name="tmp_160" val="!19"/>
<literal name="tmp_160" val="!20"/>
<literal name="tmp_160" val="!21"/>
<literal name="tmp_160" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch23:0  store i8 0, i8* %ShuffleConvs_2_Downs_294, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1793" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_160" val="!0"/>
<literal name="tmp_160" val="!1"/>
<literal name="tmp_160" val="!2"/>
<literal name="tmp_160" val="!3"/>
<literal name="tmp_160" val="!4"/>
<literal name="tmp_160" val="!5"/>
<literal name="tmp_160" val="!6"/>
<literal name="tmp_160" val="!7"/>
<literal name="tmp_160" val="!8"/>
<literal name="tmp_160" val="!9"/>
<literal name="tmp_160" val="!10"/>
<literal name="tmp_160" val="!11"/>
<literal name="tmp_160" val="!12"/>
<literal name="tmp_160" val="!13"/>
<literal name="tmp_160" val="!14"/>
<literal name="tmp_160" val="!15"/>
<literal name="tmp_160" val="!16"/>
<literal name="tmp_160" val="!17"/>
<literal name="tmp_160" val="!18"/>
<literal name="tmp_160" val="!19"/>
<literal name="tmp_160" val="!20"/>
<literal name="tmp_160" val="!21"/>
<literal name="tmp_160" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1794" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1795" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
