#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561637a671c0 .scope module, "microc_tb" "microc_tb" 2 2;
 .timescale -9 -11;
v0x561637a8a980_0 .var "s_inc", 0 0;
v0x561637a8aa40_0 .var "s_inm", 0 0;
v0x561637a8ab00_0 .net "t_Opcode", 5 0, L_0x561637a8b050;  1 drivers
v0x561637a8aba0_0 .var "t_aluop", 2 0;
v0x561637a8ac40_0 .var "t_clk", 0 0;
v0x561637a8ad30_0 .var "t_reset", 0 0;
v0x561637a8add0_0 .net "t_zero", 0 0, v0x561637a873b0_0;  1 drivers
v0x561637a8aec0_0 .var "we", 0 0;
v0x561637a8afb0_0 .var "wez", 0 0;
S_0x561637a440d0 .scope module, "microc1" "microc" 2 13, 3 1 0, S_0x561637a671c0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 6 "Opcode"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "s_inc"
    .port_info 5 /INPUT 1 "s_inm"
    .port_info 6 /INPUT 1 "we"
    .port_info 7 /INPUT 1 "wez"
    .port_info 8 /INPUT 3 "ALUOp"
L_0x7fc1568572e8 .functor BUFT 1, C4<00z>, C4<0>, C4<0>, C4<0>;
v0x561637a89830_0 .net "ALUOp", 2 0, L_0x7fc1568572e8;  1 drivers
v0x561637a89920_0 .net "Instruction", 15 0, L_0x561637a8b420;  1 drivers
v0x561637a899f0_0 .net "Opcode", 5 0, L_0x561637a8b050;  alias, 1 drivers
v0x561637a89ac0_0 .net "RD1", 7 0, L_0x561637a9bfa0;  1 drivers
v0x561637a89bd0_0 .net "RD2", 7 0, L_0x561637a9c6b0;  1 drivers
v0x561637a89d30_0 .net "WD3", 7 0, v0x561637a852c0_0;  1 drivers
v0x561637a89e40_0 .net "Z_alu", 0 0, v0x561637a853a0_0;  1 drivers
v0x561637a89f30_0 .net "actual_PC", 9 0, v0x561637a66260_0;  1 drivers
v0x561637a89ff0_0 .net "clk", 0 0, v0x561637a8ac40_0;  1 drivers
v0x561637a8a090_0 .net "nuevo_PC", 9 0, L_0x561637a8b1b0;  1 drivers
v0x561637a8a150_0 .net "out_mux", 3 0, L_0x561637a9b7e0;  1 drivers
v0x561637a8a210_0 .net "out_mux_ALU", 7 0, L_0x561637a9ca90;  1 drivers
v0x561637a8a320_0 .net "out_sum", 9 0, L_0x561637a8b380;  1 drivers
v0x561637a8a430_0 .net "reset", 0 0, v0x561637a8ad30_0;  1 drivers
v0x561637a8a520_0 .net "s_inc", 0 0, v0x561637a8a980_0;  1 drivers
v0x561637a8a5c0_0 .net "s_inm", 0 0, v0x561637a8aa40_0;  1 drivers
v0x561637a8a6b0_0 .net "we", 0 0, v0x561637a8aec0_0;  1 drivers
v0x561637a8a750_0 .net "wez", 0 0, v0x561637a8afb0_0;  1 drivers
v0x561637a8a7f0_0 .net "zero", 0 0, v0x561637a873b0_0;  alias, 1 drivers
L_0x561637a8b050 .part L_0x561637a8b420, 10, 6;
L_0x561637a8b290 .part L_0x561637a8b420, 0, 10;
L_0x561637a9b910 .part L_0x561637a8b420, 8, 4;
L_0x561637a9b9b0 .part L_0x561637a8b420, 0, 4;
L_0x561637a9c800 .part L_0x561637a8b420, 4, 4;
L_0x561637a9c8a0 .part L_0x561637a8b420, 0, 4;
L_0x561637a9cb30 .part L_0x561637a8b420, 4, 8;
S_0x561637a62be0 .scope module, "PC" "registro" 3 21, 4 35 0, S_0x561637a440d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 10 "D"
P_0x561637a62d60 .param/l "WIDTH" 0 4 35, +C4<00000000000000000000000000001010>;
v0x561637a661c0_0 .net "D", 9 0, L_0x561637a8b1b0;  alias, 1 drivers
v0x561637a66260_0 .var "Q", 9 0;
v0x561637a66fb0_0 .net "clk", 0 0, v0x561637a8ac40_0;  alias, 1 drivers
v0x561637a84c50_0 .net "reset", 0 0, v0x561637a8ad30_0;  alias, 1 drivers
E_0x561637a58480 .event posedge, v0x561637a84c50_0, v0x561637a66fb0_0;
S_0x561637a84d90 .scope module, "alu1" "alu" 3 19, 5 1 0, S_0x561637a440d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "S"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /INPUT 8 "A"
    .port_info 3 /INPUT 8 "B"
    .port_info 4 /INPUT 3 "Op"
v0x561637a85020_0 .net "A", 7 0, L_0x561637a9bfa0;  alias, 1 drivers
v0x561637a85120_0 .net "B", 7 0, L_0x561637a9ca90;  alias, 1 drivers
v0x561637a85200_0 .net "Op", 2 0, L_0x7fc1568572e8;  alias, 1 drivers
v0x561637a852c0_0 .var "S", 7 0;
v0x561637a853a0_0 .var "zero", 0 0;
E_0x561637a586f0 .event edge, v0x561637a85200_0, v0x561637a85120_0, v0x561637a85020_0;
S_0x561637a85550 .scope module, "banco" "regfile" 3 17, 4 4 0, S_0x561637a440d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "RD1"
    .port_info 1 /OUTPUT 8 "RD2"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 4 "RA1"
    .port_info 5 /INPUT 4 "RA2"
    .port_info 6 /INPUT 4 "WA3"
    .port_info 7 /INPUT 8 "WD3"
v0x561637a85860_0 .net "RA1", 3 0, L_0x561637a9b7e0;  alias, 1 drivers
v0x561637a85960_0 .net "RA2", 3 0, L_0x561637a9c800;  1 drivers
v0x561637a85a40_0 .net "RD1", 7 0, L_0x561637a9bfa0;  alias, 1 drivers
v0x561637a85b40_0 .net "RD2", 7 0, L_0x561637a9c6b0;  alias, 1 drivers
v0x561637a85c00 .array "RegBank", 15 0, 7 0;
v0x561637a85d10_0 .net "WA3", 3 0, L_0x561637a9c8a0;  1 drivers
v0x561637a85df0_0 .net "WD3", 7 0, v0x561637a852c0_0;  alias, 1 drivers
v0x561637a85eb0_0 .net *"_s0", 31 0, L_0x561637a9baa0;  1 drivers
v0x561637a85f70_0 .net *"_s10", 5 0, L_0x561637a9bde0;  1 drivers
L_0x7fc156857138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561637a86050_0 .net *"_s13", 1 0, L_0x7fc156857138;  1 drivers
L_0x7fc156857180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561637a86130_0 .net/2u *"_s14", 7 0, L_0x7fc156857180;  1 drivers
v0x561637a86210_0 .net *"_s18", 31 0, L_0x561637a9c130;  1 drivers
L_0x7fc1568571c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561637a862f0_0 .net *"_s21", 27 0, L_0x7fc1568571c8;  1 drivers
L_0x7fc156857210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561637a863d0_0 .net/2u *"_s22", 31 0, L_0x7fc156857210;  1 drivers
v0x561637a864b0_0 .net *"_s24", 0 0, L_0x561637a9c260;  1 drivers
v0x561637a86570_0 .net *"_s26", 7 0, L_0x561637a9c3a0;  1 drivers
v0x561637a86650_0 .net *"_s28", 5 0, L_0x561637a9c490;  1 drivers
L_0x7fc1568570a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561637a86730_0 .net *"_s3", 27 0, L_0x7fc1568570a8;  1 drivers
L_0x7fc156857258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561637a86810_0 .net *"_s31", 1 0, L_0x7fc156857258;  1 drivers
L_0x7fc1568572a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561637a868f0_0 .net/2u *"_s32", 7 0, L_0x7fc1568572a0;  1 drivers
L_0x7fc1568570f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561637a869d0_0 .net/2u *"_s4", 31 0, L_0x7fc1568570f0;  1 drivers
v0x561637a86ab0_0 .net *"_s6", 0 0, L_0x561637a9bc00;  1 drivers
v0x561637a86b70_0 .net *"_s8", 7 0, L_0x561637a9bd40;  1 drivers
v0x561637a86c50_0 .net "clk", 0 0, v0x561637a8ac40_0;  alias, 1 drivers
v0x561637a86d20_0 .net "we3", 0 0, v0x561637a8aec0_0;  alias, 1 drivers
E_0x561637a58b00 .event posedge, v0x561637a66fb0_0;
L_0x561637a9baa0 .concat [ 4 28 0 0], L_0x561637a9b7e0, L_0x7fc1568570a8;
L_0x561637a9bc00 .cmp/ne 32, L_0x561637a9baa0, L_0x7fc1568570f0;
L_0x561637a9bd40 .array/port v0x561637a85c00, L_0x561637a9bde0;
L_0x561637a9bde0 .concat [ 4 2 0 0], L_0x561637a9b7e0, L_0x7fc156857138;
L_0x561637a9bfa0 .functor MUXZ 8, L_0x7fc156857180, L_0x561637a9bd40, L_0x561637a9bc00, C4<>;
L_0x561637a9c130 .concat [ 4 28 0 0], L_0x561637a9c800, L_0x7fc1568571c8;
L_0x561637a9c260 .cmp/ne 32, L_0x561637a9c130, L_0x7fc156857210;
L_0x561637a9c3a0 .array/port v0x561637a85c00, L_0x561637a9c490;
L_0x561637a9c490 .concat [ 4 2 0 0], L_0x561637a9c800, L_0x7fc156857258;
L_0x561637a9c6b0 .functor MUXZ 8, L_0x7fc1568572a0, L_0x561637a9c3a0, L_0x561637a9c260, C4<>;
S_0x561637a86ec0 .scope module, "ffZ" "ffd" 3 20, 4 56 0, S_0x561637a440d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x561637a870f0_0 .net "carga", 0 0, v0x561637a8afb0_0;  alias, 1 drivers
v0x561637a871d0_0 .net "clk", 0 0, v0x561637a8ac40_0;  alias, 1 drivers
v0x561637a872e0_0 .net "d", 0 0, v0x561637a853a0_0;  alias, 1 drivers
v0x561637a873b0_0 .var "q", 0 0;
v0x561637a87450_0 .net "reset", 0 0, v0x561637a8ad30_0;  alias, 1 drivers
S_0x561637a875b0 .scope module, "memprog1" "memprog" 3 15, 6 3 0, S_0x561637a440d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "Datum"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 10 "Address"
L_0x561637a8b420 .functor BUFZ 16, L_0x561637a9b5c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x561637a87840_0 .net "Address", 9 0, v0x561637a66260_0;  alias, 1 drivers
v0x561637a87920_0 .net "Datum", 15 0, L_0x561637a8b420;  alias, 1 drivers
v0x561637a879e0 .array "Mem", 1023 0, 15 0;
v0x561637a87a80_0 .net *"_s0", 15 0, L_0x561637a9b5c0;  1 drivers
v0x561637a87b60_0 .net *"_s2", 11 0, L_0x561637a9b660;  1 drivers
L_0x7fc156857060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561637a87c90_0 .net *"_s5", 1 0, L_0x7fc156857060;  1 drivers
v0x561637a87d70_0 .net "clk", 0 0, v0x561637a8ac40_0;  alias, 1 drivers
L_0x561637a9b5c0 .array/port v0x561637a879e0, L_0x561637a9b660;
L_0x561637a9b660 .concat [ 10 2 0 0], v0x561637a66260_0, L_0x7fc156857060;
S_0x561637a87e90 .scope module, "mux" "mux2" 3 16, 4 46 0, S_0x561637a440d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Y"
    .port_info 1 /INPUT 4 "D0"
    .port_info 2 /INPUT 4 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x561637a88060 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000000100>;
v0x561637a88130_0 .net "D0", 3 0, L_0x561637a9b910;  1 drivers
v0x561637a88210_0 .net "D1", 3 0, L_0x561637a9b9b0;  1 drivers
v0x561637a882f0_0 .net "Y", 3 0, L_0x561637a9b7e0;  alias, 1 drivers
v0x561637a883f0_0 .net "s", 0 0, v0x561637a8aa40_0;  alias, 1 drivers
L_0x561637a9b7e0 .functor MUXZ 4, L_0x561637a9b910, L_0x561637a9b9b0, v0x561637a8aa40_0, C4<>;
S_0x561637a88540 .scope module, "mux_ALU" "mux2" 3 18, 4 46 0, S_0x561637a440d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "Y"
    .port_info 1 /INPUT 8 "D0"
    .port_info 2 /INPUT 8 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x561637a88710 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000001000>;
v0x561637a887e0_0 .net "D0", 7 0, L_0x561637a9c6b0;  alias, 1 drivers
v0x561637a888f0_0 .net "D1", 7 0, L_0x561637a9cb30;  1 drivers
v0x561637a889b0_0 .net "Y", 7 0, L_0x561637a9ca90;  alias, 1 drivers
v0x561637a88ab0_0 .net "s", 0 0, v0x561637a8aa40_0;  alias, 1 drivers
L_0x561637a9ca90 .functor MUXZ 8, L_0x561637a9c6b0, L_0x561637a9cb30, v0x561637a8aa40_0, C4<>;
S_0x561637a88bf0 .scope module, "mux_sum" "mux2" 3 13, 4 46 0, S_0x561637a440d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y"
    .port_info 1 /INPUT 10 "D0"
    .port_info 2 /INPUT 10 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x561637a88dc0 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000001010>;
v0x561637a88f00_0 .net "D0", 9 0, L_0x561637a8b290;  1 drivers
v0x561637a89000_0 .net "D1", 9 0, L_0x561637a8b380;  alias, 1 drivers
v0x561637a890e0_0 .net "Y", 9 0, L_0x561637a8b1b0;  alias, 1 drivers
v0x561637a891e0_0 .net "s", 0 0, v0x561637a8a980_0;  alias, 1 drivers
L_0x561637a8b1b0 .functor MUXZ 10, L_0x561637a8b290, L_0x561637a8b380, v0x561637a8a980_0, C4<>;
S_0x561637a89330 .scope module, "sum1" "sum" 3 14, 4 28 0, S_0x561637a440d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y"
    .port_info 1 /INPUT 10 "A"
    .port_info 2 /INPUT 10 "B"
L_0x7fc156857018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x561637a89520_0 .net "A", 9 0, L_0x7fc156857018;  1 drivers
v0x561637a89620_0 .net "B", 9 0, v0x561637a66260_0;  alias, 1 drivers
v0x561637a89730_0 .net "Y", 9 0, L_0x561637a8b380;  alias, 1 drivers
L_0x561637a8b380 .arith/sum 10, L_0x7fc156857018, v0x561637a66260_0;
    .scope S_0x561637a875b0;
T_0 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x561637a879e0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x561637a85550;
T_1 ;
    %vpi_call 4 14 "$readmemb", "regfile.dat", v0x561637a85c00 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x561637a85550;
T_2 ;
    %wait E_0x561637a58b00;
    %load/vec4 v0x561637a86d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x561637a85df0_0;
    %load/vec4 v0x561637a85d10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561637a85c00, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561637a84d90;
T_3 ;
    %wait E_0x561637a586f0;
    %load/vec4 v0x561637a85200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x561637a852c0_0, 0, 8;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0x561637a85120_0;
    %store/vec4 v0x561637a852c0_0, 0, 8;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0x561637a85020_0;
    %inv;
    %store/vec4 v0x561637a852c0_0, 0, 8;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x561637a85020_0;
    %load/vec4 v0x561637a85120_0;
    %add;
    %store/vec4 v0x561637a852c0_0, 0, 8;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x561637a85020_0;
    %load/vec4 v0x561637a85120_0;
    %sub;
    %store/vec4 v0x561637a852c0_0, 0, 8;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x561637a85020_0;
    %load/vec4 v0x561637a85120_0;
    %and;
    %store/vec4 v0x561637a852c0_0, 0, 8;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x561637a85020_0;
    %load/vec4 v0x561637a85120_0;
    %or;
    %store/vec4 v0x561637a852c0_0, 0, 8;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x561637a85020_0;
    %load/vec4 v0x561637a85120_0;
    %and;
    %inv;
    %store/vec4 v0x561637a852c0_0, 0, 8;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x561637a85020_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x561637a852c0_0, 0, 8;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %load/vec4 v0x561637a852c0_0;
    %or/r;
    %inv;
    %store/vec4 v0x561637a853a0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x561637a86ec0;
T_4 ;
    %wait E_0x561637a58480;
    %load/vec4 v0x561637a87450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561637a873b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x561637a870f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x561637a872e0_0;
    %assign/vec4 v0x561637a873b0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561637a62be0;
T_5 ;
    %wait E_0x561637a58480;
    %load/vec4 v0x561637a84c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561637a66260_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561637a661c0_0;
    %assign/vec4 v0x561637a66260_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561637a671c0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561637a8ac40_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561637a8ac40_0, 0, 1;
    %delay 2000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561637a671c0;
T_7 ;
    %vpi_call 2 25 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561637a8ad30_0, 0, 1;
    %delay 800, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561637a8ad30_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x561637a671c0;
T_8 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561637a8a980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561637a8aa40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561637a8aec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561637a8afb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561637a8aba0_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561637a8a980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561637a8aa40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561637a8aec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561637a8afb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561637a8aba0_0, 0, 3;
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "micro_tb.v";
    "microc.v";
    "componentes.v";
    "alu.v";
    "memprog.v";
