
---------- Begin Simulation Statistics ----------
final_tick                                  460837000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 168568                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866248                       # Number of bytes of host memory used
host_op_rate                                   208891                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.93                       # Real time elapsed on the host
host_tick_rate                               77679419                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000003                       # Number of instructions simulated
sim_ops                                       1239249                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000461                       # Number of seconds simulated
sim_ticks                                   460837000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.948062                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   79574                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                82079                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3313                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            139579                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              14761                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           15772                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1011                       # Number of indirect misses.
system.cpu.branchPred.lookups                  210779                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28071                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          365                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    222675                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   214408                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2559                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     198266                       # Number of branches committed
system.cpu.commit.bw_lim_events                 82316                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            8314                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           39930                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1005125                       # Number of instructions committed
system.cpu.commit.committedOps                1244371                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       806474                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.542977                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.558054                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       446876     55.41%     55.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       143424     17.78%     73.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        56849      7.05%     80.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        33242      4.12%     84.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        16975      2.10%     86.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         9257      1.15%     87.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         7935      0.98%     88.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         9600      1.19%     89.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        82316     10.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       806474                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                26776                       # Number of function calls committed.
system.cpu.commit.int_insts                   1167502                       # Number of committed integer instructions.
system.cpu.commit.loads                        233266                       # Number of loads committed
system.cpu.commit.membars                        8272                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          199      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           771380     61.99%     62.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4167      0.33%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              1      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              1      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             2      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             473      0.04%     62.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             999      0.08%     62.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             796      0.06%     62.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     62.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            576      0.05%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          233266     18.75%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         232508     18.68%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1244371                       # Class of committed instruction
system.cpu.commit.refs                         465774                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      6366                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000003                       # Number of Instructions Simulated
system.cpu.committedOps                       1239249                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.921672                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.921672                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                323018                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   767                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                79445                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1298695                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   266806                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    201349                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2685                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2092                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 19197                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      210779                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    170373                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        478598                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2405                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          188                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1064904                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    6878                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.228691                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             330807                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             122406                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.155401                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             813055                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.614561                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.775778                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   563329     69.29%     69.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    18608      2.29%     71.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    27253      3.35%     74.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    28953      3.56%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    25082      3.08%     81.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    23504      2.89%     84.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    28785      3.54%     88.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    18132      2.23%     90.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    79409      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               813055                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          108620                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2980                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   202616                       # Number of branches executed
system.cpu.iew.exec_nop                          5210                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.394117                       # Inst execution rate
system.cpu.iew.exec_refs                       491248                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     235022                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5975                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                239530                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               8349                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               536                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               237513                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1284632                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                256226                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3846                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1284923                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     34                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  6953                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2685                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  6988                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1563                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            15482                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        17686                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6261                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4996                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             59                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2444                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            536                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1018831                       # num instructions consuming a value
system.cpu.iew.wb_count                       1262404                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.559643                       # average fanout of values written-back
system.cpu.iew.wb_producers                    570182                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.369685                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1264808                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1573754                       # number of integer regfile reads
system.cpu.int_regfile_writes                  924937                       # number of integer regfile writes
system.cpu.ipc                               1.084984                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.084984                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               209      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                788690     61.20%     61.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4193      0.33%     61.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     61.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   1      0.00%     61.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     61.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     61.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     61.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     61.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  502      0.04%     61.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1069      0.08%     61.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  834      0.06%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 606      0.05%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               257009     19.94%     81.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              235643     18.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1288769                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       18568                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014408                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2397     12.91%     12.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     12.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     12.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     12.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     34      0.18%     13.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     20      0.11%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   7723     41.59%     54.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8394     45.21%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1300041                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3395115                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1255611                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1311017                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1271073                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1288769                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                8349                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           40143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               357                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             35                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        26102                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        813055                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.585094                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.141898                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              407677     50.14%     50.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              110444     13.58%     63.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               74464      9.16%     72.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               58016      7.14%     80.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               71327      8.77%     88.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               35200      4.33%     93.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               21255      2.61%     95.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               10865      1.34%     97.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               23807      2.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          813055                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.398290                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   7087                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              14403                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         6793                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              8604                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             21071                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            22204                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               239530                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              237513                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  988512                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  33093                       # number of misc regfile writes
system.cpu.numCycles                           921675                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                       1                       # number of predicate regfile reads
system.cpu.rename.BlockCycles                   10574                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1134988                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    130                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   273440                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     72                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    55                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1862340                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1292420                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1182782                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    213825                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  25609                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2685                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 43981                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    47769                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1579823                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         268550                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              13510                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     79723                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           8347                       # count of temporary serializing insts renamed
system.cpu.rename.vec_pred_rename_lookups            1                       # Number of vector predicate rename lookups
system.cpu.rename.vec_rename_lookups             8569                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2007354                       # The number of ROB reads
system.cpu.rob.rob_writes                     2575277                       # The number of ROB writes
system.cpu.timesIdled                            4038                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     7557                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    4476                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    41                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3859                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         9818                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        20789                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1549                       # Transaction distribution
system.membus.trans_dist::ReadExReq               498                       # Transaction distribution
system.membus.trans_dist::ReadExResp              498                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1549                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1812                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       131008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  131008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3859                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3859    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3859                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4549000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10852000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    460837000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              8628                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1647                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7868                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             302                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              530                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             530                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7997                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          631                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1812                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1812                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        23860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 31759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1015232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       179712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1194944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            10972                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000547                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023379                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  10966     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              10972                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19909500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2651494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11996498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    460837000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 6839                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  270                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7109                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                6839                       # number of overall hits
system.l2.overall_hits::.cpu.data                 270                       # number of overall hits
system.l2.overall_hits::total                    7109                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1156                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                891                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2047                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1156                       # number of overall misses
system.l2.overall_misses::.cpu.data               891                       # number of overall misses
system.l2.overall_misses::total                  2047                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     89915500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     70106500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        160022000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     89915500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     70106500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       160022000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7995                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1161                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9156                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7995                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1161                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9156                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.144590                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.767442                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.223569                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.144590                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.767442                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.223569                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77781.574394                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78682.940516                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78173.913043                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77781.574394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78682.940516                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78173.913043                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2047                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2047                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     78355500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     61195003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    139550503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     78355500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     61195003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    139550503                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.144590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.767442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.223569                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.144590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.767442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.223569                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67781.574394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68681.260382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68173.181729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67781.574394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68681.260382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68173.181729                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1647                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1647                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1647                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1647                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7864                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7864                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7864                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7864                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                32                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    32                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             498                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 498                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     38474500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      38474500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           530                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               530                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.939623                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.939623                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77258.032129                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77258.032129                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          498                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            498                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     33493003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33493003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.939623                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.939623                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67255.026104                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67255.026104                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           6839                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6839                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1156                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1156                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     89915500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89915500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7995                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7995                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.144590                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.144590                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77781.574394                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77781.574394                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1156                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1156                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     78355500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     78355500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.144590                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.144590                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67781.574394                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67781.574394                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           238                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               238                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     31632000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     31632000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          631                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           631                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.622821                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.622821                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80488.549618                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80488.549618                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          393                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          393                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     27702000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     27702000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.622821                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.622821                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70488.549618                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70488.549618                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data         1812                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1812                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1812                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1812                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1812                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1812                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     34785500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     34785500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19197.295806                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19197.295806                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    460837000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2238.681511                       # Cycle average of tags in use
system.l2.tags.total_refs                       18971                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3153                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.016809                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     585.576529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1004.965346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       648.139636                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.017870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.030669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.019780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.068319                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3060                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.096222                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    169417                       # Number of tag accesses
system.l2.tags.data_accesses                   169417                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    460837000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          73984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          57024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             131008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        73984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         73984                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2047                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         160542665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         123740064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             284282729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    160542665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        160542665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        160542665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        123740064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            284282729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000571500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4148                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2047                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2047                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     16913000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                55294250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8262.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27012.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1600                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2047                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          446                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    293.596413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   193.437241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.481958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          133     29.82%     29.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          114     25.56%     55.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           71     15.92%     71.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           45     10.09%     81.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           24      5.38%     86.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      2.47%     89.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      2.91%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.12%     93.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           30      6.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          446                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 131008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  131008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       284.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    284.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     460504000                       # Total gap between requests
system.mem_ctrls.avgGap                     224965.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        73984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        57024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 160542664.759991049767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 123740064.274352967739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          891                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     30784500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     24509750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26630.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27508.14                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1413720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               751410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6376020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        128215230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         68990880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          242011020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.155359                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    178287750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     15340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    267209250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1777860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               941160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             8239560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        185663250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         20613600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          253499190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        550.084281                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     51973250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     15340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    393523750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    460837000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       161830                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           161830                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       161830                       # number of overall hits
system.cpu.icache.overall_hits::total          161830                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8542                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8542                       # number of overall misses
system.cpu.icache.overall_misses::total          8542                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    210591997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    210591997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    210591997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    210591997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       170372                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       170372                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       170372                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       170372                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050137                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050137                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050137                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050137                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24653.710723                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24653.710723                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24653.710723                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24653.710723                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2441                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                42                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    58.119048                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7868                       # number of writebacks
system.cpu.icache.writebacks::total              7868                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          545                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          545                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          545                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          545                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         7997                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7997                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7997                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7997                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    182157997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    182157997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    182157997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    182157997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.046938                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.046938                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.046938                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.046938                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 22778.291484                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22778.291484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 22778.291484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22778.291484                       # average overall mshr miss latency
system.cpu.icache.replacements                   7868                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       161830                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          161830                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8542                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    210591997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    210591997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       170372                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       170372                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050137                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050137                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24653.710723                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24653.710723                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          545                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          545                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    182157997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    182157997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.046938                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.046938                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 22778.291484                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22778.291484                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    460837000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           126.561247                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              169827                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7997                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.236339                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   126.561247                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988760                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988760                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            348741                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           348741                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    460837000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    460837000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    460837000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    460837000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    460837000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       429214                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           429214                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       433460                       # number of overall hits
system.cpu.dcache.overall_hits::total          433460                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4747                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4747                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5019                       # number of overall misses
system.cpu.dcache.overall_misses::total          5019                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    233745972                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    233745972                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    233745972                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    233745972                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       433961                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       433961                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       438479                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       438479                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010939                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010939                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011446                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011446                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49240.777754                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49240.777754                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46572.219964                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46572.219964                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32131                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1853                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.339989                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1647                       # number of writebacks
system.cpu.dcache.writebacks::total              1647                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1959                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1959                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1959                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1959                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2788                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2788                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2975                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    121401523                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    121401523                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    131902023                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    131902023                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006425                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006425                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006785                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006785                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43544.305237                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43544.305237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44336.814454                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44336.814454                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1949                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       208707                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          208707                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1004                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1004                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48088000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48088000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       209711                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       209711                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004788                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004788                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47896.414343                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47896.414343                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          560                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          560                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24607000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24607000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55421.171171                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55421.171171                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       220507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         220507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    126906905                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    126906905                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       222444                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       222444                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008708                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008708                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65517.245741                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65517.245741                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1399                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1399                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          538                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          538                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     39849456                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39849456                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74069.620818                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74069.620818                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         4246                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4246                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          272                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          272                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         4518                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         4518                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.060204                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060204                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          187                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          187                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10500500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10500500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.041390                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.041390                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 56152.406417                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 56152.406417                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1806                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1806                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     58751067                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     58751067                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1806                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1806                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32531.044850                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32531.044850                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1806                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1806                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     56945067                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     56945067                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31531.044850                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31531.044850                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8287                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8287                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         8288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         8288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000121                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000121                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8272                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8272                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8272                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8272                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    460837000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           886.339607                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              452994                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2973                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            152.369324                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   886.339607                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.865566                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.865566                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          966                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            913051                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           913051                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    460837000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    460837000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
