#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x597993738b50 .scope module, "HERLOA_tb" "HERLOA_tb" 2 1;
 .timescale 0 0;
P_0x59799373ae00 .param/l "K" 0 2 4, +C4<00000000000000000000000000001000>;
P_0x59799373ae40 .param/l "N" 0 2 3, +C4<00000000000000000000000000010000>;
v0x597993768270_0 .var "A", 15 0;
v0x597993768330_0 .var "B", 15 0;
v0x5979937683d0_0 .net "S", 15 0, L_0x59799376f700;  1 drivers
S_0x597993731aa0 .scope module, "uut" "HERLOA" 2 12, 3 37 0, S_0x597993738b50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "S";
P_0x597993730330 .param/l "K" 0 3 37, +C4<00000000000000000000000000001000>;
P_0x597993730370 .param/l "N" 0 3 37, +C4<00000000000000000000000000010000>;
L_0x597993769760 .functor AND 1, L_0x597993769800, L_0x5979937698a0, C4<1>, C4<1>;
L_0x5979937696f0 .functor XOR 1, L_0x597993769a40, L_0x597993769b30, C4<0>, C4<0>;
L_0x597993769cb0 .functor OR 1, L_0x597993769d50, L_0x597993769e40, C4<0>, C4<0>;
L_0x597993769fd0 .functor OR 1, L_0x59799376a0a0, L_0x59799376a190, C4<0>, C4<0>;
L_0x59799376a330 .functor AND 1, L_0x597993769f30, L_0x59799376a420, C4<1>, C4<1>;
L_0x59799376a5d0 .functor NOT 1, L_0x5979937696f0, C4<0>, C4<0>, C4<0>;
L_0x59799376a6d0 .functor NAND 1, L_0x59799376a5d0, L_0x59799376a330, C4<1>, C4<1>;
L_0x59799376a7e0 .functor AND 1, L_0x59799376a330, L_0x5979937696f0, C4<1>, C4<1>;
L_0x59799376a8a0 .functor OR 1, L_0x5979937696f0, L_0x59799376a330, C4<0>, C4<0>;
L_0x59799376a910 .functor AND 1, L_0x59799376a6d0, L_0x597993769cb0, C4<1>, C4<1>;
L_0x59799376a9e0 .functor OR 1, L_0x59799376a7e0, L_0x597993769fd0, C4<0>, C4<0>;
L_0x59799376aa50 .functor OR 1, L_0x59799376ab30, L_0x59799376ac20, C4<0>, C4<0>;
L_0x59799376b100 .functor OR 1, L_0x59799376b1c0, L_0x59799376a7e0, C4<0>, C4<0>;
L_0x59799376f610 .functor BUFZ 8, L_0x59799376f020, C4<00000000>, C4<00000000>, C4<00000000>;
v0x597993765d20_0 .net "A", 15 0, v0x597993768270_0;  1 drivers
v0x597993765e20_0 .net "B", 15 0, v0x597993768330_0;  1 drivers
v0x597993765f00_0 .net "C0", 0 0, L_0x59799376a330;  1 drivers
v0x597993765fd0_0 .net "Cin", 0 0, L_0x597993769760;  1 drivers
v0x5979937660c0_0 .net "D0", 0 0, L_0x59799376a6d0;  1 drivers
v0x5979937661d0_0 .net "D1", 0 0, L_0x59799376a7e0;  1 drivers
v0x597993766290_0 .net "E0", 0 0, L_0x59799376a5d0;  1 drivers
v0x597993766350_0 .net "S", 15 0, L_0x59799376f700;  alias, 1 drivers
v0x597993766430_0 .net "S_high", 7 0, L_0x59799376ade0;  1 drivers
v0x597993766510_0 .net "S_low", 7 0, L_0x59799376f610;  1 drivers
v0x5979937665f0_0 .net "S_star_high", 7 0, L_0x59799376f890;  1 drivers
v0x5979937666d0_0 .net "S_star_high_K", 0 0, L_0x5979937696f0;  1 drivers
v0x597993766790_0 .net "S_star_high_Km1", 0 0, L_0x597993769cb0;  1 drivers
v0x597993766850_0 .net "S_star_high_Km2", 0 0, L_0x597993769fd0;  1 drivers
v0x597993766910_0 .net *"_ivl_0", 0 0, L_0x5979937684d0;  1 drivers
v0x5979937669f0_0 .net *"_ivl_11", 0 0, L_0x597993768c90;  1 drivers
v0x597993766ad0_0 .net *"_ivl_14", 0 0, L_0x597993768ed0;  1 drivers
v0x597993766bb0_0 .net *"_ivl_18", 0 0, L_0x597993769120;  1 drivers
v0x597993766c90_0 .net *"_ivl_21", 0 0, L_0x597993769230;  1 drivers
v0x597993766d70_0 .net *"_ivl_25", 0 0, L_0x5979937694c0;  1 drivers
v0x597993766e50_0 .net *"_ivl_30", 0 0, L_0x597993769800;  1 drivers
v0x597993766f30_0 .net *"_ivl_32", 0 0, L_0x5979937698a0;  1 drivers
v0x597993767010_0 .net *"_ivl_35", 0 0, L_0x597993769a40;  1 drivers
v0x5979937670f0_0 .net *"_ivl_37", 0 0, L_0x597993769b30;  1 drivers
v0x5979937671d0_0 .net *"_ivl_4", 0 0, L_0x597993768850;  1 drivers
v0x5979937672b0_0 .net *"_ivl_40", 0 0, L_0x597993769d50;  1 drivers
v0x597993767390_0 .net *"_ivl_42", 0 0, L_0x597993769e40;  1 drivers
v0x597993767470_0 .net *"_ivl_45", 0 0, L_0x59799376a0a0;  1 drivers
v0x597993767550_0 .net *"_ivl_47", 0 0, L_0x59799376a190;  1 drivers
v0x597993767630_0 .net *"_ivl_50", 0 0, L_0x597993769f30;  1 drivers
v0x597993767710_0 .net *"_ivl_52", 0 0, L_0x59799376a420;  1 drivers
v0x5979937677f0_0 .net *"_ivl_57", 0 0, L_0x59799376a8a0;  1 drivers
v0x5979937678d0_0 .net *"_ivl_60", 0 0, L_0x59799376a910;  1 drivers
v0x5979937679b0_0 .net *"_ivl_63", 0 0, L_0x59799376a9e0;  1 drivers
v0x597993767a90_0 .net *"_ivl_66", 0 0, L_0x59799376aa50;  1 drivers
v0x597993767b70_0 .net *"_ivl_69", 0 0, L_0x59799376ab30;  1 drivers
v0x597993767c50_0 .net *"_ivl_7", 0 0, L_0x5979937689b0;  1 drivers
v0x597993767d30_0 .net *"_ivl_71", 0 0, L_0x59799376ac20;  1 drivers
v0x597993767e10_0 .net *"_ivl_73", 0 0, L_0x59799376b100;  1 drivers
v0x597993767ef0_0 .net *"_ivl_77", 0 0, L_0x59799376b1c0;  1 drivers
o0x7364143d0ed8 .functor BUFZ 3, C4<zzz>; HiZ drive
; Elide local net with no drivers, v0x597993767fd0_0 name=_ivl_88
v0x5979937680b0_0 .net "cout", 0 0, L_0x59799376e870;  1 drivers
v0x597993768150_0 .net "sum_low", 7 0, L_0x59799376f020;  1 drivers
L_0x5979937685d0 .part v0x597993768270_0, 4, 1;
L_0x597993768710 .part v0x597993768330_0, 4, 1;
L_0x5979937688c0 .part L_0x59799376f890, 4, 1;
L_0x597993768a80 .part v0x597993768270_0, 3, 1;
L_0x597993768ba0 .part v0x597993768330_0, 3, 1;
L_0x597993768d50 .part L_0x59799376f890, 3, 1;
L_0x597993768f40 .part v0x597993768270_0, 2, 1;
L_0x597993769030 .part v0x597993768330_0, 2, 1;
L_0x597993769190 .part L_0x59799376f890, 2, 1;
L_0x5979937692d0 .part v0x597993768270_0, 1, 1;
L_0x597993769420 .part v0x597993768330_0, 1, 1;
L_0x5979937695c0 .part L_0x59799376f890, 1, 1;
L_0x597993769800 .part v0x597993768270_0, 7, 1;
L_0x5979937698a0 .part v0x597993768330_0, 7, 1;
L_0x597993769a40 .part v0x597993768270_0, 7, 1;
L_0x597993769b30 .part v0x597993768330_0, 7, 1;
L_0x597993769d50 .part v0x597993768270_0, 6, 1;
L_0x597993769e40 .part v0x597993768330_0, 6, 1;
L_0x59799376a0a0 .part v0x597993768270_0, 5, 1;
L_0x59799376a190 .part v0x597993768330_0, 5, 1;
L_0x597993769f30 .part v0x597993768270_0, 6, 1;
L_0x59799376a420 .part v0x597993768330_0, 6, 1;
L_0x59799376ab30 .part v0x597993768270_0, 0, 1;
L_0x59799376ac20 .part v0x597993768330_0, 0, 1;
LS_0x59799376ade0_0_0 .concat8 [ 1 1 1 1], L_0x59799376b100, L_0x5979937694c0, L_0x597993769120, L_0x597993768c90;
LS_0x59799376ade0_0_4 .concat8 [ 1 1 1 1], L_0x597993768850, L_0x59799376a9e0, L_0x59799376a910, L_0x59799376a8a0;
L_0x59799376ade0 .concat8 [ 4 4 0 0], LS_0x59799376ade0_0_0, LS_0x59799376ade0_0_4;
L_0x59799376b1c0 .part L_0x59799376f890, 0, 1;
L_0x59799376f3e0 .part v0x597993768270_0, 8, 8;
L_0x59799376f480 .part v0x597993768330_0, 8, 8;
L_0x59799376f700 .concat [ 8 8 0 0], L_0x59799376ade0, L_0x59799376f610;
LS_0x59799376f890_0_0 .concat [ 1 1 1 1], L_0x59799376aa50, L_0x597993769230, L_0x597993768ed0, L_0x5979937689b0;
LS_0x59799376f890_0_4 .concat [ 1 3 0 0], L_0x5979937684d0, o0x7364143d0ed8;
L_0x59799376f890 .concat [ 4 4 0 0], LS_0x59799376f890_0_0, LS_0x59799376f890_0_4;
S_0x5979937342c0 .scope module, "RCA1" "RCA" 3 77, 3 13 0, S_0x597993731aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 8 "Y";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "Co";
P_0x597993727bd0 .param/l "N" 0 3 13, +C4<00000000000000000000000000001000>;
v0x597993764110_0 .net "Ci", 0 0, L_0x597993769760;  alias, 1 drivers
v0x5979937641d0_0 .net "Co", 0 0, L_0x59799376e870;  alias, 1 drivers
v0x5979937642a0_0 .net "S", 7 0, L_0x59799376f020;  alias, 1 drivers
v0x597993764370_0 .net "X", 7 0, L_0x59799376f3e0;  1 drivers
v0x597993764430_0 .net "Y", 7 0, L_0x59799376f480;  1 drivers
v0x597993764560_0 .net "w", 6 0, L_0x59799376e060;  1 drivers
L_0x59799376b700 .part L_0x59799376f3e0, 0, 1;
L_0x59799376b7a0 .part L_0x59799376f480, 0, 1;
L_0x59799376bcb0 .part L_0x59799376f3e0, 1, 1;
L_0x59799376bda0 .part L_0x59799376f480, 1, 1;
L_0x59799376bec0 .part L_0x59799376e060, 0, 1;
L_0x59799376c3d0 .part L_0x59799376f3e0, 2, 1;
L_0x59799376c470 .part L_0x59799376f480, 2, 1;
L_0x59799376c510 .part L_0x59799376e060, 1, 1;
L_0x59799376ca90 .part L_0x59799376f3e0, 3, 1;
L_0x59799376cbc0 .part L_0x59799376f480, 3, 1;
L_0x59799376cd50 .part L_0x59799376e060, 2, 1;
L_0x59799376d170 .part L_0x59799376f3e0, 4, 1;
L_0x59799376d280 .part L_0x59799376f480, 4, 1;
L_0x59799376d320 .part L_0x59799376e060, 3, 1;
L_0x59799376d8b0 .part L_0x59799376f3e0, 5, 1;
L_0x59799376d950 .part L_0x59799376f480, 5, 1;
L_0x59799376da80 .part L_0x59799376e060, 4, 1;
L_0x59799376dfc0 .part L_0x59799376f3e0, 6, 1;
L_0x59799376e100 .part L_0x59799376f480, 6, 1;
L_0x59799376e1a0 .part L_0x59799376e060, 5, 1;
LS_0x59799376e060_0_0 .concat8 [ 1 1 1 1], L_0x59799376b5f0, L_0x59799376bba0, L_0x59799376c2c0, L_0x59799376c980;
LS_0x59799376e060_0_4 .concat8 [ 1 1 1 0], L_0x59799376d060, L_0x59799376d7a0, L_0x59799376deb0;
L_0x59799376e060 .concat8 [ 4 3 0 0], LS_0x59799376e060_0_0, LS_0x59799376e060_0_4;
L_0x59799376e980 .part L_0x59799376f3e0, 7, 1;
L_0x59799376ebf0 .part L_0x59799376f480, 7, 1;
L_0x59799376eda0 .part L_0x59799376e060, 6, 1;
LS_0x59799376f020_0_0 .concat8 [ 1 1 1 1], L_0x59799376b400, L_0x59799376b8b0, L_0x59799376bfd0, L_0x59799376c6c0;
LS_0x59799376f020_0_4 .concat8 [ 1 1 1 1], L_0x59799376ce60, L_0x59799376d4d0, L_0x59799376db90, L_0x59799376e5e0;
L_0x59799376f020 .concat8 [ 4 4 0 0], LS_0x59799376f020_0_0, LS_0x59799376f020_0_4;
S_0x597993735af0 .scope generate, "adder_stage[0]" "adder_stage[0]" 3 23, 3 23 0, S_0x5979937342c0;
 .timescale 0 0;
P_0x59799372cd80 .param/l "i" 0 3 23, +C4<00>;
S_0x597993737320 .scope generate, "genblk2" "genblk2" 3 24, 3 24 0, S_0x597993735af0;
 .timescale 0 0;
S_0x59799373a850 .scope module, "FA" "fulladder" 3 25, 3 1 0, S_0x597993737320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x59799376b390 .functor XOR 1, L_0x59799376b700, L_0x59799376b7a0, C4<0>, C4<0>;
L_0x59799376b400 .functor XOR 1, L_0x59799376b390, L_0x597993769760, C4<0>, C4<0>;
L_0x59799376b4c0 .functor AND 1, L_0x59799376b390, L_0x597993769760, C4<1>, C4<1>;
L_0x59799376b530 .functor AND 1, L_0x59799376b700, L_0x59799376b7a0, C4<1>, C4<1>;
L_0x59799376b5f0 .functor OR 1, L_0x59799376b4c0, L_0x59799376b530, C4<0>, C4<0>;
v0x597993728010_0 .net "Ci", 0 0, L_0x597993769760;  alias, 1 drivers
v0x5979937293c0_0 .net "Co", 0 0, L_0x59799376b5f0;  1 drivers
v0x59799372e660_0 .net "S", 0 0, L_0x59799376b400;  1 drivers
v0x597993734c90_0 .net "X", 0 0, L_0x59799376b700;  1 drivers
v0x597993733460_0 .net "Y", 0 0, L_0x59799376b7a0;  1 drivers
v0x597993731c30_0 .net "w1", 0 0, L_0x59799376b390;  1 drivers
v0x5979937304e0_0 .net "w2", 0 0, L_0x59799376b4c0;  1 drivers
v0x59799375ded0_0 .net "w3", 0 0, L_0x59799376b530;  1 drivers
S_0x59799375e030 .scope generate, "adder_stage[1]" "adder_stage[1]" 3 23, 3 23 0, S_0x5979937342c0;
 .timescale 0 0;
P_0x59799375e250 .param/l "i" 0 3 23, +C4<01>;
S_0x59799375e310 .scope generate, "genblk5" "genblk5" 3 27, 3 27 0, S_0x59799375e030;
 .timescale 0 0;
S_0x59799375e4f0 .scope module, "FA" "fulladder" 3 31, 3 1 0, S_0x59799375e310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x59799376b840 .functor XOR 1, L_0x59799376bcb0, L_0x59799376bda0, C4<0>, C4<0>;
L_0x59799376b8b0 .functor XOR 1, L_0x59799376b840, L_0x59799376bec0, C4<0>, C4<0>;
L_0x59799376b970 .functor AND 1, L_0x59799376b840, L_0x59799376bec0, C4<1>, C4<1>;
L_0x59799376ba60 .functor AND 1, L_0x59799376bcb0, L_0x59799376bda0, C4<1>, C4<1>;
L_0x59799376bba0 .functor OR 1, L_0x59799376b970, L_0x59799376ba60, C4<0>, C4<0>;
v0x59799375e6f0_0 .net "Ci", 0 0, L_0x59799376bec0;  1 drivers
v0x59799375e7d0_0 .net "Co", 0 0, L_0x59799376bba0;  1 drivers
v0x59799375e890_0 .net "S", 0 0, L_0x59799376b8b0;  1 drivers
v0x59799375e930_0 .net "X", 0 0, L_0x59799376bcb0;  1 drivers
v0x59799375e9f0_0 .net "Y", 0 0, L_0x59799376bda0;  1 drivers
v0x59799375eb00_0 .net "w1", 0 0, L_0x59799376b840;  1 drivers
v0x59799375ebc0_0 .net "w2", 0 0, L_0x59799376b970;  1 drivers
v0x59799375ec80_0 .net "w3", 0 0, L_0x59799376ba60;  1 drivers
S_0x59799375ede0 .scope generate, "adder_stage[2]" "adder_stage[2]" 3 23, 3 23 0, S_0x5979937342c0;
 .timescale 0 0;
P_0x59799375efe0 .param/l "i" 0 3 23, +C4<010>;
S_0x59799375f0a0 .scope generate, "genblk5" "genblk5" 3 27, 3 27 0, S_0x59799375ede0;
 .timescale 0 0;
S_0x59799375f280 .scope module, "FA" "fulladder" 3 31, 3 1 0, S_0x59799375f0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x59799376bf60 .functor XOR 1, L_0x59799376c3d0, L_0x59799376c470, C4<0>, C4<0>;
L_0x59799376bfd0 .functor XOR 1, L_0x59799376bf60, L_0x59799376c510, C4<0>, C4<0>;
L_0x59799376c090 .functor AND 1, L_0x59799376bf60, L_0x59799376c510, C4<1>, C4<1>;
L_0x59799376c180 .functor AND 1, L_0x59799376c3d0, L_0x59799376c470, C4<1>, C4<1>;
L_0x59799376c2c0 .functor OR 1, L_0x59799376c090, L_0x59799376c180, C4<0>, C4<0>;
v0x59799375f480_0 .net "Ci", 0 0, L_0x59799376c510;  1 drivers
v0x59799375f560_0 .net "Co", 0 0, L_0x59799376c2c0;  1 drivers
v0x59799375f620_0 .net "S", 0 0, L_0x59799376bfd0;  1 drivers
v0x59799375f6c0_0 .net "X", 0 0, L_0x59799376c3d0;  1 drivers
v0x59799375f780_0 .net "Y", 0 0, L_0x59799376c470;  1 drivers
v0x59799375f890_0 .net "w1", 0 0, L_0x59799376bf60;  1 drivers
v0x59799375f950_0 .net "w2", 0 0, L_0x59799376c090;  1 drivers
v0x59799375fa10_0 .net "w3", 0 0, L_0x59799376c180;  1 drivers
S_0x59799375fb70 .scope generate, "adder_stage[3]" "adder_stage[3]" 3 23, 3 23 0, S_0x5979937342c0;
 .timescale 0 0;
P_0x59799375fd70 .param/l "i" 0 3 23, +C4<011>;
S_0x59799375fe50 .scope generate, "genblk5" "genblk5" 3 27, 3 27 0, S_0x59799375fb70;
 .timescale 0 0;
S_0x597993760030 .scope module, "FA" "fulladder" 3 31, 3 1 0, S_0x59799375fe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x59799376c650 .functor XOR 1, L_0x59799376ca90, L_0x59799376cbc0, C4<0>, C4<0>;
L_0x59799376c6c0 .functor XOR 1, L_0x59799376c650, L_0x59799376cd50, C4<0>, C4<0>;
L_0x59799376c780 .functor AND 1, L_0x59799376c650, L_0x59799376cd50, C4<1>, C4<1>;
L_0x59799376c840 .functor AND 1, L_0x59799376ca90, L_0x59799376cbc0, C4<1>, C4<1>;
L_0x59799376c980 .functor OR 1, L_0x59799376c780, L_0x59799376c840, C4<0>, C4<0>;
v0x597993760230_0 .net "Ci", 0 0, L_0x59799376cd50;  1 drivers
v0x597993760310_0 .net "Co", 0 0, L_0x59799376c980;  1 drivers
v0x5979937603d0_0 .net "S", 0 0, L_0x59799376c6c0;  1 drivers
v0x597993760470_0 .net "X", 0 0, L_0x59799376ca90;  1 drivers
v0x597993760530_0 .net "Y", 0 0, L_0x59799376cbc0;  1 drivers
v0x597993760640_0 .net "w1", 0 0, L_0x59799376c650;  1 drivers
v0x597993760700_0 .net "w2", 0 0, L_0x59799376c780;  1 drivers
v0x5979937607c0_0 .net "w3", 0 0, L_0x59799376c840;  1 drivers
S_0x597993760920 .scope generate, "adder_stage[4]" "adder_stage[4]" 3 23, 3 23 0, S_0x5979937342c0;
 .timescale 0 0;
P_0x597993760b70 .param/l "i" 0 3 23, +C4<0100>;
S_0x597993760c50 .scope generate, "genblk5" "genblk5" 3 27, 3 27 0, S_0x597993760920;
 .timescale 0 0;
S_0x597993760e30 .scope module, "FA" "fulladder" 3 31, 3 1 0, S_0x597993760c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x59799376cdf0 .functor XOR 1, L_0x59799376d170, L_0x59799376d280, C4<0>, C4<0>;
L_0x59799376ce60 .functor XOR 1, L_0x59799376cdf0, L_0x59799376d320, C4<0>, C4<0>;
L_0x59799376cf00 .functor AND 1, L_0x59799376cdf0, L_0x59799376d320, C4<1>, C4<1>;
L_0x59799376cfa0 .functor AND 1, L_0x59799376d170, L_0x59799376d280, C4<1>, C4<1>;
L_0x59799376d060 .functor OR 1, L_0x59799376cf00, L_0x59799376cfa0, C4<0>, C4<0>;
v0x597993761030_0 .net "Ci", 0 0, L_0x59799376d320;  1 drivers
v0x597993761110_0 .net "Co", 0 0, L_0x59799376d060;  1 drivers
v0x5979937611d0_0 .net "S", 0 0, L_0x59799376ce60;  1 drivers
v0x597993761270_0 .net "X", 0 0, L_0x59799376d170;  1 drivers
v0x597993761330_0 .net "Y", 0 0, L_0x59799376d280;  1 drivers
v0x597993761440_0 .net "w1", 0 0, L_0x59799376cdf0;  1 drivers
v0x597993761500_0 .net "w2", 0 0, L_0x59799376cf00;  1 drivers
v0x5979937615c0_0 .net "w3", 0 0, L_0x59799376cfa0;  1 drivers
S_0x597993761720 .scope generate, "adder_stage[5]" "adder_stage[5]" 3 23, 3 23 0, S_0x5979937342c0;
 .timescale 0 0;
P_0x597993761920 .param/l "i" 0 3 23, +C4<0101>;
S_0x597993761a00 .scope generate, "genblk5" "genblk5" 3 27, 3 27 0, S_0x597993761720;
 .timescale 0 0;
S_0x597993761be0 .scope module, "FA" "fulladder" 3 31, 3 1 0, S_0x597993761a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x59799376d210 .functor XOR 1, L_0x59799376d8b0, L_0x59799376d950, C4<0>, C4<0>;
L_0x59799376d4d0 .functor XOR 1, L_0x59799376d210, L_0x59799376da80, C4<0>, C4<0>;
L_0x59799376d570 .functor AND 1, L_0x59799376d210, L_0x59799376da80, C4<1>, C4<1>;
L_0x59799376d660 .functor AND 1, L_0x59799376d8b0, L_0x59799376d950, C4<1>, C4<1>;
L_0x59799376d7a0 .functor OR 1, L_0x59799376d570, L_0x59799376d660, C4<0>, C4<0>;
v0x597993761de0_0 .net "Ci", 0 0, L_0x59799376da80;  1 drivers
v0x597993761ec0_0 .net "Co", 0 0, L_0x59799376d7a0;  1 drivers
v0x597993761f80_0 .net "S", 0 0, L_0x59799376d4d0;  1 drivers
v0x597993762020_0 .net "X", 0 0, L_0x59799376d8b0;  1 drivers
v0x5979937620e0_0 .net "Y", 0 0, L_0x59799376d950;  1 drivers
v0x5979937621f0_0 .net "w1", 0 0, L_0x59799376d210;  1 drivers
v0x5979937622b0_0 .net "w2", 0 0, L_0x59799376d570;  1 drivers
v0x597993762370_0 .net "w3", 0 0, L_0x59799376d660;  1 drivers
S_0x5979937624d0 .scope generate, "adder_stage[6]" "adder_stage[6]" 3 23, 3 23 0, S_0x5979937342c0;
 .timescale 0 0;
P_0x5979937626d0 .param/l "i" 0 3 23, +C4<0110>;
S_0x5979937627b0 .scope generate, "genblk5" "genblk5" 3 27, 3 27 0, S_0x5979937624d0;
 .timescale 0 0;
S_0x597993762990 .scope module, "FA" "fulladder" 3 31, 3 1 0, S_0x5979937627b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x59799376db20 .functor XOR 1, L_0x59799376dfc0, L_0x59799376e100, C4<0>, C4<0>;
L_0x59799376db90 .functor XOR 1, L_0x59799376db20, L_0x59799376e1a0, C4<0>, C4<0>;
L_0x59799376dc80 .functor AND 1, L_0x59799376db20, L_0x59799376e1a0, C4<1>, C4<1>;
L_0x59799376dd70 .functor AND 1, L_0x59799376dfc0, L_0x59799376e100, C4<1>, C4<1>;
L_0x59799376deb0 .functor OR 1, L_0x59799376dc80, L_0x59799376dd70, C4<0>, C4<0>;
v0x597993762b90_0 .net "Ci", 0 0, L_0x59799376e1a0;  1 drivers
v0x597993762c70_0 .net "Co", 0 0, L_0x59799376deb0;  1 drivers
v0x597993762d30_0 .net "S", 0 0, L_0x59799376db90;  1 drivers
v0x597993762e00_0 .net "X", 0 0, L_0x59799376dfc0;  1 drivers
v0x597993762ec0_0 .net "Y", 0 0, L_0x59799376e100;  1 drivers
v0x597993762fd0_0 .net "w1", 0 0, L_0x59799376db20;  1 drivers
v0x597993763090_0 .net "w2", 0 0, L_0x59799376dc80;  1 drivers
v0x597993763150_0 .net "w3", 0 0, L_0x59799376dd70;  1 drivers
S_0x5979937632b0 .scope generate, "adder_stage[7]" "adder_stage[7]" 3 23, 3 23 0, S_0x5979937342c0;
 .timescale 0 0;
P_0x5979937634b0 .param/l "i" 0 3 23, +C4<0111>;
S_0x597993763590 .scope generate, "genblk4" "genblk4" 3 27, 3 27 0, S_0x5979937632b0;
 .timescale 0 0;
S_0x597993763770 .scope module, "FA" "fulladder" 3 28, 3 1 0, S_0x597993763590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x59799376e570 .functor XOR 1, L_0x59799376e980, L_0x59799376ebf0, C4<0>, C4<0>;
L_0x59799376e5e0 .functor XOR 1, L_0x59799376e570, L_0x59799376eda0, C4<0>, C4<0>;
L_0x59799376e6a0 .functor AND 1, L_0x59799376e570, L_0x59799376eda0, C4<1>, C4<1>;
L_0x59799376e760 .functor AND 1, L_0x59799376e980, L_0x59799376ebf0, C4<1>, C4<1>;
L_0x59799376e870 .functor OR 1, L_0x59799376e6a0, L_0x59799376e760, C4<0>, C4<0>;
v0x5979937639f0_0 .net "Ci", 0 0, L_0x59799376eda0;  1 drivers
v0x597993763ad0_0 .net "Co", 0 0, L_0x59799376e870;  alias, 1 drivers
v0x597993763b90_0 .net "S", 0 0, L_0x59799376e5e0;  1 drivers
v0x597993763c60_0 .net "X", 0 0, L_0x59799376e980;  1 drivers
v0x597993763d20_0 .net "Y", 0 0, L_0x59799376ebf0;  1 drivers
v0x597993763e30_0 .net "w1", 0 0, L_0x59799376e570;  1 drivers
v0x597993763ef0_0 .net "w2", 0 0, L_0x59799376e6a0;  1 drivers
v0x597993763fb0_0 .net "w3", 0 0, L_0x59799376e760;  1 drivers
S_0x5979937646e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 67, 3 67 0, S_0x597993731aa0;
 .timescale 0 0;
P_0x597993764900 .param/l "i" 0 3 67, +C4<01>;
L_0x597993769230 .functor OR 1, L_0x5979937692d0, L_0x597993769420, C4<0>, C4<0>;
L_0x5979937694c0 .functor OR 1, L_0x5979937695c0, L_0x59799376a7e0, C4<0>, C4<0>;
v0x5979937649c0_0 .net *"_ivl_1", 0 0, L_0x5979937692d0;  1 drivers
v0x597993764aa0_0 .net *"_ivl_2", 0 0, L_0x597993769420;  1 drivers
v0x597993764b80_0 .net *"_ivl_4", 0 0, L_0x5979937695c0;  1 drivers
S_0x597993764c40 .scope generate, "genblk1[2]" "genblk1[2]" 3 67, 3 67 0, S_0x597993731aa0;
 .timescale 0 0;
P_0x597993764e70 .param/l "i" 0 3 67, +C4<010>;
L_0x597993768ed0 .functor OR 1, L_0x597993768f40, L_0x597993769030, C4<0>, C4<0>;
L_0x597993769120 .functor OR 1, L_0x597993769190, L_0x59799376a7e0, C4<0>, C4<0>;
v0x597993764f30_0 .net *"_ivl_1", 0 0, L_0x597993768f40;  1 drivers
v0x597993765010_0 .net *"_ivl_2", 0 0, L_0x597993769030;  1 drivers
v0x5979937650f0_0 .net *"_ivl_4", 0 0, L_0x597993769190;  1 drivers
S_0x5979937651e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 67, 3 67 0, S_0x597993731aa0;
 .timescale 0 0;
P_0x5979937653e0 .param/l "i" 0 3 67, +C4<011>;
L_0x5979937689b0 .functor OR 1, L_0x597993768a80, L_0x597993768ba0, C4<0>, C4<0>;
L_0x597993768c90 .functor OR 1, L_0x597993768d50, L_0x59799376a7e0, C4<0>, C4<0>;
v0x5979937654c0_0 .net *"_ivl_1", 0 0, L_0x597993768a80;  1 drivers
v0x5979937655a0_0 .net *"_ivl_2", 0 0, L_0x597993768ba0;  1 drivers
v0x597993765680_0 .net *"_ivl_4", 0 0, L_0x597993768d50;  1 drivers
S_0x597993765770 .scope generate, "genblk1[4]" "genblk1[4]" 3 67, 3 67 0, S_0x597993731aa0;
 .timescale 0 0;
P_0x5979937659c0 .param/l "i" 0 3 67, +C4<0100>;
L_0x5979937684d0 .functor OR 1, L_0x5979937685d0, L_0x597993768710, C4<0>, C4<0>;
L_0x597993768850 .functor OR 1, L_0x5979937688c0, L_0x59799376a7e0, C4<0>, C4<0>;
v0x597993765aa0_0 .net *"_ivl_1", 0 0, L_0x5979937685d0;  1 drivers
v0x597993765b80_0 .net *"_ivl_2", 0 0, L_0x597993768710;  1 drivers
v0x597993765c60_0 .net *"_ivl_4", 0 0, L_0x5979937688c0;  1 drivers
    .scope S_0x597993738b50;
T_0 ;
    %vpi_call 2 21 "$display", "Test cases for HERLOA Approximate Adder" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x597993768270_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x597993768330_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 24 "$display", "A = %b (%d), B = %b (%d) -> S = %b (%d)", v0x597993768270_0, v0x597993768270_0, v0x597993768330_0, v0x597993768330_0, v0x5979937683d0_0, v0x5979937683d0_0 {0 0 0};
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0x597993768270_0, 0, 16;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0x597993768330_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 27 "$display", "A = %b (%d), B = %b (%d) -> S = %b (%d)", v0x597993768270_0, v0x597993768270_0, v0x597993768330_0, v0x597993768330_0, v0x5979937683d0_0, v0x5979937683d0_0 {0 0 0};
    %pushi/vec4 65280, 0, 16;
    %store/vec4 v0x597993768270_0, 0, 16;
    %pushi/vec4 65280, 0, 16;
    %store/vec4 v0x597993768330_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 30 "$display", "A = %b (%d), B = %b (%d) -> S = %b (%d)", v0x597993768270_0, v0x597993768270_0, v0x597993768330_0, v0x597993768330_0, v0x5979937683d0_0, v0x5979937683d0_0 {0 0 0};
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v0x597993768270_0, 0, 16;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v0x597993768330_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 33 "$display", "A = %b (%d), B = %b (%d) -> S = %b (%d)", v0x597993768270_0, v0x597993768270_0, v0x597993768330_0, v0x597993768330_0, v0x5979937683d0_0, v0x5979937683d0_0 {0 0 0};
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x597993768270_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x597993768330_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 36 "$display", "A = %b (%d), B = %b (%d) -> S = %b (%d)", v0x597993768270_0, v0x597993768270_0, v0x597993768330_0, v0x597993768330_0, v0x5979937683d0_0, v0x5979937683d0_0 {0 0 0};
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x597993768270_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x597993768330_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 39 "$display", "A = %b (%d), B = %b (%d) -> S = %b (%d)", v0x597993768270_0, v0x597993768270_0, v0x597993768330_0, v0x597993768330_0, v0x5979937683d0_0, v0x5979937683d0_0 {0 0 0};
    %pushi/vec4 13107, 0, 16;
    %store/vec4 v0x597993768270_0, 0, 16;
    %pushi/vec4 52428, 0, 16;
    %store/vec4 v0x597993768330_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 42 "$display", "A = %b (%d), B = %b (%d) -> S = %b (%d)", v0x597993768270_0, v0x597993768270_0, v0x597993768330_0, v0x597993768330_0, v0x5979937683d0_0, v0x5979937683d0_0 {0 0 0};
    %pushi/vec4 39321, 0, 16;
    %store/vec4 v0x597993768270_0, 0, 16;
    %pushi/vec4 26214, 0, 16;
    %store/vec4 v0x597993768330_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 45 "$display", "A = %b (%d), B = %b (%d) -> S = %b (%d)", v0x597993768270_0, v0x597993768270_0, v0x597993768330_0, v0x597993768330_0, v0x5979937683d0_0, v0x5979937683d0_0 {0 0 0};
    %pushi/vec4 58254, 0, 16;
    %store/vec4 v0x597993768270_0, 0, 16;
    %pushi/vec4 53665, 0, 16;
    %store/vec4 v0x597993768330_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 48 "$display", "A = %b (%d), B = %b (%d) -> S = %b (%d)", v0x597993768270_0, v0x597993768270_0, v0x597993768330_0, v0x597993768330_0, v0x5979937683d0_0, v0x5979937683d0_0 {0 0 0};
    %pushi/vec4 9252, 0, 16;
    %store/vec4 v0x597993768270_0, 0, 16;
    %pushi/vec4 19018, 0, 16;
    %store/vec4 v0x597993768330_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 51 "$display", "A = %b (%d), B = %b (%d) -> S = %b (%d)", v0x597993768270_0, v0x597993768270_0, v0x597993768330_0, v0x597993768330_0, v0x5979937683d0_0, v0x5979937683d0_0 {0 0 0};
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x597993768270_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x597993768330_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 54 "$display", "A = %b (%d), B = %b (%d) -> S = %b (%d)", v0x597993768270_0, v0x597993768270_0, v0x597993768330_0, v0x597993768330_0, v0x5979937683d0_0, v0x5979937683d0_0 {0 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "HERLOA_RCA_tb.v";
    "HERLOA_RCA.v";
