
SAME70.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002858  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00402858  00402858  00012858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000e1c  20400000  00402860  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000c4  20400e1c  0040367c  00020e1c  2**2
                  ALLOC
  4 .stack        00002000  20400ee0  00403740  00020e1c  2**0
                  ALLOC
  5 .heap         00000200  20402ee0  00405740  00020e1c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020e1c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020e4a  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000c905  00000000  00000000  00020ea3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000018b4  00000000  00000000  0002d7a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00003756  00000000  00000000  0002f05c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000660  00000000  00000000  000327b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000005c0  00000000  00000000  00032e12  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001cbb3  00000000  00000000  000333d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000736b  00000000  00000000  0004ff85  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00089604  00000000  00000000  000572f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001d34  00000000  00000000  000e08f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e0 2e 40 20 01 13 40 00 b1 13 40 00 b1 13 40 00     ..@ ..@...@...@.
  400010:	b1 13 40 00 b1 13 40 00 b1 13 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	b1 13 40 00 b1 13 40 00 00 00 00 00 b1 13 40 00     ..@...@.......@.
  40003c:	b1 13 40 00 b1 13 40 00 b1 13 40 00 b1 13 40 00     ..@...@...@...@.
  40004c:	b1 13 40 00 b1 13 40 00 b1 13 40 00 b1 13 40 00     ..@...@...@...@.
  40005c:	b1 13 40 00 b1 13 40 00 00 00 00 00 75 0a 40 00     ..@...@.....u.@.
  40006c:	8d 0a 40 00 a5 0a 40 00 b1 13 40 00 b1 13 40 00     ..@...@...@...@.
  40007c:	b1 13 40 00 bd 0a 40 00 d5 0a 40 00 b1 13 40 00     ..@...@...@...@.
  40008c:	b1 13 40 00 b1 13 40 00 b1 13 40 00 b1 13 40 00     ..@...@...@...@.
  40009c:	b1 13 40 00 b1 13 40 00 b1 13 40 00 b1 13 40 00     ..@...@...@...@.
  4000ac:	b1 13 40 00 b1 13 40 00 b1 13 40 00 b1 13 40 00     ..@...@...@...@.
  4000bc:	b1 13 40 00 b1 13 40 00 b1 13 40 00 b1 13 40 00     ..@...@...@...@.
  4000cc:	b1 13 40 00 00 00 00 00 b1 13 40 00 00 00 00 00     ..@.......@.....
  4000dc:	b1 13 40 00 b1 13 40 00 b1 13 40 00 b1 13 40 00     ..@...@...@...@.
  4000ec:	b1 13 40 00 b1 13 40 00 b1 13 40 00 b1 13 40 00     ..@...@...@...@.
  4000fc:	b1 13 40 00 b1 13 40 00 b1 13 40 00 b1 13 40 00     ..@...@...@...@.
  40010c:	b1 13 40 00 b1 13 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 b1 13 40 00 b1 13 40 00 b1 13 40 00     ......@...@...@.
  40012c:	b1 13 40 00 b1 13 40 00 00 00 00 00 b1 13 40 00     ..@...@.......@.
  40013c:	b1 13 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400e1c 	.word	0x20400e1c
  40015c:	00000000 	.word	0x00000000
  400160:	00402860 	.word	0x00402860

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00402860 	.word	0x00402860
  4001a0:	20400e20 	.word	0x20400e20
  4001a4:	00402860 	.word	0x00402860
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400bed 	.word	0x00400bed
  40022c:	00400c59 	.word	0x00400c59
  400230:	00400cc9 	.word	0x00400cc9

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	00400c25 	.word	0x00400c25
  4002a0:	00400d41 	.word	0x00400d41

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	00400d5d 	.word	0x00400d5d
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	00400d79 	.word	0x00400d79
  400418:	00400d95 	.word	0x00400d95

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	00401521 	.word	0x00401521
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00400aed 	.word	0x00400aed
  40051c:	00400b69 	.word	0x00400b69
  400520:	004013b9 	.word	0x004013b9
  400524:	00400499 	.word	0x00400499

00400528 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400528:	b480      	push	{r7}
  40052a:	b085      	sub	sp, #20
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400534:	687b      	ldr	r3, [r7, #4]
  400536:	2b00      	cmp	r3, #0
  400538:	d003      	beq.n	400542 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40053a:	68fb      	ldr	r3, [r7, #12]
  40053c:	68ba      	ldr	r2, [r7, #8]
  40053e:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400540:	e002      	b.n	400548 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400542:	68fb      	ldr	r3, [r7, #12]
  400544:	68ba      	ldr	r2, [r7, #8]
  400546:	661a      	str	r2, [r3, #96]	; 0x60
}
  400548:	bf00      	nop
  40054a:	3714      	adds	r7, #20
  40054c:	46bd      	mov	sp, r7
  40054e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400552:	4770      	bx	lr

00400554 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400554:	b480      	push	{r7}
  400556:	b083      	sub	sp, #12
  400558:	af00      	add	r7, sp, #0
  40055a:	6078      	str	r0, [r7, #4]
  40055c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40055e:	687b      	ldr	r3, [r7, #4]
  400560:	683a      	ldr	r2, [r7, #0]
  400562:	631a      	str	r2, [r3, #48]	; 0x30
}
  400564:	bf00      	nop
  400566:	370c      	adds	r7, #12
  400568:	46bd      	mov	sp, r7
  40056a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40056e:	4770      	bx	lr

00400570 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400570:	b480      	push	{r7}
  400572:	b083      	sub	sp, #12
  400574:	af00      	add	r7, sp, #0
  400576:	6078      	str	r0, [r7, #4]
  400578:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40057a:	687b      	ldr	r3, [r7, #4]
  40057c:	683a      	ldr	r2, [r7, #0]
  40057e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400580:	bf00      	nop
  400582:	370c      	adds	r7, #12
  400584:	46bd      	mov	sp, r7
  400586:	f85d 7b04 	ldr.w	r7, [sp], #4
  40058a:	4770      	bx	lr

0040058c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40058c:	b480      	push	{r7}
  40058e:	b087      	sub	sp, #28
  400590:	af00      	add	r7, sp, #0
  400592:	60f8      	str	r0, [r7, #12]
  400594:	60b9      	str	r1, [r7, #8]
  400596:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400598:	68fb      	ldr	r3, [r7, #12]
  40059a:	687a      	ldr	r2, [r7, #4]
  40059c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40059e:	68bb      	ldr	r3, [r7, #8]
  4005a0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005a4:	d04a      	beq.n	40063c <pio_set_peripheral+0xb0>
  4005a6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005aa:	d808      	bhi.n	4005be <pio_set_peripheral+0x32>
  4005ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4005b0:	d016      	beq.n	4005e0 <pio_set_peripheral+0x54>
  4005b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4005b6:	d02c      	beq.n	400612 <pio_set_peripheral+0x86>
  4005b8:	2b00      	cmp	r3, #0
  4005ba:	d069      	beq.n	400690 <pio_set_peripheral+0x104>
  4005bc:	e064      	b.n	400688 <pio_set_peripheral+0xfc>
  4005be:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005c2:	d065      	beq.n	400690 <pio_set_peripheral+0x104>
  4005c4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005c8:	d803      	bhi.n	4005d2 <pio_set_peripheral+0x46>
  4005ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4005ce:	d04a      	beq.n	400666 <pio_set_peripheral+0xda>
  4005d0:	e05a      	b.n	400688 <pio_set_peripheral+0xfc>
  4005d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4005d6:	d05b      	beq.n	400690 <pio_set_peripheral+0x104>
  4005d8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005dc:	d058      	beq.n	400690 <pio_set_peripheral+0x104>
  4005de:	e053      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005e0:	68fb      	ldr	r3, [r7, #12]
  4005e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4005e4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005e6:	68fb      	ldr	r3, [r7, #12]
  4005e8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4005ea:	687b      	ldr	r3, [r7, #4]
  4005ec:	43d9      	mvns	r1, r3
  4005ee:	697b      	ldr	r3, [r7, #20]
  4005f0:	400b      	ands	r3, r1
  4005f2:	401a      	ands	r2, r3
  4005f4:	68fb      	ldr	r3, [r7, #12]
  4005f6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005f8:	68fb      	ldr	r3, [r7, #12]
  4005fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4005fc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4005fe:	68fb      	ldr	r3, [r7, #12]
  400600:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400602:	687b      	ldr	r3, [r7, #4]
  400604:	43d9      	mvns	r1, r3
  400606:	697b      	ldr	r3, [r7, #20]
  400608:	400b      	ands	r3, r1
  40060a:	401a      	ands	r2, r3
  40060c:	68fb      	ldr	r3, [r7, #12]
  40060e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400610:	e03a      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400612:	68fb      	ldr	r3, [r7, #12]
  400614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400616:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400618:	687a      	ldr	r2, [r7, #4]
  40061a:	697b      	ldr	r3, [r7, #20]
  40061c:	431a      	orrs	r2, r3
  40061e:	68fb      	ldr	r3, [r7, #12]
  400620:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400622:	68fb      	ldr	r3, [r7, #12]
  400624:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400626:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400628:	68fb      	ldr	r3, [r7, #12]
  40062a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40062c:	687b      	ldr	r3, [r7, #4]
  40062e:	43d9      	mvns	r1, r3
  400630:	697b      	ldr	r3, [r7, #20]
  400632:	400b      	ands	r3, r1
  400634:	401a      	ands	r2, r3
  400636:	68fb      	ldr	r3, [r7, #12]
  400638:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40063a:	e025      	b.n	400688 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40063c:	68fb      	ldr	r3, [r7, #12]
  40063e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400640:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400642:	68fb      	ldr	r3, [r7, #12]
  400644:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400646:	687b      	ldr	r3, [r7, #4]
  400648:	43d9      	mvns	r1, r3
  40064a:	697b      	ldr	r3, [r7, #20]
  40064c:	400b      	ands	r3, r1
  40064e:	401a      	ands	r2, r3
  400650:	68fb      	ldr	r3, [r7, #12]
  400652:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400654:	68fb      	ldr	r3, [r7, #12]
  400656:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400658:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40065a:	687a      	ldr	r2, [r7, #4]
  40065c:	697b      	ldr	r3, [r7, #20]
  40065e:	431a      	orrs	r2, r3
  400660:	68fb      	ldr	r3, [r7, #12]
  400662:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400664:	e010      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400666:	68fb      	ldr	r3, [r7, #12]
  400668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40066a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40066c:	687a      	ldr	r2, [r7, #4]
  40066e:	697b      	ldr	r3, [r7, #20]
  400670:	431a      	orrs	r2, r3
  400672:	68fb      	ldr	r3, [r7, #12]
  400674:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400676:	68fb      	ldr	r3, [r7, #12]
  400678:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40067a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40067c:	687a      	ldr	r2, [r7, #4]
  40067e:	697b      	ldr	r3, [r7, #20]
  400680:	431a      	orrs	r2, r3
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400686:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400688:	68fb      	ldr	r3, [r7, #12]
  40068a:	687a      	ldr	r2, [r7, #4]
  40068c:	605a      	str	r2, [r3, #4]
  40068e:	e000      	b.n	400692 <pio_set_peripheral+0x106>
		return;
  400690:	bf00      	nop
}
  400692:	371c      	adds	r7, #28
  400694:	46bd      	mov	sp, r7
  400696:	f85d 7b04 	ldr.w	r7, [sp], #4
  40069a:	4770      	bx	lr

0040069c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40069c:	b580      	push	{r7, lr}
  40069e:	b084      	sub	sp, #16
  4006a0:	af00      	add	r7, sp, #0
  4006a2:	60f8      	str	r0, [r7, #12]
  4006a4:	60b9      	str	r1, [r7, #8]
  4006a6:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4006a8:	68b9      	ldr	r1, [r7, #8]
  4006aa:	68f8      	ldr	r0, [r7, #12]
  4006ac:	4b19      	ldr	r3, [pc, #100]	; (400714 <pio_set_input+0x78>)
  4006ae:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4006b0:	687b      	ldr	r3, [r7, #4]
  4006b2:	f003 0301 	and.w	r3, r3, #1
  4006b6:	461a      	mov	r2, r3
  4006b8:	68b9      	ldr	r1, [r7, #8]
  4006ba:	68f8      	ldr	r0, [r7, #12]
  4006bc:	4b16      	ldr	r3, [pc, #88]	; (400718 <pio_set_input+0x7c>)
  4006be:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4006c0:	687b      	ldr	r3, [r7, #4]
  4006c2:	f003 030a 	and.w	r3, r3, #10
  4006c6:	2b00      	cmp	r3, #0
  4006c8:	d003      	beq.n	4006d2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4006ca:	68fb      	ldr	r3, [r7, #12]
  4006cc:	68ba      	ldr	r2, [r7, #8]
  4006ce:	621a      	str	r2, [r3, #32]
  4006d0:	e002      	b.n	4006d8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	68ba      	ldr	r2, [r7, #8]
  4006d6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4006d8:	687b      	ldr	r3, [r7, #4]
  4006da:	f003 0302 	and.w	r3, r3, #2
  4006de:	2b00      	cmp	r3, #0
  4006e0:	d004      	beq.n	4006ec <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4006e2:	68fb      	ldr	r3, [r7, #12]
  4006e4:	68ba      	ldr	r2, [r7, #8]
  4006e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4006ea:	e008      	b.n	4006fe <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4006ec:	687b      	ldr	r3, [r7, #4]
  4006ee:	f003 0308 	and.w	r3, r3, #8
  4006f2:	2b00      	cmp	r3, #0
  4006f4:	d003      	beq.n	4006fe <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4006f6:	68fb      	ldr	r3, [r7, #12]
  4006f8:	68ba      	ldr	r2, [r7, #8]
  4006fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4006fe:	68fb      	ldr	r3, [r7, #12]
  400700:	68ba      	ldr	r2, [r7, #8]
  400702:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400704:	68fb      	ldr	r3, [r7, #12]
  400706:	68ba      	ldr	r2, [r7, #8]
  400708:	601a      	str	r2, [r3, #0]
}
  40070a:	bf00      	nop
  40070c:	3710      	adds	r7, #16
  40070e:	46bd      	mov	sp, r7
  400710:	bd80      	pop	{r7, pc}
  400712:	bf00      	nop
  400714:	004008d5 	.word	0x004008d5
  400718:	00400529 	.word	0x00400529

0040071c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40071c:	b580      	push	{r7, lr}
  40071e:	b084      	sub	sp, #16
  400720:	af00      	add	r7, sp, #0
  400722:	60f8      	str	r0, [r7, #12]
  400724:	60b9      	str	r1, [r7, #8]
  400726:	607a      	str	r2, [r7, #4]
  400728:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40072a:	68b9      	ldr	r1, [r7, #8]
  40072c:	68f8      	ldr	r0, [r7, #12]
  40072e:	4b12      	ldr	r3, [pc, #72]	; (400778 <pio_set_output+0x5c>)
  400730:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400732:	69ba      	ldr	r2, [r7, #24]
  400734:	68b9      	ldr	r1, [r7, #8]
  400736:	68f8      	ldr	r0, [r7, #12]
  400738:	4b10      	ldr	r3, [pc, #64]	; (40077c <pio_set_output+0x60>)
  40073a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40073c:	683b      	ldr	r3, [r7, #0]
  40073e:	2b00      	cmp	r3, #0
  400740:	d003      	beq.n	40074a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400742:	68fb      	ldr	r3, [r7, #12]
  400744:	68ba      	ldr	r2, [r7, #8]
  400746:	651a      	str	r2, [r3, #80]	; 0x50
  400748:	e002      	b.n	400750 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40074a:	68fb      	ldr	r3, [r7, #12]
  40074c:	68ba      	ldr	r2, [r7, #8]
  40074e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400750:	687b      	ldr	r3, [r7, #4]
  400752:	2b00      	cmp	r3, #0
  400754:	d003      	beq.n	40075e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400756:	68fb      	ldr	r3, [r7, #12]
  400758:	68ba      	ldr	r2, [r7, #8]
  40075a:	631a      	str	r2, [r3, #48]	; 0x30
  40075c:	e002      	b.n	400764 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40075e:	68fb      	ldr	r3, [r7, #12]
  400760:	68ba      	ldr	r2, [r7, #8]
  400762:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400764:	68fb      	ldr	r3, [r7, #12]
  400766:	68ba      	ldr	r2, [r7, #8]
  400768:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40076a:	68fb      	ldr	r3, [r7, #12]
  40076c:	68ba      	ldr	r2, [r7, #8]
  40076e:	601a      	str	r2, [r3, #0]
}
  400770:	bf00      	nop
  400772:	3710      	adds	r7, #16
  400774:	46bd      	mov	sp, r7
  400776:	bd80      	pop	{r7, pc}
  400778:	004008d5 	.word	0x004008d5
  40077c:	00400529 	.word	0x00400529

00400780 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  400780:	b590      	push	{r4, r7, lr}
  400782:	b087      	sub	sp, #28
  400784:	af02      	add	r7, sp, #8
  400786:	60f8      	str	r0, [r7, #12]
  400788:	60b9      	str	r1, [r7, #8]
  40078a:	607a      	str	r2, [r7, #4]
  40078c:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  40078e:	68bb      	ldr	r3, [r7, #8]
  400790:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400794:	d016      	beq.n	4007c4 <pio_configure+0x44>
  400796:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40079a:	d809      	bhi.n	4007b0 <pio_configure+0x30>
  40079c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4007a0:	d010      	beq.n	4007c4 <pio_configure+0x44>
  4007a2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4007a6:	d00d      	beq.n	4007c4 <pio_configure+0x44>
  4007a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4007ac:	d00a      	beq.n	4007c4 <pio_configure+0x44>
  4007ae:	e03d      	b.n	40082c <pio_configure+0xac>
  4007b0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4007b4:	d01a      	beq.n	4007ec <pio_configure+0x6c>
  4007b6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4007ba:	d017      	beq.n	4007ec <pio_configure+0x6c>
  4007bc:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4007c0:	d00e      	beq.n	4007e0 <pio_configure+0x60>
  4007c2:	e033      	b.n	40082c <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4007c4:	687a      	ldr	r2, [r7, #4]
  4007c6:	68b9      	ldr	r1, [r7, #8]
  4007c8:	68f8      	ldr	r0, [r7, #12]
  4007ca:	4b1c      	ldr	r3, [pc, #112]	; (40083c <pio_configure+0xbc>)
  4007cc:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  4007ce:	683b      	ldr	r3, [r7, #0]
  4007d0:	f003 0301 	and.w	r3, r3, #1
  4007d4:	461a      	mov	r2, r3
  4007d6:	6879      	ldr	r1, [r7, #4]
  4007d8:	68f8      	ldr	r0, [r7, #12]
  4007da:	4b19      	ldr	r3, [pc, #100]	; (400840 <pio_configure+0xc0>)
  4007dc:	4798      	blx	r3
		break;
  4007de:	e027      	b.n	400830 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4007e0:	683a      	ldr	r2, [r7, #0]
  4007e2:	6879      	ldr	r1, [r7, #4]
  4007e4:	68f8      	ldr	r0, [r7, #12]
  4007e6:	4b17      	ldr	r3, [pc, #92]	; (400844 <pio_configure+0xc4>)
  4007e8:	4798      	blx	r3
		break;
  4007ea:	e021      	b.n	400830 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4007ec:	68bb      	ldr	r3, [r7, #8]
  4007ee:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4007f2:	bf0c      	ite	eq
  4007f4:	2301      	moveq	r3, #1
  4007f6:	2300      	movne	r3, #0
  4007f8:	b2db      	uxtb	r3, r3
  4007fa:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  4007fc:	683b      	ldr	r3, [r7, #0]
  4007fe:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400802:	2b00      	cmp	r3, #0
  400804:	bf14      	ite	ne
  400806:	2301      	movne	r3, #1
  400808:	2300      	moveq	r3, #0
  40080a:	b2db      	uxtb	r3, r3
  40080c:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  40080e:	683b      	ldr	r3, [r7, #0]
  400810:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400814:	2b00      	cmp	r3, #0
  400816:	bf14      	ite	ne
  400818:	2301      	movne	r3, #1
  40081a:	2300      	moveq	r3, #0
  40081c:	b2db      	uxtb	r3, r3
  40081e:	9300      	str	r3, [sp, #0]
  400820:	460b      	mov	r3, r1
  400822:	6879      	ldr	r1, [r7, #4]
  400824:	68f8      	ldr	r0, [r7, #12]
  400826:	4c08      	ldr	r4, [pc, #32]	; (400848 <pio_configure+0xc8>)
  400828:	47a0      	blx	r4
		break;
  40082a:	e001      	b.n	400830 <pio_configure+0xb0>

	default:
		return 0;
  40082c:	2300      	movs	r3, #0
  40082e:	e000      	b.n	400832 <pio_configure+0xb2>
	}

	return 1;
  400830:	2301      	movs	r3, #1
}
  400832:	4618      	mov	r0, r3
  400834:	3714      	adds	r7, #20
  400836:	46bd      	mov	sp, r7
  400838:	bd90      	pop	{r4, r7, pc}
  40083a:	bf00      	nop
  40083c:	0040058d 	.word	0x0040058d
  400840:	00400529 	.word	0x00400529
  400844:	0040069d 	.word	0x0040069d
  400848:	0040071d 	.word	0x0040071d

0040084c <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  40084c:	b480      	push	{r7}
  40084e:	b085      	sub	sp, #20
  400850:	af00      	add	r7, sp, #0
  400852:	60f8      	str	r0, [r7, #12]
  400854:	60b9      	str	r1, [r7, #8]
  400856:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400858:	687b      	ldr	r3, [r7, #4]
  40085a:	f003 0310 	and.w	r3, r3, #16
  40085e:	2b00      	cmp	r3, #0
  400860:	d020      	beq.n	4008a4 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400862:	68fb      	ldr	r3, [r7, #12]
  400864:	68ba      	ldr	r2, [r7, #8]
  400866:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40086a:	687b      	ldr	r3, [r7, #4]
  40086c:	f003 0320 	and.w	r3, r3, #32
  400870:	2b00      	cmp	r3, #0
  400872:	d004      	beq.n	40087e <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400874:	68fb      	ldr	r3, [r7, #12]
  400876:	68ba      	ldr	r2, [r7, #8]
  400878:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40087c:	e003      	b.n	400886 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40087e:	68fb      	ldr	r3, [r7, #12]
  400880:	68ba      	ldr	r2, [r7, #8]
  400882:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400886:	687b      	ldr	r3, [r7, #4]
  400888:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40088c:	2b00      	cmp	r3, #0
  40088e:	d004      	beq.n	40089a <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400890:	68fb      	ldr	r3, [r7, #12]
  400892:	68ba      	ldr	r2, [r7, #8]
  400894:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  400898:	e008      	b.n	4008ac <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  40089a:	68fb      	ldr	r3, [r7, #12]
  40089c:	68ba      	ldr	r2, [r7, #8]
  40089e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4008a2:	e003      	b.n	4008ac <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  4008a4:	68fb      	ldr	r3, [r7, #12]
  4008a6:	68ba      	ldr	r2, [r7, #8]
  4008a8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  4008ac:	bf00      	nop
  4008ae:	3714      	adds	r7, #20
  4008b0:	46bd      	mov	sp, r7
  4008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008b6:	4770      	bx	lr

004008b8 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4008b8:	b480      	push	{r7}
  4008ba:	b083      	sub	sp, #12
  4008bc:	af00      	add	r7, sp, #0
  4008be:	6078      	str	r0, [r7, #4]
  4008c0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4008c2:	687b      	ldr	r3, [r7, #4]
  4008c4:	683a      	ldr	r2, [r7, #0]
  4008c6:	641a      	str	r2, [r3, #64]	; 0x40
}
  4008c8:	bf00      	nop
  4008ca:	370c      	adds	r7, #12
  4008cc:	46bd      	mov	sp, r7
  4008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008d2:	4770      	bx	lr

004008d4 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4008d4:	b480      	push	{r7}
  4008d6:	b083      	sub	sp, #12
  4008d8:	af00      	add	r7, sp, #0
  4008da:	6078      	str	r0, [r7, #4]
  4008dc:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4008de:	687b      	ldr	r3, [r7, #4]
  4008e0:	683a      	ldr	r2, [r7, #0]
  4008e2:	645a      	str	r2, [r3, #68]	; 0x44
}
  4008e4:	bf00      	nop
  4008e6:	370c      	adds	r7, #12
  4008e8:	46bd      	mov	sp, r7
  4008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008ee:	4770      	bx	lr

004008f0 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4008f0:	b480      	push	{r7}
  4008f2:	b083      	sub	sp, #12
  4008f4:	af00      	add	r7, sp, #0
  4008f6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4008f8:	687b      	ldr	r3, [r7, #4]
  4008fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4008fc:	4618      	mov	r0, r3
  4008fe:	370c      	adds	r7, #12
  400900:	46bd      	mov	sp, r7
  400902:	f85d 7b04 	ldr.w	r7, [sp], #4
  400906:	4770      	bx	lr

00400908 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400908:	b480      	push	{r7}
  40090a:	b083      	sub	sp, #12
  40090c:	af00      	add	r7, sp, #0
  40090e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400910:	687b      	ldr	r3, [r7, #4]
  400912:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400914:	4618      	mov	r0, r3
  400916:	370c      	adds	r7, #12
  400918:	46bd      	mov	sp, r7
  40091a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40091e:	4770      	bx	lr

00400920 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400920:	b580      	push	{r7, lr}
  400922:	b084      	sub	sp, #16
  400924:	af00      	add	r7, sp, #0
  400926:	6078      	str	r0, [r7, #4]
  400928:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40092a:	6878      	ldr	r0, [r7, #4]
  40092c:	4b26      	ldr	r3, [pc, #152]	; (4009c8 <pio_handler_process+0xa8>)
  40092e:	4798      	blx	r3
  400930:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400932:	6878      	ldr	r0, [r7, #4]
  400934:	4b25      	ldr	r3, [pc, #148]	; (4009cc <pio_handler_process+0xac>)
  400936:	4798      	blx	r3
  400938:	4602      	mov	r2, r0
  40093a:	68fb      	ldr	r3, [r7, #12]
  40093c:	4013      	ands	r3, r2
  40093e:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400940:	68fb      	ldr	r3, [r7, #12]
  400942:	2b00      	cmp	r3, #0
  400944:	d03c      	beq.n	4009c0 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400946:	2300      	movs	r3, #0
  400948:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40094a:	e034      	b.n	4009b6 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40094c:	4a20      	ldr	r2, [pc, #128]	; (4009d0 <pio_handler_process+0xb0>)
  40094e:	68bb      	ldr	r3, [r7, #8]
  400950:	011b      	lsls	r3, r3, #4
  400952:	4413      	add	r3, r2
  400954:	681a      	ldr	r2, [r3, #0]
  400956:	683b      	ldr	r3, [r7, #0]
  400958:	429a      	cmp	r2, r3
  40095a:	d126      	bne.n	4009aa <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40095c:	4a1c      	ldr	r2, [pc, #112]	; (4009d0 <pio_handler_process+0xb0>)
  40095e:	68bb      	ldr	r3, [r7, #8]
  400960:	011b      	lsls	r3, r3, #4
  400962:	4413      	add	r3, r2
  400964:	3304      	adds	r3, #4
  400966:	681a      	ldr	r2, [r3, #0]
  400968:	68fb      	ldr	r3, [r7, #12]
  40096a:	4013      	ands	r3, r2
  40096c:	2b00      	cmp	r3, #0
  40096e:	d01c      	beq.n	4009aa <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400970:	4a17      	ldr	r2, [pc, #92]	; (4009d0 <pio_handler_process+0xb0>)
  400972:	68bb      	ldr	r3, [r7, #8]
  400974:	011b      	lsls	r3, r3, #4
  400976:	4413      	add	r3, r2
  400978:	330c      	adds	r3, #12
  40097a:	681b      	ldr	r3, [r3, #0]
  40097c:	4914      	ldr	r1, [pc, #80]	; (4009d0 <pio_handler_process+0xb0>)
  40097e:	68ba      	ldr	r2, [r7, #8]
  400980:	0112      	lsls	r2, r2, #4
  400982:	440a      	add	r2, r1
  400984:	6810      	ldr	r0, [r2, #0]
  400986:	4912      	ldr	r1, [pc, #72]	; (4009d0 <pio_handler_process+0xb0>)
  400988:	68ba      	ldr	r2, [r7, #8]
  40098a:	0112      	lsls	r2, r2, #4
  40098c:	440a      	add	r2, r1
  40098e:	3204      	adds	r2, #4
  400990:	6812      	ldr	r2, [r2, #0]
  400992:	4611      	mov	r1, r2
  400994:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400996:	4a0e      	ldr	r2, [pc, #56]	; (4009d0 <pio_handler_process+0xb0>)
  400998:	68bb      	ldr	r3, [r7, #8]
  40099a:	011b      	lsls	r3, r3, #4
  40099c:	4413      	add	r3, r2
  40099e:	3304      	adds	r3, #4
  4009a0:	681b      	ldr	r3, [r3, #0]
  4009a2:	43db      	mvns	r3, r3
  4009a4:	68fa      	ldr	r2, [r7, #12]
  4009a6:	4013      	ands	r3, r2
  4009a8:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4009aa:	68bb      	ldr	r3, [r7, #8]
  4009ac:	3301      	adds	r3, #1
  4009ae:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4009b0:	68bb      	ldr	r3, [r7, #8]
  4009b2:	2b06      	cmp	r3, #6
  4009b4:	d803      	bhi.n	4009be <pio_handler_process+0x9e>
		while (status != 0) {
  4009b6:	68fb      	ldr	r3, [r7, #12]
  4009b8:	2b00      	cmp	r3, #0
  4009ba:	d1c7      	bne.n	40094c <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4009bc:	e000      	b.n	4009c0 <pio_handler_process+0xa0>
				break;
  4009be:	bf00      	nop
}
  4009c0:	bf00      	nop
  4009c2:	3710      	adds	r7, #16
  4009c4:	46bd      	mov	sp, r7
  4009c6:	bd80      	pop	{r7, pc}
  4009c8:	004008f1 	.word	0x004008f1
  4009cc:	00400909 	.word	0x00400909
  4009d0:	20400e38 	.word	0x20400e38

004009d4 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4009d4:	b580      	push	{r7, lr}
  4009d6:	b086      	sub	sp, #24
  4009d8:	af00      	add	r7, sp, #0
  4009da:	60f8      	str	r0, [r7, #12]
  4009dc:	60b9      	str	r1, [r7, #8]
  4009de:	607a      	str	r2, [r7, #4]
  4009e0:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4009e2:	4b21      	ldr	r3, [pc, #132]	; (400a68 <pio_handler_set+0x94>)
  4009e4:	681b      	ldr	r3, [r3, #0]
  4009e6:	2b06      	cmp	r3, #6
  4009e8:	d901      	bls.n	4009ee <pio_handler_set+0x1a>
		return 1;
  4009ea:	2301      	movs	r3, #1
  4009ec:	e038      	b.n	400a60 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4009ee:	2300      	movs	r3, #0
  4009f0:	75fb      	strb	r3, [r7, #23]
  4009f2:	e011      	b.n	400a18 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  4009f4:	7dfb      	ldrb	r3, [r7, #23]
  4009f6:	011b      	lsls	r3, r3, #4
  4009f8:	4a1c      	ldr	r2, [pc, #112]	; (400a6c <pio_handler_set+0x98>)
  4009fa:	4413      	add	r3, r2
  4009fc:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4009fe:	693b      	ldr	r3, [r7, #16]
  400a00:	681a      	ldr	r2, [r3, #0]
  400a02:	68bb      	ldr	r3, [r7, #8]
  400a04:	429a      	cmp	r2, r3
  400a06:	d104      	bne.n	400a12 <pio_handler_set+0x3e>
  400a08:	693b      	ldr	r3, [r7, #16]
  400a0a:	685a      	ldr	r2, [r3, #4]
  400a0c:	687b      	ldr	r3, [r7, #4]
  400a0e:	429a      	cmp	r2, r3
  400a10:	d008      	beq.n	400a24 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400a12:	7dfb      	ldrb	r3, [r7, #23]
  400a14:	3301      	adds	r3, #1
  400a16:	75fb      	strb	r3, [r7, #23]
  400a18:	7dfa      	ldrb	r2, [r7, #23]
  400a1a:	4b13      	ldr	r3, [pc, #76]	; (400a68 <pio_handler_set+0x94>)
  400a1c:	681b      	ldr	r3, [r3, #0]
  400a1e:	429a      	cmp	r2, r3
  400a20:	d9e8      	bls.n	4009f4 <pio_handler_set+0x20>
  400a22:	e000      	b.n	400a26 <pio_handler_set+0x52>
			break;
  400a24:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400a26:	693b      	ldr	r3, [r7, #16]
  400a28:	68ba      	ldr	r2, [r7, #8]
  400a2a:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400a2c:	693b      	ldr	r3, [r7, #16]
  400a2e:	687a      	ldr	r2, [r7, #4]
  400a30:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400a32:	693b      	ldr	r3, [r7, #16]
  400a34:	683a      	ldr	r2, [r7, #0]
  400a36:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400a38:	693b      	ldr	r3, [r7, #16]
  400a3a:	6a3a      	ldr	r2, [r7, #32]
  400a3c:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400a3e:	7dfa      	ldrb	r2, [r7, #23]
  400a40:	4b09      	ldr	r3, [pc, #36]	; (400a68 <pio_handler_set+0x94>)
  400a42:	681b      	ldr	r3, [r3, #0]
  400a44:	3301      	adds	r3, #1
  400a46:	429a      	cmp	r2, r3
  400a48:	d104      	bne.n	400a54 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400a4a:	4b07      	ldr	r3, [pc, #28]	; (400a68 <pio_handler_set+0x94>)
  400a4c:	681b      	ldr	r3, [r3, #0]
  400a4e:	3301      	adds	r3, #1
  400a50:	4a05      	ldr	r2, [pc, #20]	; (400a68 <pio_handler_set+0x94>)
  400a52:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400a54:	683a      	ldr	r2, [r7, #0]
  400a56:	6879      	ldr	r1, [r7, #4]
  400a58:	68f8      	ldr	r0, [r7, #12]
  400a5a:	4b05      	ldr	r3, [pc, #20]	; (400a70 <pio_handler_set+0x9c>)
  400a5c:	4798      	blx	r3

	return 0;
  400a5e:	2300      	movs	r3, #0
}
  400a60:	4618      	mov	r0, r3
  400a62:	3718      	adds	r7, #24
  400a64:	46bd      	mov	sp, r7
  400a66:	bd80      	pop	{r7, pc}
  400a68:	20400ea8 	.word	0x20400ea8
  400a6c:	20400e38 	.word	0x20400e38
  400a70:	0040084d 	.word	0x0040084d

00400a74 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400a74:	b580      	push	{r7, lr}
  400a76:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400a78:	210a      	movs	r1, #10
  400a7a:	4802      	ldr	r0, [pc, #8]	; (400a84 <PIOA_Handler+0x10>)
  400a7c:	4b02      	ldr	r3, [pc, #8]	; (400a88 <PIOA_Handler+0x14>)
  400a7e:	4798      	blx	r3
}
  400a80:	bf00      	nop
  400a82:	bd80      	pop	{r7, pc}
  400a84:	400e0e00 	.word	0x400e0e00
  400a88:	00400921 	.word	0x00400921

00400a8c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400a8c:	b580      	push	{r7, lr}
  400a8e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400a90:	210b      	movs	r1, #11
  400a92:	4802      	ldr	r0, [pc, #8]	; (400a9c <PIOB_Handler+0x10>)
  400a94:	4b02      	ldr	r3, [pc, #8]	; (400aa0 <PIOB_Handler+0x14>)
  400a96:	4798      	blx	r3
}
  400a98:	bf00      	nop
  400a9a:	bd80      	pop	{r7, pc}
  400a9c:	400e1000 	.word	0x400e1000
  400aa0:	00400921 	.word	0x00400921

00400aa4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400aa4:	b580      	push	{r7, lr}
  400aa6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400aa8:	210c      	movs	r1, #12
  400aaa:	4802      	ldr	r0, [pc, #8]	; (400ab4 <PIOC_Handler+0x10>)
  400aac:	4b02      	ldr	r3, [pc, #8]	; (400ab8 <PIOC_Handler+0x14>)
  400aae:	4798      	blx	r3
}
  400ab0:	bf00      	nop
  400ab2:	bd80      	pop	{r7, pc}
  400ab4:	400e1200 	.word	0x400e1200
  400ab8:	00400921 	.word	0x00400921

00400abc <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400abc:	b580      	push	{r7, lr}
  400abe:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400ac0:	2110      	movs	r1, #16
  400ac2:	4802      	ldr	r0, [pc, #8]	; (400acc <PIOD_Handler+0x10>)
  400ac4:	4b02      	ldr	r3, [pc, #8]	; (400ad0 <PIOD_Handler+0x14>)
  400ac6:	4798      	blx	r3
}
  400ac8:	bf00      	nop
  400aca:	bd80      	pop	{r7, pc}
  400acc:	400e1400 	.word	0x400e1400
  400ad0:	00400921 	.word	0x00400921

00400ad4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400ad4:	b580      	push	{r7, lr}
  400ad6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400ad8:	2111      	movs	r1, #17
  400ada:	4802      	ldr	r0, [pc, #8]	; (400ae4 <PIOE_Handler+0x10>)
  400adc:	4b02      	ldr	r3, [pc, #8]	; (400ae8 <PIOE_Handler+0x14>)
  400ade:	4798      	blx	r3
}
  400ae0:	bf00      	nop
  400ae2:	bd80      	pop	{r7, pc}
  400ae4:	400e1600 	.word	0x400e1600
  400ae8:	00400921 	.word	0x00400921

00400aec <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400aec:	b480      	push	{r7}
  400aee:	b083      	sub	sp, #12
  400af0:	af00      	add	r7, sp, #0
  400af2:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400af4:	687b      	ldr	r3, [r7, #4]
  400af6:	3b01      	subs	r3, #1
  400af8:	2b03      	cmp	r3, #3
  400afa:	d81a      	bhi.n	400b32 <pmc_mck_set_division+0x46>
  400afc:	a201      	add	r2, pc, #4	; (adr r2, 400b04 <pmc_mck_set_division+0x18>)
  400afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400b02:	bf00      	nop
  400b04:	00400b15 	.word	0x00400b15
  400b08:	00400b1b 	.word	0x00400b1b
  400b0c:	00400b23 	.word	0x00400b23
  400b10:	00400b2b 	.word	0x00400b2b
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b14:	2300      	movs	r3, #0
  400b16:	607b      	str	r3, [r7, #4]
			break;
  400b18:	e00e      	b.n	400b38 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400b1a:	f44f 7380 	mov.w	r3, #256	; 0x100
  400b1e:	607b      	str	r3, [r7, #4]
			break;
  400b20:	e00a      	b.n	400b38 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400b22:	f44f 7340 	mov.w	r3, #768	; 0x300
  400b26:	607b      	str	r3, [r7, #4]
			break;
  400b28:	e006      	b.n	400b38 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400b2a:	f44f 7300 	mov.w	r3, #512	; 0x200
  400b2e:	607b      	str	r3, [r7, #4]
			break;
  400b30:	e002      	b.n	400b38 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b32:	2300      	movs	r3, #0
  400b34:	607b      	str	r3, [r7, #4]
			break;
  400b36:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400b38:	490a      	ldr	r1, [pc, #40]	; (400b64 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400b3a:	4b0a      	ldr	r3, [pc, #40]	; (400b64 <pmc_mck_set_division+0x78>)
  400b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b3e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400b42:	687b      	ldr	r3, [r7, #4]
  400b44:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  400b46:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400b48:	bf00      	nop
  400b4a:	4b06      	ldr	r3, [pc, #24]	; (400b64 <pmc_mck_set_division+0x78>)
  400b4c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b4e:	f003 0308 	and.w	r3, r3, #8
  400b52:	2b00      	cmp	r3, #0
  400b54:	d0f9      	beq.n	400b4a <pmc_mck_set_division+0x5e>
}
  400b56:	bf00      	nop
  400b58:	370c      	adds	r7, #12
  400b5a:	46bd      	mov	sp, r7
  400b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b60:	4770      	bx	lr
  400b62:	bf00      	nop
  400b64:	400e0600 	.word	0x400e0600

00400b68 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400b68:	b480      	push	{r7}
  400b6a:	b085      	sub	sp, #20
  400b6c:	af00      	add	r7, sp, #0
  400b6e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400b70:	491d      	ldr	r1, [pc, #116]	; (400be8 <pmc_switch_mck_to_pllack+0x80>)
  400b72:	4b1d      	ldr	r3, [pc, #116]	; (400be8 <pmc_switch_mck_to_pllack+0x80>)
  400b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b76:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400b7a:	687b      	ldr	r3, [r7, #4]
  400b7c:	4313      	orrs	r3, r2
  400b7e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b84:	60fb      	str	r3, [r7, #12]
  400b86:	e007      	b.n	400b98 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b88:	68fb      	ldr	r3, [r7, #12]
  400b8a:	2b00      	cmp	r3, #0
  400b8c:	d101      	bne.n	400b92 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400b8e:	2301      	movs	r3, #1
  400b90:	e023      	b.n	400bda <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400b92:	68fb      	ldr	r3, [r7, #12]
  400b94:	3b01      	subs	r3, #1
  400b96:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b98:	4b13      	ldr	r3, [pc, #76]	; (400be8 <pmc_switch_mck_to_pllack+0x80>)
  400b9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b9c:	f003 0308 	and.w	r3, r3, #8
  400ba0:	2b00      	cmp	r3, #0
  400ba2:	d0f1      	beq.n	400b88 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400ba4:	4a10      	ldr	r2, [pc, #64]	; (400be8 <pmc_switch_mck_to_pllack+0x80>)
  400ba6:	4b10      	ldr	r3, [pc, #64]	; (400be8 <pmc_switch_mck_to_pllack+0x80>)
  400ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400baa:	f023 0303 	bic.w	r3, r3, #3
  400bae:	f043 0302 	orr.w	r3, r3, #2
  400bb2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400bb8:	60fb      	str	r3, [r7, #12]
  400bba:	e007      	b.n	400bcc <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400bbc:	68fb      	ldr	r3, [r7, #12]
  400bbe:	2b00      	cmp	r3, #0
  400bc0:	d101      	bne.n	400bc6 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400bc2:	2301      	movs	r3, #1
  400bc4:	e009      	b.n	400bda <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400bc6:	68fb      	ldr	r3, [r7, #12]
  400bc8:	3b01      	subs	r3, #1
  400bca:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bcc:	4b06      	ldr	r3, [pc, #24]	; (400be8 <pmc_switch_mck_to_pllack+0x80>)
  400bce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bd0:	f003 0308 	and.w	r3, r3, #8
  400bd4:	2b00      	cmp	r3, #0
  400bd6:	d0f1      	beq.n	400bbc <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400bd8:	2300      	movs	r3, #0
}
  400bda:	4618      	mov	r0, r3
  400bdc:	3714      	adds	r7, #20
  400bde:	46bd      	mov	sp, r7
  400be0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400be4:	4770      	bx	lr
  400be6:	bf00      	nop
  400be8:	400e0600 	.word	0x400e0600

00400bec <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400bec:	b480      	push	{r7}
  400bee:	b083      	sub	sp, #12
  400bf0:	af00      	add	r7, sp, #0
  400bf2:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400bf4:	687b      	ldr	r3, [r7, #4]
  400bf6:	2b01      	cmp	r3, #1
  400bf8:	d105      	bne.n	400c06 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400bfa:	4907      	ldr	r1, [pc, #28]	; (400c18 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400bfc:	4b06      	ldr	r3, [pc, #24]	; (400c18 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400bfe:	689a      	ldr	r2, [r3, #8]
  400c00:	4b06      	ldr	r3, [pc, #24]	; (400c1c <pmc_switch_sclk_to_32kxtal+0x30>)
  400c02:	4313      	orrs	r3, r2
  400c04:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400c06:	4b04      	ldr	r3, [pc, #16]	; (400c18 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c08:	4a05      	ldr	r2, [pc, #20]	; (400c20 <pmc_switch_sclk_to_32kxtal+0x34>)
  400c0a:	601a      	str	r2, [r3, #0]
}
  400c0c:	bf00      	nop
  400c0e:	370c      	adds	r7, #12
  400c10:	46bd      	mov	sp, r7
  400c12:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c16:	4770      	bx	lr
  400c18:	400e1810 	.word	0x400e1810
  400c1c:	a5100000 	.word	0xa5100000
  400c20:	a5000008 	.word	0xa5000008

00400c24 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400c24:	b480      	push	{r7}
  400c26:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400c28:	4b09      	ldr	r3, [pc, #36]	; (400c50 <pmc_osc_is_ready_32kxtal+0x2c>)
  400c2a:	695b      	ldr	r3, [r3, #20]
  400c2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400c30:	2b00      	cmp	r3, #0
  400c32:	d007      	beq.n	400c44 <pmc_osc_is_ready_32kxtal+0x20>
  400c34:	4b07      	ldr	r3, [pc, #28]	; (400c54 <pmc_osc_is_ready_32kxtal+0x30>)
  400c36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c38:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400c3c:	2b00      	cmp	r3, #0
  400c3e:	d001      	beq.n	400c44 <pmc_osc_is_ready_32kxtal+0x20>
  400c40:	2301      	movs	r3, #1
  400c42:	e000      	b.n	400c46 <pmc_osc_is_ready_32kxtal+0x22>
  400c44:	2300      	movs	r3, #0
}
  400c46:	4618      	mov	r0, r3
  400c48:	46bd      	mov	sp, r7
  400c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c4e:	4770      	bx	lr
  400c50:	400e1810 	.word	0x400e1810
  400c54:	400e0600 	.word	0x400e0600

00400c58 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400c58:	b480      	push	{r7}
  400c5a:	b083      	sub	sp, #12
  400c5c:	af00      	add	r7, sp, #0
  400c5e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400c60:	4915      	ldr	r1, [pc, #84]	; (400cb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400c62:	4b15      	ldr	r3, [pc, #84]	; (400cb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400c64:	6a1a      	ldr	r2, [r3, #32]
  400c66:	4b15      	ldr	r3, [pc, #84]	; (400cbc <pmc_switch_mainck_to_fastrc+0x64>)
  400c68:	4313      	orrs	r3, r2
  400c6a:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400c6c:	bf00      	nop
  400c6e:	4b12      	ldr	r3, [pc, #72]	; (400cb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400c70:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400c76:	2b00      	cmp	r3, #0
  400c78:	d0f9      	beq.n	400c6e <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400c7a:	490f      	ldr	r1, [pc, #60]	; (400cb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400c7c:	4b0e      	ldr	r3, [pc, #56]	; (400cb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400c7e:	6a1a      	ldr	r2, [r3, #32]
  400c80:	4b0f      	ldr	r3, [pc, #60]	; (400cc0 <pmc_switch_mainck_to_fastrc+0x68>)
  400c82:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400c84:	687a      	ldr	r2, [r7, #4]
  400c86:	4313      	orrs	r3, r2
  400c88:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400c8c:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400c8e:	bf00      	nop
  400c90:	4b09      	ldr	r3, [pc, #36]	; (400cb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400c92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400c98:	2b00      	cmp	r3, #0
  400c9a:	d0f9      	beq.n	400c90 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400c9c:	4906      	ldr	r1, [pc, #24]	; (400cb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400c9e:	4b06      	ldr	r3, [pc, #24]	; (400cb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400ca0:	6a1a      	ldr	r2, [r3, #32]
  400ca2:	4b08      	ldr	r3, [pc, #32]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x6c>)
  400ca4:	4013      	ands	r3, r2
  400ca6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400caa:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400cac:	bf00      	nop
  400cae:	370c      	adds	r7, #12
  400cb0:	46bd      	mov	sp, r7
  400cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cb6:	4770      	bx	lr
  400cb8:	400e0600 	.word	0x400e0600
  400cbc:	00370008 	.word	0x00370008
  400cc0:	ffc8ff8f 	.word	0xffc8ff8f
  400cc4:	fec8ffff 	.word	0xfec8ffff

00400cc8 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400cc8:	b480      	push	{r7}
  400cca:	b083      	sub	sp, #12
  400ccc:	af00      	add	r7, sp, #0
  400cce:	6078      	str	r0, [r7, #4]
  400cd0:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400cd2:	687b      	ldr	r3, [r7, #4]
  400cd4:	2b00      	cmp	r3, #0
  400cd6:	d008      	beq.n	400cea <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400cd8:	4913      	ldr	r1, [pc, #76]	; (400d28 <pmc_switch_mainck_to_xtal+0x60>)
  400cda:	4b13      	ldr	r3, [pc, #76]	; (400d28 <pmc_switch_mainck_to_xtal+0x60>)
  400cdc:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400cde:	4a13      	ldr	r2, [pc, #76]	; (400d2c <pmc_switch_mainck_to_xtal+0x64>)
  400ce0:	401a      	ands	r2, r3
  400ce2:	4b13      	ldr	r3, [pc, #76]	; (400d30 <pmc_switch_mainck_to_xtal+0x68>)
  400ce4:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ce6:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400ce8:	e018      	b.n	400d1c <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400cea:	490f      	ldr	r1, [pc, #60]	; (400d28 <pmc_switch_mainck_to_xtal+0x60>)
  400cec:	4b0e      	ldr	r3, [pc, #56]	; (400d28 <pmc_switch_mainck_to_xtal+0x60>)
  400cee:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400cf0:	4b10      	ldr	r3, [pc, #64]	; (400d34 <pmc_switch_mainck_to_xtal+0x6c>)
  400cf2:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400cf4:	683a      	ldr	r2, [r7, #0]
  400cf6:	0212      	lsls	r2, r2, #8
  400cf8:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400cfa:	431a      	orrs	r2, r3
  400cfc:	4b0e      	ldr	r3, [pc, #56]	; (400d38 <pmc_switch_mainck_to_xtal+0x70>)
  400cfe:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400d00:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400d02:	bf00      	nop
  400d04:	4b08      	ldr	r3, [pc, #32]	; (400d28 <pmc_switch_mainck_to_xtal+0x60>)
  400d06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d08:	f003 0301 	and.w	r3, r3, #1
  400d0c:	2b00      	cmp	r3, #0
  400d0e:	d0f9      	beq.n	400d04 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400d10:	4905      	ldr	r1, [pc, #20]	; (400d28 <pmc_switch_mainck_to_xtal+0x60>)
  400d12:	4b05      	ldr	r3, [pc, #20]	; (400d28 <pmc_switch_mainck_to_xtal+0x60>)
  400d14:	6a1a      	ldr	r2, [r3, #32]
  400d16:	4b09      	ldr	r3, [pc, #36]	; (400d3c <pmc_switch_mainck_to_xtal+0x74>)
  400d18:	4313      	orrs	r3, r2
  400d1a:	620b      	str	r3, [r1, #32]
}
  400d1c:	bf00      	nop
  400d1e:	370c      	adds	r7, #12
  400d20:	46bd      	mov	sp, r7
  400d22:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d26:	4770      	bx	lr
  400d28:	400e0600 	.word	0x400e0600
  400d2c:	fec8fffc 	.word	0xfec8fffc
  400d30:	01370002 	.word	0x01370002
  400d34:	ffc8fffc 	.word	0xffc8fffc
  400d38:	00370001 	.word	0x00370001
  400d3c:	01370000 	.word	0x01370000

00400d40 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400d40:	b480      	push	{r7}
  400d42:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400d44:	4b04      	ldr	r3, [pc, #16]	; (400d58 <pmc_osc_is_ready_mainck+0x18>)
  400d46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400d4c:	4618      	mov	r0, r3
  400d4e:	46bd      	mov	sp, r7
  400d50:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d54:	4770      	bx	lr
  400d56:	bf00      	nop
  400d58:	400e0600 	.word	0x400e0600

00400d5c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400d5c:	b480      	push	{r7}
  400d5e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400d60:	4b04      	ldr	r3, [pc, #16]	; (400d74 <pmc_disable_pllack+0x18>)
  400d62:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400d66:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400d68:	bf00      	nop
  400d6a:	46bd      	mov	sp, r7
  400d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d70:	4770      	bx	lr
  400d72:	bf00      	nop
  400d74:	400e0600 	.word	0x400e0600

00400d78 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400d78:	b480      	push	{r7}
  400d7a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400d7c:	4b04      	ldr	r3, [pc, #16]	; (400d90 <pmc_is_locked_pllack+0x18>)
  400d7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d80:	f003 0302 	and.w	r3, r3, #2
}
  400d84:	4618      	mov	r0, r3
  400d86:	46bd      	mov	sp, r7
  400d88:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d8c:	4770      	bx	lr
  400d8e:	bf00      	nop
  400d90:	400e0600 	.word	0x400e0600

00400d94 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400d94:	b480      	push	{r7}
  400d96:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400d98:	4b04      	ldr	r3, [pc, #16]	; (400dac <pmc_is_locked_upll+0x18>)
  400d9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400da0:	4618      	mov	r0, r3
  400da2:	46bd      	mov	sp, r7
  400da4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400da8:	4770      	bx	lr
  400daa:	bf00      	nop
  400dac:	400e0600 	.word	0x400e0600

00400db0 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400db0:	b480      	push	{r7}
  400db2:	b083      	sub	sp, #12
  400db4:	af00      	add	r7, sp, #0
  400db6:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400db8:	687b      	ldr	r3, [r7, #4]
  400dba:	2b3f      	cmp	r3, #63	; 0x3f
  400dbc:	d901      	bls.n	400dc2 <pmc_enable_periph_clk+0x12>
		return 1;
  400dbe:	2301      	movs	r3, #1
  400dc0:	e02f      	b.n	400e22 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400dc2:	687b      	ldr	r3, [r7, #4]
  400dc4:	2b1f      	cmp	r3, #31
  400dc6:	d813      	bhi.n	400df0 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400dc8:	4b19      	ldr	r3, [pc, #100]	; (400e30 <pmc_enable_periph_clk+0x80>)
  400dca:	699a      	ldr	r2, [r3, #24]
  400dcc:	2101      	movs	r1, #1
  400dce:	687b      	ldr	r3, [r7, #4]
  400dd0:	fa01 f303 	lsl.w	r3, r1, r3
  400dd4:	401a      	ands	r2, r3
  400dd6:	2101      	movs	r1, #1
  400dd8:	687b      	ldr	r3, [r7, #4]
  400dda:	fa01 f303 	lsl.w	r3, r1, r3
  400dde:	429a      	cmp	r2, r3
  400de0:	d01e      	beq.n	400e20 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400de2:	4a13      	ldr	r2, [pc, #76]	; (400e30 <pmc_enable_periph_clk+0x80>)
  400de4:	2101      	movs	r1, #1
  400de6:	687b      	ldr	r3, [r7, #4]
  400de8:	fa01 f303 	lsl.w	r3, r1, r3
  400dec:	6113      	str	r3, [r2, #16]
  400dee:	e017      	b.n	400e20 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400df0:	687b      	ldr	r3, [r7, #4]
  400df2:	3b20      	subs	r3, #32
  400df4:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400df6:	4b0e      	ldr	r3, [pc, #56]	; (400e30 <pmc_enable_periph_clk+0x80>)
  400df8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400dfc:	2101      	movs	r1, #1
  400dfe:	687b      	ldr	r3, [r7, #4]
  400e00:	fa01 f303 	lsl.w	r3, r1, r3
  400e04:	401a      	ands	r2, r3
  400e06:	2101      	movs	r1, #1
  400e08:	687b      	ldr	r3, [r7, #4]
  400e0a:	fa01 f303 	lsl.w	r3, r1, r3
  400e0e:	429a      	cmp	r2, r3
  400e10:	d006      	beq.n	400e20 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400e12:	4a07      	ldr	r2, [pc, #28]	; (400e30 <pmc_enable_periph_clk+0x80>)
  400e14:	2101      	movs	r1, #1
  400e16:	687b      	ldr	r3, [r7, #4]
  400e18:	fa01 f303 	lsl.w	r3, r1, r3
  400e1c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400e20:	2300      	movs	r3, #0
}
  400e22:	4618      	mov	r0, r3
  400e24:	370c      	adds	r7, #12
  400e26:	46bd      	mov	sp, r7
  400e28:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e2c:	4770      	bx	lr
  400e2e:	bf00      	nop
  400e30:	400e0600 	.word	0x400e0600

00400e34 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  400e34:	b480      	push	{r7}
  400e36:	b083      	sub	sp, #12
  400e38:	af00      	add	r7, sp, #0
  400e3a:	6078      	str	r0, [r7, #4]
	ul_flash_in_wait_mode = ul_flash_state;
  400e3c:	4a04      	ldr	r2, [pc, #16]	; (400e50 <pmc_set_flash_in_wait_mode+0x1c>)
  400e3e:	687b      	ldr	r3, [r7, #4]
  400e40:	6013      	str	r3, [r2, #0]
}
  400e42:	bf00      	nop
  400e44:	370c      	adds	r7, #12
  400e46:	46bd      	mov	sp, r7
  400e48:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e4c:	4770      	bx	lr
  400e4e:	bf00      	nop
  400e50:	2040000c 	.word	0x2040000c

00400e54 <pmc_enable_waitmode>:
 * Generally, this function will be called by pmc_sleep() in order to
 * complete all sequence entering wait mode.
 * See \ref pmc_sleep() for entering different sleep modes.
 */
void pmc_enable_waitmode(void)
{
  400e54:	b480      	push	{r7}
  400e56:	b083      	sub	sp, #12
  400e58:	af00      	add	r7, sp, #0
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  400e5a:	4b20      	ldr	r3, [pc, #128]	; (400edc <pmc_enable_waitmode+0x88>)
  400e5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400e5e:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  400e60:	687b      	ldr	r3, [r7, #4]
  400e62:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  400e66:	607b      	str	r3, [r7, #4]
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400e68:	687b      	ldr	r3, [r7, #4]
  400e6a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  400e6e:	607b      	str	r3, [r7, #4]
#endif
	PMC->PMC_FSMR = i;
  400e70:	4a1a      	ldr	r2, [pc, #104]	; (400edc <pmc_enable_waitmode+0x88>)
  400e72:	687b      	ldr	r3, [r7, #4]
  400e74:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  400e76:	4919      	ldr	r1, [pc, #100]	; (400edc <pmc_enable_waitmode+0x88>)
  400e78:	4b18      	ldr	r3, [pc, #96]	; (400edc <pmc_enable_waitmode+0x88>)
  400e7a:	6a1a      	ldr	r2, [r3, #32]
  400e7c:	4b18      	ldr	r3, [pc, #96]	; (400ee0 <pmc_enable_waitmode+0x8c>)
  400e7e:	4313      	orrs	r3, r2
  400e80:	620b      	str	r3, [r1, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400e82:	bf00      	nop
  400e84:	4b15      	ldr	r3, [pc, #84]	; (400edc <pmc_enable_waitmode+0x88>)
  400e86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e88:	f003 0308 	and.w	r3, r3, #8
  400e8c:	2b00      	cmp	r3, #0
  400e8e:	d0f9      	beq.n	400e84 <pmc_enable_waitmode+0x30>

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  400e90:	2300      	movs	r3, #0
  400e92:	607b      	str	r3, [r7, #4]
  400e94:	e003      	b.n	400e9e <pmc_enable_waitmode+0x4a>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400e96:	bf00      	nop
  400e98:	687b      	ldr	r3, [r7, #4]
  400e9a:	3301      	adds	r3, #1
  400e9c:	607b      	str	r3, [r7, #4]
  400e9e:	687b      	ldr	r3, [r7, #4]
  400ea0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  400ea4:	d3f7      	bcc.n	400e96 <pmc_enable_waitmode+0x42>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  400ea6:	bf00      	nop
  400ea8:	4b0c      	ldr	r3, [pc, #48]	; (400edc <pmc_enable_waitmode+0x88>)
  400eaa:	6a1b      	ldr	r3, [r3, #32]
  400eac:	f003 0308 	and.w	r3, r3, #8
  400eb0:	2b00      	cmp	r3, #0
  400eb2:	d0f9      	beq.n	400ea8 <pmc_enable_waitmode+0x54>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  400eb4:	4b09      	ldr	r3, [pc, #36]	; (400edc <pmc_enable_waitmode+0x88>)
  400eb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400eb8:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  400eba:	687b      	ldr	r3, [r7, #4]
  400ebc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  400ec0:	607b      	str	r3, [r7, #4]
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400ec2:	687b      	ldr	r3, [r7, #4]
  400ec4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  400ec8:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  400eca:	4a04      	ldr	r2, [pc, #16]	; (400edc <pmc_enable_waitmode+0x88>)
  400ecc:	687b      	ldr	r3, [r7, #4]
  400ece:	6713      	str	r3, [r2, #112]	; 0x70
#endif
}
  400ed0:	bf00      	nop
  400ed2:	370c      	adds	r7, #12
  400ed4:	46bd      	mov	sp, r7
  400ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400eda:	4770      	bx	lr
  400edc:	400e0600 	.word	0x400e0600
  400ee0:	00370004 	.word	0x00370004

00400ee4 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  400ee4:	b590      	push	{r4, r7, lr}
  400ee6:	b099      	sub	sp, #100	; 0x64
  400ee8:	af00      	add	r7, sp, #0
  400eea:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
  400eec:	687b      	ldr	r3, [r7, #4]
  400eee:	3b01      	subs	r3, #1
  400ef0:	2b04      	cmp	r3, #4
  400ef2:	f200 81a3 	bhi.w	40123c <pmc_sleep+0x358>
  400ef6:	a201      	add	r2, pc, #4	; (adr r2, 400efc <pmc_sleep+0x18>)
  400ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400efc:	00400f11 	.word	0x00400f11
  400f00:	00400f11 	.word	0x00400f11
  400f04:	00400f2d 	.word	0x00400f2d
  400f08:	00400f2d 	.word	0x00400f2d
  400f0c:	0040121b 	.word	0x0040121b
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  400f10:	4a71      	ldr	r2, [pc, #452]	; (4010d8 <pmc_sleep+0x1f4>)
  400f12:	4b71      	ldr	r3, [pc, #452]	; (4010d8 <pmc_sleep+0x1f4>)
  400f14:	691b      	ldr	r3, [r3, #16]
  400f16:	f023 0304 	bic.w	r3, r3, #4
  400f1a:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  400f1c:	4b6f      	ldr	r3, [pc, #444]	; (4010dc <pmc_sleep+0x1f8>)
  400f1e:	2201      	movs	r2, #1
  400f20:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400f22:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400f26:	b662      	cpsie	i
  __ASM volatile ("wfi");
  400f28:	bf30      	wfi
		__WFI();
		break;
  400f2a:	e187      	b.n	40123c <pmc_sleep+0x358>
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  400f2c:	687b      	ldr	r3, [r7, #4]
  400f2e:	2b03      	cmp	r3, #3
  400f30:	d103      	bne.n	400f3a <pmc_sleep+0x56>
  400f32:	2000      	movs	r0, #0
  400f34:	4b6a      	ldr	r3, [pc, #424]	; (4010e0 <pmc_sleep+0x1fc>)
  400f36:	4798      	blx	r3
  400f38:	e003      	b.n	400f42 <pmc_sleep+0x5e>
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  400f3a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  400f3e:	4b68      	ldr	r3, [pc, #416]	; (4010e0 <pmc_sleep+0x1fc>)
  400f40:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400f42:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400f44:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  400f48:	4b64      	ldr	r3, [pc, #400]	; (4010dc <pmc_sleep+0x1f8>)
  400f4a:	2200      	movs	r2, #0
  400f4c:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  400f4e:	4b65      	ldr	r3, [pc, #404]	; (4010e4 <pmc_sleep+0x200>)
  400f50:	2201      	movs	r2, #1
  400f52:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
  400f54:	687b      	ldr	r3, [r7, #4]
  400f56:	2b04      	cmp	r3, #4
  400f58:	bf0c      	ite	eq
  400f5a:	2301      	moveq	r3, #1
  400f5c:	2300      	movne	r3, #0
  400f5e:	b2da      	uxtb	r2, r3
  400f60:	f107 031c 	add.w	r3, r7, #28
  400f64:	643b      	str	r3, [r7, #64]	; 0x40
  400f66:	f107 0318 	add.w	r3, r7, #24
  400f6a:	63fb      	str	r3, [r7, #60]	; 0x3c
  400f6c:	f107 0314 	add.w	r3, r7, #20
  400f70:	63bb      	str	r3, [r7, #56]	; 0x38
  400f72:	f107 0310 	add.w	r3, r7, #16
  400f76:	637b      	str	r3, [r7, #52]	; 0x34
  400f78:	f107 030c 	add.w	r3, r7, #12
  400f7c:	633b      	str	r3, [r7, #48]	; 0x30
  400f7e:	4613      	mov	r3, r2
  400f80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t mor  = PMC->CKGR_MOR;
  400f84:	4b58      	ldr	r3, [pc, #352]	; (4010e8 <pmc_sleep+0x204>)
  400f86:	6a1b      	ldr	r3, [r3, #32]
  400f88:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t mckr = PMC->PMC_MCKR;
  400f8a:	4b57      	ldr	r3, [pc, #348]	; (4010e8 <pmc_sleep+0x204>)
  400f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f8e:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fmr  = EFC0->EEFC_FMR;
  400f90:	4b56      	ldr	r3, [pc, #344]	; (4010ec <pmc_sleep+0x208>)
  400f92:	681b      	ldr	r3, [r3, #0]
  400f94:	623b      	str	r3, [r7, #32]
	if (p_osc_setting) {
  400f96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  400f98:	2b00      	cmp	r3, #0
  400f9a:	d002      	beq.n	400fa2 <pmc_sleep+0xbe>
		*p_osc_setting = mor;
  400f9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  400f9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  400fa0:	601a      	str	r2, [r3, #0]
	if (p_pll0_setting) {
  400fa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  400fa4:	2b00      	cmp	r3, #0
  400fa6:	d003      	beq.n	400fb0 <pmc_sleep+0xcc>
		*p_pll0_setting = PMC->CKGR_PLLAR;
  400fa8:	4b4f      	ldr	r3, [pc, #316]	; (4010e8 <pmc_sleep+0x204>)
  400faa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  400fac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  400fae:	601a      	str	r2, [r3, #0]
	if (p_pll1_setting) {
  400fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400fb2:	2b00      	cmp	r3, #0
  400fb4:	d002      	beq.n	400fbc <pmc_sleep+0xd8>
		*p_pll1_setting = 0;
  400fb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400fb8:	2200      	movs	r2, #0
  400fba:	601a      	str	r2, [r3, #0]
	if (p_mck_setting) {
  400fbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  400fbe:	2b00      	cmp	r3, #0
  400fc0:	d002      	beq.n	400fc8 <pmc_sleep+0xe4>
		*p_mck_setting  = mckr;
  400fc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  400fc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  400fc6:	601a      	str	r2, [r3, #0]
	if (p_fmr_setting) {
  400fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  400fca:	2b00      	cmp	r3, #0
  400fcc:	d002      	beq.n	400fd4 <pmc_sleep+0xf0>
		*p_fmr_setting  = fmr;
  400fce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  400fd0:	6a3a      	ldr	r2, [r7, #32]
  400fd2:	601a      	str	r2, [r3, #0]
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  400fd4:	4944      	ldr	r1, [pc, #272]	; (4010e8 <pmc_sleep+0x204>)
  400fd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
  400fd8:	4b45      	ldr	r3, [pc, #276]	; (4010f0 <pmc_sleep+0x20c>)
  400fda:	4313      	orrs	r3, r2
  400fdc:	620b      	str	r3, [r1, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  400fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400fe0:	f003 0303 	and.w	r3, r3, #3
  400fe4:	2b01      	cmp	r3, #1
  400fe6:	d90e      	bls.n	401006 <pmc_sleep+0x122>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  400fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400fea:	f023 0303 	bic.w	r3, r3, #3
  400fee:	f043 0301 	orr.w	r3, r3, #1
  400ff2:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  400ff4:	4a3c      	ldr	r2, [pc, #240]	; (4010e8 <pmc_sleep+0x204>)
  400ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400ff8:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400ffa:	4b3b      	ldr	r3, [pc, #236]	; (4010e8 <pmc_sleep+0x204>)
  400ffc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ffe:	f003 0308 	and.w	r3, r3, #8
  401002:	2b00      	cmp	r3, #0
  401004:	d0f9      	beq.n	400ffa <pmc_sleep+0x116>
	if (mckr & PMC_MCKR_PRES_Msk) {
  401006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401008:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40100c:	2b00      	cmp	r3, #0
  40100e:	d00c      	beq.n	40102a <pmc_sleep+0x146>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  401010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401012:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401016:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  401018:	4a33      	ldr	r2, [pc, #204]	; (4010e8 <pmc_sleep+0x204>)
  40101a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40101c:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40101e:	4b32      	ldr	r3, [pc, #200]	; (4010e8 <pmc_sleep+0x204>)
  401020:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401022:	f003 0308 	and.w	r3, r3, #8
  401026:	2b00      	cmp	r3, #0
  401028:	d0f9      	beq.n	40101e <pmc_sleep+0x13a>
	pmc_disable_pllack();
  40102a:	4b32      	ldr	r3, [pc, #200]	; (4010f4 <pmc_sleep+0x210>)
  40102c:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40102e:	4b2e      	ldr	r3, [pc, #184]	; (4010e8 <pmc_sleep+0x204>)
  401030:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401036:	2b00      	cmp	r3, #0
  401038:	d0f9      	beq.n	40102e <pmc_sleep+0x14a>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  40103a:	492b      	ldr	r1, [pc, #172]	; (4010e8 <pmc_sleep+0x204>)
  40103c:	4b2a      	ldr	r3, [pc, #168]	; (4010e8 <pmc_sleep+0x204>)
  40103e:	6a1a      	ldr	r2, [r3, #32]
  401040:	4b2d      	ldr	r3, [pc, #180]	; (4010f8 <pmc_sleep+0x214>)
  401042:	4013      	ands	r3, r2
  401044:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401048:	620b      	str	r3, [r1, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  40104a:	4b27      	ldr	r3, [pc, #156]	; (4010e8 <pmc_sleep+0x204>)
  40104c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40104e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  401052:	2b00      	cmp	r3, #0
  401054:	d0f9      	beq.n	40104a <pmc_sleep+0x166>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  401056:	4a25      	ldr	r2, [pc, #148]	; (4010ec <pmc_sleep+0x208>)
  401058:	6a3b      	ldr	r3, [r7, #32]
  40105a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  40105e:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  401060:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  401064:	2b00      	cmp	r3, #0
  401066:	d007      	beq.n	401078 <pmc_sleep+0x194>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401068:	491f      	ldr	r1, [pc, #124]	; (4010e8 <pmc_sleep+0x204>)
  40106a:	4b1f      	ldr	r3, [pc, #124]	; (4010e8 <pmc_sleep+0x204>)
  40106c:	6a1a      	ldr	r2, [r3, #32]
  40106e:	4b23      	ldr	r3, [pc, #140]	; (4010fc <pmc_sleep+0x218>)
  401070:	4013      	ands	r3, r2
  401072:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401076:	620b      	str	r3, [r1, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  401078:	4b18      	ldr	r3, [pc, #96]	; (4010dc <pmc_sleep+0x1f8>)
  40107a:	2201      	movs	r2, #1
  40107c:	701a      	strb	r2, [r3, #0]
  40107e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401082:	b662      	cpsie	i

		pmc_enable_waitmode();
  401084:	4b1e      	ldr	r3, [pc, #120]	; (401100 <pmc_sleep+0x21c>)
  401086:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  401088:	b672      	cpsid	i
  40108a:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  40108e:	4b13      	ldr	r3, [pc, #76]	; (4010dc <pmc_sleep+0x1f8>)
  401090:	2200      	movs	r2, #0
  401092:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
  401094:	69fc      	ldr	r4, [r7, #28]
  401096:	69b8      	ldr	r0, [r7, #24]
  401098:	6979      	ldr	r1, [r7, #20]
  40109a:	693a      	ldr	r2, [r7, #16]
  40109c:	68fb      	ldr	r3, [r7, #12]
  40109e:	65fc      	str	r4, [r7, #92]	; 0x5c
  4010a0:	65b8      	str	r0, [r7, #88]	; 0x58
  4010a2:	6579      	str	r1, [r7, #84]	; 0x54
  4010a4:	653a      	str	r2, [r7, #80]	; 0x50
  4010a6:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t pll_sr = 0;
  4010a8:	2300      	movs	r3, #0
  4010aa:	64bb      	str	r3, [r7, #72]	; 0x48
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  4010ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  4010ae:	f003 0302 	and.w	r3, r3, #2
  4010b2:	2b00      	cmp	r3, #0
  4010b4:	d02c      	beq.n	401110 <pmc_sleep+0x22c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010b6:	490c      	ldr	r1, [pc, #48]	; (4010e8 <pmc_sleep+0x204>)
  4010b8:	4b0b      	ldr	r3, [pc, #44]	; (4010e8 <pmc_sleep+0x204>)
  4010ba:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4010bc:	4a11      	ldr	r2, [pc, #68]	; (401104 <pmc_sleep+0x220>)
  4010be:	401a      	ands	r2, r3
  4010c0:	4b11      	ldr	r3, [pc, #68]	; (401108 <pmc_sleep+0x224>)
  4010c2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010c4:	620b      	str	r3, [r1, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4010c6:	4908      	ldr	r1, [pc, #32]	; (4010e8 <pmc_sleep+0x204>)
  4010c8:	4b07      	ldr	r3, [pc, #28]	; (4010e8 <pmc_sleep+0x204>)
  4010ca:	6a1a      	ldr	r2, [r3, #32]
				| CKGR_MOR_KEY_PASSWD;
  4010cc:	4b0f      	ldr	r3, [pc, #60]	; (40110c <pmc_sleep+0x228>)
  4010ce:	4013      	ands	r3, r2
  4010d0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4010d4:	620b      	str	r3, [r1, #32]
  4010d6:	e04e      	b.n	401176 <pmc_sleep+0x292>
  4010d8:	e000ed00 	.word	0xe000ed00
  4010dc:	2040000a 	.word	0x2040000a
  4010e0:	00400e35 	.word	0x00400e35
  4010e4:	20400eac 	.word	0x20400eac
  4010e8:	400e0600 	.word	0x400e0600
  4010ec:	400e0c00 	.word	0x400e0c00
  4010f0:	00370008 	.word	0x00370008
  4010f4:	00400d5d 	.word	0x00400d5d
  4010f8:	fec8ffff 	.word	0xfec8ffff
  4010fc:	ffc8fffe 	.word	0xffc8fffe
  401100:	00400e55 	.word	0x00400e55
  401104:	fec8fffc 	.word	0xfec8fffc
  401108:	01370002 	.word	0x01370002
  40110c:	ffc8ff87 	.word	0xffc8ff87
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  401110:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  401112:	f003 0301 	and.w	r3, r3, #1
  401116:	2b00      	cmp	r3, #0
  401118:	d02d      	beq.n	401176 <pmc_sleep+0x292>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  40111a:	4b4a      	ldr	r3, [pc, #296]	; (401244 <pmc_sleep+0x360>)
  40111c:	6a1b      	ldr	r3, [r3, #32]
  40111e:	f003 0301 	and.w	r3, r3, #1
  401122:	2b00      	cmp	r3, #0
  401124:	d10d      	bne.n	401142 <pmc_sleep+0x25e>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401126:	4947      	ldr	r1, [pc, #284]	; (401244 <pmc_sleep+0x360>)
  401128:	4b46      	ldr	r3, [pc, #280]	; (401244 <pmc_sleep+0x360>)
  40112a:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  40112c:	4a46      	ldr	r2, [pc, #280]	; (401248 <pmc_sleep+0x364>)
  40112e:	401a      	ands	r2, r3
  401130:	4b46      	ldr	r3, [pc, #280]	; (40124c <pmc_sleep+0x368>)
  401132:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401134:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401136:	4b43      	ldr	r3, [pc, #268]	; (401244 <pmc_sleep+0x360>)
  401138:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40113a:	f003 0301 	and.w	r3, r3, #1
  40113e:	2b00      	cmp	r3, #0
  401140:	d0f9      	beq.n	401136 <pmc_sleep+0x252>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  401142:	4b40      	ldr	r3, [pc, #256]	; (401244 <pmc_sleep+0x360>)
  401144:	6a1b      	ldr	r3, [r3, #32]
  401146:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40114a:	2b00      	cmp	r3, #0
  40114c:	d10b      	bne.n	401166 <pmc_sleep+0x282>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40114e:	493d      	ldr	r1, [pc, #244]	; (401244 <pmc_sleep+0x360>)
  401150:	4b3c      	ldr	r3, [pc, #240]	; (401244 <pmc_sleep+0x360>)
  401152:	6a1a      	ldr	r2, [r3, #32]
  401154:	4b3e      	ldr	r3, [pc, #248]	; (401250 <pmc_sleep+0x36c>)
  401156:	4313      	orrs	r3, r2
  401158:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  40115a:	4b3a      	ldr	r3, [pc, #232]	; (401244 <pmc_sleep+0x360>)
  40115c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40115e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  401162:	2b00      	cmp	r3, #0
  401164:	d0f9      	beq.n	40115a <pmc_sleep+0x276>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401166:	4937      	ldr	r1, [pc, #220]	; (401244 <pmc_sleep+0x360>)
  401168:	4b36      	ldr	r3, [pc, #216]	; (401244 <pmc_sleep+0x360>)
  40116a:	6a1a      	ldr	r2, [r3, #32]
					| CKGR_MOR_KEY_PASSWD;
  40116c:	4b39      	ldr	r3, [pc, #228]	; (401254 <pmc_sleep+0x370>)
  40116e:	4013      	ands	r3, r2
  401170:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401174:	620b      	str	r3, [r1, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  401176:	6dba      	ldr	r2, [r7, #88]	; 0x58
  401178:	4b37      	ldr	r3, [pc, #220]	; (401258 <pmc_sleep+0x374>)
  40117a:	4013      	ands	r3, r2
  40117c:	2b00      	cmp	r3, #0
  40117e:	d008      	beq.n	401192 <pmc_sleep+0x2ae>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  401180:	4a30      	ldr	r2, [pc, #192]	; (401244 <pmc_sleep+0x360>)
  401182:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  401184:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401188:	6293      	str	r3, [r2, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  40118a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  40118c:	f043 0302 	orr.w	r3, r3, #2
  401190:	64bb      	str	r3, [r7, #72]	; 0x48
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  401192:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  401194:	f003 0303 	and.w	r3, r3, #3
  401198:	2b02      	cmp	r3, #2
  40119a:	d105      	bne.n	4011a8 <pmc_sleep+0x2c4>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  40119c:	4b29      	ldr	r3, [pc, #164]	; (401244 <pmc_sleep+0x360>)
  40119e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011a0:	f003 0302 	and.w	r3, r3, #2
  4011a4:	2b00      	cmp	r3, #0
  4011a6:	d0f9      	beq.n	40119c <pmc_sleep+0x2b8>
	mckr = PMC->PMC_MCKR;
  4011a8:	4b26      	ldr	r3, [pc, #152]	; (401244 <pmc_sleep+0x360>)
  4011aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4011ac:	647b      	str	r3, [r7, #68]	; 0x44
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4011ae:	4925      	ldr	r1, [pc, #148]	; (401244 <pmc_sleep+0x360>)
  4011b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  4011b2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  4011b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  4011b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4011bc:	4313      	orrs	r3, r2
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4011be:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011c0:	4b20      	ldr	r3, [pc, #128]	; (401244 <pmc_sleep+0x360>)
  4011c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011c4:	f003 0308 	and.w	r3, r3, #8
  4011c8:	2b00      	cmp	r3, #0
  4011ca:	d0f9      	beq.n	4011c0 <pmc_sleep+0x2dc>
	EFC0->EEFC_FMR = fmr_setting;
  4011cc:	4a23      	ldr	r2, [pc, #140]	; (40125c <pmc_sleep+0x378>)
  4011ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4011d0:	6013      	str	r3, [r2, #0]
	PMC->PMC_MCKR = mck_setting;
  4011d2:	4a1c      	ldr	r2, [pc, #112]	; (401244 <pmc_sleep+0x360>)
  4011d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  4011d6:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011d8:	4b1a      	ldr	r3, [pc, #104]	; (401244 <pmc_sleep+0x360>)
  4011da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011dc:	f003 0308 	and.w	r3, r3, #8
  4011e0:	2b00      	cmp	r3, #0
  4011e2:	d0f9      	beq.n	4011d8 <pmc_sleep+0x2f4>
	while (!(PMC->PMC_SR & pll_sr));
  4011e4:	4b17      	ldr	r3, [pc, #92]	; (401244 <pmc_sleep+0x360>)
  4011e6:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  4011e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  4011ea:	4013      	ands	r3, r2
  4011ec:	2b00      	cmp	r3, #0
  4011ee:	d0f9      	beq.n	4011e4 <pmc_sleep+0x300>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  4011f0:	4b1b      	ldr	r3, [pc, #108]	; (401260 <pmc_sleep+0x37c>)
  4011f2:	2200      	movs	r2, #0
  4011f4:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  4011f6:	4b1b      	ldr	r3, [pc, #108]	; (401264 <pmc_sleep+0x380>)
  4011f8:	681b      	ldr	r3, [r3, #0]
  4011fa:	2b00      	cmp	r3, #0
  4011fc:	d005      	beq.n	40120a <pmc_sleep+0x326>
			callback_clocks_restored();
  4011fe:	4b19      	ldr	r3, [pc, #100]	; (401264 <pmc_sleep+0x380>)
  401200:	681b      	ldr	r3, [r3, #0]
  401202:	4798      	blx	r3
			callback_clocks_restored = NULL;
  401204:	4b17      	ldr	r3, [pc, #92]	; (401264 <pmc_sleep+0x380>)
  401206:	2200      	movs	r2, #0
  401208:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  40120a:	4b17      	ldr	r3, [pc, #92]	; (401268 <pmc_sleep+0x384>)
  40120c:	2201      	movs	r2, #1
  40120e:	701a      	strb	r2, [r3, #0]
  401210:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401214:	b662      	cpsie	i

		break;
  401216:	bf00      	nop
  401218:	e010      	b.n	40123c <pmc_sleep+0x358>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  40121a:	4a14      	ldr	r2, [pc, #80]	; (40126c <pmc_sleep+0x388>)
  40121c:	4b13      	ldr	r3, [pc, #76]	; (40126c <pmc_sleep+0x388>)
  40121e:	691b      	ldr	r3, [r3, #16]
  401220:	f043 0304 	orr.w	r3, r3, #4
  401224:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  401226:	4b12      	ldr	r3, [pc, #72]	; (401270 <pmc_sleep+0x38c>)
  401228:	4a12      	ldr	r2, [pc, #72]	; (401274 <pmc_sleep+0x390>)
  40122a:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  40122c:	4b0e      	ldr	r3, [pc, #56]	; (401268 <pmc_sleep+0x384>)
  40122e:	2201      	movs	r2, #1
  401230:	701a      	strb	r2, [r3, #0]
  401232:	f3bf 8f5f 	dmb	sy
  401236:	b662      	cpsie	i
  __ASM volatile ("wfi");
  401238:	bf30      	wfi
		__WFI() ;
#else
		cpu_irq_enable();
		__WFE() ;
#endif
		break;
  40123a:	bf00      	nop
#endif
	}
}
  40123c:	bf00      	nop
  40123e:	3764      	adds	r7, #100	; 0x64
  401240:	46bd      	mov	sp, r7
  401242:	bd90      	pop	{r4, r7, pc}
  401244:	400e0600 	.word	0x400e0600
  401248:	ffc8fffc 	.word	0xffc8fffc
  40124c:	00370001 	.word	0x00370001
  401250:	01370000 	.word	0x01370000
  401254:	ffc8ff87 	.word	0xffc8ff87
  401258:	07ff0000 	.word	0x07ff0000
  40125c:	400e0c00 	.word	0x400e0c00
  401260:	20400eac 	.word	0x20400eac
  401264:	20400eb0 	.word	0x20400eb0
  401268:	2040000a 	.word	0x2040000a
  40126c:	e000ed00 	.word	0xe000ed00
  401270:	400e1810 	.word	0x400e1810
  401274:	a5000004 	.word	0xa5000004

00401278 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401278:	b480      	push	{r7}
  40127a:	b083      	sub	sp, #12
  40127c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40127e:	f3ef 8310 	mrs	r3, PRIMASK
  401282:	607b      	str	r3, [r7, #4]
  return(result);
  401284:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401286:	2b00      	cmp	r3, #0
  401288:	bf0c      	ite	eq
  40128a:	2301      	moveq	r3, #1
  40128c:	2300      	movne	r3, #0
  40128e:	b2db      	uxtb	r3, r3
  401290:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401292:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401294:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401298:	4b04      	ldr	r3, [pc, #16]	; (4012ac <cpu_irq_save+0x34>)
  40129a:	2200      	movs	r2, #0
  40129c:	701a      	strb	r2, [r3, #0]
	return flags;
  40129e:	683b      	ldr	r3, [r7, #0]
}
  4012a0:	4618      	mov	r0, r3
  4012a2:	370c      	adds	r7, #12
  4012a4:	46bd      	mov	sp, r7
  4012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012aa:	4770      	bx	lr
  4012ac:	2040000a 	.word	0x2040000a

004012b0 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4012b0:	b480      	push	{r7}
  4012b2:	b083      	sub	sp, #12
  4012b4:	af00      	add	r7, sp, #0
  4012b6:	6078      	str	r0, [r7, #4]
	return (flags);
  4012b8:	687b      	ldr	r3, [r7, #4]
  4012ba:	2b00      	cmp	r3, #0
  4012bc:	bf14      	ite	ne
  4012be:	2301      	movne	r3, #1
  4012c0:	2300      	moveq	r3, #0
  4012c2:	b2db      	uxtb	r3, r3
}
  4012c4:	4618      	mov	r0, r3
  4012c6:	370c      	adds	r7, #12
  4012c8:	46bd      	mov	sp, r7
  4012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012ce:	4770      	bx	lr

004012d0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4012d0:	b580      	push	{r7, lr}
  4012d2:	b082      	sub	sp, #8
  4012d4:	af00      	add	r7, sp, #0
  4012d6:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4012d8:	6878      	ldr	r0, [r7, #4]
  4012da:	4b07      	ldr	r3, [pc, #28]	; (4012f8 <cpu_irq_restore+0x28>)
  4012dc:	4798      	blx	r3
  4012de:	4603      	mov	r3, r0
  4012e0:	2b00      	cmp	r3, #0
  4012e2:	d005      	beq.n	4012f0 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4012e4:	4b05      	ldr	r3, [pc, #20]	; (4012fc <cpu_irq_restore+0x2c>)
  4012e6:	2201      	movs	r2, #1
  4012e8:	701a      	strb	r2, [r3, #0]
  4012ea:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4012ee:	b662      	cpsie	i
}
  4012f0:	bf00      	nop
  4012f2:	3708      	adds	r7, #8
  4012f4:	46bd      	mov	sp, r7
  4012f6:	bd80      	pop	{r7, pc}
  4012f8:	004012b1 	.word	0x004012b1
  4012fc:	2040000a 	.word	0x2040000a

00401300 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401300:	b580      	push	{r7, lr}
  401302:	b084      	sub	sp, #16
  401304:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401306:	4b1e      	ldr	r3, [pc, #120]	; (401380 <Reset_Handler+0x80>)
  401308:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  40130a:	4b1e      	ldr	r3, [pc, #120]	; (401384 <Reset_Handler+0x84>)
  40130c:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  40130e:	68fa      	ldr	r2, [r7, #12]
  401310:	68bb      	ldr	r3, [r7, #8]
  401312:	429a      	cmp	r2, r3
  401314:	d00c      	beq.n	401330 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401316:	e007      	b.n	401328 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401318:	68bb      	ldr	r3, [r7, #8]
  40131a:	1d1a      	adds	r2, r3, #4
  40131c:	60ba      	str	r2, [r7, #8]
  40131e:	68fa      	ldr	r2, [r7, #12]
  401320:	1d11      	adds	r1, r2, #4
  401322:	60f9      	str	r1, [r7, #12]
  401324:	6812      	ldr	r2, [r2, #0]
  401326:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401328:	68bb      	ldr	r3, [r7, #8]
  40132a:	4a17      	ldr	r2, [pc, #92]	; (401388 <Reset_Handler+0x88>)
  40132c:	4293      	cmp	r3, r2
  40132e:	d3f3      	bcc.n	401318 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401330:	4b16      	ldr	r3, [pc, #88]	; (40138c <Reset_Handler+0x8c>)
  401332:	60bb      	str	r3, [r7, #8]
  401334:	e004      	b.n	401340 <Reset_Handler+0x40>
                *pDest++ = 0;
  401336:	68bb      	ldr	r3, [r7, #8]
  401338:	1d1a      	adds	r2, r3, #4
  40133a:	60ba      	str	r2, [r7, #8]
  40133c:	2200      	movs	r2, #0
  40133e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  401340:	68bb      	ldr	r3, [r7, #8]
  401342:	4a13      	ldr	r2, [pc, #76]	; (401390 <Reset_Handler+0x90>)
  401344:	4293      	cmp	r3, r2
  401346:	d3f6      	bcc.n	401336 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401348:	4b12      	ldr	r3, [pc, #72]	; (401394 <Reset_Handler+0x94>)
  40134a:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40134c:	4a12      	ldr	r2, [pc, #72]	; (401398 <Reset_Handler+0x98>)
  40134e:	68fb      	ldr	r3, [r7, #12]
  401350:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401354:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401356:	4b11      	ldr	r3, [pc, #68]	; (40139c <Reset_Handler+0x9c>)
  401358:	4798      	blx	r3
  40135a:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  40135c:	4a10      	ldr	r2, [pc, #64]	; (4013a0 <Reset_Handler+0xa0>)
  40135e:	4b10      	ldr	r3, [pc, #64]	; (4013a0 <Reset_Handler+0xa0>)
  401360:	681b      	ldr	r3, [r3, #0]
  401362:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401366:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401368:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40136c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401370:	6878      	ldr	r0, [r7, #4]
  401372:	4b0c      	ldr	r3, [pc, #48]	; (4013a4 <Reset_Handler+0xa4>)
  401374:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401376:	4b0c      	ldr	r3, [pc, #48]	; (4013a8 <Reset_Handler+0xa8>)
  401378:	4798      	blx	r3

        /* Branch to main function */
        main();
  40137a:	4b0c      	ldr	r3, [pc, #48]	; (4013ac <Reset_Handler+0xac>)
  40137c:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  40137e:	e7fe      	b.n	40137e <Reset_Handler+0x7e>
  401380:	00402860 	.word	0x00402860
  401384:	20400000 	.word	0x20400000
  401388:	20400e1c 	.word	0x20400e1c
  40138c:	20400e1c 	.word	0x20400e1c
  401390:	20400ee0 	.word	0x20400ee0
  401394:	00400000 	.word	0x00400000
  401398:	e000ed00 	.word	0xe000ed00
  40139c:	00401279 	.word	0x00401279
  4013a0:	e000ed88 	.word	0xe000ed88
  4013a4:	004012d1 	.word	0x004012d1
  4013a8:	004026c1 	.word	0x004026c1
  4013ac:	004019ed 	.word	0x004019ed

004013b0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4013b0:	b480      	push	{r7}
  4013b2:	af00      	add	r7, sp, #0
        while (1) {
  4013b4:	e7fe      	b.n	4013b4 <Dummy_Handler+0x4>
	...

004013b8 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4013b8:	b480      	push	{r7}
  4013ba:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4013bc:	4b52      	ldr	r3, [pc, #328]	; (401508 <SystemCoreClockUpdate+0x150>)
  4013be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013c0:	f003 0303 	and.w	r3, r3, #3
  4013c4:	2b01      	cmp	r3, #1
  4013c6:	d014      	beq.n	4013f2 <SystemCoreClockUpdate+0x3a>
  4013c8:	2b01      	cmp	r3, #1
  4013ca:	d302      	bcc.n	4013d2 <SystemCoreClockUpdate+0x1a>
  4013cc:	2b02      	cmp	r3, #2
  4013ce:	d038      	beq.n	401442 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  4013d0:	e07a      	b.n	4014c8 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4013d2:	4b4e      	ldr	r3, [pc, #312]	; (40150c <SystemCoreClockUpdate+0x154>)
  4013d4:	695b      	ldr	r3, [r3, #20]
  4013d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4013da:	2b00      	cmp	r3, #0
  4013dc:	d004      	beq.n	4013e8 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013de:	4b4c      	ldr	r3, [pc, #304]	; (401510 <SystemCoreClockUpdate+0x158>)
  4013e0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4013e4:	601a      	str	r2, [r3, #0]
    break;
  4013e6:	e06f      	b.n	4014c8 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4013e8:	4b49      	ldr	r3, [pc, #292]	; (401510 <SystemCoreClockUpdate+0x158>)
  4013ea:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4013ee:	601a      	str	r2, [r3, #0]
    break;
  4013f0:	e06a      	b.n	4014c8 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013f2:	4b45      	ldr	r3, [pc, #276]	; (401508 <SystemCoreClockUpdate+0x150>)
  4013f4:	6a1b      	ldr	r3, [r3, #32]
  4013f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4013fa:	2b00      	cmp	r3, #0
  4013fc:	d003      	beq.n	401406 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4013fe:	4b44      	ldr	r3, [pc, #272]	; (401510 <SystemCoreClockUpdate+0x158>)
  401400:	4a44      	ldr	r2, [pc, #272]	; (401514 <SystemCoreClockUpdate+0x15c>)
  401402:	601a      	str	r2, [r3, #0]
    break;
  401404:	e060      	b.n	4014c8 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401406:	4b42      	ldr	r3, [pc, #264]	; (401510 <SystemCoreClockUpdate+0x158>)
  401408:	4a43      	ldr	r2, [pc, #268]	; (401518 <SystemCoreClockUpdate+0x160>)
  40140a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40140c:	4b3e      	ldr	r3, [pc, #248]	; (401508 <SystemCoreClockUpdate+0x150>)
  40140e:	6a1b      	ldr	r3, [r3, #32]
  401410:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401414:	2b10      	cmp	r3, #16
  401416:	d004      	beq.n	401422 <SystemCoreClockUpdate+0x6a>
  401418:	2b20      	cmp	r3, #32
  40141a:	d008      	beq.n	40142e <SystemCoreClockUpdate+0x76>
  40141c:	2b00      	cmp	r3, #0
  40141e:	d00e      	beq.n	40143e <SystemCoreClockUpdate+0x86>
          break;
  401420:	e00e      	b.n	401440 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  401422:	4b3b      	ldr	r3, [pc, #236]	; (401510 <SystemCoreClockUpdate+0x158>)
  401424:	681b      	ldr	r3, [r3, #0]
  401426:	005b      	lsls	r3, r3, #1
  401428:	4a39      	ldr	r2, [pc, #228]	; (401510 <SystemCoreClockUpdate+0x158>)
  40142a:	6013      	str	r3, [r2, #0]
          break;
  40142c:	e008      	b.n	401440 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  40142e:	4b38      	ldr	r3, [pc, #224]	; (401510 <SystemCoreClockUpdate+0x158>)
  401430:	681a      	ldr	r2, [r3, #0]
  401432:	4613      	mov	r3, r2
  401434:	005b      	lsls	r3, r3, #1
  401436:	4413      	add	r3, r2
  401438:	4a35      	ldr	r2, [pc, #212]	; (401510 <SystemCoreClockUpdate+0x158>)
  40143a:	6013      	str	r3, [r2, #0]
          break;
  40143c:	e000      	b.n	401440 <SystemCoreClockUpdate+0x88>
          break;
  40143e:	bf00      	nop
    break;
  401440:	e042      	b.n	4014c8 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401442:	4b31      	ldr	r3, [pc, #196]	; (401508 <SystemCoreClockUpdate+0x150>)
  401444:	6a1b      	ldr	r3, [r3, #32]
  401446:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40144a:	2b00      	cmp	r3, #0
  40144c:	d003      	beq.n	401456 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40144e:	4b30      	ldr	r3, [pc, #192]	; (401510 <SystemCoreClockUpdate+0x158>)
  401450:	4a30      	ldr	r2, [pc, #192]	; (401514 <SystemCoreClockUpdate+0x15c>)
  401452:	601a      	str	r2, [r3, #0]
  401454:	e01c      	b.n	401490 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401456:	4b2e      	ldr	r3, [pc, #184]	; (401510 <SystemCoreClockUpdate+0x158>)
  401458:	4a2f      	ldr	r2, [pc, #188]	; (401518 <SystemCoreClockUpdate+0x160>)
  40145a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40145c:	4b2a      	ldr	r3, [pc, #168]	; (401508 <SystemCoreClockUpdate+0x150>)
  40145e:	6a1b      	ldr	r3, [r3, #32]
  401460:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401464:	2b10      	cmp	r3, #16
  401466:	d004      	beq.n	401472 <SystemCoreClockUpdate+0xba>
  401468:	2b20      	cmp	r3, #32
  40146a:	d008      	beq.n	40147e <SystemCoreClockUpdate+0xc6>
  40146c:	2b00      	cmp	r3, #0
  40146e:	d00e      	beq.n	40148e <SystemCoreClockUpdate+0xd6>
          break;
  401470:	e00e      	b.n	401490 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  401472:	4b27      	ldr	r3, [pc, #156]	; (401510 <SystemCoreClockUpdate+0x158>)
  401474:	681b      	ldr	r3, [r3, #0]
  401476:	005b      	lsls	r3, r3, #1
  401478:	4a25      	ldr	r2, [pc, #148]	; (401510 <SystemCoreClockUpdate+0x158>)
  40147a:	6013      	str	r3, [r2, #0]
          break;
  40147c:	e008      	b.n	401490 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  40147e:	4b24      	ldr	r3, [pc, #144]	; (401510 <SystemCoreClockUpdate+0x158>)
  401480:	681a      	ldr	r2, [r3, #0]
  401482:	4613      	mov	r3, r2
  401484:	005b      	lsls	r3, r3, #1
  401486:	4413      	add	r3, r2
  401488:	4a21      	ldr	r2, [pc, #132]	; (401510 <SystemCoreClockUpdate+0x158>)
  40148a:	6013      	str	r3, [r2, #0]
          break;
  40148c:	e000      	b.n	401490 <SystemCoreClockUpdate+0xd8>
          break;
  40148e:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401490:	4b1d      	ldr	r3, [pc, #116]	; (401508 <SystemCoreClockUpdate+0x150>)
  401492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401494:	f003 0303 	and.w	r3, r3, #3
  401498:	2b02      	cmp	r3, #2
  40149a:	d114      	bne.n	4014c6 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40149c:	4b1a      	ldr	r3, [pc, #104]	; (401508 <SystemCoreClockUpdate+0x150>)
  40149e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014a0:	0c1b      	lsrs	r3, r3, #16
  4014a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4014a6:	3301      	adds	r3, #1
  4014a8:	4a19      	ldr	r2, [pc, #100]	; (401510 <SystemCoreClockUpdate+0x158>)
  4014aa:	6812      	ldr	r2, [r2, #0]
  4014ac:	fb02 f303 	mul.w	r3, r2, r3
  4014b0:	4a17      	ldr	r2, [pc, #92]	; (401510 <SystemCoreClockUpdate+0x158>)
  4014b2:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4014b4:	4b14      	ldr	r3, [pc, #80]	; (401508 <SystemCoreClockUpdate+0x150>)
  4014b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014b8:	b2db      	uxtb	r3, r3
  4014ba:	4a15      	ldr	r2, [pc, #84]	; (401510 <SystemCoreClockUpdate+0x158>)
  4014bc:	6812      	ldr	r2, [r2, #0]
  4014be:	fbb2 f3f3 	udiv	r3, r2, r3
  4014c2:	4a13      	ldr	r2, [pc, #76]	; (401510 <SystemCoreClockUpdate+0x158>)
  4014c4:	6013      	str	r3, [r2, #0]
    break;
  4014c6:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4014c8:	4b0f      	ldr	r3, [pc, #60]	; (401508 <SystemCoreClockUpdate+0x150>)
  4014ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014cc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014d0:	2b70      	cmp	r3, #112	; 0x70
  4014d2:	d108      	bne.n	4014e6 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  4014d4:	4b0e      	ldr	r3, [pc, #56]	; (401510 <SystemCoreClockUpdate+0x158>)
  4014d6:	681b      	ldr	r3, [r3, #0]
  4014d8:	4a10      	ldr	r2, [pc, #64]	; (40151c <SystemCoreClockUpdate+0x164>)
  4014da:	fba2 2303 	umull	r2, r3, r2, r3
  4014de:	085b      	lsrs	r3, r3, #1
  4014e0:	4a0b      	ldr	r2, [pc, #44]	; (401510 <SystemCoreClockUpdate+0x158>)
  4014e2:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  4014e4:	e00a      	b.n	4014fc <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4014e6:	4b08      	ldr	r3, [pc, #32]	; (401508 <SystemCoreClockUpdate+0x150>)
  4014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014ea:	091b      	lsrs	r3, r3, #4
  4014ec:	f003 0307 	and.w	r3, r3, #7
  4014f0:	4a07      	ldr	r2, [pc, #28]	; (401510 <SystemCoreClockUpdate+0x158>)
  4014f2:	6812      	ldr	r2, [r2, #0]
  4014f4:	fa22 f303 	lsr.w	r3, r2, r3
  4014f8:	4a05      	ldr	r2, [pc, #20]	; (401510 <SystemCoreClockUpdate+0x158>)
  4014fa:	6013      	str	r3, [r2, #0]
}
  4014fc:	bf00      	nop
  4014fe:	46bd      	mov	sp, r7
  401500:	f85d 7b04 	ldr.w	r7, [sp], #4
  401504:	4770      	bx	lr
  401506:	bf00      	nop
  401508:	400e0600 	.word	0x400e0600
  40150c:	400e1810 	.word	0x400e1810
  401510:	20400010 	.word	0x20400010
  401514:	00b71b00 	.word	0x00b71b00
  401518:	003d0900 	.word	0x003d0900
  40151c:	aaaaaaab 	.word	0xaaaaaaab

00401520 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401520:	b480      	push	{r7}
  401522:	b083      	sub	sp, #12
  401524:	af00      	add	r7, sp, #0
  401526:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401528:	687b      	ldr	r3, [r7, #4]
  40152a:	4a19      	ldr	r2, [pc, #100]	; (401590 <system_init_flash+0x70>)
  40152c:	4293      	cmp	r3, r2
  40152e:	d804      	bhi.n	40153a <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401530:	4b18      	ldr	r3, [pc, #96]	; (401594 <system_init_flash+0x74>)
  401532:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401536:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401538:	e023      	b.n	401582 <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  40153a:	687b      	ldr	r3, [r7, #4]
  40153c:	4a16      	ldr	r2, [pc, #88]	; (401598 <system_init_flash+0x78>)
  40153e:	4293      	cmp	r3, r2
  401540:	d803      	bhi.n	40154a <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401542:	4b14      	ldr	r3, [pc, #80]	; (401594 <system_init_flash+0x74>)
  401544:	4a15      	ldr	r2, [pc, #84]	; (40159c <system_init_flash+0x7c>)
  401546:	601a      	str	r2, [r3, #0]
}
  401548:	e01b      	b.n	401582 <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  40154a:	687b      	ldr	r3, [r7, #4]
  40154c:	4a14      	ldr	r2, [pc, #80]	; (4015a0 <system_init_flash+0x80>)
  40154e:	4293      	cmp	r3, r2
  401550:	d803      	bhi.n	40155a <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401552:	4b10      	ldr	r3, [pc, #64]	; (401594 <system_init_flash+0x74>)
  401554:	4a13      	ldr	r2, [pc, #76]	; (4015a4 <system_init_flash+0x84>)
  401556:	601a      	str	r2, [r3, #0]
}
  401558:	e013      	b.n	401582 <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40155a:	687b      	ldr	r3, [r7, #4]
  40155c:	4a12      	ldr	r2, [pc, #72]	; (4015a8 <system_init_flash+0x88>)
  40155e:	4293      	cmp	r3, r2
  401560:	d803      	bhi.n	40156a <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401562:	4b0c      	ldr	r3, [pc, #48]	; (401594 <system_init_flash+0x74>)
  401564:	4a11      	ldr	r2, [pc, #68]	; (4015ac <system_init_flash+0x8c>)
  401566:	601a      	str	r2, [r3, #0]
}
  401568:	e00b      	b.n	401582 <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40156a:	687b      	ldr	r3, [r7, #4]
  40156c:	4a10      	ldr	r2, [pc, #64]	; (4015b0 <system_init_flash+0x90>)
  40156e:	4293      	cmp	r3, r2
  401570:	d804      	bhi.n	40157c <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401572:	4b08      	ldr	r3, [pc, #32]	; (401594 <system_init_flash+0x74>)
  401574:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401578:	601a      	str	r2, [r3, #0]
}
  40157a:	e002      	b.n	401582 <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40157c:	4b05      	ldr	r3, [pc, #20]	; (401594 <system_init_flash+0x74>)
  40157e:	4a0d      	ldr	r2, [pc, #52]	; (4015b4 <system_init_flash+0x94>)
  401580:	601a      	str	r2, [r3, #0]
}
  401582:	bf00      	nop
  401584:	370c      	adds	r7, #12
  401586:	46bd      	mov	sp, r7
  401588:	f85d 7b04 	ldr.w	r7, [sp], #4
  40158c:	4770      	bx	lr
  40158e:	bf00      	nop
  401590:	01312cff 	.word	0x01312cff
  401594:	400e0c00 	.word	0x400e0c00
  401598:	026259ff 	.word	0x026259ff
  40159c:	04000100 	.word	0x04000100
  4015a0:	039386ff 	.word	0x039386ff
  4015a4:	04000200 	.word	0x04000200
  4015a8:	04c4b3ff 	.word	0x04c4b3ff
  4015ac:	04000300 	.word	0x04000300
  4015b0:	05f5e0ff 	.word	0x05f5e0ff
  4015b4:	04000500 	.word	0x04000500

004015b8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4015b8:	b480      	push	{r7}
  4015ba:	b083      	sub	sp, #12
  4015bc:	af00      	add	r7, sp, #0
  4015be:	4603      	mov	r3, r0
  4015c0:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4015c2:	4909      	ldr	r1, [pc, #36]	; (4015e8 <NVIC_EnableIRQ+0x30>)
  4015c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4015c8:	095b      	lsrs	r3, r3, #5
  4015ca:	79fa      	ldrb	r2, [r7, #7]
  4015cc:	f002 021f 	and.w	r2, r2, #31
  4015d0:	2001      	movs	r0, #1
  4015d2:	fa00 f202 	lsl.w	r2, r0, r2
  4015d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4015da:	bf00      	nop
  4015dc:	370c      	adds	r7, #12
  4015de:	46bd      	mov	sp, r7
  4015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015e4:	4770      	bx	lr
  4015e6:	bf00      	nop
  4015e8:	e000e100 	.word	0xe000e100

004015ec <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4015ec:	b480      	push	{r7}
  4015ee:	b083      	sub	sp, #12
  4015f0:	af00      	add	r7, sp, #0
  4015f2:	4603      	mov	r3, r0
  4015f4:	6039      	str	r1, [r7, #0]
  4015f6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4015f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4015fc:	2b00      	cmp	r3, #0
  4015fe:	da0b      	bge.n	401618 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401600:	490d      	ldr	r1, [pc, #52]	; (401638 <NVIC_SetPriority+0x4c>)
  401602:	79fb      	ldrb	r3, [r7, #7]
  401604:	f003 030f 	and.w	r3, r3, #15
  401608:	3b04      	subs	r3, #4
  40160a:	683a      	ldr	r2, [r7, #0]
  40160c:	b2d2      	uxtb	r2, r2
  40160e:	0152      	lsls	r2, r2, #5
  401610:	b2d2      	uxtb	r2, r2
  401612:	440b      	add	r3, r1
  401614:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  401616:	e009      	b.n	40162c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401618:	4908      	ldr	r1, [pc, #32]	; (40163c <NVIC_SetPriority+0x50>)
  40161a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40161e:	683a      	ldr	r2, [r7, #0]
  401620:	b2d2      	uxtb	r2, r2
  401622:	0152      	lsls	r2, r2, #5
  401624:	b2d2      	uxtb	r2, r2
  401626:	440b      	add	r3, r1
  401628:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  40162c:	bf00      	nop
  40162e:	370c      	adds	r7, #12
  401630:	46bd      	mov	sp, r7
  401632:	f85d 7b04 	ldr.w	r7, [sp], #4
  401636:	4770      	bx	lr
  401638:	e000ed00 	.word	0xe000ed00
  40163c:	e000e100 	.word	0xe000e100

00401640 <osc_get_rate>:
{
  401640:	b480      	push	{r7}
  401642:	b083      	sub	sp, #12
  401644:	af00      	add	r7, sp, #0
  401646:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401648:	687b      	ldr	r3, [r7, #4]
  40164a:	2b07      	cmp	r3, #7
  40164c:	d825      	bhi.n	40169a <osc_get_rate+0x5a>
  40164e:	a201      	add	r2, pc, #4	; (adr r2, 401654 <osc_get_rate+0x14>)
  401650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401654:	00401675 	.word	0x00401675
  401658:	0040167b 	.word	0x0040167b
  40165c:	00401681 	.word	0x00401681
  401660:	00401687 	.word	0x00401687
  401664:	0040168b 	.word	0x0040168b
  401668:	0040168f 	.word	0x0040168f
  40166c:	00401693 	.word	0x00401693
  401670:	00401697 	.word	0x00401697
		return OSC_SLCK_32K_RC_HZ;
  401674:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401678:	e010      	b.n	40169c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  40167a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40167e:	e00d      	b.n	40169c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401680:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401684:	e00a      	b.n	40169c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401686:	4b08      	ldr	r3, [pc, #32]	; (4016a8 <osc_get_rate+0x68>)
  401688:	e008      	b.n	40169c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  40168a:	4b08      	ldr	r3, [pc, #32]	; (4016ac <osc_get_rate+0x6c>)
  40168c:	e006      	b.n	40169c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40168e:	4b08      	ldr	r3, [pc, #32]	; (4016b0 <osc_get_rate+0x70>)
  401690:	e004      	b.n	40169c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401692:	4b07      	ldr	r3, [pc, #28]	; (4016b0 <osc_get_rate+0x70>)
  401694:	e002      	b.n	40169c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401696:	4b06      	ldr	r3, [pc, #24]	; (4016b0 <osc_get_rate+0x70>)
  401698:	e000      	b.n	40169c <osc_get_rate+0x5c>
	return 0;
  40169a:	2300      	movs	r3, #0
}
  40169c:	4618      	mov	r0, r3
  40169e:	370c      	adds	r7, #12
  4016a0:	46bd      	mov	sp, r7
  4016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016a6:	4770      	bx	lr
  4016a8:	003d0900 	.word	0x003d0900
  4016ac:	007a1200 	.word	0x007a1200
  4016b0:	00b71b00 	.word	0x00b71b00

004016b4 <sysclk_get_main_hz>:
{
  4016b4:	b580      	push	{r7, lr}
  4016b6:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4016b8:	2006      	movs	r0, #6
  4016ba:	4b05      	ldr	r3, [pc, #20]	; (4016d0 <sysclk_get_main_hz+0x1c>)
  4016bc:	4798      	blx	r3
  4016be:	4602      	mov	r2, r0
  4016c0:	4613      	mov	r3, r2
  4016c2:	009b      	lsls	r3, r3, #2
  4016c4:	4413      	add	r3, r2
  4016c6:	009a      	lsls	r2, r3, #2
  4016c8:	4413      	add	r3, r2
}
  4016ca:	4618      	mov	r0, r3
  4016cc:	bd80      	pop	{r7, pc}
  4016ce:	bf00      	nop
  4016d0:	00401641 	.word	0x00401641

004016d4 <sysclk_get_cpu_hz>:
{
  4016d4:	b580      	push	{r7, lr}
  4016d6:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4016d8:	4b02      	ldr	r3, [pc, #8]	; (4016e4 <sysclk_get_cpu_hz+0x10>)
  4016da:	4798      	blx	r3
  4016dc:	4603      	mov	r3, r0
}
  4016de:	4618      	mov	r0, r3
  4016e0:	bd80      	pop	{r7, pc}
  4016e2:	bf00      	nop
  4016e4:	004016b5 	.word	0x004016b5

004016e8 <but1_callback>:

/************************************************************************/
/* interrupcoes                                                         */
/************************************************************************/

void but1_callback(void){
  4016e8:	b480      	push	{r7}
  4016ea:	af00      	add	r7, sp, #0
	flag = !flag;
  4016ec:	4b07      	ldr	r3, [pc, #28]	; (40170c <but1_callback+0x24>)
  4016ee:	781b      	ldrb	r3, [r3, #0]
  4016f0:	b2db      	uxtb	r3, r3
  4016f2:	2b00      	cmp	r3, #0
  4016f4:	bf0c      	ite	eq
  4016f6:	2301      	moveq	r3, #1
  4016f8:	2300      	movne	r3, #0
  4016fa:	b2db      	uxtb	r3, r3
  4016fc:	461a      	mov	r2, r3
  4016fe:	4b03      	ldr	r3, [pc, #12]	; (40170c <but1_callback+0x24>)
  401700:	701a      	strb	r2, [r3, #0]
}
  401702:	bf00      	nop
  401704:	46bd      	mov	sp, r7
  401706:	f85d 7b04 	ldr.w	r7, [sp], #4
  40170a:	4770      	bx	lr
  40170c:	20400eb4 	.word	0x20400eb4

00401710 <but2_callback>:

void but2_callback(void){
  401710:	b480      	push	{r7}
  401712:	af00      	add	r7, sp, #0
	flag = false;
  401714:	4b09      	ldr	r3, [pc, #36]	; (40173c <but2_callback+0x2c>)
  401716:	2200      	movs	r2, #0
  401718:	701a      	strb	r2, [r3, #0]
	musica++;
  40171a:	4b09      	ldr	r3, [pc, #36]	; (401740 <but2_callback+0x30>)
  40171c:	681b      	ldr	r3, [r3, #0]
  40171e:	3301      	adds	r3, #1
  401720:	4a07      	ldr	r2, [pc, #28]	; (401740 <but2_callback+0x30>)
  401722:	6013      	str	r3, [r2, #0]
	if (musica == 3) musica = 0;
  401724:	4b06      	ldr	r3, [pc, #24]	; (401740 <but2_callback+0x30>)
  401726:	681b      	ldr	r3, [r3, #0]
  401728:	2b03      	cmp	r3, #3
  40172a:	d102      	bne.n	401732 <but2_callback+0x22>
  40172c:	4b04      	ldr	r3, [pc, #16]	; (401740 <but2_callback+0x30>)
  40172e:	2200      	movs	r2, #0
  401730:	601a      	str	r2, [r3, #0]
}
  401732:	bf00      	nop
  401734:	46bd      	mov	sp, r7
  401736:	f85d 7b04 	ldr.w	r7, [sp], #4
  40173a:	4770      	bx	lr
  40173c:	20400eb4 	.word	0x20400eb4
  401740:	20400eb8 	.word	0x20400eb8

00401744 <init>:
/* funcoes                                                              */
/************************************************************************/

// Funo de inicializao do uC
void init(void)
{
  401744:	b590      	push	{r4, r7, lr}
  401746:	b083      	sub	sp, #12
  401748:	af02      	add	r7, sp, #8
	// Initialize the board clock
	sysclk_init();
  40174a:	4b2f      	ldr	r3, [pc, #188]	; (401808 <init+0xc4>)
  40174c:	4798      	blx	r3
	
	// Desativa WatchDog Timer
	WDT->WDT_MR = WDT_MR_WDDIS;
  40174e:	4b2f      	ldr	r3, [pc, #188]	; (40180c <init+0xc8>)
  401750:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401754:	605a      	str	r2, [r3, #4]
	
	// Ativa o PIO na qual o LED foi conectado
	// para que possamos controlar o LED.
	pmc_enable_periph_clk(LED_PIO_ID);
  401756:	200c      	movs	r0, #12
  401758:	4b2d      	ldr	r3, [pc, #180]	; (401810 <init+0xcc>)
  40175a:	4798      	blx	r3
	
	//Inicializa PC8 como sada
	pio_set_output(LED_PIO, LED_PIO_IDX_MASK, 0, 0, 0);
  40175c:	2300      	movs	r3, #0
  40175e:	9300      	str	r3, [sp, #0]
  401760:	2300      	movs	r3, #0
  401762:	2200      	movs	r2, #0
  401764:	f44f 7180 	mov.w	r1, #256	; 0x100
  401768:	482a      	ldr	r0, [pc, #168]	; (401814 <init+0xd0>)
  40176a:	4c2b      	ldr	r4, [pc, #172]	; (401818 <init+0xd4>)
  40176c:	47a0      	blx	r4
	
	pmc_enable_periph_clk(BUZ_PIO_ID);
  40176e:	2010      	movs	r0, #16
  401770:	4b27      	ldr	r3, [pc, #156]	; (401810 <init+0xcc>)
  401772:	4798      	blx	r3
		
	pio_set_output(BUZ_PIO, BUZ_PIO_IDX_MASK, 0, 0, 0);
  401774:	2300      	movs	r3, #0
  401776:	9300      	str	r3, [sp, #0]
  401778:	2300      	movs	r3, #0
  40177a:	2200      	movs	r2, #0
  40177c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401780:	4826      	ldr	r0, [pc, #152]	; (40181c <init+0xd8>)
  401782:	4c25      	ldr	r4, [pc, #148]	; (401818 <init+0xd4>)
  401784:	47a0      	blx	r4
	
	// Inicializa PIO do botao
	pmc_enable_periph_clk(BUT1_PIO_ID);
  401786:	200c      	movs	r0, #12
  401788:	4b21      	ldr	r3, [pc, #132]	; (401810 <init+0xcc>)
  40178a:	4798      	blx	r3
	pmc_enable_periph_clk(BUT2_PIO_ID);
  40178c:	200a      	movs	r0, #10
  40178e:	4b20      	ldr	r3, [pc, #128]	; (401810 <init+0xcc>)
  401790:	4798      	blx	r3
	
	pio_configure(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK, PIO_PULLUP);
  401792:	2301      	movs	r3, #1
  401794:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401798:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40179c:	481d      	ldr	r0, [pc, #116]	; (401814 <init+0xd0>)
  40179e:	4c20      	ldr	r4, [pc, #128]	; (401820 <init+0xdc>)
  4017a0:	47a0      	blx	r4
	pio_configure(BUT2_PIO, PIO_INPUT, BUT2_PIO_IDX_MASK, PIO_PULLUP);
  4017a2:	2301      	movs	r3, #1
  4017a4:	2210      	movs	r2, #16
  4017a6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4017aa:	481e      	ldr	r0, [pc, #120]	; (401824 <init+0xe0>)
  4017ac:	4c1c      	ldr	r4, [pc, #112]	; (401820 <init+0xdc>)
  4017ae:	47a0      	blx	r4

	// Configura interrupo no pino referente ao botao e associa
	// funo de callback caso uma interrupo for gerada
	// a funo de callback  a: but_callback()
	pio_handler_set(BUT1_PIO,
  4017b0:	4b1d      	ldr	r3, [pc, #116]	; (401828 <init+0xe4>)
  4017b2:	9300      	str	r3, [sp, #0]
  4017b4:	2370      	movs	r3, #112	; 0x70
  4017b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4017ba:	210c      	movs	r1, #12
  4017bc:	4815      	ldr	r0, [pc, #84]	; (401814 <init+0xd0>)
  4017be:	4c1b      	ldr	r4, [pc, #108]	; (40182c <init+0xe8>)
  4017c0:	47a0      	blx	r4
	BUT1_PIO_ID,
	BUT1_PIO_IDX_MASK,
	PIO_IT_RISE_EDGE,
	but1_callback);
	
	pio_handler_set(BUT2_PIO,
  4017c2:	4b1b      	ldr	r3, [pc, #108]	; (401830 <init+0xec>)
  4017c4:	9300      	str	r3, [sp, #0]
  4017c6:	2370      	movs	r3, #112	; 0x70
  4017c8:	2210      	movs	r2, #16
  4017ca:	210a      	movs	r1, #10
  4017cc:	4815      	ldr	r0, [pc, #84]	; (401824 <init+0xe0>)
  4017ce:	4c17      	ldr	r4, [pc, #92]	; (40182c <init+0xe8>)
  4017d0:	47a0      	blx	r4
	BUT2_PIO_IDX_MASK,
	PIO_IT_RISE_EDGE,
	but2_callback);

	// Ativa interrupo
	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  4017d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4017d6:	480f      	ldr	r0, [pc, #60]	; (401814 <init+0xd0>)
  4017d8:	4b16      	ldr	r3, [pc, #88]	; (401834 <init+0xf0>)
  4017da:	4798      	blx	r3
	pio_enable_interrupt(BUT2_PIO, BUT2_PIO_IDX_MASK);
  4017dc:	2110      	movs	r1, #16
  4017de:	4811      	ldr	r0, [pc, #68]	; (401824 <init+0xe0>)
  4017e0:	4b14      	ldr	r3, [pc, #80]	; (401834 <init+0xf0>)
  4017e2:	4798      	blx	r3

	// Configura NVIC para receber interrupcoes do PIO do botao
	// com prioridade 4 (quanto mais prximo de 0 maior)
	NVIC_EnableIRQ(BUT1_PIO_ID);
  4017e4:	200c      	movs	r0, #12
  4017e6:	4b14      	ldr	r3, [pc, #80]	; (401838 <init+0xf4>)
  4017e8:	4798      	blx	r3
	NVIC_SetPriority(BUT1_PIO_ID, 4); // Prioridade 4
  4017ea:	2104      	movs	r1, #4
  4017ec:	200c      	movs	r0, #12
  4017ee:	4b13      	ldr	r3, [pc, #76]	; (40183c <init+0xf8>)
  4017f0:	4798      	blx	r3
	
	NVIC_EnableIRQ(BUT2_PIO_ID);
  4017f2:	200a      	movs	r0, #10
  4017f4:	4b10      	ldr	r3, [pc, #64]	; (401838 <init+0xf4>)
  4017f6:	4798      	blx	r3
	NVIC_SetPriority(BUT2_PIO_ID, 4); // Prioridade 4
  4017f8:	2104      	movs	r1, #4
  4017fa:	200a      	movs	r0, #10
  4017fc:	4b0f      	ldr	r3, [pc, #60]	; (40183c <init+0xf8>)
  4017fe:	4798      	blx	r3
}
  401800:	bf00      	nop
  401802:	3704      	adds	r7, #4
  401804:	46bd      	mov	sp, r7
  401806:	bd90      	pop	{r4, r7, pc}
  401808:	004004ad 	.word	0x004004ad
  40180c:	400e1850 	.word	0x400e1850
  401810:	00400db1 	.word	0x00400db1
  401814:	400e1200 	.word	0x400e1200
  401818:	0040071d 	.word	0x0040071d
  40181c:	400e1400 	.word	0x400e1400
  401820:	00400781 	.word	0x00400781
  401824:	400e0e00 	.word	0x400e0e00
  401828:	004016e9 	.word	0x004016e9
  40182c:	004009d5 	.word	0x004009d5
  401830:	00401711 	.word	0x00401711
  401834:	004008b9 	.word	0x004008b9
  401838:	004015b9 	.word	0x004015b9
  40183c:	004015ed 	.word	0x004015ed

00401840 <buzz>:

void buzz(int freq, int len) {
  401840:	b5f0      	push	{r4, r5, r6, r7, lr}
  401842:	b087      	sub	sp, #28
  401844:	af00      	add	r7, sp, #0
  401846:	6078      	str	r0, [r7, #4]
  401848:	6039      	str	r1, [r7, #0]
	pio_set(BUZ_PIO, BUZ_PIO_IDX_MASK);
  40184a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40184e:	485c      	ldr	r0, [pc, #368]	; (4019c0 <buzz+0x180>)
  401850:	4b5c      	ldr	r3, [pc, #368]	; (4019c4 <buzz+0x184>)
  401852:	4798      	blx	r3
	
	int delay = 1000000 / freq / 2;
  401854:	4a5c      	ldr	r2, [pc, #368]	; (4019c8 <buzz+0x188>)
  401856:	687b      	ldr	r3, [r7, #4]
  401858:	fb92 f3f3 	sdiv	r3, r2, r3
  40185c:	613b      	str	r3, [r7, #16]
	
	int ciclos = freq * len / 1000;
  40185e:	687b      	ldr	r3, [r7, #4]
  401860:	683a      	ldr	r2, [r7, #0]
  401862:	fb02 f303 	mul.w	r3, r2, r3
  401866:	4a59      	ldr	r2, [pc, #356]	; (4019cc <buzz+0x18c>)
  401868:	fb82 1203 	smull	r1, r2, r2, r3
  40186c:	1192      	asrs	r2, r2, #6
  40186e:	17db      	asrs	r3, r3, #31
  401870:	1ad3      	subs	r3, r2, r3
  401872:	60fb      	str	r3, [r7, #12]
	
	for (int i = 0; i < ciclos; i++) {
  401874:	2300      	movs	r3, #0
  401876:	617b      	str	r3, [r7, #20]
  401878:	e094      	b.n	4019a4 <buzz+0x164>
		pio_set(BUZ_PIO, BUZ_PIO_IDX_MASK);
  40187a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40187e:	4850      	ldr	r0, [pc, #320]	; (4019c0 <buzz+0x180>)
  401880:	4b50      	ldr	r3, [pc, #320]	; (4019c4 <buzz+0x184>)
  401882:	4798      	blx	r3
		pio_clear(LED_PIO, LED_PIO_IDX_MASK);
  401884:	f44f 7180 	mov.w	r1, #256	; 0x100
  401888:	4851      	ldr	r0, [pc, #324]	; (4019d0 <buzz+0x190>)
  40188a:	4b52      	ldr	r3, [pc, #328]	; (4019d4 <buzz+0x194>)
  40188c:	4798      	blx	r3
		delay_us(delay);
  40188e:	693b      	ldr	r3, [r7, #16]
  401890:	2b00      	cmp	r3, #0
  401892:	d024      	beq.n	4018de <buzz+0x9e>
  401894:	693b      	ldr	r3, [r7, #16]
  401896:	461d      	mov	r5, r3
  401898:	ea4f 76e5 	mov.w	r6, r5, asr #31
  40189c:	4b4e      	ldr	r3, [pc, #312]	; (4019d8 <buzz+0x198>)
  40189e:	4798      	blx	r3
  4018a0:	4603      	mov	r3, r0
  4018a2:	f04f 0400 	mov.w	r4, #0
  4018a6:	fb03 f106 	mul.w	r1, r3, r6
  4018aa:	fb05 f204 	mul.w	r2, r5, r4
  4018ae:	440a      	add	r2, r1
  4018b0:	fba5 3403 	umull	r3, r4, r5, r3
  4018b4:	4422      	add	r2, r4
  4018b6:	4614      	mov	r4, r2
  4018b8:	4948      	ldr	r1, [pc, #288]	; (4019dc <buzz+0x19c>)
  4018ba:	f04f 0200 	mov.w	r2, #0
  4018be:	185d      	adds	r5, r3, r1
  4018c0:	eb44 0602 	adc.w	r6, r4, r2
  4018c4:	4628      	mov	r0, r5
  4018c6:	4631      	mov	r1, r6
  4018c8:	4c45      	ldr	r4, [pc, #276]	; (4019e0 <buzz+0x1a0>)
  4018ca:	4a46      	ldr	r2, [pc, #280]	; (4019e4 <buzz+0x1a4>)
  4018cc:	f04f 0300 	mov.w	r3, #0
  4018d0:	47a0      	blx	r4
  4018d2:	4603      	mov	r3, r0
  4018d4:	460c      	mov	r4, r1
  4018d6:	4618      	mov	r0, r3
  4018d8:	4b43      	ldr	r3, [pc, #268]	; (4019e8 <buzz+0x1a8>)
  4018da:	4798      	blx	r3
  4018dc:	e016      	b.n	40190c <buzz+0xcc>
  4018de:	4b3e      	ldr	r3, [pc, #248]	; (4019d8 <buzz+0x198>)
  4018e0:	4798      	blx	r3
  4018e2:	4603      	mov	r3, r0
  4018e4:	f04f 0400 	mov.w	r4, #0
  4018e8:	493c      	ldr	r1, [pc, #240]	; (4019dc <buzz+0x19c>)
  4018ea:	f04f 0200 	mov.w	r2, #0
  4018ee:	185d      	adds	r5, r3, r1
  4018f0:	eb44 0602 	adc.w	r6, r4, r2
  4018f4:	4628      	mov	r0, r5
  4018f6:	4631      	mov	r1, r6
  4018f8:	4c39      	ldr	r4, [pc, #228]	; (4019e0 <buzz+0x1a0>)
  4018fa:	4a3a      	ldr	r2, [pc, #232]	; (4019e4 <buzz+0x1a4>)
  4018fc:	f04f 0300 	mov.w	r3, #0
  401900:	47a0      	blx	r4
  401902:	4603      	mov	r3, r0
  401904:	460c      	mov	r4, r1
  401906:	4618      	mov	r0, r3
  401908:	4b37      	ldr	r3, [pc, #220]	; (4019e8 <buzz+0x1a8>)
  40190a:	4798      	blx	r3
		pio_clear(BUZ_PIO, BUZ_PIO_IDX_MASK);
  40190c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401910:	482b      	ldr	r0, [pc, #172]	; (4019c0 <buzz+0x180>)
  401912:	4b30      	ldr	r3, [pc, #192]	; (4019d4 <buzz+0x194>)
  401914:	4798      	blx	r3
		pio_set(LED_PIO, LED_PIO_IDX_MASK);
  401916:	f44f 7180 	mov.w	r1, #256	; 0x100
  40191a:	482d      	ldr	r0, [pc, #180]	; (4019d0 <buzz+0x190>)
  40191c:	4b29      	ldr	r3, [pc, #164]	; (4019c4 <buzz+0x184>)
  40191e:	4798      	blx	r3
		delay_us(delay);
  401920:	693b      	ldr	r3, [r7, #16]
  401922:	2b00      	cmp	r3, #0
  401924:	d024      	beq.n	401970 <buzz+0x130>
  401926:	693b      	ldr	r3, [r7, #16]
  401928:	461d      	mov	r5, r3
  40192a:	ea4f 76e5 	mov.w	r6, r5, asr #31
  40192e:	4b2a      	ldr	r3, [pc, #168]	; (4019d8 <buzz+0x198>)
  401930:	4798      	blx	r3
  401932:	4603      	mov	r3, r0
  401934:	f04f 0400 	mov.w	r4, #0
  401938:	fb03 f106 	mul.w	r1, r3, r6
  40193c:	fb05 f204 	mul.w	r2, r5, r4
  401940:	440a      	add	r2, r1
  401942:	fba5 3403 	umull	r3, r4, r5, r3
  401946:	4422      	add	r2, r4
  401948:	4614      	mov	r4, r2
  40194a:	4924      	ldr	r1, [pc, #144]	; (4019dc <buzz+0x19c>)
  40194c:	f04f 0200 	mov.w	r2, #0
  401950:	185d      	adds	r5, r3, r1
  401952:	eb44 0602 	adc.w	r6, r4, r2
  401956:	4628      	mov	r0, r5
  401958:	4631      	mov	r1, r6
  40195a:	4c21      	ldr	r4, [pc, #132]	; (4019e0 <buzz+0x1a0>)
  40195c:	4a21      	ldr	r2, [pc, #132]	; (4019e4 <buzz+0x1a4>)
  40195e:	f04f 0300 	mov.w	r3, #0
  401962:	47a0      	blx	r4
  401964:	4603      	mov	r3, r0
  401966:	460c      	mov	r4, r1
  401968:	4618      	mov	r0, r3
  40196a:	4b1f      	ldr	r3, [pc, #124]	; (4019e8 <buzz+0x1a8>)
  40196c:	4798      	blx	r3
  40196e:	e016      	b.n	40199e <buzz+0x15e>
  401970:	4b19      	ldr	r3, [pc, #100]	; (4019d8 <buzz+0x198>)
  401972:	4798      	blx	r3
  401974:	4603      	mov	r3, r0
  401976:	f04f 0400 	mov.w	r4, #0
  40197a:	4918      	ldr	r1, [pc, #96]	; (4019dc <buzz+0x19c>)
  40197c:	f04f 0200 	mov.w	r2, #0
  401980:	185d      	adds	r5, r3, r1
  401982:	eb44 0602 	adc.w	r6, r4, r2
  401986:	4628      	mov	r0, r5
  401988:	4631      	mov	r1, r6
  40198a:	4c15      	ldr	r4, [pc, #84]	; (4019e0 <buzz+0x1a0>)
  40198c:	4a15      	ldr	r2, [pc, #84]	; (4019e4 <buzz+0x1a4>)
  40198e:	f04f 0300 	mov.w	r3, #0
  401992:	47a0      	blx	r4
  401994:	4603      	mov	r3, r0
  401996:	460c      	mov	r4, r1
  401998:	4618      	mov	r0, r3
  40199a:	4b13      	ldr	r3, [pc, #76]	; (4019e8 <buzz+0x1a8>)
  40199c:	4798      	blx	r3
	for (int i = 0; i < ciclos; i++) {
  40199e:	697b      	ldr	r3, [r7, #20]
  4019a0:	3301      	adds	r3, #1
  4019a2:	617b      	str	r3, [r7, #20]
  4019a4:	697a      	ldr	r2, [r7, #20]
  4019a6:	68fb      	ldr	r3, [r7, #12]
  4019a8:	429a      	cmp	r2, r3
  4019aa:	f6ff af66 	blt.w	40187a <buzz+0x3a>
		
	}
	
	pio_clear(BUZ_PIO, BUZ_PIO_IDX_MASK);
  4019ae:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4019b2:	4803      	ldr	r0, [pc, #12]	; (4019c0 <buzz+0x180>)
  4019b4:	4b07      	ldr	r3, [pc, #28]	; (4019d4 <buzz+0x194>)
  4019b6:	4798      	blx	r3
}
  4019b8:	bf00      	nop
  4019ba:	371c      	adds	r7, #28
  4019bc:	46bd      	mov	sp, r7
  4019be:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4019c0:	400e1400 	.word	0x400e1400
  4019c4:	00400555 	.word	0x00400555
  4019c8:	0007a120 	.word	0x0007a120
  4019cc:	10624dd3 	.word	0x10624dd3
  4019d0:	400e1200 	.word	0x400e1200
  4019d4:	00400571 	.word	0x00400571
  4019d8:	004016d5 	.word	0x004016d5
  4019dc:	005a83df 	.word	0x005a83df
  4019e0:	00401b91 	.word	0x00401b91
  4019e4:	005a83e0 	.word	0x005a83e0
  4019e8:	20400001 	.word	0x20400001

004019ec <main>:
int array_tempo[] = {&tempo, &underworld_tempo, &fur_tempo};
float array_velocidade[] = {1.30, 1.30, 0.20};

// Funcao principal chamada na inicalizacao do uC.
int main(void)
{	
  4019ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  4019ee:	b085      	sub	sp, #20
  4019f0:	af00      	add	r7, sp, #0
  init();
  4019f2:	4b57      	ldr	r3, [pc, #348]	; (401b50 <main+0x164>)
  4019f4:	4798      	blx	r3
  flag = false;
  4019f6:	4b57      	ldr	r3, [pc, #348]	; (401b54 <main+0x168>)
  4019f8:	2200      	movs	r2, #0
  4019fa:	701a      	strb	r2, [r3, #0]
  melody[0] = sizeof(melody) / 4; // / sizeOf(int);
  4019fc:	4b56      	ldr	r3, [pc, #344]	; (401b58 <main+0x16c>)
  4019fe:	224e      	movs	r2, #78	; 0x4e
  401a00:	601a      	str	r2, [r3, #0]
  underworld_melody[0] = sizeof(underworld_tempo) / 4;
  401a02:	4b56      	ldr	r3, [pc, #344]	; (401b5c <main+0x170>)
  401a04:	2239      	movs	r2, #57	; 0x39
  401a06:	601a      	str	r2, [r3, #0]

  // super loop
  // aplicacoes embarcadas no devem sair do while(1).
  while (1)
  {
	  if(!flag) pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401a08:	4b52      	ldr	r3, [pc, #328]	; (401b54 <main+0x168>)
  401a0a:	781b      	ldrb	r3, [r3, #0]
  401a0c:	b2db      	uxtb	r3, r3
  401a0e:	2b00      	cmp	r3, #0
  401a10:	d102      	bne.n	401a18 <main+0x2c>
  401a12:	2002      	movs	r0, #2
  401a14:	4b52      	ldr	r3, [pc, #328]	; (401b60 <main+0x174>)
  401a16:	4798      	blx	r3
	  if (flag){
  401a18:	4b4e      	ldr	r3, [pc, #312]	; (401b54 <main+0x168>)
  401a1a:	781b      	ldrb	r3, [r3, #0]
  401a1c:	b2db      	uxtb	r3, r3
  401a1e:	2b00      	cmp	r3, #0
  401a20:	d0f2      	beq.n	401a08 <main+0x1c>
		  int size = *((int *) array_melody[musica] + 0);
  401a22:	4b50      	ldr	r3, [pc, #320]	; (401b64 <main+0x178>)
  401a24:	681b      	ldr	r3, [r3, #0]
  401a26:	4a50      	ldr	r2, [pc, #320]	; (401b68 <main+0x17c>)
  401a28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  401a2c:	681b      	ldr	r3, [r3, #0]
  401a2e:	60bb      	str	r3, [r7, #8]
		  for (int i = 0; (i <= size) && flag; i++) {
  401a30:	2300      	movs	r3, #0
  401a32:	60fb      	str	r3, [r7, #12]
  401a34:	e07d      	b.n	401b32 <main+0x146>
				buzz(*((int *) array_melody[musica] + i), 1000 / *((int *) array_tempo[musica] + i));
  401a36:	68fb      	ldr	r3, [r7, #12]
  401a38:	009b      	lsls	r3, r3, #2
  401a3a:	4a4a      	ldr	r2, [pc, #296]	; (401b64 <main+0x178>)
  401a3c:	6812      	ldr	r2, [r2, #0]
  401a3e:	494a      	ldr	r1, [pc, #296]	; (401b68 <main+0x17c>)
  401a40:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
  401a44:	4413      	add	r3, r2
  401a46:	6818      	ldr	r0, [r3, #0]
  401a48:	68fb      	ldr	r3, [r7, #12]
  401a4a:	009b      	lsls	r3, r3, #2
  401a4c:	4a45      	ldr	r2, [pc, #276]	; (401b64 <main+0x178>)
  401a4e:	6812      	ldr	r2, [r2, #0]
  401a50:	4946      	ldr	r1, [pc, #280]	; (401b6c <main+0x180>)
  401a52:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
  401a56:	4413      	add	r3, r2
  401a58:	681b      	ldr	r3, [r3, #0]
  401a5a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  401a5e:	fb92 f3f3 	sdiv	r3, r2, r3
  401a62:	4619      	mov	r1, r3
  401a64:	4b42      	ldr	r3, [pc, #264]	; (401b70 <main+0x184>)
  401a66:	4798      	blx	r3
				float pause = 1000 / *((int *) array_tempo[musica] + i) * array_velocidade[musica];
  401a68:	68fb      	ldr	r3, [r7, #12]
  401a6a:	009b      	lsls	r3, r3, #2
  401a6c:	4a3d      	ldr	r2, [pc, #244]	; (401b64 <main+0x178>)
  401a6e:	6812      	ldr	r2, [r2, #0]
  401a70:	493e      	ldr	r1, [pc, #248]	; (401b6c <main+0x180>)
  401a72:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
  401a76:	4413      	add	r3, r2
  401a78:	681b      	ldr	r3, [r3, #0]
  401a7a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  401a7e:	fb92 f3f3 	sdiv	r3, r2, r3
  401a82:	ee07 3a90 	vmov	s15, r3
  401a86:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  401a8a:	4b36      	ldr	r3, [pc, #216]	; (401b64 <main+0x178>)
  401a8c:	681b      	ldr	r3, [r3, #0]
  401a8e:	4a39      	ldr	r2, [pc, #228]	; (401b74 <main+0x188>)
  401a90:	009b      	lsls	r3, r3, #2
  401a92:	4413      	add	r3, r2
  401a94:	edd3 7a00 	vldr	s15, [r3]
  401a98:	ee67 7a27 	vmul.f32	s15, s14, s15
  401a9c:	edc7 7a01 	vstr	s15, [r7, #4]
				delay_ms(pause);  
  401aa0:	edd7 7a01 	vldr	s15, [r7, #4]
  401aa4:	eef5 7a40 	vcmp.f32	s15, #0.0
  401aa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  401aac:	d027      	beq.n	401afe <main+0x112>
  401aae:	4b32      	ldr	r3, [pc, #200]	; (401b78 <main+0x18c>)
  401ab0:	6878      	ldr	r0, [r7, #4]
  401ab2:	4798      	blx	r3
  401ab4:	4605      	mov	r5, r0
  401ab6:	460e      	mov	r6, r1
  401ab8:	4b30      	ldr	r3, [pc, #192]	; (401b7c <main+0x190>)
  401aba:	4798      	blx	r3
  401abc:	4603      	mov	r3, r0
  401abe:	f04f 0400 	mov.w	r4, #0
  401ac2:	fb03 f106 	mul.w	r1, r3, r6
  401ac6:	fb05 f204 	mul.w	r2, r5, r4
  401aca:	440a      	add	r2, r1
  401acc:	fba5 3403 	umull	r3, r4, r5, r3
  401ad0:	4422      	add	r2, r4
  401ad2:	4614      	mov	r4, r2
  401ad4:	f241 712b 	movw	r1, #5931	; 0x172b
  401ad8:	f04f 0200 	mov.w	r2, #0
  401adc:	185d      	adds	r5, r3, r1
  401ade:	eb44 0602 	adc.w	r6, r4, r2
  401ae2:	4628      	mov	r0, r5
  401ae4:	4631      	mov	r1, r6
  401ae6:	4c26      	ldr	r4, [pc, #152]	; (401b80 <main+0x194>)
  401ae8:	f241 722c 	movw	r2, #5932	; 0x172c
  401aec:	f04f 0300 	mov.w	r3, #0
  401af0:	47a0      	blx	r4
  401af2:	4603      	mov	r3, r0
  401af4:	460c      	mov	r4, r1
  401af6:	4618      	mov	r0, r3
  401af8:	4b22      	ldr	r3, [pc, #136]	; (401b84 <main+0x198>)
  401afa:	4798      	blx	r3
  401afc:	e016      	b.n	401b2c <main+0x140>
  401afe:	4b1f      	ldr	r3, [pc, #124]	; (401b7c <main+0x190>)
  401b00:	4798      	blx	r3
  401b02:	4603      	mov	r3, r0
  401b04:	f04f 0400 	mov.w	r4, #0
  401b08:	491f      	ldr	r1, [pc, #124]	; (401b88 <main+0x19c>)
  401b0a:	f04f 0200 	mov.w	r2, #0
  401b0e:	185d      	adds	r5, r3, r1
  401b10:	eb44 0602 	adc.w	r6, r4, r2
  401b14:	4628      	mov	r0, r5
  401b16:	4631      	mov	r1, r6
  401b18:	4c19      	ldr	r4, [pc, #100]	; (401b80 <main+0x194>)
  401b1a:	4a1c      	ldr	r2, [pc, #112]	; (401b8c <main+0x1a0>)
  401b1c:	f04f 0300 	mov.w	r3, #0
  401b20:	47a0      	blx	r4
  401b22:	4603      	mov	r3, r0
  401b24:	460c      	mov	r4, r1
  401b26:	4618      	mov	r0, r3
  401b28:	4b16      	ldr	r3, [pc, #88]	; (401b84 <main+0x198>)
  401b2a:	4798      	blx	r3
		  for (int i = 0; (i <= size) && flag; i++) {
  401b2c:	68fb      	ldr	r3, [r7, #12]
  401b2e:	3301      	adds	r3, #1
  401b30:	60fb      	str	r3, [r7, #12]
  401b32:	68fa      	ldr	r2, [r7, #12]
  401b34:	68bb      	ldr	r3, [r7, #8]
  401b36:	429a      	cmp	r2, r3
  401b38:	dc05      	bgt.n	401b46 <main+0x15a>
  401b3a:	4b06      	ldr	r3, [pc, #24]	; (401b54 <main+0x168>)
  401b3c:	781b      	ldrb	r3, [r3, #0]
  401b3e:	b2db      	uxtb	r3, r3
  401b40:	2b00      	cmp	r3, #0
  401b42:	f47f af78 	bne.w	401a36 <main+0x4a>
		}
		flag = false;
  401b46:	4b03      	ldr	r3, [pc, #12]	; (401b54 <main+0x168>)
  401b48:	2200      	movs	r2, #0
  401b4a:	701a      	strb	r2, [r3, #0]
	  if(!flag) pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401b4c:	e75c      	b.n	401a08 <main+0x1c>
  401b4e:	bf00      	nop
  401b50:	00401745 	.word	0x00401745
  401b54:	20400eb4 	.word	0x20400eb4
  401b58:	20400014 	.word	0x20400014
  401b5c:	20400284 	.word	0x20400284
  401b60:	00400ee5 	.word	0x00400ee5
  401b64:	20400eb8 	.word	0x20400eb8
  401b68:	204009cc 	.word	0x204009cc
  401b6c:	204009d8 	.word	0x204009d8
  401b70:	00401841 	.word	0x00401841
  401b74:	204009e4 	.word	0x204009e4
  401b78:	00401bc1 	.word	0x00401bc1
  401b7c:	004016d5 	.word	0x004016d5
  401b80:	00401b91 	.word	0x00401b91
  401b84:	20400001 	.word	0x20400001
  401b88:	005a83df 	.word	0x005a83df
  401b8c:	005a83e0 	.word	0x005a83e0

00401b90 <__aeabi_uldivmod>:
  401b90:	b953      	cbnz	r3, 401ba8 <__aeabi_uldivmod+0x18>
  401b92:	b94a      	cbnz	r2, 401ba8 <__aeabi_uldivmod+0x18>
  401b94:	2900      	cmp	r1, #0
  401b96:	bf08      	it	eq
  401b98:	2800      	cmpeq	r0, #0
  401b9a:	bf1c      	itt	ne
  401b9c:	f04f 31ff 	movne.w	r1, #4294967295
  401ba0:	f04f 30ff 	movne.w	r0, #4294967295
  401ba4:	f000 b9a0 	b.w	401ee8 <__aeabi_idiv0>
  401ba8:	f1ad 0c08 	sub.w	ip, sp, #8
  401bac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401bb0:	f000 f82c 	bl	401c0c <__udivmoddi4>
  401bb4:	f8dd e004 	ldr.w	lr, [sp, #4]
  401bb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401bbc:	b004      	add	sp, #16
  401bbe:	4770      	bx	lr

00401bc0 <__aeabi_f2ulz>:
  401bc0:	b5d0      	push	{r4, r6, r7, lr}
  401bc2:	f000 faf7 	bl	4021b4 <__aeabi_f2d>
  401bc6:	2200      	movs	r2, #0
  401bc8:	4b0e      	ldr	r3, [pc, #56]	; (401c04 <__aeabi_f2ulz+0x44>)
  401bca:	4606      	mov	r6, r0
  401bcc:	460f      	mov	r7, r1
  401bce:	f000 fb45 	bl	40225c <__aeabi_dmul>
  401bd2:	f000 fd55 	bl	402680 <__aeabi_d2uiz>
  401bd6:	4604      	mov	r4, r0
  401bd8:	f000 faca 	bl	402170 <__aeabi_ui2d>
  401bdc:	2200      	movs	r2, #0
  401bde:	4b0a      	ldr	r3, [pc, #40]	; (401c08 <__aeabi_f2ulz+0x48>)
  401be0:	f000 fb3c 	bl	40225c <__aeabi_dmul>
  401be4:	4602      	mov	r2, r0
  401be6:	460b      	mov	r3, r1
  401be8:	4630      	mov	r0, r6
  401bea:	4639      	mov	r1, r7
  401bec:	f000 f982 	bl	401ef4 <__aeabi_dsub>
  401bf0:	f000 fd46 	bl	402680 <__aeabi_d2uiz>
  401bf4:	4623      	mov	r3, r4
  401bf6:	2200      	movs	r2, #0
  401bf8:	ea42 0200 	orr.w	r2, r2, r0
  401bfc:	4610      	mov	r0, r2
  401bfe:	4619      	mov	r1, r3
  401c00:	bdd0      	pop	{r4, r6, r7, pc}
  401c02:	bf00      	nop
  401c04:	3df00000 	.word	0x3df00000
  401c08:	41f00000 	.word	0x41f00000

00401c0c <__udivmoddi4>:
  401c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401c10:	468c      	mov	ip, r1
  401c12:	460d      	mov	r5, r1
  401c14:	4604      	mov	r4, r0
  401c16:	9e08      	ldr	r6, [sp, #32]
  401c18:	2b00      	cmp	r3, #0
  401c1a:	d151      	bne.n	401cc0 <__udivmoddi4+0xb4>
  401c1c:	428a      	cmp	r2, r1
  401c1e:	4617      	mov	r7, r2
  401c20:	d96d      	bls.n	401cfe <__udivmoddi4+0xf2>
  401c22:	fab2 fe82 	clz	lr, r2
  401c26:	f1be 0f00 	cmp.w	lr, #0
  401c2a:	d00b      	beq.n	401c44 <__udivmoddi4+0x38>
  401c2c:	f1ce 0c20 	rsb	ip, lr, #32
  401c30:	fa01 f50e 	lsl.w	r5, r1, lr
  401c34:	fa20 fc0c 	lsr.w	ip, r0, ip
  401c38:	fa02 f70e 	lsl.w	r7, r2, lr
  401c3c:	ea4c 0c05 	orr.w	ip, ip, r5
  401c40:	fa00 f40e 	lsl.w	r4, r0, lr
  401c44:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401c48:	0c25      	lsrs	r5, r4, #16
  401c4a:	fbbc f8fa 	udiv	r8, ip, sl
  401c4e:	fa1f f987 	uxth.w	r9, r7
  401c52:	fb0a cc18 	mls	ip, sl, r8, ip
  401c56:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401c5a:	fb08 f309 	mul.w	r3, r8, r9
  401c5e:	42ab      	cmp	r3, r5
  401c60:	d90a      	bls.n	401c78 <__udivmoddi4+0x6c>
  401c62:	19ed      	adds	r5, r5, r7
  401c64:	f108 32ff 	add.w	r2, r8, #4294967295
  401c68:	f080 8123 	bcs.w	401eb2 <__udivmoddi4+0x2a6>
  401c6c:	42ab      	cmp	r3, r5
  401c6e:	f240 8120 	bls.w	401eb2 <__udivmoddi4+0x2a6>
  401c72:	f1a8 0802 	sub.w	r8, r8, #2
  401c76:	443d      	add	r5, r7
  401c78:	1aed      	subs	r5, r5, r3
  401c7a:	b2a4      	uxth	r4, r4
  401c7c:	fbb5 f0fa 	udiv	r0, r5, sl
  401c80:	fb0a 5510 	mls	r5, sl, r0, r5
  401c84:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401c88:	fb00 f909 	mul.w	r9, r0, r9
  401c8c:	45a1      	cmp	r9, r4
  401c8e:	d909      	bls.n	401ca4 <__udivmoddi4+0x98>
  401c90:	19e4      	adds	r4, r4, r7
  401c92:	f100 33ff 	add.w	r3, r0, #4294967295
  401c96:	f080 810a 	bcs.w	401eae <__udivmoddi4+0x2a2>
  401c9a:	45a1      	cmp	r9, r4
  401c9c:	f240 8107 	bls.w	401eae <__udivmoddi4+0x2a2>
  401ca0:	3802      	subs	r0, #2
  401ca2:	443c      	add	r4, r7
  401ca4:	eba4 0409 	sub.w	r4, r4, r9
  401ca8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401cac:	2100      	movs	r1, #0
  401cae:	2e00      	cmp	r6, #0
  401cb0:	d061      	beq.n	401d76 <__udivmoddi4+0x16a>
  401cb2:	fa24 f40e 	lsr.w	r4, r4, lr
  401cb6:	2300      	movs	r3, #0
  401cb8:	6034      	str	r4, [r6, #0]
  401cba:	6073      	str	r3, [r6, #4]
  401cbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401cc0:	428b      	cmp	r3, r1
  401cc2:	d907      	bls.n	401cd4 <__udivmoddi4+0xc8>
  401cc4:	2e00      	cmp	r6, #0
  401cc6:	d054      	beq.n	401d72 <__udivmoddi4+0x166>
  401cc8:	2100      	movs	r1, #0
  401cca:	e886 0021 	stmia.w	r6, {r0, r5}
  401cce:	4608      	mov	r0, r1
  401cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401cd4:	fab3 f183 	clz	r1, r3
  401cd8:	2900      	cmp	r1, #0
  401cda:	f040 808e 	bne.w	401dfa <__udivmoddi4+0x1ee>
  401cde:	42ab      	cmp	r3, r5
  401ce0:	d302      	bcc.n	401ce8 <__udivmoddi4+0xdc>
  401ce2:	4282      	cmp	r2, r0
  401ce4:	f200 80fa 	bhi.w	401edc <__udivmoddi4+0x2d0>
  401ce8:	1a84      	subs	r4, r0, r2
  401cea:	eb65 0503 	sbc.w	r5, r5, r3
  401cee:	2001      	movs	r0, #1
  401cf0:	46ac      	mov	ip, r5
  401cf2:	2e00      	cmp	r6, #0
  401cf4:	d03f      	beq.n	401d76 <__udivmoddi4+0x16a>
  401cf6:	e886 1010 	stmia.w	r6, {r4, ip}
  401cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401cfe:	b912      	cbnz	r2, 401d06 <__udivmoddi4+0xfa>
  401d00:	2701      	movs	r7, #1
  401d02:	fbb7 f7f2 	udiv	r7, r7, r2
  401d06:	fab7 fe87 	clz	lr, r7
  401d0a:	f1be 0f00 	cmp.w	lr, #0
  401d0e:	d134      	bne.n	401d7a <__udivmoddi4+0x16e>
  401d10:	1beb      	subs	r3, r5, r7
  401d12:	0c3a      	lsrs	r2, r7, #16
  401d14:	fa1f fc87 	uxth.w	ip, r7
  401d18:	2101      	movs	r1, #1
  401d1a:	fbb3 f8f2 	udiv	r8, r3, r2
  401d1e:	0c25      	lsrs	r5, r4, #16
  401d20:	fb02 3318 	mls	r3, r2, r8, r3
  401d24:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401d28:	fb0c f308 	mul.w	r3, ip, r8
  401d2c:	42ab      	cmp	r3, r5
  401d2e:	d907      	bls.n	401d40 <__udivmoddi4+0x134>
  401d30:	19ed      	adds	r5, r5, r7
  401d32:	f108 30ff 	add.w	r0, r8, #4294967295
  401d36:	d202      	bcs.n	401d3e <__udivmoddi4+0x132>
  401d38:	42ab      	cmp	r3, r5
  401d3a:	f200 80d1 	bhi.w	401ee0 <__udivmoddi4+0x2d4>
  401d3e:	4680      	mov	r8, r0
  401d40:	1aed      	subs	r5, r5, r3
  401d42:	b2a3      	uxth	r3, r4
  401d44:	fbb5 f0f2 	udiv	r0, r5, r2
  401d48:	fb02 5510 	mls	r5, r2, r0, r5
  401d4c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  401d50:	fb0c fc00 	mul.w	ip, ip, r0
  401d54:	45a4      	cmp	ip, r4
  401d56:	d907      	bls.n	401d68 <__udivmoddi4+0x15c>
  401d58:	19e4      	adds	r4, r4, r7
  401d5a:	f100 33ff 	add.w	r3, r0, #4294967295
  401d5e:	d202      	bcs.n	401d66 <__udivmoddi4+0x15a>
  401d60:	45a4      	cmp	ip, r4
  401d62:	f200 80b8 	bhi.w	401ed6 <__udivmoddi4+0x2ca>
  401d66:	4618      	mov	r0, r3
  401d68:	eba4 040c 	sub.w	r4, r4, ip
  401d6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401d70:	e79d      	b.n	401cae <__udivmoddi4+0xa2>
  401d72:	4631      	mov	r1, r6
  401d74:	4630      	mov	r0, r6
  401d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401d7a:	f1ce 0420 	rsb	r4, lr, #32
  401d7e:	fa05 f30e 	lsl.w	r3, r5, lr
  401d82:	fa07 f70e 	lsl.w	r7, r7, lr
  401d86:	fa20 f804 	lsr.w	r8, r0, r4
  401d8a:	0c3a      	lsrs	r2, r7, #16
  401d8c:	fa25 f404 	lsr.w	r4, r5, r4
  401d90:	ea48 0803 	orr.w	r8, r8, r3
  401d94:	fbb4 f1f2 	udiv	r1, r4, r2
  401d98:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401d9c:	fb02 4411 	mls	r4, r2, r1, r4
  401da0:	fa1f fc87 	uxth.w	ip, r7
  401da4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  401da8:	fb01 f30c 	mul.w	r3, r1, ip
  401dac:	42ab      	cmp	r3, r5
  401dae:	fa00 f40e 	lsl.w	r4, r0, lr
  401db2:	d909      	bls.n	401dc8 <__udivmoddi4+0x1bc>
  401db4:	19ed      	adds	r5, r5, r7
  401db6:	f101 30ff 	add.w	r0, r1, #4294967295
  401dba:	f080 808a 	bcs.w	401ed2 <__udivmoddi4+0x2c6>
  401dbe:	42ab      	cmp	r3, r5
  401dc0:	f240 8087 	bls.w	401ed2 <__udivmoddi4+0x2c6>
  401dc4:	3902      	subs	r1, #2
  401dc6:	443d      	add	r5, r7
  401dc8:	1aeb      	subs	r3, r5, r3
  401dca:	fa1f f588 	uxth.w	r5, r8
  401dce:	fbb3 f0f2 	udiv	r0, r3, r2
  401dd2:	fb02 3310 	mls	r3, r2, r0, r3
  401dd6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401dda:	fb00 f30c 	mul.w	r3, r0, ip
  401dde:	42ab      	cmp	r3, r5
  401de0:	d907      	bls.n	401df2 <__udivmoddi4+0x1e6>
  401de2:	19ed      	adds	r5, r5, r7
  401de4:	f100 38ff 	add.w	r8, r0, #4294967295
  401de8:	d26f      	bcs.n	401eca <__udivmoddi4+0x2be>
  401dea:	42ab      	cmp	r3, r5
  401dec:	d96d      	bls.n	401eca <__udivmoddi4+0x2be>
  401dee:	3802      	subs	r0, #2
  401df0:	443d      	add	r5, r7
  401df2:	1aeb      	subs	r3, r5, r3
  401df4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  401df8:	e78f      	b.n	401d1a <__udivmoddi4+0x10e>
  401dfa:	f1c1 0720 	rsb	r7, r1, #32
  401dfe:	fa22 f807 	lsr.w	r8, r2, r7
  401e02:	408b      	lsls	r3, r1
  401e04:	fa05 f401 	lsl.w	r4, r5, r1
  401e08:	ea48 0303 	orr.w	r3, r8, r3
  401e0c:	fa20 fe07 	lsr.w	lr, r0, r7
  401e10:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401e14:	40fd      	lsrs	r5, r7
  401e16:	ea4e 0e04 	orr.w	lr, lr, r4
  401e1a:	fbb5 f9fc 	udiv	r9, r5, ip
  401e1e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  401e22:	fb0c 5519 	mls	r5, ip, r9, r5
  401e26:	fa1f f883 	uxth.w	r8, r3
  401e2a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  401e2e:	fb09 f408 	mul.w	r4, r9, r8
  401e32:	42ac      	cmp	r4, r5
  401e34:	fa02 f201 	lsl.w	r2, r2, r1
  401e38:	fa00 fa01 	lsl.w	sl, r0, r1
  401e3c:	d908      	bls.n	401e50 <__udivmoddi4+0x244>
  401e3e:	18ed      	adds	r5, r5, r3
  401e40:	f109 30ff 	add.w	r0, r9, #4294967295
  401e44:	d243      	bcs.n	401ece <__udivmoddi4+0x2c2>
  401e46:	42ac      	cmp	r4, r5
  401e48:	d941      	bls.n	401ece <__udivmoddi4+0x2c2>
  401e4a:	f1a9 0902 	sub.w	r9, r9, #2
  401e4e:	441d      	add	r5, r3
  401e50:	1b2d      	subs	r5, r5, r4
  401e52:	fa1f fe8e 	uxth.w	lr, lr
  401e56:	fbb5 f0fc 	udiv	r0, r5, ip
  401e5a:	fb0c 5510 	mls	r5, ip, r0, r5
  401e5e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  401e62:	fb00 f808 	mul.w	r8, r0, r8
  401e66:	45a0      	cmp	r8, r4
  401e68:	d907      	bls.n	401e7a <__udivmoddi4+0x26e>
  401e6a:	18e4      	adds	r4, r4, r3
  401e6c:	f100 35ff 	add.w	r5, r0, #4294967295
  401e70:	d229      	bcs.n	401ec6 <__udivmoddi4+0x2ba>
  401e72:	45a0      	cmp	r8, r4
  401e74:	d927      	bls.n	401ec6 <__udivmoddi4+0x2ba>
  401e76:	3802      	subs	r0, #2
  401e78:	441c      	add	r4, r3
  401e7a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  401e7e:	eba4 0408 	sub.w	r4, r4, r8
  401e82:	fba0 8902 	umull	r8, r9, r0, r2
  401e86:	454c      	cmp	r4, r9
  401e88:	46c6      	mov	lr, r8
  401e8a:	464d      	mov	r5, r9
  401e8c:	d315      	bcc.n	401eba <__udivmoddi4+0x2ae>
  401e8e:	d012      	beq.n	401eb6 <__udivmoddi4+0x2aa>
  401e90:	b156      	cbz	r6, 401ea8 <__udivmoddi4+0x29c>
  401e92:	ebba 030e 	subs.w	r3, sl, lr
  401e96:	eb64 0405 	sbc.w	r4, r4, r5
  401e9a:	fa04 f707 	lsl.w	r7, r4, r7
  401e9e:	40cb      	lsrs	r3, r1
  401ea0:	431f      	orrs	r7, r3
  401ea2:	40cc      	lsrs	r4, r1
  401ea4:	6037      	str	r7, [r6, #0]
  401ea6:	6074      	str	r4, [r6, #4]
  401ea8:	2100      	movs	r1, #0
  401eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401eae:	4618      	mov	r0, r3
  401eb0:	e6f8      	b.n	401ca4 <__udivmoddi4+0x98>
  401eb2:	4690      	mov	r8, r2
  401eb4:	e6e0      	b.n	401c78 <__udivmoddi4+0x6c>
  401eb6:	45c2      	cmp	sl, r8
  401eb8:	d2ea      	bcs.n	401e90 <__udivmoddi4+0x284>
  401eba:	ebb8 0e02 	subs.w	lr, r8, r2
  401ebe:	eb69 0503 	sbc.w	r5, r9, r3
  401ec2:	3801      	subs	r0, #1
  401ec4:	e7e4      	b.n	401e90 <__udivmoddi4+0x284>
  401ec6:	4628      	mov	r0, r5
  401ec8:	e7d7      	b.n	401e7a <__udivmoddi4+0x26e>
  401eca:	4640      	mov	r0, r8
  401ecc:	e791      	b.n	401df2 <__udivmoddi4+0x1e6>
  401ece:	4681      	mov	r9, r0
  401ed0:	e7be      	b.n	401e50 <__udivmoddi4+0x244>
  401ed2:	4601      	mov	r1, r0
  401ed4:	e778      	b.n	401dc8 <__udivmoddi4+0x1bc>
  401ed6:	3802      	subs	r0, #2
  401ed8:	443c      	add	r4, r7
  401eda:	e745      	b.n	401d68 <__udivmoddi4+0x15c>
  401edc:	4608      	mov	r0, r1
  401ede:	e708      	b.n	401cf2 <__udivmoddi4+0xe6>
  401ee0:	f1a8 0802 	sub.w	r8, r8, #2
  401ee4:	443d      	add	r5, r7
  401ee6:	e72b      	b.n	401d40 <__udivmoddi4+0x134>

00401ee8 <__aeabi_idiv0>:
  401ee8:	4770      	bx	lr
  401eea:	bf00      	nop

00401eec <__aeabi_drsub>:
  401eec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401ef0:	e002      	b.n	401ef8 <__adddf3>
  401ef2:	bf00      	nop

00401ef4 <__aeabi_dsub>:
  401ef4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401ef8 <__adddf3>:
  401ef8:	b530      	push	{r4, r5, lr}
  401efa:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401efe:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401f02:	ea94 0f05 	teq	r4, r5
  401f06:	bf08      	it	eq
  401f08:	ea90 0f02 	teqeq	r0, r2
  401f0c:	bf1f      	itttt	ne
  401f0e:	ea54 0c00 	orrsne.w	ip, r4, r0
  401f12:	ea55 0c02 	orrsne.w	ip, r5, r2
  401f16:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401f1a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401f1e:	f000 80e2 	beq.w	4020e6 <__adddf3+0x1ee>
  401f22:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401f26:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401f2a:	bfb8      	it	lt
  401f2c:	426d      	neglt	r5, r5
  401f2e:	dd0c      	ble.n	401f4a <__adddf3+0x52>
  401f30:	442c      	add	r4, r5
  401f32:	ea80 0202 	eor.w	r2, r0, r2
  401f36:	ea81 0303 	eor.w	r3, r1, r3
  401f3a:	ea82 0000 	eor.w	r0, r2, r0
  401f3e:	ea83 0101 	eor.w	r1, r3, r1
  401f42:	ea80 0202 	eor.w	r2, r0, r2
  401f46:	ea81 0303 	eor.w	r3, r1, r3
  401f4a:	2d36      	cmp	r5, #54	; 0x36
  401f4c:	bf88      	it	hi
  401f4e:	bd30      	pophi	{r4, r5, pc}
  401f50:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401f54:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401f58:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401f5c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401f60:	d002      	beq.n	401f68 <__adddf3+0x70>
  401f62:	4240      	negs	r0, r0
  401f64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401f68:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401f6c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401f70:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401f74:	d002      	beq.n	401f7c <__adddf3+0x84>
  401f76:	4252      	negs	r2, r2
  401f78:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401f7c:	ea94 0f05 	teq	r4, r5
  401f80:	f000 80a7 	beq.w	4020d2 <__adddf3+0x1da>
  401f84:	f1a4 0401 	sub.w	r4, r4, #1
  401f88:	f1d5 0e20 	rsbs	lr, r5, #32
  401f8c:	db0d      	blt.n	401faa <__adddf3+0xb2>
  401f8e:	fa02 fc0e 	lsl.w	ip, r2, lr
  401f92:	fa22 f205 	lsr.w	r2, r2, r5
  401f96:	1880      	adds	r0, r0, r2
  401f98:	f141 0100 	adc.w	r1, r1, #0
  401f9c:	fa03 f20e 	lsl.w	r2, r3, lr
  401fa0:	1880      	adds	r0, r0, r2
  401fa2:	fa43 f305 	asr.w	r3, r3, r5
  401fa6:	4159      	adcs	r1, r3
  401fa8:	e00e      	b.n	401fc8 <__adddf3+0xd0>
  401faa:	f1a5 0520 	sub.w	r5, r5, #32
  401fae:	f10e 0e20 	add.w	lr, lr, #32
  401fb2:	2a01      	cmp	r2, #1
  401fb4:	fa03 fc0e 	lsl.w	ip, r3, lr
  401fb8:	bf28      	it	cs
  401fba:	f04c 0c02 	orrcs.w	ip, ip, #2
  401fbe:	fa43 f305 	asr.w	r3, r3, r5
  401fc2:	18c0      	adds	r0, r0, r3
  401fc4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401fc8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401fcc:	d507      	bpl.n	401fde <__adddf3+0xe6>
  401fce:	f04f 0e00 	mov.w	lr, #0
  401fd2:	f1dc 0c00 	rsbs	ip, ip, #0
  401fd6:	eb7e 0000 	sbcs.w	r0, lr, r0
  401fda:	eb6e 0101 	sbc.w	r1, lr, r1
  401fde:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401fe2:	d31b      	bcc.n	40201c <__adddf3+0x124>
  401fe4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401fe8:	d30c      	bcc.n	402004 <__adddf3+0x10c>
  401fea:	0849      	lsrs	r1, r1, #1
  401fec:	ea5f 0030 	movs.w	r0, r0, rrx
  401ff0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401ff4:	f104 0401 	add.w	r4, r4, #1
  401ff8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401ffc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402000:	f080 809a 	bcs.w	402138 <__adddf3+0x240>
  402004:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402008:	bf08      	it	eq
  40200a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40200e:	f150 0000 	adcs.w	r0, r0, #0
  402012:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402016:	ea41 0105 	orr.w	r1, r1, r5
  40201a:	bd30      	pop	{r4, r5, pc}
  40201c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402020:	4140      	adcs	r0, r0
  402022:	eb41 0101 	adc.w	r1, r1, r1
  402026:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40202a:	f1a4 0401 	sub.w	r4, r4, #1
  40202e:	d1e9      	bne.n	402004 <__adddf3+0x10c>
  402030:	f091 0f00 	teq	r1, #0
  402034:	bf04      	itt	eq
  402036:	4601      	moveq	r1, r0
  402038:	2000      	moveq	r0, #0
  40203a:	fab1 f381 	clz	r3, r1
  40203e:	bf08      	it	eq
  402040:	3320      	addeq	r3, #32
  402042:	f1a3 030b 	sub.w	r3, r3, #11
  402046:	f1b3 0220 	subs.w	r2, r3, #32
  40204a:	da0c      	bge.n	402066 <__adddf3+0x16e>
  40204c:	320c      	adds	r2, #12
  40204e:	dd08      	ble.n	402062 <__adddf3+0x16a>
  402050:	f102 0c14 	add.w	ip, r2, #20
  402054:	f1c2 020c 	rsb	r2, r2, #12
  402058:	fa01 f00c 	lsl.w	r0, r1, ip
  40205c:	fa21 f102 	lsr.w	r1, r1, r2
  402060:	e00c      	b.n	40207c <__adddf3+0x184>
  402062:	f102 0214 	add.w	r2, r2, #20
  402066:	bfd8      	it	le
  402068:	f1c2 0c20 	rsble	ip, r2, #32
  40206c:	fa01 f102 	lsl.w	r1, r1, r2
  402070:	fa20 fc0c 	lsr.w	ip, r0, ip
  402074:	bfdc      	itt	le
  402076:	ea41 010c 	orrle.w	r1, r1, ip
  40207a:	4090      	lslle	r0, r2
  40207c:	1ae4      	subs	r4, r4, r3
  40207e:	bfa2      	ittt	ge
  402080:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402084:	4329      	orrge	r1, r5
  402086:	bd30      	popge	{r4, r5, pc}
  402088:	ea6f 0404 	mvn.w	r4, r4
  40208c:	3c1f      	subs	r4, #31
  40208e:	da1c      	bge.n	4020ca <__adddf3+0x1d2>
  402090:	340c      	adds	r4, #12
  402092:	dc0e      	bgt.n	4020b2 <__adddf3+0x1ba>
  402094:	f104 0414 	add.w	r4, r4, #20
  402098:	f1c4 0220 	rsb	r2, r4, #32
  40209c:	fa20 f004 	lsr.w	r0, r0, r4
  4020a0:	fa01 f302 	lsl.w	r3, r1, r2
  4020a4:	ea40 0003 	orr.w	r0, r0, r3
  4020a8:	fa21 f304 	lsr.w	r3, r1, r4
  4020ac:	ea45 0103 	orr.w	r1, r5, r3
  4020b0:	bd30      	pop	{r4, r5, pc}
  4020b2:	f1c4 040c 	rsb	r4, r4, #12
  4020b6:	f1c4 0220 	rsb	r2, r4, #32
  4020ba:	fa20 f002 	lsr.w	r0, r0, r2
  4020be:	fa01 f304 	lsl.w	r3, r1, r4
  4020c2:	ea40 0003 	orr.w	r0, r0, r3
  4020c6:	4629      	mov	r1, r5
  4020c8:	bd30      	pop	{r4, r5, pc}
  4020ca:	fa21 f004 	lsr.w	r0, r1, r4
  4020ce:	4629      	mov	r1, r5
  4020d0:	bd30      	pop	{r4, r5, pc}
  4020d2:	f094 0f00 	teq	r4, #0
  4020d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4020da:	bf06      	itte	eq
  4020dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4020e0:	3401      	addeq	r4, #1
  4020e2:	3d01      	subne	r5, #1
  4020e4:	e74e      	b.n	401f84 <__adddf3+0x8c>
  4020e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4020ea:	bf18      	it	ne
  4020ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4020f0:	d029      	beq.n	402146 <__adddf3+0x24e>
  4020f2:	ea94 0f05 	teq	r4, r5
  4020f6:	bf08      	it	eq
  4020f8:	ea90 0f02 	teqeq	r0, r2
  4020fc:	d005      	beq.n	40210a <__adddf3+0x212>
  4020fe:	ea54 0c00 	orrs.w	ip, r4, r0
  402102:	bf04      	itt	eq
  402104:	4619      	moveq	r1, r3
  402106:	4610      	moveq	r0, r2
  402108:	bd30      	pop	{r4, r5, pc}
  40210a:	ea91 0f03 	teq	r1, r3
  40210e:	bf1e      	ittt	ne
  402110:	2100      	movne	r1, #0
  402112:	2000      	movne	r0, #0
  402114:	bd30      	popne	{r4, r5, pc}
  402116:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40211a:	d105      	bne.n	402128 <__adddf3+0x230>
  40211c:	0040      	lsls	r0, r0, #1
  40211e:	4149      	adcs	r1, r1
  402120:	bf28      	it	cs
  402122:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402126:	bd30      	pop	{r4, r5, pc}
  402128:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40212c:	bf3c      	itt	cc
  40212e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402132:	bd30      	popcc	{r4, r5, pc}
  402134:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402138:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40213c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402140:	f04f 0000 	mov.w	r0, #0
  402144:	bd30      	pop	{r4, r5, pc}
  402146:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40214a:	bf1a      	itte	ne
  40214c:	4619      	movne	r1, r3
  40214e:	4610      	movne	r0, r2
  402150:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402154:	bf1c      	itt	ne
  402156:	460b      	movne	r3, r1
  402158:	4602      	movne	r2, r0
  40215a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40215e:	bf06      	itte	eq
  402160:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402164:	ea91 0f03 	teqeq	r1, r3
  402168:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40216c:	bd30      	pop	{r4, r5, pc}
  40216e:	bf00      	nop

00402170 <__aeabi_ui2d>:
  402170:	f090 0f00 	teq	r0, #0
  402174:	bf04      	itt	eq
  402176:	2100      	moveq	r1, #0
  402178:	4770      	bxeq	lr
  40217a:	b530      	push	{r4, r5, lr}
  40217c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402180:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402184:	f04f 0500 	mov.w	r5, #0
  402188:	f04f 0100 	mov.w	r1, #0
  40218c:	e750      	b.n	402030 <__adddf3+0x138>
  40218e:	bf00      	nop

00402190 <__aeabi_i2d>:
  402190:	f090 0f00 	teq	r0, #0
  402194:	bf04      	itt	eq
  402196:	2100      	moveq	r1, #0
  402198:	4770      	bxeq	lr
  40219a:	b530      	push	{r4, r5, lr}
  40219c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4021a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4021a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4021a8:	bf48      	it	mi
  4021aa:	4240      	negmi	r0, r0
  4021ac:	f04f 0100 	mov.w	r1, #0
  4021b0:	e73e      	b.n	402030 <__adddf3+0x138>
  4021b2:	bf00      	nop

004021b4 <__aeabi_f2d>:
  4021b4:	0042      	lsls	r2, r0, #1
  4021b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4021ba:	ea4f 0131 	mov.w	r1, r1, rrx
  4021be:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4021c2:	bf1f      	itttt	ne
  4021c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4021c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4021cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4021d0:	4770      	bxne	lr
  4021d2:	f092 0f00 	teq	r2, #0
  4021d6:	bf14      	ite	ne
  4021d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4021dc:	4770      	bxeq	lr
  4021de:	b530      	push	{r4, r5, lr}
  4021e0:	f44f 7460 	mov.w	r4, #896	; 0x380
  4021e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4021e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4021ec:	e720      	b.n	402030 <__adddf3+0x138>
  4021ee:	bf00      	nop

004021f0 <__aeabi_ul2d>:
  4021f0:	ea50 0201 	orrs.w	r2, r0, r1
  4021f4:	bf08      	it	eq
  4021f6:	4770      	bxeq	lr
  4021f8:	b530      	push	{r4, r5, lr}
  4021fa:	f04f 0500 	mov.w	r5, #0
  4021fe:	e00a      	b.n	402216 <__aeabi_l2d+0x16>

00402200 <__aeabi_l2d>:
  402200:	ea50 0201 	orrs.w	r2, r0, r1
  402204:	bf08      	it	eq
  402206:	4770      	bxeq	lr
  402208:	b530      	push	{r4, r5, lr}
  40220a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40220e:	d502      	bpl.n	402216 <__aeabi_l2d+0x16>
  402210:	4240      	negs	r0, r0
  402212:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402216:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40221a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40221e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402222:	f43f aedc 	beq.w	401fde <__adddf3+0xe6>
  402226:	f04f 0203 	mov.w	r2, #3
  40222a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40222e:	bf18      	it	ne
  402230:	3203      	addne	r2, #3
  402232:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402236:	bf18      	it	ne
  402238:	3203      	addne	r2, #3
  40223a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40223e:	f1c2 0320 	rsb	r3, r2, #32
  402242:	fa00 fc03 	lsl.w	ip, r0, r3
  402246:	fa20 f002 	lsr.w	r0, r0, r2
  40224a:	fa01 fe03 	lsl.w	lr, r1, r3
  40224e:	ea40 000e 	orr.w	r0, r0, lr
  402252:	fa21 f102 	lsr.w	r1, r1, r2
  402256:	4414      	add	r4, r2
  402258:	e6c1      	b.n	401fde <__adddf3+0xe6>
  40225a:	bf00      	nop

0040225c <__aeabi_dmul>:
  40225c:	b570      	push	{r4, r5, r6, lr}
  40225e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402262:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402266:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40226a:	bf1d      	ittte	ne
  40226c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402270:	ea94 0f0c 	teqne	r4, ip
  402274:	ea95 0f0c 	teqne	r5, ip
  402278:	f000 f8de 	bleq	402438 <__aeabi_dmul+0x1dc>
  40227c:	442c      	add	r4, r5
  40227e:	ea81 0603 	eor.w	r6, r1, r3
  402282:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  402286:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40228a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40228e:	bf18      	it	ne
  402290:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402294:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402298:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40229c:	d038      	beq.n	402310 <__aeabi_dmul+0xb4>
  40229e:	fba0 ce02 	umull	ip, lr, r0, r2
  4022a2:	f04f 0500 	mov.w	r5, #0
  4022a6:	fbe1 e502 	umlal	lr, r5, r1, r2
  4022aa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4022ae:	fbe0 e503 	umlal	lr, r5, r0, r3
  4022b2:	f04f 0600 	mov.w	r6, #0
  4022b6:	fbe1 5603 	umlal	r5, r6, r1, r3
  4022ba:	f09c 0f00 	teq	ip, #0
  4022be:	bf18      	it	ne
  4022c0:	f04e 0e01 	orrne.w	lr, lr, #1
  4022c4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4022c8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4022cc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4022d0:	d204      	bcs.n	4022dc <__aeabi_dmul+0x80>
  4022d2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4022d6:	416d      	adcs	r5, r5
  4022d8:	eb46 0606 	adc.w	r6, r6, r6
  4022dc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4022e0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4022e4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4022e8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4022ec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4022f0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4022f4:	bf88      	it	hi
  4022f6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4022fa:	d81e      	bhi.n	40233a <__aeabi_dmul+0xde>
  4022fc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402300:	bf08      	it	eq
  402302:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  402306:	f150 0000 	adcs.w	r0, r0, #0
  40230a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40230e:	bd70      	pop	{r4, r5, r6, pc}
  402310:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402314:	ea46 0101 	orr.w	r1, r6, r1
  402318:	ea40 0002 	orr.w	r0, r0, r2
  40231c:	ea81 0103 	eor.w	r1, r1, r3
  402320:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402324:	bfc2      	ittt	gt
  402326:	ebd4 050c 	rsbsgt	r5, r4, ip
  40232a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40232e:	bd70      	popgt	{r4, r5, r6, pc}
  402330:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402334:	f04f 0e00 	mov.w	lr, #0
  402338:	3c01      	subs	r4, #1
  40233a:	f300 80ab 	bgt.w	402494 <__aeabi_dmul+0x238>
  40233e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402342:	bfde      	ittt	le
  402344:	2000      	movle	r0, #0
  402346:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40234a:	bd70      	pople	{r4, r5, r6, pc}
  40234c:	f1c4 0400 	rsb	r4, r4, #0
  402350:	3c20      	subs	r4, #32
  402352:	da35      	bge.n	4023c0 <__aeabi_dmul+0x164>
  402354:	340c      	adds	r4, #12
  402356:	dc1b      	bgt.n	402390 <__aeabi_dmul+0x134>
  402358:	f104 0414 	add.w	r4, r4, #20
  40235c:	f1c4 0520 	rsb	r5, r4, #32
  402360:	fa00 f305 	lsl.w	r3, r0, r5
  402364:	fa20 f004 	lsr.w	r0, r0, r4
  402368:	fa01 f205 	lsl.w	r2, r1, r5
  40236c:	ea40 0002 	orr.w	r0, r0, r2
  402370:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402374:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402378:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40237c:	fa21 f604 	lsr.w	r6, r1, r4
  402380:	eb42 0106 	adc.w	r1, r2, r6
  402384:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402388:	bf08      	it	eq
  40238a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40238e:	bd70      	pop	{r4, r5, r6, pc}
  402390:	f1c4 040c 	rsb	r4, r4, #12
  402394:	f1c4 0520 	rsb	r5, r4, #32
  402398:	fa00 f304 	lsl.w	r3, r0, r4
  40239c:	fa20 f005 	lsr.w	r0, r0, r5
  4023a0:	fa01 f204 	lsl.w	r2, r1, r4
  4023a4:	ea40 0002 	orr.w	r0, r0, r2
  4023a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4023ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4023b0:	f141 0100 	adc.w	r1, r1, #0
  4023b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4023b8:	bf08      	it	eq
  4023ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4023be:	bd70      	pop	{r4, r5, r6, pc}
  4023c0:	f1c4 0520 	rsb	r5, r4, #32
  4023c4:	fa00 f205 	lsl.w	r2, r0, r5
  4023c8:	ea4e 0e02 	orr.w	lr, lr, r2
  4023cc:	fa20 f304 	lsr.w	r3, r0, r4
  4023d0:	fa01 f205 	lsl.w	r2, r1, r5
  4023d4:	ea43 0302 	orr.w	r3, r3, r2
  4023d8:	fa21 f004 	lsr.w	r0, r1, r4
  4023dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4023e0:	fa21 f204 	lsr.w	r2, r1, r4
  4023e4:	ea20 0002 	bic.w	r0, r0, r2
  4023e8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4023ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4023f0:	bf08      	it	eq
  4023f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4023f6:	bd70      	pop	{r4, r5, r6, pc}
  4023f8:	f094 0f00 	teq	r4, #0
  4023fc:	d10f      	bne.n	40241e <__aeabi_dmul+0x1c2>
  4023fe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402402:	0040      	lsls	r0, r0, #1
  402404:	eb41 0101 	adc.w	r1, r1, r1
  402408:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40240c:	bf08      	it	eq
  40240e:	3c01      	subeq	r4, #1
  402410:	d0f7      	beq.n	402402 <__aeabi_dmul+0x1a6>
  402412:	ea41 0106 	orr.w	r1, r1, r6
  402416:	f095 0f00 	teq	r5, #0
  40241a:	bf18      	it	ne
  40241c:	4770      	bxne	lr
  40241e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402422:	0052      	lsls	r2, r2, #1
  402424:	eb43 0303 	adc.w	r3, r3, r3
  402428:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40242c:	bf08      	it	eq
  40242e:	3d01      	subeq	r5, #1
  402430:	d0f7      	beq.n	402422 <__aeabi_dmul+0x1c6>
  402432:	ea43 0306 	orr.w	r3, r3, r6
  402436:	4770      	bx	lr
  402438:	ea94 0f0c 	teq	r4, ip
  40243c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402440:	bf18      	it	ne
  402442:	ea95 0f0c 	teqne	r5, ip
  402446:	d00c      	beq.n	402462 <__aeabi_dmul+0x206>
  402448:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40244c:	bf18      	it	ne
  40244e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402452:	d1d1      	bne.n	4023f8 <__aeabi_dmul+0x19c>
  402454:	ea81 0103 	eor.w	r1, r1, r3
  402458:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40245c:	f04f 0000 	mov.w	r0, #0
  402460:	bd70      	pop	{r4, r5, r6, pc}
  402462:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402466:	bf06      	itte	eq
  402468:	4610      	moveq	r0, r2
  40246a:	4619      	moveq	r1, r3
  40246c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402470:	d019      	beq.n	4024a6 <__aeabi_dmul+0x24a>
  402472:	ea94 0f0c 	teq	r4, ip
  402476:	d102      	bne.n	40247e <__aeabi_dmul+0x222>
  402478:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40247c:	d113      	bne.n	4024a6 <__aeabi_dmul+0x24a>
  40247e:	ea95 0f0c 	teq	r5, ip
  402482:	d105      	bne.n	402490 <__aeabi_dmul+0x234>
  402484:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402488:	bf1c      	itt	ne
  40248a:	4610      	movne	r0, r2
  40248c:	4619      	movne	r1, r3
  40248e:	d10a      	bne.n	4024a6 <__aeabi_dmul+0x24a>
  402490:	ea81 0103 	eor.w	r1, r1, r3
  402494:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402498:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40249c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4024a0:	f04f 0000 	mov.w	r0, #0
  4024a4:	bd70      	pop	{r4, r5, r6, pc}
  4024a6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4024aa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4024ae:	bd70      	pop	{r4, r5, r6, pc}

004024b0 <__aeabi_ddiv>:
  4024b0:	b570      	push	{r4, r5, r6, lr}
  4024b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4024b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4024ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4024be:	bf1d      	ittte	ne
  4024c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4024c4:	ea94 0f0c 	teqne	r4, ip
  4024c8:	ea95 0f0c 	teqne	r5, ip
  4024cc:	f000 f8a7 	bleq	40261e <__aeabi_ddiv+0x16e>
  4024d0:	eba4 0405 	sub.w	r4, r4, r5
  4024d4:	ea81 0e03 	eor.w	lr, r1, r3
  4024d8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4024dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4024e0:	f000 8088 	beq.w	4025f4 <__aeabi_ddiv+0x144>
  4024e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4024e8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4024ec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4024f0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4024f4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4024f8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4024fc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402500:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402504:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402508:	429d      	cmp	r5, r3
  40250a:	bf08      	it	eq
  40250c:	4296      	cmpeq	r6, r2
  40250e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402512:	f504 7440 	add.w	r4, r4, #768	; 0x300
  402516:	d202      	bcs.n	40251e <__aeabi_ddiv+0x6e>
  402518:	085b      	lsrs	r3, r3, #1
  40251a:	ea4f 0232 	mov.w	r2, r2, rrx
  40251e:	1ab6      	subs	r6, r6, r2
  402520:	eb65 0503 	sbc.w	r5, r5, r3
  402524:	085b      	lsrs	r3, r3, #1
  402526:	ea4f 0232 	mov.w	r2, r2, rrx
  40252a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40252e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  402532:	ebb6 0e02 	subs.w	lr, r6, r2
  402536:	eb75 0e03 	sbcs.w	lr, r5, r3
  40253a:	bf22      	ittt	cs
  40253c:	1ab6      	subcs	r6, r6, r2
  40253e:	4675      	movcs	r5, lr
  402540:	ea40 000c 	orrcs.w	r0, r0, ip
  402544:	085b      	lsrs	r3, r3, #1
  402546:	ea4f 0232 	mov.w	r2, r2, rrx
  40254a:	ebb6 0e02 	subs.w	lr, r6, r2
  40254e:	eb75 0e03 	sbcs.w	lr, r5, r3
  402552:	bf22      	ittt	cs
  402554:	1ab6      	subcs	r6, r6, r2
  402556:	4675      	movcs	r5, lr
  402558:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40255c:	085b      	lsrs	r3, r3, #1
  40255e:	ea4f 0232 	mov.w	r2, r2, rrx
  402562:	ebb6 0e02 	subs.w	lr, r6, r2
  402566:	eb75 0e03 	sbcs.w	lr, r5, r3
  40256a:	bf22      	ittt	cs
  40256c:	1ab6      	subcs	r6, r6, r2
  40256e:	4675      	movcs	r5, lr
  402570:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402574:	085b      	lsrs	r3, r3, #1
  402576:	ea4f 0232 	mov.w	r2, r2, rrx
  40257a:	ebb6 0e02 	subs.w	lr, r6, r2
  40257e:	eb75 0e03 	sbcs.w	lr, r5, r3
  402582:	bf22      	ittt	cs
  402584:	1ab6      	subcs	r6, r6, r2
  402586:	4675      	movcs	r5, lr
  402588:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40258c:	ea55 0e06 	orrs.w	lr, r5, r6
  402590:	d018      	beq.n	4025c4 <__aeabi_ddiv+0x114>
  402592:	ea4f 1505 	mov.w	r5, r5, lsl #4
  402596:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40259a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40259e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4025a2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4025a6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4025aa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4025ae:	d1c0      	bne.n	402532 <__aeabi_ddiv+0x82>
  4025b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4025b4:	d10b      	bne.n	4025ce <__aeabi_ddiv+0x11e>
  4025b6:	ea41 0100 	orr.w	r1, r1, r0
  4025ba:	f04f 0000 	mov.w	r0, #0
  4025be:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4025c2:	e7b6      	b.n	402532 <__aeabi_ddiv+0x82>
  4025c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4025c8:	bf04      	itt	eq
  4025ca:	4301      	orreq	r1, r0
  4025cc:	2000      	moveq	r0, #0
  4025ce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4025d2:	bf88      	it	hi
  4025d4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4025d8:	f63f aeaf 	bhi.w	40233a <__aeabi_dmul+0xde>
  4025dc:	ebb5 0c03 	subs.w	ip, r5, r3
  4025e0:	bf04      	itt	eq
  4025e2:	ebb6 0c02 	subseq.w	ip, r6, r2
  4025e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4025ea:	f150 0000 	adcs.w	r0, r0, #0
  4025ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4025f2:	bd70      	pop	{r4, r5, r6, pc}
  4025f4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4025f8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4025fc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402600:	bfc2      	ittt	gt
  402602:	ebd4 050c 	rsbsgt	r5, r4, ip
  402606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40260a:	bd70      	popgt	{r4, r5, r6, pc}
  40260c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402610:	f04f 0e00 	mov.w	lr, #0
  402614:	3c01      	subs	r4, #1
  402616:	e690      	b.n	40233a <__aeabi_dmul+0xde>
  402618:	ea45 0e06 	orr.w	lr, r5, r6
  40261c:	e68d      	b.n	40233a <__aeabi_dmul+0xde>
  40261e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402622:	ea94 0f0c 	teq	r4, ip
  402626:	bf08      	it	eq
  402628:	ea95 0f0c 	teqeq	r5, ip
  40262c:	f43f af3b 	beq.w	4024a6 <__aeabi_dmul+0x24a>
  402630:	ea94 0f0c 	teq	r4, ip
  402634:	d10a      	bne.n	40264c <__aeabi_ddiv+0x19c>
  402636:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40263a:	f47f af34 	bne.w	4024a6 <__aeabi_dmul+0x24a>
  40263e:	ea95 0f0c 	teq	r5, ip
  402642:	f47f af25 	bne.w	402490 <__aeabi_dmul+0x234>
  402646:	4610      	mov	r0, r2
  402648:	4619      	mov	r1, r3
  40264a:	e72c      	b.n	4024a6 <__aeabi_dmul+0x24a>
  40264c:	ea95 0f0c 	teq	r5, ip
  402650:	d106      	bne.n	402660 <__aeabi_ddiv+0x1b0>
  402652:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402656:	f43f aefd 	beq.w	402454 <__aeabi_dmul+0x1f8>
  40265a:	4610      	mov	r0, r2
  40265c:	4619      	mov	r1, r3
  40265e:	e722      	b.n	4024a6 <__aeabi_dmul+0x24a>
  402660:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402664:	bf18      	it	ne
  402666:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40266a:	f47f aec5 	bne.w	4023f8 <__aeabi_dmul+0x19c>
  40266e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  402672:	f47f af0d 	bne.w	402490 <__aeabi_dmul+0x234>
  402676:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40267a:	f47f aeeb 	bne.w	402454 <__aeabi_dmul+0x1f8>
  40267e:	e712      	b.n	4024a6 <__aeabi_dmul+0x24a>

00402680 <__aeabi_d2uiz>:
  402680:	004a      	lsls	r2, r1, #1
  402682:	d211      	bcs.n	4026a8 <__aeabi_d2uiz+0x28>
  402684:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  402688:	d211      	bcs.n	4026ae <__aeabi_d2uiz+0x2e>
  40268a:	d50d      	bpl.n	4026a8 <__aeabi_d2uiz+0x28>
  40268c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  402690:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  402694:	d40e      	bmi.n	4026b4 <__aeabi_d2uiz+0x34>
  402696:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40269a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40269e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4026a2:	fa23 f002 	lsr.w	r0, r3, r2
  4026a6:	4770      	bx	lr
  4026a8:	f04f 0000 	mov.w	r0, #0
  4026ac:	4770      	bx	lr
  4026ae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4026b2:	d102      	bne.n	4026ba <__aeabi_d2uiz+0x3a>
  4026b4:	f04f 30ff 	mov.w	r0, #4294967295
  4026b8:	4770      	bx	lr
  4026ba:	f04f 0000 	mov.w	r0, #0
  4026be:	4770      	bx	lr

004026c0 <__libc_init_array>:
  4026c0:	b570      	push	{r4, r5, r6, lr}
  4026c2:	4e0f      	ldr	r6, [pc, #60]	; (402700 <__libc_init_array+0x40>)
  4026c4:	4d0f      	ldr	r5, [pc, #60]	; (402704 <__libc_init_array+0x44>)
  4026c6:	1b76      	subs	r6, r6, r5
  4026c8:	10b6      	asrs	r6, r6, #2
  4026ca:	bf18      	it	ne
  4026cc:	2400      	movne	r4, #0
  4026ce:	d005      	beq.n	4026dc <__libc_init_array+0x1c>
  4026d0:	3401      	adds	r4, #1
  4026d2:	f855 3b04 	ldr.w	r3, [r5], #4
  4026d6:	4798      	blx	r3
  4026d8:	42a6      	cmp	r6, r4
  4026da:	d1f9      	bne.n	4026d0 <__libc_init_array+0x10>
  4026dc:	4e0a      	ldr	r6, [pc, #40]	; (402708 <__libc_init_array+0x48>)
  4026de:	4d0b      	ldr	r5, [pc, #44]	; (40270c <__libc_init_array+0x4c>)
  4026e0:	1b76      	subs	r6, r6, r5
  4026e2:	f000 f8a7 	bl	402834 <_init>
  4026e6:	10b6      	asrs	r6, r6, #2
  4026e8:	bf18      	it	ne
  4026ea:	2400      	movne	r4, #0
  4026ec:	d006      	beq.n	4026fc <__libc_init_array+0x3c>
  4026ee:	3401      	adds	r4, #1
  4026f0:	f855 3b04 	ldr.w	r3, [r5], #4
  4026f4:	4798      	blx	r3
  4026f6:	42a6      	cmp	r6, r4
  4026f8:	d1f9      	bne.n	4026ee <__libc_init_array+0x2e>
  4026fa:	bd70      	pop	{r4, r5, r6, pc}
  4026fc:	bd70      	pop	{r4, r5, r6, pc}
  4026fe:	bf00      	nop
  402700:	00402840 	.word	0x00402840
  402704:	00402840 	.word	0x00402840
  402708:	00402848 	.word	0x00402848
  40270c:	00402840 	.word	0x00402840

00402710 <register_fini>:
  402710:	4b02      	ldr	r3, [pc, #8]	; (40271c <register_fini+0xc>)
  402712:	b113      	cbz	r3, 40271a <register_fini+0xa>
  402714:	4802      	ldr	r0, [pc, #8]	; (402720 <register_fini+0x10>)
  402716:	f000 b805 	b.w	402724 <atexit>
  40271a:	4770      	bx	lr
  40271c:	00000000 	.word	0x00000000
  402720:	00402731 	.word	0x00402731

00402724 <atexit>:
  402724:	2300      	movs	r3, #0
  402726:	4601      	mov	r1, r0
  402728:	461a      	mov	r2, r3
  40272a:	4618      	mov	r0, r3
  40272c:	f000 b81e 	b.w	40276c <__register_exitproc>

00402730 <__libc_fini_array>:
  402730:	b538      	push	{r3, r4, r5, lr}
  402732:	4c0a      	ldr	r4, [pc, #40]	; (40275c <__libc_fini_array+0x2c>)
  402734:	4d0a      	ldr	r5, [pc, #40]	; (402760 <__libc_fini_array+0x30>)
  402736:	1b64      	subs	r4, r4, r5
  402738:	10a4      	asrs	r4, r4, #2
  40273a:	d00a      	beq.n	402752 <__libc_fini_array+0x22>
  40273c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402740:	3b01      	subs	r3, #1
  402742:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402746:	3c01      	subs	r4, #1
  402748:	f855 3904 	ldr.w	r3, [r5], #-4
  40274c:	4798      	blx	r3
  40274e:	2c00      	cmp	r4, #0
  402750:	d1f9      	bne.n	402746 <__libc_fini_array+0x16>
  402752:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402756:	f000 b877 	b.w	402848 <_fini>
  40275a:	bf00      	nop
  40275c:	00402858 	.word	0x00402858
  402760:	00402854 	.word	0x00402854

00402764 <__retarget_lock_acquire_recursive>:
  402764:	4770      	bx	lr
  402766:	bf00      	nop

00402768 <__retarget_lock_release_recursive>:
  402768:	4770      	bx	lr
  40276a:	bf00      	nop

0040276c <__register_exitproc>:
  40276c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402770:	4d2c      	ldr	r5, [pc, #176]	; (402824 <__register_exitproc+0xb8>)
  402772:	4606      	mov	r6, r0
  402774:	6828      	ldr	r0, [r5, #0]
  402776:	4698      	mov	r8, r3
  402778:	460f      	mov	r7, r1
  40277a:	4691      	mov	r9, r2
  40277c:	f7ff fff2 	bl	402764 <__retarget_lock_acquire_recursive>
  402780:	4b29      	ldr	r3, [pc, #164]	; (402828 <__register_exitproc+0xbc>)
  402782:	681c      	ldr	r4, [r3, #0]
  402784:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  402788:	2b00      	cmp	r3, #0
  40278a:	d03e      	beq.n	40280a <__register_exitproc+0x9e>
  40278c:	685a      	ldr	r2, [r3, #4]
  40278e:	2a1f      	cmp	r2, #31
  402790:	dc1c      	bgt.n	4027cc <__register_exitproc+0x60>
  402792:	f102 0e01 	add.w	lr, r2, #1
  402796:	b176      	cbz	r6, 4027b6 <__register_exitproc+0x4a>
  402798:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40279c:	2401      	movs	r4, #1
  40279e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4027a2:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4027a6:	4094      	lsls	r4, r2
  4027a8:	4320      	orrs	r0, r4
  4027aa:	2e02      	cmp	r6, #2
  4027ac:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4027b0:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4027b4:	d023      	beq.n	4027fe <__register_exitproc+0x92>
  4027b6:	3202      	adds	r2, #2
  4027b8:	f8c3 e004 	str.w	lr, [r3, #4]
  4027bc:	6828      	ldr	r0, [r5, #0]
  4027be:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4027c2:	f7ff ffd1 	bl	402768 <__retarget_lock_release_recursive>
  4027c6:	2000      	movs	r0, #0
  4027c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4027cc:	4b17      	ldr	r3, [pc, #92]	; (40282c <__register_exitproc+0xc0>)
  4027ce:	b30b      	cbz	r3, 402814 <__register_exitproc+0xa8>
  4027d0:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4027d4:	f3af 8000 	nop.w
  4027d8:	4603      	mov	r3, r0
  4027da:	b1d8      	cbz	r0, 402814 <__register_exitproc+0xa8>
  4027dc:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4027e0:	6002      	str	r2, [r0, #0]
  4027e2:	2100      	movs	r1, #0
  4027e4:	6041      	str	r1, [r0, #4]
  4027e6:	460a      	mov	r2, r1
  4027e8:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4027ec:	f04f 0e01 	mov.w	lr, #1
  4027f0:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4027f4:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4027f8:	2e00      	cmp	r6, #0
  4027fa:	d0dc      	beq.n	4027b6 <__register_exitproc+0x4a>
  4027fc:	e7cc      	b.n	402798 <__register_exitproc+0x2c>
  4027fe:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  402802:	430c      	orrs	r4, r1
  402804:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  402808:	e7d5      	b.n	4027b6 <__register_exitproc+0x4a>
  40280a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40280e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  402812:	e7bb      	b.n	40278c <__register_exitproc+0x20>
  402814:	6828      	ldr	r0, [r5, #0]
  402816:	f7ff ffa7 	bl	402768 <__retarget_lock_release_recursive>
  40281a:	f04f 30ff 	mov.w	r0, #4294967295
  40281e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402822:	bf00      	nop
  402824:	20400e18 	.word	0x20400e18
  402828:	00402830 	.word	0x00402830
  40282c:	00000000 	.word	0x00000000

00402830 <_global_impure_ptr>:
  402830:	204009f0                                ..@ 

00402834 <_init>:
  402834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402836:	bf00      	nop
  402838:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40283a:	bc08      	pop	{r3}
  40283c:	469e      	mov	lr, r3
  40283e:	4770      	bx	lr

00402840 <__init_array_start>:
  402840:	00402711 	.word	0x00402711

00402844 <__frame_dummy_init_array_entry>:
  402844:	00400165                                e.@.

00402848 <_fini>:
  402848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40284a:	bf00      	nop
  40284c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40284e:	bc08      	pop	{r3}
  402850:	469e      	mov	lr, r3
  402852:	4770      	bx	lr

00402854 <__fini_array_start>:
  402854:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <ul_flash_in_wait_mode>:
2040000c:	0000 0020                                   .. .

20400010 <SystemCoreClock>:
20400010:	0900 003d                                   ..=.

20400014 <melody>:
20400014:	0a4d 0000 0a4d 0000 0000 0000 0a4d 0000     M...M.......M...
20400024:	0000 0000 082d 0000 0a4d 0000 0000 0000     ....-...M.......
20400034:	0c40 0000 0000 0000 0000 0000 0000 0000     @...............
20400044:	0620 0000 0000 0000 0000 0000 0000 0000      ...............
20400054:	082d 0000 0000 0000 0000 0000 0620 0000     -........... ...
	...
2040006c:	0527 0000 0000 0000 0000 0000 06e0 0000     '...............
2040007c:	0000 0000 07b8 0000 0000 0000 0749 0000     ............I...
2040008c:	06e0 0000 0000 0000 0620 0000 0a4d 0000     ........ ...M...
2040009c:	0c40 0000 0dc0 0000 0000 0000 0aea 0000     @...............
204000ac:	0c40 0000 0000 0000 0a4d 0000 0000 0000     @.......M.......
204000bc:	082d 0000 092d 0000 07b8 0000 0000 0000     -...-...........
204000cc:	0000 0000 082d 0000 0000 0000 0000 0000     ....-...........
204000dc:	0620 0000 0000 0000 0000 0000 0527 0000      ...........'...
	...
204000f4:	06e0 0000 0000 0000 07b8 0000 0000 0000     ................
20400104:	0749 0000 06e0 0000 0000 0000 0620 0000     I........... ...
20400114:	0a4d 0000 0c40 0000 0dc0 0000 0000 0000     M...@...........
20400124:	0aea 0000 0c40 0000 0000 0000 0a4d 0000     ....@.......M...
20400134:	0000 0000 082d 0000 092d 0000 07b8 0000     ....-...-.......
	...

2040014c <tempo>:
2040014c:	000c 0000 000c 0000 000c 0000 000c 0000     ................
2040015c:	000c 0000 000c 0000 000c 0000 000c 0000     ................
2040016c:	000c 0000 000c 0000 000c 0000 000c 0000     ................
2040017c:	000c 0000 000c 0000 000c 0000 000c 0000     ................
2040018c:	000c 0000 000c 0000 000c 0000 000c 0000     ................
2040019c:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204001ac:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204001bc:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204001cc:	0009 0000 0009 0000 0009 0000 000c 0000     ................
204001dc:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204001ec:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204001fc:	000c 0000 000c 0000 000c 0000 000c 0000     ................
2040020c:	000c 0000 000c 0000 000c 0000 000c 0000     ................
2040021c:	000c 0000 000c 0000 000c 0000 000c 0000     ................
2040022c:	000c 0000 000c 0000 000c 0000 000c 0000     ................
2040023c:	000c 0000 000c 0000 000c 0000 0009 0000     ................
2040024c:	0009 0000 0009 0000 000c 0000 000c 0000     ................
2040025c:	000c 0000 000c 0000 000c 0000 000c 0000     ................
2040026c:	000c 0000 000c 0000 000c 0000 000c 0000     ................
2040027c:	000c 0000 000c 0000                         ........

20400284 <underworld_melody>:
20400284:	007d 0000 0106 0000 020b 0000 00dc 0000     }...............
20400294:	01b8 0000 00e9 0000 01d2 0000 0000 0000     ................
204002a4:	0000 0000 0106 0000 020b 0000 00dc 0000     ................
204002b4:	01b8 0000 00e9 0000 01d2 0000 0000 0000     ................
204002c4:	0000 0000 00af 0000 015d 0000 0093 0000     ........].......
204002d4:	0126 0000 009c 0000 0137 0000 0000 0000     &.......7.......
204002e4:	0000 0000 00af 0000 015d 0000 0093 0000     ........].......
204002f4:	0126 0000 009c 0000 0137 0000 0000 0000     &.......7.......
20400304:	0000 0000 0137 0000 0115 0000 0126 0000     ....7.......&...
20400314:	0115 0000 0137 0000 0137 0000 00d0 0000     ....7...7.......
20400324:	00c4 0000 0115 0000 0106 0000 0172 0000     ............r...
20400334:	015d 0000 00a5 0000 01d2 0000 01b8 0000     ]...............
20400344:	019f 0000 0137 0000 00f7 0000 00e9 0000     ....7...........
20400354:	00dc 0000 00d0 0000 0000 0000 0000 0000     ................
20400364:	0000 0000                                   ....

20400368 <underworld_tempo>:
20400368:	007d 0000 000c 0000 000c 0000 000c 0000     }...............
20400378:	000c 0000 000c 0000 000c 0000 0006 0000     ................
20400388:	0003 0000 000c 0000 000c 0000 000c 0000     ................
20400398:	000c 0000 000c 0000 000c 0000 0006 0000     ................
204003a8:	0003 0000 000c 0000 000c 0000 000c 0000     ................
204003b8:	000c 0000 000c 0000 000c 0000 0006 0000     ................
204003c8:	0003 0000 000c 0000 000c 0000 000c 0000     ................
204003d8:	000c 0000 000c 0000 000c 0000 0006 0000     ................
204003e8:	0006 0000 0012 0000 0012 0000 0012 0000     ................
204003f8:	0006 0000 0006 0000 0006 0000 0006 0000     ................
20400408:	0006 0000 0006 0000 0012 0000 0012 0000     ................
20400418:	0012 0000 0012 0000 0012 0000 0012 0000     ................
20400428:	000a 0000 000a 0000 000a 0000 000a 0000     ................
20400438:	000a 0000 000a 0000 0003 0000 0003 0000     ................
20400448:	0003 0000                                   ....

2040044c <fur_melody>:
2040044c:	01ee 0000 01b8 0000 019f 0000 01b8 0000     ................
2040045c:	020b 0000 024b 0000 020b 0000 01ee 0000     ....K...........
2040046c:	020b 0000 0293 0000 02ba 0000 0293 0000     ................
2040047c:	026e 0000 0293 0000 03dc 0000 0370 0000     n...........p...
2040048c:	033f 0000 0370 0000 03dc 0000 0370 0000     ?...p.......p...
2040049c:	033f 0000 0370 0000 0417 0000 0370 0000     ?...p.......p...
204004ac:	0417 0000 0310 0000 0370 0000 03dc 0000     ........p.......
204004bc:	0370 0000 0310 0000 0370 0000 0310 0000     p.......p.......
204004cc:	0370 0000 03dc 0000 0370 0000 0310 0000     p.......p.......
204004dc:	0370 0000 0310 0000 0370 0000 03dc 0000     p.......p.......
204004ec:	0370 0000 0310 0000 02e4 0000 0293 0000     p...............
204004fc:	0293 0000 02ba 0000 0310 0000 0310 0000     ................
2040050c:	0370 0000 0310 0000 02ba 0000 0293 0000     p...............
2040051c:	024b 0000 0293 0000 02ba 0000 0310 0000     K...............
2040052c:	0310 0000 0370 0000 0310 0000 02ba 0000     ....p...........
2040053c:	0293 0000 024b 0000 020b 0000 024b 0000     ....K.......K...
2040054c:	0293 0000 0293 0000 02ba 0000 0293 0000     ................
2040055c:	024b 0000 020b 0000 01ee 0000 020b 0000     K...............
2040056c:	024b 0000 0293 0000 0293 0000 02ba 0000     K...............
2040057c:	0293 0000 024b 0000 020b 0000 01ee 0000     ....K...........
2040058c:	01ee 0000 01b8 0000 019f 0000 01b8 0000     ................
2040059c:	020b 0000 024b 0000 020b 0000 01ee 0000     ....K...........
204005ac:	020b 0000 0293 0000 02ba 0000 0293 0000     ................
204005bc:	026e 0000 0293 0000 03dc 0000 0370 0000     n...........p...
204005cc:	033f 0000 0370 0000 03dc 0000 0370 0000     ?...p.......p...
204005dc:	033f 0000 0370 0000 0417 0000 0370 0000     ?...p.......p...
204005ec:	03dc 0000 0417 0000 03dc 0000 0370 0000     ............p...
204005fc:	033f 0000 0370 0000 0293 0000 02ba 0000     ?...p...........
2040060c:	024b 0000 020b 0000 01ee 0000 01b8 0000     K...............
2040061c:	01ee 0000 01b8 0000 0370 0000 03dc 0000     ........p.......
2040062c:	0455 0000 0370 0000 03dc 0000 0455 0000     U...p.......U...
2040063c:	03dc 0000 0370 0000 033f 0000 02e4 0000     ....p...?.......
2040064c:	033f 0000 0370 0000 03dc 0000 033f 0000     ?...p.......?...
2040065c:	0293 0000 0370 0000 03dc 0000 0455 0000     ....p.......U...
2040066c:	0370 0000 03dc 0000 0455 0000 03dc 0000     p.......U.......
2040067c:	0370 0000 033f 0000 02e4 0000 03dc 0000     p...?...........
2040068c:	033f 0000 0293 0000 0370 0000 0370 0000     ?.......p...p...
2040069c:	03dc 0000 0455 0000 0370 0000 03dc 0000     ....U...p.......
204006ac:	0455 0000 03dc 0000 0370 0000 033f 0000     U.......p...?...
204006bc:	02e4 0000 033f 0000 0370 0000 03dc 0000     ....?...p.......
204006cc:	033f 0000 0293 0000 0370 0000 03dc 0000     ?.......p.......
204006dc:	0455 0000 0370 0000 03dc 0000 0455 0000     U...p.......U...
204006ec:	03dc 0000 0370 0000 033f 0000 02e4 0000     ....p...?.......
204006fc:	03dc 0000 033f 0000 0293 0000 0370 0000     ....?.......p...

2040070c <fur_tempo>:
2040070c:	0008 0000 0008 0000 0008 0000 0008 0000     ................
2040071c:	0002 0000 0008 0000 0008 0000 0008 0000     ................
2040072c:	0008 0000 0002 0000 0008 0000 0008 0000     ................
2040073c:	0008 0000 0008 0000 0008 0000 0008 0000     ................
2040074c:	0008 0000 0008 0000 0008 0000 0008 0000     ................
2040075c:	0008 0000 0008 0000 0002 0000 0004 0000     ................
2040076c:	0004 0000 0010 0000 0010 0000 0010 0000     ................
2040077c:	0004 0000 0004 0000 0004 0000 0010 0000     ................
2040078c:	0010 0000 0010 0000 0004 0000 0004 0000     ................
2040079c:	0004 0000 0010 0000 0010 0000 0010 0000     ................
204007ac:	0004 0000 0004 0000 0004 0000 0002 0000     ................
204007bc:	0004 0000 0004 0000 0004 0000 0004 0000     ................
204007cc:	0008 0000 0008 0000 0008 0000 0008 0000     ................
204007dc:	0002 0000 0004 0000 0004 0000 0004 0000     ................
204007ec:	0004 0000 0008 0000 0008 0000 0008 0000     ................
204007fc:	0008 0000 0002 0000 0004 0000 0004 0000     ................
2040080c:	0004 0000 0004 0000 0008 0000 0008 0000     ................
2040081c:	0008 0000 0008 0000 0002 0000 0004 0000     ................
2040082c:	0004 0000 0004 0000 0004 0000 0008 0000     ................
2040083c:	0008 0000 0008 0000 0008 0000 0002 0000     ................
2040084c:	0008 0000 0008 0000 0008 0000 0008 0000     ................
2040085c:	0002 0000 0008 0000 0008 0000 0008 0000     ................
2040086c:	0008 0000 0002 0000 0008 0000 0008 0000     ................
2040087c:	0008 0000 0008 0000 0008 0000 0008 0000     ................
2040088c:	0008 0000 0008 0000 0008 0000 0008 0000     ................
2040089c:	0008 0000 0008 0000 0002 0000 0004 0000     ................
204008ac:	0004 0000 0004 0000 0004 0000 0004 0000     ................
204008bc:	0004 0000 0004 0000 0004 0000 0004 0000     ................
204008cc:	0004 0000 0002 0000 0004 0000 0008 0000     ................
204008dc:	0008 0000 0002 0000 0004 0000 0004 0000     ................
204008ec:	0002 0000 0004 0000 0004 0000 0004 0000     ................
204008fc:	0004 0000 0004 0000 0004 0000 0004 0000     ................
2040090c:	0004 0000 0004 0000 0004 0000 0004 0000     ................
2040091c:	0004 0000 0004 0000 0004 0000 0002 0000     ................
2040092c:	0004 0000 0004 0000 0004 0000 0004 0000     ................
2040093c:	0004 0000 0004 0000 0004 0000 0004 0000     ................
2040094c:	0004 0000 0004 0000 0002 0000 0004 0000     ................
2040095c:	0004 0000 0002 0000 0004 0000 0004 0000     ................
2040096c:	0004 0000 0004 0000 0004 0000 0004 0000     ................
2040097c:	0004 0000 0004 0000 0004 0000 0004 0000     ................
2040098c:	0004 0000 0004 0000 0004 0000 0004 0000     ................
2040099c:	0002 0000 0004 0000 0004 0000 0004 0000     ................
204009ac:	0004 0000 0004 0000 0004 0000 0004 0000     ................
204009bc:	0004 0000 0004 0000 0004 0000 0002 0000     ................

204009cc <array_melody>:
204009cc:	0014 2040 0284 2040 044c 2040               ..@ ..@ L.@ 

204009d8 <array_tempo>:
204009d8:	014c 2040 0368 2040 070c 2040               L.@ h.@ ..@ 

204009e4 <array_velocidade>:
204009e4:	6666 3fa6 6666 3fa6 cccd 3e4c               ff.?ff.?..L>

204009f0 <impure_data>:
204009f0:	0000 0000 0cdc 2040 0d44 2040 0dac 2040     ......@ D.@ ..@ 
	...
20400a98:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400aa8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400e18 <__atexit_recursive_mutex>:
20400e18:	0ebc 2040                                   ..@ 
