{"vcs1":{"timestamp_begin":1726414557.672352139, "rt":1.29, "ut":0.32, "st":0.23}}
{"vcselab":{"timestamp_begin":1726414559.050111501, "rt":0.92, "ut":0.29, "st":0.17}}
{"link":{"timestamp_begin":1726414560.048329951, "rt":0.39, "ut":0.16, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726414556.984459879}
{"VCS_COMP_START_TIME": 1726414556.984459879}
{"VCS_COMP_END_TIME": 1726414562.372544875}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330212}}
{"stitch_vcselab": {"peak_mem": 223352}}
