==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FC/test_tb.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FC/test_tb.cpp:1:
FC/test_tb.cpp:17:18: error: use of undeclared identifier 'rand'
  x[i]=(data_t)((rand()%2048-1024)/1024.0);
                 ^
FC/test_tb.cpp:34:7: error: use of overloaded operator '<<' is ambiguous (with operand types 'ostream' (aka 'basic_ostream<char>') and 'data_t' (aka 'ap_fixed<16, 6, AP_RND, AP_SAT>'))
  cout<<out1[i]<<","<<out2[i]<<endl;
  ~~~~^ ~~~~~~~
E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:164:7: note: candidate function
      operator<<(long __n)
      ^
E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:168:7: note: candidate function
      operator<<(unsigned long __n)
      ^
E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:172:7: note: candidate function
      operator<<(bool __n)
      ^
E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:176:7: note: candidate function
      operator<<(short __n);
      ^
E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:179:7: note: candidate function
      operator<<(unsigned short __n)
      ^
E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:187:7: note: candidate function
      operator<<(int __n);
      ^
E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:190:7: note: candidate function
      operator<<(unsigned int __n)
      ^
E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:199:7: note: candidate function
      operator<<(long long __n)
      ^
E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:203:7: note: candidate function
      operator<<(unsigned long long __n)
      ^
E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:208:7: note: candidate function
      operator<<(double __f)
      ^
E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:212:7: note: candidate function
      operator<<(float __f)
      ^
E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:220:7: note: candidate function
      operator<<(long double __f)
      ^
E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:459:5: note: candidate function [with _Traits = std::char_traits<char>]
    operator<<(basic_ostream<char, _Traits>& __out, char __c)
    ^
E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:453:5: note: candidate function [with _CharT = char, _Traits = std::char_traits<char>]
    operator<<(basic_ostream<_CharT, _Traits>& __out, char __c)
    ^
E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:465:5: note: candidate function [with _Traits = std::char_traits<char>]
    operator<<(basic_ostream<char, _Traits>& __out, signed char __c)
    ^
E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:470:5: note: candidate function [with _Traits = std::char_traits<char>]
    operator<<(basic_ostream<char, _Traits>& __out, unsigned char __c)
    ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FC/fc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 185.789 ; gain = 96.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 185.789 ; gain = 96.367
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'main' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FC/fc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.973 ; gain = 95.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.973 ; gain = 95.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 185.973 ; gain = 95.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 185.973 ; gain = 95.328
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FC/fc.cpp:15:9) to (FC/fc.cpp:12:23) in function 'fc'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 185.973 ; gain = 95.328
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 24000 on port 'W' (FC/fc.cpp:15:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4800 on port 'IN' (FC/fc.cpp:15:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'B' (FC/fc.cpp:11:21). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5 on port 'OUT' (FC/fc.cpp:18:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 185.973 ; gain = 95.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fc' ...
WARNING: [SYN 201-107] Renaming port name 'fc/IN' to 'fc/IN_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fc/OUT' to 'fc/OUT_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.36 seconds; current allocated memory: 111.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 111.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fc/IN_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc/W' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc/B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc/OUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc/in_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc/weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc/bias_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc/out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_V', 'weight_V', 'bias_V' and 'out_V' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'fc_mul_mul_16s_16s_32_1_1' to 'fc_mul_mul_16s_16bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fc_mul_mul_16s_16bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 113.754 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 185.973 ; gain = 95.328
INFO: [VHDL 208-304] Generating VHDL RTL for fc.
INFO: [VLOG 209-307] Generating Verilog RTL for fc.
INFO: [HLS 200-112] Total elapsed time: 18.459 seconds; peak allocated memory: 113.754 MB.
