
use crate::metadata::ir::*;
pub(crate) static REGISTERS: IR = IR {
    blocks: &[Block {
        name: "Ramcfg",
        extends: None,
        description: Some("RAMCFG address block description."),
        items: &[
            BlockItem {
                name: "m1cr",
                description: Some("RAMCFG SRAM1 control register."),
                array: None,
                byte_offset: 0x0,
                inner: BlockItemInner::Register(Register {
                    access: Access::ReadWrite,
                    bit_size: 32,
                    fieldset: Some("M1cr"),
                }),
            },
            BlockItem {
                name: "m1isr",
                description: Some("RAMCFG SRAM1 interrupt status register."),
                array: None,
                byte_offset: 0x8,
                inner: BlockItemInner::Register(Register {
                    access: Access::Read,
                    bit_size: 32,
                    fieldset: Some("M1isr"),
                }),
            },
            BlockItem {
                name: "m1erkeyr",
                description: Some("RAMCFG SRAM1 erase key register."),
                array: None,
                byte_offset: 0x28,
                inner: BlockItemInner::Register(Register {
                    access: Access::Write,
                    bit_size: 32,
                    fieldset: Some("M1erkeyr"),
                }),
            },
            BlockItem {
                name: "m2cr",
                description: Some("RAMCFG SRAM2 control register."),
                array: None,
                byte_offset: 0x40,
                inner: BlockItemInner::Register(Register {
                    access: Access::ReadWrite,
                    bit_size: 32,
                    fieldset: Some("M2cr"),
                }),
            },
            BlockItem {
                name: "m2ier",
                description: Some("RAMCFG SRAM2 interrupt enable register."),
                array: None,
                byte_offset: 0x44,
                inner: BlockItemInner::Register(Register {
                    access: Access::ReadWrite,
                    bit_size: 32,
                    fieldset: Some("M2ier"),
                }),
            },
            BlockItem {
                name: "m2isr",
                description: Some("RAMCFG SRAM2 interrupt status register."),
                array: None,
                byte_offset: 0x48,
                inner: BlockItemInner::Register(Register {
                    access: Access::Read,
                    bit_size: 32,
                    fieldset: Some("M2isr"),
                }),
            },
            BlockItem {
                name: "m2pear",
                description: Some("RAMCFG SRAM2 parity error address register."),
                array: None,
                byte_offset: 0x50,
                inner: BlockItemInner::Register(Register {
                    access: Access::Read,
                    bit_size: 32,
                    fieldset: Some("M2pear"),
                }),
            },
            BlockItem {
                name: "m2icr",
                description: Some("RAMCFG SRAM2 interrupt clear register."),
                array: None,
                byte_offset: 0x54,
                inner: BlockItemInner::Register(Register {
                    access: Access::ReadWrite,
                    bit_size: 32,
                    fieldset: Some("M2icr"),
                }),
            },
            BlockItem {
                name: "m2wpr1",
                description: Some("RAMCFG SRAM2 write protection register 1."),
                array: None,
                byte_offset: 0x58,
                inner: BlockItemInner::Register(Register {
                    access: Access::ReadWrite,
                    bit_size: 32,
                    fieldset: Some("M2wpr1"),
                }),
            },
            BlockItem {
                name: "m2wpr2",
                description: Some("RAMCFG SRAM2 write protection register 2."),
                array: None,
                byte_offset: 0x5c,
                inner: BlockItemInner::Register(Register {
                    access: Access::ReadWrite,
                    bit_size: 32,
                    fieldset: Some("M2wpr2"),
                }),
            },
            BlockItem {
                name: "m2erkeyr",
                description: Some("RAMCFG SRAM2 erase key register."),
                array: None,
                byte_offset: 0x68,
                inner: BlockItemInner::Register(Register {
                    access: Access::Write,
                    bit_size: 32,
                    fieldset: Some("M2erkeyr"),
                }),
            },
        ],
    }],
    fieldsets: &[
        FieldSet {
            name: "M1cr",
            extends: None,
            description: Some("RAMCFG SRAM1 control register."),
            bit_size: 32,
            fields: &[
                Field {
                    name: "sramer",
                    description: Some("SRAM1 erase."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 8 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "wsc",
                    description: Some("SRAM1 wait state configuration."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 16 }),
                    bit_size: 3,
                    array: None,
                    enumm: None,
                },
            ],
        },
        FieldSet {
            name: "M1erkeyr",
            extends: None,
            description: Some("RAMCFG SRAM1 erase key register."),
            bit_size: 32,
            fields: &[Field {
                name: "erasekey",
                description: Some("Erase write protection key."),
                bit_offset: BitOffset::Regular(RegularBitOffset { offset: 0 }),
                bit_size: 8,
                array: None,
                enumm: None,
            }],
        },
        FieldSet {
            name: "M1isr",
            extends: None,
            description: Some("RAMCFG SRAM1 interrupt status register."),
            bit_size: 32,
            fields: &[Field {
                name: "srambusy",
                description: Some("SRAM busy with erase operation."),
                bit_offset: BitOffset::Regular(RegularBitOffset { offset: 8 }),
                bit_size: 1,
                array: None,
                enumm: None,
            }],
        },
        FieldSet {
            name: "M2cr",
            extends: None,
            description: Some("RAMCFG SRAM2 control register."),
            bit_size: 32,
            fields: &[
                Field {
                    name: "ale",
                    description: Some("SRAM2 parity fail address latch enable."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 4 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "sramer",
                    description: Some("SRAM2 erase."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 8 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "wsc",
                    description: Some("SRAM2 wait state configuration."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 16 }),
                    bit_size: 3,
                    array: None,
                    enumm: None,
                },
            ],
        },
        FieldSet {
            name: "M2erkeyr",
            extends: None,
            description: Some("RAMCFG SRAM2 erase key register."),
            bit_size: 32,
            fields: &[Field {
                name: "erasekey",
                description: Some("Erase write protection key."),
                bit_offset: BitOffset::Regular(RegularBitOffset { offset: 0 }),
                bit_size: 8,
                array: None,
                enumm: None,
            }],
        },
        FieldSet {
            name: "M2icr",
            extends: None,
            description: Some("RAMCFG SRAM2 interrupt clear register."),
            bit_size: 32,
            fields: &[Field {
                name: "cped",
                description: Some("Clear parity error detect bit."),
                bit_offset: BitOffset::Regular(RegularBitOffset { offset: 1 }),
                bit_size: 1,
                array: None,
                enumm: None,
            }],
        },
        FieldSet {
            name: "M2ier",
            extends: None,
            description: Some("RAMCFG SRAM2 interrupt enable register."),
            bit_size: 32,
            fields: &[
                Field {
                    name: "peie",
                    description: Some("Parity error interrupt enable."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 1 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "penmi",
                    description: Some("Parity error NMI."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 3 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
            ],
        },
        FieldSet {
            name: "M2isr",
            extends: None,
            description: Some("RAMCFG SRAM2 interrupt status register."),
            bit_size: 32,
            fields: &[
                Field {
                    name: "ped",
                    description: Some("Parity error detected."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 1 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "srambusy",
                    description: Some("SRAM2 busy with erase operation."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 8 }),
                    bit_size: 1,
                    array: None,
                    enumm: None,
                },
            ],
        },
        FieldSet {
            name: "M2pear",
            extends: None,
            description: Some("RAMCFG SRAM2 parity error address register."),
            bit_size: 32,
            fields: &[
                Field {
                    name: "pea",
                    description: Some("Parity error SRAM word aligned address offset."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 0 }),
                    bit_size: 16,
                    array: None,
                    enumm: None,
                },
                Field {
                    name: "id",
                    description: Some("Parity error AHB bus master ID."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 24 }),
                    bit_size: 4,
                    array: None,
                    enumm: Some("Id"),
                },
                Field {
                    name: "byte",
                    description: Some("Byte parity error flag."),
                    bit_offset: BitOffset::Regular(RegularBitOffset { offset: 28 }),
                    bit_size: 4,
                    array: None,
                    enumm: None,
                },
            ],
        },
        FieldSet {
            name: "M2wpr1",
            extends: None,
            description: Some("RAMCFG SRAM2 write protection register 1."),
            bit_size: 32,
            fields: &[Field {
                name: "pwp",
                description: Some("SRAM2 1-Kbyte write protect page y write protection."),
                bit_offset: BitOffset::Regular(RegularBitOffset { offset: 0 }),
                bit_size: 1,
                array: Some(Array::Regular(RegularArray { len: 32, stride: 1 })),
                enumm: None,
            }],
        },
        FieldSet {
            name: "M2wpr2",
            extends: None,
            description: Some("RAMCFG SRAM2 write protection register 2."),
            bit_size: 32,
            fields: &[Field {
                name: "pwp",
                description: Some("SRAM2 1-Kbyte write protect page y write protection."),
                bit_offset: BitOffset::Regular(RegularBitOffset { offset: 0 }),
                bit_size: 1,
                array: Some(Array::Regular(RegularArray { len: 32, stride: 1 })),
                enumm: None,
            }],
        },
    ],
    enums: &[Enum {
        name: "Id",
        description: None,
        bit_size: 4,
        variants: &[
            EnumVariant {
                name: "B_0X2",
                description: Some("parity error detected on CPU access."),
                value: 2,
            },
            EnumVariant {
                name: "B_0X3",
                description: Some("parity error detected on Debugger access."),
                value: 3,
            },
            EnumVariant {
                name: "B_0X6",
                description: Some("parity error detected on DMA master port o access."),
                value: 6,
            },
            EnumVariant {
                name: "B_0X7",
                description: Some("parity error detected on DMA master port 1 access."),
                value: 7,
            },
        ],
    }],
};
