// Seed: 4292284640
module module_0 (
    input uwire id_0,
    output wor id_1,
    input supply1 id_2
);
  logic id_4;
  ;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd17,
    parameter id_4 = 32'd64,
    parameter id_9 = 32'd21
) (
    output wor id_0,
    input supply1 id_1,
    output uwire _id_2,
    output tri0 id_3,
    input supply1 _id_4,
    input tri id_5,
    input supply1 id_6,
    input tri1 id_7,
    output logic id_8,
    input supply1 _id_9,
    input supply1 id_10,
    input supply1 id_11,
    output uwire id_12,
    input supply0 id_13,
    input supply1 id_14,
    input tri1 id_15,
    input uwire id_16
    , id_26,
    input tri0 id_17,
    input uwire id_18[1 'b0 : id_2],
    input tri0 id_19,
    input wor id_20,
    input tri1 id_21,
    input tri1 id_22,
    input tri1 id_23,
    input supply1 id_24
);
  initial id_8 = 1;
  logic id_27, id_28;
  module_0 modCall_1 (
      id_21,
      id_3,
      id_18
  );
  assign modCall_1.id_2 = 0;
  always id_26[id_9&id_4] <= {1'd0};
  wire id_29 = id_15, id_30;
  assign id_28 = -1;
  parameter id_31 = 1 == 1;
  union packed {logic id_32;} id_33;
endmodule
