aig 170 38 21 0 111 0 0 1
120 78
128 80
138 82
148 84
158 86
168 88
178 90
188 92
198 94
208 96
218 98
246 100
253 102
259 104
40
70
72
74
76
320
1
3
334
338
340
*+21/
097(
8A?2
@IG<
HQOF
PYWP
Xa_Z
`igd
hqon‹‰‰‰‰‰‰‰‰‰‰‹Š”ƒ¾F…†ÀâÂÁ™¢%·!ÒôÔ°°®®¬¬Ä$ÆÇ,ÖßŞØŞÛÙ	Ùİài0 convert.input31
i1 convert.input29
i2 convert.input28
i3 convert.input27
i4 convert.input26
i5 convert.input25
i6 convert.input24
i7 convert.input23
i8 convert.input22
i9 convert.input21
i10 convert.input20
i11 convert.input19
i12 convert.input2
i13 Verilog.BLINK.clk
i14 convert.input0
i15 convert.input30
i16 convert.input13
i17 convert.input15
i18 convert.input1
i19 AIGER_NEXT_Verilog.BLINK.rst
i20 convert.input4
i21 convert.input6
i22 convert.input8
i23 convert.input3
i24 convert.input5
i25 convert.input7
i26 convert.input9
i27 convert.input10
i28 convert.input11
i29 convert.input12
i30 convert.input14
i31 convert.input16
i32 convert.input17
i33 convert.input18
i34 AIGER_NEXT_LTL_1_SPECF_5
i35 AIGER_NEXT_LTL_1_SPECF_3
i36 AIGER_NEXT_LTL_1_SPECF_1
i37 AIGER_NEXT_IGNORE_LTL_1
l0 Verilog.BLINK.cnt[0]
l1 Verilog.BLINK.cnt[1]
l2 Verilog.BLINK.cnt[2]
l3 Verilog.BLINK.cnt[3]
l4 Verilog.BLINK.cnt[4]
l5 Verilog.BLINK.cnt[5]
l6 Verilog.BLINK.cnt[6]
l7 Verilog.BLINK.cnt[7]
l8 Verilog.BLINK.cnt[8]
l9 Verilog.BLINK.cnt[9]
l10 Verilog.BLINK.cnt[10]
l11 Verilog.BLINK.mode
l12 Verilog.BLINK.led
l13 Verilog.BLINK.flg
l14 Verilog.BLINK.rst
l15 LTL_1_SPECF_5
l16 LTL_1_SPECF_3
l17 LTL_1_SPECF_1
l18 IGNORE_LTL_1
l19 AIGER_VALID
l20 AIGER_INITIALIZED
j0 AIGER_JUST_0
c
smvtoaig
1.9
../../Tools/abc_mc/SMV/blink_4.smv
