// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="conv,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=17.205000,HLS_SYN_LAT=437537,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=7,HLS_SYN_FF=777,HLS_SYN_LUT=1851,HLS_VERSION=2019_1}" *)

module conv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_q1,
        conv_out_address0,
        conv_out_ce0,
        conv_out_we0,
        conv_out_d0
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_pp0_stage0 = 16'd4;
parameter    ap_ST_fsm_pp0_stage1 = 16'd8;
parameter    ap_ST_fsm_pp0_stage2 = 16'd16;
parameter    ap_ST_fsm_pp0_stage3 = 16'd32;
parameter    ap_ST_fsm_pp0_stage4 = 16'd64;
parameter    ap_ST_fsm_pp0_stage5 = 16'd128;
parameter    ap_ST_fsm_pp0_stage6 = 16'd256;
parameter    ap_ST_fsm_pp0_stage7 = 16'd512;
parameter    ap_ST_fsm_state14 = 16'd1024;
parameter    ap_ST_fsm_state15 = 16'd2048;
parameter    ap_ST_fsm_state16 = 16'd4096;
parameter    ap_ST_fsm_state17 = 16'd8192;
parameter    ap_ST_fsm_state18 = 16'd16384;
parameter    ap_ST_fsm_state19 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] input_r_address0;
output   input_r_ce0;
input  [31:0] input_r_q0;
output  [9:0] input_r_address1;
output   input_r_ce1;
input  [31:0] input_r_q1;
output  [10:0] conv_out_address0;
output   conv_out_ce0;
output   conv_out_we0;
output  [31:0] conv_out_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_r_ce0;
reg input_r_ce1;
reg conv_out_ce0;
reg conv_out_we0;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] conv_weights_address0;
reg    conv_weights_ce0;
wire   [31:0] conv_weights_q0;
wire   [3:0] conv_bias_address0;
reg    conv_bias_ce0;
wire   [31:0] conv_bias_q0;
reg   [4:0] indvar_flatten21_reg_249;
reg   [1:0] wr_0_reg_260;
reg   [3:0] indvar_flatten_reg_271;
reg   [1:0] wc_0_reg_282;
reg   [31:0] w_sum_2_0_reg_293;
reg   [2:0] ch_0_0_reg_305;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state4_pp0_stage1_iter0;
wire    ap_block_state12_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln20_reg_948;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state5_pp0_stage2_iter0;
wire    ap_block_state13_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] grp_fu_316_p2;
reg   [31:0] reg_339;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state9_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_state18;
wire   [0:0] icmp_ln10_fu_345_p2;
wire    ap_CS_fsm_state2;
wire   [10:0] add_ln10_fu_351_p2;
reg   [10:0] add_ln10_reg_903;
wire   [0:0] icmp_ln13_fu_363_p2;
reg   [0:0] icmp_ln13_reg_908;
wire   [3:0] select_ln37_1_fu_377_p3;
reg   [3:0] select_ln37_1_reg_913;
wire   [4:0] select_ln37_2_fu_419_p3;
reg   [4:0] select_ln37_2_reg_919;
wire   [3:0] select_ln37_3_fu_427_p3;
reg   [3:0] select_ln37_3_reg_924;
wire   [63:0] zext_ln28_fu_446_p1;
reg   [63:0] zext_ln28_reg_932;
wire   [10:0] zext_ln37_2_fu_450_p1;
reg   [10:0] zext_ln37_2_reg_937;
reg   [10:0] conv_out_addr_reg_943;
wire   [0:0] icmp_ln20_fu_478_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln20_reg_948_pp0_iter1_reg;
wire   [4:0] add_ln20_1_fu_484_p2;
reg   [4:0] add_ln20_1_reg_952;
wire   [0:0] icmp_ln23_fu_496_p2;
reg   [0:0] icmp_ln23_reg_957;
wire   [1:0] select_ln20_1_fu_510_p3;
reg   [1:0] select_ln20_1_reg_962;
wire   [2:0] select_ln23_fu_587_p3;
reg   [2:0] select_ln23_reg_967;
wire   [1:0] select_ln23_1_fu_599_p3;
reg   [1:0] select_ln23_1_reg_972;
wire   [10:0] add_ln28_8_fu_774_p2;
reg   [10:0] add_ln28_8_reg_987;
wire   [3:0] add_ln23_1_fu_790_p2;
reg   [3:0] add_ln23_1_reg_997;
reg   [31:0] input_load_1_reg_1012;
wire   [31:0] grp_fu_322_p2;
reg   [31:0] tmp_s_reg_1017;
reg   [31:0] tmp_1_1_reg_1022;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state6_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire   [2:0] add_ln26_fu_800_p2;
reg   [2:0] add_ln26_reg_1027;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state10_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire   [3:0] select_ln23_3_fu_805_p3;
reg   [3:0] select_ln23_3_reg_1032;
reg    ap_enable_reg_pp0_iter1;
wire    ap_CS_fsm_state14;
wire   [4:0] f_fu_811_p2;
reg   [4:0] f_reg_1047;
wire   [8:0] select_ln13_fu_822_p3;
reg   [8:0] select_ln13_reg_1052;
wire    ap_CS_fsm_state15;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage2_subdone;
reg   [10:0] indvar_flatten43_reg_193;
wire    ap_CS_fsm_state19;
reg   [3:0] r_0_reg_204;
reg   [8:0] indvar_flatten29_reg_215;
reg   [3:0] c_0_reg_227;
reg   [4:0] f_0_reg_238;
reg   [4:0] ap_phi_mux_indvar_flatten21_phi_fu_253_p4;
wire    ap_block_pp0_stage0;
reg   [1:0] ap_phi_mux_wr_0_phi_fu_264_p4;
reg   [3:0] ap_phi_mux_indvar_flatten_phi_fu_275_p4;
reg   [1:0] ap_phi_mux_wc_0_phi_fu_286_p4;
wire   [31:0] ap_phi_mux_w_sum_2_0_phi_fu_297_p4;
reg   [2:0] ap_phi_mux_ch_0_0_phi_fu_309_p4;
wire   [63:0] zext_ln37_4_fu_464_p1;
wire   [63:0] zext_ln28_8_fu_726_p1;
wire   [63:0] zext_ln28_9_fu_737_p1;
wire   [63:0] zext_ln28_13_fu_785_p1;
wire   [63:0] zext_ln28_12_fu_796_p1;
wire    ap_block_pp0_stage1;
reg   [31:0] grp_fu_316_p0;
reg   [31:0] grp_fu_316_p1;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage7;
reg   [31:0] grp_fu_322_p1;
wire    ap_block_pp0_stage2;
wire   [3:0] r_fu_357_p2;
wire   [0:0] icmp_ln16_fu_395_p2;
wire   [0:0] xor_ln37_fu_389_p2;
wire   [3:0] select_ln37_fu_369_p3;
wire   [0:0] and_ln37_fu_401_p2;
wire   [0:0] or_ln37_fu_413_p2;
wire   [3:0] c_fu_407_p2;
wire   [7:0] grp_fu_880_p3;
wire   [11:0] zext_ln37_3_fu_454_p1;
wire   [11:0] tmp_2_cast_fu_439_p3;
wire   [11:0] add_ln37_1_fu_458_p2;
wire   [3:0] zext_ln23_fu_469_p1;
wire   [1:0] wr_fu_490_p2;
wire   [3:0] tmp_4_fu_522_p3;
wire   [4:0] zext_ln28_2_fu_530_p1;
wire   [4:0] zext_ln28_1_fu_518_p1;
wire   [4:0] sub_ln28_fu_534_p2;
wire   [3:0] zext_ln20_fu_544_p1;
wire   [3:0] add_ln20_fu_548_p2;
wire   [0:0] icmp_ln26_fu_563_p2;
wire   [0:0] xor_ln20_fu_557_p2;
wire   [1:0] select_ln20_fu_502_p3;
wire   [0:0] and_ln20_fu_569_p2;
wire   [0:0] or_ln23_fu_581_p2;
wire   [1:0] wc_fu_575_p2;
wire  signed [5:0] sext_ln28_fu_540_p1;
wire   [5:0] zext_ln23_2_fu_607_p1;
wire   [5:0] add_ln28_1_fu_611_p2;
wire   [8:0] tmp_1_fu_617_p3;
wire   [6:0] tmp_2_fu_629_p3;
wire  signed [63:0] sext_ln28_1_fu_625_p1;
wire  signed [63:0] sext_ln28_2_fu_637_p1;
wire   [3:0] zext_ln23_1_fu_595_p1;
wire   [3:0] add_ln28_fu_473_p2;
wire   [3:0] add_ln28_2_fu_647_p2;
wire   [3:0] select_ln20_2_fu_652_p3;
wire   [3:0] select_ln23_2_fu_659_p3;
wire   [7:0] grp_fu_889_p3;
wire   [8:0] tmp_5_fu_678_p3;
wire   [10:0] p_shl_cast_fu_671_p3;
wire   [10:0] zext_ln28_5_fu_685_p1;
wire   [63:0] sub_ln28_1_fu_641_p2;
wire   [6:0] trunc_ln28_fu_703_p1;
wire   [6:0] zext_ln28_7_fu_699_p1;
wire   [6:0] add_ln28_4_fu_707_p2;
wire   [10:0] tmp_12_cast_fu_713_p3;
wire   [10:0] add_ln28_5_fu_721_p2;
wire   [10:0] sub_ln28_2_fu_689_p2;
wire   [10:0] zext_ln28_6_fu_695_p1;
wire   [10:0] add_ln28_6_fu_731_p2;
wire   [2:0] or_ln26_fu_742_p2;
wire   [6:0] trunc_ln28_1_fu_756_p1;
wire   [6:0] zext_ln28_11_fu_752_p1;
wire   [6:0] add_ln28_7_fu_760_p2;
wire   [10:0] tmp_14_cast_fu_766_p3;
wire   [10:0] zext_ln28_10_fu_748_p1;
wire   [10:0] add_ln28_9_fu_779_p2;
wire   [8:0] add_ln13_1_fu_816_p2;
wire   [31:0] bitcast_ln36_fu_829_p1;
wire   [7:0] tmp_fu_833_p4;
wire   [22:0] trunc_ln36_fu_843_p1;
wire   [0:0] icmp_ln36_1_fu_853_p2;
wire   [0:0] icmp_ln36_fu_847_p2;
wire   [0:0] or_ln36_fu_859_p2;
wire   [0:0] grp_fu_328_p2;
wire   [0:0] and_ln36_fu_865_p2;
wire   [3:0] grp_fu_880_p0;
wire   [4:0] grp_fu_880_p1;
wire   [3:0] grp_fu_880_p2;
wire   [4:0] grp_fu_889_p0;
wire   [3:0] grp_fu_889_p1;
wire   [3:0] grp_fu_889_p2;
reg   [15:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_state7_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_state8_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage5_11001;
wire    ap_block_pp0_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [7:0] grp_fu_880_p00;
wire   [7:0] grp_fu_880_p20;
wire   [7:0] grp_fu_889_p10;
wire   [7:0] grp_fu_889_p20;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

conv_conv_weights #(
    .DataWidth( 32 ),
    .AddressRange( 864 ),
    .AddressWidth( 10 ))
conv_weights_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_address0),
    .ce0(conv_weights_ce0),
    .q0(conv_weights_q0)
);

conv_conv_bias #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_bias_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_bias_address0),
    .ce0(conv_bias_ce0),
    .q0(conv_bias_q0)
);

conv_fadd_32ns_32bkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fadd_32ns_32bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_316_p0),
    .din1(grp_fu_316_p1),
    .ce(1'b1),
    .dout(grp_fu_316_p2)
);

conv_fmul_32ns_32cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fmul_32ns_32cud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_weights_q0),
    .din1(grp_fu_322_p1),
    .ce(1'b1),
    .dout(grp_fu_322_p2)
);

conv_fcmp_32ns_32dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
conv_fcmp_32ns_32dEe_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_316_p2),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_328_p2)
);

conv_mac_muladd_4eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
conv_mac_muladd_4eOg_U4(
    .din0(grp_fu_880_p0),
    .din1(grp_fu_880_p1),
    .din2(grp_fu_880_p2),
    .dout(grp_fu_880_p3)
);

conv_mac_muladd_5fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
conv_mac_muladd_5fYi_U5(
    .din0(grp_fu_889_p0),
    .din1(grp_fu_889_p1),
    .din2(grp_fu_889_p2),
    .dout(grp_fu_889_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln10_fu_345_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln10_fu_345_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        c_0_reg_227 <= select_ln37_3_reg_924;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        c_0_reg_227 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_reg_948 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ch_0_0_reg_305 <= add_ln26_reg_1027;
    end else if (((icmp_ln10_fu_345_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ch_0_0_reg_305 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        f_0_reg_238 <= f_reg_1047;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        f_0_reg_238 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_reg_948 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten21_reg_249 <= add_ln20_1_reg_952;
    end else if (((icmp_ln10_fu_345_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten21_reg_249 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        indvar_flatten29_reg_215 <= select_ln13_reg_1052;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten29_reg_215 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        indvar_flatten43_reg_193 <= add_ln10_reg_903;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten43_reg_193 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_reg_948 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_271 <= select_ln23_3_reg_1032;
    end else if (((icmp_ln10_fu_345_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_reg_271 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        r_0_reg_204 <= select_ln37_1_reg_913;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_0_reg_204 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_reg_948_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        w_sum_2_0_reg_293 <= grp_fu_316_p2;
    end else if (((icmp_ln10_fu_345_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        w_sum_2_0_reg_293 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_reg_948 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        wc_0_reg_282 <= select_ln23_1_reg_972;
    end else if (((icmp_ln10_fu_345_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        wc_0_reg_282 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_reg_948 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        wr_0_reg_260 <= select_ln20_1_reg_962;
    end else if (((icmp_ln10_fu_345_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        wr_0_reg_260 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln10_reg_903 <= add_ln10_fu_351_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln20_1_reg_952 <= add_ln20_1_fu_484_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_fu_478_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln23_1_reg_997 <= add_ln23_1_fu_790_p2;
        add_ln28_8_reg_987 <= add_ln28_8_fu_774_p2;
        icmp_ln23_reg_957 <= icmp_ln23_fu_496_p2;
        select_ln23_reg_967 <= select_ln23_fu_587_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_reg_948 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln26_reg_1027 <= add_ln26_fu_800_p2;
        select_ln23_3_reg_1032 <= select_ln23_3_fu_805_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_fu_345_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        conv_out_addr_reg_943 <= zext_ln37_4_fu_464_p1;
        icmp_ln13_reg_908 <= icmp_ln13_fu_363_p2;
        select_ln37_1_reg_913 <= select_ln37_1_fu_377_p3;
        select_ln37_2_reg_919 <= select_ln37_2_fu_419_p3;
        select_ln37_3_reg_924 <= select_ln37_3_fu_427_p3;
        zext_ln28_reg_932[4 : 0] <= zext_ln28_fu_446_p1[4 : 0];
        zext_ln37_2_reg_937[4 : 0] <= zext_ln37_2_fu_450_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        f_reg_1047 <= f_fu_811_p2;
        select_ln13_reg_1052 <= select_ln13_fu_822_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln20_reg_948 <= icmp_ln20_fu_478_p2;
        icmp_ln20_reg_948_pp0_iter1_reg <= icmp_ln20_reg_948;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_reg_948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_load_1_reg_1012 <= input_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((icmp_ln20_reg_948 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        reg_339 <= grp_fu_316_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_fu_478_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln20_1_reg_962 <= select_ln20_1_fu_510_p3;
        select_ln23_1_reg_972 <= select_ln23_1_fu_599_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_reg_948 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_1_1_reg_1022 <= grp_fu_322_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_reg_948 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_s_reg_1017 <= grp_fu_322_p2;
    end
end

always @ (*) begin
    if ((icmp_ln20_fu_478_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln10_fu_345_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln20_reg_948 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_ch_0_0_phi_fu_309_p4 = add_ln26_reg_1027;
    end else begin
        ap_phi_mux_ch_0_0_phi_fu_309_p4 = ch_0_0_reg_305;
    end
end

always @ (*) begin
    if (((icmp_ln20_reg_948 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten21_phi_fu_253_p4 = add_ln20_1_reg_952;
    end else begin
        ap_phi_mux_indvar_flatten21_phi_fu_253_p4 = indvar_flatten21_reg_249;
    end
end

always @ (*) begin
    if (((icmp_ln20_reg_948 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_275_p4 = select_ln23_3_reg_1032;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_275_p4 = indvar_flatten_reg_271;
    end
end

always @ (*) begin
    if (((icmp_ln20_reg_948 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_wc_0_phi_fu_286_p4 = select_ln23_1_reg_972;
    end else begin
        ap_phi_mux_wc_0_phi_fu_286_p4 = wc_0_reg_282;
    end
end

always @ (*) begin
    if (((icmp_ln20_reg_948 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_wr_0_phi_fu_264_p4 = select_ln20_1_reg_962;
    end else begin
        ap_phi_mux_wr_0_phi_fu_264_p4 = wr_0_reg_260;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln10_fu_345_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv_bias_ce0 = 1'b1;
    end else begin
        conv_bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_out_ce0 = 1'b1;
    end else begin
        conv_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_out_we0 = 1'b1;
    end else begin
        conv_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_weights_address0 = zext_ln28_12_fu_796_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_weights_address0 = zext_ln28_8_fu_726_p1;
        end else begin
            conv_weights_address0 = 'bx;
        end
    end else begin
        conv_weights_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_weights_ce0 = 1'b1;
    end else begin
        conv_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_316_p0 = w_sum_2_0_reg_293;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_316_p0 = reg_339;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_316_p0 = ap_phi_mux_w_sum_2_0_phi_fu_297_p4;
    end else begin
        grp_fu_316_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_316_p1 = conv_bias_q0;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_316_p1 = tmp_1_1_reg_1022;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_316_p1 = tmp_s_reg_1017;
    end else begin
        grp_fu_316_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_322_p1 = input_load_1_reg_1012;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_322_p1 = input_r_q0;
        end else begin
            grp_fu_322_p1 = 'bx;
        end
    end else begin
        grp_fu_322_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_r_ce1 = 1'b1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln10_fu_345_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln20_fu_478_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln20_fu_478_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_351_p2 = (indvar_flatten43_reg_193 + 11'd1);

assign add_ln13_1_fu_816_p2 = (9'd1 + indvar_flatten29_reg_215);

assign add_ln20_1_fu_484_p2 = (ap_phi_mux_indvar_flatten21_phi_fu_253_p4 + 5'd1);

assign add_ln20_fu_548_p2 = (zext_ln20_fu_544_p1 + select_ln37_1_reg_913);

assign add_ln23_1_fu_790_p2 = (4'd1 + ap_phi_mux_indvar_flatten_phi_fu_275_p4);

assign add_ln26_fu_800_p2 = (3'd2 + select_ln23_reg_967);

assign add_ln28_1_fu_611_p2 = ($signed(sext_ln28_fu_540_p1) + $signed(zext_ln23_2_fu_607_p1));

assign add_ln28_2_fu_647_p2 = (zext_ln23_1_fu_595_p1 + select_ln37_3_reg_924);

assign add_ln28_4_fu_707_p2 = (trunc_ln28_fu_703_p1 + zext_ln28_7_fu_699_p1);

assign add_ln28_5_fu_721_p2 = (tmp_12_cast_fu_713_p3 + zext_ln37_2_reg_937);

assign add_ln28_6_fu_731_p2 = (sub_ln28_2_fu_689_p2 + zext_ln28_6_fu_695_p1);

assign add_ln28_7_fu_760_p2 = (trunc_ln28_1_fu_756_p1 + zext_ln28_11_fu_752_p1);

assign add_ln28_8_fu_774_p2 = (tmp_14_cast_fu_766_p3 + zext_ln37_2_reg_937);

assign add_ln28_9_fu_779_p2 = (sub_ln28_2_fu_689_p2 + zext_ln28_10_fu_748_p1);

assign add_ln28_fu_473_p2 = (select_ln37_3_reg_924 + zext_ln23_fu_469_p1);

assign add_ln37_1_fu_458_p2 = (zext_ln37_3_fu_454_p1 + tmp_2_cast_fu_439_p3);

assign and_ln20_fu_569_p2 = (xor_ln20_fu_557_p2 & icmp_ln26_fu_563_p2);

assign and_ln36_fu_865_p2 = (or_ln36_fu_859_p2 & grp_fu_328_p2);

assign and_ln37_fu_401_p2 = (xor_ln37_fu_389_p2 & icmp_ln16_fu_395_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_w_sum_2_0_phi_fu_297_p4 = w_sum_2_0_reg_293;

assign bitcast_ln36_fu_829_p1 = reg_339;

assign c_fu_407_p2 = (select_ln37_fu_369_p3 + 4'd1);

assign conv_bias_address0 = zext_ln28_reg_932;

assign conv_out_address0 = conv_out_addr_reg_943;

assign conv_out_d0 = ((and_ln36_fu_865_p2[0:0] === 1'b1) ? reg_339 : 32'd0);

assign f_fu_811_p2 = (5'd1 + select_ln37_2_reg_919);

assign grp_fu_880_p0 = grp_fu_880_p00;

assign grp_fu_880_p00 = select_ln37_1_fu_377_p3;

assign grp_fu_880_p1 = 8'd11;

assign grp_fu_880_p2 = grp_fu_880_p20;

assign grp_fu_880_p20 = select_ln37_3_fu_427_p3;

assign grp_fu_889_p0 = 8'd13;

assign grp_fu_889_p1 = grp_fu_889_p10;

assign grp_fu_889_p10 = add_ln20_fu_548_p2;

assign grp_fu_889_p2 = grp_fu_889_p20;

assign grp_fu_889_p20 = select_ln23_2_fu_659_p3;

assign icmp_ln10_fu_345_p2 = ((indvar_flatten43_reg_193 == 11'd1936) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_363_p2 = ((indvar_flatten29_reg_215 == 9'd176) ? 1'b1 : 1'b0);

assign icmp_ln16_fu_395_p2 = ((f_0_reg_238 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln20_fu_478_p2 = ((ap_phi_mux_indvar_flatten21_phi_fu_253_p4 == 5'd27) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_496_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_275_p4 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_563_p2 = ((ap_phi_mux_ch_0_0_phi_fu_309_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln36_1_fu_853_p2 = ((trunc_ln36_fu_843_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_847_p2 = ((tmp_fu_833_p4 != 8'd255) ? 1'b1 : 1'b0);

assign input_r_address0 = zext_ln28_9_fu_737_p1;

assign input_r_address1 = zext_ln28_13_fu_785_p1;

assign or_ln23_fu_581_p2 = (icmp_ln23_fu_496_p2 | and_ln20_fu_569_p2);

assign or_ln26_fu_742_p2 = (select_ln23_fu_587_p3 | 3'd1);

assign or_ln36_fu_859_p2 = (icmp_ln36_fu_847_p2 | icmp_ln36_1_fu_853_p2);

assign or_ln37_fu_413_p2 = (icmp_ln13_fu_363_p2 | and_ln37_fu_401_p2);

assign p_shl_cast_fu_671_p3 = {{grp_fu_889_p3}, {3'd0}};

assign r_fu_357_p2 = (r_0_reg_204 + 4'd1);

assign select_ln13_fu_822_p3 = ((icmp_ln13_reg_908[0:0] === 1'b1) ? 9'd1 : add_ln13_1_fu_816_p2);

assign select_ln20_1_fu_510_p3 = ((icmp_ln23_fu_496_p2[0:0] === 1'b1) ? wr_fu_490_p2 : ap_phi_mux_wr_0_phi_fu_264_p4);

assign select_ln20_2_fu_652_p3 = ((icmp_ln23_fu_496_p2[0:0] === 1'b1) ? select_ln37_3_reg_924 : add_ln28_fu_473_p2);

assign select_ln20_fu_502_p3 = ((icmp_ln23_fu_496_p2[0:0] === 1'b1) ? 2'd0 : ap_phi_mux_wc_0_phi_fu_286_p4);

assign select_ln23_1_fu_599_p3 = ((and_ln20_fu_569_p2[0:0] === 1'b1) ? wc_fu_575_p2 : select_ln20_fu_502_p3);

assign select_ln23_2_fu_659_p3 = ((and_ln20_fu_569_p2[0:0] === 1'b1) ? add_ln28_2_fu_647_p2 : select_ln20_2_fu_652_p3);

assign select_ln23_3_fu_805_p3 = ((icmp_ln23_reg_957[0:0] === 1'b1) ? 4'd1 : add_ln23_1_reg_997);

assign select_ln23_fu_587_p3 = ((or_ln23_fu_581_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_ch_0_0_phi_fu_309_p4);

assign select_ln37_1_fu_377_p3 = ((icmp_ln13_fu_363_p2[0:0] === 1'b1) ? r_fu_357_p2 : r_0_reg_204);

assign select_ln37_2_fu_419_p3 = ((or_ln37_fu_413_p2[0:0] === 1'b1) ? 5'd0 : f_0_reg_238);

assign select_ln37_3_fu_427_p3 = ((and_ln37_fu_401_p2[0:0] === 1'b1) ? c_fu_407_p2 : select_ln37_fu_369_p3);

assign select_ln37_fu_369_p3 = ((icmp_ln13_fu_363_p2[0:0] === 1'b1) ? 4'd0 : c_0_reg_227);

assign sext_ln28_1_fu_625_p1 = $signed(tmp_1_fu_617_p3);

assign sext_ln28_2_fu_637_p1 = $signed(tmp_2_fu_629_p3);

assign sext_ln28_fu_540_p1 = $signed(sub_ln28_fu_534_p2);

assign sub_ln28_1_fu_641_p2 = ($signed(sext_ln28_1_fu_625_p1) - $signed(sext_ln28_2_fu_637_p1));

assign sub_ln28_2_fu_689_p2 = (p_shl_cast_fu_671_p3 - zext_ln28_5_fu_685_p1);

assign sub_ln28_fu_534_p2 = (zext_ln28_2_fu_530_p1 - zext_ln28_1_fu_518_p1);

assign tmp_12_cast_fu_713_p3 = {{add_ln28_4_fu_707_p2}, {4'd0}};

assign tmp_14_cast_fu_766_p3 = {{add_ln28_7_fu_760_p2}, {4'd0}};

assign tmp_1_fu_617_p3 = {{add_ln28_1_fu_611_p2}, {3'd0}};

assign tmp_2_cast_fu_439_p3 = {{grp_fu_880_p3}, {4'd0}};

assign tmp_2_fu_629_p3 = {{add_ln28_1_fu_611_p2}, {1'd0}};

assign tmp_4_fu_522_p3 = {{select_ln20_1_fu_510_p3}, {2'd0}};

assign tmp_5_fu_678_p3 = {{grp_fu_889_p3}, {1'd0}};

assign tmp_fu_833_p4 = {{bitcast_ln36_fu_829_p1[30:23]}};

assign trunc_ln28_1_fu_756_p1 = sub_ln28_1_fu_641_p2[6:0];

assign trunc_ln28_fu_703_p1 = sub_ln28_1_fu_641_p2[6:0];

assign trunc_ln36_fu_843_p1 = bitcast_ln36_fu_829_p1[22:0];

assign wc_fu_575_p2 = (2'd1 + select_ln20_fu_502_p3);

assign wr_fu_490_p2 = (2'd1 + ap_phi_mux_wr_0_phi_fu_264_p4);

assign xor_ln20_fu_557_p2 = (icmp_ln23_fu_496_p2 ^ 1'd1);

assign xor_ln37_fu_389_p2 = (icmp_ln13_fu_363_p2 ^ 1'd1);

assign zext_ln20_fu_544_p1 = select_ln20_1_fu_510_p3;

assign zext_ln23_1_fu_595_p1 = wc_fu_575_p2;

assign zext_ln23_2_fu_607_p1 = select_ln23_1_fu_599_p3;

assign zext_ln23_fu_469_p1 = ap_phi_mux_wc_0_phi_fu_286_p4;

assign zext_ln28_10_fu_748_p1 = or_ln26_fu_742_p2;

assign zext_ln28_11_fu_752_p1 = or_ln26_fu_742_p2;

assign zext_ln28_12_fu_796_p1 = add_ln28_8_reg_987;

assign zext_ln28_13_fu_785_p1 = add_ln28_9_fu_779_p2;

assign zext_ln28_1_fu_518_p1 = select_ln20_1_fu_510_p3;

assign zext_ln28_2_fu_530_p1 = tmp_4_fu_522_p3;

assign zext_ln28_5_fu_685_p1 = tmp_5_fu_678_p3;

assign zext_ln28_6_fu_695_p1 = select_ln23_fu_587_p3;

assign zext_ln28_7_fu_699_p1 = select_ln23_fu_587_p3;

assign zext_ln28_8_fu_726_p1 = add_ln28_5_fu_721_p2;

assign zext_ln28_9_fu_737_p1 = add_ln28_6_fu_731_p2;

assign zext_ln28_fu_446_p1 = select_ln37_2_fu_419_p3;

assign zext_ln37_2_fu_450_p1 = select_ln37_2_fu_419_p3;

assign zext_ln37_3_fu_454_p1 = select_ln37_2_fu_419_p3;

assign zext_ln37_4_fu_464_p1 = add_ln37_1_fu_458_p2;

always @ (posedge ap_clk) begin
    zext_ln28_reg_932[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln37_2_reg_937[10:5] <= 6'b000000;
end

endmodule //conv
