Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep  9 13:50:15 2024
| Host         : LAPTOP-K550ROTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
HPDR-1     Warning           Port pin direction inconsistency                           16          
HPDR-2     Warning           Port pin INOUT inconsistency                               16          
LUTAR-1    Warning           LUT drives async reset alert                               1           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  8           
TIMING-18  Warning           Missing input or output delay                              1           
TIMING-20  Warning           Non-clocked latch                                          36          
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (524)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (524)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: checker/ir/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: checker/ir/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: checker/ir/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: checker/ir/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: checker/ir/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: checker/ir/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: checker/ir/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: checker/ir/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: checker/ir/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: checker/ir/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: checker/ir/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.121        0.000                      0                50975        0.036        0.000                      0                50975        3.000        0.000                       0                 15405  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
pll/inst/clk_in     {0.000 5.000}      10.000          100.000         
  clk_out_clk_pll   {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         
sys_clk             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll/inst/clk_in                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out_clk_pll         6.246        0.000                      0                41277        0.036        0.000                      0                41277        8.870        0.000                       0                 15367  
  clkfbout_clk_pll                                                                                                                                                    8.408        0.000                       0                     3  
sys_clk                   5.159        0.000                      0                   33        0.259        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk          clk_out_clk_pll        1.121        0.000                      0                13152        1.444        0.000                      0                13152  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll/inst/clk_in
  To Clock:  pll/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_pll
  To Clock:  clk_out_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.720ns  (logic 3.342ns (24.359%)  route 10.378ns (75.641%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 21.304 - 20.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.393     1.393    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X93Y194        FDRE                                         r  mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y194        FDRE (Prop_fdre_C_Q)         0.379     1.772 r  mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/Q
                         net (fo=2, routed)           0.693     2.465    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3_0[2]
    SLICE_X91Y194        LUT6 (Prop_lut6_I4_O)        0.105     2.570 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.334     2.904    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X89Y194        LUT2 (Prop_lut2_I1_O)        0.105     3.009 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          2.145     5.154    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X66Y162        LUT5 (Prop_lut5_I3_O)        0.105     5.259 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_7/O
                         net (fo=2, routed)           0.650     5.909    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[9]
    SLICE_X67Y161        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.327 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.327    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X67Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.425    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.523 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     6.800 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.882     7.682    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X71Y160        LUT6 (Prop_lut6_I1_O)        0.250     7.932 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     7.932    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X71Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.389 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.389    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.605 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           1.089     9.694    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X84Y147        LUT5 (Prop_lut5_I3_O)        0.309    10.003 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.689    10.692    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X85Y132        LUT6 (Prop_lut6_I1_O)        0.105    10.797 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          2.738    13.535    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X124Y186       LUT6 (Prop_lut6_I4_O)        0.105    13.640 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_10/O
                         net (fo=1, routed)           0.345    13.984    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_10_n_0
    SLICE_X124Y187       LUT5 (Prop_lut5_I4_O)        0.105    14.089 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_7/O
                         net (fo=1, routed)           0.438    14.527    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_7_n_0
    SLICE_X127Y189       LUT6 (Prop_lut6_I5_O)        0.105    14.632 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_3/O
                         net (fo=1, routed)           0.376    15.008    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_3_n_0
    SLICE_X128Y189       LUT6 (Prop_lut6_I2_O)        0.105    15.113 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_1/O
                         net (fo=1, routed)           0.000    15.113    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_1_n_0
    SLICE_X128Y189       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.304    21.304    mrcore/inst/Station_module/aclk
    SLICE_X128Y189       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs_reg[1]/C
                         clock pessimism              0.066    21.370    
                         clock uncertainty           -0.084    21.287    
    SLICE_X128Y189       FDRE (Setup_fdre_C_D)        0.072    21.359    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs_reg[1]
  -------------------------------------------------------------------
                         required time                         21.359    
                         arrival time                         -15.113    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.708ns  (logic 3.447ns (25.145%)  route 10.261ns (74.855%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 21.302 - 20.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.393     1.393    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X93Y194        FDRE                                         r  mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y194        FDRE (Prop_fdre_C_Q)         0.379     1.772 r  mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/Q
                         net (fo=2, routed)           0.693     2.465    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3_0[2]
    SLICE_X91Y194        LUT6 (Prop_lut6_I4_O)        0.105     2.570 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.334     2.904    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X89Y194        LUT2 (Prop_lut2_I1_O)        0.105     3.009 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          2.145     5.154    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X66Y162        LUT5 (Prop_lut5_I3_O)        0.105     5.259 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_7/O
                         net (fo=2, routed)           0.650     5.909    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[9]
    SLICE_X67Y161        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.327 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.327    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X67Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.425    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.523 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     6.800 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.882     7.682    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X71Y160        LUT6 (Prop_lut6_I1_O)        0.250     7.932 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     7.932    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X71Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.389 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.389    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.605 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           1.089     9.694    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X84Y147        LUT5 (Prop_lut5_I3_O)        0.309    10.003 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.689    10.692    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X85Y132        LUT6 (Prop_lut6_I1_O)        0.105    10.797 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          2.846    13.642    mrcore/inst/FU_MU_module/mc/premem_wakeup_en
    SLICE_X125Y187       LUT6 (Prop_lut6_I3_O)        0.105    13.747 r  mrcore/inst/FU_MU_module/mc/genblk5[0].rs_alu1_wakeuprs[0]_i_16/O
                         net (fo=1, routed)           0.205    13.953    mrcore/inst/FU_ALU0_module/genblk5[0].rs_alu1_wakeuprs[0]_i_10
    SLICE_X125Y187       LUT4 (Prop_lut4_I3_O)        0.105    14.058 r  mrcore/inst/FU_ALU0_module/genblk5[0].rs_alu1_wakeuprs[0]_i_13/O
                         net (fo=1, routed)           0.251    14.309    mrcore/inst/FU_MU_module/mc/genblk5[0].rs_alu1_wakeuprs[0]_i_4_2
    SLICE_X124Y185       LUT5 (Prop_lut5_I4_O)        0.105    14.414 r  mrcore/inst/FU_MU_module/mc/genblk5[0].rs_alu1_wakeuprs[0]_i_10/O
                         net (fo=1, routed)           0.353    14.766    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs_reg[0]_0
    SLICE_X124Y188       LUT6 (Prop_lut6_I5_O)        0.105    14.871 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs[0]_i_4/O
                         net (fo=1, routed)           0.125    14.997    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs[0]_i_4_n_0
    SLICE_X124Y188       LUT6 (Prop_lut6_I2_O)        0.105    15.102 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs[0]_i_1/O
                         net (fo=1, routed)           0.000    15.102    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs[0]_i_1_n_0
    SLICE_X124Y188       FDRE                                         r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.302    21.302    mrcore/inst/Station_module/aclk
    SLICE_X124Y188       FDRE                                         r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs_reg[0]/C
                         clock pessimism              0.066    21.368    
                         clock uncertainty           -0.084    21.285    
    SLICE_X124Y188       FDRE (Setup_fdre_C_D)        0.072    21.357    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs_reg[0]
  -------------------------------------------------------------------
                         required time                         21.357    
                         arrival time                         -15.102    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.710ns  (logic 3.237ns (23.611%)  route 10.473ns (76.389%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.393     1.393    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X93Y194        FDRE                                         r  mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y194        FDRE (Prop_fdre_C_Q)         0.379     1.772 r  mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/Q
                         net (fo=2, routed)           0.693     2.465    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3_0[2]
    SLICE_X91Y194        LUT6 (Prop_lut6_I4_O)        0.105     2.570 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.334     2.904    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X89Y194        LUT2 (Prop_lut2_I1_O)        0.105     3.009 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          2.145     5.154    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X66Y162        LUT5 (Prop_lut5_I3_O)        0.105     5.259 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_7/O
                         net (fo=2, routed)           0.650     5.909    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[9]
    SLICE_X67Y161        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.327 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.327    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X67Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.425    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.523 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     6.800 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.882     7.682    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X71Y160        LUT6 (Prop_lut6_I1_O)        0.250     7.932 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     7.932    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X71Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.389 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.389    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.605 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           1.089     9.694    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X84Y147        LUT5 (Prop_lut5_I3_O)        0.309    10.003 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.689    10.692    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X85Y132        LUT6 (Prop_lut6_I1_O)        0.105    10.797 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.386    14.183    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X125Y194       LUT6 (Prop_lut6_I2_O)        0.105    14.288 r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprt[3]_i_7/O
                         net (fo=1, routed)           0.357    14.645    mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprt[3]_i_7_n_0
    SLICE_X126Y192       LUT6 (Prop_lut6_I5_O)        0.105    14.750 r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprt[3]_i_3/O
                         net (fo=1, routed)           0.248    14.998    mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprt[3]_i_3_n_0
    SLICE_X128Y192       LUT6 (Prop_lut6_I2_O)        0.105    15.103 r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprt[3]_i_1/O
                         net (fo=1, routed)           0.000    15.103    mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprt[3]_i_1_n_0
    SLICE_X128Y192       FDRE                                         r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.306    21.306    mrcore/inst/Station_module/aclk
    SLICE_X128Y192       FDRE                                         r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprt_reg[3]/C
                         clock pessimism              0.066    21.372    
                         clock uncertainty           -0.084    21.289    
    SLICE_X128Y192       FDRE (Setup_fdre_C_D)        0.076    21.365    mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.365    
                         arrival time                         -15.103    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.591ns  (logic 3.342ns (24.589%)  route 10.249ns (75.411%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 21.305 - 20.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.393     1.393    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X93Y194        FDRE                                         r  mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y194        FDRE (Prop_fdre_C_Q)         0.379     1.772 r  mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/Q
                         net (fo=2, routed)           0.693     2.465    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3_0[2]
    SLICE_X91Y194        LUT6 (Prop_lut6_I4_O)        0.105     2.570 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.334     2.904    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X89Y194        LUT2 (Prop_lut2_I1_O)        0.105     3.009 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          2.145     5.154    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X66Y162        LUT5 (Prop_lut5_I3_O)        0.105     5.259 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_7/O
                         net (fo=2, routed)           0.650     5.909    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[9]
    SLICE_X67Y161        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.327 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.327    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X67Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.425    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.523 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     6.800 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.882     7.682    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X71Y160        LUT6 (Prop_lut6_I1_O)        0.250     7.932 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     7.932    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X71Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.389 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.389    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.605 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           1.089     9.694    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X84Y147        LUT5 (Prop_lut5_I3_O)        0.309    10.003 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.689    10.692    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X85Y132        LUT6 (Prop_lut6_I1_O)        0.105    10.797 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          2.944    13.741    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X126Y193       LUT5 (Prop_lut5_I1_O)        0.105    13.846 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_8/O
                         net (fo=1, routed)           0.223    14.069    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_8_n_0
    SLICE_X127Y193       LUT6 (Prop_lut6_I1_O)        0.105    14.174 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_7/O
                         net (fo=1, routed)           0.374    14.548    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_7_n_0
    SLICE_X127Y191       LUT6 (Prop_lut6_I5_O)        0.105    14.653 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_3/O
                         net (fo=1, routed)           0.227    14.880    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_3_n_0
    SLICE_X127Y192       LUT6 (Prop_lut6_I2_O)        0.105    14.985 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_1/O
                         net (fo=1, routed)           0.000    14.985    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_1_n_0
    SLICE_X127Y192       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.305    21.305    mrcore/inst/Station_module/aclk
    SLICE_X127Y192       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt_reg[1]/C
                         clock pessimism              0.066    21.371    
                         clock uncertainty           -0.084    21.288    
    SLICE_X127Y192       FDRE (Setup_fdre_C_D)        0.030    21.318    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.318    
                         arrival time                         -14.985    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.531ns  (logic 3.342ns (24.699%)  route 10.189ns (75.301%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 21.303 - 20.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.393     1.393    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X93Y194        FDRE                                         r  mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y194        FDRE (Prop_fdre_C_Q)         0.379     1.772 r  mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/Q
                         net (fo=2, routed)           0.693     2.465    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3_0[2]
    SLICE_X91Y194        LUT6 (Prop_lut6_I4_O)        0.105     2.570 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.334     2.904    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X89Y194        LUT2 (Prop_lut2_I1_O)        0.105     3.009 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          2.145     5.154    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X66Y162        LUT5 (Prop_lut5_I3_O)        0.105     5.259 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_7/O
                         net (fo=2, routed)           0.650     5.909    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[9]
    SLICE_X67Y161        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.327 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.327    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X67Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.425    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.523 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     6.800 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.882     7.682    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X71Y160        LUT6 (Prop_lut6_I1_O)        0.250     7.932 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     7.932    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X71Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.389 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.389    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.605 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           1.089     9.694    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X84Y147        LUT5 (Prop_lut5_I3_O)        0.309    10.003 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.689    10.692    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X85Y132        LUT6 (Prop_lut6_I1_O)        0.105    10.797 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          2.859    13.656    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X122Y187       LUT5 (Prop_lut5_I2_O)        0.105    13.761 r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs[0]_i_8/O
                         net (fo=1, routed)           0.120    13.881    mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs[0]_i_8_n_0
    SLICE_X122Y187       LUT6 (Prop_lut6_I1_O)        0.105    13.986 r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs[0]_i_7/O
                         net (fo=1, routed)           0.348    14.334    mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs[0]_i_7_n_0
    SLICE_X122Y189       LUT6 (Prop_lut6_I5_O)        0.105    14.439 r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs[0]_i_3/O
                         net (fo=1, routed)           0.380    14.819    mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs[0]_i_3_n_0
    SLICE_X126Y189       LUT6 (Prop_lut6_I2_O)        0.105    14.924 r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs[0]_i_1/O
                         net (fo=1, routed)           0.000    14.924    mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs[0]_i_1_n_0
    SLICE_X126Y189       FDRE                                         r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.303    21.303    mrcore/inst/Station_module/aclk
    SLICE_X126Y189       FDRE                                         r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs_reg[0]/C
                         clock pessimism              0.066    21.369    
                         clock uncertainty           -0.084    21.286    
    SLICE_X126Y189       FDRE (Setup_fdre_C_D)        0.030    21.316    mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs_reg[0]
  -------------------------------------------------------------------
                         required time                         21.316    
                         arrival time                         -14.924    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.506ns  (logic 3.342ns (24.744%)  route 10.164ns (75.256%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 21.305 - 20.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.393     1.393    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X93Y194        FDRE                                         r  mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y194        FDRE (Prop_fdre_C_Q)         0.379     1.772 r  mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/Q
                         net (fo=2, routed)           0.693     2.465    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3_0[2]
    SLICE_X91Y194        LUT6 (Prop_lut6_I4_O)        0.105     2.570 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.334     2.904    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X89Y194        LUT2 (Prop_lut2_I1_O)        0.105     3.009 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          2.145     5.154    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X66Y162        LUT5 (Prop_lut5_I3_O)        0.105     5.259 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_7/O
                         net (fo=2, routed)           0.650     5.909    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[9]
    SLICE_X67Y161        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.327 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.327    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X67Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.425    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.523 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     6.800 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.882     7.682    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X71Y160        LUT6 (Prop_lut6_I1_O)        0.250     7.932 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     7.932    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X71Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.389 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.389    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.605 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           1.089     9.694    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X84Y147        LUT5 (Prop_lut5_I3_O)        0.309    10.003 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.689    10.692    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X85Y132        LUT6 (Prop_lut6_I1_O)        0.105    10.797 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          2.956    13.753    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X125Y193       LUT5 (Prop_lut5_I2_O)        0.105    13.858 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_8/O
                         net (fo=1, routed)           0.239    14.097    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_8_n_0
    SLICE_X123Y193       LUT6 (Prop_lut6_I1_O)        0.105    14.202 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_7/O
                         net (fo=1, routed)           0.366    14.568    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_7_n_0
    SLICE_X126Y192       LUT6 (Prop_lut6_I5_O)        0.105    14.673 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_3/O
                         net (fo=1, routed)           0.122    14.795    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_3_n_0
    SLICE_X126Y192       LUT6 (Prop_lut6_I2_O)        0.105    14.900 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_1/O
                         net (fo=1, routed)           0.000    14.900    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_1_n_0
    SLICE_X126Y192       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.305    21.305    mrcore/inst/Station_module/aclk
    SLICE_X126Y192       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt_reg[1]/C
                         clock pessimism              0.066    21.371    
                         clock uncertainty           -0.084    21.288    
    SLICE_X126Y192       FDRE (Setup_fdre_C_D)        0.030    21.318    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.318    
                         arrival time                         -14.900    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.386ns  (logic 3.342ns (24.967%)  route 10.044ns (75.034%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 21.304 - 20.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.393     1.393    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X93Y194        FDRE                                         r  mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y194        FDRE (Prop_fdre_C_Q)         0.379     1.772 r  mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/Q
                         net (fo=2, routed)           0.693     2.465    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3_0[2]
    SLICE_X91Y194        LUT6 (Prop_lut6_I4_O)        0.105     2.570 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.334     2.904    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X89Y194        LUT2 (Prop_lut2_I1_O)        0.105     3.009 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          2.145     5.154    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X66Y162        LUT5 (Prop_lut5_I3_O)        0.105     5.259 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_7/O
                         net (fo=2, routed)           0.650     5.909    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[9]
    SLICE_X67Y161        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.327 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.327    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X67Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.425    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.523 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     6.800 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.882     7.682    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X71Y160        LUT6 (Prop_lut6_I1_O)        0.250     7.932 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     7.932    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X71Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.389 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.389    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.605 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           1.089     9.694    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X84Y147        LUT5 (Prop_lut5_I3_O)        0.309    10.003 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.689    10.692    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X85Y132        LUT6 (Prop_lut6_I1_O)        0.105    10.797 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          2.687    13.484    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X122Y188       LUT5 (Prop_lut5_I2_O)        0.105    13.589 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_8/O
                         net (fo=1, routed)           0.120    13.709    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_8_n_0
    SLICE_X122Y188       LUT6 (Prop_lut6_I1_O)        0.105    13.814 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_7/O
                         net (fo=1, routed)           0.370    14.184    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_7_n_0
    SLICE_X126Y189       LUT6 (Prop_lut6_I5_O)        0.105    14.289 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_3/O
                         net (fo=1, routed)           0.386    14.674    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_3_n_0
    SLICE_X130Y189       LUT6 (Prop_lut6_I2_O)        0.105    14.779 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_1/O
                         net (fo=1, routed)           0.000    14.779    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_1_n_0
    SLICE_X130Y189       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.304    21.304    mrcore/inst/Station_module/aclk
    SLICE_X130Y189       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs_reg[1]/C
                         clock pessimism              0.066    21.370    
                         clock uncertainty           -0.084    21.287    
    SLICE_X130Y189       FDRE (Setup_fdre_C_D)        0.030    21.317    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs_reg[1]
  -------------------------------------------------------------------
                         required time                         21.317    
                         arrival time                         -14.779    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.552ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.414ns  (logic 3.237ns (24.132%)  route 10.177ns (75.868%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 21.305 - 20.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.393     1.393    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X93Y194        FDRE                                         r  mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y194        FDRE (Prop_fdre_C_Q)         0.379     1.772 r  mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/Q
                         net (fo=2, routed)           0.693     2.465    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3_0[2]
    SLICE_X91Y194        LUT6 (Prop_lut6_I4_O)        0.105     2.570 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.334     2.904    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X89Y194        LUT2 (Prop_lut2_I1_O)        0.105     3.009 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          2.145     5.154    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X66Y162        LUT5 (Prop_lut5_I3_O)        0.105     5.259 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_7/O
                         net (fo=2, routed)           0.650     5.909    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[9]
    SLICE_X67Y161        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.327 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.327    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X67Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.425    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.523 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     6.800 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.882     7.682    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X71Y160        LUT6 (Prop_lut6_I1_O)        0.250     7.932 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     7.932    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X71Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.389 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.389    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.605 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           1.089     9.694    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X84Y147        LUT5 (Prop_lut5_I3_O)        0.309    10.003 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.689    10.692    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X85Y132        LUT6 (Prop_lut6_I1_O)        0.105    10.797 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          2.944    13.740    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X125Y190       LUT6 (Prop_lut6_I3_O)        0.105    13.845 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt[2]_i_7/O
                         net (fo=1, routed)           0.372    14.217    mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt[2]_i_7_n_0
    SLICE_X128Y191       LUT6 (Prop_lut6_I5_O)        0.105    14.322 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt[2]_i_3/O
                         net (fo=1, routed)           0.380    14.702    mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt[2]_i_3_n_0
    SLICE_X128Y191       LUT6 (Prop_lut6_I2_O)        0.105    14.807 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt[2]_i_1/O
                         net (fo=1, routed)           0.000    14.807    mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt[2]_i_1_n_0
    SLICE_X128Y191       FDRE                                         r  mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.305    21.305    mrcore/inst/Station_module/aclk
    SLICE_X128Y191       FDRE                                         r  mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt_reg[2]/C
                         clock pessimism              0.066    21.371    
                         clock uncertainty           -0.084    21.288    
    SLICE_X128Y191       FDRE (Setup_fdre_C_D)        0.072    21.360    mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.360    
                         arrival time                         -14.807    
  -------------------------------------------------------------------
                         slack                                  6.552    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.364ns  (logic 3.237ns (24.221%)  route 10.127ns (75.779%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 21.304 - 20.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.393     1.393    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X93Y194        FDRE                                         r  mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y194        FDRE (Prop_fdre_C_Q)         0.379     1.772 r  mrcore/inst/FU_ALU0_module/alu_wb_num1_reg[2]/Q
                         net (fo=2, routed)           0.693     2.465    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3_0[2]
    SLICE_X91Y194        LUT6 (Prop_lut6_I4_O)        0.105     2.570 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.334     2.904    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X89Y194        LUT2 (Prop_lut2_I1_O)        0.105     3.009 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          2.145     5.154    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X66Y162        LUT5 (Prop_lut5_I3_O)        0.105     5.259 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_7/O
                         net (fo=2, routed)           0.650     5.909    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[9]
    SLICE_X67Y161        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.327 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.327    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X67Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.425    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.523 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.523    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     6.800 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.882     7.682    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X71Y160        LUT6 (Prop_lut6_I1_O)        0.250     7.932 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     7.932    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X71Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.389 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.389    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.605 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           1.089     9.694    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X84Y147        LUT5 (Prop_lut5_I3_O)        0.309    10.003 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.689    10.692    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X85Y132        LUT6 (Prop_lut6_I1_O)        0.105    10.797 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          2.918    13.715    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X122Y190       LUT5 (Prop_lut5_I4_O)        0.105    13.820 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprs[2]_i_7/O
                         net (fo=1, routed)           0.351    14.172    mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprs[2]_i_7_n_0
    SLICE_X126Y191       LUT6 (Prop_lut6_I5_O)        0.105    14.277 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprs[2]_i_3/O
                         net (fo=1, routed)           0.376    14.653    mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprs[2]_i_3_n_0
    SLICE_X126Y191       LUT6 (Prop_lut6_I2_O)        0.105    14.758 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprs[2]_i_1/O
                         net (fo=1, routed)           0.000    14.758    mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprs[2]_i_1_n_0
    SLICE_X126Y191       FDRE                                         r  mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.304    21.304    mrcore/inst/Station_module/aclk
    SLICE_X126Y191       FDRE                                         r  mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprs_reg[2]/C
                         clock pessimism              0.066    21.370    
                         clock uncertainty           -0.084    21.287    
    SLICE_X126Y191       FDRE (Setup_fdre_C_D)        0.030    21.317    mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprs_reg[2]
  -------------------------------------------------------------------
                         required time                         21.317    
                         arrival time                         -14.758    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 mrcore/inst/Rename_module/rename_rsnum1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk6[0].rs_mu_rsval_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.288ns  (logic 2.017ns (15.179%)  route 11.271ns (84.821%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 21.277 - 20.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.404     1.404    mrcore/inst/Rename_module/aclk
    SLICE_X133Y169       FDRE                                         r  mrcore/inst/Rename_module/rename_rsnum1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y169       FDRE (Prop_fdre_C_Q)         0.379     1.783 r  mrcore/inst/Rename_module/rename_rsnum1_reg[1]/Q
                         net (fo=169, routed)         3.809     5.592    mrcore/inst/ROB_module/ADDRA[1]
    SLICE_X77Y163        LUT6 (Prop_lut6_I2_O)        0.105     5.697 r  mrcore/inst/ROB_module/genblk5[3].rs_alu0_rsval[3][31]_i_33/O
                         net (fo=1, routed)           0.000     5.697    mrcore/inst/ROB_module/genblk5[3].rs_alu0_rsval[3][31]_i_33_n_0
    SLICE_X77Y163        MUXF7 (Prop_muxf7_I0_O)      0.178     5.875 r  mrcore/inst/ROB_module/genblk5[3].rs_alu0_rsval_reg[3][31]_i_28/O
                         net (fo=33, routed)          2.571     8.446    mrcore/inst/ROB_module/genblk5[3].rs_alu0_rsval_reg[3][31]_i_28_n_0
    SLICE_X93Y184        LUT3 (Prop_lut3_I1_O)        0.268     8.714 r  mrcore/inst/ROB_module/genblk5[3].rs_alu0_rsval[3][27]_i_14/O
                         net (fo=1, routed)           0.499     9.214    mrcore/inst/ROB_module/genblk5[3].rs_alu0_rsval[3][27]_i_14_n_0
    SLICE_X89Y185        LUT5 (Prop_lut5_I4_O)        0.268     9.482 r  mrcore/inst/ROB_module/genblk5[3].rs_alu0_rsval[3][27]_i_10/O
                         net (fo=1, routed)           0.000     9.482    mrcore/inst/ROB_module/genblk5[3].rs_alu0_rsval[3][27]_i_10_n_0
    SLICE_X89Y185        MUXF7 (Prop_muxf7_I0_O)      0.178     9.660 r  mrcore/inst/ROB_module/genblk5[3].rs_alu0_rsval_reg[3][27]_i_7/O
                         net (fo=1, routed)           0.807    10.467    mrcore/inst/Dispatch_module/rob_rdata2[27]
    SLICE_X94Y185        LUT3 (Prop_lut3_I1_O)        0.272    10.739 r  mrcore/inst/Dispatch_module/genblk5[3].rs_alu0_rsval[3][27]_i_4/O
                         net (fo=13, routed)          3.097    13.836    mrcore/inst/Rename_module/dispatch_rsval1[27]
    SLICE_X57Y174        LUT5 (Prop_lut5_I4_O)        0.264    14.100 r  mrcore/inst/Rename_module/genblk6[0].rs_mu_rsval[0][27]_i_3/O
                         net (fo=1, routed)           0.487    14.587    mrcore/inst/FU_ALU0_module/genblk6[0].rs_mu_rsval_reg[0][27]_0
    SLICE_X56Y170        LUT5 (Prop_lut5_I4_O)        0.105    14.692 r  mrcore/inst/FU_ALU0_module/genblk6[0].rs_mu_rsval[0][27]_i_1/O
                         net (fo=1, routed)           0.000    14.692    mrcore/inst/Station_module/genblk6[0].rs_mu_rsval_reg[0][31]_0[27]
    SLICE_X56Y170        FDRE                                         r  mrcore/inst/Station_module/genblk6[0].rs_mu_rsval_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.277    21.277    mrcore/inst/Station_module/aclk
    SLICE_X56Y170        FDRE                                         r  mrcore/inst/Station_module/genblk6[0].rs_mu_rsval_reg[0][27]/C
                         clock pessimism              0.007    21.284    
                         clock uncertainty           -0.084    21.200    
    SLICE_X56Y170        FDRE (Setup_fdre_C_D)        0.072    21.272    mrcore/inst/Station_module/genblk6[0].rs_mu_rsval_reg[0][27]
  -------------------------------------------------------------------
                         required time                         21.272    
                         arrival time                         -14.692    
  -------------------------------------------------------------------
                         slack                                  6.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_RAS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_RAS_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.591     0.591    mrcore/inst/Decode_module/aclk
    SLICE_X113Y142       FDRE                                         r  mrcore/inst/Decode_module/decode_RAS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  mrcore/inst/Decode_module/decode_RAS_reg[12]/Q
                         net (fo=1, routed)           0.055     0.787    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_12_17/DIA0
    SLICE_X112Y142       RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.862     0.862    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_12_17/WCLK
    SLICE_X112Y142       RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.258     0.604    
    SLICE_X112Y142       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.751    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_RAS_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_RAS_reg_0_3_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.589     0.589    mrcore/inst/Decode_module/aclk
    SLICE_X121Y136       FDRE                                         r  mrcore/inst/Decode_module/decode_RAS_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y136       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  mrcore/inst/Decode_module/decode_RAS_reg[36]/Q
                         net (fo=1, routed)           0.055     0.785    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_36_41/DIA0
    SLICE_X120Y136       RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.859     0.859    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_36_41/WCLK
    SLICE_X120Y136       RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_36_41/RAMA/CLK
                         clock pessimism             -0.257     0.602    
    SLICE_X120Y136       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.749    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_RAS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.590     0.590    mrcore/inst/Decode_module/aclk
    SLICE_X113Y138       FDRE                                         r  mrcore/inst/Decode_module/decode_RAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141     0.731 r  mrcore/inst/Decode_module/decode_RAS_reg[0]/Q
                         net (fo=1, routed)           0.055     0.786    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/DIA0
    SLICE_X112Y138       RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.861     0.861    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/WCLK
    SLICE_X112Y138       RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.258     0.603    
    SLICE_X112Y138       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.750    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mrcore/inst/fpu/fwb_result_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.589     0.589    mrcore/inst/fpu/aclk
    SLICE_X109Y155       FDRE                                         r  mrcore/inst/fpu/fwb_result_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  mrcore/inst/fpu/fwb_result_reg[38]/Q
                         net (fo=3, routed)           0.067     0.797    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_6_11/DIA0
    SLICE_X108Y155       RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.859     0.859    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_6_11/WCLK
    SLICE_X108Y155       RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.258     0.602    
    SLICE_X108Y155       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.749    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mrcore/inst/FU_MU_module/mu_wb_result_other_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.565     0.565    mrcore/inst/FU_MU_module/aclk
    SLICE_X85Y151        FDRE                                         r  mrcore/inst/FU_MU_module/mu_wb_result_other_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y151        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  mrcore/inst/FU_MU_module/mu_wb_result_other_reg[6]/Q
                         net (fo=2, routed)           0.067     0.773    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_6_11/DIA0
    SLICE_X84Y151        RAMD32                                       r  mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.834     0.834    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_6_11/WCLK
    SLICE_X84Y151        RAMD32                                       r  mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X84Y151        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.725    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r2_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mrcore/inst/FU_ALU0_module/alu_wb_result_other_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_alu0_result_other_reg_r2_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.588     0.588    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X109Y158       FDRE                                         r  mrcore/inst/FU_ALU0_module/alu_wb_result_other_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y158       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  mrcore/inst/FU_ALU0_module/alu_wb_result_other_reg[0]/Q
                         net (fo=2, routed)           0.067     0.796    mrcore/inst/ROB_module/robmem_alu0_result_other_reg_r2_0_7_0_5/DIA0
    SLICE_X108Y158       RAMD32                                       r  mrcore/inst/ROB_module/robmem_alu0_result_other_reg_r2_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.858     0.858    mrcore/inst/ROB_module/robmem_alu0_result_other_reg_r2_0_7_0_5/WCLK
    SLICE_X108Y158       RAMD32                                       r  mrcore/inst/ROB_module/robmem_alu0_result_other_reg_r2_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.258     0.601    
    SLICE_X108Y158       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.748    mrcore/inst/ROB_module/robmem_alu0_result_other_reg_r2_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mrcore/inst/FU_ALU1_module/alu_wb_result_other_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_alu1_result_other_reg_r2_0_7_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.589     0.589    mrcore/inst/FU_ALU1_module/aclk
    SLICE_X113Y159       FDRE                                         r  mrcore/inst/FU_ALU1_module/alu_wb_result_other_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  mrcore/inst/FU_ALU1_module/alu_wb_result_other_reg[12]/Q
                         net (fo=2, routed)           0.067     0.797    mrcore/inst/ROB_module/robmem_alu1_result_other_reg_r2_0_7_12_17/DIA0
    SLICE_X112Y159       RAMD32                                       r  mrcore/inst/ROB_module/robmem_alu1_result_other_reg_r2_0_7_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.860     0.859    mrcore/inst/ROB_module/robmem_alu1_result_other_reg_r2_0_7_12_17/WCLK
    SLICE_X112Y159       RAMD32                                       r  mrcore/inst/ROB_module/robmem_alu1_result_other_reg_r2_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.258     0.602    
    SLICE_X112Y159       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.749    mrcore/inst/ROB_module/robmem_alu1_result_other_reg_r2_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mrcore/inst/fpu/fwb_result_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.254%)  route 0.078ns (35.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.579     0.579    mrcore/inst/fpu/aclk
    SLICE_X99Y155        FDRE                                         r  mrcore/inst/fpu/fwb_result_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y155        FDRE (Prop_fdre_C_Q)         0.141     0.720 r  mrcore/inst/fpu/fwb_result_reg[50]/Q
                         net (fo=3, routed)           0.078     0.798    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/DIA0
    SLICE_X98Y155        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.849     0.849    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/WCLK
    SLICE_X98Y155        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.258     0.592    
    SLICE_X98Y155        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.739    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mrcore/inst/fpu/fwb_result_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.254%)  route 0.078ns (35.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.578     0.578    mrcore/inst/fpu/aclk
    SLICE_X99Y158        FDRE                                         r  mrcore/inst/fpu/fwb_result_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y158        FDRE (Prop_fdre_C_Q)         0.141     0.719 r  mrcore/inst/fpu/fwb_result_reg[56]/Q
                         net (fo=3, routed)           0.078     0.797    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_24_29/DIA0
    SLICE_X98Y158        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.848     0.848    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_24_29/WCLK
    SLICE_X98Y158        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.258     0.591    
    SLICE_X98Y158        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.738    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mrcore/inst/fpu/fwb_result_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.229%)  route 0.079ns (35.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.580     0.580    mrcore/inst/fpu/aclk
    SLICE_X101Y158       FDRE                                         r  mrcore/inst/fpu/fwb_result_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_fdre_C_Q)         0.141     0.721 r  mrcore/inst/fpu/fwb_result_reg[62]/Q
                         net (fo=3, routed)           0.079     0.799    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_30_31/DIA0
    SLICE_X100Y158       RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.850     0.850    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_30_31/WCLK
    SLICE_X100Y158       RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.258     0.593    
    SLICE_X100Y158       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.740    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y51     mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y51     mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y48     mrcore/inst/FU_MU_module/dcache_tag1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y48     mrcore/inst/FU_MU_module/dcache_tag1_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y49     mrcore/inst/FU_MU_module/dcache_tag2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y49     mrcore/inst/FU_MU_module/dcache_tag2_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y30     mrcore/inst/L2_TLB_module/tlb_phy_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y30     mrcore/inst/L2_TLB_module/tlb_phy_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y62     mrcore/inst/L2_TLB_module/tlb_phy_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y62     mrcore/inst/L2_TLB_module/tlb_phy_reg_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X90Y147    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X90Y147    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X90Y147    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X90Y147    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X90Y147    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X90Y147    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X90Y147    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X90Y147    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X88Y145    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X88Y145    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X90Y147    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X90Y147    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X90Y147    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X90Y147    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X90Y147    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X90Y147    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X90Y147    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X90Y147    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X88Y145    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X88Y145    mrcore/inst/BranchPredictor_module/BTB_PC_reg_r1_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 rstcnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 0.694ns (15.015%)  route 3.928ns (84.985%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 15.168 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.407     5.506    sys_clk_IBUF_BUFG
    SLICE_X109Y127       FDRE                                         r  rstcnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDRE (Prop_fdre_C_Q)         0.379     5.885 f  rstcnt_reg[15]/Q
                         net (fo=2, routed)           0.683     6.568    rstcnt_reg[15]
    SLICE_X108Y128       LUT6 (Prop_lut6_I3_O)        0.105     6.673 r  resetn_i_5/O
                         net (fo=1, routed)           0.537     7.209    resetn_i_5_n_1
    SLICE_X108Y126       LUT6 (Prop_lut6_I1_O)        0.105     7.314 r  resetn_i_3/O
                         net (fo=1, routed)           0.828     8.142    resetn_i_3_n_1
    SLICE_X108Y132       LUT3 (Prop_lut3_I1_O)        0.105     8.247 r  resetn_i_1/O
                         net (fo=1, routed)           1.881    10.128    resetn_i_1_n_1
    SLICE_X77Y152        FDRE                                         r  resetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.270    15.168    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
                         clock pessimism              0.201    15.369    
                         clock uncertainty           -0.035    15.334    
    SLICE_X77Y152        FDRE (Setup_fdre_C_D)       -0.047    15.287    resetn_reg
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             7.666ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 1.794ns (77.163%)  route 0.531ns (22.837%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.202ns = ( 15.202 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.404     5.503    sys_clk_IBUF_BUFG
    SLICE_X109Y124       FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.379     5.882 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.523     6.405    rstcnt_reg[1]
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.967 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.008     6.975    rstcnt_reg[0]_i_2_n_1
    SLICE_X109Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    rstcnt_reg[4]_i_1_n_1
    SLICE_X109Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.171 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    rstcnt_reg[8]_i_1_n_1
    SLICE_X109Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.269 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    rstcnt_reg[12]_i_1_n_1
    SLICE_X109Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.367 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    rstcnt_reg[16]_i_1_n_1
    SLICE_X109Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.465 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.465    rstcnt_reg[20]_i_1_n_1
    SLICE_X109Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.563 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.563    rstcnt_reg[24]_i_1_n_1
    SLICE_X109Y131       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.828 r  rstcnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.828    rstcnt_reg[28]_i_1_n_7
    SLICE_X109Y131       FDRE                                         r  rstcnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.305    15.202    sys_clk_IBUF_BUFG
    SLICE_X109Y131       FDRE                                         r  rstcnt_reg[29]/C
                         clock pessimism              0.267    15.470    
                         clock uncertainty           -0.035    15.434    
    SLICE_X109Y131       FDRE (Setup_fdre_C_D)        0.059    15.493    rstcnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  7.666    

Slack (MET) :             7.671ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 1.789ns (77.114%)  route 0.531ns (22.886%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.202ns = ( 15.202 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.404     5.503    sys_clk_IBUF_BUFG
    SLICE_X109Y124       FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.379     5.882 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.523     6.405    rstcnt_reg[1]
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.967 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.008     6.975    rstcnt_reg[0]_i_2_n_1
    SLICE_X109Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    rstcnt_reg[4]_i_1_n_1
    SLICE_X109Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.171 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    rstcnt_reg[8]_i_1_n_1
    SLICE_X109Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.269 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    rstcnt_reg[12]_i_1_n_1
    SLICE_X109Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.367 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    rstcnt_reg[16]_i_1_n_1
    SLICE_X109Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.465 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.465    rstcnt_reg[20]_i_1_n_1
    SLICE_X109Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.563 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.563    rstcnt_reg[24]_i_1_n_1
    SLICE_X109Y131       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.823 r  rstcnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.823    rstcnt_reg[28]_i_1_n_5
    SLICE_X109Y131       FDRE                                         r  rstcnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.305    15.202    sys_clk_IBUF_BUFG
    SLICE_X109Y131       FDRE                                         r  rstcnt_reg[31]/C
                         clock pessimism              0.267    15.470    
                         clock uncertainty           -0.035    15.434    
    SLICE_X109Y131       FDRE (Setup_fdre_C_D)        0.059    15.493    rstcnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                  7.671    

Slack (MET) :             7.731ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 1.729ns (76.506%)  route 0.531ns (23.494%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.202ns = ( 15.202 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.404     5.503    sys_clk_IBUF_BUFG
    SLICE_X109Y124       FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.379     5.882 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.523     6.405    rstcnt_reg[1]
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.967 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.008     6.975    rstcnt_reg[0]_i_2_n_1
    SLICE_X109Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    rstcnt_reg[4]_i_1_n_1
    SLICE_X109Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.171 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    rstcnt_reg[8]_i_1_n_1
    SLICE_X109Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.269 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    rstcnt_reg[12]_i_1_n_1
    SLICE_X109Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.367 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    rstcnt_reg[16]_i_1_n_1
    SLICE_X109Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.465 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.465    rstcnt_reg[20]_i_1_n_1
    SLICE_X109Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.563 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.563    rstcnt_reg[24]_i_1_n_1
    SLICE_X109Y131       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.763 r  rstcnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.763    rstcnt_reg[28]_i_1_n_6
    SLICE_X109Y131       FDRE                                         r  rstcnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.305    15.202    sys_clk_IBUF_BUFG
    SLICE_X109Y131       FDRE                                         r  rstcnt_reg[30]/C
                         clock pessimism              0.267    15.470    
                         clock uncertainty           -0.035    15.434    
    SLICE_X109Y131       FDRE (Setup_fdre_C_D)        0.059    15.493    rstcnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  7.731    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 1.710ns (76.307%)  route 0.531ns (23.693%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.202ns = ( 15.202 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.404     5.503    sys_clk_IBUF_BUFG
    SLICE_X109Y124       FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.379     5.882 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.523     6.405    rstcnt_reg[1]
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.967 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.008     6.975    rstcnt_reg[0]_i_2_n_1
    SLICE_X109Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    rstcnt_reg[4]_i_1_n_1
    SLICE_X109Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.171 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    rstcnt_reg[8]_i_1_n_1
    SLICE_X109Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.269 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    rstcnt_reg[12]_i_1_n_1
    SLICE_X109Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.367 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    rstcnt_reg[16]_i_1_n_1
    SLICE_X109Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.465 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.465    rstcnt_reg[20]_i_1_n_1
    SLICE_X109Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.563 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.563    rstcnt_reg[24]_i_1_n_1
    SLICE_X109Y131       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.744 r  rstcnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.744    rstcnt_reg[28]_i_1_n_8
    SLICE_X109Y131       FDRE                                         r  rstcnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.305    15.202    sys_clk_IBUF_BUFG
    SLICE_X109Y131       FDRE                                         r  rstcnt_reg[28]/C
                         clock pessimism              0.267    15.470    
                         clock uncertainty           -0.035    15.434    
    SLICE_X109Y131       FDRE (Setup_fdre_C_D)        0.059    15.493    rstcnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             7.763ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 1.696ns (76.158%)  route 0.531ns (23.842%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 15.201 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.404     5.503    sys_clk_IBUF_BUFG
    SLICE_X109Y124       FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.379     5.882 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.523     6.405    rstcnt_reg[1]
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.967 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.008     6.975    rstcnt_reg[0]_i_2_n_1
    SLICE_X109Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    rstcnt_reg[4]_i_1_n_1
    SLICE_X109Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.171 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    rstcnt_reg[8]_i_1_n_1
    SLICE_X109Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.269 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    rstcnt_reg[12]_i_1_n_1
    SLICE_X109Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.367 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    rstcnt_reg[16]_i_1_n_1
    SLICE_X109Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.465 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.465    rstcnt_reg[20]_i_1_n_1
    SLICE_X109Y130       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.730 r  rstcnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.730    rstcnt_reg[24]_i_1_n_7
    SLICE_X109Y130       FDRE                                         r  rstcnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.304    15.201    sys_clk_IBUF_BUFG
    SLICE_X109Y130       FDRE                                         r  rstcnt_reg[25]/C
                         clock pessimism              0.267    15.469    
                         clock uncertainty           -0.035    15.433    
    SLICE_X109Y130       FDRE (Setup_fdre_C_D)        0.059    15.492    rstcnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                  7.763    

Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 1.691ns (76.104%)  route 0.531ns (23.896%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 15.201 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.404     5.503    sys_clk_IBUF_BUFG
    SLICE_X109Y124       FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.379     5.882 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.523     6.405    rstcnt_reg[1]
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.967 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.008     6.975    rstcnt_reg[0]_i_2_n_1
    SLICE_X109Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    rstcnt_reg[4]_i_1_n_1
    SLICE_X109Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.171 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    rstcnt_reg[8]_i_1_n_1
    SLICE_X109Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.269 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    rstcnt_reg[12]_i_1_n_1
    SLICE_X109Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.367 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    rstcnt_reg[16]_i_1_n_1
    SLICE_X109Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.465 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.465    rstcnt_reg[20]_i_1_n_1
    SLICE_X109Y130       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.725 r  rstcnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.725    rstcnt_reg[24]_i_1_n_5
    SLICE_X109Y130       FDRE                                         r  rstcnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.304    15.201    sys_clk_IBUF_BUFG
    SLICE_X109Y130       FDRE                                         r  rstcnt_reg[27]/C
                         clock pessimism              0.267    15.469    
                         clock uncertainty           -0.035    15.433    
    SLICE_X109Y130       FDRE (Setup_fdre_C_D)        0.059    15.492    rstcnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  7.768    

Slack (MET) :             7.828ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 1.631ns (75.441%)  route 0.531ns (24.559%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 15.201 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.404     5.503    sys_clk_IBUF_BUFG
    SLICE_X109Y124       FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.379     5.882 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.523     6.405    rstcnt_reg[1]
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.967 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.008     6.975    rstcnt_reg[0]_i_2_n_1
    SLICE_X109Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    rstcnt_reg[4]_i_1_n_1
    SLICE_X109Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.171 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    rstcnt_reg[8]_i_1_n_1
    SLICE_X109Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.269 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    rstcnt_reg[12]_i_1_n_1
    SLICE_X109Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.367 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    rstcnt_reg[16]_i_1_n_1
    SLICE_X109Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.465 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.465    rstcnt_reg[20]_i_1_n_1
    SLICE_X109Y130       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.665 r  rstcnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.665    rstcnt_reg[24]_i_1_n_6
    SLICE_X109Y130       FDRE                                         r  rstcnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.304    15.201    sys_clk_IBUF_BUFG
    SLICE_X109Y130       FDRE                                         r  rstcnt_reg[26]/C
                         clock pessimism              0.267    15.469    
                         clock uncertainty           -0.035    15.433    
    SLICE_X109Y130       FDRE (Setup_fdre_C_D)        0.059    15.492    rstcnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  7.828    

Slack (MET) :             7.847ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 1.612ns (75.223%)  route 0.531ns (24.777%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 15.201 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.404     5.503    sys_clk_IBUF_BUFG
    SLICE_X109Y124       FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.379     5.882 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.523     6.405    rstcnt_reg[1]
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.967 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.008     6.975    rstcnt_reg[0]_i_2_n_1
    SLICE_X109Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    rstcnt_reg[4]_i_1_n_1
    SLICE_X109Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.171 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    rstcnt_reg[8]_i_1_n_1
    SLICE_X109Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.269 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    rstcnt_reg[12]_i_1_n_1
    SLICE_X109Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.367 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    rstcnt_reg[16]_i_1_n_1
    SLICE_X109Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.465 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.465    rstcnt_reg[20]_i_1_n_1
    SLICE_X109Y130       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.646 r  rstcnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.646    rstcnt_reg[24]_i_1_n_8
    SLICE_X109Y130       FDRE                                         r  rstcnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.304    15.201    sys_clk_IBUF_BUFG
    SLICE_X109Y130       FDRE                                         r  rstcnt_reg[24]/C
                         clock pessimism              0.267    15.469    
                         clock uncertainty           -0.035    15.433    
    SLICE_X109Y130       FDRE (Setup_fdre_C_D)        0.059    15.492    rstcnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  7.847    

Slack (MET) :             7.860ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 1.598ns (75.060%)  route 0.531ns (24.940%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 15.200 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.404     5.503    sys_clk_IBUF_BUFG
    SLICE_X109Y124       FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.379     5.882 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.523     6.405    rstcnt_reg[1]
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.967 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.008     6.975    rstcnt_reg[0]_i_2_n_1
    SLICE_X109Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    rstcnt_reg[4]_i_1_n_1
    SLICE_X109Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.171 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    rstcnt_reg[8]_i_1_n_1
    SLICE_X109Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.269 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    rstcnt_reg[12]_i_1_n_1
    SLICE_X109Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.367 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    rstcnt_reg[16]_i_1_n_1
    SLICE_X109Y129       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.632 r  rstcnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.632    rstcnt_reg[20]_i_1_n_7
    SLICE_X109Y129       FDRE                                         r  rstcnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.303    15.200    sys_clk_IBUF_BUFG
    SLICE_X109Y129       FDRE                                         r  rstcnt_reg[21]/C
                         clock pessimism              0.267    15.468    
                         clock uncertainty           -0.035    15.432    
    SLICE_X109Y129       FDRE (Setup_fdre_C_D)        0.059    15.491    rstcnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.491    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  7.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstcnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.934    sys_clk_IBUF_BUFG
    SLICE_X109Y129       FDRE                                         r  rstcnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDRE (Prop_fdre_C_Q)         0.141     2.075 r  rstcnt_reg[23]/Q
                         net (fo=2, routed)           0.115     2.190    rstcnt_reg[23]
    SLICE_X109Y129       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.298 r  rstcnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.298    rstcnt_reg[20]_i_1_n_5
    SLICE_X109Y129       FDRE                                         r  rstcnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.851     2.480    sys_clk_IBUF_BUFG
    SLICE_X109Y129       FDRE                                         r  rstcnt_reg[23]/C
                         clock pessimism             -0.546     1.934    
    SLICE_X109Y129       FDRE (Hold_fdre_C_D)         0.105     2.039    rstcnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstcnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.579     1.931    sys_clk_IBUF_BUFG
    SLICE_X109Y126       FDRE                                         r  rstcnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.141     2.072 r  rstcnt_reg[11]/Q
                         net (fo=2, routed)           0.115     2.187    rstcnt_reg[11]
    SLICE_X109Y126       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.295 r  rstcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.295    rstcnt_reg[8]_i_1_n_5
    SLICE_X109Y126       FDRE                                         r  rstcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.847     2.476    sys_clk_IBUF_BUFG
    SLICE_X109Y126       FDRE                                         r  rstcnt_reg[11]/C
                         clock pessimism             -0.545     1.931    
    SLICE_X109Y126       FDRE (Hold_fdre_C_D)         0.105     2.036    rstcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstcnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.581     1.933    sys_clk_IBUF_BUFG
    SLICE_X109Y128       FDRE                                         r  rstcnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y128       FDRE (Prop_fdre_C_Q)         0.141     2.074 r  rstcnt_reg[19]/Q
                         net (fo=2, routed)           0.115     2.189    rstcnt_reg[19]
    SLICE_X109Y128       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.297 r  rstcnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.297    rstcnt_reg[16]_i_1_n_5
    SLICE_X109Y128       FDRE                                         r  rstcnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     2.479    sys_clk_IBUF_BUFG
    SLICE_X109Y128       FDRE                                         r  rstcnt_reg[19]/C
                         clock pessimism             -0.546     1.933    
    SLICE_X109Y128       FDRE (Hold_fdre_C_D)         0.105     2.038    rstcnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.578     1.930    sys_clk_IBUF_BUFG
    SLICE_X109Y125       FDRE                                         r  rstcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y125       FDRE (Prop_fdre_C_Q)         0.141     2.071 r  rstcnt_reg[7]/Q
                         net (fo=2, routed)           0.115     2.186    rstcnt_reg[7]
    SLICE_X109Y125       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.294 r  rstcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.294    rstcnt_reg[4]_i_1_n_5
    SLICE_X109Y125       FDRE                                         r  rstcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.846     2.475    sys_clk_IBUF_BUFG
    SLICE_X109Y125       FDRE                                         r  rstcnt_reg[7]/C
                         clock pessimism             -0.545     1.930    
    SLICE_X109Y125       FDRE (Hold_fdre_C_D)         0.105     2.035    rstcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rstcnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.581     1.933    sys_clk_IBUF_BUFG
    SLICE_X109Y127       FDRE                                         r  rstcnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDRE (Prop_fdre_C_Q)         0.141     2.074 r  rstcnt_reg[15]/Q
                         net (fo=2, routed)           0.118     2.193    rstcnt_reg[15]
    SLICE_X109Y127       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.301 r  rstcnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.301    rstcnt_reg[12]_i_1_n_5
    SLICE_X109Y127       FDRE                                         r  rstcnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.849     2.478    sys_clk_IBUF_BUFG
    SLICE_X109Y127       FDRE                                         r  rstcnt_reg[15]/C
                         clock pessimism             -0.545     1.933    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.105     2.038    rstcnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rstcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.578     1.930    sys_clk_IBUF_BUFG
    SLICE_X109Y124       FDRE                                         r  rstcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.141     2.071 r  rstcnt_reg[3]/Q
                         net (fo=2, routed)           0.118     2.190    rstcnt_reg[3]
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.298 r  rstcnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.298    rstcnt_reg[0]_i_2_n_5
    SLICE_X109Y124       FDRE                                         r  rstcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.846     2.475    sys_clk_IBUF_BUFG
    SLICE_X109Y124       FDRE                                         r  rstcnt_reg[3]/C
                         clock pessimism             -0.545     1.930    
    SLICE_X109Y124       FDRE (Hold_fdre_C_D)         0.105     2.035    rstcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rstcnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.935    sys_clk_IBUF_BUFG
    SLICE_X109Y130       FDRE                                         r  rstcnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y130       FDRE (Prop_fdre_C_Q)         0.141     2.076 r  rstcnt_reg[27]/Q
                         net (fo=2, routed)           0.118     2.195    rstcnt_reg[27]
    SLICE_X109Y130       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.303 r  rstcnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.303    rstcnt_reg[24]_i_1_n_5
    SLICE_X109Y130       FDRE                                         r  rstcnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.852     2.481    sys_clk_IBUF_BUFG
    SLICE_X109Y130       FDRE                                         r  rstcnt_reg[27]/C
                         clock pessimism             -0.546     1.935    
    SLICE_X109Y130       FDRE (Hold_fdre_C_D)         0.105     2.040    rstcnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rstcnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.934    sys_clk_IBUF_BUFG
    SLICE_X109Y129       FDRE                                         r  rstcnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDRE (Prop_fdre_C_Q)         0.141     2.075 r  rstcnt_reg[22]/Q
                         net (fo=2, routed)           0.117     2.192    rstcnt_reg[22]
    SLICE_X109Y129       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.303 r  rstcnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.303    rstcnt_reg[20]_i_1_n_6
    SLICE_X109Y129       FDRE                                         r  rstcnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.851     2.480    sys_clk_IBUF_BUFG
    SLICE_X109Y129       FDRE                                         r  rstcnt_reg[22]/C
                         clock pessimism             -0.546     1.934    
    SLICE_X109Y129       FDRE (Hold_fdre_C_D)         0.105     2.039    rstcnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rstcnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.579     1.931    sys_clk_IBUF_BUFG
    SLICE_X109Y126       FDRE                                         r  rstcnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.141     2.072 r  rstcnt_reg[10]/Q
                         net (fo=2, routed)           0.117     2.189    rstcnt_reg[10]
    SLICE_X109Y126       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.300 r  rstcnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.300    rstcnt_reg[8]_i_1_n_6
    SLICE_X109Y126       FDRE                                         r  rstcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.847     2.476    sys_clk_IBUF_BUFG
    SLICE_X109Y126       FDRE                                         r  rstcnt_reg[10]/C
                         clock pessimism             -0.545     1.931    
    SLICE_X109Y126       FDRE (Hold_fdre_C_D)         0.105     2.036    rstcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rstcnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.581     1.933    sys_clk_IBUF_BUFG
    SLICE_X109Y128       FDRE                                         r  rstcnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y128       FDRE (Prop_fdre_C_Q)         0.141     2.074 r  rstcnt_reg[18]/Q
                         net (fo=2, routed)           0.118     2.192    rstcnt_reg[18]
    SLICE_X109Y128       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.303 r  rstcnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.303    rstcnt_reg[16]_i_1_n_6
    SLICE_X109Y128       FDRE                                         r  rstcnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     2.479    sys_clk_IBUF_BUFG
    SLICE_X109Y128       FDRE                                         r  rstcnt_reg[18]/C
                         clock pessimism             -0.546     1.933    
    SLICE_X109Y128       FDRE (Hold_fdre_C_D)         0.105     2.038    rstcnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1   sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y152   resetn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y124  rstcnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y126  rstcnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y126  rstcnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y127  rstcnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y127  rstcnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y127  rstcnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y127  rstcnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y128  rstcnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y152   resetn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y152   resetn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y124  rstcnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y124  rstcnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y126  rstcnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y126  rstcnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y126  rstcnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y126  rstcnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y127  rstcnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y127  rstcnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y152   resetn_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y152   resetn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y124  rstcnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y124  rstcnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y126  rstcnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y126  rstcnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y126  rstcnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y126  rstcnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y127  rstcnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y127  rstcnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  clk_out_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/ARF_module/genblk1[1].arf0_reg[1][25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.093ns  (logic 0.484ns (11.825%)  route 3.609ns (88.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 21.299 - 20.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 15.480 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.381    15.480    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.379    15.859 f  resetn_reg/Q
                         net (fo=144, routed)         0.388    16.247    mrcore/inst/Station_module/aresetn
    SLICE_X76Y154        LUT1 (Prop_lut1_I0_O)        0.105    16.352 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        3.221    19.573    mrcore/inst/ARF_module/p_0_in
    SLICE_X120Y185       FDRE                                         r  mrcore/inst/ARF_module/genblk1[1].arf0_reg[1][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.299    21.299    mrcore/inst/ARF_module/aclk
    SLICE_X120Y185       FDRE                                         r  mrcore/inst/ARF_module/genblk1[1].arf0_reg[1][25]/C
                         clock pessimism              0.000    21.299    
                         clock uncertainty           -0.182    21.117    
    SLICE_X120Y185       FDRE (Setup_fdre_C_R)       -0.423    20.694    mrcore/inst/ARF_module/genblk1[1].arf0_reg[1][25]
  -------------------------------------------------------------------
                         required time                         20.694    
                         arrival time                         -19.573    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/ARF_module/genblk1[1].arf0_reg[1][28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.093ns  (logic 0.484ns (11.825%)  route 3.609ns (88.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 21.299 - 20.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 15.480 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.381    15.480    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.379    15.859 f  resetn_reg/Q
                         net (fo=144, routed)         0.388    16.247    mrcore/inst/Station_module/aresetn
    SLICE_X76Y154        LUT1 (Prop_lut1_I0_O)        0.105    16.352 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        3.221    19.573    mrcore/inst/ARF_module/p_0_in
    SLICE_X120Y185       FDRE                                         r  mrcore/inst/ARF_module/genblk1[1].arf0_reg[1][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.299    21.299    mrcore/inst/ARF_module/aclk
    SLICE_X120Y185       FDRE                                         r  mrcore/inst/ARF_module/genblk1[1].arf0_reg[1][28]/C
                         clock pessimism              0.000    21.299    
                         clock uncertainty           -0.182    21.117    
    SLICE_X120Y185       FDRE (Setup_fdre_C_R)       -0.423    20.694    mrcore/inst/ARF_module/genblk1[1].arf0_reg[1][28]
  -------------------------------------------------------------------
                         required time                         20.694    
                         arrival time                         -19.573    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/ARF_module/genblk1[1].arf0_reg[1][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.093ns  (logic 0.484ns (11.825%)  route 3.609ns (88.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 21.299 - 20.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 15.480 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.381    15.480    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.379    15.859 f  resetn_reg/Q
                         net (fo=144, routed)         0.388    16.247    mrcore/inst/Station_module/aresetn
    SLICE_X76Y154        LUT1 (Prop_lut1_I0_O)        0.105    16.352 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        3.221    19.573    mrcore/inst/ARF_module/p_0_in
    SLICE_X120Y185       FDRE                                         r  mrcore/inst/ARF_module/genblk1[1].arf0_reg[1][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.299    21.299    mrcore/inst/ARF_module/aclk
    SLICE_X120Y185       FDRE                                         r  mrcore/inst/ARF_module/genblk1[1].arf0_reg[1][2]/C
                         clock pessimism              0.000    21.299    
                         clock uncertainty           -0.182    21.117    
    SLICE_X120Y185       FDRE (Setup_fdre_C_R)       -0.423    20.694    mrcore/inst/ARF_module/genblk1[1].arf0_reg[1][2]
  -------------------------------------------------------------------
                         required time                         20.694    
                         arrival time                         -19.573    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/ARF_module/genblk1[1].arf0_reg[1][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.093ns  (logic 0.484ns (11.825%)  route 3.609ns (88.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 21.299 - 20.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 15.480 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.381    15.480    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.379    15.859 f  resetn_reg/Q
                         net (fo=144, routed)         0.388    16.247    mrcore/inst/Station_module/aresetn
    SLICE_X76Y154        LUT1 (Prop_lut1_I0_O)        0.105    16.352 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        3.221    19.573    mrcore/inst/ARF_module/p_0_in
    SLICE_X120Y185       FDRE                                         r  mrcore/inst/ARF_module/genblk1[1].arf0_reg[1][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.299    21.299    mrcore/inst/ARF_module/aclk
    SLICE_X120Y185       FDRE                                         r  mrcore/inst/ARF_module/genblk1[1].arf0_reg[1][31]/C
                         clock pessimism              0.000    21.299    
                         clock uncertainty           -0.182    21.117    
    SLICE_X120Y185       FDRE (Setup_fdre_C_R)       -0.423    20.694    mrcore/inst/ARF_module/genblk1[1].arf0_reg[1][31]
  -------------------------------------------------------------------
                         required time                         20.694    
                         arrival time                         -19.573    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[1].rs_alu0_rsval_ready_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.084ns  (logic 0.484ns (11.851%)  route 3.600ns (88.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 21.296 - 20.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 15.480 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.381    15.480    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.379    15.859 f  resetn_reg/Q
                         net (fo=144, routed)         0.388    16.247    mrcore/inst/Station_module/aresetn
    SLICE_X76Y154        LUT1 (Prop_lut1_I0_O)        0.105    16.352 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        3.212    19.564    mrcore/inst/Station_module/p_0_in
    SLICE_X108Y188       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_rsval_ready_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.296    21.296    mrcore/inst/Station_module/aclk
    SLICE_X108Y188       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_rsval_ready_reg[1]/C
                         clock pessimism              0.000    21.296    
                         clock uncertainty           -0.182    21.114    
    SLICE_X108Y188       FDRE (Setup_fdre_C_R)       -0.423    20.691    mrcore/inst/Station_module/genblk5[1].rs_alu0_rsval_ready_reg[1]
  -------------------------------------------------------------------
                         required time                         20.691    
                         arrival time                         -19.564    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/GPR_Table_module/genblk1[31].gpr_num_reg[31][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.129ns  (logic 0.484ns (11.721%)  route 3.645ns (88.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 21.351 - 20.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 15.480 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.381    15.480    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.379    15.859 f  resetn_reg/Q
                         net (fo=144, routed)         0.388    16.247    mrcore/inst/Station_module/aresetn
    SLICE_X76Y154        LUT1 (Prop_lut1_I0_O)        0.105    16.352 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        3.258    19.609    mrcore/inst/GPR_Table_module/p_0_in
    SLICE_X140Y170       FDRE                                         r  mrcore/inst/GPR_Table_module/genblk1[31].gpr_num_reg[31][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.351    21.351    mrcore/inst/GPR_Table_module/aclk
    SLICE_X140Y170       FDRE                                         r  mrcore/inst/GPR_Table_module/genblk1[31].gpr_num_reg[31][0]/C
                         clock pessimism              0.000    21.351    
                         clock uncertainty           -0.182    21.169    
    SLICE_X140Y170       FDRE (Setup_fdre_C_R)       -0.423    20.746    mrcore/inst/GPR_Table_module/genblk1[31].gpr_num_reg[31][0]
  -------------------------------------------------------------------
                         required time                         20.746    
                         arrival time                         -19.609    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/GPR_Table_module/genblk1[31].gpr_num_reg[31][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.129ns  (logic 0.484ns (11.721%)  route 3.645ns (88.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 21.351 - 20.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 15.480 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.381    15.480    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.379    15.859 f  resetn_reg/Q
                         net (fo=144, routed)         0.388    16.247    mrcore/inst/Station_module/aresetn
    SLICE_X76Y154        LUT1 (Prop_lut1_I0_O)        0.105    16.352 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        3.258    19.609    mrcore/inst/GPR_Table_module/p_0_in
    SLICE_X140Y170       FDRE                                         r  mrcore/inst/GPR_Table_module/genblk1[31].gpr_num_reg[31][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.351    21.351    mrcore/inst/GPR_Table_module/aclk
    SLICE_X140Y170       FDRE                                         r  mrcore/inst/GPR_Table_module/genblk1[31].gpr_num_reg[31][1]/C
                         clock pessimism              0.000    21.351    
                         clock uncertainty           -0.182    21.169    
    SLICE_X140Y170       FDRE (Setup_fdre_C_R)       -0.423    20.746    mrcore/inst/GPR_Table_module/genblk1[31].gpr_num_reg[31][1]
  -------------------------------------------------------------------
                         required time                         20.746    
                         arrival time                         -19.609    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/GPR_Table_module/genblk1[31].gpr_num_reg[31][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.129ns  (logic 0.484ns (11.721%)  route 3.645ns (88.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 21.351 - 20.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 15.480 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.381    15.480    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.379    15.859 f  resetn_reg/Q
                         net (fo=144, routed)         0.388    16.247    mrcore/inst/Station_module/aresetn
    SLICE_X76Y154        LUT1 (Prop_lut1_I0_O)        0.105    16.352 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        3.258    19.609    mrcore/inst/GPR_Table_module/p_0_in
    SLICE_X140Y170       FDRE                                         r  mrcore/inst/GPR_Table_module/genblk1[31].gpr_num_reg[31][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.351    21.351    mrcore/inst/GPR_Table_module/aclk
    SLICE_X140Y170       FDRE                                         r  mrcore/inst/GPR_Table_module/genblk1[31].gpr_num_reg[31][2]/C
                         clock pessimism              0.000    21.351    
                         clock uncertainty           -0.182    21.169    
    SLICE_X140Y170       FDRE (Setup_fdre_C_R)       -0.423    20.746    mrcore/inst/GPR_Table_module/genblk1[31].gpr_num_reg[31][2]
  -------------------------------------------------------------------
                         required time                         20.746    
                         arrival time                         -19.609    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[2].rs_alu0_rtval_reg[2][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.069ns  (logic 0.484ns (11.896%)  route 3.585ns (88.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 21.292 - 20.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 15.480 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.381    15.480    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.379    15.859 f  resetn_reg/Q
                         net (fo=144, routed)         0.388    16.247    mrcore/inst/Station_module/aresetn
    SLICE_X76Y154        LUT1 (Prop_lut1_I0_O)        0.105    16.352 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        3.197    19.549    mrcore/inst/Station_module/p_0_in
    SLICE_X102Y196       FDRE                                         r  mrcore/inst/Station_module/genblk5[2].rs_alu0_rtval_reg[2][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.292    21.292    mrcore/inst/Station_module/aclk
    SLICE_X102Y196       FDRE                                         r  mrcore/inst/Station_module/genblk5[2].rs_alu0_rtval_reg[2][13]/C
                         clock pessimism              0.000    21.292    
                         clock uncertainty           -0.182    21.110    
    SLICE_X102Y196       FDRE (Setup_fdre_C_R)       -0.423    20.687    mrcore/inst/Station_module/genblk5[2].rs_alu0_rtval_reg[2][13]
  -------------------------------------------------------------------
                         required time                         20.687    
                         arrival time                         -19.549    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[2].rs_alu0_rtval_reg[2][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.069ns  (logic 0.484ns (11.896%)  route 3.585ns (88.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 21.292 - 20.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 15.480 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.381    15.480    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.379    15.859 f  resetn_reg/Q
                         net (fo=144, routed)         0.388    16.247    mrcore/inst/Station_module/aresetn
    SLICE_X76Y154        LUT1 (Prop_lut1_I0_O)        0.105    16.352 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        3.197    19.549    mrcore/inst/Station_module/p_0_in
    SLICE_X102Y196       FDRE                                         r  mrcore/inst/Station_module/genblk5[2].rs_alu0_rtval_reg[2][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       1.292    21.292    mrcore/inst/Station_module/aclk
    SLICE_X102Y196       FDRE                                         r  mrcore/inst/Station_module/genblk5[2].rs_alu0_rtval_reg[2][21]/C
                         clock pessimism              0.000    21.292    
                         clock uncertainty           -0.182    21.110    
    SLICE_X102Y196       FDRE (Setup_fdre_C_R)       -0.423    20.687    mrcore/inst/Station_module/genblk5[2].rs_alu0_rtval_reg[2][21]
  -------------------------------------------------------------------
                         required time                         20.687    
                         arrival time                         -19.549    
  -------------------------------------------------------------------
                         slack                                  1.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/Commit_module/excode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.297%)  route 0.449ns (70.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.924    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.141     2.065 r  resetn_reg/Q
                         net (fo=144, routed)         0.449     2.514    mrcore/inst/Commit_module/aresetn
    SLICE_X77Y154        LUT5 (Prop_lut5_I1_O)        0.045     2.559 r  mrcore/inst/Commit_module/excode[2]_i_1/O
                         net (fo=1, routed)           0.000     2.559    mrcore/inst/Commit_module/excode[2]_i_1_n_0
    SLICE_X77Y154        FDRE                                         r  mrcore/inst/Commit_module/excode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.841     0.841    mrcore/inst/Commit_module/aclk
    SLICE_X77Y154        FDRE                                         r  mrcore/inst/Commit_module/excode_reg[2]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.182     1.024    
    SLICE_X77Y154        FDRE (Hold_fdre_C_D)         0.092     1.116    mrcore/inst/Commit_module/excode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.449ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/Commit_module/tlb_miss_excode_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.383%)  route 0.371ns (66.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.924    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.141     2.065 f  resetn_reg/Q
                         net (fo=144, routed)         0.195     2.260    mrcore/inst/Station_module/aresetn
    SLICE_X76Y154        LUT1 (Prop_lut1_I0_O)        0.045     2.305 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        0.177     2.482    mrcore/inst/Commit_module/p_0_in_0
    SLICE_X76Y153        FDRE                                         r  mrcore/inst/Commit_module/tlb_miss_excode_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.841     0.841    mrcore/inst/Commit_module/aclk
    SLICE_X76Y153        FDRE                                         r  mrcore/inst/Commit_module/tlb_miss_excode_reg[2]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.182     1.024    
    SLICE_X76Y153        FDRE (Hold_fdre_C_R)         0.009     1.033    mrcore/inst/Commit_module/tlb_miss_excode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.901%)  route 0.397ns (68.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.924    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.141     2.065 f  resetn_reg/Q
                         net (fo=144, routed)         0.195     2.260    mrcore/inst/Station_module/aresetn
    SLICE_X76Y154        LUT1 (Prop_lut1_I0_O)        0.045     2.305 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        0.202     2.508    mrcore/inst/CP0_Group_module/p_0_in
    SLICE_X74Y154        FDRE                                         r  mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.842     0.842    mrcore/inst/CP0_Group_module/aclk
    SLICE_X74Y154        FDRE                                         r  mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[12]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.182     1.025    
    SLICE_X74Y154        FDRE (Hold_fdre_C_R)         0.009     1.034    mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.901%)  route 0.397ns (68.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.924    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.141     2.065 f  resetn_reg/Q
                         net (fo=144, routed)         0.195     2.260    mrcore/inst/Station_module/aresetn
    SLICE_X76Y154        LUT1 (Prop_lut1_I0_O)        0.045     2.305 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        0.202     2.508    mrcore/inst/CP0_Group_module/p_0_in
    SLICE_X74Y154        FDRE                                         r  mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.842     0.842    mrcore/inst/CP0_Group_module/aclk
    SLICE_X74Y154        FDRE                                         r  mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[4]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.182     1.025    
    SLICE_X74Y154        FDRE (Hold_fdre_C_R)         0.009     1.034    mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.901%)  route 0.397ns (68.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.924    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.141     2.065 f  resetn_reg/Q
                         net (fo=144, routed)         0.195     2.260    mrcore/inst/Station_module/aresetn
    SLICE_X76Y154        LUT1 (Prop_lut1_I0_O)        0.045     2.305 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        0.202     2.508    mrcore/inst/CP0_Group_module/p_0_in
    SLICE_X74Y154        FDRE                                         r  mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.842     0.842    mrcore/inst/CP0_Group_module/aclk
    SLICE_X74Y154        FDRE                                         r  mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[5]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.182     1.025    
    SLICE_X74Y154        FDRE (Hold_fdre_C_R)         0.009     1.034    mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.901%)  route 0.397ns (68.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.924    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.141     2.065 f  resetn_reg/Q
                         net (fo=144, routed)         0.195     2.260    mrcore/inst/Station_module/aresetn
    SLICE_X76Y154        LUT1 (Prop_lut1_I0_O)        0.045     2.305 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        0.202     2.508    mrcore/inst/CP0_Group_module/p_0_in
    SLICE_X74Y154        FDRE                                         r  mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.842     0.842    mrcore/inst/CP0_Group_module/aclk
    SLICE_X74Y154        FDRE                                         r  mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[6]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.182     1.025    
    SLICE_X74Y154        FDRE (Hold_fdre_C_R)         0.009     1.034    mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.901%)  route 0.397ns (68.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.924    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.141     2.065 f  resetn_reg/Q
                         net (fo=144, routed)         0.195     2.260    mrcore/inst/Station_module/aresetn
    SLICE_X76Y154        LUT1 (Prop_lut1_I0_O)        0.045     2.305 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        0.202     2.508    mrcore/inst/CP0_Group_module/p_0_in
    SLICE_X74Y154        FDRE                                         r  mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.842     0.842    mrcore/inst/CP0_Group_module/aclk
    SLICE_X74Y154        FDRE                                         r  mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[8]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.182     1.025    
    SLICE_X74Y154        FDRE (Hold_fdre_C_R)         0.009     1.034    mrcore/inst/CP0_Group_module/CP0_BadVaddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/fpu/prf/genblk4[0].FPR0_head_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.383%)  route 0.371ns (66.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.924    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.141     2.065 f  resetn_reg/Q
                         net (fo=144, routed)         0.195     2.260    mrcore/inst/Station_module/aresetn
    SLICE_X76Y154        LUT1 (Prop_lut1_I0_O)        0.045     2.305 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        0.177     2.482    mrcore/inst/fpu/prf/p_0_in
    SLICE_X77Y153        FDRE                                         r  mrcore/inst/fpu/prf/genblk4[0].FPR0_head_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.841     0.841    mrcore/inst/fpu/prf/aclk
    SLICE_X77Y153        FDRE                                         r  mrcore/inst/fpu/prf/genblk4[0].FPR0_head_reg[0][0]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.182     1.024    
    SLICE_X77Y153        FDRE (Hold_fdre_C_R)        -0.018     1.006    mrcore/inst/fpu/prf/genblk4[0].FPR0_head_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/fpu/prf/genblk4[0].FPR0_head_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.383%)  route 0.371ns (66.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.924    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.141     2.065 f  resetn_reg/Q
                         net (fo=144, routed)         0.195     2.260    mrcore/inst/Station_module/aresetn
    SLICE_X76Y154        LUT1 (Prop_lut1_I0_O)        0.045     2.305 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        0.177     2.482    mrcore/inst/fpu/prf/p_0_in
    SLICE_X77Y153        FDRE                                         r  mrcore/inst/fpu/prf/genblk4[0].FPR0_head_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.841     0.841    mrcore/inst/fpu/prf/aclk
    SLICE_X77Y153        FDRE                                         r  mrcore/inst/fpu/prf/genblk4[0].FPR0_head_reg[0][3]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.182     1.024    
    SLICE_X77Y153        FDRE (Hold_fdre_C_R)        -0.018     1.006    mrcore/inst/fpu/prf/genblk4[0].FPR0_head_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/fpu/prf/genblk4[0].FPR0_head_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.383%)  route 0.371ns (66.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.924    sys_clk_IBUF_BUFG
    SLICE_X77Y152        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.141     2.065 f  resetn_reg/Q
                         net (fo=144, routed)         0.195     2.260    mrcore/inst/Station_module/aresetn
    SLICE_X76Y154        LUT1 (Prop_lut1_I0_O)        0.045     2.305 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        0.177     2.482    mrcore/inst/fpu/prf/p_0_in
    SLICE_X77Y153        FDRE                                         r  mrcore/inst/fpu/prf/genblk4[0].FPR0_head_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15365, routed)       0.841     0.841    mrcore/inst/fpu/prf/aclk
    SLICE_X77Y153        FDRE                                         r  mrcore/inst/fpu/prf/genblk4[0].FPR0_head_reg[0][4]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.182     1.024    
    SLICE_X77Y153        FDRE (Hold_fdre_C_R)        -0.018     1.006    mrcore/inst/fpu/prf/genblk4[0].FPR0_head_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  1.476    





