{"Source Block": ["hdl/library/jesd204/jesd204_soft_pcs_tx/jesd204_soft_pcs_tx.v@66:76@HdlIdDef", "always @(posedge clk) begin\n  data <= INVERT_OUTPUTS ? ~data_s : data_s;\nend\n\ngenerate\ngenvar lane;\ngenvar i;\nfor (lane = 0; lane < NUM_LANES; lane = lane + 1) begin: gen_lane\n  assign disparity_chain[lane][0] = disparity[lane];\n\n  always @(posedge clk) begin\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_soft_pcs_tx/jesd204_soft_pcs_tx.v@67:77", "  data <= INVERT_OUTPUTS ? ~data_s : data_s;\nend\n\ngenerate\ngenvar lane;\ngenvar i;\nfor (lane = 0; lane < NUM_LANES; lane = lane + 1) begin: gen_lane\n  assign disparity_chain[lane][0] = disparity[lane];\n\n  always @(posedge clk) begin\n    if (reset == 1'b1) begin\n"]], "Diff Content": {"Delete": [[71, "genvar lane;\n"]], "Add": []}}