0.7
2020.2
May 22 2024
19:03:11
D:/FPGA_CPU/debug/FPGA/Debugger.srcs/sources_1/new/Debugger.vhd,1732696830,vhdl,,,,debugger,,,,,,,,
D:/FPGA_CPU/debug/FPGA/Debugger.srcs/sources_1/new/RX_UART.vhd,1732696830,vhdl,,,,rx_uart,,,,,,,,
D:/FPGA_CPU/debug/FPGA/Debugger.srcs/sources_1/new/TX_UART.vhd,1732696830,vhdl,,,,tx_uart,,,,,,,,
D:/FPGA_CPU/vivado/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU.vhd,1732536107,vhdl,,,,alu,,,,,,,,
D:/FPGA_CPU/vivado/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU_FLAG_PACKER.vhd,1732181432,vhdl,,,,alu_flag_packer,,,,,,,,
D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_Decoder.vhd,1732607421,vhdl,,,,cu_decoder,,,,,,,,
D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_ImmediateManipulator.vhd,1732181433,vhdl,,,,cu_immediatemanipulator,,,,,,,,
D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_JumpController.vhd,1732181433,vhdl,,,,cu_jumpcontroller,,,,,,,,
D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_JumpDestinationSelector.vhd,1732181433,vhdl,,,,cu_jumpdestinationselector,,,,,,,,
D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_RAMAddressController.vhd,1732607421,vhdl,,,,cu_ramaddresscontroller,,,,,,,,
D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_WriteSelector.vhd,1732181433,vhdl,,,,cu_writeselector,,,,,,,,
D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/FlagUnpacker.vhd,1732181433,vhdl,,,,flagunpacker,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd,1732699579,vhdl,,,,main_wrapper,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_0_0/sim/main_ALU_0_0.vhd,1732699580,vhdl,,,,main_alu_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_FLAG_PACKER_0_1/sim/main_ALU_FLAG_PACKER_0_1.vhd,1732699581,vhdl,,,,main_alu_flag_packer_0_1,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_Decoder_0_0/sim/main_CU_Decoder_0_0.vhd,1732699580,vhdl,,,,main_cu_decoder_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_ImmediateManipula_0_0/sim/main_CU_ImmediateManipula_0_0.vhd,1732699580,vhdl,,,,main_cu_immediatemanipula_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpController_0_0/sim/main_CU_JumpController_0_0.vhd,1732699580,vhdl,,,,main_cu_jumpcontroller_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpDestinationSe_0_0/sim/main_CU_JumpDestinationSe_0_0.vhd,1732699580,vhdl,,,,main_cu_jumpdestinationse_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_RAMAddressControl_0_0/sim/main_CU_RAMAddressControl_0_0.vhd,1732699580,vhdl,,,,main_cu_ramaddresscontrol_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_WriteSelector_0_0/sim/main_CU_WriteSelector_0_0.vhd,1732699581,vhdl,,,,main_cu_writeselector_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Debugger_0_0/sim/main_Debugger_0_0.vhd,1732699583,vhdl,,,,main_debugger_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Decoder_0_0/sim/main_Decoder_0_0.vhd,1732699580,vhdl,,,,main_decoder_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_GPU_0_0/sim/main_GPU_0_0.vhd,1732699583,vhdl,,,,main_gpu_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Controller_0_0/sim/main_Pipelining_Controller_0_0.vhd,1732699579,vhdl,,,,main_pipelining_controller_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Execution_0_0/sim/main_Pipelining_Execution_0_0.vhd,1732699580,vhdl,,,,main_pipelining_execution_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Forwarder_0_0/sim/main_Pipelining_Forwarder_0_0.vhd,1732699580,vhdl,,,,main_pipelining_forwarder_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_WriteBack_0_0/sim/main_Pipelining_WriteBack_0_0.vhd,1732699581,vhdl,,,,main_pipelining_writeback_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ProgramCounter_0_0/sim/main_ProgramCounter_0_0.vhd,1732699580,vhdl,,,,main_programcounter_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RX_UART_0_0/sim/main_RX_UART_0_0.vhd,1732699583,vhdl,,,,main_rx_uart_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RegFile_0_0/sim/main_RegFile_0_0.vhd,1732699580,vhdl,,,,main_regfile_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_TX_UART_0_0/sim/main_TX_UART_0_0.vhd,1732699583,vhdl,,,,main_tx_uart_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_VGA_CPU_Bridge_0_0/sim/main_VGA_CPU_Bridge_0_0.vhd,1732699583,vhdl,,,,main_vga_cpu_bridge_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_VGA_Controller_0_0/sim/main_VGA_Controller_0_0.vhd,1732699583,vhdl,,,,main_vga_controller_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_blk_mem_gen_0_0/sim/main_blk_mem_gen_0_0.v,1732699583,verilog,,D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_clk_wiz.v,,main_blk_mem_gen_0_0,,,../../../../Integration.gen/sources_1/bd/main/ipshared/3242,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.v,1732699585,verilog,,,,main_clk_wiz_0_0,,,../../../../Integration.gen/sources_1/bd/main/ipshared/3242,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_clk_wiz.v,1732699584,verilog,,D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.v,,main_clk_wiz_0_0_clk_wiz,,,../../../../Integration.gen/sources_1/bd/main/ipshared/3242,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clockcontroller_0_0/sim/main_clockcontroller_0_0.vhd,1732699581,vhdl,,,,main_clockcontroller_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_instr2Led_0_0/sim/main_instr2Led_0_0.vhd,1732699585,vhdl,,,,main_instr2led_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_mmio_0_0/sim/main_mmio_0_0.vhd,1732699581,vhdl,,,,main_mmio_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_mmu_0_0/sim/main_mmu_0_0.vhd,1732699581,vhdl,,,,main_mmu_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/sim/main.vhd,1732699579,vhdl,,,,main,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.sim/Debugger/behav/xsim/glbl.v,1732536109,verilog,,,,glbl,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.srcs/debugger/new/CPUSim.vhd,1732699534,vhdl,,,,cpusim,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.srcs/sources_1/new/instr2Led.vhd,1732696831,vhdl,,,,instr2led,,,,,,,,
D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Decoder.vhd,1732607422,vhdl,,,,decoder,,,,,,,,
D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Pipelining_Controller.vhd,1732696831,vhdl,,,,pipelining_controller,,,,,,,,
D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Pipelining_ExecutionStage.vhd,1732607422,vhdl,,,,pipelining_executionstage,,,,,,,,
D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Pipelining_Forwarder.vhd,1732607422,vhdl,,,,pipelining_forwarder,,,,,,,,
D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Pipelining_WriteBackStage.vhd,1732181447,vhdl,,,,pipelining_writebackstage,,,,,,,,
D:/FPGA_CPU/vivado/RegisterFile/RegFile.srcs/sources_1/new/ProgramCounter.vhd,1732607422,vhdl,,,,programcounter,,,,,,,,
D:/FPGA_CPU/vivado/RegisterFile/RegFile.srcs/sources_1/new/RegFile.vhd,1732607422,vhdl,,,,regfile,,,,,,,,
D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/new/GPU.vhd,1732277955,vhdl,,,,gpu,,,,,,,,
D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_CPU_Bridge.vhd,1732277955,vhdl,,,,vga_cpu_bridge,,,,,,,,
D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_Controller.vhd,1732607422,vhdl,,,,vga_controller,,,,,,,,
D:/FPGA_CPU/vivado/mmu/mmu.srcs/sources_1/new/clockcontroller.vhd,1732696821,vhdl,,,,clockcontroller,,,,,,,,
D:/FPGA_CPU/vivado/mmu/mmu.srcs/sources_1/new/mmio.vhd,1732696821,vhdl,,,,mmio,,,,,,,,
D:/FPGA_CPU/vivado/mmu/mmu.srcs/sources_1/new/mmu.vhd,1732696831,vhdl,,,,mmu,,,,,,,,
