static int F_1 ( struct V_1 * V_2 )\r\n{\r\nreturn F_2 ( F_3 ( 2 ) , L_1 ) ;\r\n}\r\nstatic int F_4 ( void )\r\n{\r\nreturn ! F_5 ( F_3 ( 2 ) ) ;\r\n}\r\nstatic void F_6 ( struct V_1 * V_2 )\r\n{\r\nF_7 ( F_3 ( 2 ) ) ;\r\n}\r\nstatic int F_8 ( void )\r\n{\r\nint V_3 ;\r\nV_3 = F_2 ( F_9 ( 2 ) , L_2 ) ;\r\nif ( V_3 )\r\ngoto V_4;\r\nV_3 = F_2 ( F_9 ( 3 ) , L_3 ) ;\r\nif ( V_3 )\r\ngoto V_5;\r\nreturn 0 ;\r\nV_5:\r\nF_7 ( F_9 ( 2 ) ) ;\r\nV_4:\r\nreturn V_3 ;\r\n}\r\nstatic void F_10 ( void )\r\n{\r\nF_7 ( F_9 ( 2 ) ) ;\r\nF_7 ( F_9 ( 3 ) ) ;\r\n}\r\nstatic void F_11 ( void )\r\n{\r\nF_12 ( F_9 ( 2 ) , 1 ) ;\r\nF_12 ( F_9 ( 3 ) , 1 ) ;\r\n}\r\nstatic void F_13 ( void )\r\n{\r\nF_12 ( F_9 ( 2 ) , 0 ) ;\r\nF_12 ( F_9 ( 3 ) , 0 ) ;\r\n}\r\nstatic int F_14 ( unsigned V_6 , int V_7 ,\r\nunsigned long * V_8 , unsigned long * V_9 )\r\n{\r\nint V_10 , V_11 ;\r\nswitch ( V_6 ) {\r\ncase F_15 ( 6 ) :\r\nV_10 = F_15 ( 4 ) ;\r\nV_11 = F_15 ( 3 ) ;\r\nbreak;\r\ncase F_15 ( 7 ) :\r\nV_10 = F_15 ( 3 ) ;\r\nV_11 = F_15 ( 4 ) ;\r\nbreak;\r\ndefault:\r\nreturn - V_12 ;\r\nbreak;\r\n}\r\nif ( V_8 && V_9 && ! * V_8 && ! * V_9 )\r\n* V_8 = * V_9 = 500 ;\r\nF_16 ( & V_13 ) ;\r\nswitch ( V_7 ) {\r\ncase V_14 :\r\ncase V_15 :\r\nif ( ! F_5 ( V_11 ) )\r\nF_17 ( F_9 ( 6 ) , 0 ) ;\r\nF_17 ( V_10 , 0 ) ;\r\nF_17 ( V_6 , V_7 ) ;\r\nbreak;\r\ncase V_16 :\r\nF_17 ( V_6 , 0 ) ;\r\nF_17 ( F_9 ( 6 ) , 1 ) ;\r\nF_17 ( V_10 , 1 ) ;\r\nbreak;\r\n}\r\nF_18 ( & V_13 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_19 ( int V_17 )\r\n{\r\nint V_18 ;\r\nstatic int V_19 ;\r\nif ( V_19 == V_17 )\r\nreturn;\r\nif ( ! V_17 ) {\r\nfor ( V_18 = 11 ; V_18 < 16 ; V_18 ++ )\r\nF_12 ( F_20 ( V_18 ) , 1 ) ;\r\nF_21 ( 100 ) ;\r\nfor ( V_18 = 2 ; V_18 < 8 ; V_18 ++ )\r\nF_12 ( F_22 ( V_18 ) , 1 ) ;\r\nfor ( V_18 = 11 ; V_18 < 16 ; V_18 ++ )\r\nF_12 ( F_22 ( V_18 ) , 1 ) ;\r\nF_21 ( 100 ) ;\r\nF_12 ( F_23 ( 0 ) , 0 ) ;\r\nfor ( V_18 = 1 ; V_18 < 5 ; V_18 ++ )\r\nF_12 ( F_20 ( V_18 ) , 0 ) ;\r\nfor ( V_18 = 11 ; V_18 < 16 ; V_18 ++ )\r\nF_12 ( F_20 ( V_18 ) , 0 ) ;\r\nfor ( V_18 = 11 ; V_18 < 16 ; V_18 ++ )\r\nF_12 ( F_22 ( V_18 ) , 0 ) ;\r\nfor ( V_18 = 2 ; V_18 < 8 ; V_18 ++ )\r\nF_12 ( F_22 ( V_18 ) , 0 ) ;\r\nF_12 ( F_20 ( 6 ) , 0 ) ;\r\nF_12 ( F_20 ( 7 ) , 0 ) ;\r\nF_12 ( F_20 ( 5 ) , 0 ) ;\r\nF_12 ( F_23 ( 1 ) , 0 ) ;\r\nF_24 ( V_20 , 0 , V_21 ) ;\r\nF_25 ( V_20 ) ;\r\nF_12 ( F_20 ( 0 ) , 0 ) ;\r\nF_12 ( F_20 ( 10 ) , 0 ) ;\r\n} else {\r\nF_24 ( V_20 , V_22 , V_21 ) ;\r\nF_26 ( V_20 ) ;\r\nF_12 ( F_20 ( 0 ) , 1 ) ;\r\nF_12 ( F_20 ( 5 ) , 1 ) ;\r\nF_27 ( F_23 ( 1 ) , V_23 ) ;\r\nF_12 ( F_20 ( 7 ) , 1 ) ;\r\nfor ( V_18 = 1 ; V_18 < 5 ; V_18 ++ )\r\nF_27 ( F_20 ( V_18 ) , F_28 ( 2 ) ) ;\r\nfor ( V_18 = 11 ; V_18 < 16 ; V_18 ++ )\r\nF_27 ( F_20 ( V_18 ) , F_28 ( 2 ) ) ;\r\nfor ( V_18 = 2 ; V_18 < 8 ; V_18 ++ )\r\nF_27 ( F_22 ( V_18 ) , F_28 ( 2 ) ) ;\r\nfor ( V_18 = 11 ; V_18 < 16 ; V_18 ++ )\r\nF_27 ( F_22 ( V_18 ) , F_28 ( 2 ) ) ;\r\nF_12 ( F_20 ( 10 ) , 1 ) ;\r\nF_12 ( F_20 ( 6 ) , 1 ) ;\r\n}\r\nV_19 = V_17 ;\r\n}\r\nstatic void F_29 ( int V_17 )\r\n{\r\nstatic int V_19 ;\r\nif ( V_19 == V_17 )\r\nreturn;\r\nif ( ! V_17 ) {\r\nF_12 ( F_23 ( 0 ) , 0 ) ;\r\n} else {\r\nF_12 ( F_23 ( 0 ) , 1 ) ;\r\nF_30 ( 48000 ) ;\r\nF_27 ( F_23 ( 0 ) , V_24 ) ;\r\n}\r\nV_19 = V_17 ;\r\n}\r\nstatic int F_31 ( struct V_1 * V_2 )\r\n{\r\nF_32 ( F_2 ( F_23 ( 0 ) , L_4 ) ) ;\r\nV_20 = F_33 ( 1 , L_5 ) ;\r\nif ( F_34 ( V_20 ) ) {\r\nF_35 ( V_2 , L_6 ) ;\r\nreturn F_36 ( V_20 ) ;\r\n}\r\nF_19 ( 1 ) ;\r\nF_29 ( 1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_37 ( struct V_1 * V_2 )\r\n{\r\nF_29 ( 0 ) ;\r\nF_19 ( 0 ) ;\r\nF_38 ( V_20 ) ;\r\nF_7 ( F_23 ( 0 ) ) ;\r\n}\r\nstatic int F_39 ( struct V_1 * V_2 , int V_25 )\r\n{\r\nif ( ! V_25 ) {\r\nF_29 ( 0 ) ;\r\nF_19 ( 0 ) ;\r\n} else {\r\nF_19 ( 1 ) ;\r\nF_29 ( 1 ) ;\r\n}\r\nreturn V_25 ;\r\n}\r\nstatic void F_40 ( unsigned char V_26 , unsigned short V_27 )\r\n{\r\nswitch ( V_26 ) {\r\ncase V_28 :\r\nF_12 ( F_9 ( 1 ) , 0 ) ;\r\nbreak;\r\ncase V_29 :\r\ncase V_30 :\r\nF_12 ( F_9 ( 1 ) , 1 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nstatic void T_1 F_41 ( void )\r\n{\r\nV_31 . V_32 = & V_33 ;\r\nV_34 . V_32 = & V_35 ;\r\nF_42 ( V_36 , F_43 ( V_36 ) ) ;\r\nF_44 ( V_37 , F_43 ( V_37 ) ) ;\r\nF_45 ( 16934000 ) ;\r\nF_46 ( V_38 , F_43 ( V_38 ) ) ;\r\nF_47 ( V_39 , V_40 ) ;\r\n#ifdef F_48\r\nmemcpy ( F_49 ( V_41 ) , V_42 , 8 ) ;\r\n#endif\r\nF_50 () ;\r\n}\r\nstatic void T_1 F_51 ( void )\r\n{\r\nint V_18 ;\r\nF_52 ( & V_43 ) ;\r\nF_53 ( & V_44 ) ;\r\nF_54 ( & V_45 ) ;\r\nF_55 ( & V_46 ) ;\r\nF_56 ( NULL ) ;\r\nF_57 ( & V_47 ) ;\r\nF_58 ( V_48 |\r\nV_49 |\r\nV_50 , 0x0 ) ;\r\nF_32 ( F_2 ( F_9 ( 1 ) , L_7 ) ) ;\r\nF_12 ( F_9 ( 1 ) , 0 ) ;\r\nfor ( V_18 = 0 ; V_18 < 8 ; V_18 ++ )\r\nF_32 ( F_2 ( F_20 ( V_18 ) , L_8 ) ) ;\r\nfor ( V_18 = 10 ; V_18 < 16 ; V_18 ++ )\r\nF_32 ( F_2 ( F_20 ( V_18 ) , L_8 ) ) ;\r\nfor ( V_18 = 2 ; V_18 < 8 ; V_18 ++ )\r\nF_32 ( F_2 ( F_22 ( V_18 ) , L_8 ) ) ;\r\nfor ( V_18 = 11 ; V_18 < 16 ; V_18 ++ )\r\nF_32 ( F_2 ( F_22 ( V_18 ) , L_8 ) ) ;\r\nF_32 ( F_2 ( F_23 ( 1 ) , L_8 ) ) ;\r\nF_32 ( F_2 ( F_15 ( 3 ) , L_9 ) ) ;\r\nF_32 ( F_2 ( F_15 ( 4 ) , L_10 ) ) ;\r\nF_32 ( F_2 ( F_9 ( 6 ) , L_11 ) ) ;\r\nF_12 ( F_15 ( 3 ) , 0 ) ;\r\nF_12 ( F_15 ( 4 ) , 0 ) ;\r\nF_12 ( F_9 ( 6 ) , 0 ) ;\r\nF_59 ( V_51 , F_43 ( V_51 ) ) ;\r\nF_60 ( 0 , V_52 ,\r\nF_43 ( V_52 ) ) ;\r\n}\r\nstatic void T_1 F_61 ( void )\r\n{\r\nF_62 ( 0x30003000 , 0x1000 ) ;\r\nF_62 ( 0x30081000 , 0x1000 ) ;\r\n}
