// Seed: 2244519794
module module_0 (
    input  tri1 id_0,
    output wire id_1
);
  assign id_1 = (-1) ^ id_0;
  tri0 id_3;
  generate
    assign id_3 = -1;
  endgenerate
endmodule
module module_1 #(
    parameter id_26 = 32'd83,
    parameter id_35 = 32'd61,
    parameter id_9  = 32'd94
) (
    output supply1 id_0,
    output wire id_1,
    output wand id_2,
    input tri id_3,
    output tri0 id_4,
    input tri0 id_5,
    output tri id_6,
    output wand id_7,
    output tri1 id_8,
    input uwire _id_9,
    input supply0 id_10,
    input tri0 id_11,
    input wor id_12,
    output tri1 id_13,
    output wand id_14,
    input supply0 id_15,
    output tri1 id_16,
    input supply0 id_17,
    input supply0 id_18,
    output supply1 id_19,
    output tri1 id_20,
    input wand id_21,
    input wand id_22,
    output wire id_23,
    output tri id_24,
    output tri id_25,
    input tri1 _id_26,
    input wand id_27,
    output supply0 id_28,
    input wire id_29,
    input tri1 id_30,
    output wor id_31,
    output tri0 id_32,
    input wire id_33,
    input wire id_34,
    output supply0 _id_35,
    input wand id_36,
    output tri1 id_37,
    input wand id_38
);
  assign id_2 = id_22;
  xor primCall (
      id_37, id_15, id_34, id_38, id_17, id_33, id_12, id_10, id_22, id_27, id_3, id_18, id_11
  );
  logic [id_35 : (  id_9  )] id_40[id_26 : -1];
  ;
  module_0 modCall_1 (
      id_18,
      id_37
  );
  wire id_41;
endmodule
