$date
	Sat Oct 22 21:52:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#530219
b10111 !
1"
#530222
b10111 &
b10111 %
1$
#530223
0"
#530226
b1000110 &
b1000110 %
#530230
b100011 &
b100011 %
#530234
b1101010 &
b1101010 %
#530238
b110101 &
b110101 %
#530242
b10100000 &
b10100000 %
#530246
b1010000 &
b1010000 %
#530250
b101000 &
b101000 %
#530254
b10100 &
b10100 %
#530258
b1010 &
b1010 %
#530262
b101 &
b101 %
#530266
b10000 &
b10000 %
#530270
b1000 &
b1000 %
#530274
b100 &
b100 %
#530278
b10 &
b10 %
#530282
b1 &
b1 %
1#
#530286
b0 &
0#
b0 %
0$
#1500304
b1 !
1"
#1500306
b1 &
b1 %
1$
#1500307
0"
#1500310
1#
#1500314
b0 &
b0 %
0#
0$
#2508906
b11000 &
b11000 %
1$
b11000 !
1"
#2508907
0"
#2508910
b1100 &
b1100 %
#2508914
b110 &
b110 %
#2508918
b11 &
b11 %
#2508922
b1010 &
b1010 %
#2508926
b101 &
b101 %
#2508930
b10000 &
b10000 %
#2508934
b1000 &
b1000 %
#2508938
b100 &
b100 %
#2508942
b10 &
b10 %
#2508946
b1 &
b1 %
1#
#2508950
b0 &
0#
b0 %
0$
#4500012
