
reoptimization_main_app.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a14  080001b0  080001b0  000011b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001288c  08007bc4  08007bc4  00008bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801a450  0801a450  0001c468  2**0
                  CONTENTS
  4 .ARM          00000008  0801a450  0801a450  0001b450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801a458  0801a458  0001c468  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801a458  0801a458  0001b458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801a45c  0801a45c  0001b45c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000468  20000000  0801a460  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000f700  20000468  0801a8c8  0001c468  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  2000fb68  0801a8c8  0001cb68  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001c468  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003da31  00000000  00000000  0001c498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006fea  00000000  00000000  00059ec9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0001b2ae  00000000  00000000  00060eb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001898  00000000  00000000  0007c168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00005efb  00000000  00000000  0007da00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00030e66  00000000  00000000  000838fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00049994  00000000  00000000  000b4761  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00123888  00000000  00000000  000fe0f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000bc  00000000  00000000  0022197d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004f08  00000000  00000000  00221a3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  00226944  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    0000715e  00000000  00000000  002269ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 000010f8  00000000  00000000  0022db09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000468 	.word	0x20000468
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007bac 	.word	0x08007bac

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000046c 	.word	0x2000046c
 80001ec:	08007bac 	.word	0x08007bac

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000200:	f04f 30ff 	movne.w	r0, #4294967295
 8000204:	f000 b96a 	b.w	80004dc <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	9d08      	ldr	r5, [sp, #32]
 8000226:	460c      	mov	r4, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14e      	bne.n	80002ca <__udivmoddi4+0xaa>
 800022c:	4694      	mov	ip, r2
 800022e:	458c      	cmp	ip, r1
 8000230:	4686      	mov	lr, r0
 8000232:	fab2 f282 	clz	r2, r2
 8000236:	d962      	bls.n	80002fe <__udivmoddi4+0xde>
 8000238:	b14a      	cbz	r2, 800024e <__udivmoddi4+0x2e>
 800023a:	f1c2 0320 	rsb	r3, r2, #32
 800023e:	4091      	lsls	r1, r2
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	fa0c fc02 	lsl.w	ip, ip, r2
 8000248:	4319      	orrs	r1, r3
 800024a:	fa00 fe02 	lsl.w	lr, r0, r2
 800024e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000252:	fa1f f68c 	uxth.w	r6, ip
 8000256:	fbb1 f4f7 	udiv	r4, r1, r7
 800025a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800025e:	fb07 1114 	mls	r1, r7, r4, r1
 8000262:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000266:	fb04 f106 	mul.w	r1, r4, r6
 800026a:	4299      	cmp	r1, r3
 800026c:	d90a      	bls.n	8000284 <__udivmoddi4+0x64>
 800026e:	eb1c 0303 	adds.w	r3, ip, r3
 8000272:	f104 30ff 	add.w	r0, r4, #4294967295
 8000276:	f080 8112 	bcs.w	800049e <__udivmoddi4+0x27e>
 800027a:	4299      	cmp	r1, r3
 800027c:	f240 810f 	bls.w	800049e <__udivmoddi4+0x27e>
 8000280:	3c02      	subs	r4, #2
 8000282:	4463      	add	r3, ip
 8000284:	1a59      	subs	r1, r3, r1
 8000286:	fa1f f38e 	uxth.w	r3, lr
 800028a:	fbb1 f0f7 	udiv	r0, r1, r7
 800028e:	fb07 1110 	mls	r1, r7, r0, r1
 8000292:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000296:	fb00 f606 	mul.w	r6, r0, r6
 800029a:	429e      	cmp	r6, r3
 800029c:	d90a      	bls.n	80002b4 <__udivmoddi4+0x94>
 800029e:	eb1c 0303 	adds.w	r3, ip, r3
 80002a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002a6:	f080 80fc 	bcs.w	80004a2 <__udivmoddi4+0x282>
 80002aa:	429e      	cmp	r6, r3
 80002ac:	f240 80f9 	bls.w	80004a2 <__udivmoddi4+0x282>
 80002b0:	4463      	add	r3, ip
 80002b2:	3802      	subs	r0, #2
 80002b4:	1b9b      	subs	r3, r3, r6
 80002b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ba:	2100      	movs	r1, #0
 80002bc:	b11d      	cbz	r5, 80002c6 <__udivmoddi4+0xa6>
 80002be:	40d3      	lsrs	r3, r2
 80002c0:	2200      	movs	r2, #0
 80002c2:	e9c5 3200 	strd	r3, r2, [r5]
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d905      	bls.n	80002da <__udivmoddi4+0xba>
 80002ce:	b10d      	cbz	r5, 80002d4 <__udivmoddi4+0xb4>
 80002d0:	e9c5 0100 	strd	r0, r1, [r5]
 80002d4:	2100      	movs	r1, #0
 80002d6:	4608      	mov	r0, r1
 80002d8:	e7f5      	b.n	80002c6 <__udivmoddi4+0xa6>
 80002da:	fab3 f183 	clz	r1, r3
 80002de:	2900      	cmp	r1, #0
 80002e0:	d146      	bne.n	8000370 <__udivmoddi4+0x150>
 80002e2:	42a3      	cmp	r3, r4
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0xcc>
 80002e6:	4290      	cmp	r0, r2
 80002e8:	f0c0 80f0 	bcc.w	80004cc <__udivmoddi4+0x2ac>
 80002ec:	1a86      	subs	r6, r0, r2
 80002ee:	eb64 0303 	sbc.w	r3, r4, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	2d00      	cmp	r5, #0
 80002f6:	d0e6      	beq.n	80002c6 <__udivmoddi4+0xa6>
 80002f8:	e9c5 6300 	strd	r6, r3, [r5]
 80002fc:	e7e3      	b.n	80002c6 <__udivmoddi4+0xa6>
 80002fe:	2a00      	cmp	r2, #0
 8000300:	f040 8090 	bne.w	8000424 <__udivmoddi4+0x204>
 8000304:	eba1 040c 	sub.w	r4, r1, ip
 8000308:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800030c:	fa1f f78c 	uxth.w	r7, ip
 8000310:	2101      	movs	r1, #1
 8000312:	fbb4 f6f8 	udiv	r6, r4, r8
 8000316:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031a:	fb08 4416 	mls	r4, r8, r6, r4
 800031e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000322:	fb07 f006 	mul.w	r0, r7, r6
 8000326:	4298      	cmp	r0, r3
 8000328:	d908      	bls.n	800033c <__udivmoddi4+0x11c>
 800032a:	eb1c 0303 	adds.w	r3, ip, r3
 800032e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x11a>
 8000334:	4298      	cmp	r0, r3
 8000336:	f200 80cd 	bhi.w	80004d4 <__udivmoddi4+0x2b4>
 800033a:	4626      	mov	r6, r4
 800033c:	1a1c      	subs	r4, r3, r0
 800033e:	fa1f f38e 	uxth.w	r3, lr
 8000342:	fbb4 f0f8 	udiv	r0, r4, r8
 8000346:	fb08 4410 	mls	r4, r8, r0, r4
 800034a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034e:	fb00 f707 	mul.w	r7, r0, r7
 8000352:	429f      	cmp	r7, r3
 8000354:	d908      	bls.n	8000368 <__udivmoddi4+0x148>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f100 34ff 	add.w	r4, r0, #4294967295
 800035e:	d202      	bcs.n	8000366 <__udivmoddi4+0x146>
 8000360:	429f      	cmp	r7, r3
 8000362:	f200 80b0 	bhi.w	80004c6 <__udivmoddi4+0x2a6>
 8000366:	4620      	mov	r0, r4
 8000368:	1bdb      	subs	r3, r3, r7
 800036a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800036e:	e7a5      	b.n	80002bc <__udivmoddi4+0x9c>
 8000370:	f1c1 0620 	rsb	r6, r1, #32
 8000374:	408b      	lsls	r3, r1
 8000376:	fa22 f706 	lsr.w	r7, r2, r6
 800037a:	431f      	orrs	r7, r3
 800037c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000380:	fa04 f301 	lsl.w	r3, r4, r1
 8000384:	ea43 030c 	orr.w	r3, r3, ip
 8000388:	40f4      	lsrs	r4, r6
 800038a:	fa00 f801 	lsl.w	r8, r0, r1
 800038e:	0c38      	lsrs	r0, r7, #16
 8000390:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000394:	fbb4 fef0 	udiv	lr, r4, r0
 8000398:	fa1f fc87 	uxth.w	ip, r7
 800039c:	fb00 441e 	mls	r4, r0, lr, r4
 80003a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003a4:	fb0e f90c 	mul.w	r9, lr, ip
 80003a8:	45a1      	cmp	r9, r4
 80003aa:	fa02 f201 	lsl.w	r2, r2, r1
 80003ae:	d90a      	bls.n	80003c6 <__udivmoddi4+0x1a6>
 80003b0:	193c      	adds	r4, r7, r4
 80003b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003b6:	f080 8084 	bcs.w	80004c2 <__udivmoddi4+0x2a2>
 80003ba:	45a1      	cmp	r9, r4
 80003bc:	f240 8081 	bls.w	80004c2 <__udivmoddi4+0x2a2>
 80003c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	eba4 0409 	sub.w	r4, r4, r9
 80003ca:	fa1f f983 	uxth.w	r9, r3
 80003ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80003d2:	fb00 4413 	mls	r4, r0, r3, r4
 80003d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003da:	fb03 fc0c 	mul.w	ip, r3, ip
 80003de:	45a4      	cmp	ip, r4
 80003e0:	d907      	bls.n	80003f2 <__udivmoddi4+0x1d2>
 80003e2:	193c      	adds	r4, r7, r4
 80003e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003e8:	d267      	bcs.n	80004ba <__udivmoddi4+0x29a>
 80003ea:	45a4      	cmp	ip, r4
 80003ec:	d965      	bls.n	80004ba <__udivmoddi4+0x29a>
 80003ee:	3b02      	subs	r3, #2
 80003f0:	443c      	add	r4, r7
 80003f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003f6:	fba0 9302 	umull	r9, r3, r0, r2
 80003fa:	eba4 040c 	sub.w	r4, r4, ip
 80003fe:	429c      	cmp	r4, r3
 8000400:	46ce      	mov	lr, r9
 8000402:	469c      	mov	ip, r3
 8000404:	d351      	bcc.n	80004aa <__udivmoddi4+0x28a>
 8000406:	d04e      	beq.n	80004a6 <__udivmoddi4+0x286>
 8000408:	b155      	cbz	r5, 8000420 <__udivmoddi4+0x200>
 800040a:	ebb8 030e 	subs.w	r3, r8, lr
 800040e:	eb64 040c 	sbc.w	r4, r4, ip
 8000412:	fa04 f606 	lsl.w	r6, r4, r6
 8000416:	40cb      	lsrs	r3, r1
 8000418:	431e      	orrs	r6, r3
 800041a:	40cc      	lsrs	r4, r1
 800041c:	e9c5 6400 	strd	r6, r4, [r5]
 8000420:	2100      	movs	r1, #0
 8000422:	e750      	b.n	80002c6 <__udivmoddi4+0xa6>
 8000424:	f1c2 0320 	rsb	r3, r2, #32
 8000428:	fa20 f103 	lsr.w	r1, r0, r3
 800042c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000430:	fa24 f303 	lsr.w	r3, r4, r3
 8000434:	4094      	lsls	r4, r2
 8000436:	430c      	orrs	r4, r1
 8000438:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800043c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000440:	fa1f f78c 	uxth.w	r7, ip
 8000444:	fbb3 f0f8 	udiv	r0, r3, r8
 8000448:	fb08 3110 	mls	r1, r8, r0, r3
 800044c:	0c23      	lsrs	r3, r4, #16
 800044e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000452:	fb00 f107 	mul.w	r1, r0, r7
 8000456:	4299      	cmp	r1, r3
 8000458:	d908      	bls.n	800046c <__udivmoddi4+0x24c>
 800045a:	eb1c 0303 	adds.w	r3, ip, r3
 800045e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000462:	d22c      	bcs.n	80004be <__udivmoddi4+0x29e>
 8000464:	4299      	cmp	r1, r3
 8000466:	d92a      	bls.n	80004be <__udivmoddi4+0x29e>
 8000468:	3802      	subs	r0, #2
 800046a:	4463      	add	r3, ip
 800046c:	1a5b      	subs	r3, r3, r1
 800046e:	b2a4      	uxth	r4, r4
 8000470:	fbb3 f1f8 	udiv	r1, r3, r8
 8000474:	fb08 3311 	mls	r3, r8, r1, r3
 8000478:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800047c:	fb01 f307 	mul.w	r3, r1, r7
 8000480:	42a3      	cmp	r3, r4
 8000482:	d908      	bls.n	8000496 <__udivmoddi4+0x276>
 8000484:	eb1c 0404 	adds.w	r4, ip, r4
 8000488:	f101 36ff 	add.w	r6, r1, #4294967295
 800048c:	d213      	bcs.n	80004b6 <__udivmoddi4+0x296>
 800048e:	42a3      	cmp	r3, r4
 8000490:	d911      	bls.n	80004b6 <__udivmoddi4+0x296>
 8000492:	3902      	subs	r1, #2
 8000494:	4464      	add	r4, ip
 8000496:	1ae4      	subs	r4, r4, r3
 8000498:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800049c:	e739      	b.n	8000312 <__udivmoddi4+0xf2>
 800049e:	4604      	mov	r4, r0
 80004a0:	e6f0      	b.n	8000284 <__udivmoddi4+0x64>
 80004a2:	4608      	mov	r0, r1
 80004a4:	e706      	b.n	80002b4 <__udivmoddi4+0x94>
 80004a6:	45c8      	cmp	r8, r9
 80004a8:	d2ae      	bcs.n	8000408 <__udivmoddi4+0x1e8>
 80004aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80004b2:	3801      	subs	r0, #1
 80004b4:	e7a8      	b.n	8000408 <__udivmoddi4+0x1e8>
 80004b6:	4631      	mov	r1, r6
 80004b8:	e7ed      	b.n	8000496 <__udivmoddi4+0x276>
 80004ba:	4603      	mov	r3, r0
 80004bc:	e799      	b.n	80003f2 <__udivmoddi4+0x1d2>
 80004be:	4630      	mov	r0, r6
 80004c0:	e7d4      	b.n	800046c <__udivmoddi4+0x24c>
 80004c2:	46d6      	mov	lr, sl
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1a6>
 80004c6:	4463      	add	r3, ip
 80004c8:	3802      	subs	r0, #2
 80004ca:	e74d      	b.n	8000368 <__udivmoddi4+0x148>
 80004cc:	4606      	mov	r6, r0
 80004ce:	4623      	mov	r3, r4
 80004d0:	4608      	mov	r0, r1
 80004d2:	e70f      	b.n	80002f4 <__udivmoddi4+0xd4>
 80004d4:	3e02      	subs	r6, #2
 80004d6:	4463      	add	r3, ip
 80004d8:	e730      	b.n	800033c <__udivmoddi4+0x11c>
 80004da:	bf00      	nop

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004e0:	b510      	push	{r4, lr}

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80004e2:	4827      	ldr	r0, [pc, #156]	@ (8000580 <MX_ADC1_Init+0xa0>)
 80004e4:	4a27      	ldr	r2, [pc, #156]	@ (8000584 <MX_ADC1_Init+0xa4>)
 80004e6:	6002      	str	r2, [r0, #0]
{
 80004e8:	b08a      	sub	sp, #40	@ 0x28
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 80004ea:	f44f 11a0 	mov.w	r1, #1310720	@ 0x140000
  ADC_MultiModeTypeDef multimode = {0};
 80004ee:	2300      	movs	r3, #0
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 1;
 80004f0:	2201      	movs	r2, #1
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 80004f2:	6041      	str	r1, [r0, #4]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004f4:	2404      	movs	r4, #4
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80004f6:	f44f 61a0 	mov.w	r1, #1280	@ 0x500
 80004fa:	f44f 6c80 	mov.w	ip, #1024	@ 0x400
  ADC_MultiModeTypeDef multimode = {0};
 80004fe:	e9cd 3301 	strd	r3, r3, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000502:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8000506:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800050a:	e9cd 3307 	strd	r3, r3, [sp, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800050e:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000512:	e9c0 3404 	strd	r3, r4, [r0, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000516:	e9c0 1c0a 	strd	r1, ip, [r0, #40]	@ 0x28
  ADC_ChannelConfTypeDef sConfig = {0};
 800051a:	9309      	str	r3, [sp, #36]	@ 0x24
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800051c:	8303      	strh	r3, [r0, #24]
  hadc1.Init.NbrOfConversion = 1;
 800051e:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000520:	f880 2030 	strb.w	r2, [r0, #48]	@ 0x30
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000524:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000528:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800052a:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800052e:	f002 f9d3 	bl	80028d8 <HAL_ADC_Init>
 8000532:	b9d0      	cbnz	r0, 800056a <MX_ADC1_Init+0x8a>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000534:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000536:	4812      	ldr	r0, [pc, #72]	@ (8000580 <MX_ADC1_Init+0xa0>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000538:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800053a:	a901      	add	r1, sp, #4
 800053c:	f003 f814 	bl	8003568 <HAL_ADCEx_MultiModeConfigChannel>
 8000540:	b9d0      	cbnz	r0, 8000578 <MX_ADC1_Init+0x98>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000542:	f04f 0e00 	mov.w	lr, #0
  sConfig.Channel = ADC_CHANNEL_5;
 8000546:	4a10      	ldr	r2, [pc, #64]	@ (8000588 <MX_ADC1_Init+0xa8>)
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000548:	480d      	ldr	r0, [pc, #52]	@ (8000580 <MX_ADC1_Init+0xa0>)
  sConfig.Channel = ADC_CHANNEL_5;
 800054a:	9204      	str	r2, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800054c:	2406      	movs	r4, #6
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800054e:	237f      	movs	r3, #127	@ 0x7f
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000550:	f04f 0c04 	mov.w	ip, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000554:	a904      	add	r1, sp, #16
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000556:	e9cd 4e05 	strd	r4, lr, [sp, #20]
  sConfig.Offset = 0;
 800055a:	e9cd ce08 	strd	ip, lr, [sp, #32]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800055e:	9307      	str	r3, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000560:	f002 fb0c 	bl	8002b7c <HAL_ADC_ConfigChannel>
 8000564:	b920      	cbnz	r0, 8000570 <MX_ADC1_Init+0x90>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000566:	b00a      	add	sp, #40	@ 0x28
 8000568:	bd10      	pop	{r4, pc}
    Error_Handler();
 800056a:	f000 fb3f 	bl	8000bec <Error_Handler>
 800056e:	e7e1      	b.n	8000534 <MX_ADC1_Init+0x54>
    Error_Handler();
 8000570:	f000 fb3c 	bl	8000bec <Error_Handler>
}
 8000574:	b00a      	add	sp, #40	@ 0x28
 8000576:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000578:	f000 fb38 	bl	8000bec <Error_Handler>
 800057c:	e7e1      	b.n	8000542 <MX_ADC1_Init+0x62>
 800057e:	bf00      	nop
 8000580:	200004cc 	.word	0x200004cc
 8000584:	50040000 	.word	0x50040000
 8000588:	14f00020 	.word	0x14f00020

0800058c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800058c:	b570      	push	{r4, r5, r6, lr}
 800058e:	4604      	mov	r4, r0
 8000590:	b0aa      	sub	sp, #168	@ 0xa8

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000592:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000594:	228c      	movs	r2, #140	@ 0x8c
 8000596:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000598:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800059c:	e9cd 1104 	strd	r1, r1, [sp, #16]
 80005a0:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005a2:	f007 f93a 	bl	800781a <memset>
  if(adcHandle->Instance==ADC1)
 80005a6:	4b27      	ldr	r3, [pc, #156]	@ (8000644 <HAL_ADC_MspInit+0xb8>)
 80005a8:	6822      	ldr	r2, [r4, #0]
 80005aa:	429a      	cmp	r2, r3
 80005ac:	d001      	beq.n	80005b2 <HAL_ADC_MspInit+0x26>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80005ae:	b02a      	add	sp, #168	@ 0xa8
 80005b0:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80005b2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80005b6:	f04f 5540 	mov.w	r5, #805306368	@ 0x30000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005ba:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80005bc:	9107      	str	r1, [sp, #28]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80005be:	9526      	str	r5, [sp, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005c0:	f004 fc9a 	bl	8004ef8 <HAL_RCCEx_PeriphCLKConfig>
 80005c4:	2800      	cmp	r0, #0
 80005c6:	d136      	bne.n	8000636 <HAL_ADC_MspInit+0xaa>
    __HAL_RCC_ADC_CLK_ENABLE();
 80005c8:	481f      	ldr	r0, [pc, #124]	@ (8000648 <HAL_ADC_MspInit+0xbc>)
 80005ca:	6cc6      	ldr	r6, [r0, #76]	@ 0x4c
 80005cc:	f446 5300 	orr.w	r3, r6, #8192	@ 0x2000
 80005d0:	64c3      	str	r3, [r0, #76]	@ 0x4c
 80005d2:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 80005d4:	f402 5500 	and.w	r5, r2, #8192	@ 0x2000
 80005d8:	9500      	str	r5, [sp, #0]
 80005da:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005dc:	6cc6      	ldr	r6, [r0, #76]	@ 0x4c
    hdma_adc1.Instance = DMA1_Channel1;
 80005de:	4d1b      	ldr	r5, [pc, #108]	@ (800064c <HAL_ADC_MspInit+0xc0>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e0:	f046 0301 	orr.w	r3, r6, #1
 80005e4:	64c3      	str	r3, [r0, #76]	@ 0x4c
 80005e6:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
 80005e8:	f000 0201 	and.w	r2, r0, #1
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ec:	2600      	movs	r6, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ee:	9201      	str	r2, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f0:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80005f2:	2201      	movs	r2, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80005f8:	2303      	movs	r3, #3
 80005fa:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fe:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000600:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000602:	f003 fc9f 	bl	8003f44 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8000606:	4912      	ldr	r1, [pc, #72]	@ (8000650 <HAL_ADC_MspInit+0xc4>)
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000608:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800060c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8000610:	e9c5 1600 	strd	r1, r6, [r5]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000614:	e9c5 0205 	strd	r0, r2, [r5, #20]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000618:	2380      	movs	r3, #128	@ 0x80
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800061a:	2120      	movs	r1, #32
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800061c:	4628      	mov	r0, r5
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800061e:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000622:	e9c5 1607 	strd	r1, r6, [r5, #28]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000626:	612b      	str	r3, [r5, #16]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000628:	f003 fb64 	bl	8003cf4 <HAL_DMA_Init>
 800062c:	b930      	cbnz	r0, 800063c <HAL_ADC_MspInit+0xb0>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800062e:	6525      	str	r5, [r4, #80]	@ 0x50
 8000630:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 8000632:	b02a      	add	sp, #168	@ 0xa8
 8000634:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8000636:	f000 fad9 	bl	8000bec <Error_Handler>
 800063a:	e7c5      	b.n	80005c8 <HAL_ADC_MspInit+0x3c>
      Error_Handler();
 800063c:	f000 fad6 	bl	8000bec <Error_Handler>
 8000640:	e7f5      	b.n	800062e <HAL_ADC_MspInit+0xa2>
 8000642:	bf00      	nop
 8000644:	50040000 	.word	0x50040000
 8000648:	40021000 	.word	0x40021000
 800064c:	20000484 	.word	0x20000484
 8000650:	40020008 	.word	0x40020008

08000654 <send_spectrogram>:
	}
}
#endif

// Function to create and send the packet
static void send_spectrogram() {
 8000654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000658:	4b45      	ldr	r3, [pc, #276]	@ (8000770 <send_spectrogram+0x11c>)
 800065a:	f5ad 7d4e 	sub.w	sp, sp, #824	@ 0x338
    uint8_t *ptr = packet + PACKET_HEADER_LENGTH;
 800065e:	aa02      	add	r2, sp, #8
 8000660:	afca      	add	r7, sp, #808	@ 0x328
            uint32_t pair = (mel_ptr[j] << 16) | (mel_ptr[j+1] & 0xFFFF);
 8000662:	f9b3 6002 	ldrsh.w	r6, [r3, #2]
 8000666:	f9b3 a000 	ldrsh.w	sl, [r3]
 800066a:	f9b3 5006 	ldrsh.w	r5, [r3, #6]
 800066e:	f9b3 9004 	ldrsh.w	r9, [r3, #4]
 8000672:	f9b3 400a 	ldrsh.w	r4, [r3, #10]
 8000676:	f9b3 e00e 	ldrsh.w	lr, [r3, #14]
 800067a:	f9b3 0016 	ldrsh.w	r0, [r3, #22]
 800067e:	f9b3 c012 	ldrsh.w	ip, [r3, #18]
 8000682:	f9b3 101a 	ldrsh.w	r1, [r3, #26]
 8000686:	f9b3 801e 	ldrsh.w	r8, [r3, #30]
 800068a:	b2b6      	uxth	r6, r6
 800068c:	ea46 460a 	orr.w	r6, r6, sl, lsl #16
 8000690:	ba36      	rev	r6, r6
 8000692:	fa1f fa85 	uxth.w	sl, r5
            *ptr++ = (pair >> 24) & 0xFF;        // First value high byte
 8000696:	f842 6b28 	str.w	r6, [r2], #40
            uint32_t pair = (mel_ptr[j] << 16) | (mel_ptr[j+1] & 0xFFFF);
 800069a:	ea4a 4509 	orr.w	r5, sl, r9, lsl #16
 800069e:	f9b3 6008 	ldrsh.w	r6, [r3, #8]
 80006a2:	f9b3 a00c 	ldrsh.w	sl, [r3, #12]
 80006a6:	fa1f fe8e 	uxth.w	lr, lr
 80006aa:	b2a4      	uxth	r4, r4
 80006ac:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 80006b0:	ea4e 460a 	orr.w	r6, lr, sl, lsl #16
 80006b4:	fa96 fa86 	rev.w	sl, r6
 80006b8:	f9b3 6014 	ldrsh.w	r6, [r3, #20]
 80006bc:	f9b3 e010 	ldrsh.w	lr, [r3, #16]
 80006c0:	b280      	uxth	r0, r0
 80006c2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80006c6:	f9b3 6018 	ldrsh.w	r6, [r3, #24]
 80006ca:	fa1f fc8c 	uxth.w	ip, ip
 80006ce:	b289      	uxth	r1, r1
 80006d0:	fa95 f985 	rev.w	r9, r5
 80006d4:	ea4c 450e 	orr.w	r5, ip, lr, lsl #16
 80006d8:	ea41 4c06 	orr.w	ip, r1, r6, lsl #16
 80006dc:	f9b3 e026 	ldrsh.w	lr, [r3, #38]	@ 0x26
 80006e0:	f9b3 101c 	ldrsh.w	r1, [r3, #28]
            *ptr++ = (pair >> 24) & 0xFF;        // First value high byte
 80006e4:	f842 9c24 	str.w	r9, [r2, #-36]
 80006e8:	fa9c f68c 	rev.w	r6, ip
            uint32_t pair = (mel_ptr[j] << 16) | (mel_ptr[j+1] & 0xFFFF);
 80006ec:	f9b3 c022 	ldrsh.w	ip, [r3, #34]	@ 0x22
 80006f0:	f9b3 9020 	ldrsh.w	r9, [r3, #32]
 80006f4:	fa1f f888 	uxth.w	r8, r8
 80006f8:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
 80006fc:	fa1f f18c 	uxth.w	r1, ip
 8000700:	fa1f fc8e 	uxth.w	ip, lr
 8000704:	f9b3 e024 	ldrsh.w	lr, [r3, #36]	@ 0x24
 8000708:	ea41 4109 	orr.w	r1, r1, r9, lsl #16
 800070c:	ea4c 490e 	orr.w	r9, ip, lr, lsl #16
 8000710:	ba24      	rev	r4, r4
            *ptr++ = pair & 0xFF;                // Second value low byte
 8000712:	ba2d      	rev	r5, r5
 8000714:	ba00      	rev	r0, r0
 8000716:	fa98 f888 	rev.w	r8, r8
 800071a:	ba09      	rev	r1, r1
 800071c:	fa99 fc89 	rev.w	ip, r9
    for (size_t i=0; i<MEL_NUM_VEC; i++) {
 8000720:	42ba      	cmp	r2, r7
            *ptr++ = (pair >> 24) & 0xFF;        // First value high byte
 8000722:	e942 4a08 	strd	r4, sl, [r2, #-32]
 8000726:	e942 5006 	strd	r5, r0, [r2, #-24]
 800072a:	e942 6804 	strd	r6, r8, [r2, #-16]
 800072e:	e942 1c02 	strd	r1, ip, [r2, #-8]
    for (size_t i=0; i<MEL_NUM_VEC; i++) {
 8000732:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 8000736:	d194      	bne.n	8000662 <send_spectrogram+0xe>
	make_packet(packet, PAYLOAD_LENGTH, SENDER_ID, *packet_cnt);
 8000738:	4f0e      	ldr	r7, [pc, #56]	@ (8000774 <send_spectrogram+0x120>)
 800073a:	2201      	movs	r2, #1
 800073c:	683b      	ldr	r3, [r7, #0]
 800073e:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8000742:	4668      	mov	r0, sp
 8000744:	f000 fb8e 	bl	8000e64 <make_packet>
	*packet_cnt += 1;
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	3301      	adds	r3, #1
 800074c:	603b      	str	r3, [r7, #0]
	if (*packet_cnt == 0) {
 800074e:	b163      	cbz	r3, 800076a <send_spectrogram+0x116>
	// Encode the packet
	encode_packet(packet, &packet_cnt);

	// Wakup, send, and standby of the S2LP
	#if (NO_S2LP_SLEEP == 0)
		S2LP_WakeUp();
 8000750:	f001 fbc2 	bl	8001ed8 <S2LP_WakeUp>
	#endif
	S2LP_Send(packet, PACKET_LENGTH);
 8000754:	f44f 714e 	mov.w	r1, #824	@ 0x338
 8000758:	4668      	mov	r0, sp
 800075a:	f000 fd29 	bl	80011b0 <S2LP_Send>
	// Wait for the transmission to finish
	#if (NO_S2LP_SLEEP == 0)
		S2LP_Standby();
 800075e:	f001 fb97 	bl	8001e90 <S2LP_Standby>
	#endif

	// Print the encoded packet
	print_encoded_packet(packet);
}
 8000762:	f50d 7d4e 	add.w	sp, sp, #824	@ 0x338
 8000766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		Error_Handler();
 800076a:	f000 fa3f 	bl	8000bec <Error_Handler>
 800076e:	e7ef      	b.n	8000750 <send_spectrogram+0xfc>
 8000770:	20000538 	.word	0x20000538
 8000774:	20000534 	.word	0x20000534

08000778 <StartADCAcq>:
int StartADCAcq() {
 8000778:	b570      	push	{r4, r5, r6, lr}
	HAL_ADC_Stop_DMA(&hadc1);
 800077a:	4c0e      	ldr	r4, [pc, #56]	@ (80007b4 <StartADCAcq+0x3c>)
	memset(ADCDoubleBuf, 0, sizeof(ADCDoubleBuf));
 800077c:	4e0e      	ldr	r6, [pc, #56]	@ (80007b8 <StartADCAcq+0x40>)
	HAL_ADC_Stop_DMA(&hadc1);
 800077e:	4620      	mov	r0, r4
 8000780:	f002 fe5e 	bl	8003440 <HAL_ADC_Stop_DMA>
	memset(ADCDoubleBuf, 0, sizeof(ADCDoubleBuf));
 8000784:	f44f 4220 	mov.w	r2, #40960	@ 0xa000
 8000788:	2100      	movs	r1, #0
 800078a:	4630      	mov	r0, r6
 800078c:	f007 f845 	bl	800781a <memset>
	ADCDataRdy[0] = 0;
 8000790:	4b0a      	ldr	r3, [pc, #40]	@ (80007bc <StartADCAcq+0x44>)
 8000792:	2500      	movs	r5, #0
	int ret = HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADCDoubleBuf, 2*ADC_BUF_SIZE);
 8000794:	f44f 42a0 	mov.w	r2, #20480	@ 0x5000
 8000798:	4631      	mov	r1, r6
 800079a:	4620      	mov	r0, r4
	ADCDataRdy[0] = 0;
 800079c:	701d      	strb	r5, [r3, #0]
	ADCDataRdy[1] = 0;
 800079e:	705d      	strb	r5, [r3, #1]
	int ret = HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADCDoubleBuf, 2*ADC_BUF_SIZE);
 80007a0:	f002 fd96 	bl	80032d0 <HAL_ADC_Start_DMA>
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80007a4:	2101      	movs	r1, #1
	int ret = HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADCDoubleBuf, 2*ADC_BUF_SIZE);
 80007a6:	4604      	mov	r4, r0
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80007a8:	4628      	mov	r0, r5
 80007aa:	f003 fcf9 	bl	80041a0 <HAL_PWR_EnterSLEEPMode>
}
 80007ae:	4620      	mov	r0, r4
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	bf00      	nop
 80007b4:	200004cc 	.word	0x200004cc
 80007b8:	2000585c 	.word	0x2000585c
 80007bc:	20005858 	.word	0x20005858

080007c0 <HAL_ADC_ConvCpltCallback>:
		DEBUG_PRINT("ADC acquisition stopped\r\n");
	#endif
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80007c0:	b510      	push	{r4, lr}
    if (ADCDataRdy[1-buf_cplt]) {
 80007c2:	4c0c      	ldr	r4, [pc, #48]	@ (80007f4 <HAL_ADC_ConvCpltCallback+0x34>)
 80007c4:	7823      	ldrb	r3, [r4, #0]
 80007c6:	b98b      	cbnz	r3, 80007ec <HAL_ADC_ConvCpltCallback+0x2c>
    ADCDataRdy[buf_cplt] = 1;
 80007c8:	2301      	movs	r3, #1
	memcpy((void*)ADCProcessBuf, (void*)ADCData[buf_cplt], ADC_BUF_SIZE * sizeof(uint16_t));
 80007ca:	490b      	ldr	r1, [pc, #44]	@ (80007f8 <HAL_ADC_ConvCpltCallback+0x38>)
 80007cc:	480b      	ldr	r0, [pc, #44]	@ (80007fc <HAL_ADC_ConvCpltCallback+0x3c>)
    ADCDataRdy[buf_cplt] = 1;
 80007ce:	7063      	strb	r3, [r4, #1]
	memcpy((void*)ADCProcessBuf, (void*)ADCData[buf_cplt], ADC_BUF_SIZE * sizeof(uint16_t));
 80007d0:	f44f 42a0 	mov.w	r2, #20480	@ 0x5000
 80007d4:	f007 f8ad 	bl	8007932 <memcpy>
	Full_spectrogram_compute((q15_t*) ADCProcessBuf, mel_vectors);
 80007d8:	4808      	ldr	r0, [pc, #32]	@ (80007fc <HAL_ADC_ConvCpltCallback+0x3c>)
 80007da:	4909      	ldr	r1, [pc, #36]	@ (8000800 <HAL_ADC_ConvCpltCallback+0x40>)
 80007dc:	f001 fda0 	bl	8002320 <Full_spectrogram_compute>
    ADCDataRdy[buf_cplt] = 0;
 80007e0:	2000      	movs	r0, #0
 80007e2:	7060      	strb	r0, [r4, #1]
	ADC_Callback(1);
}
 80007e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	send_spectrogram();
 80007e8:	f7ff bf34 	b.w	8000654 <send_spectrogram>
        Error_Handler();
 80007ec:	f000 f9fe 	bl	8000bec <Error_Handler>
 80007f0:	e7ea      	b.n	80007c8 <HAL_ADC_ConvCpltCallback+0x8>
 80007f2:	bf00      	nop
 80007f4:	20005858 	.word	0x20005858
 80007f8:	2000a85c 	.word	0x2000a85c
 80007fc:	20000858 	.word	0x20000858
 8000800:	20000538 	.word	0x20000538

08000804 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000804:	b510      	push	{r4, lr}
    if (ADCDataRdy[1-buf_cplt]) {
 8000806:	4c0c      	ldr	r4, [pc, #48]	@ (8000838 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8000808:	7863      	ldrb	r3, [r4, #1]
 800080a:	b98b      	cbnz	r3, 8000830 <HAL_ADC_ConvHalfCpltCallback+0x2c>
    ADCDataRdy[buf_cplt] = 1;
 800080c:	2301      	movs	r3, #1
	memcpy((void*)ADCProcessBuf, (void*)ADCData[buf_cplt], ADC_BUF_SIZE * sizeof(uint16_t));
 800080e:	490b      	ldr	r1, [pc, #44]	@ (800083c <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8000810:	480b      	ldr	r0, [pc, #44]	@ (8000840 <HAL_ADC_ConvHalfCpltCallback+0x3c>)
    ADCDataRdy[buf_cplt] = 1;
 8000812:	7023      	strb	r3, [r4, #0]
	memcpy((void*)ADCProcessBuf, (void*)ADCData[buf_cplt], ADC_BUF_SIZE * sizeof(uint16_t));
 8000814:	f44f 42a0 	mov.w	r2, #20480	@ 0x5000
 8000818:	f007 f88b 	bl	8007932 <memcpy>
	Full_spectrogram_compute((q15_t*) ADCProcessBuf, mel_vectors);
 800081c:	4808      	ldr	r0, [pc, #32]	@ (8000840 <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 800081e:	4909      	ldr	r1, [pc, #36]	@ (8000844 <HAL_ADC_ConvHalfCpltCallback+0x40>)
 8000820:	f001 fd7e 	bl	8002320 <Full_spectrogram_compute>
    ADCDataRdy[buf_cplt] = 0;
 8000824:	2000      	movs	r0, #0
 8000826:	7020      	strb	r0, [r4, #0]
	ADC_Callback(0);
}
 8000828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	send_spectrogram();
 800082c:	f7ff bf12 	b.w	8000654 <send_spectrogram>
        Error_Handler();
 8000830:	f000 f9dc 	bl	8000bec <Error_Handler>
 8000834:	e7ea      	b.n	800080c <HAL_ADC_ConvHalfCpltCallback+0x8>
 8000836:	bf00      	nop
 8000838:	20005858 	.word	0x20005858
 800083c:	2000585c 	.word	0x2000585c
 8000840:	20000858 	.word	0x20000858
 8000844:	20000538 	.word	0x20000538

08000848 <MX_AES_Init>:
/* AES init function */
void MX_AES_Init(void)
{

  /* USER CODE BEGIN AES_Init 0 */
  __HAL_RCC_AES_CLK_ENABLE();
 8000848:	4b17      	ldr	r3, [pc, #92]	@ (80008a8 <MX_AES_Init+0x60>)

  // only possible configuration for CMAC
  //hcryp.Init.OperatingMode = CRYP_ALGOMODE_TAG_GENERATION;

  /* USER CODE END AES_Init 1 */
  hcryp.Instance = AES;
 800084a:	4818      	ldr	r0, [pc, #96]	@ (80008ac <MX_AES_Init+0x64>)
  __HAL_RCC_AES_CLK_ENABLE();
 800084c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
  hcryp.Instance = AES;
 800084e:	4918      	ldr	r1, [pc, #96]	@ (80008b0 <MX_AES_Init+0x68>)
{
 8000850:	b510      	push	{r4, lr}
  __HAL_RCC_AES_CLK_ENABLE();
 8000852:	f442 3480 	orr.w	r4, r2, #65536	@ 0x10000
 8000856:	64dc      	str	r4, [r3, #76]	@ 0x4c
 8000858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
  hcryp.Instance = AES;
 800085a:	6001      	str	r1, [r0, #0]
{
 800085c:	b082      	sub	sp, #8
  __HAL_RCC_AES_CLK_ENABLE();
 800085e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8000862:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8000898 <MX_AES_Init+0x50>
 8000866:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 80008a0 <MX_AES_Init+0x58>
  __HAL_RCC_AES_CLK_ENABLE();
 800086a:	9201      	str	r2, [sp, #4]
  hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
  hcryp.Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
  hcryp.Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
  hcryp.Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
  hcryp.Init.pKey = (uint8_t *)pKeyAES;
  hcryp.Init.pInitVect = (uint8_t *)pInitVectAES;
 800086c:	4b11      	ldr	r3, [pc, #68]	@ (80008b4 <MX_AES_Init+0x6c>)
  hcryp.Init.pKey = (uint8_t *)pKeyAES;
 800086e:	4a12      	ldr	r2, [pc, #72]	@ (80008b8 <MX_AES_Init+0x70>)
  __HAL_RCC_AES_CLK_ENABLE();
 8000870:	9c01      	ldr	r4, [sp, #4]
  hcryp.Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 8000872:	2100      	movs	r1, #0
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8000874:	ed80 7b02 	vstr	d7, [r0, #8]
 8000878:	ed80 0b04 	vstr	d0, [r0, #16]
  hcryp.Init.pInitVect = (uint8_t *)pInitVectAES;
 800087c:	e9c0 2308 	strd	r2, r3, [r0, #32]
  hcryp.Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 8000880:	6181      	str	r1, [r0, #24]
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8000882:	f002 ff7f 	bl	8003784 <HAL_CRYP_Init>
 8000886:	b908      	cbnz	r0, 800088c <MX_AES_Init+0x44>
  }
  /* USER CODE BEGIN AES_Init 2 */

  /* USER CODE END AES_Init 2 */

}
 8000888:	b002      	add	sp, #8
 800088a:	bd10      	pop	{r4, pc}
 800088c:	b002      	add	sp, #8
 800088e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8000892:	f000 b9ab 	b.w	8000bec <Error_Handler>
 8000896:	bf00      	nop
 8000898:	00000004 	.word	0x00000004
	...
 80008a4:	00000020 	.word	0x00000020
 80008a8:	40021000 	.word	0x40021000
 80008ac:	2000f860 	.word	0x2000f860
 80008b0:	50060000 	.word	0x50060000
 80008b4:	08007bc4 	.word	0x08007bc4
 80008b8:	08007bd4 	.word	0x08007bd4

080008bc <HAL_CRYP_MspInit>:

void HAL_CRYP_MspInit(CRYP_HandleTypeDef* crypHandle)
{

  if(crypHandle->Instance==AES)
 80008bc:	4b0a      	ldr	r3, [pc, #40]	@ (80008e8 <HAL_CRYP_MspInit+0x2c>)
 80008be:	6802      	ldr	r2, [r0, #0]
 80008c0:	429a      	cmp	r2, r3
 80008c2:	d000      	beq.n	80008c6 <HAL_CRYP_MspInit+0xa>
 80008c4:	4770      	bx	lr
  {
  /* USER CODE BEGIN AES_MspInit 0 */

  /* USER CODE END AES_MspInit 0 */
    /* AES clock enable */
    __HAL_RCC_AES_CLK_ENABLE();
 80008c6:	f103 4070 	add.w	r0, r3, #4026531840	@ 0xf0000000
 80008ca:	f5a0 317c 	sub.w	r1, r0, #258048	@ 0x3f000
{
 80008ce:	b082      	sub	sp, #8
    __HAL_RCC_AES_CLK_ENABLE();
 80008d0:	6ccb      	ldr	r3, [r1, #76]	@ 0x4c
 80008d2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80008d6:	64ca      	str	r2, [r1, #76]	@ 0x4c
 80008d8:	6cc8      	ldr	r0, [r1, #76]	@ 0x4c
 80008da:	f400 3180 	and.w	r1, r0, #65536	@ 0x10000
 80008de:	9101      	str	r1, [sp, #4]
 80008e0:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN AES_MspInit 1 */

  /* USER CODE END AES_MspInit 1 */
  }
}
 80008e2:	b002      	add	sp, #8
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop
 80008e8:	50060000 	.word	0x50060000

080008ec <HAL_CRYP_MspDeInit>:

void HAL_CRYP_MspDeInit(CRYP_HandleTypeDef* crypHandle)
{

  if(crypHandle->Instance==AES)
 80008ec:	4b05      	ldr	r3, [pc, #20]	@ (8000904 <HAL_CRYP_MspDeInit+0x18>)
 80008ee:	6802      	ldr	r2, [r0, #0]
 80008f0:	429a      	cmp	r2, r3
 80008f2:	d000      	beq.n	80008f6 <HAL_CRYP_MspDeInit+0xa>
    __HAL_RCC_AES_CLK_DISABLE();
  /* USER CODE BEGIN AES_MspDeInit 1 */

  /* USER CODE END AES_MspDeInit 1 */
  }
}
 80008f4:	4770      	bx	lr
    __HAL_RCC_AES_CLK_DISABLE();
 80008f6:	4804      	ldr	r0, [pc, #16]	@ (8000908 <HAL_CRYP_MspDeInit+0x1c>)
 80008f8:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80008fa:	f421 3380 	bic.w	r3, r1, #65536	@ 0x10000
 80008fe:	64c3      	str	r3, [r0, #76]	@ 0x4c
}
 8000900:	4770      	bx	lr
 8000902:	bf00      	nop
 8000904:	50060000 	.word	0x50060000
 8000908:	40021000 	.word	0x40021000

0800090c <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800090c:	4b0a      	ldr	r3, [pc, #40]	@ (8000938 <MX_DMA_Init+0x2c>)
{
 800090e:	b500      	push	{lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000910:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8000912:	f041 0101 	orr.w	r1, r1, #1
 8000916:	6499      	str	r1, [r3, #72]	@ 0x48
 8000918:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
{
 800091a:	b083      	sub	sp, #12

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 800091c:	2101      	movs	r1, #1
  __HAL_RCC_DMA1_CLK_ENABLE();
 800091e:	400b      	ands	r3, r1
 8000920:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000922:	200b      	movs	r0, #11
 8000924:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000926:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000928:	f002 fe9e 	bl	8003668 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800092c:	200b      	movs	r0, #11

}
 800092e:	b003      	add	sp, #12
 8000930:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000934:	f002 bed4 	b.w	80036e0 <HAL_NVIC_EnableIRQ>
 8000938:	40021000 	.word	0x40021000

0800093c <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 800093c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000940:	2400      	movs	r4, #0
{
 8000942:	b08f      	sub	sp, #60	@ 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000944:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8000948:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800094c:	4b98      	ldr	r3, [pc, #608]	@ (8000bb0 <MX_GPIO_Init+0x274>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094e:	940c      	str	r4, [sp, #48]	@ 0x30
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000950:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
  __HAL_RCC_GPIOG_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  HAL_PWREx_EnableVddIO2();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8000952:	4f98      	ldr	r7, [pc, #608]	@ (8000bb4 <MX_GPIO_Init+0x278>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_SDN_GPIO_Port, RADIO_SDN_Pin, GPIO_PIN_SET);
 8000954:	f8df a26c 	ldr.w	sl, [pc, #620]	@ 8000bc4 <MX_GPIO_Init+0x288>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_EEPROM_CSN_GPIO_Port, RADIO_EEPROM_CSN_Pin, GPIO_PIN_SET);
 8000958:	f8df 926c 	ldr.w	r9, [pc, #620]	@ 8000bc8 <MX_GPIO_Init+0x28c>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800095c:	f8df 826c 	ldr.w	r8, [pc, #620]	@ 8000bcc <MX_GPIO_Init+0x290>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000960:	f042 0010 	orr.w	r0, r2, #16
 8000964:	64d8      	str	r0, [r3, #76]	@ 0x4c
 8000966:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8000968:	f001 0510 	and.w	r5, r1, #16
 800096c:	9500      	str	r5, [sp, #0]
 800096e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000970:	6cde      	ldr	r6, [r3, #76]	@ 0x4c
 8000972:	f046 0204 	orr.w	r2, r6, #4
 8000976:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000978:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800097a:	f000 0104 	and.w	r1, r0, #4
 800097e:	9101      	str	r1, [sp, #4]
 8000980:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000982:	6cdd      	ldr	r5, [r3, #76]	@ 0x4c
 8000984:	f045 0620 	orr.w	r6, r5, #32
 8000988:	64de      	str	r6, [r3, #76]	@ 0x4c
 800098a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800098c:	f002 0020 	and.w	r0, r2, #32
 8000990:	9002      	str	r0, [sp, #8]
 8000992:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000994:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8000996:	f041 0580 	orr.w	r5, r1, #128	@ 0x80
 800099a:	64dd      	str	r5, [r3, #76]	@ 0x4c
 800099c:	6cde      	ldr	r6, [r3, #76]	@ 0x4c
 800099e:	f006 0280 	and.w	r2, r6, #128	@ 0x80
 80009a2:	9203      	str	r2, [sp, #12]
 80009a4:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80009a8:	f040 0101 	orr.w	r1, r0, #1
 80009ac:	64d9      	str	r1, [r3, #76]	@ 0x4c
 80009ae:	6cdd      	ldr	r5, [r3, #76]	@ 0x4c
 80009b0:	f005 0601 	and.w	r6, r5, #1
 80009b4:	9604      	str	r6, [sp, #16]
 80009b6:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80009ba:	f042 0002 	orr.w	r0, r2, #2
 80009be:	64d8      	str	r0, [r3, #76]	@ 0x4c
 80009c0:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80009c2:	f001 0502 	and.w	r5, r1, #2
 80009c6:	9505      	str	r5, [sp, #20]
 80009c8:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80009ca:	6cde      	ldr	r6, [r3, #76]	@ 0x4c
 80009cc:	f046 0240 	orr.w	r2, r6, #64	@ 0x40
 80009d0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80009d2:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80009d4:	f000 0140 	and.w	r1, r0, #64	@ 0x40
 80009d8:	9106      	str	r1, [sp, #24]
 80009da:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009dc:	6cdd      	ldr	r5, [r3, #76]	@ 0x4c
 80009de:	f045 0608 	orr.w	r6, r5, #8
 80009e2:	64de      	str	r6, [r3, #76]	@ 0x4c
 80009e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80009e6:	4e74      	ldr	r6, [pc, #464]	@ (8000bb8 <MX_GPIO_Init+0x27c>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009e8:	f003 0208 	and.w	r2, r3, #8
 80009ec:	9207      	str	r2, [sp, #28]
 80009ee:	9b07      	ldr	r3, [sp, #28]
  HAL_PWREx_EnableVddIO2();
 80009f0:	f003 fc82 	bl	80042f8 <HAL_PWREx_EnableVddIO2>
  HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 80009f4:	2201      	movs	r2, #1
 80009f6:	4611      	mov	r1, r2
 80009f8:	4638      	mov	r0, r7
 80009fa:	f003 fbbf 	bl	800417c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RADIO_SDN_GPIO_Port, RADIO_SDN_Pin, GPIO_PIN_SET);
 80009fe:	4650      	mov	r0, sl
 8000a00:	2201      	movs	r2, #1
 8000a02:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a06:	f003 fbb9 	bl	800417c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RADIO_EEPROM_CSN_GPIO_Port, RADIO_EEPROM_CSN_Pin, GPIO_PIN_SET);
 8000a0a:	4648      	mov	r0, r9
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a12:	f003 fbb3 	bl	800417c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000a16:	4622      	mov	r2, r4
 8000a18:	4640      	mov	r0, r8
 8000a1a:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000a1e:	f003 fbad 	bl	800417c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000a22:	4622      	mov	r2, r4
 8000a24:	4630      	mov	r0, r6
 8000a26:	2140      	movs	r1, #64	@ 0x40
 8000a28:	f003 fba8 	bl	800417c <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a2c:	a908      	add	r1, sp, #32
 8000a2e:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000a30:	f24d 72ff 	movw	r2, #55295	@ 0xd7ff
 8000a34:	2303      	movs	r3, #3
 8000a36:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3a:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a3c:	f003 fa82 	bl	8003f44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a40:	a908      	add	r1, sp, #32
 8000a42:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = B1_Pin;
 8000a44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a48:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a4c:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a50:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a52:	f003 fa77 	bl	8003f44 <HAL_GPIO_Init>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000a56:	a908      	add	r1, sp, #32
 8000a58:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000a5a:	f64d 72ff 	movw	r2, #57343	@ 0xdfff
 8000a5e:	2303      	movs	r3, #3
 8000a60:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a64:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000a66:	f003 fa6d 	bl	8003f44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000a6a:	2209      	movs	r2, #9
 8000a6c:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000a6e:	a908      	add	r1, sp, #32
 8000a70:	4852      	ldr	r0, [pc, #328]	@ (8000bbc <MX_GPIO_Init+0x280>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	940a      	str	r4, [sp, #40]	@ 0x28

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_S2LP_CSN_Pin;
 8000a74:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000a76:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a7a:	f04f 0b03 	mov.w	fp, #3
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000a7e:	f003 fa61 	bl	8003f44 <HAL_GPIO_Init>
  HAL_GPIO_Init(RADIO_S2LP_CSN_GPIO_Port, &GPIO_InitStruct);
 8000a82:	a908      	add	r1, sp, #32
 8000a84:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a86:	e9cd 5508 	strd	r5, r5, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a8a:	e9cd 4b0a 	strd	r4, fp, [sp, #40]	@ 0x28
  HAL_GPIO_Init(RADIO_S2LP_CSN_GPIO_Port, &GPIO_InitStruct);
 8000a8e:	f003 fa59 	bl	8003f44 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a92:	4638      	mov	r0, r7
 8000a94:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000a96:	f641 72fe 	movw	r2, #8190	@ 0x1ffe
 8000a9a:	2303      	movs	r3, #3
 8000a9c:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa0:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000aa2:	f003 fa4f 	bl	8003f44 <HAL_GPIO_Init>
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa6:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
 8000aa8:	f248 0236 	movw	r2, #32822	@ 0x8036
 8000aac:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
 8000ab2:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab6:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab8:	f003 fa44 	bl	8003f44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 8000abc:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
 8000abe:	2208      	movs	r2, #8
 8000ac0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 8000ac4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
 8000ac8:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 8000ace:	f003 fa39 	bl	8003f44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB15
                           PB4 PB5 PB6 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8000ad2:	f64b 7277 	movw	r2, #49015	@ 0xbf77
 8000ad6:	2303      	movs	r3, #3
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ad8:	a908      	add	r1, sp, #32
 8000ada:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8000adc:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae0:	940a      	str	r4, [sp, #40]	@ 0x28

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_SDN_Pin;
 8000ae2:	f44f 5700 	mov.w	r7, #8192	@ 0x2000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ae6:	f003 fa2d 	bl	8003f44 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(RADIO_SDN_GPIO_Port, &GPIO_InitStruct);
 8000aea:	4650      	mov	r0, sl
 8000aec:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aee:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Pin = RADIO_SDN_Pin;
 8000af2:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af4:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(RADIO_SDN_GPIO_Port, &GPIO_InitStruct);
 8000af6:	f003 fa25 	bl	8003f44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG2 PG3
                           PG4 PG9 PG10 PG11
                           PG12 PG13 PG14 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000afa:	f64f 621f 	movw	r2, #65055	@ 0xfe1f
                          |GPIO_PIN_4|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000afe:	a908      	add	r1, sp, #32
 8000b00:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000b02:	2303      	movs	r3, #3
 8000b04:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b08:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b0a:	f003 fa1b 	bl	8003f44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_EEPROM_CSN_Pin;
 8000b0e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(RADIO_EEPROM_CSN_GPIO_Port, &GPIO_InitStruct);
 8000b12:	4648      	mov	r0, r9
 8000b14:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = RADIO_EEPROM_CSN_Pin;
 8000b16:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b18:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1c:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(RADIO_EEPROM_CSN_GPIO_Port, &GPIO_InitStruct);
 8000b1e:	f003 fa11 	bl	8003f44 <HAL_GPIO_Init>
  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b22:	4640      	mov	r0, r8
 8000b24:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000b26:	f44f 4281 	mov.w	r2, #16512	@ 0x4080
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2a:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000b2e:	9208      	str	r2, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b30:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b32:	f003 fa07 	bl	8003f44 <HAL_GPIO_Init>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b36:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000b38:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b3c:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b3e:	4820      	ldr	r0, [pc, #128]	@ (8000bc0 <MX_GPIO_Init+0x284>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b40:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000b42:	e9cd 2308 	strd	r2, r3, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b46:	f003 f9fd 	bl	8003f44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000b4a:	2220      	movs	r2, #32
 8000b4c:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b4e:	a908      	add	r1, sp, #32
 8000b50:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000b52:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b56:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b58:	f003 f9f4 	bl	8003f44 <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b5c:	a908      	add	r1, sp, #32
 8000b5e:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000b60:	2640      	movs	r6, #64	@ 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b62:	9509      	str	r5, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b64:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000b68:	9608      	str	r6, [sp, #32]

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000b6a:	f44f 55e8 	mov.w	r5, #7424	@ 0x1d00
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b6e:	f003 f9e9 	bl	8003f44 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b72:	2702      	movs	r7, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000b74:	230a      	movs	r3, #10
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b76:	a908      	add	r1, sp, #32
 8000b78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000b7c:	930c      	str	r3, [sp, #48]	@ 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b7e:	e9cd 4b0a 	strd	r4, fp, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000b82:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b84:	9709      	str	r7, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b86:	f003 f9dd 	bl	8003f44 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000b8a:	4622      	mov	r2, r4
 8000b8c:	4621      	mov	r1, r4
 8000b8e:	2009      	movs	r0, #9
 8000b90:	f002 fd6a 	bl	8003668 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000b94:	2009      	movs	r0, #9
 8000b96:	f002 fda3 	bl	80036e0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000b9a:	4622      	mov	r2, r4
 8000b9c:	4621      	mov	r1, r4
 8000b9e:	2028      	movs	r0, #40	@ 0x28
 8000ba0:	f002 fd62 	bl	8003668 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000ba4:	2028      	movs	r0, #40	@ 0x28
 8000ba6:	f002 fd9b 	bl	80036e0 <HAL_NVIC_EnableIRQ>

}
 8000baa:	b00f      	add	sp, #60	@ 0x3c
 8000bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000bb0:	40021000 	.word	0x40021000
 8000bb4:	48000800 	.word	0x48000800
 8000bb8:	48001800 	.word	0x48001800
 8000bbc:	48001c00 	.word	0x48001c00
 8000bc0:	48000c00 	.word	0x48000c00
 8000bc4:	48001400 	.word	0x48001400
 8000bc8:	48001000 	.word	0x48001000
 8000bcc:	48000400 	.word	0x48000400

08000bd0 <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	if (GPIO_Pin == B1_Pin) {
 8000bd0:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 8000bd4:	d002      	beq.n	8000bdc <HAL_GPIO_EXTI_Callback+0xc>
		btn_press = 1;
	}
	else if (GPIO_Pin == RADIO_INT_Pin)
 8000bd6:	2808      	cmp	r0, #8
 8000bd8:	d004      	beq.n	8000be4 <HAL_GPIO_EXTI_Callback+0x14>
		S2LP_IRQ_Handler();
}
 8000bda:	4770      	bx	lr
		btn_press = 1;
 8000bdc:	4b02      	ldr	r3, [pc, #8]	@ (8000be8 <HAL_GPIO_EXTI_Callback+0x18>)
 8000bde:	2201      	movs	r2, #1
 8000be0:	701a      	strb	r2, [r3, #0]
 8000be2:	4770      	bx	lr
		S2LP_IRQ_Handler();
 8000be4:	f001 ba44 	b.w	8002070 <S2LP_IRQ_Handler>
 8000be8:	2000f8c0 	.word	0x2000f8c0

08000bec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bf0:	b672      	cpsid	i
 8000bf2:	4f42      	ldr	r7, [pc, #264]	@ (8000cfc <Error_Handler+0x110>)
  __disable_irq();
  DEBUG_PRINT("Entering error Handler\r\n");
  while (1)
  {
	  // Blink LED3 (red)
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 8000bf4:	4e42      	ldr	r6, [pc, #264]	@ (8000d00 <Error_Handler+0x114>)
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8000bf6:	4d43      	ldr	r5, [pc, #268]	@ (8000d04 <Error_Handler+0x118>)
 8000bf8:	2400      	movs	r4, #0
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c00:	4630      	mov	r0, r6
 8000c02:	f003 fabb 	bl	800417c <HAL_GPIO_WritePin>
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8000c06:	683a      	ldr	r2, [r7, #0]
 8000c08:	9400      	str	r4, [sp, #0]
 8000c0a:	9900      	ldr	r1, [sp, #0]
 8000c0c:	fba5 3002 	umull	r3, r0, r5, r2
 8000c10:	ebb1 1f90 	cmp.w	r1, r0, lsr #6
 8000c14:	ea4f 1390 	mov.w	r3, r0, lsr #6
 8000c18:	d22f      	bcs.n	8000c7a <Error_Handler+0x8e>
 8000c1a:	9a00      	ldr	r2, [sp, #0]
 8000c1c:	3201      	adds	r2, #1
 8000c1e:	9200      	str	r2, [sp, #0]
 8000c20:	9900      	ldr	r1, [sp, #0]
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d229      	bcs.n	8000c7a <Error_Handler+0x8e>
 8000c26:	9800      	ldr	r0, [sp, #0]
 8000c28:	3001      	adds	r0, #1
 8000c2a:	9000      	str	r0, [sp, #0]
 8000c2c:	9a00      	ldr	r2, [sp, #0]
 8000c2e:	429a      	cmp	r2, r3
 8000c30:	d223      	bcs.n	8000c7a <Error_Handler+0x8e>
 8000c32:	9900      	ldr	r1, [sp, #0]
 8000c34:	3101      	adds	r1, #1
 8000c36:	9100      	str	r1, [sp, #0]
 8000c38:	9800      	ldr	r0, [sp, #0]
 8000c3a:	4298      	cmp	r0, r3
 8000c3c:	d21d      	bcs.n	8000c7a <Error_Handler+0x8e>
 8000c3e:	9a00      	ldr	r2, [sp, #0]
 8000c40:	3201      	adds	r2, #1
 8000c42:	9200      	str	r2, [sp, #0]
 8000c44:	9900      	ldr	r1, [sp, #0]
 8000c46:	4299      	cmp	r1, r3
 8000c48:	d217      	bcs.n	8000c7a <Error_Handler+0x8e>
 8000c4a:	9800      	ldr	r0, [sp, #0]
 8000c4c:	3001      	adds	r0, #1
 8000c4e:	9000      	str	r0, [sp, #0]
 8000c50:	9a00      	ldr	r2, [sp, #0]
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d211      	bcs.n	8000c7a <Error_Handler+0x8e>
 8000c56:	9900      	ldr	r1, [sp, #0]
 8000c58:	3101      	adds	r1, #1
 8000c5a:	9100      	str	r1, [sp, #0]
 8000c5c:	9800      	ldr	r0, [sp, #0]
 8000c5e:	4298      	cmp	r0, r3
 8000c60:	d20b      	bcs.n	8000c7a <Error_Handler+0x8e>
 8000c62:	9a00      	ldr	r2, [sp, #0]
 8000c64:	3201      	adds	r2, #1
 8000c66:	9200      	str	r2, [sp, #0]
 8000c68:	9900      	ldr	r1, [sp, #0]
 8000c6a:	4299      	cmp	r1, r3
 8000c6c:	d205      	bcs.n	8000c7a <Error_Handler+0x8e>
 8000c6e:	9800      	ldr	r0, [sp, #0]
 8000c70:	3001      	adds	r0, #1
 8000c72:	9000      	str	r0, [sp, #0]
 8000c74:	9a00      	ldr	r2, [sp, #0]
 8000c76:	429a      	cmp	r2, r3
 8000c78:	d3cf      	bcc.n	8000c1a <Error_Handler+0x2e>
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
 8000c7a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c7e:	2200      	movs	r2, #0
 8000c80:	4630      	mov	r0, r6
 8000c82:	f003 fa7b 	bl	800417c <HAL_GPIO_WritePin>
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	9401      	str	r4, [sp, #4]
 8000c8a:	9801      	ldr	r0, [sp, #4]
 8000c8c:	fba5 1203 	umull	r1, r2, r5, r3
 8000c90:	ebb0 1f92 	cmp.w	r0, r2, lsr #6
 8000c94:	ea4f 1192 	mov.w	r1, r2, lsr #6
 8000c98:	d2af      	bcs.n	8000bfa <Error_Handler+0xe>
 8000c9a:	9b01      	ldr	r3, [sp, #4]
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	9301      	str	r3, [sp, #4]
 8000ca0:	9801      	ldr	r0, [sp, #4]
 8000ca2:	4288      	cmp	r0, r1
 8000ca4:	d2a9      	bcs.n	8000bfa <Error_Handler+0xe>
 8000ca6:	9a01      	ldr	r2, [sp, #4]
 8000ca8:	3201      	adds	r2, #1
 8000caa:	9201      	str	r2, [sp, #4]
 8000cac:	9b01      	ldr	r3, [sp, #4]
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d2a3      	bcs.n	8000bfa <Error_Handler+0xe>
 8000cb2:	9801      	ldr	r0, [sp, #4]
 8000cb4:	3001      	adds	r0, #1
 8000cb6:	9001      	str	r0, [sp, #4]
 8000cb8:	9a01      	ldr	r2, [sp, #4]
 8000cba:	428a      	cmp	r2, r1
 8000cbc:	d29d      	bcs.n	8000bfa <Error_Handler+0xe>
 8000cbe:	9b01      	ldr	r3, [sp, #4]
 8000cc0:	3301      	adds	r3, #1
 8000cc2:	9301      	str	r3, [sp, #4]
 8000cc4:	9801      	ldr	r0, [sp, #4]
 8000cc6:	4288      	cmp	r0, r1
 8000cc8:	d297      	bcs.n	8000bfa <Error_Handler+0xe>
 8000cca:	9a01      	ldr	r2, [sp, #4]
 8000ccc:	3201      	adds	r2, #1
 8000cce:	9201      	str	r2, [sp, #4]
 8000cd0:	9b01      	ldr	r3, [sp, #4]
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d291      	bcs.n	8000bfa <Error_Handler+0xe>
 8000cd6:	9801      	ldr	r0, [sp, #4]
 8000cd8:	3001      	adds	r0, #1
 8000cda:	9001      	str	r0, [sp, #4]
 8000cdc:	9a01      	ldr	r2, [sp, #4]
 8000cde:	428a      	cmp	r2, r1
 8000ce0:	d28b      	bcs.n	8000bfa <Error_Handler+0xe>
 8000ce2:	9b01      	ldr	r3, [sp, #4]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	9301      	str	r3, [sp, #4]
 8000ce8:	9801      	ldr	r0, [sp, #4]
 8000cea:	4288      	cmp	r0, r1
 8000cec:	d285      	bcs.n	8000bfa <Error_Handler+0xe>
 8000cee:	9a01      	ldr	r2, [sp, #4]
 8000cf0:	3201      	adds	r2, #1
 8000cf2:	9201      	str	r2, [sp, #4]
 8000cf4:	9b01      	ldr	r3, [sp, #4]
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	d3cf      	bcc.n	8000c9a <Error_Handler+0xae>
 8000cfa:	e77e      	b.n	8000bfa <Error_Handler+0xe>
 8000cfc:	20000400 	.word	0x20000400
 8000d00:	48000400 	.word	0x48000400
 8000d04:	51eb851f 	.word	0x51eb851f

08000d08 <run>:
	btn_press = 0;
 8000d08:	4b21      	ldr	r3, [pc, #132]	@ (8000d90 <run+0x88>)
{
 8000d0a:	b510      	push	{r4, lr}
	btn_press = 0;
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	701a      	strb	r2, [r3, #0]
    int s2lp_Check = S2LP_Standby();
 8000d10:	f001 f8be 	bl	8001e90 <S2LP_Standby>
    if (s2lp_Check != HAL_OK) {
 8000d14:	2800      	cmp	r0, #0
 8000d16:	d138      	bne.n	8000d8a <run+0x82>
	while ((HAL_ADC_GetState(&hadc1) & HAL_ADC_STATE_REG_BUSY) != 0UL) {
 8000d18:	4c1e      	ldr	r4, [pc, #120]	@ (8000d94 <run+0x8c>)
	if (StartADCAcq() != HAL_OK) {
 8000d1a:	f7ff fd2d 	bl	8000778 <StartADCAcq>
	while ((HAL_ADC_GetState(&hadc1) & HAL_ADC_STATE_REG_BUSY) != 0UL) {
 8000d1e:	4620      	mov	r0, r4
 8000d20:	f002 f9ba 	bl	8003098 <HAL_ADC_GetState>
 8000d24:	05c1      	lsls	r1, r0, #23
 8000d26:	d5f8      	bpl.n	8000d1a <run+0x12>
    __WFI();
 8000d28:	bf30      	wfi
	while ((HAL_ADC_GetState(&hadc1) & HAL_ADC_STATE_REG_BUSY) != 0UL) {
 8000d2a:	4620      	mov	r0, r4
 8000d2c:	f002 f9b4 	bl	8003098 <HAL_ADC_GetState>
 8000d30:	05c0      	lsls	r0, r0, #23
 8000d32:	d5f2      	bpl.n	8000d1a <run+0x12>
    __WFI();
 8000d34:	bf30      	wfi
	while ((HAL_ADC_GetState(&hadc1) & HAL_ADC_STATE_REG_BUSY) != 0UL) {
 8000d36:	4620      	mov	r0, r4
 8000d38:	f002 f9ae 	bl	8003098 <HAL_ADC_GetState>
 8000d3c:	05c2      	lsls	r2, r0, #23
 8000d3e:	d5ec      	bpl.n	8000d1a <run+0x12>
    __WFI();
 8000d40:	bf30      	wfi
	while ((HAL_ADC_GetState(&hadc1) & HAL_ADC_STATE_REG_BUSY) != 0UL) {
 8000d42:	4620      	mov	r0, r4
 8000d44:	f002 f9a8 	bl	8003098 <HAL_ADC_GetState>
 8000d48:	05c3      	lsls	r3, r0, #23
 8000d4a:	d5e6      	bpl.n	8000d1a <run+0x12>
    __WFI();
 8000d4c:	bf30      	wfi
	while ((HAL_ADC_GetState(&hadc1) & HAL_ADC_STATE_REG_BUSY) != 0UL) {
 8000d4e:	4620      	mov	r0, r4
 8000d50:	f002 f9a2 	bl	8003098 <HAL_ADC_GetState>
 8000d54:	05c0      	lsls	r0, r0, #23
 8000d56:	d5e0      	bpl.n	8000d1a <run+0x12>
    __WFI();
 8000d58:	bf30      	wfi
	while ((HAL_ADC_GetState(&hadc1) & HAL_ADC_STATE_REG_BUSY) != 0UL) {
 8000d5a:	4620      	mov	r0, r4
 8000d5c:	f002 f99c 	bl	8003098 <HAL_ADC_GetState>
 8000d60:	05c1      	lsls	r1, r0, #23
 8000d62:	d5da      	bpl.n	8000d1a <run+0x12>
    __WFI();
 8000d64:	bf30      	wfi
	while ((HAL_ADC_GetState(&hadc1) & HAL_ADC_STATE_REG_BUSY) != 0UL) {
 8000d66:	4620      	mov	r0, r4
 8000d68:	f002 f996 	bl	8003098 <HAL_ADC_GetState>
 8000d6c:	05c2      	lsls	r2, r0, #23
 8000d6e:	d5d4      	bpl.n	8000d1a <run+0x12>
    __WFI();
 8000d70:	bf30      	wfi
	while ((HAL_ADC_GetState(&hadc1) & HAL_ADC_STATE_REG_BUSY) != 0UL) {
 8000d72:	4620      	mov	r0, r4
 8000d74:	f002 f990 	bl	8003098 <HAL_ADC_GetState>
 8000d78:	05c3      	lsls	r3, r0, #23
 8000d7a:	d5ce      	bpl.n	8000d1a <run+0x12>
    __WFI();
 8000d7c:	bf30      	wfi
	while ((HAL_ADC_GetState(&hadc1) & HAL_ADC_STATE_REG_BUSY) != 0UL) {
 8000d7e:	4620      	mov	r0, r4
 8000d80:	f002 f98a 	bl	8003098 <HAL_ADC_GetState>
 8000d84:	05c1      	lsls	r1, r0, #23
 8000d86:	d4cf      	bmi.n	8000d28 <run+0x20>
 8000d88:	e7c7      	b.n	8000d1a <run+0x12>
      Error_Handler();
 8000d8a:	f7ff ff2f 	bl	8000bec <Error_Handler>
 8000d8e:	bf00      	nop
 8000d90:	2000f8c0 	.word	0x2000f8c0
 8000d94:	200004cc 	.word	0x200004cc

08000d98 <SystemClock_Config>:
{
 8000d98:	b500      	push	{lr}
 8000d9a:	b099      	sub	sp, #100	@ 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d9c:	2244      	movs	r2, #68	@ 0x44
 8000d9e:	2100      	movs	r1, #0
 8000da0:	a806      	add	r0, sp, #24
 8000da2:	f006 fd3a 	bl	800781a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000da6:	2300      	movs	r3, #0
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000da8:	f44f 7000 	mov.w	r0, #512	@ 0x200
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dac:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8000db0:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8000db4:	9305      	str	r3, [sp, #20]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000db6:	f003 fa1d 	bl	80041f4 <HAL_PWREx_ControlVoltageScaling>
 8000dba:	b9e8      	cbnz	r0, 8000df8 <SystemClock_Config+0x60>
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000dbc:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8000e00 <SystemClock_Config+0x68>
 8000dc0:	4601      	mov	r1, r0
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000dc2:	23b0      	movs	r3, #176	@ 0xb0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000dc4:	2210      	movs	r2, #16
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dc6:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000dc8:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000dca:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000dce:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000dd0:	9110      	str	r1, [sp, #64]	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dd2:	f003 fbb1 	bl	8004538 <HAL_RCC_OscConfig>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	b970      	cbnz	r0, 8000df8 <SystemClock_Config+0x60>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dda:	f04f 0c0f 	mov.w	ip, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000dde:	2102      	movs	r1, #2
 8000de0:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000de2:	e9cd c301 	strd	ip, r3, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000de6:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dea:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000dec:	f003 feba 	bl	8004b64 <HAL_RCC_ClockConfig>
 8000df0:	b910      	cbnz	r0, 8000df8 <SystemClock_Config+0x60>
}
 8000df2:	b019      	add	sp, #100	@ 0x64
 8000df4:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000df8:	f7ff fef8 	bl	8000bec <Error_Handler>
 8000dfc:	f3af 8000 	nop.w
 8000e00:	00000001 	.word	0x00000001
 8000e04:	00000000 	.word	0x00000000

08000e08 <main>:
{
 8000e08:	b508      	push	{r3, lr}
  HAL_Init();
 8000e0a:	f001 fd0d 	bl	8002828 <HAL_Init>
  SystemClock_Config();
 8000e0e:	f7ff ffc3 	bl	8000d98 <SystemClock_Config>
  MX_GPIO_Init();
 8000e12:	f7ff fd93 	bl	800093c <MX_GPIO_Init>
  MX_DMA_Init();
 8000e16:	f7ff fd79 	bl	800090c <MX_DMA_Init>
  MX_SPI1_Init();
 8000e1a:	f001 fb5f 	bl	80024dc <MX_SPI1_Init>
  MX_TIM3_Init();
 8000e1e:	f001 fc51 	bl	80026c4 <MX_TIM3_Init>
  MX_ADC1_Init();
 8000e22:	f7ff fb5d 	bl	80004e0 <MX_ADC1_Init>
  MX_AES_Init();
 8000e26:	f7ff fd0f 	bl	8000848 <MX_AES_Init>
  RetargetInit(&hlpuart1);
 8000e2a:	480a      	ldr	r0, [pc, #40]	@ (8000e54 <main+0x4c>)
 8000e2c:	f000 f86c 	bl	8000f08 <RetargetInit>
  HAL_StatusTypeDef err = S2LP_Init(&hspi1);
 8000e30:	4809      	ldr	r0, [pc, #36]	@ (8000e58 <main+0x50>)
 8000e32:	f001 f887 	bl	8001f44 <S2LP_Init>
  if (err)  {
 8000e36:	b920      	cbnz	r0, 8000e42 <main+0x3a>
  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK) {
 8000e38:	4808      	ldr	r0, [pc, #32]	@ (8000e5c <main+0x54>)
 8000e3a:	217f      	movs	r1, #127	@ 0x7f
 8000e3c:	f002 fb48 	bl	80034d0 <HAL_ADCEx_Calibration_Start>
 8000e40:	b108      	cbz	r0, 8000e46 <main+0x3e>
	  Error_Handler();
 8000e42:	f7ff fed3 	bl	8000bec <Error_Handler>
  if (HAL_TIM_Base_Start(&htim3) != HAL_OK) {
 8000e46:	4806      	ldr	r0, [pc, #24]	@ (8000e60 <main+0x58>)
 8000e48:	f004 fee8 	bl	8005c1c <HAL_TIM_Base_Start>
 8000e4c:	2800      	cmp	r0, #0
 8000e4e:	d1f8      	bne.n	8000e42 <main+0x3a>
    run();
 8000e50:	f7ff ff5a 	bl	8000d08 <run>
 8000e54:	2000f990 	.word	0x2000f990
 8000e58:	2000f8d8 	.word	0x2000f8d8
 8000e5c:	200004cc 	.word	0x200004cc
 8000e60:	2000f940 	.word	0x2000f940

08000e64 <make_packet>:
    // Clean up
    free(tmp_out);
}

// Assumes payload is already in place in the packet
int make_packet(uint8_t *packet, size_t payload_len, uint8_t sender_id, uint32_t serial) {
 8000e64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    size_t packet_len = payload_len + PACKET_HEADER_LENGTH + PACKET_TAG_LENGTH;
    // So is the tag
	memset(packet + payload_len + PACKET_HEADER_LENGTH, 0, PACKET_TAG_LENGTH);
 8000e68:	f101 0708 	add.w	r7, r1, #8
int make_packet(uint8_t *packet, size_t payload_len, uint8_t sender_id, uint32_t serial) {
 8000e6c:	4604      	mov	r4, r0
	memset(packet + payload_len + PACKET_HEADER_LENGTH, 0, PACKET_TAG_LENGTH);
 8000e6e:	19c6      	adds	r6, r0, r7
 8000e70:	2000      	movs	r0, #0
 8000e72:	51e0      	str	r0, [r4, r7]
    size_t num_blocks = (msg_len + 15) / 16;
 8000e74:	f101 0517 	add.w	r5, r1, #23
	memset(packet + payload_len + PACKET_HEADER_LENGTH, 0, PACKET_TAG_LENGTH);
 8000e78:	6070      	str	r0, [r6, #4]
 8000e7a:	60b0      	str	r0, [r6, #8]
 8000e7c:	60f0      	str	r0, [r6, #12]
    size_t packet_len = payload_len + PACKET_HEADER_LENGTH + PACKET_TAG_LENGTH;
 8000e7e:	f101 0818 	add.w	r8, r1, #24

	// Set the reserved field to 0
	packet[0] = 0x00;
 8000e82:	7020      	strb	r0, [r4, #0]
	// Set the emitter_id field
	packet[1] = sender_id;
 8000e84:	7062      	strb	r2, [r4, #1]
	// Set the payload_length field
	packet[2] = (payload_len >> 8) & 0xFF;
	packet[3] = payload_len & 0xFF;
	// Set the packet_serial field
	packet[4] = (serial >> 24) & 0xFF;
	packet[5] = (serial >> 16) & 0xFF;
 8000e86:	0c18      	lsrs	r0, r3, #16
	packet[2] = (payload_len >> 8) & 0xFF;
 8000e88:	0a0a      	lsrs	r2, r1, #8
	packet[3] = payload_len & 0xFF;
 8000e8a:	70e1      	strb	r1, [r4, #3]
	packet[6] = (serial >> 8) & 0xFF;
	packet[7] = serial & 0xFF;
 8000e8c:	71e3      	strb	r3, [r4, #7]
	packet[4] = (serial >> 24) & 0xFF;
 8000e8e:	0e19      	lsrs	r1, r3, #24
	packet[6] = (serial >> 8) & 0xFF;
 8000e90:	0a1b      	lsrs	r3, r3, #8
	packet[5] = (serial >> 16) & 0xFF;
 8000e92:	7160      	strb	r0, [r4, #5]
int make_packet(uint8_t *packet, size_t payload_len, uint8_t sender_id, uint32_t serial) {
 8000e94:	b083      	sub	sp, #12
	packet[2] = (payload_len >> 8) & 0xFF;
 8000e96:	70a2      	strb	r2, [r4, #2]
	packet[4] = (serial >> 24) & 0xFF;
 8000e98:	7121      	strb	r1, [r4, #4]
	packet[6] = (serial >> 8) & 0xFF;
 8000e9a:	71a3      	strb	r3, [r4, #6]
    tmp_out = malloc(total_size);
 8000e9c:	f025 000f 	bic.w	r0, r5, #15
 8000ea0:	f006 fa44 	bl	800732c <malloc>
 8000ea4:	f8df 905c 	ldr.w	r9, [pc, #92]	@ 8000f04 <make_packet+0xa0>
 8000ea8:	f8c9 0000 	str.w	r0, [r9]
    if (tmp_out == NULL) {
 8000eac:	b310      	cbz	r0, 8000ef4 <make_packet+0x90>
    if (HAL_CRYP_AESCBC_Encrypt(&hcryp, (uint8_t *)msg, msg_len, tmp_out, 1000) != HAL_OK) {
 8000eae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	9200      	str	r2, [sp, #0]
 8000eb6:	4812      	ldr	r0, [pc, #72]	@ (8000f00 <make_packet+0x9c>)
 8000eb8:	b2ba      	uxth	r2, r7
 8000eba:	4621      	mov	r1, r4
 8000ebc:	f002 fd14 	bl	80038e8 <HAL_CRYP_AESCBC_Encrypt>
 8000ec0:	b9a0      	cbnz	r0, 8000eec <make_packet+0x88>
    memcpy(tag, tmp_out + ((num_blocks - 1) * 16), 16);
 8000ec2:	f8d9 0000 	ldr.w	r0, [r9]
 8000ec6:	f025 0c0f 	bic.w	ip, r5, #15
 8000eca:	f1ac 0510 	sub.w	r5, ip, #16
 8000ece:	1943      	adds	r3, r0, r5
 8000ed0:	5945      	ldr	r5, [r0, r5]
 8000ed2:	6859      	ldr	r1, [r3, #4]
 8000ed4:	689a      	ldr	r2, [r3, #8]
 8000ed6:	68db      	ldr	r3, [r3, #12]
 8000ed8:	51e5      	str	r5, [r4, r7]
 8000eda:	6071      	str	r1, [r6, #4]
 8000edc:	60b2      	str	r2, [r6, #8]
 8000ede:	60f3      	str	r3, [r6, #12]
    free(tmp_out);
 8000ee0:	f006 fa2c 	bl	800733c <free>
	#else
		tag_cbc_mac(packet + payload_len + PACKET_HEADER_LENGTH, packet, payload_len + PACKET_HEADER_LENGTH);
	#endif

    return packet_len;
}
 8000ee4:	4640      	mov	r0, r8
 8000ee6:	b003      	add	sp, #12
 8000ee8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        free(tmp_out);
 8000eec:	f8d9 0000 	ldr.w	r0, [r9]
 8000ef0:	f006 fa24 	bl	800733c <free>
        Error_Handler();
 8000ef4:	f7ff fe7a 	bl	8000bec <Error_Handler>
}
 8000ef8:	4640      	mov	r0, r8
 8000efa:	b003      	add	sp, #12
 8000efc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000f00:	2000f860 	.word	0x2000f860
 8000f04:	2000f8c4 	.word	0x2000f8c4

08000f08 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8000f08:	b430      	push	{r4, r5}
  gHuart = huart;

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8000f0a:	4b06      	ldr	r3, [pc, #24]	@ (8000f24 <RetargetInit+0x1c>)
  gHuart = huart;
 8000f0c:	4906      	ldr	r1, [pc, #24]	@ (8000f28 <RetargetInit+0x20>)
  setvbuf(stdout, NULL, _IONBF, 0);
 8000f0e:	681d      	ldr	r5, [r3, #0]
void RetargetInit(UART_HandleTypeDef *huart) {
 8000f10:	4604      	mov	r4, r0
  setvbuf(stdout, NULL, _IONBF, 0);
 8000f12:	2300      	movs	r3, #0
  gHuart = huart;
 8000f14:	600c      	str	r4, [r1, #0]
  setvbuf(stdout, NULL, _IONBF, 0);
 8000f16:	68a8      	ldr	r0, [r5, #8]
 8000f18:	2202      	movs	r2, #2
}
 8000f1a:	bc30      	pop	{r4, r5}
  setvbuf(stdout, NULL, _IONBF, 0);
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	f006 bb85 	b.w	800762c <setvbuf>
 8000f22:	bf00      	nop
 8000f24:	20000418 	.word	0x20000418
 8000f28:	2000f8c8 	.word	0x2000f8c8

08000f2c <_write>:
}

int _write(int fd, char* ptr, int len) {
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8000f2c:	3801      	subs	r0, #1
 8000f2e:	2801      	cmp	r0, #1
int _write(int fd, char* ptr, int len) {
 8000f30:	b510      	push	{r4, lr}
  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8000f32:	d80c      	bhi.n	8000f4e <_write+0x22>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000f34:	4614      	mov	r4, r2
 8000f36:	4a09      	ldr	r2, [pc, #36]	@ (8000f5c <_write+0x30>)
 8000f38:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3c:	6810      	ldr	r0, [r2, #0]
 8000f3e:	b2a2      	uxth	r2, r4
 8000f40:	f005 f85a 	bl	8005ff8 <HAL_UART_Transmit>
    if (hstatus == HAL_OK)
      return len;
 8000f44:	2800      	cmp	r0, #0
 8000f46:	bf0c      	ite	eq
 8000f48:	4620      	moveq	r0, r4
 8000f4a:	2005      	movne	r0, #5
    else
      return EIO;
  }
  errno = EBADF;
  return -1;
}
 8000f4c:	bd10      	pop	{r4, pc}
  errno = EBADF;
 8000f4e:	f006 fcc3 	bl	80078d8 <__errno>
 8000f52:	2309      	movs	r3, #9
 8000f54:	6003      	str	r3, [r0, #0]
  return -1;
 8000f56:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000f5a:	bd10      	pop	{r4, pc}
 8000f5c:	2000f8c8 	.word	0x2000f8c8

08000f60 <_close>:

int _close(int fd) {
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000f60:	2802      	cmp	r0, #2
 8000f62:	d801      	bhi.n	8000f68 <_close+0x8>
    return 0;
 8000f64:	2000      	movs	r0, #0

  errno = EBADF;
  return -1;
}
 8000f66:	4770      	bx	lr
int _close(int fd) {
 8000f68:	b508      	push	{r3, lr}
  errno = EBADF;
 8000f6a:	f006 fcb5 	bl	80078d8 <__errno>
 8000f6e:	2309      	movs	r3, #9
 8000f70:	6003      	str	r3, [r0, #0]
  return -1;
 8000f72:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000f76:	bd08      	pop	{r3, pc}

08000f78 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8000f78:	b508      	push	{r3, lr}
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8000f7a:	f006 fcad 	bl	80078d8 <__errno>
 8000f7e:	2309      	movs	r3, #9
 8000f80:	6003      	str	r3, [r0, #0]
  return -1;
}
 8000f82:	f04f 30ff 	mov.w	r0, #4294967295
 8000f86:	bd08      	pop	{r3, pc}

08000f88 <_read>:

int _read(int fd, char* ptr, int len) {
 8000f88:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8000f8a:	b958      	cbnz	r0, 8000fa4 <_read+0x1c>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8000f8c:	4a09      	ldr	r2, [pc, #36]	@ (8000fb4 <_read+0x2c>)
 8000f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f92:	6810      	ldr	r0, [r2, #0]
 8000f94:	2201      	movs	r2, #1
 8000f96:	f005 f8cd 	bl	8006134 <HAL_UART_Receive>
    if (hstatus == HAL_OK)
      return 1;
 8000f9a:	2800      	cmp	r0, #0
 8000f9c:	bf14      	ite	ne
 8000f9e:	2005      	movne	r0, #5
 8000fa0:	2001      	moveq	r0, #1
    else
      return EIO;
  }
  errno = EBADF;
  return -1;
}
 8000fa2:	bd08      	pop	{r3, pc}
  errno = EBADF;
 8000fa4:	f006 fc98 	bl	80078d8 <__errno>
 8000fa8:	2309      	movs	r3, #9
 8000faa:	6003      	str	r3, [r0, #0]
  return -1;
 8000fac:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000fb0:	bd08      	pop	{r3, pc}
 8000fb2:	bf00      	nop
 8000fb4:	2000f8c8 	.word	0x2000f8c8

08000fb8 <_fstat>:

int _fstat(int fd, struct stat* st) {
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8000fb8:	2802      	cmp	r0, #2
int _fstat(int fd, struct stat* st) {
 8000fba:	b508      	push	{r3, lr}
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8000fbc:	d804      	bhi.n	8000fc8 <_fstat+0x10>
    st->st_mode = S_IFCHR;
 8000fbe:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000fc2:	6048      	str	r0, [r1, #4]
    return 0;
  }

  errno = EBADF;
  return 0;
}
 8000fc4:	2000      	movs	r0, #0
 8000fc6:	bd08      	pop	{r3, pc}
  errno = EBADF;
 8000fc8:	f006 fc86 	bl	80078d8 <__errno>
 8000fcc:	2309      	movs	r3, #9
 8000fce:	6003      	str	r3, [r0, #0]
}
 8000fd0:	2000      	movs	r0, #0
 8000fd2:	bd08      	pop	{r3, pc}

08000fd4 <S2LP_Command>:
volatile uint8_t underflow = 0;

volatile uint16_t n_chunks_tx = 0;

HAL_StatusTypeDef S2LP_Command(uint8_t cmd, S2LPStatus *status)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b086      	sub	sp, #24
 8000fd8:	af02      	add	r7, sp, #8
 8000fda:	4603      	mov	r3, r0
 8000fdc:	6039      	str	r1, [r7, #0]
 8000fde:	71fb      	strb	r3, [r7, #7]
	uint8_t TxBuf[2] = {0x80, cmd};
 8000fe0:	2380      	movs	r3, #128	@ 0x80
 8000fe2:	733b      	strb	r3, [r7, #12]
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	737b      	strb	r3, [r7, #13]
 8000fe8:	b672      	cpsid	i
}
 8000fea:	bf00      	nop
	uint8_t RxBuf[2];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8000fec:	2200      	movs	r2, #0
 8000fee:	2101      	movs	r1, #1
 8000ff0:	480f      	ldr	r0, [pc, #60]	@ (8001030 <S2LP_Command+0x5c>)
 8000ff2:	f003 f8c3 	bl	800417c <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 2, HAL_MAX_DELAY);
 8000ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8001034 <S2LP_Command+0x60>)
 8000ff8:	6818      	ldr	r0, [r3, #0]
 8000ffa:	f107 0208 	add.w	r2, r7, #8
 8000ffe:	f107 010c 	add.w	r1, r7, #12
 8001002:	f04f 33ff 	mov.w	r3, #4294967295
 8001006:	9300      	str	r3, [sp, #0]
 8001008:	2302      	movs	r3, #2
 800100a:	f004 fbbd 	bl	8005788 <HAL_SPI_TransmitReceive>
 800100e:	4603      	mov	r3, r0
 8001010:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8001012:	2201      	movs	r2, #1
 8001014:	2101      	movs	r1, #1
 8001016:	4806      	ldr	r0, [pc, #24]	@ (8001030 <S2LP_Command+0x5c>)
 8001018:	f003 f8b0 	bl	800417c <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 800101c:	b662      	cpsie	i
}
 800101e:	bf00      	nop
	__enable_irq();

	memcpy(status, &RxBuf[0], 2);
 8001020:	893a      	ldrh	r2, [r7, #8]
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	801a      	strh	r2, [r3, #0]
	return err;
 8001026:	7bfb      	ldrb	r3, [r7, #15]
}
 8001028:	4618      	mov	r0, r3
 800102a:	3710      	adds	r7, #16
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	48000800 	.word	0x48000800
 8001034:	2000f8d0 	.word	0x2000f8d0

08001038 <S2LP_ReadReg>:

HAL_StatusTypeDef S2LP_ReadReg(uint8_t addr, uint8_t *retval, S2LPStatus *status)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b088      	sub	sp, #32
 800103c:	af02      	add	r7, sp, #8
 800103e:	4603      	mov	r3, r0
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	607a      	str	r2, [r7, #4]
 8001044:	73fb      	strb	r3, [r7, #15]
	uint8_t TxBuf[] = {0x01, addr, 0x0};
 8001046:	2301      	movs	r3, #1
 8001048:	753b      	strb	r3, [r7, #20]
 800104a:	7bfb      	ldrb	r3, [r7, #15]
 800104c:	757b      	strb	r3, [r7, #21]
 800104e:	2300      	movs	r3, #0
 8001050:	75bb      	strb	r3, [r7, #22]
  __ASM volatile ("cpsid i" : : : "memory");
 8001052:	b672      	cpsid	i
}
 8001054:	bf00      	nop
	uint8_t RxBuf[3];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8001056:	2200      	movs	r2, #0
 8001058:	2101      	movs	r1, #1
 800105a:	4814      	ldr	r0, [pc, #80]	@ (80010ac <S2LP_ReadReg+0x74>)
 800105c:	f003 f88e 	bl	800417c <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 3, HAL_MAX_DELAY);
 8001060:	4b13      	ldr	r3, [pc, #76]	@ (80010b0 <S2LP_ReadReg+0x78>)
 8001062:	6818      	ldr	r0, [r3, #0]
 8001064:	f107 0210 	add.w	r2, r7, #16
 8001068:	f107 0114 	add.w	r1, r7, #20
 800106c:	f04f 33ff 	mov.w	r3, #4294967295
 8001070:	9300      	str	r3, [sp, #0]
 8001072:	2303      	movs	r3, #3
 8001074:	f004 fb88 	bl	8005788 <HAL_SPI_TransmitReceive>
 8001078:	4603      	mov	r3, r0
 800107a:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 800107c:	2201      	movs	r2, #1
 800107e:	2101      	movs	r1, #1
 8001080:	480a      	ldr	r0, [pc, #40]	@ (80010ac <S2LP_ReadReg+0x74>)
 8001082:	f003 f87b 	bl	800417c <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8001086:	b662      	cpsie	i
}
 8001088:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d002      	beq.n	8001096 <S2LP_ReadReg+0x5e>
		memcpy(status, &RxBuf[0], 2);
 8001090:	8a3a      	ldrh	r2, [r7, #16]
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	801a      	strh	r2, [r3, #0]
	if (retval != NULL)
 8001096:	68bb      	ldr	r3, [r7, #8]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d002      	beq.n	80010a2 <S2LP_ReadReg+0x6a>
		*retval = RxBuf[2];
 800109c:	7cba      	ldrb	r2, [r7, #18]
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	701a      	strb	r2, [r3, #0]
	return err;
 80010a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3718      	adds	r7, #24
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	48000800 	.word	0x48000800
 80010b0:	2000f8d0 	.word	0x2000f8d0

080010b4 <S2LP_WriteReg>:

HAL_StatusTypeDef S2LP_WriteReg(uint8_t addr, uint8_t val, S2LPStatus *status)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b086      	sub	sp, #24
 80010b8:	af02      	add	r7, sp, #8
 80010ba:	4603      	mov	r3, r0
 80010bc:	603a      	str	r2, [r7, #0]
 80010be:	71fb      	strb	r3, [r7, #7]
 80010c0:	460b      	mov	r3, r1
 80010c2:	71bb      	strb	r3, [r7, #6]
	uint8_t TxBuf[] = {0x00, addr, val};
 80010c4:	2300      	movs	r3, #0
 80010c6:	733b      	strb	r3, [r7, #12]
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	737b      	strb	r3, [r7, #13]
 80010cc:	79bb      	ldrb	r3, [r7, #6]
 80010ce:	73bb      	strb	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 80010d0:	b672      	cpsid	i
}
 80010d2:	bf00      	nop
	uint8_t RxBuf[3];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 80010d4:	2200      	movs	r2, #0
 80010d6:	2101      	movs	r1, #1
 80010d8:	4811      	ldr	r0, [pc, #68]	@ (8001120 <S2LP_WriteReg+0x6c>)
 80010da:	f003 f84f 	bl	800417c <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 3, HAL_MAX_DELAY);
 80010de:	4b11      	ldr	r3, [pc, #68]	@ (8001124 <S2LP_WriteReg+0x70>)
 80010e0:	6818      	ldr	r0, [r3, #0]
 80010e2:	f107 0208 	add.w	r2, r7, #8
 80010e6:	f107 010c 	add.w	r1, r7, #12
 80010ea:	f04f 33ff 	mov.w	r3, #4294967295
 80010ee:	9300      	str	r3, [sp, #0]
 80010f0:	2303      	movs	r3, #3
 80010f2:	f004 fb49 	bl	8005788 <HAL_SPI_TransmitReceive>
 80010f6:	4603      	mov	r3, r0
 80010f8:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 80010fa:	2201      	movs	r2, #1
 80010fc:	2101      	movs	r1, #1
 80010fe:	4808      	ldr	r0, [pc, #32]	@ (8001120 <S2LP_WriteReg+0x6c>)
 8001100:	f003 f83c 	bl	800417c <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8001104:	b662      	cpsie	i
}
 8001106:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d002      	beq.n	8001114 <S2LP_WriteReg+0x60>
		memcpy(status, &RxBuf[0], 2);
 800110e:	893a      	ldrh	r2, [r7, #8]
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	801a      	strh	r2, [r3, #0]
	return err;
 8001114:	7bfb      	ldrb	r3, [r7, #15]
}
 8001116:	4618      	mov	r0, r3
 8001118:	3710      	adds	r7, #16
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	48000800 	.word	0x48000800
 8001124:	2000f8d0 	.word	0x2000f8d0

08001128 <S2LP_WriteTxFIFO>:

HAL_StatusTypeDef S2LP_WriteTxFIFO(uint8_t *chunk, uint8_t chunk_len, S2LPStatus *status)
{
 8001128:	b590      	push	{r4, r7, lr}
 800112a:	b08d      	sub	sp, #52	@ 0x34
 800112c:	af02      	add	r7, sp, #8
 800112e:	60f8      	str	r0, [r7, #12]
 8001130:	460b      	mov	r3, r1
 8001132:	607a      	str	r2, [r7, #4]
 8001134:	72fb      	strb	r3, [r7, #11]
	uint8_t TxBuf[FIFO_CHUNK_SIZE+2];
	uint8_t RxBuf[FIFO_CHUNK_SIZE+2];
	TxBuf[0] = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	773b      	strb	r3, [r7, #28]
	TxBuf[1] = 0xFF;
 800113a:	23ff      	movs	r3, #255	@ 0xff
 800113c:	777b      	strb	r3, [r7, #29]
	memcpy((void *)&TxBuf[2], (void *)chunk, chunk_len);
 800113e:	7afa      	ldrb	r2, [r7, #11]
 8001140:	f107 031c 	add.w	r3, r7, #28
 8001144:	3302      	adds	r3, #2
 8001146:	68f9      	ldr	r1, [r7, #12]
 8001148:	4618      	mov	r0, r3
 800114a:	f006 fbf2 	bl	8007932 <memcpy>
  __ASM volatile ("cpsid i" : : : "memory");
 800114e:	b672      	cpsid	i
}
 8001150:	bf00      	nop

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8001152:	2200      	movs	r2, #0
 8001154:	2101      	movs	r1, #1
 8001156:	4814      	ldr	r0, [pc, #80]	@ (80011a8 <S2LP_WriteTxFIFO+0x80>)
 8001158:	f003 f810 	bl	800417c <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, chunk_len+2, HAL_MAX_DELAY);
 800115c:	4b13      	ldr	r3, [pc, #76]	@ (80011ac <S2LP_WriteTxFIFO+0x84>)
 800115e:	6818      	ldr	r0, [r3, #0]
 8001160:	7afb      	ldrb	r3, [r7, #11]
 8001162:	b29b      	uxth	r3, r3
 8001164:	3302      	adds	r3, #2
 8001166:	b29b      	uxth	r3, r3
 8001168:	f107 0210 	add.w	r2, r7, #16
 800116c:	f107 011c 	add.w	r1, r7, #28
 8001170:	f04f 34ff 	mov.w	r4, #4294967295
 8001174:	9400      	str	r4, [sp, #0]
 8001176:	f004 fb07 	bl	8005788 <HAL_SPI_TransmitReceive>
 800117a:	4603      	mov	r3, r0
 800117c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8001180:	2201      	movs	r2, #1
 8001182:	2101      	movs	r1, #1
 8001184:	4808      	ldr	r0, [pc, #32]	@ (80011a8 <S2LP_WriteTxFIFO+0x80>)
 8001186:	f002 fff9 	bl	800417c <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 800118a:	b662      	cpsie	i
}
 800118c:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d002      	beq.n	800119a <S2LP_WriteTxFIFO+0x72>
		memcpy(status, &RxBuf[0], 2);
 8001194:	8a3a      	ldrh	r2, [r7, #16]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	801a      	strh	r2, [r3, #0]
	return err;
 800119a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800119e:	4618      	mov	r0, r3
 80011a0:	372c      	adds	r7, #44	@ 0x2c
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd90      	pop	{r4, r7, pc}
 80011a6:	bf00      	nop
 80011a8:	48000800 	.word	0x48000800
 80011ac:	2000f8d0 	.word	0x2000f8d0

080011b0 <S2LP_Send>:

HAL_StatusTypeDef S2LP_Send(uint8_t *payload, uint16_t pay_len)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	460b      	mov	r3, r1
 80011ba:	807b      	strh	r3, [r7, #2]
	S2LPStatus radio_status;
	HAL_StatusTypeDef err;

	// Flush the Tx FIFO
	S2LP_Command(CMD_FLUSHTXFIFO, &radio_status);
 80011bc:	f107 030c 	add.w	r3, r7, #12
 80011c0:	4619      	mov	r1, r3
 80011c2:	2072      	movs	r0, #114	@ 0x72
 80011c4:	f7ff ff06 	bl	8000fd4 <S2LP_Command>
	if (radio_status.MC_STATE != MC_STATE_READY) {
 80011c8:	7b7b      	ldrb	r3, [r7, #13]
 80011ca:	f023 0301 	bic.w	r3, r3, #1
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <S2LP_Send+0x28>
		DEBUG_PRINT("[S2LP] Error: radio is not ready\r\n");
		return HAL_BUSY;
 80011d4:	2302      	movs	r3, #2
 80011d6:	e0b0      	b.n	800133a <S2LP_Send+0x18a>
	}
	// Reset global interrupt variables
	packet_sent = 0;
 80011d8:	4b5a      	ldr	r3, [pc, #360]	@ (8001344 <S2LP_Send+0x194>)
 80011da:	2200      	movs	r2, #0
 80011dc:	701a      	strb	r2, [r3, #0]
	underflow = 0;
 80011de:	4b5a      	ldr	r3, [pc, #360]	@ (8001348 <S2LP_Send+0x198>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	701a      	strb	r2, [r3, #0]
	fifo_almost_empty = 0;
 80011e4:	4b59      	ldr	r3, [pc, #356]	@ (800134c <S2LP_Send+0x19c>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	701a      	strb	r2, [r3, #0]

	// Set the packet length
	S2LP_WriteReg(PCKTLEN1_ADDR, (uint8_t) (pay_len >> 8), NULL);
 80011ea:	887b      	ldrh	r3, [r7, #2]
 80011ec:	0a1b      	lsrs	r3, r3, #8
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	2200      	movs	r2, #0
 80011f4:	4619      	mov	r1, r3
 80011f6:	2031      	movs	r0, #49	@ 0x31
 80011f8:	f7ff ff5c 	bl	80010b4 <S2LP_WriteReg>
	S2LP_WriteReg(PCKTLEN0_ADDR, (uint8_t) (pay_len & 0xFF), NULL);
 80011fc:	887b      	ldrh	r3, [r7, #2]
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	2200      	movs	r2, #0
 8001202:	4619      	mov	r1, r3
 8001204:	2032      	movs	r0, #50	@ 0x32
 8001206:	f7ff ff55 	bl	80010b4 <S2LP_WriteReg>

	// Switch to lock Tx state
	while (radio_status.MC_STATE != MC_STATE_LOCKON) {
 800120a:	e00c      	b.n	8001226 <S2LP_Send+0x76>
		err = S2LP_Command(CMD_LOCKTX, &radio_status);
 800120c:	f107 030c 	add.w	r3, r7, #12
 8001210:	4619      	mov	r1, r3
 8001212:	2066      	movs	r0, #102	@ 0x66
 8001214:	f7ff fede 	bl	8000fd4 <S2LP_Command>
 8001218:	4603      	mov	r3, r0
 800121a:	73bb      	strb	r3, [r7, #14]
		if (err) {
 800121c:	7bbb      	ldrb	r3, [r7, #14]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <S2LP_Send+0x76>
			DEBUG_PRINT("[S2LP] Error: cannot lock on Tx\r\n");
			return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e089      	b.n	800133a <S2LP_Send+0x18a>
	while (radio_status.MC_STATE != MC_STATE_LOCKON) {
 8001226:	7b7b      	ldrb	r3, [r7, #13]
 8001228:	f023 0301 	bic.w	r3, r3, #1
 800122c:	b2db      	uxtb	r3, r3
 800122e:	2b18      	cmp	r3, #24
 8001230:	d1ec      	bne.n	800120c <S2LP_Send+0x5c>
		}
	}

	// Fill Tx FIFO with payload chunks
	uint8_t sending = 0;
 8001232:	2300      	movs	r3, #0
 8001234:	75fb      	strb	r3, [r7, #23]
	uint16_t n_chunks = (pay_len / FIFO_CHUNK_SIZE) + (pay_len % FIFO_CHUNK_SIZE != 0);
 8001236:	887b      	ldrh	r3, [r7, #2]
 8001238:	08db      	lsrs	r3, r3, #3
 800123a:	b29b      	uxth	r3, r3
 800123c:	887a      	ldrh	r2, [r7, #2]
 800123e:	f002 0207 	and.w	r2, r2, #7
 8001242:	b292      	uxth	r2, r2
 8001244:	2a00      	cmp	r2, #0
 8001246:	bf14      	ite	ne
 8001248:	2201      	movne	r2, #1
 800124a:	2200      	moveq	r2, #0
 800124c:	b2d2      	uxtb	r2, r2
 800124e:	4413      	add	r3, r2
 8001250:	823b      	strh	r3, [r7, #16]

	uint16_t free_chunks = FIFO_SIZE / FIFO_CHUNK_SIZE;
 8001252:	2310      	movs	r3, #16
 8001254:	82bb      	strh	r3, [r7, #20]

	for(uint16_t i=0; i < n_chunks; i++) {
 8001256:	2300      	movs	r3, #0
 8001258:	827b      	strh	r3, [r7, #18]
 800125a:	e059      	b.n	8001310 <S2LP_Send+0x160>
		if (underflow) {
 800125c:	4b3a      	ldr	r3, [pc, #232]	@ (8001348 <S2LP_Send+0x198>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	b2db      	uxtb	r3, r3
 8001262:	2b00      	cmp	r3, #0
 8001264:	d028      	beq.n	80012b8 <S2LP_Send+0x108>
			DEBUG_PRINT("[S2LP] Error: Tx FIFO overflow or underflow!\r\n");
			err = S2LP_ReadReg(0, NULL, &radio_status); // fetch radio state
 8001266:	f107 030c 	add.w	r3, r7, #12
 800126a:	461a      	mov	r2, r3
 800126c:	2100      	movs	r1, #0
 800126e:	2000      	movs	r0, #0
 8001270:	f7ff fee2 	bl	8001038 <S2LP_ReadReg>
 8001274:	4603      	mov	r3, r0
 8001276:	73bb      	strb	r3, [r7, #14]
			if (!err) {
 8001278:	7bbb      	ldrb	r3, [r7, #14]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d104      	bne.n	8001288 <S2LP_Send+0xd8>
				S2LP_PrintStatus(&radio_status);
 800127e:	f107 030c 	add.w	r3, r7, #12
 8001282:	4618      	mov	r0, r3
 8001284:	f000 f864 	bl	8001350 <S2LP_PrintStatus>
			} else {
				DEBUG_PRINT("[S2LP] Error: unable to fetch radio status!\r\n");
			}
			return HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	e056      	b.n	800133a <S2LP_Send+0x18a>
		}

		while (free_chunks == 0) {
			if (!sending) {// if FIFO is full and we are not sending yet ...
 800128c:	7dfb      	ldrb	r3, [r7, #23]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d107      	bne.n	80012a2 <S2LP_Send+0xf2>
				S2LP_Command(CMD_TX, &radio_status); // start the transmission
 8001292:	f107 030c 	add.w	r3, r7, #12
 8001296:	4619      	mov	r1, r3
 8001298:	2060      	movs	r0, #96	@ 0x60
 800129a:	f7ff fe9b 	bl	8000fd4 <S2LP_Command>
				sending = 1;
 800129e:	2301      	movs	r3, #1
 80012a0:	75fb      	strb	r3, [r7, #23]
			}

			__WFI();
 80012a2:	bf30      	wfi
			if (fifo_almost_empty) {
 80012a4:	4b29      	ldr	r3, [pc, #164]	@ (800134c <S2LP_Send+0x19c>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d004      	beq.n	80012b8 <S2LP_Send+0x108>
				free_chunks = FIFO_SIZE/FIFO_CHUNK_SIZE - FIFO_EMPTY_THRESH;
 80012ae:	230c      	movs	r3, #12
 80012b0:	82bb      	strh	r3, [r7, #20]
				fifo_almost_empty = 0;
 80012b2:	4b26      	ldr	r3, [pc, #152]	@ (800134c <S2LP_Send+0x19c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	701a      	strb	r2, [r3, #0]
		while (free_chunks == 0) {
 80012b8:	8abb      	ldrh	r3, [r7, #20]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d0e6      	beq.n	800128c <S2LP_Send+0xdc>
			}
		}

		uint8_t chunk_len = (i == n_chunks-1) ? pay_len-(n_chunks-1)*FIFO_CHUNK_SIZE : FIFO_CHUNK_SIZE;
 80012be:	8a7a      	ldrh	r2, [r7, #18]
 80012c0:	8a3b      	ldrh	r3, [r7, #16]
 80012c2:	3b01      	subs	r3, #1
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d109      	bne.n	80012dc <S2LP_Send+0x12c>
 80012c8:	887b      	ldrh	r3, [r7, #2]
 80012ca:	b2da      	uxtb	r2, r3
 80012cc:	8a3b      	ldrh	r3, [r7, #16]
 80012ce:	3b01      	subs	r3, #1
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	00db      	lsls	r3, r3, #3
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	e000      	b.n	80012de <S2LP_Send+0x12e>
 80012dc:	2308      	movs	r3, #8
 80012de:	73fb      	strb	r3, [r7, #15]
		err = S2LP_WriteTxFIFO(&payload[i*FIFO_CHUNK_SIZE], chunk_len, &radio_status);
 80012e0:	8a7b      	ldrh	r3, [r7, #18]
 80012e2:	00db      	lsls	r3, r3, #3
 80012e4:	461a      	mov	r2, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4413      	add	r3, r2
 80012ea:	f107 020c 	add.w	r2, r7, #12
 80012ee:	7bf9      	ldrb	r1, [r7, #15]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff ff19 	bl	8001128 <S2LP_WriteTxFIFO>
 80012f6:	4603      	mov	r3, r0
 80012f8:	73bb      	strb	r3, [r7, #14]
		if (err) {
 80012fa:	7bbb      	ldrb	r3, [r7, #14]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <S2LP_Send+0x154>
			DEBUG_PRINT("[S2LP] Error: cannot fill Tx FIFO\r\n");
			return HAL_ERROR;
 8001300:	2301      	movs	r3, #1
 8001302:	e01a      	b.n	800133a <S2LP_Send+0x18a>
		}
		free_chunks--;
 8001304:	8abb      	ldrh	r3, [r7, #20]
 8001306:	3b01      	subs	r3, #1
 8001308:	82bb      	strh	r3, [r7, #20]
	for(uint16_t i=0; i < n_chunks; i++) {
 800130a:	8a7b      	ldrh	r3, [r7, #18]
 800130c:	3301      	adds	r3, #1
 800130e:	827b      	strh	r3, [r7, #18]
 8001310:	8a7a      	ldrh	r2, [r7, #18]
 8001312:	8a3b      	ldrh	r3, [r7, #16]
 8001314:	429a      	cmp	r2, r3
 8001316:	d3a1      	bcc.n	800125c <S2LP_Send+0xac>
	}

	// Start transmission (for short payloads)
	if (!sending) {
 8001318:	7dfb      	ldrb	r3, [r7, #23]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d107      	bne.n	800132e <S2LP_Send+0x17e>
		S2LP_Command(CMD_TX, &radio_status);
 800131e:	f107 030c 	add.w	r3, r7, #12
 8001322:	4619      	mov	r1, r3
 8001324:	2060      	movs	r0, #96	@ 0x60
 8001326:	f7ff fe55 	bl	8000fd4 <S2LP_Command>
	}

	while (!packet_sent) {
 800132a:	e000      	b.n	800132e <S2LP_Send+0x17e>
		__WFI(); // wait until packet has been fully transmitted
 800132c:	bf30      	wfi
	while (!packet_sent) {
 800132e:	4b05      	ldr	r3, [pc, #20]	@ (8001344 <S2LP_Send+0x194>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	b2db      	uxtb	r3, r3
 8001334:	2b00      	cmp	r3, #0
 8001336:	d0f9      	beq.n	800132c <S2LP_Send+0x17c>
	}

	DEBUG_PRINT("[S2LP] Packet transmitted!\r\n");
	return HAL_OK;
 8001338:	2300      	movs	r3, #0
}
 800133a:	4618      	mov	r0, r3
 800133c:	3718      	adds	r7, #24
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	2000f8cc 	.word	0x2000f8cc
 8001348:	2000f8ce 	.word	0x2000f8ce
 800134c:	2000f8cd 	.word	0x2000f8cd

08001350 <S2LP_PrintStatus>:

void S2LP_PrintStatus(S2LPStatus *status)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
	DEBUG_PRINT("=== S2LP Status ===\r\n");
	DEBUG_PRINT("  MC_STATE: ");
	switch (status->MC_STATE) {
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	785b      	ldrb	r3, [r3, #1]
 800135c:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8001360:	b2db      	uxtb	r3, r3
 8001362:	2b5c      	cmp	r3, #92	@ 0x5c
 8001364:	d06f      	beq.n	8001446 <S2LP_PrintStatus+0xf6>
 8001366:	2b5c      	cmp	r3, #92	@ 0x5c
 8001368:	dc6f      	bgt.n	800144a <S2LP_PrintStatus+0xfa>
 800136a:	2b30      	cmp	r3, #48	@ 0x30
 800136c:	dc68      	bgt.n	8001440 <S2LP_PrintStatus+0xf0>
 800136e:	2b00      	cmp	r3, #0
 8001370:	db6b      	blt.n	800144a <S2LP_PrintStatus+0xfa>
 8001372:	2b30      	cmp	r3, #48	@ 0x30
 8001374:	d869      	bhi.n	800144a <S2LP_PrintStatus+0xfa>
 8001376:	a201      	add	r2, pc, #4	@ (adr r2, 800137c <S2LP_PrintStatus+0x2c>)
 8001378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800137c:	0800144b 	.word	0x0800144b
 8001380:	0800144b 	.word	0x0800144b
 8001384:	0800144b 	.word	0x0800144b
 8001388:	0800144b 	.word	0x0800144b
 800138c:	0800144b 	.word	0x0800144b
 8001390:	0800144b 	.word	0x0800144b
 8001394:	0800144b 	.word	0x0800144b
 8001398:	0800144b 	.word	0x0800144b
 800139c:	0800144b 	.word	0x0800144b
 80013a0:	0800144b 	.word	0x0800144b
 80013a4:	0800144b 	.word	0x0800144b
 80013a8:	0800144b 	.word	0x0800144b
 80013ac:	0800144b 	.word	0x0800144b
 80013b0:	0800144b 	.word	0x0800144b
 80013b4:	0800144b 	.word	0x0800144b
 80013b8:	0800144b 	.word	0x0800144b
 80013bc:	0800144b 	.word	0x0800144b
 80013c0:	0800144b 	.word	0x0800144b
 80013c4:	0800144b 	.word	0x0800144b
 80013c8:	0800144b 	.word	0x0800144b
 80013cc:	0800144b 	.word	0x0800144b
 80013d0:	0800144b 	.word	0x0800144b
 80013d4:	0800144b 	.word	0x0800144b
 80013d8:	0800144b 	.word	0x0800144b
 80013dc:	0800144b 	.word	0x0800144b
 80013e0:	0800144b 	.word	0x0800144b
 80013e4:	0800144b 	.word	0x0800144b
 80013e8:	0800144b 	.word	0x0800144b
 80013ec:	0800144b 	.word	0x0800144b
 80013f0:	0800144b 	.word	0x0800144b
 80013f4:	0800144b 	.word	0x0800144b
 80013f8:	0800144b 	.word	0x0800144b
 80013fc:	0800144b 	.word	0x0800144b
 8001400:	0800144b 	.word	0x0800144b
 8001404:	0800144b 	.word	0x0800144b
 8001408:	0800144b 	.word	0x0800144b
 800140c:	0800144b 	.word	0x0800144b
 8001410:	0800144b 	.word	0x0800144b
 8001414:	0800144b 	.word	0x0800144b
 8001418:	0800144b 	.word	0x0800144b
 800141c:	0800144b 	.word	0x0800144b
 8001420:	0800144b 	.word	0x0800144b
 8001424:	0800144b 	.word	0x0800144b
 8001428:	0800144b 	.word	0x0800144b
 800142c:	0800144b 	.word	0x0800144b
 8001430:	0800144b 	.word	0x0800144b
 8001434:	0800144b 	.word	0x0800144b
 8001438:	0800144b 	.word	0x0800144b
 800143c:	0800144b 	.word	0x0800144b
 8001440:	2b50      	cmp	r3, #80	@ 0x50
 8001442:	d004      	beq.n	800144e <S2LP_PrintStatus+0xfe>
		case (MC_STATE_SYNTH_SETUP):
			DEBUG_PRINT("SYNTH_SETUP");
			break;
		default:
			DEBUG_PRINT("UNKNOWN");
			break;
 8001444:	e001      	b.n	800144a <S2LP_PrintStatus+0xfa>
			break;
 8001446:	bf00      	nop
 8001448:	e002      	b.n	8001450 <S2LP_PrintStatus+0x100>
			break;
 800144a:	bf00      	nop
 800144c:	e000      	b.n	8001450 <S2LP_PrintStatus+0x100>
			break;
 800144e:	bf00      	nop
	}
	DEBUG_PRINT("\r\n");
	DEBUG_PRINT("  XO_ON=%u, ERROR_LOCK=%u, RX_fifo_empty=%u, TX_FIFO_FULL=%u\r\n",
			status->XO_ON, status->ERROR_LOCK, status->RX_FIFO_EMPTY, status->TX_FIFO_FULL);
	DEBUG_PRINT("  ANT_SELECT=%u, RCCAL_OK=%u, RES=%u\r\n", status->ANT_SELECT, status->RCCAL_OK, status->RESERVED);
}
 8001450:	bf00      	nop
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr
 800145c:	0000      	movs	r0, r0
	...

08001460 <S2LP_PLLConf>:
* @param  pfd_split pointer to the pfd register value.
* @param  lFc channel center frequency expressed in Hz (from 779 MHz to 915 MHz)
* @retval uint8_t Charge pump word.
*/
void S2LP_PLLConf(int32_t lFc)
{
 8001460:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001464:	b09e      	sub	sp, #120	@ 0x78
 8001466:	af00      	add	r7, sp, #0
 8001468:	63f8      	str	r0, [r7, #60]	@ 0x3c
  uint32_t vcofreq, lFRef;
  uint8_t BFactor = 4; // 779-915 MHz range
 800146a:	2304      	movs	r3, #4
 800146c:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
  uint8_t refdiv = 1; // REFDIV=0 (XO_RCO_CONF0) by default
 8001470:	2301      	movs	r3, #1
 8001472:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74

  /* Calculates the syntheziser band select */
  uint64_t tgt1,tgt2,tgt;
  uint32_t synth;

  tgt = (((uint64_t)lFc)<<19)*(BFactor*refdiv);
 8001476:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001478:	17da      	asrs	r2, r3, #31
 800147a:	469a      	mov	sl, r3
 800147c:	4693      	mov	fp, r2
 800147e:	ea4f 396a 	mov.w	r9, sl, asr #13
 8001482:	ea4f 48ca 	mov.w	r8, sl, lsl #19
 8001486:	f897 2075 	ldrb.w	r2, [r7, #117]	@ 0x75
 800148a:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 800148e:	fb02 f303 	mul.w	r3, r2, r3
 8001492:	17da      	asrs	r2, r3, #31
 8001494:	623b      	str	r3, [r7, #32]
 8001496:	627a      	str	r2, [r7, #36]	@ 0x24
 8001498:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800149c:	4603      	mov	r3, r0
 800149e:	fb03 f209 	mul.w	r2, r3, r9
 80014a2:	460b      	mov	r3, r1
 80014a4:	fb08 f303 	mul.w	r3, r8, r3
 80014a8:	4413      	add	r3, r2
 80014aa:	4602      	mov	r2, r0
 80014ac:	fba8 4502 	umull	r4, r5, r8, r2
 80014b0:	442b      	add	r3, r5
 80014b2:	461d      	mov	r5, r3
 80014b4:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
 80014b8:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
  synth=(uint32_t)(tgt/XTAL_FREQ);
 80014bc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80014c0:	a374      	add	r3, pc, #464	@ (adr r3, 8001694 <S2LP_PLLConf+0x234>)
 80014c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c6:	f7fe fe93 	bl	80001f0 <__aeabi_uldivmod>
 80014ca:	4602      	mov	r2, r0
 80014cc:	460b      	mov	r3, r1
 80014ce:	4613      	mov	r3, r2
 80014d0:	667b      	str	r3, [r7, #100]	@ 0x64
  tgt1 = (uint64_t)XTAL_FREQ*(synth);
 80014d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80014d4:	2200      	movs	r2, #0
 80014d6:	61bb      	str	r3, [r7, #24]
 80014d8:	61fa      	str	r2, [r7, #28]
 80014da:	4b6b      	ldr	r3, [pc, #428]	@ (8001688 <S2LP_PLLConf+0x228>)
 80014dc:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80014e0:	462a      	mov	r2, r5
 80014e2:	fb03 f202 	mul.w	r2, r3, r2
 80014e6:	2300      	movs	r3, #0
 80014e8:	4621      	mov	r1, r4
 80014ea:	fb01 f303 	mul.w	r3, r1, r3
 80014ee:	4413      	add	r3, r2
 80014f0:	4a65      	ldr	r2, [pc, #404]	@ (8001688 <S2LP_PLLConf+0x228>)
 80014f2:	4621      	mov	r1, r4
 80014f4:	fba1 1202 	umull	r1, r2, r1, r2
 80014f8:	637a      	str	r2, [r7, #52]	@ 0x34
 80014fa:	460a      	mov	r2, r1
 80014fc:	633a      	str	r2, [r7, #48]	@ 0x30
 80014fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001500:	4413      	add	r3, r2
 8001502:	637b      	str	r3, [r7, #52]	@ 0x34
 8001504:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001508:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
 800150c:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
  tgt2 = (uint64_t)XTAL_FREQ*(synth+1);
 8001510:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001512:	3301      	adds	r3, #1
 8001514:	2200      	movs	r2, #0
 8001516:	613b      	str	r3, [r7, #16]
 8001518:	617a      	str	r2, [r7, #20]
 800151a:	4b5b      	ldr	r3, [pc, #364]	@ (8001688 <S2LP_PLLConf+0x228>)
 800151c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001520:	462a      	mov	r2, r5
 8001522:	fb03 f202 	mul.w	r2, r3, r2
 8001526:	2300      	movs	r3, #0
 8001528:	4621      	mov	r1, r4
 800152a:	fb01 f303 	mul.w	r3, r1, r3
 800152e:	4413      	add	r3, r2
 8001530:	4a55      	ldr	r2, [pc, #340]	@ (8001688 <S2LP_PLLConf+0x228>)
 8001532:	4621      	mov	r1, r4
 8001534:	fba1 1202 	umull	r1, r2, r1, r2
 8001538:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800153a:	460a      	mov	r2, r1
 800153c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800153e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001540:	4413      	add	r3, r2
 8001542:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001544:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001548:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50
 800154c:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50

  synth=((tgt2-tgt)<(tgt-tgt1))?(synth+1):(synth);
 8001550:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001554:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001558:	1a84      	subs	r4, r0, r2
 800155a:	60bc      	str	r4, [r7, #8]
 800155c:	eb61 0303 	sbc.w	r3, r1, r3
 8001560:	60fb      	str	r3, [r7, #12]
 8001562:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001566:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800156a:	1a84      	subs	r4, r0, r2
 800156c:	603c      	str	r4, [r7, #0]
 800156e:	eb61 0303 	sbc.w	r3, r1, r3
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001578:	4623      	mov	r3, r4
 800157a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800157e:	4602      	mov	r2, r0
 8001580:	4293      	cmp	r3, r2
 8001582:	462b      	mov	r3, r5
 8001584:	460a      	mov	r2, r1
 8001586:	4193      	sbcs	r3, r2
 8001588:	d202      	bcs.n	8001590 <S2LP_PLLConf+0x130>
 800158a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800158c:	3301      	adds	r3, #1
 800158e:	e000      	b.n	8001592 <S2LP_PLLConf+0x132>
 8001590:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001592:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Calculates the VCO frequency VCOFreq = lFc*B */
  vcofreq = lFc*BFactor;
 8001594:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 8001598:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800159a:	fb02 f303 	mul.w	r3, r2, r3
 800159e:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Calculates the reference frequency clock */
  lFRef = XTAL_FREQ/refdiv;
 80015a0:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 80015a4:	4a38      	ldr	r2, [pc, #224]	@ (8001688 <S2LP_PLLConf+0x228>)
 80015a6:	fb92 f3f3 	sdiv	r3, r2, r3
 80015aa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Set the correct charge pump word */
  if (vcofreq >= VCO_CENTER_FREQ) {
 80015ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80015ae:	4a37      	ldr	r2, [pc, #220]	@ (800168c <S2LP_PLLConf+0x22c>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d911      	bls.n	80015d8 <S2LP_PLLConf+0x178>
    if (lFRef > S2LP_DIG_DOMAIN_XTAL_THRESH) {
 80015b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80015b6:	4a36      	ldr	r2, [pc, #216]	@ (8001690 <S2LP_PLLConf+0x230>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d906      	bls.n	80015ca <S2LP_PLLConf+0x16a>
      cp_isel = 0x02;
 80015bc:	2302      	movs	r3, #2
 80015be:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 0;
 80015c2:	2300      	movs	r3, #0
 80015c4:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 80015c8:	e017      	b.n	80015fa <S2LP_PLLConf+0x19a>
    }
    else {
      cp_isel = 0x01;
 80015ca:	2301      	movs	r3, #1
 80015cc:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 1;
 80015d0:	2301      	movs	r3, #1
 80015d2:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 80015d6:	e010      	b.n	80015fa <S2LP_PLLConf+0x19a>
    }
  }
  else {
    if (lFRef > S2LP_DIG_DOMAIN_XTAL_THRESH) {
 80015d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80015da:	4a2d      	ldr	r2, [pc, #180]	@ (8001690 <S2LP_PLLConf+0x230>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d906      	bls.n	80015ee <S2LP_PLLConf+0x18e>
      cp_isel = 0x03;
 80015e0:	2303      	movs	r3, #3
 80015e2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 80015ec:	e005      	b.n	80015fa <S2LP_PLLConf+0x19a>
    }
    else {
      cp_isel = 0x02;
 80015ee:	2302      	movs	r3, #2
 80015f0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 1;
 80015f4:	2301      	movs	r3, #1
 80015f6:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
    }
  }

  //DEBUG_PRINT("SYNT: %lu, cp_ise=%u, pfd_split=%u\r\n", synth, cp_isel, pfd_split);

  uint8_t SYNT3 = (uint8_t) ((cp_isel << 5) | (synth >> 24));
 80015fa:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80015fe:	015b      	lsls	r3, r3, #5
 8001600:	b2da      	uxtb	r2, r3
 8001602:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001604:	0e1b      	lsrs	r3, r3, #24
 8001606:	b2db      	uxtb	r3, r3
 8001608:	4313      	orrs	r3, r2
 800160a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint8_t SYNT2 = (uint8_t) ((synth >> 16) & 0xFF);
 800160e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001610:	0c1b      	lsrs	r3, r3, #16
 8001612:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  uint8_t SYNT1 = (uint8_t) ((synth >> 8) & 0xFF);
 8001616:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001618:	0a1b      	lsrs	r3, r3, #8
 800161a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  uint8_t SYNT0 = (uint8_t) ((synth >> 0) & 0xFF);
 800161e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001620:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

  uint8_t SYNTH_CONFIG2 = 0xD0 + (pfd_split << 2);
 8001624:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001628:	009b      	lsls	r3, r3, #2
 800162a:	b2db      	uxtb	r3, r3
 800162c:	3b30      	subs	r3, #48	@ 0x30
 800162e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  S2LP_WriteReg(SYNT3_ADDR, SYNT3, NULL);
 8001632:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001636:	2200      	movs	r2, #0
 8001638:	4619      	mov	r1, r3
 800163a:	2005      	movs	r0, #5
 800163c:	f7ff fd3a 	bl	80010b4 <S2LP_WriteReg>
  S2LP_WriteReg(SYNT2_ADDR, SYNT2, NULL);
 8001640:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001644:	2200      	movs	r2, #0
 8001646:	4619      	mov	r1, r3
 8001648:	2006      	movs	r0, #6
 800164a:	f7ff fd33 	bl	80010b4 <S2LP_WriteReg>
  S2LP_WriteReg(SYNT1_ADDR, SYNT1, NULL);
 800164e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001652:	2200      	movs	r2, #0
 8001654:	4619      	mov	r1, r3
 8001656:	2007      	movs	r0, #7
 8001658:	f7ff fd2c 	bl	80010b4 <S2LP_WriteReg>
  S2LP_WriteReg(SYNT0_ADDR, SYNT0, NULL);
 800165c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001660:	2200      	movs	r2, #0
 8001662:	4619      	mov	r1, r3
 8001664:	2008      	movs	r0, #8
 8001666:	f7ff fd25 	bl	80010b4 <S2LP_WriteReg>
  S2LP_WriteReg(SYNTH_CONFIG2_ADDR, SYNTH_CONFIG2, NULL);
 800166a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800166e:	2200      	movs	r2, #0
 8001670:	4619      	mov	r1, r3
 8001672:	2065      	movs	r0, #101	@ 0x65
 8001674:	f7ff fd1e 	bl	80010b4 <S2LP_WriteReg>
}
 8001678:	bf00      	nop
 800167a:	3778      	adds	r7, #120	@ 0x78
 800167c:	46bd      	mov	sp, r7
 800167e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001682:	bf00      	nop
 8001684:	f3af 8000 	nop.w
 8001688:	02faf080 	.word	0x02faf080
 800168c:	d693a3ff 	.word	0xd693a3ff
 8001690:	01c9c380 	.word	0x01c9c380
 8001694:	02faf080 	.word	0x02faf080
 8001698:	00000000 	.word	0x00000000

0800169c <ComputeDatarate>:

uint32_t ComputeDatarate(uint16_t cM, uint8_t cE)
{
 800169c:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80016a0:	b091      	sub	sp, #68	@ 0x44
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	4603      	mov	r3, r0
 80016a6:	460a      	mov	r2, r1
 80016a8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80016aa:	4613      	mov	r3, r2
 80016ac:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  uint32_t f_dig=XTAL_FREQ;
 80016b0:	4b3f      	ldr	r3, [pc, #252]	@ (80017b0 <ComputeDatarate+0x114>)
 80016b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint64_t dr;

  if(f_dig>S2LP_DIG_DOMAIN_XTAL_THRESH) {
 80016b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80016b6:	4b3f      	ldr	r3, [pc, #252]	@ (80017b4 <ComputeDatarate+0x118>)
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d902      	bls.n	80016c2 <ComputeDatarate+0x26>
    f_dig >>= 1;
 80016bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016be:	085b      	lsrs	r3, r3, #1
 80016c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  if(cE==0) {
 80016c2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d128      	bne.n	800171c <ComputeDatarate+0x80>
    dr=((uint64_t)f_dig*cM);
 80016ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016cc:	2200      	movs	r2, #0
 80016ce:	61bb      	str	r3, [r7, #24]
 80016d0:	61fa      	str	r2, [r7, #28]
 80016d2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80016d4:	2200      	movs	r2, #0
 80016d6:	613b      	str	r3, [r7, #16]
 80016d8:	617a      	str	r2, [r7, #20]
 80016da:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80016de:	462b      	mov	r3, r5
 80016e0:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80016e4:	4642      	mov	r2, r8
 80016e6:	fb02 f203 	mul.w	r2, r2, r3
 80016ea:	464b      	mov	r3, r9
 80016ec:	4621      	mov	r1, r4
 80016ee:	fb01 f303 	mul.w	r3, r1, r3
 80016f2:	4413      	add	r3, r2
 80016f4:	4622      	mov	r2, r4
 80016f6:	4641      	mov	r1, r8
 80016f8:	fba2 ab01 	umull	sl, fp, r2, r1
 80016fc:	445b      	add	r3, fp
 80016fe:	469b      	mov	fp, r3
 8001700:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	@ 0x30
 8001704:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	@ 0x30
    return (uint32_t)(dr>>32);
 8001708:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800170c:	f04f 0200 	mov.w	r2, #0
 8001710:	f04f 0300 	mov.w	r3, #0
 8001714:	000a      	movs	r2, r1
 8001716:	2300      	movs	r3, #0
 8001718:	4613      	mov	r3, r2
 800171a:	e043      	b.n	80017a4 <ComputeDatarate+0x108>
  }

  dr=((uint64_t)f_dig)*((uint64_t)cM+65536);
 800171c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800171e:	2200      	movs	r2, #0
 8001720:	60bb      	str	r3, [r7, #8]
 8001722:	60fa      	str	r2, [r7, #12]
 8001724:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001726:	2200      	movs	r2, #0
 8001728:	603b      	str	r3, [r7, #0]
 800172a:	607a      	str	r2, [r7, #4]
 800172c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001730:	460b      	mov	r3, r1
 8001732:	f513 3380 	adds.w	r3, r3, #65536	@ 0x10000
 8001736:	623b      	str	r3, [r7, #32]
 8001738:	4613      	mov	r3, r2
 800173a:	f143 0300 	adc.w	r3, r3, #0
 800173e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001740:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001744:	460b      	mov	r3, r1
 8001746:	e9d7 ab08 	ldrd	sl, fp, [r7, #32]
 800174a:	4652      	mov	r2, sl
 800174c:	fb02 f203 	mul.w	r2, r2, r3
 8001750:	e9c7 ab08 	strd	sl, fp, [r7, #32]
 8001754:	465b      	mov	r3, fp
 8001756:	4682      	mov	sl, r0
 8001758:	468b      	mov	fp, r1
 800175a:	4651      	mov	r1, sl
 800175c:	fb01 f303 	mul.w	r3, r1, r3
 8001760:	4413      	add	r3, r2
 8001762:	4652      	mov	r2, sl
 8001764:	6a39      	ldr	r1, [r7, #32]
 8001766:	fba2 4501 	umull	r4, r5, r2, r1
 800176a:	442b      	add	r3, r5
 800176c:	461d      	mov	r5, r3
 800176e:	e9c7 450c 	strd	r4, r5, [r7, #48]	@ 0x30
 8001772:	e9c7 450c 	strd	r4, r5, [r7, #48]	@ 0x30

  return (uint32_t)(dr>>(33-cE));
 8001776:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800177a:	f1c3 0121 	rsb	r1, r3, #33	@ 0x21
 800177e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001782:	f1c1 0420 	rsb	r4, r1, #32
 8001786:	f1a1 0020 	sub.w	r0, r1, #32
 800178a:	fa22 f801 	lsr.w	r8, r2, r1
 800178e:	fa03 f404 	lsl.w	r4, r3, r4
 8001792:	ea48 0804 	orr.w	r8, r8, r4
 8001796:	fa23 f000 	lsr.w	r0, r3, r0
 800179a:	ea48 0800 	orr.w	r8, r8, r0
 800179e:	fa23 f901 	lsr.w	r9, r3, r1
 80017a2:	4643      	mov	r3, r8
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3744      	adds	r7, #68	@ 0x44
 80017a8:	46bd      	mov	sp, r7
 80017aa:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80017ae:	4770      	bx	lr
 80017b0:	02faf080 	.word	0x02faf080
 80017b4:	01c9c380 	.word	0x01c9c380

080017b8 <SearchDatarateME>:

void SearchDatarateME(uint32_t lDatarate, uint16_t* pcM, uint8_t* pcE)
{
 80017b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80017bc:	b0ae      	sub	sp, #184	@ 0xb8
 80017be:	af00      	add	r7, sp, #0
 80017c0:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
 80017c4:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 80017c8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
  uint32_t lDatarateTmp, f_dig=XTAL_FREQ;
 80017cc:	4ba5      	ldr	r3, [pc, #660]	@ (8001a64 <SearchDatarateME+0x2ac>)
 80017ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint8_t uDrE;
  uint64_t tgt1,tgt2,tgt;

  if(f_dig>S2LP_DIG_DOMAIN_XTAL_THRESH) {
 80017d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80017d6:	4ba4      	ldr	r3, [pc, #656]	@ (8001a68 <SearchDatarateME+0x2b0>)
 80017d8:	429a      	cmp	r2, r3
 80017da:	d904      	bls.n	80017e6 <SearchDatarateME+0x2e>
    f_dig >>= 1;
 80017dc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80017e0:	085b      	lsrs	r3, r3, #1
 80017e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  }

  /* Search the exponent value */
  for(uDrE = 0; uDrE != 12; uDrE++) {
 80017e6:	2300      	movs	r3, #0
 80017e8:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 80017ec:	e013      	b.n	8001816 <SearchDatarateME+0x5e>
    lDatarateTmp = ComputeDatarate(0xFFFF, uDrE);
 80017ee:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 80017f2:	4619      	mov	r1, r3
 80017f4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80017f8:	f7ff ff50 	bl	800169c <ComputeDatarate>
 80017fc:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
    if(lDatarate<=lDatarateTmp)
 8001800:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001804:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001808:	429a      	cmp	r2, r3
 800180a:	d909      	bls.n	8001820 <SearchDatarateME+0x68>
  for(uDrE = 0; uDrE != 12; uDrE++) {
 800180c:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001810:	3301      	adds	r3, #1
 8001812:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 8001816:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 800181a:	2b0c      	cmp	r3, #12
 800181c:	d1e7      	bne.n	80017ee <SearchDatarateME+0x36>
 800181e:	e000      	b.n	8001822 <SearchDatarateME+0x6a>
      break;
 8001820:	bf00      	nop
  }
  (*pcE) = (uint8_t)uDrE;
 8001822:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8001826:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 800182a:	7013      	strb	r3, [r2, #0]

  if(uDrE==0) {
 800182c:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001830:	2b00      	cmp	r3, #0
 8001832:	d16b      	bne.n	800190c <SearchDatarateME+0x154>
    tgt=((uint64_t)lDatarate)<<32;
 8001834:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001838:	2200      	movs	r2, #0
 800183a:	663b      	str	r3, [r7, #96]	@ 0x60
 800183c:	667a      	str	r2, [r7, #100]	@ 0x64
 800183e:	f04f 0200 	mov.w	r2, #0
 8001842:	f04f 0300 	mov.w	r3, #0
 8001846:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001848:	000b      	movs	r3, r1
 800184a:	2200      	movs	r2, #0
 800184c:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
    (*pcM) = (uint16_t)(tgt/f_dig);
 8001850:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001854:	2200      	movs	r2, #0
 8001856:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001858:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800185a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800185e:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8001862:	f7fe fcc5 	bl	80001f0 <__aeabi_uldivmod>
 8001866:	4602      	mov	r2, r0
 8001868:	460b      	mov	r3, r1
 800186a:	b293      	uxth	r3, r2
 800186c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001870:	8013      	strh	r3, [r2, #0]
    tgt1=(uint64_t)f_dig*(*pcM);
 8001872:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001876:	2200      	movs	r2, #0
 8001878:	653b      	str	r3, [r7, #80]	@ 0x50
 800187a:	657a      	str	r2, [r7, #84]	@ 0x54
 800187c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001880:	881b      	ldrh	r3, [r3, #0]
 8001882:	b29b      	uxth	r3, r3
 8001884:	2200      	movs	r2, #0
 8001886:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001888:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800188a:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 800188e:	462b      	mov	r3, r5
 8001890:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8001894:	4642      	mov	r2, r8
 8001896:	fb02 f203 	mul.w	r2, r2, r3
 800189a:	464b      	mov	r3, r9
 800189c:	4621      	mov	r1, r4
 800189e:	fb01 f303 	mul.w	r3, r1, r3
 80018a2:	4413      	add	r3, r2
 80018a4:	4622      	mov	r2, r4
 80018a6:	4641      	mov	r1, r8
 80018a8:	fba2 1201 	umull	r1, r2, r2, r1
 80018ac:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80018ae:	460a      	mov	r2, r1
 80018b0:	67ba      	str	r2, [r7, #120]	@ 0x78
 80018b2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80018b4:	4413      	add	r3, r2
 80018b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80018b8:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	@ 0x78
 80018bc:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
 80018c0:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
    tgt2=(uint64_t)f_dig*((*pcM)+1);
 80018c4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80018c8:	2200      	movs	r2, #0
 80018ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80018cc:	647a      	str	r2, [r7, #68]	@ 0x44
 80018ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80018d2:	881b      	ldrh	r3, [r3, #0]
 80018d4:	3301      	adds	r3, #1
 80018d6:	17da      	asrs	r2, r3, #31
 80018d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80018da:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80018dc:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 80018e0:	462b      	mov	r3, r5
 80018e2:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80018e6:	4642      	mov	r2, r8
 80018e8:	fb02 f203 	mul.w	r2, r2, r3
 80018ec:	464b      	mov	r3, r9
 80018ee:	4621      	mov	r1, r4
 80018f0:	fb01 f303 	mul.w	r3, r1, r3
 80018f4:	4413      	add	r3, r2
 80018f6:	4622      	mov	r2, r4
 80018f8:	4641      	mov	r1, r8
 80018fa:	fba2 ab01 	umull	sl, fp, r2, r1
 80018fe:	445b      	add	r3, fp
 8001900:	469b      	mov	fp, r3
 8001902:	e9c7 ab28 	strd	sl, fp, [r7, #160]	@ 0xa0
 8001906:	e9c7 ab28 	strd	sl, fp, [r7, #160]	@ 0xa0
 800190a:	e07d      	b.n	8001a08 <SearchDatarateME+0x250>
  }
  else {
    tgt=((uint64_t)lDatarate)<<(33-uDrE);
 800190c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001910:	2200      	movs	r2, #0
 8001912:	4698      	mov	r8, r3
 8001914:	4691      	mov	r9, r2
 8001916:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 800191a:	f1c3 0121 	rsb	r1, r3, #33	@ 0x21
 800191e:	f1a1 0320 	sub.w	r3, r1, #32
 8001922:	f1c1 0220 	rsb	r2, r1, #32
 8001926:	fa09 f501 	lsl.w	r5, r9, r1
 800192a:	fa08 f303 	lsl.w	r3, r8, r3
 800192e:	431d      	orrs	r5, r3
 8001930:	fa28 f202 	lsr.w	r2, r8, r2
 8001934:	4315      	orrs	r5, r2
 8001936:	fa08 f401 	lsl.w	r4, r8, r1
 800193a:	e9c7 4526 	strd	r4, r5, [r7, #152]	@ 0x98
    (*pcM) = (uint16_t)((tgt/f_dig)-65536);
 800193e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001942:	2200      	movs	r2, #0
 8001944:	633b      	str	r3, [r7, #48]	@ 0x30
 8001946:	637a      	str	r2, [r7, #52]	@ 0x34
 8001948:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800194c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8001950:	f7fe fc4e 	bl	80001f0 <__aeabi_uldivmod>
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	b293      	uxth	r3, r2
 800195a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800195e:	8013      	strh	r3, [r2, #0]
    tgt1=(uint64_t)f_dig*((*pcM)+65536);
 8001960:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001964:	2200      	movs	r2, #0
 8001966:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001968:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800196a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800196e:	881b      	ldrh	r3, [r3, #0]
 8001970:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001974:	17da      	asrs	r2, r3, #31
 8001976:	623b      	str	r3, [r7, #32]
 8001978:	627a      	str	r2, [r7, #36]	@ 0x24
 800197a:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 800197e:	462b      	mov	r3, r5
 8001980:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001984:	4642      	mov	r2, r8
 8001986:	fb02 f203 	mul.w	r2, r2, r3
 800198a:	464b      	mov	r3, r9
 800198c:	4621      	mov	r1, r4
 800198e:	fb01 f303 	mul.w	r3, r1, r3
 8001992:	4413      	add	r3, r2
 8001994:	4622      	mov	r2, r4
 8001996:	4641      	mov	r1, r8
 8001998:	fba2 1201 	umull	r1, r2, r2, r1
 800199c:	677a      	str	r2, [r7, #116]	@ 0x74
 800199e:	460a      	mov	r2, r1
 80019a0:	673a      	str	r2, [r7, #112]	@ 0x70
 80019a2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80019a4:	4413      	add	r3, r2
 80019a6:	677b      	str	r3, [r7, #116]	@ 0x74
 80019a8:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	@ 0x70
 80019ac:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
 80019b0:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
    tgt2=(uint64_t)f_dig*((*pcM)+1+65536);
 80019b4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80019b8:	2200      	movs	r2, #0
 80019ba:	61bb      	str	r3, [r7, #24]
 80019bc:	61fa      	str	r2, [r7, #28]
 80019be:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80019c2:	881b      	ldrh	r3, [r3, #0]
 80019c4:	f103 1301 	add.w	r3, r3, #65537	@ 0x10001
 80019c8:	17da      	asrs	r2, r3, #31
 80019ca:	613b      	str	r3, [r7, #16]
 80019cc:	617a      	str	r2, [r7, #20]
 80019ce:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80019d2:	462b      	mov	r3, r5
 80019d4:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80019d8:	4642      	mov	r2, r8
 80019da:	fb02 f203 	mul.w	r2, r2, r3
 80019de:	464b      	mov	r3, r9
 80019e0:	4621      	mov	r1, r4
 80019e2:	fb01 f303 	mul.w	r3, r1, r3
 80019e6:	4413      	add	r3, r2
 80019e8:	4622      	mov	r2, r4
 80019ea:	4641      	mov	r1, r8
 80019ec:	fba2 1201 	umull	r1, r2, r2, r1
 80019f0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80019f2:	460a      	mov	r2, r1
 80019f4:	66ba      	str	r2, [r7, #104]	@ 0x68
 80019f6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80019f8:	4413      	add	r3, r2
 80019fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80019fc:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	@ 0x68
 8001a00:	e9c7 3428 	strd	r3, r4, [r7, #160]	@ 0xa0
 8001a04:	e9c7 3428 	strd	r3, r4, [r7, #160]	@ 0xa0
  }


  (*pcM)=((tgt2-tgt)<(tgt-tgt1))?((*pcM)+1):(*pcM);
 8001a08:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8001a0c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001a10:	1a84      	subs	r4, r0, r2
 8001a12:	60bc      	str	r4, [r7, #8]
 8001a14:	eb61 0303 	sbc.w	r3, r1, r3
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8001a1e:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 8001a22:	1a84      	subs	r4, r0, r2
 8001a24:	603c      	str	r4, [r7, #0]
 8001a26:	eb61 0303 	sbc.w	r3, r1, r3
 8001a2a:	607b      	str	r3, [r7, #4]
 8001a2c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a30:	4623      	mov	r3, r4
 8001a32:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a36:	4602      	mov	r2, r0
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	462b      	mov	r3, r5
 8001a3c:	460a      	mov	r2, r1
 8001a3e:	4193      	sbcs	r3, r2
 8001a40:	d205      	bcs.n	8001a4e <SearchDatarateME+0x296>
 8001a42:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001a46:	881b      	ldrh	r3, [r3, #0]
 8001a48:	3301      	adds	r3, #1
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	e002      	b.n	8001a54 <SearchDatarateME+0x29c>
 8001a4e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001a52:	881b      	ldrh	r3, [r3, #0]
 8001a54:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001a58:	8013      	strh	r3, [r2, #0]

}
 8001a5a:	bf00      	nop
 8001a5c:	37b8      	adds	r7, #184	@ 0xb8
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a64:	02faf080 	.word	0x02faf080
 8001a68:	01c9c380 	.word	0x01c9c380

08001a6c <ComputeFreqDeviation>:

uint32_t ComputeFreqDeviation(uint8_t cM, uint8_t cE, uint8_t bs, uint8_t refdiv)
{
 8001a6c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001a70:	b08c      	sub	sp, #48	@ 0x30
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	461e      	mov	r6, r3
 8001a76:	4603      	mov	r3, r0
 8001a78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001a82:	4613      	mov	r3, r2
 8001a84:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001a88:	4633      	mov	r3, r6
 8001a8a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint32_t f_xo=XTAL_FREQ;
 8001a8e:	4b35      	ldr	r3, [pc, #212]	@ (8001b64 <ComputeFreqDeviation+0xf8>)
 8001a90:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if(cE==0) {
 8001a92:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d127      	bne.n	8001aea <ComputeFreqDeviation+0x7e>
    return (uint32_t)(((uint64_t)f_xo*cM)>>22);
 8001a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	613b      	str	r3, [r7, #16]
 8001aa0:	617a      	str	r2, [r7, #20]
 8001aa2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	60bb      	str	r3, [r7, #8]
 8001aaa:	60fa      	str	r2, [r7, #12]
 8001aac:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001ab0:	462b      	mov	r3, r5
 8001ab2:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001ab6:	4642      	mov	r2, r8
 8001ab8:	fb02 f203 	mul.w	r2, r2, r3
 8001abc:	464b      	mov	r3, r9
 8001abe:	4621      	mov	r1, r4
 8001ac0:	fb01 f303 	mul.w	r3, r1, r3
 8001ac4:	4413      	add	r3, r2
 8001ac6:	4622      	mov	r2, r4
 8001ac8:	4641      	mov	r1, r8
 8001aca:	fba2 ab01 	umull	sl, fp, r2, r1
 8001ace:	445b      	add	r3, fp
 8001ad0:	469b      	mov	fp, r3
 8001ad2:	f04f 0200 	mov.w	r2, #0
 8001ad6:	f04f 0300 	mov.w	r3, #0
 8001ada:	ea4f 529a 	mov.w	r2, sl, lsr #22
 8001ade:	ea42 228b 	orr.w	r2, r2, fp, lsl #10
 8001ae2:	ea4f 539b 	mov.w	r3, fp, lsr #22
 8001ae6:	4613      	mov	r3, r2
 8001ae8:	e036      	b.n	8001b58 <ComputeFreqDeviation+0xec>
  }

  return (uint32_t)(((uint64_t)f_xo*(256+cM))>>(23-cE));
 8001aea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001aec:	2200      	movs	r2, #0
 8001aee:	603b      	str	r3, [r7, #0]
 8001af0:	607a      	str	r2, [r7, #4]
 8001af2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001af6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001afa:	17da      	asrs	r2, r3, #31
 8001afc:	61bb      	str	r3, [r7, #24]
 8001afe:	61fa      	str	r2, [r7, #28]
 8001b00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b04:	460b      	mov	r3, r1
 8001b06:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001b0a:	4652      	mov	r2, sl
 8001b0c:	fb02 f203 	mul.w	r2, r2, r3
 8001b10:	e9c7 ab06 	strd	sl, fp, [r7, #24]
 8001b14:	465b      	mov	r3, fp
 8001b16:	4682      	mov	sl, r0
 8001b18:	468b      	mov	fp, r1
 8001b1a:	4651      	mov	r1, sl
 8001b1c:	fb01 f303 	mul.w	r3, r1, r3
 8001b20:	4413      	add	r3, r2
 8001b22:	4652      	mov	r2, sl
 8001b24:	69b9      	ldr	r1, [r7, #24]
 8001b26:	fba2 4501 	umull	r4, r5, r2, r1
 8001b2a:	442b      	add	r3, r5
 8001b2c:	461d      	mov	r5, r3
 8001b2e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b32:	f1c3 0317 	rsb	r3, r3, #23
 8001b36:	f1c3 0120 	rsb	r1, r3, #32
 8001b3a:	f1a3 0220 	sub.w	r2, r3, #32
 8001b3e:	fa24 f803 	lsr.w	r8, r4, r3
 8001b42:	fa05 f101 	lsl.w	r1, r5, r1
 8001b46:	ea48 0801 	orr.w	r8, r8, r1
 8001b4a:	fa25 f202 	lsr.w	r2, r5, r2
 8001b4e:	ea48 0802 	orr.w	r8, r8, r2
 8001b52:	fa25 f903 	lsr.w	r9, r5, r3
 8001b56:	4643      	mov	r3, r8
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3730      	adds	r7, #48	@ 0x30
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001b62:	4770      	bx	lr
 8001b64:	02faf080 	.word	0x02faf080

08001b68 <SearchFreqDevME>:

void SearchFreqDevME(uint32_t lFDev, uint8_t* pcM, uint8_t* pcE)
{
 8001b68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b6c:	b0a2      	sub	sp, #136	@ 0x88
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	65f8      	str	r0, [r7, #92]	@ 0x5c
 8001b72:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001b74:	657a      	str	r2, [r7, #84]	@ 0x54
  uint8_t uFDevE, bs = 4, refdiv = 1;
 8001b76:	2304      	movs	r3, #4
 8001b78:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  uint32_t lFDevTmp;
  uint64_t tgt1,tgt2,tgt;

  /* Search the exponent of the frequency deviation value */
  for(uFDevE = 0; uFDevE != 12; uFDevE++) {
 8001b82:	2300      	movs	r3, #0
 8001b84:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8001b88:	e012      	b.n	8001bb0 <SearchFreqDevME+0x48>
    lFDevTmp = ComputeFreqDeviation(255, uFDevE, bs, refdiv);
 8001b8a:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8001b8e:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8001b92:	f897 1087 	ldrb.w	r1, [r7, #135]	@ 0x87
 8001b96:	20ff      	movs	r0, #255	@ 0xff
 8001b98:	f7ff ff68 	bl	8001a6c <ComputeFreqDeviation>
 8001b9c:	6638      	str	r0, [r7, #96]	@ 0x60
    if(lFDev<lFDevTmp)
 8001b9e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001ba0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	d309      	bcc.n	8001bba <SearchFreqDevME+0x52>
  for(uFDevE = 0; uFDevE != 12; uFDevE++) {
 8001ba6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001baa:	3301      	adds	r3, #1
 8001bac:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8001bb0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001bb4:	2b0c      	cmp	r3, #12
 8001bb6:	d1e8      	bne.n	8001b8a <SearchFreqDevME+0x22>
 8001bb8:	e000      	b.n	8001bbc <SearchFreqDevME+0x54>
      break;
 8001bba:	bf00      	nop
  }
  (*pcE) = (uint8_t)uFDevE;
 8001bbc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001bbe:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001bc2:	7013      	strb	r3, [r2, #0]

  if(uFDevE==0)
 8001bc4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d155      	bne.n	8001c78 <SearchFreqDevME+0x110>
  {
    tgt=((uint64_t)lFDev)<<22;
 8001bcc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001bce:	2200      	movs	r2, #0
 8001bd0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001bd2:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001bd4:	f04f 0200 	mov.w	r2, #0
 8001bd8:	f04f 0300 	mov.w	r3, #0
 8001bdc:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8001be0:	4629      	mov	r1, r5
 8001be2:	058b      	lsls	r3, r1, #22
 8001be4:	4621      	mov	r1, r4
 8001be6:	ea43 2391 	orr.w	r3, r3, r1, lsr #10
 8001bea:	4621      	mov	r1, r4
 8001bec:	058a      	lsls	r2, r1, #22
 8001bee:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
    (*pcM)=(uint32_t)(tgt/XTAL_FREQ);
 8001bf2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001bf6:	a36e      	add	r3, pc, #440	@ (adr r3, 8001db0 <SearchFreqDevME+0x248>)
 8001bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bfc:	f7fe faf8 	bl	80001f0 <__aeabi_uldivmod>
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	b2d3      	uxtb	r3, r2
 8001c06:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001c08:	7013      	strb	r3, [r2, #0]
    tgt1=(uint64_t)XTAL_FREQ*(*pcM);
 8001c0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	2200      	movs	r2, #0
 8001c12:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c14:	637a      	str	r2, [r7, #52]	@ 0x34
 8001c16:	4b68      	ldr	r3, [pc, #416]	@ (8001db8 <SearchFreqDevME+0x250>)
 8001c18:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001c1c:	462a      	mov	r2, r5
 8001c1e:	fb03 f202 	mul.w	r2, r3, r2
 8001c22:	2300      	movs	r3, #0
 8001c24:	4621      	mov	r1, r4
 8001c26:	fb01 f303 	mul.w	r3, r1, r3
 8001c2a:	4413      	add	r3, r2
 8001c2c:	4a62      	ldr	r2, [pc, #392]	@ (8001db8 <SearchFreqDevME+0x250>)
 8001c2e:	4621      	mov	r1, r4
 8001c30:	fba1 ab02 	umull	sl, fp, r1, r2
 8001c34:	445b      	add	r3, fp
 8001c36:	469b      	mov	fp, r3
 8001c38:	e9c7 ab1e 	strd	sl, fp, [r7, #120]	@ 0x78
 8001c3c:	e9c7 ab1e 	strd	sl, fp, [r7, #120]	@ 0x78
    tgt2=(uint64_t)XTAL_FREQ*((*pcM)+1);
 8001c40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	3301      	adds	r3, #1
 8001c46:	17da      	asrs	r2, r3, #31
 8001c48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c4c:	4b5a      	ldr	r3, [pc, #360]	@ (8001db8 <SearchFreqDevME+0x250>)
 8001c4e:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8001c52:	462a      	mov	r2, r5
 8001c54:	fb03 f202 	mul.w	r2, r3, r2
 8001c58:	2300      	movs	r3, #0
 8001c5a:	4621      	mov	r1, r4
 8001c5c:	fb01 f303 	mul.w	r3, r1, r3
 8001c60:	4413      	add	r3, r2
 8001c62:	4a55      	ldr	r2, [pc, #340]	@ (8001db8 <SearchFreqDevME+0x250>)
 8001c64:	4621      	mov	r1, r4
 8001c66:	fba1 8902 	umull	r8, r9, r1, r2
 8001c6a:	444b      	add	r3, r9
 8001c6c:	4699      	mov	r9, r3
 8001c6e:	e9c7 891c 	strd	r8, r9, [r7, #112]	@ 0x70
 8001c72:	e9c7 891c 	strd	r8, r9, [r7, #112]	@ 0x70
 8001c76:	e06d      	b.n	8001d54 <SearchFreqDevME+0x1ec>
  }
  else
  {
    tgt=((uint64_t)lFDev)<<(23-uFDevE);
 8001c78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	623b      	str	r3, [r7, #32]
 8001c7e:	627a      	str	r2, [r7, #36]	@ 0x24
 8001c80:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001c84:	f1c3 0117 	rsb	r1, r3, #23
 8001c88:	f1a1 0320 	sub.w	r3, r1, #32
 8001c8c:	f1c1 0220 	rsb	r2, r1, #32
 8001c90:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001c94:	4648      	mov	r0, r9
 8001c96:	fa00 f501 	lsl.w	r5, r0, r1
 8001c9a:	4640      	mov	r0, r8
 8001c9c:	fa00 f303 	lsl.w	r3, r0, r3
 8001ca0:	431d      	orrs	r5, r3
 8001ca2:	4643      	mov	r3, r8
 8001ca4:	fa23 f202 	lsr.w	r2, r3, r2
 8001ca8:	4315      	orrs	r5, r2
 8001caa:	4643      	mov	r3, r8
 8001cac:	408b      	lsls	r3, r1
 8001cae:	461c      	mov	r4, r3
 8001cb0:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
    (*pcM)=(uint32_t)(tgt/XTAL_FREQ)-256;
 8001cb4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001cb8:	a33d      	add	r3, pc, #244	@ (adr r3, 8001db0 <SearchFreqDevME+0x248>)
 8001cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cbe:	f7fe fa97 	bl	80001f0 <__aeabi_uldivmod>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	b2d3      	uxtb	r3, r2
 8001cc8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001cca:	7013      	strb	r3, [r2, #0]
    tgt1=(uint64_t)XTAL_FREQ*((*pcM)+256);
 8001ccc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001cd4:	17da      	asrs	r2, r3, #31
 8001cd6:	61bb      	str	r3, [r7, #24]
 8001cd8:	61fa      	str	r2, [r7, #28]
 8001cda:	4b37      	ldr	r3, [pc, #220]	@ (8001db8 <SearchFreqDevME+0x250>)
 8001cdc:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8001ce0:	462a      	mov	r2, r5
 8001ce2:	fb03 f202 	mul.w	r2, r3, r2
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	4621      	mov	r1, r4
 8001cea:	fb01 f303 	mul.w	r3, r1, r3
 8001cee:	4413      	add	r3, r2
 8001cf0:	4a31      	ldr	r2, [pc, #196]	@ (8001db8 <SearchFreqDevME+0x250>)
 8001cf2:	4621      	mov	r1, r4
 8001cf4:	fba1 1202 	umull	r1, r2, r1, r2
 8001cf8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001cfa:	460a      	mov	r2, r1
 8001cfc:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001cfe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001d00:	4413      	add	r3, r2
 8001d02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001d04:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 8001d08:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
 8001d0c:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
    tgt2=(uint64_t)XTAL_FREQ*((*pcM)+1+256);
 8001d10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	f203 1301 	addw	r3, r3, #257	@ 0x101
 8001d18:	17da      	asrs	r2, r3, #31
 8001d1a:	613b      	str	r3, [r7, #16]
 8001d1c:	617a      	str	r2, [r7, #20]
 8001d1e:	4b26      	ldr	r3, [pc, #152]	@ (8001db8 <SearchFreqDevME+0x250>)
 8001d20:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001d24:	462a      	mov	r2, r5
 8001d26:	fb03 f202 	mul.w	r2, r3, r2
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	4621      	mov	r1, r4
 8001d2e:	fb01 f303 	mul.w	r3, r1, r3
 8001d32:	4413      	add	r3, r2
 8001d34:	4a20      	ldr	r2, [pc, #128]	@ (8001db8 <SearchFreqDevME+0x250>)
 8001d36:	4621      	mov	r1, r4
 8001d38:	fba1 1202 	umull	r1, r2, r1, r2
 8001d3c:	647a      	str	r2, [r7, #68]	@ 0x44
 8001d3e:	460a      	mov	r2, r1
 8001d40:	643a      	str	r2, [r7, #64]	@ 0x40
 8001d42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001d44:	4413      	add	r3, r2
 8001d46:	647b      	str	r3, [r7, #68]	@ 0x44
 8001d48:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001d4c:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
 8001d50:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
  }

  (*pcM)=((tgt2-tgt)<(tgt-tgt1))?((*pcM)+1):(*pcM);
 8001d54:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001d58:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001d5c:	1a84      	subs	r4, r0, r2
 8001d5e:	60bc      	str	r4, [r7, #8]
 8001d60:	eb61 0303 	sbc.w	r3, r1, r3
 8001d64:	60fb      	str	r3, [r7, #12]
 8001d66:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001d6a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8001d6e:	1a84      	subs	r4, r0, r2
 8001d70:	603c      	str	r4, [r7, #0]
 8001d72:	eb61 0303 	sbc.w	r3, r1, r3
 8001d76:	607b      	str	r3, [r7, #4]
 8001d78:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001d7c:	4623      	mov	r3, r4
 8001d7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001d82:	4602      	mov	r2, r0
 8001d84:	4293      	cmp	r3, r2
 8001d86:	462b      	mov	r3, r5
 8001d88:	460a      	mov	r2, r1
 8001d8a:	4193      	sbcs	r3, r2
 8001d8c:	d204      	bcs.n	8001d98 <SearchFreqDevME+0x230>
 8001d8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	3301      	adds	r3, #1
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	e001      	b.n	8001d9c <SearchFreqDevME+0x234>
 8001d98:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001d9e:	7013      	strb	r3, [r2, #0]
}
 8001da0:	bf00      	nop
 8001da2:	3788      	adds	r7, #136	@ 0x88
 8001da4:	46bd      	mov	sp, r7
 8001da6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001daa:	bf00      	nop
 8001dac:	f3af 8000 	nop.w
 8001db0:	02faf080 	.word	0x02faf080
 8001db4:	00000000 	.word	0x00000000
 8001db8:	02faf080 	.word	0x02faf080

08001dbc <S2LP_SetModulation>:
*         [100 500000].
*         Frequency deviation expressed in Hz.
* @retval None.
*/
void S2LP_SetModulation(uint8_t mod_type, uint32_t datarate, uint32_t fdev)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b086      	sub	sp, #24
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	60b9      	str	r1, [r7, #8]
 8001dc6:	607a      	str	r2, [r7, #4]
 8001dc8:	73fb      	strb	r3, [r7, #15]
  uint8_t dr_e;
  uint16_t dr_m;
  uint8_t uFDevM, uFDevE;

  /* Calculates the datarate mantissa and exponent */
  SearchDatarateME(datarate, &dr_m, &dr_e);
 8001dca:	f107 0217 	add.w	r2, r7, #23
 8001dce:	f107 0314 	add.w	r3, r7, #20
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	68b8      	ldr	r0, [r7, #8]
 8001dd6:	f7ff fcef 	bl	80017b8 <SearchDatarateME>
  /* Calculates the frequency deviation mantissa and exponent */
  SearchFreqDevME(fdev, &uFDevM, &uFDevE);
 8001dda:	f107 0212 	add.w	r2, r7, #18
 8001dde:	f107 0313 	add.w	r3, r7, #19
 8001de2:	4619      	mov	r1, r3
 8001de4:	6878      	ldr	r0, [r7, #4]
 8001de6:	f7ff febf 	bl	8001b68 <SearchFreqDevME>

  S2LP_WriteReg(MOD4_ADDR, (uint8_t)(dr_m >> 8), NULL);
 8001dea:	8abb      	ldrh	r3, [r7, #20]
 8001dec:	0a1b      	lsrs	r3, r3, #8
 8001dee:	b29b      	uxth	r3, r3
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	2200      	movs	r2, #0
 8001df4:	4619      	mov	r1, r3
 8001df6:	200e      	movs	r0, #14
 8001df8:	f7ff f95c 	bl	80010b4 <S2LP_WriteReg>
  S2LP_WriteReg(MOD3_ADDR, (uint8_t)dr_m, NULL);
 8001dfc:	8abb      	ldrh	r3, [r7, #20]
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	2200      	movs	r2, #0
 8001e02:	4619      	mov	r1, r3
 8001e04:	200f      	movs	r0, #15
 8001e06:	f7ff f955 	bl	80010b4 <S2LP_WriteReg>
  S2LP_WriteReg(MOD2_ADDR, mod_type | dr_e, NULL);
 8001e0a:	7dfa      	ldrb	r2, [r7, #23]
 8001e0c:	7bfb      	ldrb	r3, [r7, #15]
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	2200      	movs	r2, #0
 8001e14:	4619      	mov	r1, r3
 8001e16:	2010      	movs	r0, #16
 8001e18:	f7ff f94c 	bl	80010b4 <S2LP_WriteReg>

  S2LP_WriteReg(MOD0_ADDR, uFDevM, NULL);
 8001e1c:	7cfb      	ldrb	r3, [r7, #19]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	4619      	mov	r1, r3
 8001e22:	2012      	movs	r0, #18
 8001e24:	f7ff f946 	bl	80010b4 <S2LP_WriteReg>
  S2LP_WriteReg(MOD1_ADDR, uFDevE, NULL);
 8001e28:	7cbb      	ldrb	r3, [r7, #18]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	2011      	movs	r0, #17
 8001e30:	f7ff f940 	bl	80010b4 <S2LP_WriteReg>
}
 8001e34:	bf00      	nop
 8001e36:	3718      	adds	r7, #24
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <S2LP_SetPALeveldBm>:

void S2LP_SetPALeveldBm(int32_t lPowerdBm)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  uint8_t paLevelValue;
  if(lPowerdBm> 14)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2b0e      	cmp	r3, #14
 8001e48:	dd02      	ble.n	8001e50 <S2LP_SetPALeveldBm+0x14>
  {
    paLevelValue = 1;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	73fb      	strb	r3, [r7, #15]
 8001e4e:	e006      	b.n	8001e5e <S2LP_SetPALeveldBm+0x22>
  }
  else {
    paLevelValue = (uint8_t)((int32_t)29-2*lPowerdBm);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	f1c3 031d 	rsb	r3, r3, #29
 8001e5c:	73fb      	strb	r3, [r7, #15]
  }

  S2LP_WriteReg(PA_POWER0_ADDR, 0, NULL);
 8001e5e:	2200      	movs	r2, #0
 8001e60:	2100      	movs	r1, #0
 8001e62:	2062      	movs	r0, #98	@ 0x62
 8001e64:	f7ff f926 	bl	80010b4 <S2LP_WriteReg>
  S2LP_WriteReg(PA_CONFIG1_ADDR+1, 0, NULL); // disable degeneration mode
 8001e68:	2200      	movs	r2, #0
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	2064      	movs	r0, #100	@ 0x64
 8001e6e:	f7ff f921 	bl	80010b4 <S2LP_WriteReg>
  S2LP_WriteReg(PA_CONFIG1_ADDR, 0, NULL); // disable Tx Bessel FIR
 8001e72:	2200      	movs	r2, #0
 8001e74:	2100      	movs	r1, #0
 8001e76:	2063      	movs	r0, #99	@ 0x63
 8001e78:	f7ff f91c 	bl	80010b4 <S2LP_WriteReg>
  S2LP_WriteReg(PA_POWER1_ADDR, paLevelValue, NULL);
 8001e7c:	7bfb      	ldrb	r3, [r7, #15]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	4619      	mov	r1, r3
 8001e82:	2061      	movs	r0, #97	@ 0x61
 8001e84:	f7ff f916 	bl	80010b4 <S2LP_WriteReg>
}
 8001e88:	bf00      	nop
 8001e8a:	3710      	adds	r7, #16
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <S2LP_Standby>:

	return HAL_OK;
}

HAL_StatusTypeDef S2LP_Standby(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
	S2LPStatus radio_status;
	HAL_StatusTypeDef err = S2LP_ReadReg(0, NULL, &radio_status); // fetch radio state
 8001e96:	1d3b      	adds	r3, r7, #4
 8001e98:	461a      	mov	r2, r3
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	2000      	movs	r0, #0
 8001e9e:	f7ff f8cb 	bl	8001038 <S2LP_ReadReg>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	71fb      	strb	r3, [r7, #7]

	while (radio_status.MC_STATE != MC_STATE_STANDBY) {
 8001ea6:	e00b      	b.n	8001ec0 <S2LP_Standby+0x30>
		err = S2LP_Command(CMD_STANDBY, &radio_status);
 8001ea8:	1d3b      	adds	r3, r7, #4
 8001eaa:	4619      	mov	r1, r3
 8001eac:	2063      	movs	r0, #99	@ 0x63
 8001eae:	f7ff f891 	bl	8000fd4 <S2LP_Command>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	71fb      	strb	r3, [r7, #7]
		if (err) {
 8001eb6:	79fb      	ldrb	r3, [r7, #7]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d001      	beq.n	8001ec0 <S2LP_Standby+0x30>
			DEBUG_PRINT("[S2LP] Error: cannot enter sleep mode\r\n");
			return HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e006      	b.n	8001ece <S2LP_Standby+0x3e>
	while (radio_status.MC_STATE != MC_STATE_STANDBY) {
 8001ec0:	797b      	ldrb	r3, [r7, #5]
 8001ec2:	f023 0301 	bic.w	r3, r3, #1
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	2b04      	cmp	r3, #4
 8001eca:	d1ed      	bne.n	8001ea8 <S2LP_Standby+0x18>
		}
	}

	return HAL_OK;
 8001ecc:	2300      	movs	r3, #0
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop

08001ed8 <S2LP_WakeUp>:

HAL_StatusTypeDef S2LP_WakeUp(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
	S2LPStatus radio_status;
	HAL_StatusTypeDef err = S2LP_ReadReg(0, NULL, &radio_status); // fetch radio state
 8001ede:	463b      	mov	r3, r7
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	2000      	movs	r0, #0
 8001ee6:	f7ff f8a7 	bl	8001038 <S2LP_ReadReg>
 8001eea:	4603      	mov	r3, r0
 8001eec:	70fb      	strb	r3, [r7, #3]

	// Flush the Tx FIFO
	S2LP_Command(CMD_FLUSHTXFIFO, &radio_status);
 8001eee:	463b      	mov	r3, r7
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	2072      	movs	r0, #114	@ 0x72
 8001ef4:	f7ff f86e 	bl	8000fd4 <S2LP_Command>

	// Ensure the radio is in READY mode before trying to lock for Tx
	uint32_t ready_timeout = 100000;
 8001ef8:	4b11      	ldr	r3, [pc, #68]	@ (8001f40 <S2LP_WakeUp+0x68>)
 8001efa:	607b      	str	r3, [r7, #4]
	while (radio_status.MC_STATE != MC_STATE_READY && ready_timeout--) {
 8001efc:	e007      	b.n	8001f0e <S2LP_WakeUp+0x36>
		S2LP_Command(CMD_READY, &radio_status);
 8001efe:	463b      	mov	r3, r7
 8001f00:	4619      	mov	r1, r3
 8001f02:	2062      	movs	r0, #98	@ 0x62
 8001f04:	f7ff f866 	bl	8000fd4 <S2LP_Command>
		HAL_Delay(1);
 8001f08:	2001      	movs	r0, #1
 8001f0a:	f000 fcaf 	bl	800286c <HAL_Delay>
	while (radio_status.MC_STATE != MC_STATE_READY && ready_timeout--) {
 8001f0e:	787b      	ldrb	r3, [r7, #1]
 8001f10:	f023 0301 	bic.w	r3, r3, #1
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d004      	beq.n	8001f24 <S2LP_WakeUp+0x4c>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	1e5a      	subs	r2, r3, #1
 8001f1e:	607a      	str	r2, [r7, #4]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d1ec      	bne.n	8001efe <S2LP_WakeUp+0x26>
	}
	if (radio_status.MC_STATE != MC_STATE_READY) {
 8001f24:	787b      	ldrb	r3, [r7, #1]
 8001f26:	f023 0301 	bic.w	r3, r3, #1
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <S2LP_WakeUp+0x5c>
		DEBUG_PRINT("[S2LP] Error: radio did not become READY, state: 0x%X\r\n", radio_status.MC_STATE);
		return HAL_BUSY;
 8001f30:	2302      	movs	r3, #2
 8001f32:	e000      	b.n	8001f36 <S2LP_WakeUp+0x5e>
	}

	return HAL_OK;
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	000186a0 	.word	0x000186a0

08001f44 <S2LP_Init>:

HAL_StatusTypeDef S2LP_Init(SPI_HandleTypeDef *spi_handle)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b086      	sub	sp, #24
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
	gSPI = spi_handle;
 8001f4c:	4a44      	ldr	r2, [pc, #272]	@ (8002060 <S2LP_Init+0x11c>)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6013      	str	r3, [r2, #0]
	uint32_t ncycles_start = HAL_RCC_GetHCLKFreq()/9600;
 8001f52:	f002 febd 	bl	8004cd0 <HAL_RCC_GetHCLKFreq>
 8001f56:	4603      	mov	r3, r0
 8001f58:	4a42      	ldr	r2, [pc, #264]	@ (8002064 <S2LP_Init+0x120>)
 8001f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f5e:	0a9b      	lsrs	r3, r3, #10
 8001f60:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8001f62:	b672      	cpsid	i
}
 8001f64:	bf00      	nop

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_SDN_GPIO_Port, RADIO_SDN_Pin, GPIO_PIN_RESET); // Power up S2LP
 8001f66:	2200      	movs	r2, #0
 8001f68:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f6c:	483e      	ldr	r0, [pc, #248]	@ (8002068 <S2LP_Init+0x124>)
 8001f6e:	f002 f905 	bl	800417c <HAL_GPIO_WritePin>
	for(uint32_t i=0; i < ncycles_start; i++) // Wait for S2LP to start
 8001f72:	2300      	movs	r3, #0
 8001f74:	617b      	str	r3, [r7, #20]
 8001f76:	e003      	b.n	8001f80 <S2LP_Init+0x3c>
		asm volatile("nop");
 8001f78:	bf00      	nop
	for(uint32_t i=0; i < ncycles_start; i++) // Wait for S2LP to start
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	617b      	str	r3, [r7, #20]
 8001f80:	697a      	ldr	r2, [r7, #20]
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d3f7      	bcc.n	8001f78 <S2LP_Init+0x34>
  __ASM volatile ("cpsie i" : : : "memory");
 8001f88:	b662      	cpsie	i
}
 8001f8a:	bf00      	nop
	__enable_irq();

	S2LP_WriteReg(GPIO0_CONF_ADDR, 3, NULL); // Set GPIO as interrupt line
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	2103      	movs	r1, #3
 8001f90:	2000      	movs	r0, #0
 8001f92:	f7ff f88f 	bl	80010b4 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK0_ADDR, 0x80 | 0x20 | 0x04, NULL); // Enable "Tx Data sent" and "TX FIFO almost full" interrupts
 8001f96:	2200      	movs	r2, #0
 8001f98:	21a4      	movs	r1, #164	@ 0xa4
 8001f9a:	2053      	movs	r0, #83	@ 0x53
 8001f9c:	f7ff f88a 	bl	80010b4 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK1_ADDR, 0x01, NULL); // Enable "TX FIFO almost empty" interrupt
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	2101      	movs	r1, #1
 8001fa4:	2052      	movs	r0, #82	@ 0x52
 8001fa6:	f7ff f885 	bl	80010b4 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK2_ADDR, 0x00, NULL);
 8001faa:	2200      	movs	r2, #0
 8001fac:	2100      	movs	r1, #0
 8001fae:	2051      	movs	r0, #81	@ 0x51
 8001fb0:	f7ff f880 	bl	80010b4 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK3_ADDR, 0x00, NULL);
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	2100      	movs	r1, #0
 8001fb8:	2050      	movs	r0, #80	@ 0x50
 8001fba:	f7ff f87b 	bl	80010b4 <S2LP_WriteReg>
	S2LP_WriteReg(FIFO_CONFIG0_ADDR, FIFO_EMPTY_THRESH * FIFO_CHUNK_SIZE, NULL);
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	2120      	movs	r1, #32
 8001fc2:	203f      	movs	r0, #63	@ 0x3f
 8001fc4:	f7ff f876 	bl	80010b4 <S2LP_WriteReg>

	// Change sync word bytes
	S2LP_WriteReg(SYNC3_ADDR, 0xB7, NULL);
 8001fc8:	2200      	movs	r2, #0
 8001fca:	21b7      	movs	r1, #183	@ 0xb7
 8001fcc:	2033      	movs	r0, #51	@ 0x33
 8001fce:	f7ff f871 	bl	80010b4 <S2LP_WriteReg>
	S2LP_WriteReg(SYNC2_ADDR, 0x54, NULL);
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	2154      	movs	r1, #84	@ 0x54
 8001fd6:	2034      	movs	r0, #52	@ 0x34
 8001fd8:	f7ff f86c 	bl	80010b4 <S2LP_WriteReg>
	S2LP_WriteReg(SYNC1_ADDR, 0x2A, NULL);
 8001fdc:	2200      	movs	r2, #0
 8001fde:	212a      	movs	r1, #42	@ 0x2a
 8001fe0:	2035      	movs	r0, #53	@ 0x35
 8001fe2:	f7ff f867 	bl	80010b4 <S2LP_WriteReg>
	S2LP_WriteReg(SYNC0_ADDR, 0x3E, NULL);
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	213e      	movs	r1, #62	@ 0x3e
 8001fea:	2036      	movs	r0, #54	@ 0x36
 8001fec:	f7ff f862 	bl	80010b4 <S2LP_WriteReg>

	// PLL and PA configuration
	S2LP_PLLConf(BASE_FREQ);
 8001ff0:	481e      	ldr	r0, [pc, #120]	@ (800206c <S2LP_Init+0x128>)
 8001ff2:	f7ff fa35 	bl	8001460 <S2LP_PLLConf>
	S2LP_SetPALeveldBm(PA_LEVEL);
 8001ff6:	2000      	movs	r0, #0
 8001ff8:	f7ff ff20 	bl	8001e3c <S2LP_SetPALeveldBm>

	// Modulation and packet configuration
	S2LP_SetModulation(MOD_2FSK, DATARATE, FREQDEV);
 8001ffc:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 8002000:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8002004:	2000      	movs	r0, #0
 8002006:	f7ff fed9 	bl	8001dbc <S2LP_SetModulation>
	S2LP_WriteReg(PCKTCTRL1_ADDR, 0x20, NULL); // No whitening, CRC with poly 0x07
 800200a:	2200      	movs	r2, #0
 800200c:	2120      	movs	r1, #32
 800200e:	2030      	movs	r0, #48	@ 0x30
 8002010:	f7ff f850 	bl	80010b4 <S2LP_WriteReg>
	S2LP_WriteReg(PCKTCTRL3_ADDR, 0x00, NULL); // Enable basic packet structure
 8002014:	2200      	movs	r2, #0
 8002016:	2100      	movs	r1, #0
 8002018:	202e      	movs	r0, #46	@ 0x2e
 800201a:	f7ff f84b 	bl	80010b4 <S2LP_WriteReg>

	S2LPStatus radio_status;
	uint8_t rco_conf;
	HAL_StatusTypeDef err = S2LP_ReadReg(XO_RCO_CONF1_ADDR, &rco_conf, &radio_status); // fetch radio state
 800201e:	f107 020c 	add.w	r2, r7, #12
 8002022:	f107 030b 	add.w	r3, r7, #11
 8002026:	4619      	mov	r1, r3
 8002028:	206c      	movs	r0, #108	@ 0x6c
 800202a:	f7ff f805 	bl	8001038 <S2LP_ReadReg>
 800202e:	4603      	mov	r3, r0
 8002030:	73fb      	strb	r3, [r7, #15]
	if (err) {
 8002032:	7bfb      	ldrb	r3, [r7, #15]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <S2LP_Init+0xf8>
		return err;
 8002038:	7bfb      	ldrb	r3, [r7, #15]
 800203a:	e00d      	b.n	8002058 <S2LP_Init+0x114>
	} else if (rco_conf != 0x45) {
 800203c:	7afb      	ldrb	r3, [r7, #11]
 800203e:	2b45      	cmp	r3, #69	@ 0x45
 8002040:	d001      	beq.n	8002046 <S2LP_Init+0x102>
		DEBUG_PRINT("[S2LP] Error: XO_RCO_CONF1 register is invalid (0x%X instead of 0x45), faulty SPI bus?\r\n", rco_conf);
		return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e008      	b.n	8002058 <S2LP_Init+0x114>
	}

	if (radio_status.MC_STATE != MC_STATE_READY) {
 8002046:	7b7b      	ldrb	r3, [r7, #13]
 8002048:	f023 0301 	bic.w	r3, r3, #1
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <S2LP_Init+0x112>
		DEBUG_PRINT("[S2LP] Error: radio is not ready after initialization\r\n");
		return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e000      	b.n	8002058 <S2LP_Init+0x114>
	}

	return HAL_OK;
 8002056:	2300      	movs	r3, #0
}
 8002058:	4618      	mov	r0, r3
 800205a:	3718      	adds	r7, #24
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	2000f8d0 	.word	0x2000f8d0
 8002064:	1b4e81b5 	.word	0x1b4e81b5
 8002068:	48001400 	.word	0x48001400
 800206c:	33bca100 	.word	0x33bca100

08002070 <S2LP_IRQ_Handler>:

void S2LP_IRQ_Handler(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
	uint8_t irq_status1, irq_status0;
	S2LP_ReadReg(IRQ_STATUS1_ADDR, &irq_status1, NULL);
 8002076:	1dfb      	adds	r3, r7, #7
 8002078:	2200      	movs	r2, #0
 800207a:	4619      	mov	r1, r3
 800207c:	20fc      	movs	r0, #252	@ 0xfc
 800207e:	f7fe ffdb 	bl	8001038 <S2LP_ReadReg>
	S2LP_ReadReg(IRQ_STATUS0_ADDR, &irq_status0, NULL);
 8002082:	1dbb      	adds	r3, r7, #6
 8002084:	2200      	movs	r2, #0
 8002086:	4619      	mov	r1, r3
 8002088:	20fd      	movs	r0, #253	@ 0xfd
 800208a:	f7fe ffd5 	bl	8001038 <S2LP_ReadReg>

	if (irq_status1 & 0x01) // TX FIFO almost empty
 800208e:	79fb      	ldrb	r3, [r7, #7]
 8002090:	f003 0301 	and.w	r3, r3, #1
 8002094:	2b00      	cmp	r3, #0
 8002096:	d002      	beq.n	800209e <S2LP_IRQ_Handler+0x2e>
		fifo_almost_empty = 1;
 8002098:	4b0b      	ldr	r3, [pc, #44]	@ (80020c8 <S2LP_IRQ_Handler+0x58>)
 800209a:	2201      	movs	r2, #1
 800209c:	701a      	strb	r2, [r3, #0]

	if (irq_status0 & 0x20) // TX/RX FIFO underflow or overflow
 800209e:	79bb      	ldrb	r3, [r7, #6]
 80020a0:	f003 0320 	and.w	r3, r3, #32
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d002      	beq.n	80020ae <S2LP_IRQ_Handler+0x3e>
		underflow = 1;
 80020a8:	4b08      	ldr	r3, [pc, #32]	@ (80020cc <S2LP_IRQ_Handler+0x5c>)
 80020aa:	2201      	movs	r2, #1
 80020ac:	701a      	strb	r2, [r3, #0]

	if (irq_status0 & 0x04) // Packet transmitted
 80020ae:	79bb      	ldrb	r3, [r7, #6]
 80020b0:	f003 0304 	and.w	r3, r3, #4
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d002      	beq.n	80020be <S2LP_IRQ_Handler+0x4e>
		packet_sent = 1;
 80020b8:	4b05      	ldr	r3, [pc, #20]	@ (80020d0 <S2LP_IRQ_Handler+0x60>)
 80020ba:	2201      	movs	r2, #1
 80020bc:	701a      	strb	r2, [r3, #0]
}
 80020be:	bf00      	nop
 80020c0:	3708      	adds	r7, #8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	2000f8cd 	.word	0x2000f8cd
 80020cc:	2000f8ce 	.word	0x2000f8ce
 80020d0:	2000f8cc 	.word	0x2000f8cc

080020d4 <step23_batch_fft>:

// Step 2 & 3 : Compute the full spectrogram and take the absolute value
// This function takes in a buffer of MEL_NUM_VEC * SAMPLES_NUM, and outputs the mel vectors in mel_vectors.
// The function computes the FFT of each vector in the buffer, and then computes the complex magnitude of each FFT.
void step23_batch_fft(q15_t *buffer)
{
 80020d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020d8:	f500 459f 	add.w	r5, r0, #20352	@ 0x4f80
 80020dc:	f6ad 0d18 	subw	sp, sp, #2072	@ 0x818
 80020e0:	1e84      	subs	r4, r0, #2
 80020e2:	357e      	adds	r5, #126	@ 0x7e
	q15_t fft_buffer[SAMPLES_NUM*2];
	// 2.1 : Compute each FFT of size SAMPLES_NUM
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
		// Compute the FFT of each vector in the buffer
		arm_rfft_instance_q15 rfft_inst;
		arm_rfft_init_q15(&rfft_inst, SAMPLES_NUM, 0, 1);
 80020e4:	2301      	movs	r3, #1
		arm_rfft_q15(&rfft_inst, &buffer[i*SAMPLES_NUM], fft_buffer);
 80020e6:	f104 0802 	add.w	r8, r4, #2
		arm_rfft_init_q15(&rfft_inst, SAMPLES_NUM, 0, 1);
 80020ea:	2200      	movs	r2, #0
 80020ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80020f0:	4668      	mov	r0, sp
 80020f2:	f004 fb71 	bl	80067d8 <arm_rfft_init_q15>
		arm_rfft_q15(&rfft_inst, &buffer[i*SAMPLES_NUM], fft_buffer);
 80020f6:	4641      	mov	r1, r8
 80020f8:	aa06      	add	r2, sp, #24
 80020fa:	4668      	mov	r0, sp
 80020fc:	f004 faf0 	bl	80066e0 <arm_rfft_q15>
			real = real > 0 ? real : -real; // abs(real)
 8002100:	f9bd 2018 	ldrsh.w	r2, [sp, #24]
			imag = imag > 0 ? imag : -imag; // abs(imag)
 8002104:	f9bd 001a 	ldrsh.w	r0, [sp, #26]
			real = real > 0 ? real : -real; // abs(real)
 8002108:	f9bd 301c 	ldrsh.w	r3, [sp, #28]
			imag = imag > 0 ? imag : -imag; // abs(imag)
 800210c:	f9bd 101e 	ldrsh.w	r1, [sp, #30]
			real = real > 0 ? real : -real; // abs(real)
 8002110:	2a00      	cmp	r2, #0
 8002112:	bfb8      	it	lt
 8002114:	4252      	neglt	r2, r2
			imag = imag > 0 ? imag : -imag; // abs(imag)
 8002116:	2800      	cmp	r0, #0
 8002118:	bfb8      	it	lt
 800211a:	4240      	neglt	r0, r0
			real = real > 0 ? real : -real; // abs(real)
 800211c:	2b00      	cmp	r3, #0
 800211e:	bfb8      	it	lt
 8002120:	425b      	neglt	r3, r3
			imag = imag > 0 ? imag : -imag; // abs(imag)
 8002122:	2900      	cmp	r1, #0
			output_buffer[i] = real > imag ? real : imag; // max(real, imag)
 8002124:	b216      	sxth	r6, r2
 8002126:	fa0f f880 	sxth.w	r8, r0
			imag = imag > 0 ? imag : -imag; // abs(imag)
 800212a:	bfb8      	it	lt
 800212c:	4249      	neglt	r1, r1
			output_buffer[i] = real > imag ? real : imag; // max(real, imag)
 800212e:	b21a      	sxth	r2, r3
 8002130:	4546      	cmp	r6, r8
 8002132:	b208      	sxth	r0, r1
 8002134:	bfb8      	it	lt
 8002136:	4646      	movlt	r6, r8
 8002138:	4282      	cmp	r2, r0
 800213a:	bfb8      	it	lt
 800213c:	4602      	movlt	r2, r0
 800213e:	8066      	strh	r6, [r4, #2]
 8002140:	f60d 0718 	addw	r7, sp, #2072	@ 0x818
 8002144:	1d26      	adds	r6, r4, #4
 8002146:	80a2      	strh	r2, [r4, #4]
	for (int i = 0; i < SAMPLES_NUM; i++)
 8002148:	ab08      	add	r3, sp, #32
			real = real > 0 ? real : -real; // abs(real)
 800214a:	f9b3 e000 	ldrsh.w	lr, [r3]
			imag = imag > 0 ? imag : -imag; // abs(imag)
 800214e:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
			real = real > 0 ? real : -real; // abs(real)
 8002152:	f9b3 c004 	ldrsh.w	ip, [r3, #4]
			imag = imag > 0 ? imag : -imag; // abs(imag)
 8002156:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
			real = real > 0 ? real : -real; // abs(real)
 800215a:	f9b3 0008 	ldrsh.w	r0, [r3, #8]
			imag = imag > 0 ? imag : -imag; // abs(imag)
 800215e:	f9b3 800a 	ldrsh.w	r8, [r3, #10]
			real = real > 0 ? real : -real; // abs(real)
 8002162:	f1be 0f00 	cmp.w	lr, #0
 8002166:	bfb8      	it	lt
 8002168:	f1ce 0e00 	rsblt	lr, lr, #0
			imag = imag > 0 ? imag : -imag; // abs(imag)
 800216c:	2900      	cmp	r1, #0
 800216e:	bfb8      	it	lt
 8002170:	4249      	neglt	r1, r1
			real = real > 0 ? real : -real; // abs(real)
 8002172:	f1bc 0f00 	cmp.w	ip, #0
 8002176:	bfb8      	it	lt
 8002178:	f1cc 0c00 	rsblt	ip, ip, #0
			imag = imag > 0 ? imag : -imag; // abs(imag)
 800217c:	2a00      	cmp	r2, #0
 800217e:	bfb8      	it	lt
 8002180:	4252      	neglt	r2, r2
			real = real > 0 ? real : -real; // abs(real)
 8002182:	2800      	cmp	r0, #0
			output_buffer[i] = real > imag ? real : imag; // max(real, imag)
 8002184:	fa0f fe8e 	sxth.w	lr, lr
 8002188:	b209      	sxth	r1, r1
			real = real > 0 ? real : -real; // abs(real)
 800218a:	bfb8      	it	lt
 800218c:	4240      	neglt	r0, r0
			imag = imag > 0 ? imag : -imag; // abs(imag)
 800218e:	f1b8 0f00 	cmp.w	r8, #0
			output_buffer[i] = real > imag ? real : imag; // max(real, imag)
 8002192:	fa0f fc8c 	sxth.w	ip, ip
 8002196:	b212      	sxth	r2, r2
			imag = imag > 0 ? imag : -imag; // abs(imag)
 8002198:	bfb8      	it	lt
 800219a:	f1c8 0800 	rsblt	r8, r8, #0
			output_buffer[i] = real > imag ? real : imag; // max(real, imag)
 800219e:	458e      	cmp	lr, r1
 80021a0:	bfb8      	it	lt
 80021a2:	468e      	movlt	lr, r1
			real = real > 0 ? real : -real; // abs(real)
 80021a4:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
			output_buffer[i] = real > imag ? real : imag; // max(real, imag)
 80021a8:	f8a6 e002 	strh.w	lr, [r6, #2]
 80021ac:	4594      	cmp	ip, r2
 80021ae:	bfb8      	it	lt
 80021b0:	4694      	movlt	ip, r2
			imag = imag > 0 ? imag : -imag; // abs(imag)
 80021b2:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
			output_buffer[i] = real > imag ? real : imag; // max(real, imag)
 80021b6:	f8a6 c004 	strh.w	ip, [r6, #4]
			real = real > 0 ? real : -real; // abs(real)
 80021ba:	2900      	cmp	r1, #0
 80021bc:	bfb8      	it	lt
 80021be:	4249      	neglt	r1, r1
			imag = imag > 0 ? imag : -imag; // abs(imag)
 80021c0:	2a00      	cmp	r2, #0
 80021c2:	bfb8      	it	lt
 80021c4:	4252      	neglt	r2, r2
			output_buffer[i] = real > imag ? real : imag; // max(real, imag)
 80021c6:	b209      	sxth	r1, r1
 80021c8:	b212      	sxth	r2, r2
 80021ca:	b200      	sxth	r0, r0
 80021cc:	fa0f f888 	sxth.w	r8, r8
 80021d0:	4291      	cmp	r1, r2
 80021d2:	bfb8      	it	lt
 80021d4:	4611      	movlt	r1, r2
 80021d6:	4540      	cmp	r0, r8
			real = real > 0 ? real : -real; // abs(real)
 80021d8:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
			output_buffer[i] = real > imag ? real : imag; // max(real, imag)
 80021dc:	8131      	strh	r1, [r6, #8]
 80021de:	bfb8      	it	lt
 80021e0:	4640      	movlt	r0, r8
 80021e2:	80f0      	strh	r0, [r6, #6]
			imag = imag > 0 ? imag : -imag; // abs(imag)
 80021e4:	f9b3 0012 	ldrsh.w	r0, [r3, #18]
			real = real > 0 ? real : -real; // abs(real)
 80021e8:	2a00      	cmp	r2, #0
 80021ea:	bfb8      	it	lt
 80021ec:	4252      	neglt	r2, r2
			imag = imag > 0 ? imag : -imag; // abs(imag)
 80021ee:	2800      	cmp	r0, #0
 80021f0:	bfb8      	it	lt
 80021f2:	4240      	neglt	r0, r0
			output_buffer[i] = real > imag ? real : imag; // max(real, imag)
 80021f4:	fa0f f882 	sxth.w	r8, r2
 80021f8:	fa0f fc80 	sxth.w	ip, r0
 80021fc:	45e0      	cmp	r8, ip
	for (int i = 0; i < SAMPLES_NUM; i++)
 80021fe:	f103 0314 	add.w	r3, r3, #20
			output_buffer[i] = real > imag ? real : imag; // max(real, imag)
 8002202:	bfb8      	it	lt
 8002204:	46e0      	movlt	r8, ip
	for (int i = 0; i < SAMPLES_NUM; i++)
 8002206:	429f      	cmp	r7, r3
			output_buffer[i] = real > imag ? real : imag; // max(real, imag)
 8002208:	f826 8f0a 	strh.w	r8, [r6, #10]!
	for (int i = 0; i < SAMPLES_NUM; i++)
 800220c:	d19d      	bne.n	800214a <step23_batch_fft+0x76>
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 800220e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8002212:	42a5      	cmp	r5, r4
 8002214:	f47f af66 	bne.w	80020e4 <step23_batch_fft+0x10>

		// 2.2 : Compute the complex magnitude of each FFT
		step3_approximate_magnitude(fft_buffer, &buffer[i*SAMPLES_NUM]);
	}
}
 8002218:	f60d 0d18 	addw	sp, sp, #2072	@ 0x818
 800221c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002220 <step4_mel_filter_apply>:

// Step 4 : Compute the mel vectors of each FFT (parallel processing)
// This function takes in a buffer of MEL_NUM_VEC * SAMPLES_NUM, and outputs the mel vectors in mel_vectors.
void step4_mel_filter_apply(q15_t *buffer, q15_t mel_vectors[MEL_NUM_VEC][MEL_VEC_LENGTH])
{
 8002220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002224:	f101 0b28 	add.w	fp, r1, #40	@ 0x28
 8002228:	b08b      	sub	sp, #44	@ 0x2c
 800222a:	460d      	mov	r5, r1
 800222c:	465f      	mov	r7, fp
 800222e:	4606      	mov	r6, r0
 8002230:	f501 7352 	add.w	r3, r1, #840	@ 0x348
   */
  __STATIC_FORCEINLINE q15_t clip_q63_to_q15(
  q63_t x)
  {
    return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
      ((0x7FFF ^ ((q15_t) (x >> 63)))) : (q15_t) (x >> 15);
 8002234:	f647 7aff 	movw	sl, #32767	@ 0x7fff
	// 4.1 : Compute the mel vectors of each FFT (parallel processing)
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
		mel_filter_apply(&buffer[i*SAMPLES_NUM], &mel_vectors[i][0], SAMPLES_NUM/2, MEL_VEC_LENGTH);
 8002238:	e9cd 3b00 	strd	r3, fp, [sp]
 800223c:	4c37      	ldr	r4, [pc, #220]	@ (800231c <step4_mel_filter_apply+0xfc>)
		q15_t* fft_samples_1 = &fft_array[mel_triangles[i+1].idx_offset];
 800223e:	6fa2      	ldr	r2, [r4, #120]	@ 0x78
		q15_t* fft_samples_2 = &fft_array[mel_triangles[i+2].idx_offset];
 8002240:	f8d4 30f4 	ldr.w	r3, [r4, #244]	@ 0xf4
		q15_t* fft_samples_3 = &fft_array[mel_triangles[i+3].idx_offset];
 8002244:	f8d4 1170 	ldr.w	r1, [r4, #368]	@ 0x170
		q15_t* fft_samples_0 = &fft_array[mel_triangles[i].idx_offset];
 8002248:	f854 0c04 	ldr.w	r0, [r4, #-4]
		q15_t* fft_samples_1 = &fft_array[mel_triangles[i+1].idx_offset];
 800224c:	eb06 0b42 	add.w	fp, r6, r2, lsl #1
		q15_t* fft_samples_2 = &fft_array[mel_triangles[i+2].idx_offset];
 8002250:	eb06 0843 	add.w	r8, r6, r3, lsl #1
		arm_dot_prod_q15(fft_samples_0, mel_values_0, mel_triangles[i].triangle_len, &mel_result_0);
 8002254:	f854 2c08 	ldr.w	r2, [r4, #-8]
 8002258:	eb06 0040 	add.w	r0, r6, r0, lsl #1
		q15_t* fft_samples_3 = &fft_array[mel_triangles[i+3].idx_offset];
 800225c:	eb06 0941 	add.w	r9, r6, r1, lsl #1
		arm_dot_prod_q15(fft_samples_0, mel_values_0, mel_triangles[i].triangle_len, &mel_result_0);
 8002260:	ab02      	add	r3, sp, #8
 8002262:	4621      	mov	r1, r4
 8002264:	f004 fb92 	bl	800698c <arm_dot_prod_q15>
		arm_dot_prod_q15(fft_samples_1, mel_values_1, mel_triangles[i+1].triangle_len, &mel_result_1);
 8002268:	6f62      	ldr	r2, [r4, #116]	@ 0x74
 800226a:	ab04      	add	r3, sp, #16
 800226c:	4658      	mov	r0, fp
 800226e:	f104 017c 	add.w	r1, r4, #124	@ 0x7c
 8002272:	f004 fb8b 	bl	800698c <arm_dot_prod_q15>
		arm_dot_prod_q15(fft_samples_2, mel_values_2, mel_triangles[i+2].triangle_len, &mel_result_2);
 8002276:	f8d4 20f0 	ldr.w	r2, [r4, #240]	@ 0xf0
 800227a:	ab06      	add	r3, sp, #24
 800227c:	4640      	mov	r0, r8
 800227e:	f104 01f8 	add.w	r1, r4, #248	@ 0xf8
 8002282:	f004 fb83 	bl	800698c <arm_dot_prod_q15>
		arm_dot_prod_q15(fft_samples_3, mel_values_3, mel_triangles[i+3].triangle_len, &mel_result_3);
 8002286:	f8d4 216c 	ldr.w	r2, [r4, #364]	@ 0x16c
 800228a:	ab08      	add	r3, sp, #32
 800228c:	4648      	mov	r0, r9
 800228e:	f504 71ba 	add.w	r1, r4, #372	@ 0x174
 8002292:	f004 fb7b 	bl	800698c <arm_dot_prod_q15>
		mel_array[i]   = clip_q63_to_q15(mel_result_0);
 8002296:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
		mel_array[i+1] = clip_q63_to_q15(mel_result_1);
 800229a:	9905      	ldr	r1, [sp, #20]
 800229c:	9804      	ldr	r0, [sp, #16]
 800229e:	ebb3 7fe2 	cmp.w	r3, r2, asr #31
 80022a2:	bf0c      	ite	eq
 80022a4:	f342 33cf 	sbfxeq	r3, r2, #15, #16
 80022a8:	ea8a 73e3 	eorne.w	r3, sl, r3, asr #31
 80022ac:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 80022b0:	bf0c      	ite	eq
 80022b2:	f340 31cf 	sbfxeq	r1, r0, #15, #16
 80022b6:	ea8a 71e1 	eorne.w	r1, sl, r1, asr #31
		mel_array[i+2] = clip_q63_to_q15(mel_result_2);
 80022ba:	9a06      	ldr	r2, [sp, #24]
		mel_array[i]   = clip_q63_to_q15(mel_result_0);
 80022bc:	802b      	strh	r3, [r5, #0]
		mel_array[i+2] = clip_q63_to_q15(mel_result_2);
 80022be:	9b07      	ldr	r3, [sp, #28]
		mel_array[i+3] = clip_q63_to_q15(mel_result_3);
 80022c0:	9808      	ldr	r0, [sp, #32]
		mel_array[i+1] = clip_q63_to_q15(mel_result_1);
 80022c2:	8069      	strh	r1, [r5, #2]
		mel_array[i+3] = clip_q63_to_q15(mel_result_3);
 80022c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80022c6:	ebb3 7fe2 	cmp.w	r3, r2, asr #31
 80022ca:	bf14      	ite	ne
 80022cc:	ea8a 73e3 	eorne.w	r3, sl, r3, asr #31
 80022d0:	f342 33cf 	sbfxeq	r3, r2, #15, #16
 80022d4:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
		mel_array[i+2] = clip_q63_to_q15(mel_result_2);
 80022d8:	80ab      	strh	r3, [r5, #4]
 80022da:	d013      	beq.n	8002304 <step4_mel_filter_apply+0xe4>
 80022dc:	ea8a 7ce1 	eor.w	ip, sl, r1, asr #31
		mel_array[i+3] = clip_q63_to_q15(mel_result_3);
 80022e0:	f8a5 c006 	strh.w	ip, [r5, #6]
	for (size_t i = 0; i < mel_len; i += 4) {
 80022e4:	3508      	adds	r5, #8
 80022e6:	42bd      	cmp	r5, r7
 80022e8:	f504 74f8 	add.w	r4, r4, #496	@ 0x1f0
 80022ec:	d1a7      	bne.n	800223e <step4_mel_filter_apply+0x1e>
 80022ee:	e9dd 3e00 	ldrd	r3, lr, [sp]
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 80022f2:	3728      	adds	r7, #40	@ 0x28
 80022f4:	42bb      	cmp	r3, r7
 80022f6:	4675      	mov	r5, lr
 80022f8:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80022fc:	d00a      	beq.n	8002314 <step4_mel_filter_apply+0xf4>
 80022fe:	f10e 0b28 	add.w	fp, lr, #40	@ 0x28
 8002302:	e799      	b.n	8002238 <step4_mel_filter_apply+0x18>
 8002304:	0bc2      	lsrs	r2, r0, #15
 8002306:	80ea      	strh	r2, [r5, #6]
	for (size_t i = 0; i < mel_len; i += 4) {
 8002308:	3508      	adds	r5, #8
 800230a:	42af      	cmp	r7, r5
 800230c:	f504 74f8 	add.w	r4, r4, #496	@ 0x1f0
 8002310:	d195      	bne.n	800223e <step4_mel_filter_apply+0x1e>
 8002312:	e7ec      	b.n	80022ee <step4_mel_filter_apply+0xce>
	}
}
 8002314:	b00b      	add	sp, #44	@ 0x2c
 8002316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800231a:	bf00      	nop
 800231c:	08007c00 	.word	0x08007c00

08002320 <Full_spectrogram_compute>:

void Full_spectrogram_compute(q15_t* buffer, q15_t mel_vectors[MEL_NUM_VEC][MEL_VEC_LENGTH])
{
 8002320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002324:	4605      	mov	r5, r0
 8002326:	460e      	mov	r6, r1
	//    3. Compute the complex magnitude
	//    4. Compute the mel vectors

	// This function takes in a buffer of MEL_NUM_VEC * SAMPLES_NUM, and outputs the mel vectors in mel_vectors.

	start_cycle_count();
 8002328:	f000 fa2a 	bl	8002780 <start_cycle_count>
	for (int i = 0; i < SAMPLES_NUM*MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 800232c:	f505 409f 	add.w	r0, r5, #20352	@ 0x4f80
 8002330:	1eab      	subs	r3, r5, #2
 8002332:	462c      	mov	r4, r5
 8002334:	307e      	adds	r0, #126	@ 0x7e
		buffer[i] = ((q15_t)buffer[i]<<3) - ((q15_t)(1<<14));
 8002336:	885a      	ldrh	r2, [r3, #2]
 8002338:	f8b3 e008 	ldrh.w	lr, [r3, #8]
 800233c:	f8b3 c00a 	ldrh.w	ip, [r3, #10]
 8002340:	00d1      	lsls	r1, r2, #3
 8002342:	889a      	ldrh	r2, [r3, #4]
 8002344:	f5a1 4780 	sub.w	r7, r1, #16384	@ 0x4000
 8002348:	00d1      	lsls	r1, r2, #3
 800234a:	805f      	strh	r7, [r3, #2]
 800234c:	f5a1 4780 	sub.w	r7, r1, #16384	@ 0x4000
 8002350:	89da      	ldrh	r2, [r3, #14]
 8002352:	8999      	ldrh	r1, [r3, #12]
 8002354:	809f      	strh	r7, [r3, #4]
 8002356:	88df      	ldrh	r7, [r3, #6]
 8002358:	ea4f 08ce 	mov.w	r8, lr, lsl #3
 800235c:	00c9      	lsls	r1, r1, #3
 800235e:	00d2      	lsls	r2, r2, #3
 8002360:	00ff      	lsls	r7, r7, #3
 8002362:	ea4f 09cc 	mov.w	r9, ip, lsl #3
 8002366:	f5a7 4780 	sub.w	r7, r7, #16384	@ 0x4000
 800236a:	f5a8 4e80 	sub.w	lr, r8, #16384	@ 0x4000
 800236e:	f5a9 4c80 	sub.w	ip, r9, #16384	@ 0x4000
 8002372:	f5a1 4880 	sub.w	r8, r1, #16384	@ 0x4000
 8002376:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800237a:	80df      	strh	r7, [r3, #6]
 800237c:	81d9      	strh	r1, [r3, #14]
 800237e:	f8a3 e008 	strh.w	lr, [r3, #8]
 8002382:	f8a3 c00a 	strh.w	ip, [r3, #10]
 8002386:	f8a3 800c 	strh.w	r8, [r3, #12]
 800238a:	f833 2f10 	ldrh.w	r2, [r3, #16]!
 800238e:	00d7      	lsls	r7, r2, #3
 8002390:	f5a7 4180 	sub.w	r1, r7, #16384	@ 0x4000
	for (int i = 0; i < SAMPLES_NUM*MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 8002394:	4298      	cmp	r0, r3
		buffer[i] = ((q15_t)buffer[i]<<3) - ((q15_t)(1<<14));
 8002396:	8019      	strh	r1, [r3, #0]
	for (int i = 0; i < SAMPLES_NUM*MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 8002398:	d1cd      	bne.n	8002336 <Full_spectrogram_compute+0x16>
 800239a:	2004      	movs	r0, #4
 800239c:	2801      	cmp	r0, #1
		arm_mult_q15(&buffer[i*SAMPLES_NUM], hamming_window, &buffer[i*SAMPLES_NUM], SAMPLES_NUM);
 800239e:	4f4d      	ldr	r7, [pc, #308]	@ (80024d4 <Full_spectrogram_compute+0x1b4>)
 80023a0:	f505 49a0 	add.w	r9, r5, #20480	@ 0x5000
 80023a4:	d03a      	beq.n	800241c <Full_spectrogram_compute+0xfc>
 80023a6:	2802      	cmp	r0, #2
 80023a8:	d02f      	beq.n	800240a <Full_spectrogram_compute+0xea>
 80023aa:	2803      	cmp	r0, #3
 80023ac:	d024      	beq.n	80023f8 <Full_spectrogram_compute+0xd8>
 80023ae:	b9d0      	cbnz	r0, 80023e6 <Full_spectrogram_compute+0xc6>
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 80023b0:	f505 6480 	add.w	r4, r5, #1024	@ 0x400
		arm_mult_q15(&buffer[i*SAMPLES_NUM], hamming_window, &buffer[i*SAMPLES_NUM], SAMPLES_NUM);
 80023b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023b8:	462a      	mov	r2, r5
 80023ba:	4639      	mov	r1, r7
 80023bc:	4628      	mov	r0, r5
 80023be:	f004 fa87 	bl	80068d0 <arm_mult_q15>
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 80023c2:	f505 6800 	add.w	r8, r5, #2048	@ 0x800
		arm_mult_q15(&buffer[i*SAMPLES_NUM], hamming_window, &buffer[i*SAMPLES_NUM], SAMPLES_NUM);
 80023c6:	4622      	mov	r2, r4
 80023c8:	4620      	mov	r0, r4
 80023ca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023ce:	4639      	mov	r1, r7
 80023d0:	f004 fa7e 	bl	80068d0 <arm_mult_q15>
 80023d4:	4642      	mov	r2, r8
 80023d6:	4640      	mov	r0, r8
 80023d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023dc:	4639      	mov	r1, r7
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 80023de:	f508 6480 	add.w	r4, r8, #1024	@ 0x400
		arm_mult_q15(&buffer[i*SAMPLES_NUM], hamming_window, &buffer[i*SAMPLES_NUM], SAMPLES_NUM);
 80023e2:	f004 fa75 	bl	80068d0 <arm_mult_q15>
 80023e6:	4622      	mov	r2, r4
 80023e8:	4620      	mov	r0, r4
 80023ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023ee:	4639      	mov	r1, r7
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 80023f0:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
		arm_mult_q15(&buffer[i*SAMPLES_NUM], hamming_window, &buffer[i*SAMPLES_NUM], SAMPLES_NUM);
 80023f4:	f004 fa6c 	bl	80068d0 <arm_mult_q15>
 80023f8:	4622      	mov	r2, r4
 80023fa:	4620      	mov	r0, r4
 80023fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002400:	4639      	mov	r1, r7
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 8002402:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
		arm_mult_q15(&buffer[i*SAMPLES_NUM], hamming_window, &buffer[i*SAMPLES_NUM], SAMPLES_NUM);
 8002406:	f004 fa63 	bl	80068d0 <arm_mult_q15>
 800240a:	4622      	mov	r2, r4
 800240c:	4620      	mov	r0, r4
 800240e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002412:	4639      	mov	r1, r7
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 8002414:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
		arm_mult_q15(&buffer[i*SAMPLES_NUM], hamming_window, &buffer[i*SAMPLES_NUM], SAMPLES_NUM);
 8002418:	f004 fa5a 	bl	80068d0 <arm_mult_q15>
 800241c:	4622      	mov	r2, r4
 800241e:	4620      	mov	r0, r4
 8002420:	f44f 7300 	mov.w	r3, #512	@ 0x200
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 8002424:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
		arm_mult_q15(&buffer[i*SAMPLES_NUM], hamming_window, &buffer[i*SAMPLES_NUM], SAMPLES_NUM);
 8002428:	4639      	mov	r1, r7
 800242a:	f004 fa51 	bl	80068d0 <arm_mult_q15>
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 800242e:	45a1      	cmp	r9, r4
 8002430:	d043      	beq.n	80024ba <Full_spectrogram_compute+0x19a>
 8002432:	f504 6880 	add.w	r8, r4, #1024	@ 0x400
		arm_mult_q15(&buffer[i*SAMPLES_NUM], hamming_window, &buffer[i*SAMPLES_NUM], SAMPLES_NUM);
 8002436:	4622      	mov	r2, r4
 8002438:	4620      	mov	r0, r4
 800243a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800243e:	4639      	mov	r1, r7
 8002440:	f004 fa46 	bl	80068d0 <arm_mult_q15>
 8002444:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002448:	4642      	mov	r2, r8
 800244a:	4639      	mov	r1, r7
 800244c:	4640      	mov	r0, r8
 800244e:	f004 fa3f 	bl	80068d0 <arm_mult_q15>
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 8002452:	f504 6200 	add.w	r2, r4, #2048	@ 0x800
		arm_mult_q15(&buffer[i*SAMPLES_NUM], hamming_window, &buffer[i*SAMPLES_NUM], SAMPLES_NUM);
 8002456:	4610      	mov	r0, r2
 8002458:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800245c:	4639      	mov	r1, r7
 800245e:	f004 fa37 	bl	80068d0 <arm_mult_q15>
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 8002462:	f504 6240 	add.w	r2, r4, #3072	@ 0xc00
		arm_mult_q15(&buffer[i*SAMPLES_NUM], hamming_window, &buffer[i*SAMPLES_NUM], SAMPLES_NUM);
 8002466:	4610      	mov	r0, r2
 8002468:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800246c:	4639      	mov	r1, r7
 800246e:	f004 fa2f 	bl	80068d0 <arm_mult_q15>
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 8002472:	f504 5280 	add.w	r2, r4, #4096	@ 0x1000
		arm_mult_q15(&buffer[i*SAMPLES_NUM], hamming_window, &buffer[i*SAMPLES_NUM], SAMPLES_NUM);
 8002476:	4610      	mov	r0, r2
 8002478:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800247c:	4639      	mov	r1, r7
 800247e:	f004 fa27 	bl	80068d0 <arm_mult_q15>
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 8002482:	f504 52a0 	add.w	r2, r4, #5120	@ 0x1400
		arm_mult_q15(&buffer[i*SAMPLES_NUM], hamming_window, &buffer[i*SAMPLES_NUM], SAMPLES_NUM);
 8002486:	4610      	mov	r0, r2
 8002488:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800248c:	4639      	mov	r1, r7
 800248e:	f004 fa1f 	bl	80068d0 <arm_mult_q15>
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 8002492:	f504 52c0 	add.w	r2, r4, #6144	@ 0x1800
		arm_mult_q15(&buffer[i*SAMPLES_NUM], hamming_window, &buffer[i*SAMPLES_NUM], SAMPLES_NUM);
 8002496:	4610      	mov	r0, r2
 8002498:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800249c:	4639      	mov	r1, r7
 800249e:	f004 fa17 	bl	80068d0 <arm_mult_q15>
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 80024a2:	f504 52e0 	add.w	r2, r4, #7168	@ 0x1c00
		arm_mult_q15(&buffer[i*SAMPLES_NUM], hamming_window, &buffer[i*SAMPLES_NUM], SAMPLES_NUM);
 80024a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80024aa:	4639      	mov	r1, r7
 80024ac:	4610      	mov	r0, r2
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 80024ae:	f504 5400 	add.w	r4, r4, #8192	@ 0x2000
		arm_mult_q15(&buffer[i*SAMPLES_NUM], hamming_window, &buffer[i*SAMPLES_NUM], SAMPLES_NUM);
 80024b2:	f004 fa0d 	bl	80068d0 <arm_mult_q15>
	for (int i = 0; i < MEL_NUM_VEC; i++){ // TODO : Unroll this loop
 80024b6:	45a1      	cmp	r9, r4
 80024b8:	d1bb      	bne.n	8002432 <Full_spectrogram_compute+0x112>

	// 1   : Format the signal (expand to 16-bit, remove DC, windowing)
	step1_123_batch_pre_process(buffer);

	// 2 & 3 : Compute each FFT of size SAMPLES_NUM and take the absolute value
	step23_batch_fft(buffer);
 80024ba:	4628      	mov	r0, r5
 80024bc:	f7ff fe0a 	bl	80020d4 <step23_batch_fft>

	// 4   : Compute the mel vectors of each FFT (parallel processing)
	step4_mel_filter_apply(buffer, mel_vectors);
 80024c0:	4628      	mov	r0, r5
 80024c2:	4631      	mov	r1, r6
 80024c4:	f7ff feac 	bl	8002220 <step4_mel_filter_apply>

	stop_cycle_count("Spectrogram compute");
 80024c8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	stop_cycle_count("Spectrogram compute");
 80024cc:	4802      	ldr	r0, [pc, #8]	@ (80024d8 <Full_spectrogram_compute+0x1b8>)
 80024ce:	f000 b959 	b.w	8002784 <stop_cycle_count>
 80024d2:	bf00      	nop
 80024d4:	20000000 	.word	0x20000000
 80024d8:	08007be4 	.word	0x08007be4

080024dc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80024dc:	b510      	push	{r4, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80024de:	4811      	ldr	r0, [pc, #68]	@ (8002524 <MX_SPI1_Init+0x48>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80024e0:	4c11      	ldr	r4, [pc, #68]	@ (8002528 <MX_SPI1_Init+0x4c>)
 80024e2:	f44f 7182 	mov.w	r1, #260	@ 0x104
 80024e6:	2300      	movs	r3, #0
 80024e8:	2208      	movs	r2, #8
 80024ea:	e9c0 4100 	strd	r4, r1, [r0]
 80024ee:	f44f 6ce0 	mov.w	ip, #1792	@ 0x700
 80024f2:	f44f 7400 	mov.w	r4, #512	@ 0x200
 80024f6:	f04f 0e07 	mov.w	lr, #7
 80024fa:	e9c0 3c02 	strd	r3, ip, [r0, #8]
 80024fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002502:	e9c0 2307 	strd	r2, r3, [r0, #28]
 8002506:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
 800250a:	e9c0 e30b 	strd	lr, r3, [r0, #44]	@ 0x2c
 800250e:	6184      	str	r4, [r0, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002510:	6342      	str	r2, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002512:	f003 f8bd 	bl	8005690 <HAL_SPI_Init>
 8002516:	b900      	cbnz	r0, 800251a <MX_SPI1_Init+0x3e>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002518:	bd10      	pop	{r4, pc}
 800251a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800251e:	f7fe bb65 	b.w	8000bec <Error_Handler>
 8002522:	bf00      	nop
 8002524:	2000f8d8 	.word	0x2000f8d8
 8002528:	40013000 	.word	0x40013000

0800252c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800252c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 800252e:	4b22      	ldr	r3, [pc, #136]	@ (80025b8 <HAL_SPI_MspInit+0x8c>)
 8002530:	6802      	ldr	r2, [r0, #0]
{
 8002532:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002534:	2400      	movs	r4, #0
  if(spiHandle->Instance==SPI1)
 8002536:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002538:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800253c:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8002540:	9408      	str	r4, [sp, #32]
  if(spiHandle->Instance==SPI1)
 8002542:	d001      	beq.n	8002548 <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002544:	b00a      	add	sp, #40	@ 0x28
 8002546:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002548:	f503 4060 	add.w	r0, r3, #57344	@ 0xe000
 800254c:	6e01      	ldr	r1, [r0, #96]	@ 0x60
 800254e:	f441 5580 	orr.w	r5, r1, #4096	@ 0x1000
 8002552:	6605      	str	r5, [r0, #96]	@ 0x60
 8002554:	6e06      	ldr	r6, [r0, #96]	@ 0x60
 8002556:	f406 5380 	and.w	r3, r6, #4096	@ 0x1000
 800255a:	9301      	str	r3, [sp, #4]
 800255c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800255e:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8002560:	f042 0101 	orr.w	r1, r2, #1
 8002564:	64c1      	str	r1, [r0, #76]	@ 0x4c
 8002566:	6cc5      	ldr	r5, [r0, #76]	@ 0x4c
 8002568:	f005 0601 	and.w	r6, r5, #1
 800256c:	9602      	str	r6, [sp, #8]
 800256e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002570:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8002572:	f043 0210 	orr.w	r2, r3, #16
 8002576:	64c2      	str	r2, [r0, #76]	@ 0x4c
 8002578:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
 800257a:	f000 0110 	and.w	r1, r0, #16
 800257e:	9103      	str	r1, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002580:	2603      	movs	r6, #3
 8002582:	2505      	movs	r5, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002584:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002586:	22c0      	movs	r2, #192	@ 0xc0
 8002588:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800258a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800258e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002592:	e9cd 6507 	strd	r6, r5, [sp, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002596:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002598:	f001 fcd4 	bl	8003f44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800259c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a0:	2202      	movs	r2, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025a2:	4806      	ldr	r0, [pc, #24]	@ (80025bc <HAL_SPI_MspInit+0x90>)
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80025a4:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025a6:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025a8:	e9cd 4606 	strd	r4, r6, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ac:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025ae:	9508      	str	r5, [sp, #32]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025b0:	f001 fcc8 	bl	8003f44 <HAL_GPIO_Init>
}
 80025b4:	b00a      	add	sp, #40	@ 0x28
 80025b6:	bd70      	pop	{r4, r5, r6, pc}
 80025b8:	40013000 	.word	0x40013000
 80025bc:	48001000 	.word	0x48001000

080025c0 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025c0:	4b0a      	ldr	r3, [pc, #40]	@ (80025ec <HAL_MspInit+0x2c>)
 80025c2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80025c4:	f042 0001 	orr.w	r0, r2, #1
 80025c8:	6618      	str	r0, [r3, #96]	@ 0x60
 80025ca:	6e19      	ldr	r1, [r3, #96]	@ 0x60
{
 80025cc:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025ce:	f001 0201 	and.w	r2, r1, #1
 80025d2:	9200      	str	r2, [sp, #0]
 80025d4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025d6:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 80025d8:	f040 5180 	orr.w	r1, r0, #268435456	@ 0x10000000
 80025dc:	6599      	str	r1, [r3, #88]	@ 0x58
 80025de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025e0:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80025e4:	9201      	str	r2, [sp, #4]
 80025e6:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025e8:	b002      	add	sp, #8
 80025ea:	4770      	bx	lr
 80025ec:	40021000 	.word	0x40021000

080025f0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80025f0:	e7fe      	b.n	80025f0 <NMI_Handler>
 80025f2:	bf00      	nop

080025f4 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025f4:	e7fe      	b.n	80025f4 <HardFault_Handler>
 80025f6:	bf00      	nop

080025f8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025f8:	e7fe      	b.n	80025f8 <MemManage_Handler>
 80025fa:	bf00      	nop

080025fc <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025fc:	e7fe      	b.n	80025fc <BusFault_Handler>
 80025fe:	bf00      	nop

08002600 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002600:	e7fe      	b.n	8002600 <UsageFault_Handler>
 8002602:	bf00      	nop

08002604 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop

08002608 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop

0800260c <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop

08002610 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002610:	f000 b91a 	b.w	8002848 <HAL_IncTick>

08002614 <EXTI3_IRQHandler>:
  */
void EXTI3_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI3_IRQn 0 */
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RADIO_INT_Pin);
 8002614:	2008      	movs	r0, #8
 8002616:	f001 bdb7 	b.w	8004188 <HAL_GPIO_EXTI_IRQHandler>
 800261a:	bf00      	nop

0800261c <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800261c:	4801      	ldr	r0, [pc, #4]	@ (8002624 <DMA1_Channel1_IRQHandler+0x8>)
 800261e:	f001 bc43 	b.w	8003ea8 <HAL_DMA_IRQHandler>
 8002622:	bf00      	nop
 8002624:	20000484 	.word	0x20000484

08002628 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002628:	4801      	ldr	r0, [pc, #4]	@ (8002630 <TIM3_IRQHandler+0x8>)
 800262a:	f003 bbe3 	b.w	8005df4 <HAL_TIM_IRQHandler>
 800262e:	bf00      	nop
 8002630:	2000f940 	.word	0x2000f940

08002634 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002634:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002638:	f001 bda6 	b.w	8004188 <HAL_GPIO_EXTI_IRQHandler>

0800263c <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800263c:	490c      	ldr	r1, [pc, #48]	@ (8002670 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800263e:	4a0d      	ldr	r2, [pc, #52]	@ (8002674 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8002640:	680b      	ldr	r3, [r1, #0]
{
 8002642:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002644:	4c0c      	ldr	r4, [pc, #48]	@ (8002678 <_sbrk+0x3c>)
 8002646:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8002648:	b12b      	cbz	r3, 8002656 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800264a:	4418      	add	r0, r3
 800264c:	4290      	cmp	r0, r2
 800264e:	d807      	bhi.n	8002660 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002650:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8002652:	4618      	mov	r0, r3
 8002654:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002656:	4b09      	ldr	r3, [pc, #36]	@ (800267c <_sbrk+0x40>)
 8002658:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800265a:	4418      	add	r0, r3
 800265c:	4290      	cmp	r0, r2
 800265e:	d9f7      	bls.n	8002650 <_sbrk+0x14>
    errno = ENOMEM;
 8002660:	f005 f93a 	bl	80078d8 <__errno>
 8002664:	210c      	movs	r1, #12
    return (void *)-1;
 8002666:	f04f 33ff 	mov.w	r3, #4294967295
    errno = ENOMEM;
 800266a:	6001      	str	r1, [r0, #0]
}
 800266c:	4618      	mov	r0, r3
 800266e:	bd10      	pop	{r4, pc}
 8002670:	2000f93c 	.word	0x2000f93c
 8002674:	20050000 	.word	0x20050000
 8002678:	00000400 	.word	0x00000400
 800267c:	2000fb68 	.word	0x2000fb68

08002680 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002680:	480e      	ldr	r0, [pc, #56]	@ (80026bc <SystemInit+0x3c>)
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002682:	4b0f      	ldr	r3, [pc, #60]	@ (80026c0 <SystemInit+0x40>)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002684:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 8002688:	f442 0270 	orr.w	r2, r2, #15728640	@ 0xf00000
 800268c:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  RCC->CR |= RCC_CR_MSION;
 8002690:	6818      	ldr	r0, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002692:	2100      	movs	r1, #0
  RCC->CR |= RCC_CR_MSION;
 8002694:	f040 0201 	orr.w	r2, r0, #1
 8002698:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 800269a:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	f022 5ca8 	bic.w	ip, r2, #352321536	@ 0x15000000

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80026a2:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
  RCC->CR &= 0xEAF6FFFFU;
 80026a6:	f42c 2210 	bic.w	r2, ip, #589824	@ 0x90000
 80026aa:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x00001000U;
 80026ac:	60d8      	str	r0, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80026ae:	6818      	ldr	r0, [r3, #0]
 80026b0:	f420 2280 	bic.w	r2, r0, #262144	@ 0x40000
 80026b4:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80026b6:	6199      	str	r1, [r3, #24]
}
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	e000ed00 	.word	0xe000ed00
 80026c0:	40021000 	.word	0x40021000

080026c4 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80026c4:	b500      	push	{lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80026c6:	481b      	ldr	r0, [pc, #108]	@ (8002734 <MX_TIM3_Init+0x70>)
 80026c8:	4a1b      	ldr	r2, [pc, #108]	@ (8002738 <MX_TIM3_Init+0x74>)
 80026ca:	6002      	str	r2, [r0, #0]
{
 80026cc:	b089      	sub	sp, #36	@ 0x24
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026ce:	2300      	movs	r3, #0
  htim3.Init.Prescaler = 23;
 80026d0:	2117      	movs	r1, #23
 80026d2:	f04f 0cc3 	mov.w	ip, #195	@ 0xc3
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026d6:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80026da:	e9cd 3306 	strd	r3, r3, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026de:	e9cd 3301 	strd	r3, r3, [sp, #4]
  htim3.Init.Prescaler = 23;
 80026e2:	e9c0 3c02 	strd	r3, ip, [r0, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026e6:	9303      	str	r3, [sp, #12]
  htim3.Init.Prescaler = 23;
 80026e8:	6041      	str	r1, [r0, #4]
 80026ea:	6103      	str	r3, [r0, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 195;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026ec:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80026ee:	f003 f9ff 	bl	8005af0 <HAL_TIM_Base_Init>
 80026f2:	b998      	cbnz	r0, 800271c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80026f8:	480e      	ldr	r0, [pc, #56]	@ (8002734 <MX_TIM3_Init+0x70>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026fa:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80026fc:	a904      	add	r1, sp, #16
 80026fe:	f003 fac5 	bl	8005c8c <HAL_TIM_ConfigClockSource>
 8002702:	b998      	cbnz	r0, 800272c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002704:	2220      	movs	r2, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002706:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002708:	480a      	ldr	r0, [pc, #40]	@ (8002734 <MX_TIM3_Init+0x70>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800270a:	9201      	str	r2, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800270c:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800270e:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002710:	f003 fc1c 	bl	8005f4c <HAL_TIMEx_MasterConfigSynchronization>
 8002714:	b928      	cbnz	r0, 8002722 <MX_TIM3_Init+0x5e>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002716:	b009      	add	sp, #36	@ 0x24
 8002718:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800271c:	f7fe fa66 	bl	8000bec <Error_Handler>
 8002720:	e7e8      	b.n	80026f4 <MX_TIM3_Init+0x30>
    Error_Handler();
 8002722:	f7fe fa63 	bl	8000bec <Error_Handler>
}
 8002726:	b009      	add	sp, #36	@ 0x24
 8002728:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800272c:	f7fe fa5e 	bl	8000bec <Error_Handler>
 8002730:	e7e8      	b.n	8002704 <MX_TIM3_Init+0x40>
 8002732:	bf00      	nop
 8002734:	2000f940 	.word	0x2000f940
 8002738:	40000400 	.word	0x40000400

0800273c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM3)
 800273c:	4b0f      	ldr	r3, [pc, #60]	@ (800277c <HAL_TIM_Base_MspInit+0x40>)
 800273e:	6802      	ldr	r2, [r0, #0]
 8002740:	429a      	cmp	r2, r3
 8002742:	d000      	beq.n	8002746 <HAL_TIM_Base_MspInit+0xa>
 8002744:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002746:	f503 3c03 	add.w	ip, r3, #134144	@ 0x20c00
{
 800274a:	b500      	push	{lr}
    __HAL_RCC_TIM3_CLK_ENABLE();
 800274c:	f8dc 1058 	ldr.w	r1, [ip, #88]	@ 0x58
 8002750:	f041 0302 	orr.w	r3, r1, #2
 8002754:	f8cc 3058 	str.w	r3, [ip, #88]	@ 0x58
 8002758:	f8dc 3058 	ldr.w	r3, [ip, #88]	@ 0x58
{
 800275c:	b083      	sub	sp, #12

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800275e:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002760:	f003 0302 	and.w	r3, r3, #2
 8002764:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002766:	201d      	movs	r0, #29
 8002768:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 800276a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800276c:	f000 ff7c 	bl	8003668 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002770:	201d      	movs	r0, #29
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002772:	b003      	add	sp, #12
 8002774:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002778:	f000 bfb2 	b.w	80036e0 <HAL_NVIC_EnableIRQ>
 800277c:	40000400 	.word	0x40000400

08002780 <start_cycle_count>:
	printf(" %lu cycles.\r\n", res);
}

#else

void start_cycle_count() {}
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop

08002784 <stop_cycle_count>:
void stop_cycle_count(char *s) {}
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop

08002788 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002788:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80027c0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800278c:	f7ff ff78 	bl	8002680 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002790:	480c      	ldr	r0, [pc, #48]	@ (80027c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002792:	490d      	ldr	r1, [pc, #52]	@ (80027c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002794:	4a0d      	ldr	r2, [pc, #52]	@ (80027cc <LoopForever+0xe>)
  movs r3, #0
 8002796:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002798:	e002      	b.n	80027a0 <LoopCopyDataInit>

0800279a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800279a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800279c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800279e:	3304      	adds	r3, #4

080027a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027a4:	d3f9      	bcc.n	800279a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027a6:	4a0a      	ldr	r2, [pc, #40]	@ (80027d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80027a8:	4c0a      	ldr	r4, [pc, #40]	@ (80027d4 <LoopForever+0x16>)
  movs r3, #0
 80027aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027ac:	e001      	b.n	80027b2 <LoopFillZerobss>

080027ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027b0:	3204      	adds	r2, #4

080027b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027b4:	d3fb      	bcc.n	80027ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027b6:	f005 f895 	bl	80078e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027ba:	f7fe fb25 	bl	8000e08 <main>

080027be <LoopForever>:

LoopForever:
    b LoopForever
 80027be:	e7fe      	b.n	80027be <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80027c0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80027c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027c8:	20000468 	.word	0x20000468
  ldr r2, =_sidata
 80027cc:	0801a460 	.word	0x0801a460
  ldr r2, =_sbss
 80027d0:	20000468 	.word	0x20000468
  ldr r4, =_ebss
 80027d4:	2000fb68 	.word	0x2000fb68

080027d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80027d8:	e7fe      	b.n	80027d8 <ADC1_2_IRQHandler>
	...

080027dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027dc:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80027de:	4b0f      	ldr	r3, [pc, #60]	@ (800281c <HAL_InitTick+0x40>)
 80027e0:	781c      	ldrb	r4, [r3, #0]
 80027e2:	b90c      	cbnz	r4, 80027e8 <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 80027e4:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 80027e6:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80027e8:	490d      	ldr	r1, [pc, #52]	@ (8002820 <HAL_InitTick+0x44>)
 80027ea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80027ee:	4605      	mov	r5, r0
 80027f0:	fbb2 fcf4 	udiv	ip, r2, r4
 80027f4:	6808      	ldr	r0, [r1, #0]
 80027f6:	fbb0 f0fc 	udiv	r0, r0, ip
 80027fa:	f000 ff7f 	bl	80036fc <HAL_SYSTICK_Config>
 80027fe:	4604      	mov	r4, r0
 8002800:	2800      	cmp	r0, #0
 8002802:	d1ef      	bne.n	80027e4 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002804:	2d0f      	cmp	r5, #15
 8002806:	d8ed      	bhi.n	80027e4 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002808:	4602      	mov	r2, r0
 800280a:	4629      	mov	r1, r5
 800280c:	f04f 30ff 	mov.w	r0, #4294967295
 8002810:	f000 ff2a 	bl	8003668 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002814:	4b03      	ldr	r3, [pc, #12]	@ (8002824 <HAL_InitTick+0x48>)
 8002816:	4620      	mov	r0, r4
 8002818:	601d      	str	r5, [r3, #0]
}
 800281a:	bd38      	pop	{r3, r4, r5, pc}
 800281c:	20000404 	.word	0x20000404
 8002820:	20000400 	.word	0x20000400
 8002824:	20000408 	.word	0x20000408

08002828 <HAL_Init>:
{
 8002828:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800282a:	2003      	movs	r0, #3
 800282c:	f000 ff0a 	bl	8003644 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002830:	2000      	movs	r0, #0
 8002832:	f7ff ffd3 	bl	80027dc <HAL_InitTick>
 8002836:	b110      	cbz	r0, 800283e <HAL_Init+0x16>
    status = HAL_ERROR;
 8002838:	2401      	movs	r4, #1
}
 800283a:	4620      	mov	r0, r4
 800283c:	bd10      	pop	{r4, pc}
 800283e:	4604      	mov	r4, r0
    HAL_MspInit();
 8002840:	f7ff febe 	bl	80025c0 <HAL_MspInit>
}
 8002844:	4620      	mov	r0, r4
 8002846:	bd10      	pop	{r4, pc}

08002848 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8002848:	4a03      	ldr	r2, [pc, #12]	@ (8002858 <HAL_IncTick+0x10>)
 800284a:	4b04      	ldr	r3, [pc, #16]	@ (800285c <HAL_IncTick+0x14>)
 800284c:	6811      	ldr	r1, [r2, #0]
 800284e:	7818      	ldrb	r0, [r3, #0]
 8002850:	4408      	add	r0, r1
 8002852:	6010      	str	r0, [r2, #0]
}
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	2000fa18 	.word	0x2000fa18
 800285c:	20000404 	.word	0x20000404

08002860 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002860:	4b01      	ldr	r3, [pc, #4]	@ (8002868 <HAL_GetTick+0x8>)
 8002862:	6818      	ldr	r0, [r3, #0]
}
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	2000fa18 	.word	0x2000fa18

0800286c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800286c:	b538      	push	{r3, r4, r5, lr}
 800286e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002870:	f7ff fff6 	bl	8002860 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002874:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8002876:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8002878:	d002      	beq.n	8002880 <HAL_Delay+0x14>
  {
    wait += (uint32_t)uwTickFreq;
 800287a:	4b16      	ldr	r3, [pc, #88]	@ (80028d4 <HAL_Delay+0x68>)
 800287c:	7818      	ldrb	r0, [r3, #0]
 800287e:	4404      	add	r4, r0
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002880:	f7ff ffee 	bl	8002860 <HAL_GetTick>
 8002884:	1b41      	subs	r1, r0, r5
 8002886:	42a1      	cmp	r1, r4
 8002888:	d222      	bcs.n	80028d0 <HAL_Delay+0x64>
 800288a:	f7ff ffe9 	bl	8002860 <HAL_GetTick>
 800288e:	1b42      	subs	r2, r0, r5
 8002890:	42a2      	cmp	r2, r4
 8002892:	d21d      	bcs.n	80028d0 <HAL_Delay+0x64>
 8002894:	f7ff ffe4 	bl	8002860 <HAL_GetTick>
 8002898:	1b43      	subs	r3, r0, r5
 800289a:	42a3      	cmp	r3, r4
 800289c:	d218      	bcs.n	80028d0 <HAL_Delay+0x64>
 800289e:	f7ff ffdf 	bl	8002860 <HAL_GetTick>
 80028a2:	1b40      	subs	r0, r0, r5
 80028a4:	42a0      	cmp	r0, r4
 80028a6:	d213      	bcs.n	80028d0 <HAL_Delay+0x64>
 80028a8:	f7ff ffda 	bl	8002860 <HAL_GetTick>
 80028ac:	1b41      	subs	r1, r0, r5
 80028ae:	42a1      	cmp	r1, r4
 80028b0:	d20e      	bcs.n	80028d0 <HAL_Delay+0x64>
 80028b2:	f7ff ffd5 	bl	8002860 <HAL_GetTick>
 80028b6:	1b42      	subs	r2, r0, r5
 80028b8:	42a2      	cmp	r2, r4
 80028ba:	d209      	bcs.n	80028d0 <HAL_Delay+0x64>
 80028bc:	f7ff ffd0 	bl	8002860 <HAL_GetTick>
 80028c0:	1b43      	subs	r3, r0, r5
 80028c2:	42a3      	cmp	r3, r4
 80028c4:	d204      	bcs.n	80028d0 <HAL_Delay+0x64>
 80028c6:	f7ff ffcb 	bl	8002860 <HAL_GetTick>
 80028ca:	1b40      	subs	r0, r0, r5
 80028cc:	42a0      	cmp	r0, r4
 80028ce:	d3d7      	bcc.n	8002880 <HAL_Delay+0x14>
  {
  }
}
 80028d0:	bd38      	pop	{r3, r4, r5, pc}
 80028d2:	bf00      	nop
 80028d4:	20000404 	.word	0x20000404

080028d8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80028d8:	b530      	push	{r4, r5, lr}
 80028da:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80028dc:	2300      	movs	r3, #0
 80028de:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 80028e0:	2800      	cmp	r0, #0
 80028e2:	d062      	beq.n	80029aa <HAL_ADC_Init+0xd2>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80028e4:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 80028e6:	4604      	mov	r4, r0
 80028e8:	2d00      	cmp	r5, #0
 80028ea:	f000 80c8 	beq.w	8002a7e <HAL_ADC_Init+0x1a6>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80028ee:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80028f0:	689a      	ldr	r2, [r3, #8]
 80028f2:	0092      	lsls	r2, r2, #2
 80028f4:	d505      	bpl.n	8002902 <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80028f6:	6898      	ldr	r0, [r3, #8]
 80028f8:	f020 4120 	bic.w	r1, r0, #2684354560	@ 0xa0000000
 80028fc:	f021 053f 	bic.w	r5, r1, #63	@ 0x3f
 8002900:	609d      	str	r5, [r3, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002902:	689a      	ldr	r2, [r3, #8]
 8002904:	00d5      	lsls	r5, r2, #3
 8002906:	d43d      	bmi.n	8002984 <HAL_ADC_Init+0xac>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002908:	496f      	ldr	r1, [pc, #444]	@ (8002ac8 <HAL_ADC_Init+0x1f0>)
 800290a:	4870      	ldr	r0, [pc, #448]	@ (8002acc <HAL_ADC_Init+0x1f4>)
 800290c:	680d      	ldr	r5, [r1, #0]
  MODIFY_REG(ADCx->CR,
 800290e:	6899      	ldr	r1, [r3, #8]
 8002910:	09aa      	lsrs	r2, r5, #6
 8002912:	fba0 0502 	umull	r0, r5, r0, r2
 8002916:	09aa      	lsrs	r2, r5, #6
 8002918:	f021 4010 	bic.w	r0, r1, #2415919104	@ 0x90000000
 800291c:	f020 0c3f 	bic.w	ip, r0, #63	@ 0x3f
 8002920:	3201      	adds	r2, #1
 8002922:	f04c 5180 	orr.w	r1, ip, #268435456	@ 0x10000000
 8002926:	0055      	lsls	r5, r2, #1
 8002928:	6099      	str	r1, [r3, #8]
 800292a:	9501      	str	r5, [sp, #4]
    while (wait_loop_index != 0UL)
 800292c:	9801      	ldr	r0, [sp, #4]
 800292e:	2800      	cmp	r0, #0
 8002930:	d028      	beq.n	8002984 <HAL_ADC_Init+0xac>
    {
      wait_loop_index--;
 8002932:	9a01      	ldr	r2, [sp, #4]
 8002934:	1e51      	subs	r1, r2, #1
 8002936:	9101      	str	r1, [sp, #4]
    while (wait_loop_index != 0UL)
 8002938:	9d01      	ldr	r5, [sp, #4]
 800293a:	b31d      	cbz	r5, 8002984 <HAL_ADC_Init+0xac>
      wait_loop_index--;
 800293c:	9801      	ldr	r0, [sp, #4]
 800293e:	1e42      	subs	r2, r0, #1
 8002940:	9201      	str	r2, [sp, #4]
    while (wait_loop_index != 0UL)
 8002942:	9901      	ldr	r1, [sp, #4]
 8002944:	b1f1      	cbz	r1, 8002984 <HAL_ADC_Init+0xac>
      wait_loop_index--;
 8002946:	9d01      	ldr	r5, [sp, #4]
 8002948:	1e68      	subs	r0, r5, #1
 800294a:	9001      	str	r0, [sp, #4]
    while (wait_loop_index != 0UL)
 800294c:	9a01      	ldr	r2, [sp, #4]
 800294e:	b1ca      	cbz	r2, 8002984 <HAL_ADC_Init+0xac>
      wait_loop_index--;
 8002950:	9901      	ldr	r1, [sp, #4]
 8002952:	1e4d      	subs	r5, r1, #1
 8002954:	9501      	str	r5, [sp, #4]
    while (wait_loop_index != 0UL)
 8002956:	9801      	ldr	r0, [sp, #4]
 8002958:	b1a0      	cbz	r0, 8002984 <HAL_ADC_Init+0xac>
      wait_loop_index--;
 800295a:	9a01      	ldr	r2, [sp, #4]
 800295c:	1e51      	subs	r1, r2, #1
 800295e:	9101      	str	r1, [sp, #4]
    while (wait_loop_index != 0UL)
 8002960:	9d01      	ldr	r5, [sp, #4]
 8002962:	b17d      	cbz	r5, 8002984 <HAL_ADC_Init+0xac>
      wait_loop_index--;
 8002964:	9801      	ldr	r0, [sp, #4]
 8002966:	1e42      	subs	r2, r0, #1
 8002968:	9201      	str	r2, [sp, #4]
    while (wait_loop_index != 0UL)
 800296a:	9901      	ldr	r1, [sp, #4]
 800296c:	b151      	cbz	r1, 8002984 <HAL_ADC_Init+0xac>
      wait_loop_index--;
 800296e:	9d01      	ldr	r5, [sp, #4]
 8002970:	1e68      	subs	r0, r5, #1
 8002972:	9001      	str	r0, [sp, #4]
    while (wait_loop_index != 0UL)
 8002974:	9a01      	ldr	r2, [sp, #4]
 8002976:	b12a      	cbz	r2, 8002984 <HAL_ADC_Init+0xac>
      wait_loop_index--;
 8002978:	9901      	ldr	r1, [sp, #4]
 800297a:	1e4d      	subs	r5, r1, #1
 800297c:	9501      	str	r5, [sp, #4]
    while (wait_loop_index != 0UL)
 800297e:	9801      	ldr	r0, [sp, #4]
 8002980:	2800      	cmp	r0, #0
 8002982:	d1d6      	bne.n	8002932 <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002984:	689a      	ldr	r2, [r3, #8]
 8002986:	00d0      	lsls	r0, r2, #3
 8002988:	d412      	bmi.n	80029b0 <HAL_ADC_Init+0xd8>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800298a:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800298c:	f041 0510 	orr.w	r5, r1, #16
 8002990:	65a5      	str	r5, [r4, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002992:	6de2      	ldr	r2, [r4, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002994:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002996:	4302      	orrs	r2, r0
 8002998:	65e2      	str	r2, [r4, #92]	@ 0x5c
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800299a:	6899      	ldr	r1, [r3, #8]
 800299c:	0749      	lsls	r1, r1, #29
 800299e:	d50c      	bpl.n	80029ba <HAL_ADC_Init+0xe2>
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80029a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029a2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80029a4:	f040 0210 	orr.w	r2, r0, #16
 80029a8:	65a2      	str	r2, [r4, #88]	@ 0x58
    return HAL_ERROR;
 80029aa:	2001      	movs	r0, #1
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 80029ac:	b003      	add	sp, #12
 80029ae:	bd30      	pop	{r4, r5, pc}
 80029b0:	6899      	ldr	r1, [r3, #8]
 80029b2:	0749      	lsls	r1, r1, #29
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029b4:	f04f 0000 	mov.w	r0, #0
 80029b8:	d4f2      	bmi.n	80029a0 <HAL_ADC_Init+0xc8>
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80029ba:	6da5      	ldr	r5, [r4, #88]	@ 0x58
 80029bc:	06ea      	lsls	r2, r5, #27
 80029be:	d4f0      	bmi.n	80029a2 <HAL_ADC_Init+0xca>
    ADC_STATE_CLR_SET(hadc->State,
 80029c0:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80029c2:	f422 7181 	bic.w	r1, r2, #258	@ 0x102
 80029c6:	f041 0502 	orr.w	r5, r1, #2
 80029ca:	65a5      	str	r5, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80029cc:	689a      	ldr	r2, [r3, #8]
 80029ce:	07d5      	lsls	r5, r2, #31
 80029d0:	d410      	bmi.n	80029f4 <HAL_ADC_Init+0x11c>
 80029d2:	4d3f      	ldr	r5, [pc, #252]	@ (8002ad0 <HAL_ADC_Init+0x1f8>)
 80029d4:	493f      	ldr	r1, [pc, #252]	@ (8002ad4 <HAL_ADC_Init+0x1fc>)
 80029d6:	6889      	ldr	r1, [r1, #8]
 80029d8:	68aa      	ldr	r2, [r5, #8]
 80029da:	4d3f      	ldr	r5, [pc, #252]	@ (8002ad8 <HAL_ADC_Init+0x200>)
 80029dc:	430a      	orrs	r2, r1
 80029de:	68a9      	ldr	r1, [r5, #8]
 80029e0:	430a      	orrs	r2, r1
 80029e2:	07d1      	lsls	r1, r2, #31
 80029e4:	d406      	bmi.n	80029f4 <HAL_ADC_Init+0x11c>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80029e6:	493d      	ldr	r1, [pc, #244]	@ (8002adc <HAL_ADC_Init+0x204>)
 80029e8:	6865      	ldr	r5, [r4, #4]
 80029ea:	688a      	ldr	r2, [r1, #8]
 80029ec:	f422 127c 	bic.w	r2, r2, #4128768	@ 0x3f0000
 80029f0:	432a      	orrs	r2, r5
 80029f2:	608a      	str	r2, [r1, #8]
                 hadc->Init.DataAlign                                                   |
 80029f4:	68e5      	ldr	r5, [r4, #12]
 80029f6:	6b62      	ldr	r2, [r4, #52]	@ 0x34
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80029f8:	f894 1020 	ldrb.w	r1, [r4, #32]
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80029fc:	f894 c019 	ldrb.w	ip, [r4, #25]
                 hadc->Init.DataAlign                                                   |
 8002a00:	432a      	orrs	r2, r5
 8002a02:	68a5      	ldr	r5, [r4, #8]
 8002a04:	432a      	orrs	r2, r5
 8002a06:	ea42 324c 	orr.w	r2, r2, ip, lsl #13
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a0a:	2901      	cmp	r1, #1
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a0c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a10:	d043      	beq.n	8002a9a <HAL_ADC_Init+0x1c2>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a12:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002a14:	b121      	cbz	r1, 8002a20 <HAL_ADC_Init+0x148>
                   | hadc->Init.ExternalTrigConvEdge
 8002a16:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a18:	f401 7170 	and.w	r1, r1, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002a1c:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a1e:	430a      	orrs	r2, r1
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002a20:	68dd      	ldr	r5, [r3, #12]
 8002a22:	492f      	ldr	r1, [pc, #188]	@ (8002ae0 <HAL_ADC_Init+0x208>)
 8002a24:	4029      	ands	r1, r5
 8002a26:	4311      	orrs	r1, r2
 8002a28:	60d9      	str	r1, [r3, #12]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002a2a:	689a      	ldr	r2, [r3, #8]
 8002a2c:	0712      	lsls	r2, r2, #28
 8002a2e:	d417      	bmi.n	8002a60 <HAL_ADC_Init+0x188>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002a30:	68d9      	ldr	r1, [r3, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002a32:	f894 2030 	ldrb.w	r2, [r4, #48]	@ 0x30
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002a36:	f894 c018 	ldrb.w	ip, [r4, #24]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002a3a:	f421 4580 	bic.w	r5, r1, #16384	@ 0x4000
 8002a3e:	f025 0106 	bic.w	r1, r5, #6
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002a42:	0055      	lsls	r5, r2, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002a44:	ea45 328c 	orr.w	r2, r5, ip, lsl #14
 8002a48:	6ce5      	ldr	r5, [r4, #76]	@ 0x4c
 8002a4a:	432a      	orrs	r2, r5
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002a4c:	430a      	orrs	r2, r1
 8002a4e:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8002a50:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 8002a54:	2901      	cmp	r1, #1
 8002a56:	d025      	beq.n	8002aa4 <HAL_ADC_Init+0x1cc>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002a58:	691a      	ldr	r2, [r3, #16]
 8002a5a:	f022 0501 	bic.w	r5, r2, #1
 8002a5e:	611d      	str	r5, [r3, #16]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002a60:	6921      	ldr	r1, [r4, #16]
 8002a62:	2901      	cmp	r1, #1
 8002a64:	d011      	beq.n	8002a8a <HAL_ADC_Init+0x1b2>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002a66:	6b1d      	ldr	r5, [r3, #48]	@ 0x30
 8002a68:	f025 020f 	bic.w	r2, r5, #15
 8002a6c:	631a      	str	r2, [r3, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002a6e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002a70:	f023 0503 	bic.w	r5, r3, #3
 8002a74:	f045 0101 	orr.w	r1, r5, #1
 8002a78:	65a1      	str	r1, [r4, #88]	@ 0x58
}
 8002a7a:	b003      	add	sp, #12
 8002a7c:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8002a7e:	f7fd fd85 	bl	800058c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002a82:	65e5      	str	r5, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 8002a84:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
 8002a88:	e731      	b.n	80028ee <HAL_ADC_Init+0x16>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002a8a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002a8c:	69e5      	ldr	r5, [r4, #28]
 8002a8e:	f021 010f 	bic.w	r1, r1, #15
 8002a92:	1e6a      	subs	r2, r5, #1
 8002a94:	430a      	orrs	r2, r1
 8002a96:	631a      	str	r2, [r3, #48]	@ 0x30
 8002a98:	e7e9      	b.n	8002a6e <HAL_ADC_Init+0x196>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002a9a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002a9c:	1e4d      	subs	r5, r1, #1
 8002a9e:	ea42 4245 	orr.w	r2, r2, r5, lsl #17
 8002aa2:	e7b6      	b.n	8002a12 <HAL_ADC_Init+0x13a>
        MODIFY_REG(hadc->Instance->CFGR2,
 8002aa4:	6919      	ldr	r1, [r3, #16]
 8002aa6:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8002aa8:	f421 65ff 	bic.w	r5, r1, #2040	@ 0x7f8
 8002aac:	f025 0104 	bic.w	r1, r5, #4
 8002ab0:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 8002ab2:	432a      	orrs	r2, r5
 8002ab4:	430a      	orrs	r2, r1
 8002ab6:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002ab8:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8002aba:	430a      	orrs	r2, r1
 8002abc:	432a      	orrs	r2, r5
 8002abe:	f042 0201 	orr.w	r2, r2, #1
 8002ac2:	611a      	str	r2, [r3, #16]
 8002ac4:	e7cc      	b.n	8002a60 <HAL_ADC_Init+0x188>
 8002ac6:	bf00      	nop
 8002ac8:	20000400 	.word	0x20000400
 8002acc:	053e2d63 	.word	0x053e2d63
 8002ad0:	50040100 	.word	0x50040100
 8002ad4:	50040000 	.word	0x50040000
 8002ad8:	50040200 	.word	0x50040200
 8002adc:	50040300 	.word	0x50040300
 8002ae0:	fff0c007 	.word	0xfff0c007

08002ae4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002ae4:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ae6:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8002ae8:	f7fd fe8c 	bl	8000804 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002aec:	bd08      	pop	{r3, pc}
 8002aee:	bf00      	nop

08002af0 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop

08002af4 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002af4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002af6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002af8:	f012 0f50 	tst.w	r2, #80	@ 0x50
{
 8002afc:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002afe:	6d9c      	ldr	r4, [r3, #88]	@ 0x58
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002b00:	d11d      	bne.n	8002b3e <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002b02:	6818      	ldr	r0, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b04:	f444 7200 	orr.w	r2, r4, #512	@ 0x200
 8002b08:	659a      	str	r2, [r3, #88]	@ 0x58
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002b0a:	6804      	ldr	r4, [r0, #0]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002b0c:	68c1      	ldr	r1, [r0, #12]
 8002b0e:	f014 0f08 	tst.w	r4, #8
 8002b12:	d01b      	beq.n	8002b4c <ADC_DMAConvCplt+0x58>
 8002b14:	f411 6f40 	tst.w	r1, #3072	@ 0xc00
 8002b18:	d10d      	bne.n	8002b36 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002b1a:	68c0      	ldr	r0, [r0, #12]
 8002b1c:	0484      	lsls	r4, r0, #18
 8002b1e:	d40a      	bmi.n	8002b36 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b20:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002b22:	f422 7480 	bic.w	r4, r2, #256	@ 0x100
 8002b26:	659c      	str	r4, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002b28:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8002b2a:	04c9      	lsls	r1, r1, #19
 8002b2c:	d403      	bmi.n	8002b36 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b2e:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8002b30:	f040 0201 	orr.w	r2, r0, #1
 8002b34:	659a      	str	r2, [r3, #88]	@ 0x58
    HAL_ADC_ConvCpltCallback(hadc);
 8002b36:	4618      	mov	r0, r3
 8002b38:	f7fd fe42 	bl	80007c0 <HAL_ADC_ConvCpltCallback>
}
 8002b3c:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002b3e:	06e2      	lsls	r2, r4, #27
 8002b40:	d40a      	bmi.n	8002b58 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b42:	6d19      	ldr	r1, [r3, #80]	@ 0x50
}
 8002b44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b48:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8002b4a:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002b4c:	0788      	lsls	r0, r1, #30
 8002b4e:	d5e7      	bpl.n	8002b20 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7fd fe35 	bl	80007c0 <HAL_ADC_ConvCpltCallback>
 8002b56:	e7f1      	b.n	8002b3c <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f7ff ffc9 	bl	8002af0 <HAL_ADC_ErrorCallback>
}
 8002b5e:	bd10      	pop	{r4, pc}

08002b60 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b60:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 8002b62:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002b64:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8002b66:	f043 0140 	orr.w	r1, r3, #64	@ 0x40
 8002b6a:	6581      	str	r1, [r0, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002b6c:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8002b6e:	f042 0304 	orr.w	r3, r2, #4
 8002b72:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002b74:	f7ff ffbc 	bl	8002af0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b78:	bd08      	pop	{r3, pc}
 8002b7a:	bf00      	nop

08002b7c <HAL_ADC_ConfigChannel>:
{
 8002b7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hadc);
 8002b80:	f890 2054 	ldrb.w	r2, [r0, #84]	@ 0x54
{
 8002b84:	b082      	sub	sp, #8
 8002b86:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8002b88:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8002b8a:	f04f 0000 	mov.w	r0, #0
 8002b8e:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8002b90:	f000 8162 	beq.w	8002e58 <HAL_ADC_ConfigChannel+0x2dc>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b94:	681c      	ldr	r4, [r3, #0]
  __HAL_LOCK(hadc);
 8002b96:	2001      	movs	r0, #1
 8002b98:	f883 0054 	strb.w	r0, [r3, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b9c:	68a5      	ldr	r5, [r4, #8]
 8002b9e:	f015 0604 	ands.w	r6, r5, #4
 8002ba2:	d154      	bne.n	8002c4e <HAL_ADC_ConfigChannel+0xd2>
    uint32_t config_rank = pConfig->Rank;
 8002ba4:	684f      	ldr	r7, [r1, #4]
    if (pConfig->Rank <= 5U)
 8002ba6:	2f05      	cmp	r7, #5
 8002ba8:	f240 8097 	bls.w	8002cda <HAL_ADC_ConfigChannel+0x15e>
  MODIFY_REG(*preg,
 8002bac:	f007 051f 	and.w	r5, r7, #31
 8002bb0:	201f      	movs	r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002bb2:	09ba      	lsrs	r2, r7, #6
  MODIFY_REG(*preg,
 8002bb4:	fa00 f705 	lsl.w	r7, r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002bb8:	f002 060c 	and.w	r6, r2, #12
  MODIFY_REG(*preg,
 8002bbc:	ea6f 0e07 	mvn.w	lr, r7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002bc0:	f104 0830 	add.w	r8, r4, #48	@ 0x30
  MODIFY_REG(*preg,
 8002bc4:	680a      	ldr	r2, [r1, #0]
 8002bc6:	f858 0006 	ldr.w	r0, [r8, r6]
 8002bca:	f3c2 6784 	ubfx	r7, r2, #26, #5
 8002bce:	40af      	lsls	r7, r5
 8002bd0:	ea00 050e 	and.w	r5, r0, lr
 8002bd4:	432f      	orrs	r7, r5
 8002bd6:	f848 7006 	str.w	r7, [r8, r6]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002bda:	68a6      	ldr	r6, [r4, #8]
 8002bdc:	0777      	lsls	r7, r6, #29
 8002bde:	d540      	bpl.n	8002c62 <HAL_ADC_ConfigChannel+0xe6>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002be0:	68a2      	ldr	r2, [r4, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002be2:	680a      	ldr	r2, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002be4:	68a6      	ldr	r6, [r4, #8]
 8002be6:	07f5      	lsls	r5, r6, #31
 8002be8:	d412      	bmi.n	8002c10 <HAL_ADC_ConfigChannel+0x94>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002bea:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8002bec:	48b0      	ldr	r0, [pc, #704]	@ (8002eb0 <HAL_ADC_ConfigChannel+0x334>)
 8002bee:	f8d4 50b0 	ldr.w	r5, [r4, #176]	@ 0xb0
 8002bf2:	f006 0718 	and.w	r7, r6, #24
 8002bf6:	40f8      	lsrs	r0, r7
 8002bf8:	f3c2 0712 	ubfx	r7, r2, #0, #19
 8002bfc:	4010      	ands	r0, r2
 8002bfe:	ea25 0507 	bic.w	r5, r5, r7
 8002c02:	4328      	orrs	r0, r5
 8002c04:	f8c4 00b0 	str.w	r0, [r4, #176]	@ 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c08:	48aa      	ldr	r0, [pc, #680]	@ (8002eb4 <HAL_ADC_ConfigChannel+0x338>)
 8002c0a:	4286      	cmp	r6, r0
 8002c0c:	f000 80d2 	beq.w	8002db4 <HAL_ADC_ConfigChannel+0x238>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002c10:	49a9      	ldr	r1, [pc, #676]	@ (8002eb8 <HAL_ADC_ConfigChannel+0x33c>)
 8002c12:	420a      	tst	r2, r1
 8002c14:	d019      	beq.n	8002c4a <HAL_ADC_ConfigChannel+0xce>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002c16:	48a9      	ldr	r0, [pc, #676]	@ (8002ebc <HAL_ADC_ConfigChannel+0x340>)
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c18:	4da9      	ldr	r5, [pc, #676]	@ (8002ec0 <HAL_ADC_ConfigChannel+0x344>)
 8002c1a:	6887      	ldr	r7, [r0, #8]
 8002c1c:	42aa      	cmp	r2, r5
 8002c1e:	f007 76e0 	and.w	r6, r7, #29360128	@ 0x1c00000
 8002c22:	d06f      	beq.n	8002d04 <HAL_ADC_ConfigChannel+0x188>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002c24:	49a7      	ldr	r1, [pc, #668]	@ (8002ec4 <HAL_ADC_ConfigChannel+0x348>)
 8002c26:	428a      	cmp	r2, r1
 8002c28:	f000 811a 	beq.w	8002e60 <HAL_ADC_ConfigChannel+0x2e4>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002c2c:	4da6      	ldr	r5, [pc, #664]	@ (8002ec8 <HAL_ADC_ConfigChannel+0x34c>)
 8002c2e:	42aa      	cmp	r2, r5
 8002c30:	d10b      	bne.n	8002c4a <HAL_ADC_ConfigChannel+0xce>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002c32:	027a      	lsls	r2, r7, #9
 8002c34:	d409      	bmi.n	8002c4a <HAL_ADC_ConfigChannel+0xce>
        if (ADC_VREFINT_INSTANCE(hadc))
 8002c36:	4aa5      	ldr	r2, [pc, #660]	@ (8002ecc <HAL_ADC_ConfigChannel+0x350>)
 8002c38:	4294      	cmp	r4, r2
 8002c3a:	d106      	bne.n	8002c4a <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002c3c:	6884      	ldr	r4, [r0, #8]
 8002c3e:	f024 77e0 	bic.w	r7, r4, #29360128	@ 0x1c00000
 8002c42:	4337      	orrs	r7, r6
 8002c44:	f447 0680 	orr.w	r6, r7, #4194304	@ 0x400000
 8002c48:	6086      	str	r6, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c4a:	2000      	movs	r0, #0
 8002c4c:	e003      	b.n	8002c56 <HAL_ADC_ConfigChannel+0xda>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c4e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002c50:	f042 0720 	orr.w	r7, r2, #32
 8002c54:	659f      	str	r7, [r3, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 8002c56:	2600      	movs	r6, #0
 8002c58:	f883 6054 	strb.w	r6, [r3, #84]	@ 0x54
}
 8002c5c:	b002      	add	sp, #8
 8002c5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002c62:	68a7      	ldr	r7, [r4, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002c64:	680a      	ldr	r2, [r1, #0]
 8002c66:	073e      	lsls	r6, r7, #28
 8002c68:	d4bc      	bmi.n	8002be4 <HAL_ADC_ConfigChannel+0x68>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002c6a:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 8002c6c:	f3c2 5604 	ubfx	r6, r2, #20, #5
 8002c70:	2007      	movs	r0, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002c72:	0dd2      	lsrs	r2, r2, #23
  MODIFY_REG(*preg,
 8002c74:	40b0      	lsls	r0, r6
 8002c76:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002c7a:	f002 0c04 	and.w	ip, r2, #4
 8002c7e:	f104 0814 	add.w	r8, r4, #20
  MODIFY_REG(*preg,
 8002c82:	ea6f 0200 	mvn.w	r2, r0
 8002c86:	f000 8152 	beq.w	8002f2e <HAL_ADC_ConfigChannel+0x3b2>
 8002c8a:	f858 700c 	ldr.w	r7, [r8, ip]
 8002c8e:	40b5      	lsls	r5, r6
 8002c90:	403a      	ands	r2, r7
 8002c92:	432a      	orrs	r2, r5
 8002c94:	f848 200c 	str.w	r2, [r8, ip]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002c98:	6965      	ldr	r5, [r4, #20]
 8002c9a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8002c9e:	6166      	str	r6, [r4, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002ca0:	e9d1 7004 	ldrd	r7, r0, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002ca4:	680a      	ldr	r2, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002ca6:	68e5      	ldr	r5, [r4, #12]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002ca8:	2f04      	cmp	r7, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002caa:	f104 0660 	add.w	r6, r4, #96	@ 0x60
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002cae:	4694      	mov	ip, r2
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002cb0:	f000 8116 	beq.w	8002ee0 <HAL_ADC_ConfigChannel+0x364>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002cb4:	f3c5 05c1 	ubfx	r5, r5, #3, #2
 8002cb8:	006d      	lsls	r5, r5, #1
  MODIFY_REG(*preg,
 8002cba:	f856 c027 	ldr.w	ip, [r6, r7, lsl #2]
 8002cbe:	40a8      	lsls	r0, r5
 8002cc0:	4d83      	ldr	r5, [pc, #524]	@ (8002ed0 <HAL_ADC_ConfigChannel+0x354>)
 8002cc2:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8002cc6:	ea0c 0505 	and.w	r5, ip, r5
 8002cca:	4315      	orrs	r5, r2
 8002ccc:	4328      	orrs	r0, r5
 8002cce:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8002cd2:	f846 0027 	str.w	r0, [r6, r7, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002cd6:	680a      	ldr	r2, [r1, #0]
}
 8002cd8:	e784      	b.n	8002be4 <HAL_ADC_ConfigChannel+0x68>
      switch (pConfig->Rank)
 8002cda:	1ebd      	subs	r5, r7, #2
 8002cdc:	2d03      	cmp	r5, #3
 8002cde:	d903      	bls.n	8002ce8 <HAL_ADC_ConfigChannel+0x16c>
    if (pConfig->Rank <= 5U)
 8002ce0:	f46f 6ef8 	mvn.w	lr, #1984	@ 0x7c0
 8002ce4:	2506      	movs	r5, #6
 8002ce6:	e76b      	b.n	8002bc0 <HAL_ADC_ConfigChannel+0x44>
 8002ce8:	4e7a      	ldr	r6, [pc, #488]	@ (8002ed4 <HAL_ADC_ConfigChannel+0x358>)
 8002cea:	f856 0025 	ldr.w	r0, [r6, r5, lsl #2]
  MODIFY_REG(*preg,
 8002cee:	271f      	movs	r7, #31
 8002cf0:	f000 051f 	and.w	r5, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002cf4:	0982      	lsrs	r2, r0, #6
  MODIFY_REG(*preg,
 8002cf6:	fa07 f005 	lsl.w	r0, r7, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002cfa:	f002 060c 	and.w	r6, r2, #12
  MODIFY_REG(*preg,
 8002cfe:	ea6f 0e00 	mvn.w	lr, r0
 8002d02:	e75d      	b.n	8002bc0 <HAL_ADC_ConfigChannel+0x44>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002d04:	0238      	lsls	r0, r7, #8
 8002d06:	d4a0      	bmi.n	8002c4a <HAL_ADC_ConfigChannel+0xce>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d08:	4870      	ldr	r0, [pc, #448]	@ (8002ecc <HAL_ADC_ConfigChannel+0x350>)
 8002d0a:	4284      	cmp	r4, r0
 8002d0c:	d003      	beq.n	8002d16 <HAL_ADC_ConfigChannel+0x19a>
 8002d0e:	f500 7100 	add.w	r1, r0, #512	@ 0x200
 8002d12:	428c      	cmp	r4, r1
 8002d14:	d199      	bne.n	8002c4a <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002d16:	4d69      	ldr	r5, [pc, #420]	@ (8002ebc <HAL_ADC_ConfigChannel+0x340>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d18:	4c6f      	ldr	r4, [pc, #444]	@ (8002ed8 <HAL_ADC_ConfigChannel+0x35c>)
 8002d1a:	68aa      	ldr	r2, [r5, #8]
 8002d1c:	496f      	ldr	r1, [pc, #444]	@ (8002edc <HAL_ADC_ConfigChannel+0x360>)
 8002d1e:	f022 77e0 	bic.w	r7, r2, #29360128	@ 0x1c00000
 8002d22:	4337      	orrs	r7, r6
 8002d24:	f447 0600 	orr.w	r6, r7, #8388608	@ 0x800000
 8002d28:	60ae      	str	r6, [r5, #8]
 8002d2a:	6820      	ldr	r0, [r4, #0]
 8002d2c:	0985      	lsrs	r5, r0, #6
 8002d2e:	fba1 1405 	umull	r1, r4, r1, r5
 8002d32:	09a2      	lsrs	r2, r4, #6
 8002d34:	3201      	adds	r2, #1
 8002d36:	eb02 0742 	add.w	r7, r2, r2, lsl #1
 8002d3a:	00be      	lsls	r6, r7, #2
 8002d3c:	9601      	str	r6, [sp, #4]
          while (wait_loop_index != 0UL)
 8002d3e:	9801      	ldr	r0, [sp, #4]
 8002d40:	2800      	cmp	r0, #0
 8002d42:	d082      	beq.n	8002c4a <HAL_ADC_ConfigChannel+0xce>
            wait_loop_index--;
 8002d44:	9901      	ldr	r1, [sp, #4]
 8002d46:	1e4d      	subs	r5, r1, #1
 8002d48:	9501      	str	r5, [sp, #4]
          while (wait_loop_index != 0UL)
 8002d4a:	9c01      	ldr	r4, [sp, #4]
 8002d4c:	2c00      	cmp	r4, #0
 8002d4e:	f43f af7c 	beq.w	8002c4a <HAL_ADC_ConfigChannel+0xce>
            wait_loop_index--;
 8002d52:	9a01      	ldr	r2, [sp, #4]
 8002d54:	1e57      	subs	r7, r2, #1
 8002d56:	9701      	str	r7, [sp, #4]
          while (wait_loop_index != 0UL)
 8002d58:	9e01      	ldr	r6, [sp, #4]
 8002d5a:	2e00      	cmp	r6, #0
 8002d5c:	f43f af75 	beq.w	8002c4a <HAL_ADC_ConfigChannel+0xce>
            wait_loop_index--;
 8002d60:	9801      	ldr	r0, [sp, #4]
 8002d62:	1e41      	subs	r1, r0, #1
 8002d64:	9101      	str	r1, [sp, #4]
          while (wait_loop_index != 0UL)
 8002d66:	9d01      	ldr	r5, [sp, #4]
 8002d68:	2d00      	cmp	r5, #0
 8002d6a:	f43f af6e 	beq.w	8002c4a <HAL_ADC_ConfigChannel+0xce>
            wait_loop_index--;
 8002d6e:	9c01      	ldr	r4, [sp, #4]
 8002d70:	1e62      	subs	r2, r4, #1
 8002d72:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8002d74:	9f01      	ldr	r7, [sp, #4]
 8002d76:	2f00      	cmp	r7, #0
 8002d78:	f43f af67 	beq.w	8002c4a <HAL_ADC_ConfigChannel+0xce>
            wait_loop_index--;
 8002d7c:	9e01      	ldr	r6, [sp, #4]
 8002d7e:	1e70      	subs	r0, r6, #1
 8002d80:	9001      	str	r0, [sp, #4]
          while (wait_loop_index != 0UL)
 8002d82:	9901      	ldr	r1, [sp, #4]
 8002d84:	2900      	cmp	r1, #0
 8002d86:	f43f af60 	beq.w	8002c4a <HAL_ADC_ConfigChannel+0xce>
            wait_loop_index--;
 8002d8a:	9d01      	ldr	r5, [sp, #4]
 8002d8c:	1e6c      	subs	r4, r5, #1
 8002d8e:	9401      	str	r4, [sp, #4]
          while (wait_loop_index != 0UL)
 8002d90:	9a01      	ldr	r2, [sp, #4]
 8002d92:	2a00      	cmp	r2, #0
 8002d94:	f43f af59 	beq.w	8002c4a <HAL_ADC_ConfigChannel+0xce>
            wait_loop_index--;
 8002d98:	9f01      	ldr	r7, [sp, #4]
 8002d9a:	1e7e      	subs	r6, r7, #1
 8002d9c:	9601      	str	r6, [sp, #4]
          while (wait_loop_index != 0UL)
 8002d9e:	9801      	ldr	r0, [sp, #4]
 8002da0:	2800      	cmp	r0, #0
 8002da2:	f43f af52 	beq.w	8002c4a <HAL_ADC_ConfigChannel+0xce>
            wait_loop_index--;
 8002da6:	9901      	ldr	r1, [sp, #4]
 8002da8:	1e4d      	subs	r5, r1, #1
 8002daa:	9501      	str	r5, [sp, #4]
          while (wait_loop_index != 0UL)
 8002dac:	9c01      	ldr	r4, [sp, #4]
 8002dae:	2c00      	cmp	r4, #0
 8002db0:	d1c8      	bne.n	8002d44 <HAL_ADC_ConfigChannel+0x1c8>
 8002db2:	e74a      	b.n	8002c4a <HAL_ADC_ConfigChannel+0xce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002db4:	2f00      	cmp	r7, #0
 8002db6:	d067      	beq.n	8002e88 <HAL_ADC_ConfigChannel+0x30c>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db8:	fa92 f6a2 	rbit	r6, r2
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002dbc:	2e00      	cmp	r6, #0
 8002dbe:	f000 80c0 	beq.w	8002f42 <HAL_ADC_ConfigChannel+0x3c6>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8002dc2:	fab6 f786 	clz	r7, r6
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dc6:	3701      	adds	r7, #1
 8002dc8:	f007 051f 	and.w	r5, r7, #31
 8002dcc:	2d09      	cmp	r5, #9
 8002dce:	f240 80b8 	bls.w	8002f42 <HAL_ADC_ConfigChannel+0x3c6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd2:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8002dd6:	2800      	cmp	r0, #0
 8002dd8:	f000 8150 	beq.w	800307c <HAL_ADC_ConfigChannel+0x500>
  return __builtin_clz(value);
 8002ddc:	fab0 f680 	clz	r6, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002de0:	3601      	adds	r6, #1
 8002de2:	06b7      	lsls	r7, r6, #26
 8002de4:	f007 40f8 	and.w	r0, r7, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de8:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8002dec:	2d00      	cmp	r5, #0
 8002dee:	f000 814a 	beq.w	8003086 <HAL_ADC_ConfigChannel+0x50a>
  return __builtin_clz(value);
 8002df2:	fab5 f685 	clz	r6, r5
 8002df6:	3601      	adds	r6, #1
 8002df8:	f006 071f 	and.w	r7, r6, #31
 8002dfc:	2501      	movs	r5, #1
 8002dfe:	fa05 f607 	lsl.w	r6, r5, r7
 8002e02:	4330      	orrs	r0, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e04:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8002e08:	2a00      	cmp	r2, #0
 8002e0a:	f000 813a 	beq.w	8003082 <HAL_ADC_ConfigChannel+0x506>
  return __builtin_clz(value);
 8002e0e:	fab2 f782 	clz	r7, r2
 8002e12:	1c7d      	adds	r5, r7, #1
 8002e14:	f005 071f 	and.w	r7, r5, #31
 8002e18:	f04f 0803 	mov.w	r8, #3
 8002e1c:	f06f 0c1d 	mvn.w	ip, #29
 8002e20:	fb18 c607 	smlabb	r6, r8, r7, ip
 8002e24:	0532      	lsls	r2, r6, #20
 8002e26:	f042 7500 	orr.w	r5, r2, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e2a:	4305      	orrs	r5, r0
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002e2c:	0de8      	lsrs	r0, r5, #23
  MODIFY_REG(*preg,
 8002e2e:	688f      	ldr	r7, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002e30:	f000 0804 	and.w	r8, r0, #4
 8002e34:	f104 0614 	add.w	r6, r4, #20
  MODIFY_REG(*preg,
 8002e38:	f3c5 5204 	ubfx	r2, r5, #20, #5
 8002e3c:	fa07 f502 	lsl.w	r5, r7, r2
 8002e40:	f856 0008 	ldr.w	r0, [r6, r8]
 8002e44:	2707      	movs	r7, #7
 8002e46:	fa07 fc02 	lsl.w	ip, r7, r2
 8002e4a:	ea20 020c 	bic.w	r2, r0, ip
 8002e4e:	432a      	orrs	r2, r5
 8002e50:	f846 2008 	str.w	r2, [r6, r8]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002e54:	680a      	ldr	r2, [r1, #0]
}
 8002e56:	e6db      	b.n	8002c10 <HAL_ADC_ConfigChannel+0x94>
  __HAL_LOCK(hadc);
 8002e58:	2002      	movs	r0, #2
}
 8002e5a:	b002      	add	sp, #8
 8002e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002e60:	01f9      	lsls	r1, r7, #7
 8002e62:	f53f aef2 	bmi.w	8002c4a <HAL_ADC_ConfigChannel+0xce>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002e66:	4819      	ldr	r0, [pc, #100]	@ (8002ecc <HAL_ADC_ConfigChannel+0x350>)
 8002e68:	4284      	cmp	r4, r0
 8002e6a:	d004      	beq.n	8002e76 <HAL_ADC_ConfigChannel+0x2fa>
 8002e6c:	f500 7100 	add.w	r1, r0, #512	@ 0x200
 8002e70:	428c      	cmp	r4, r1
 8002e72:	f47f aeea 	bne.w	8002c4a <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002e76:	4d11      	ldr	r5, [pc, #68]	@ (8002ebc <HAL_ADC_ConfigChannel+0x340>)
 8002e78:	68aa      	ldr	r2, [r5, #8]
 8002e7a:	f022 74e0 	bic.w	r4, r2, #29360128	@ 0x1c00000
 8002e7e:	4334      	orrs	r4, r6
 8002e80:	f044 7780 	orr.w	r7, r4, #16777216	@ 0x1000000
 8002e84:	60af      	str	r7, [r5, #8]
}
 8002e86:	e6e0      	b.n	8002c4a <HAL_ADC_ConfigChannel+0xce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e88:	0e90      	lsrs	r0, r2, #26
 8002e8a:	3001      	adds	r0, #1
 8002e8c:	f000 051f 	and.w	r5, r0, #31
 8002e90:	0682      	lsls	r2, r0, #26
 8002e92:	2001      	movs	r0, #1
 8002e94:	f002 47f8 	and.w	r7, r2, #2080374784	@ 0x7c000000
 8002e98:	40a8      	lsls	r0, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e9a:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e9c:	ea40 0007 	orr.w	r0, r0, r7
 8002ea0:	eb05 0645 	add.w	r6, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ea4:	d972      	bls.n	8002f8c <HAL_ADC_ConfigChannel+0x410>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002ea6:	3e1e      	subs	r6, #30
 8002ea8:	0535      	lsls	r5, r6, #20
 8002eaa:	f045 7500 	orr.w	r5, r5, #33554432	@ 0x2000000
 8002eae:	e7bc      	b.n	8002e2a <HAL_ADC_ConfigChannel+0x2ae>
 8002eb0:	0007ffff 	.word	0x0007ffff
 8002eb4:	407f0000 	.word	0x407f0000
 8002eb8:	80080000 	.word	0x80080000
 8002ebc:	50040300 	.word	0x50040300
 8002ec0:	c7520000 	.word	0xc7520000
 8002ec4:	cb840000 	.word	0xcb840000
 8002ec8:	80000001 	.word	0x80000001
 8002ecc:	50040000 	.word	0x50040000
 8002ed0:	03fff000 	.word	0x03fff000
 8002ed4:	080085e8 	.word	0x080085e8
 8002ed8:	20000400 	.word	0x20000400
 8002edc:	053e2d63 	.word	0x053e2d63
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ee0:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8002ee2:	6e25      	ldr	r5, [r4, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ee4:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002ee8:	f3c5 6784 	ubfx	r7, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002eec:	2800      	cmp	r0, #0
 8002eee:	d14f      	bne.n	8002f90 <HAL_ADC_ConfigChannel+0x414>
 8002ef0:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002ef4:	4297      	cmp	r7, r2
 8002ef6:	f000 8091 	beq.w	800301c <HAL_ADC_ConfigChannel+0x4a0>
 8002efa:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8002efc:	6e65      	ldr	r5, [r4, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002efe:	f3c5 6884 	ubfx	r8, r5, #26, #5
 8002f02:	4590      	cmp	r8, r2
 8002f04:	d075      	beq.n	8002ff2 <HAL_ADC_ConfigChannel+0x476>
 8002f06:	68b0      	ldr	r0, [r6, #8]
 8002f08:	68b7      	ldr	r7, [r6, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002f0a:	f3c7 6084 	ubfx	r0, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f0e:	f106 0708 	add.w	r7, r6, #8
 8002f12:	4290      	cmp	r0, r2
 8002f14:	f000 8094 	beq.w	8003040 <HAL_ADC_ConfigChannel+0x4c4>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002f18:	68f0      	ldr	r0, [r6, #12]
 8002f1a:	68f0      	ldr	r0, [r6, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f1c:	f106 050c 	add.w	r5, r6, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002f20:	f3c0 6784 	ubfx	r7, r0, #26, #5
 8002f24:	42ba      	cmp	r2, r7
 8002f26:	f000 80a0 	beq.w	800306a <HAL_ADC_ConfigChannel+0x4ee>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002f2a:	4662      	mov	r2, ip
 8002f2c:	e65a      	b.n	8002be4 <HAL_ADC_ConfigChannel+0x68>
  MODIFY_REG(*preg,
 8002f2e:	f858 000c 	ldr.w	r0, [r8, ip]
 8002f32:	4002      	ands	r2, r0
 8002f34:	f848 200c 	str.w	r2, [r8, ip]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002f38:	6962      	ldr	r2, [r4, #20]
 8002f3a:	f042 4700 	orr.w	r7, r2, #2147483648	@ 0x80000000
 8002f3e:	6167      	str	r7, [r4, #20]
}
 8002f40:	e6ae      	b.n	8002ca0 <HAL_ADC_ConfigChannel+0x124>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f42:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8002f46:	2800      	cmp	r0, #0
 8002f48:	f000 80a1 	beq.w	800308e <HAL_ADC_ConfigChannel+0x512>
  return __builtin_clz(value);
 8002f4c:	fab0 f780 	clz	r7, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002f50:	3701      	adds	r7, #1
 8002f52:	06be      	lsls	r6, r7, #26
 8002f54:	f006 40f8 	and.w	r0, r6, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f58:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8002f5c:	2d00      	cmp	r5, #0
 8002f5e:	f000 8094 	beq.w	800308a <HAL_ADC_ConfigChannel+0x50e>
  return __builtin_clz(value);
 8002f62:	fab5 f785 	clz	r7, r5
 8002f66:	3701      	adds	r7, #1
 8002f68:	f007 081f 	and.w	r8, r7, #31
 8002f6c:	f04f 0c01 	mov.w	ip, #1
 8002f70:	fa0c f608 	lsl.w	r6, ip, r8
 8002f74:	4330      	orrs	r0, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f76:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8002f7a:	2a00      	cmp	r2, #0
 8002f7c:	d07b      	beq.n	8003076 <HAL_ADC_ConfigChannel+0x4fa>
  return __builtin_clz(value);
 8002f7e:	fab2 f582 	clz	r5, r2
 8002f82:	3501      	adds	r5, #1
 8002f84:	f005 071f 	and.w	r7, r5, #31
 8002f88:	eb07 0647 	add.w	r6, r7, r7, lsl #1
 8002f8c:	0535      	lsls	r5, r6, #20
 8002f8e:	e74c      	b.n	8002e2a <HAL_ADC_ConfigChannel+0x2ae>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f90:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8002f94:	b11d      	cbz	r5, 8002f9e <HAL_ADC_ConfigChannel+0x422>
  return __builtin_clz(value);
 8002f96:	fab5 f085 	clz	r0, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002f9a:	4287      	cmp	r7, r0
 8002f9c:	d03e      	beq.n	800301c <HAL_ADC_ConfigChannel+0x4a0>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002f9e:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8002fa0:	6e67      	ldr	r7, [r4, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002fa2:	f3c7 6884 	ubfx	r8, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fa6:	fa9c f0ac 	rbit	r0, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002faa:	f106 0708 	add.w	r7, r6, #8
 8002fae:	46be      	mov	lr, r7
  if (value == 0U)
 8002fb0:	b118      	cbz	r0, 8002fba <HAL_ADC_ConfigChannel+0x43e>
  return __builtin_clz(value);
 8002fb2:	fab0 f580 	clz	r5, r0
 8002fb6:	4545      	cmp	r5, r8
 8002fb8:	d01d      	beq.n	8002ff6 <HAL_ADC_ConfigChannel+0x47a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002fba:	68b0      	ldr	r0, [r6, #8]
 8002fbc:	68b0      	ldr	r0, [r6, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002fbe:	f3c0 6084 	ubfx	r0, r0, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc2:	fa9c feac 	rbit	lr, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002fc6:	f106 050c 	add.w	r5, r6, #12
 8002fca:	46a8      	mov	r8, r5
  if (value == 0U)
 8002fcc:	f1be 0f00 	cmp.w	lr, #0
 8002fd0:	d003      	beq.n	8002fda <HAL_ADC_ConfigChannel+0x45e>
  return __builtin_clz(value);
 8002fd2:	fabe fe8e 	clz	lr, lr
 8002fd6:	4586      	cmp	lr, r0
 8002fd8:	d034      	beq.n	8003044 <HAL_ADC_ConfigChannel+0x4c8>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002fda:	68f0      	ldr	r0, [r6, #12]
 8002fdc:	68f6      	ldr	r6, [r6, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002fde:	f3c6 6784 	ubfx	r7, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fe2:	fa9c f6ac 	rbit	r6, ip
  if (value == 0U)
 8002fe6:	2e00      	cmp	r6, #0
 8002fe8:	f43f adfc 	beq.w	8002be4 <HAL_ADC_ConfigChannel+0x68>
  return __builtin_clz(value);
 8002fec:	fab6 f286 	clz	r2, r6
 8002ff0:	e798      	b.n	8002f24 <HAL_ADC_ConfigChannel+0x3a8>
 8002ff2:	f106 0e08 	add.w	lr, r6, #8
  MODIFY_REG(*preg,
 8002ff6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002ff8:	f022 4500 	bic.w	r5, r2, #2147483648	@ 0x80000000
 8002ffc:	6665      	str	r5, [r4, #100]	@ 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ffe:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003002:	68b2      	ldr	r2, [r6, #8]
 8003004:	68b0      	ldr	r0, [r6, #8]
 8003006:	f3cc 0512 	ubfx	r5, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800300a:	4677      	mov	r7, lr
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800300c:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003010:	4662      	mov	r2, ip
 8003012:	2d00      	cmp	r5, #0
 8003014:	d1d5      	bne.n	8002fc2 <HAL_ADC_ConfigChannel+0x446>
 8003016:	f3cc 6284 	ubfx	r2, ip, #26, #5
 800301a:	e77a      	b.n	8002f12 <HAL_ADC_ConfigChannel+0x396>
  MODIFY_REG(*preg,
 800301c:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 800301e:	f020 4700 	bic.w	r7, r0, #2147483648	@ 0x80000000
 8003022:	6627      	str	r7, [r4, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003024:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003028:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800302a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800302c:	f3cc 0512 	ubfx	r5, ip, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003030:	f3c2 6884 	ubfx	r8, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003034:	4662      	mov	r2, ip
 8003036:	2d00      	cmp	r5, #0
 8003038:	d1b5      	bne.n	8002fa6 <HAL_ADC_ConfigChannel+0x42a>
 800303a:	f3cc 6284 	ubfx	r2, ip, #26, #5
 800303e:	e760      	b.n	8002f02 <HAL_ADC_ConfigChannel+0x386>
 8003040:	f106 080c 	add.w	r8, r6, #12
  MODIFY_REG(*preg,
 8003044:	683a      	ldr	r2, [r7, #0]
 8003046:	f022 4000 	bic.w	r0, r2, #2147483648	@ 0x80000000
 800304a:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800304c:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003050:	68f2      	ldr	r2, [r6, #12]
 8003052:	68f6      	ldr	r6, [r6, #12]
 8003054:	f3cc 0012 	ubfx	r0, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003058:	4645      	mov	r5, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800305a:	f3c6 6784 	ubfx	r7, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800305e:	4662      	mov	r2, ip
 8003060:	2800      	cmp	r0, #0
 8003062:	d1be      	bne.n	8002fe2 <HAL_ADC_ConfigChannel+0x466>
 8003064:	f3cc 6284 	ubfx	r2, ip, #26, #5
 8003068:	e75c      	b.n	8002f24 <HAL_ADC_ConfigChannel+0x3a8>
  MODIFY_REG(*preg,
 800306a:	682f      	ldr	r7, [r5, #0]
 800306c:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8003070:	602a      	str	r2, [r5, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003072:	680a      	ldr	r2, [r1, #0]
}
 8003074:	e5b6      	b.n	8002be4 <HAL_ADC_ConfigChannel+0x68>
 8003076:	f44f 1540 	mov.w	r5, #3145728	@ 0x300000
 800307a:	e6d6      	b.n	8002e2a <HAL_ADC_ConfigChannel+0x2ae>
 800307c:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8003080:	e6b2      	b.n	8002de8 <HAL_ADC_ConfigChannel+0x26c>
 8003082:	4d04      	ldr	r5, [pc, #16]	@ (8003094 <HAL_ADC_ConfigChannel+0x518>)
 8003084:	e6d1      	b.n	8002e2a <HAL_ADC_ConfigChannel+0x2ae>
 8003086:	2602      	movs	r6, #2
 8003088:	e6bb      	b.n	8002e02 <HAL_ADC_ConfigChannel+0x286>
 800308a:	2602      	movs	r6, #2
 800308c:	e772      	b.n	8002f74 <HAL_ADC_ConfigChannel+0x3f8>
 800308e:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8003092:	e761      	b.n	8002f58 <HAL_ADC_ConfigChannel+0x3dc>
 8003094:	fe500000 	.word	0xfe500000

08003098 <HAL_ADC_GetState>:
  return hadc->State;
 8003098:	6d80      	ldr	r0, [r0, #88]	@ 0x58
}
 800309a:	4770      	bx	lr

0800309c <ADC_ConversionStop>:
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800309c:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800309e:	689a      	ldr	r2, [r3, #8]
 80030a0:	f012 0f04 	tst.w	r2, #4
{
 80030a4:	b570      	push	{r4, r5, r6, lr}
 80030a6:	4604      	mov	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80030a8:	6898      	ldr	r0, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80030aa:	d101      	bne.n	80030b0 <ADC_ConversionStop+0x14>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80030ac:	0702      	lsls	r2, r0, #28
 80030ae:	d53c      	bpl.n	800312a <ADC_ConversionStop+0x8e>
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80030b0:	68dd      	ldr	r5, [r3, #12]
 80030b2:	01ae      	lsls	r6, r5, #6
 80030b4:	d504      	bpl.n	80030c0 <ADC_ConversionStop+0x24>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80030b6:	8b26      	ldrh	r6, [r4, #24]
 80030b8:	f240 1c01 	movw	ip, #257	@ 0x101
 80030bc:	4566      	cmp	r6, ip
 80030be:	d057      	beq.n	8003170 <ADC_ConversionStop+0xd4>
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80030c0:	2902      	cmp	r1, #2
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80030c2:	689a      	ldr	r2, [r3, #8]
 80030c4:	d033      	beq.n	800312e <ADC_ConversionStop+0x92>
 80030c6:	0755      	lsls	r5, r2, #29
 80030c8:	d502      	bpl.n	80030d0 <ADC_ConversionStop+0x34>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80030ca:	6898      	ldr	r0, [r3, #8]
 80030cc:	0780      	lsls	r0, r0, #30
 80030ce:	d56e      	bpl.n	80031ae <ADC_ConversionStop+0x112>
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80030d0:	2901      	cmp	r1, #1
 80030d2:	d04b      	beq.n	800316c <ADC_ConversionStop+0xd0>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80030d4:	6898      	ldr	r0, [r3, #8]
 80030d6:	0706      	lsls	r6, r0, #28
 80030d8:	d50a      	bpl.n	80030f0 <ADC_ConversionStop+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80030da:	689d      	ldr	r5, [r3, #8]
 80030dc:	07ad      	lsls	r5, r5, #30
 80030de:	d407      	bmi.n	80030f0 <ADC_ConversionStop+0x54>
  MODIFY_REG(ADCx->CR,
 80030e0:	689e      	ldr	r6, [r3, #8]
 80030e2:	f026 4c00 	bic.w	ip, r6, #2147483648	@ 0x80000000
 80030e6:	f02c 0e3f 	bic.w	lr, ip, #63	@ 0x3f
 80030ea:	f04e 0220 	orr.w	r2, lr, #32
 80030ee:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 80030f0:	2903      	cmp	r1, #3
 80030f2:	d13b      	bne.n	800316c <ADC_ConversionStop+0xd0>
 80030f4:	250c      	movs	r5, #12
    tickstart = HAL_GetTick();
 80030f6:	f7ff fbb3 	bl	8002860 <HAL_GetTick>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80030fa:	6821      	ldr	r1, [r4, #0]
    tickstart = HAL_GetTick();
 80030fc:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80030fe:	688b      	ldr	r3, [r1, #8]
 8003100:	421d      	tst	r5, r3
 8003102:	d012      	beq.n	800312a <ADC_ConversionStop+0x8e>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003104:	f7ff fbac 	bl	8002860 <HAL_GetTick>
 8003108:	1b80      	subs	r0, r0, r6
 800310a:	2805      	cmp	r0, #5
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800310c:	6821      	ldr	r1, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800310e:	d9f6      	bls.n	80030fe <ADC_ConversionStop+0x62>
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003110:	688a      	ldr	r2, [r1, #8]
 8003112:	422a      	tst	r2, r5
 8003114:	d0f3      	beq.n	80030fe <ADC_ConversionStop+0x62>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003116:	6da5      	ldr	r5, [r4, #88]	@ 0x58
 8003118:	f045 0610 	orr.w	r6, r5, #16
 800311c:	65a6      	str	r6, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800311e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003120:	f043 0001 	orr.w	r0, r3, #1
 8003124:	65e0      	str	r0, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8003126:	2001      	movs	r0, #1
}
 8003128:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 800312a:	2000      	movs	r0, #0
}
 800312c:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800312e:	0711      	lsls	r1, r2, #28
 8003130:	d50a      	bpl.n	8003148 <ADC_ConversionStop+0xac>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003132:	6899      	ldr	r1, [r3, #8]
 8003134:	078a      	lsls	r2, r1, #30
 8003136:	d407      	bmi.n	8003148 <ADC_ConversionStop+0xac>
  MODIFY_REG(ADCx->CR,
 8003138:	6898      	ldr	r0, [r3, #8]
 800313a:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 800313e:	f025 063f 	bic.w	r6, r5, #63	@ 0x3f
 8003142:	f046 0220 	orr.w	r2, r6, #32
 8003146:	609a      	str	r2, [r3, #8]
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003148:	2508      	movs	r5, #8
 800314a:	e7d4      	b.n	80030f6 <ADC_ConversionStop+0x5a>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800314c:	2240      	movs	r2, #64	@ 0x40
 800314e:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003150:	6898      	ldr	r0, [r3, #8]
 8003152:	0742      	lsls	r2, r0, #29
 8003154:	d50a      	bpl.n	800316c <ADC_ConversionStop+0xd0>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003156:	689e      	ldr	r6, [r3, #8]
 8003158:	07b6      	lsls	r6, r6, #30
 800315a:	d407      	bmi.n	800316c <ADC_ConversionStop+0xd0>
  MODIFY_REG(ADCx->CR,
 800315c:	689d      	ldr	r5, [r3, #8]
 800315e:	f025 4100 	bic.w	r1, r5, #2147483648	@ 0x80000000
 8003162:	f021 0c3f 	bic.w	ip, r1, #63	@ 0x3f
 8003166:	f04c 0210 	orr.w	r2, ip, #16
 800316a:	609a      	str	r2, [r3, #8]
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800316c:	2504      	movs	r5, #4
 800316e:	e7c2      	b.n	80030f6 <ADC_ConversionStop+0x5a>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003170:	6819      	ldr	r1, [r3, #0]
 8003172:	064d      	lsls	r5, r1, #25
 8003174:	d4ea      	bmi.n	800314c <ADC_ConversionStop+0xb0>
 8003176:	4a12      	ldr	r2, [pc, #72]	@ (80031c0 <ADC_ConversionStop+0x124>)
 8003178:	6818      	ldr	r0, [r3, #0]
 800317a:	0641      	lsls	r1, r0, #25
 800317c:	d4e6      	bmi.n	800314c <ADC_ConversionStop+0xb0>
 800317e:	681e      	ldr	r6, [r3, #0]
 8003180:	0670      	lsls	r0, r6, #25
 8003182:	d4e3      	bmi.n	800314c <ADC_ConversionStop+0xb0>
 8003184:	681d      	ldr	r5, [r3, #0]
 8003186:	0668      	lsls	r0, r5, #25
 8003188:	d4e0      	bmi.n	800314c <ADC_ConversionStop+0xb0>
 800318a:	6819      	ldr	r1, [r3, #0]
 800318c:	0649      	lsls	r1, r1, #25
 800318e:	d4dd      	bmi.n	800314c <ADC_ConversionStop+0xb0>
 8003190:	6818      	ldr	r0, [r3, #0]
 8003192:	0646      	lsls	r6, r0, #25
 8003194:	d4da      	bmi.n	800314c <ADC_ConversionStop+0xb0>
 8003196:	681e      	ldr	r6, [r3, #0]
 8003198:	0675      	lsls	r5, r6, #25
 800319a:	d4d7      	bmi.n	800314c <ADC_ConversionStop+0xb0>
 800319c:	681d      	ldr	r5, [r3, #0]
 800319e:	0668      	lsls	r0, r5, #25
 80031a0:	d4d4      	bmi.n	800314c <ADC_ConversionStop+0xb0>
 80031a2:	6819      	ldr	r1, [r3, #0]
 80031a4:	0649      	lsls	r1, r1, #25
 80031a6:	d4d1      	bmi.n	800314c <ADC_ConversionStop+0xb0>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80031a8:	3a08      	subs	r2, #8
 80031aa:	d1e5      	bne.n	8003178 <ADC_ConversionStop+0xdc>
 80031ac:	e7b3      	b.n	8003116 <ADC_ConversionStop+0x7a>
 80031ae:	689d      	ldr	r5, [r3, #8]
 80031b0:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 80031b4:	f026 0e3f 	bic.w	lr, r6, #63	@ 0x3f
 80031b8:	f04e 0210 	orr.w	r2, lr, #16
 80031bc:	609a      	str	r2, [r3, #8]
}
 80031be:	e787      	b.n	80030d0 <ADC_ConversionStop+0x34>
 80031c0:	a3400000 	.word	0xa3400000

080031c4 <ADC_Enable>:
{
 80031c4:	b570      	push	{r4, r5, r6, lr}
 80031c6:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 80031c8:	2200      	movs	r2, #0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031ca:	6803      	ldr	r3, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 80031cc:	9201      	str	r2, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80031ce:	6899      	ldr	r1, [r3, #8]
 80031d0:	07ca      	lsls	r2, r1, #31
 80031d2:	d464      	bmi.n	800329e <ADC_Enable+0xda>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80031d4:	4d39      	ldr	r5, [pc, #228]	@ (80032bc <ADC_Enable+0xf8>)
 80031d6:	4604      	mov	r4, r0
 80031d8:	6898      	ldr	r0, [r3, #8]
 80031da:	4228      	tst	r0, r5
 80031dc:	d162      	bne.n	80032a4 <ADC_Enable+0xe0>
  MODIFY_REG(ADCx->CR,
 80031de:	689e      	ldr	r6, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80031e0:	4937      	ldr	r1, [pc, #220]	@ (80032c0 <ADC_Enable+0xfc>)
  MODIFY_REG(ADCx->CR,
 80031e2:	f026 4c00 	bic.w	ip, r6, #2147483648	@ 0x80000000
 80031e6:	f02c 0e3f 	bic.w	lr, ip, #63	@ 0x3f
 80031ea:	f04e 0201 	orr.w	r2, lr, #1
 80031ee:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80031f0:	688b      	ldr	r3, [r1, #8]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80031f2:	021b      	lsls	r3, r3, #8
 80031f4:	d537      	bpl.n	8003266 <ADC_Enable+0xa2>
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031f6:	4833      	ldr	r0, [pc, #204]	@ (80032c4 <ADC_Enable+0x100>)
 80031f8:	4d33      	ldr	r5, [pc, #204]	@ (80032c8 <ADC_Enable+0x104>)
 80031fa:	6806      	ldr	r6, [r0, #0]
 80031fc:	09b1      	lsrs	r1, r6, #6
 80031fe:	fba5 2301 	umull	r2, r3, r5, r1
 8003202:	099a      	lsrs	r2, r3, #6
 8003204:	3201      	adds	r2, #1
 8003206:	eb02 0042 	add.w	r0, r2, r2, lsl #1
 800320a:	0085      	lsls	r5, r0, #2
 800320c:	9501      	str	r5, [sp, #4]
      while (wait_loop_index != 0UL)
 800320e:	9e01      	ldr	r6, [sp, #4]
 8003210:	2e00      	cmp	r6, #0
 8003212:	d028      	beq.n	8003266 <ADC_Enable+0xa2>
        wait_loop_index--;
 8003214:	9901      	ldr	r1, [sp, #4]
 8003216:	1e4b      	subs	r3, r1, #1
 8003218:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 800321a:	9a01      	ldr	r2, [sp, #4]
 800321c:	b31a      	cbz	r2, 8003266 <ADC_Enable+0xa2>
        wait_loop_index--;
 800321e:	9801      	ldr	r0, [sp, #4]
 8003220:	1e45      	subs	r5, r0, #1
 8003222:	9501      	str	r5, [sp, #4]
      while (wait_loop_index != 0UL)
 8003224:	9e01      	ldr	r6, [sp, #4]
 8003226:	b1f6      	cbz	r6, 8003266 <ADC_Enable+0xa2>
        wait_loop_index--;
 8003228:	9901      	ldr	r1, [sp, #4]
 800322a:	1e4b      	subs	r3, r1, #1
 800322c:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 800322e:	9a01      	ldr	r2, [sp, #4]
 8003230:	b1ca      	cbz	r2, 8003266 <ADC_Enable+0xa2>
        wait_loop_index--;
 8003232:	9801      	ldr	r0, [sp, #4]
 8003234:	1e45      	subs	r5, r0, #1
 8003236:	9501      	str	r5, [sp, #4]
      while (wait_loop_index != 0UL)
 8003238:	9e01      	ldr	r6, [sp, #4]
 800323a:	b1a6      	cbz	r6, 8003266 <ADC_Enable+0xa2>
        wait_loop_index--;
 800323c:	9901      	ldr	r1, [sp, #4]
 800323e:	1e4b      	subs	r3, r1, #1
 8003240:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8003242:	9a01      	ldr	r2, [sp, #4]
 8003244:	b17a      	cbz	r2, 8003266 <ADC_Enable+0xa2>
        wait_loop_index--;
 8003246:	9801      	ldr	r0, [sp, #4]
 8003248:	1e45      	subs	r5, r0, #1
 800324a:	9501      	str	r5, [sp, #4]
      while (wait_loop_index != 0UL)
 800324c:	9e01      	ldr	r6, [sp, #4]
 800324e:	b156      	cbz	r6, 8003266 <ADC_Enable+0xa2>
        wait_loop_index--;
 8003250:	9901      	ldr	r1, [sp, #4]
 8003252:	1e4b      	subs	r3, r1, #1
 8003254:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8003256:	9a01      	ldr	r2, [sp, #4]
 8003258:	b12a      	cbz	r2, 8003266 <ADC_Enable+0xa2>
        wait_loop_index--;
 800325a:	9801      	ldr	r0, [sp, #4]
 800325c:	1e45      	subs	r5, r0, #1
 800325e:	9501      	str	r5, [sp, #4]
      while (wait_loop_index != 0UL)
 8003260:	9e01      	ldr	r6, [sp, #4]
 8003262:	2e00      	cmp	r6, #0
 8003264:	d1d6      	bne.n	8003214 <ADC_Enable+0x50>
    tickstart = HAL_GetTick();
 8003266:	f7ff fafb 	bl	8002860 <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800326a:	6823      	ldr	r3, [r4, #0]
 800326c:	6819      	ldr	r1, [r3, #0]
 800326e:	07ce      	lsls	r6, r1, #31
    tickstart = HAL_GetTick();
 8003270:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003272:	d414      	bmi.n	800329e <ADC_Enable+0xda>
  MODIFY_REG(ADCx->CR,
 8003274:	4e15      	ldr	r6, [pc, #84]	@ (80032cc <ADC_Enable+0x108>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003276:	689a      	ldr	r2, [r3, #8]
 8003278:	07d0      	lsls	r0, r2, #31
 800327a:	d404      	bmi.n	8003286 <ADC_Enable+0xc2>
  MODIFY_REG(ADCx->CR,
 800327c:	6898      	ldr	r0, [r3, #8]
 800327e:	4030      	ands	r0, r6
 8003280:	f040 0101 	orr.w	r1, r0, #1
 8003284:	6099      	str	r1, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003286:	f7ff faeb 	bl	8002860 <HAL_GetTick>
 800328a:	1b43      	subs	r3, r0, r5
 800328c:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800328e:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003290:	d902      	bls.n	8003298 <ADC_Enable+0xd4>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	07d1      	lsls	r1, r2, #31
 8003296:	d505      	bpl.n	80032a4 <ADC_Enable+0xe0>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003298:	6818      	ldr	r0, [r3, #0]
 800329a:	07c2      	lsls	r2, r0, #31
 800329c:	d5eb      	bpl.n	8003276 <ADC_Enable+0xb2>
  return HAL_OK;
 800329e:	2000      	movs	r0, #0
}
 80032a0:	b002      	add	sp, #8
 80032a2:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032a4:	6da5      	ldr	r5, [r4, #88]	@ 0x58
 80032a6:	f045 0610 	orr.w	r6, r5, #16
 80032aa:	65a6      	str	r6, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032ac:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 80032ae:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032b0:	f041 0301 	orr.w	r3, r1, #1
 80032b4:	65e3      	str	r3, [r4, #92]	@ 0x5c
}
 80032b6:	b002      	add	sp, #8
 80032b8:	bd70      	pop	{r4, r5, r6, pc}
 80032ba:	bf00      	nop
 80032bc:	8000003f 	.word	0x8000003f
 80032c0:	50040300 	.word	0x50040300
 80032c4:	20000400 	.word	0x20000400
 80032c8:	053e2d63 	.word	0x053e2d63
 80032cc:	7fffffc0 	.word	0x7fffffc0

080032d0 <HAL_ADC_Start_DMA>:
{
 80032d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80032d4:	4b37      	ldr	r3, [pc, #220]	@ (80033b4 <HAL_ADC_Start_DMA+0xe4>)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032d6:	6806      	ldr	r6, [r0, #0]
 80032d8:	689b      	ldr	r3, [r3, #8]
{
 80032da:	460d      	mov	r5, r1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80032dc:	68b1      	ldr	r1, [r6, #8]
 80032de:	0749      	lsls	r1, r1, #29
 80032e0:	d418      	bmi.n	8003314 <HAL_ADC_Start_DMA+0x44>
 80032e2:	4617      	mov	r7, r2
    __HAL_LOCK(hadc);
 80032e4:	f890 2054 	ldrb.w	r2, [r0, #84]	@ 0x54
 80032e8:	2a01      	cmp	r2, #1
 80032ea:	4604      	mov	r4, r0
 80032ec:	d012      	beq.n	8003314 <HAL_ADC_Start_DMA+0x44>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80032ee:	f003 081f 	and.w	r8, r3, #31
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80032f2:	4b31      	ldr	r3, [pc, #196]	@ (80033b8 <HAL_ADC_Start_DMA+0xe8>)
    __HAL_LOCK(hadc);
 80032f4:	2001      	movs	r0, #1
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80032f6:	429e      	cmp	r6, r3
    __HAL_LOCK(hadc);
 80032f8:	f884 0054 	strb.w	r0, [r4, #84]	@ 0x54
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80032fc:	d00d      	beq.n	800331a <HAL_ADC_Start_DMA+0x4a>
 80032fe:	f240 2621 	movw	r6, #545	@ 0x221
 8003302:	fa26 fc08 	lsr.w	ip, r6, r8
 8003306:	ea1c 0100 	ands.w	r1, ip, r0
 800330a:	d106      	bne.n	800331a <HAL_ADC_Start_DMA+0x4a>
      __HAL_UNLOCK(hadc);
 800330c:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
}
 8003310:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hadc);
 8003314:	2002      	movs	r0, #2
}
 8003316:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(hadc);
 800331a:	4620      	mov	r0, r4
 800331c:	f7ff ff52 	bl	80031c4 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8003320:	2800      	cmp	r0, #0
 8003322:	d13d      	bne.n	80033a0 <HAL_ADC_Start_DMA+0xd0>
        ADC_STATE_CLR_SET(hadc->State,
 8003324:	6da0      	ldr	r0, [r4, #88]	@ 0x58
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003326:	6821      	ldr	r1, [r4, #0]
 8003328:	4e24      	ldr	r6, [pc, #144]	@ (80033bc <HAL_ADC_Start_DMA+0xec>)
        ADC_STATE_CLR_SET(hadc->State,
 800332a:	f420 6270 	bic.w	r2, r0, #3840	@ 0xf00
 800332e:	f022 0e01 	bic.w	lr, r2, #1
 8003332:	f44e 7380 	orr.w	r3, lr, #256	@ 0x100
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003336:	42b1      	cmp	r1, r6
        ADC_STATE_CLR_SET(hadc->State,
 8003338:	65a3      	str	r3, [r4, #88]	@ 0x58
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800333a:	d036      	beq.n	80033aa <HAL_ADC_Start_DMA+0xda>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800333c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800333e:	f420 1280 	bic.w	r2, r0, #1048576	@ 0x100000
 8003342:	65a2      	str	r2, [r4, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003344:	6da3      	ldr	r3, [r4, #88]	@ 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003346:	6d20      	ldr	r0, [r4, #80]	@ 0x50
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003348:	f413 5680 	ands.w	r6, r3, #4096	@ 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800334c:	bf18      	it	ne
 800334e:	6de6      	ldrne	r6, [r4, #92]	@ 0x5c
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003350:	463b      	mov	r3, r7
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003352:	bf18      	it	ne
 8003354:	f026 0606 	bicne.w	r6, r6, #6
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003358:	4f19      	ldr	r7, [pc, #100]	@ (80033c0 <HAL_ADC_Start_DMA+0xf0>)
          ADC_CLEAR_ERRORCODE(hadc);
 800335a:	65e6      	str	r6, [r4, #92]	@ 0x5c
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800335c:	462a      	mov	r2, r5
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800335e:	62c7      	str	r7, [r0, #44]	@ 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003360:	4d18      	ldr	r5, [pc, #96]	@ (80033c4 <HAL_ADC_Start_DMA+0xf4>)
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003362:	4e19      	ldr	r6, [pc, #100]	@ (80033c8 <HAL_ADC_Start_DMA+0xf8>)
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003364:	6305      	str	r5, [r0, #48]	@ 0x30
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003366:	271c      	movs	r7, #28
        __HAL_UNLOCK(hadc);
 8003368:	f04f 0800 	mov.w	r8, #0
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800336c:	6346      	str	r6, [r0, #52]	@ 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800336e:	600f      	str	r7, [r1, #0]
        __HAL_UNLOCK(hadc);
 8003370:	f884 8054 	strb.w	r8, [r4, #84]	@ 0x54
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003374:	684d      	ldr	r5, [r1, #4]
 8003376:	f045 0610 	orr.w	r6, r5, #16
 800337a:	604e      	str	r6, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800337c:	68cf      	ldr	r7, [r1, #12]
 800337e:	f047 0501 	orr.w	r5, r7, #1
 8003382:	60cd      	str	r5, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003384:	3140      	adds	r1, #64	@ 0x40
 8003386:	f000 fd23 	bl	8003dd0 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 800338a:	6824      	ldr	r4, [r4, #0]
  MODIFY_REG(ADCx->CR,
 800338c:	68a1      	ldr	r1, [r4, #8]
 800338e:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8003392:	f022 033f 	bic.w	r3, r2, #63	@ 0x3f
 8003396:	f043 0604 	orr.w	r6, r3, #4
 800339a:	60a6      	str	r6, [r4, #8]
}
 800339c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 80033a0:	2500      	movs	r5, #0
 80033a2:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
}
 80033a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80033aa:	f1b8 0f00 	cmp.w	r8, #0
 80033ae:	d1c9      	bne.n	8003344 <HAL_ADC_Start_DMA+0x74>
 80033b0:	e7c4      	b.n	800333c <HAL_ADC_Start_DMA+0x6c>
 80033b2:	bf00      	nop
 80033b4:	50040300 	.word	0x50040300
 80033b8:	50040200 	.word	0x50040200
 80033bc:	50040100 	.word	0x50040100
 80033c0:	08002af5 	.word	0x08002af5
 80033c4:	08002ae5 	.word	0x08002ae5
 80033c8:	08002b61 	.word	0x08002b61

080033cc <ADC_Disable>:
{
 80033cc:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80033ce:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80033d0:	689a      	ldr	r2, [r3, #8]
 80033d2:	0795      	lsls	r5, r2, #30
 80033d4:	d502      	bpl.n	80033dc <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80033d6:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 80033d8:	2000      	movs	r0, #0
}
 80033da:	bd38      	pop	{r3, r4, r5, pc}
 80033dc:	6899      	ldr	r1, [r3, #8]
 80033de:	07cc      	lsls	r4, r1, #31
 80033e0:	d5fa      	bpl.n	80033d8 <ADC_Disable+0xc>
 80033e2:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80033e4:	6898      	ldr	r0, [r3, #8]
 80033e6:	f000 050d 	and.w	r5, r0, #13
 80033ea:	2d01      	cmp	r5, #1
 80033ec:	d009      	beq.n	8003402 <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033ee:	6da5      	ldr	r5, [r4, #88]	@ 0x58
 80033f0:	f045 0010 	orr.w	r0, r5, #16
 80033f4:	65a0      	str	r0, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033f6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80033f8:	f043 0201 	orr.w	r2, r3, #1
 80033fc:	65e2      	str	r2, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 80033fe:	2001      	movs	r0, #1
}
 8003400:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8003402:	689a      	ldr	r2, [r3, #8]
 8003404:	f022 4000 	bic.w	r0, r2, #2147483648	@ 0x80000000
 8003408:	f020 053f 	bic.w	r5, r0, #63	@ 0x3f
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800340c:	2103      	movs	r1, #3
 800340e:	f045 0202 	orr.w	r2, r5, #2
 8003412:	609a      	str	r2, [r3, #8]
 8003414:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8003416:	f7ff fa23 	bl	8002860 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800341a:	6823      	ldr	r3, [r4, #0]
 800341c:	6899      	ldr	r1, [r3, #8]
 800341e:	07c9      	lsls	r1, r1, #31
    tickstart = HAL_GetTick();
 8003420:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003422:	d403      	bmi.n	800342c <ADC_Disable+0x60>
 8003424:	e7d8      	b.n	80033d8 <ADC_Disable+0xc>
 8003426:	6899      	ldr	r1, [r3, #8]
 8003428:	07cb      	lsls	r3, r1, #31
 800342a:	d5d5      	bpl.n	80033d8 <ADC_Disable+0xc>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800342c:	f7ff fa18 	bl	8002860 <HAL_GetTick>
 8003430:	1b40      	subs	r0, r0, r5
 8003432:	2802      	cmp	r0, #2
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003434:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003436:	d9f6      	bls.n	8003426 <ADC_Disable+0x5a>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003438:	689a      	ldr	r2, [r3, #8]
 800343a:	07d2      	lsls	r2, r2, #31
 800343c:	d5f3      	bpl.n	8003426 <ADC_Disable+0x5a>
 800343e:	e7d6      	b.n	80033ee <ADC_Disable+0x22>

08003440 <HAL_ADC_Stop_DMA>:
{
 8003440:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hadc);
 8003442:	f890 3054 	ldrb.w	r3, [r0, #84]	@ 0x54
 8003446:	2b01      	cmp	r3, #1
 8003448:	d028      	beq.n	800349c <HAL_ADC_Stop_DMA+0x5c>
 800344a:	2101      	movs	r1, #1
 800344c:	f880 1054 	strb.w	r1, [r0, #84]	@ 0x54
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003450:	2103      	movs	r1, #3
 8003452:	4604      	mov	r4, r0
 8003454:	f7ff fe22 	bl	800309c <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8003458:	4605      	mov	r5, r0
 800345a:	b9d0      	cbnz	r0, 8003492 <HAL_ADC_Stop_DMA+0x52>
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800345c:	6825      	ldr	r5, [r4, #0]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800345e:	6d20      	ldr	r0, [r4, #80]	@ 0x50
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003460:	68ea      	ldr	r2, [r5, #12]
 8003462:	f022 0301 	bic.w	r3, r2, #1
 8003466:	60eb      	str	r3, [r5, #12]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003468:	f890 1025 	ldrb.w	r1, [r0, #37]	@ 0x25
 800346c:	2902      	cmp	r1, #2
 800346e:	d018      	beq.n	80034a2 <HAL_ADC_Stop_DMA+0x62>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003470:	6868      	ldr	r0, [r5, #4]
 8003472:	f020 0210 	bic.w	r2, r0, #16
 8003476:	606a      	str	r2, [r5, #4]
      tmp_hal_status = ADC_Disable(hadc);
 8003478:	4620      	mov	r0, r4
 800347a:	f7ff ffa7 	bl	80033cc <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 800347e:	4605      	mov	r5, r0
 8003480:	b938      	cbnz	r0, 8003492 <HAL_ADC_Stop_DMA+0x52>
      ADC_STATE_CLR_SET(hadc->State,
 8003482:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003484:	f420 5288 	bic.w	r2, r0, #4352	@ 0x1100
 8003488:	f022 0c01 	bic.w	ip, r2, #1
 800348c:	f04c 0301 	orr.w	r3, ip, #1
 8003490:	65a3      	str	r3, [r4, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 8003492:	2200      	movs	r2, #0
 8003494:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
}
 8003498:	4628      	mov	r0, r5
 800349a:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hadc);
 800349c:	2502      	movs	r5, #2
}
 800349e:	4628      	mov	r0, r5
 80034a0:	bd38      	pop	{r3, r4, r5, pc}
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80034a2:	f000 fcd9 	bl	8003e58 <HAL_DMA_Abort>
      if (tmp_hal_status != HAL_OK)
 80034a6:	4605      	mov	r5, r0
 80034a8:	b160      	cbz	r0, 80034c4 <HAL_ADC_Stop_DMA+0x84>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80034aa:	6da1      	ldr	r1, [r4, #88]	@ 0x58
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80034ac:	6822      	ldr	r2, [r4, #0]
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80034ae:	f041 0040 	orr.w	r0, r1, #64	@ 0x40
 80034b2:	65a0      	str	r0, [r4, #88]	@ 0x58
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80034b4:	6853      	ldr	r3, [r2, #4]
 80034b6:	f023 0110 	bic.w	r1, r3, #16
      (void)ADC_Disable(hadc);
 80034ba:	4620      	mov	r0, r4
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80034bc:	6051      	str	r1, [r2, #4]
      (void)ADC_Disable(hadc);
 80034be:	f7ff ff85 	bl	80033cc <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 80034c2:	e7e6      	b.n	8003492 <HAL_ADC_Stop_DMA+0x52>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80034c4:	6825      	ldr	r5, [r4, #0]
 80034c6:	686b      	ldr	r3, [r5, #4]
 80034c8:	f023 0110 	bic.w	r1, r3, #16
 80034cc:	6069      	str	r1, [r5, #4]
    if (tmp_hal_status == HAL_OK)
 80034ce:	e7d3      	b.n	8003478 <HAL_ADC_Stop_DMA+0x38>

080034d0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80034d0:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80034d2:	f890 3054 	ldrb.w	r3, [r0, #84]	@ 0x54
{
 80034d6:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 80034d8:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80034da:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0UL;
 80034dc:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80034de:	d040      	beq.n	8003562 <HAL_ADCEx_Calibration_Start+0x92>
 80034e0:	460d      	mov	r5, r1
 80034e2:	2101      	movs	r1, #1
 80034e4:	f880 1054 	strb.w	r1, [r0, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80034e8:	4604      	mov	r4, r0
 80034ea:	f7ff ff6f 	bl	80033cc <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034ee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
  if (tmp_hal_status == HAL_OK)
 80034f0:	b9e0      	cbnz	r0, 800352c <HAL_ADCEx_Calibration_Start+0x5c>
    ADC_STATE_CLR_SET(hadc->State,
 80034f2:	f423 5188 	bic.w	r1, r3, #4352	@ 0x1100
 80034f6:	f021 0c02 	bic.w	ip, r1, #2
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80034fa:	6822      	ldr	r2, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 80034fc:	f04c 0302 	orr.w	r3, ip, #2
 8003500:	65a3      	str	r3, [r4, #88]	@ 0x58
  MODIFY_REG(ADCx->CR,
 8003502:	6891      	ldr	r1, [r2, #8]
 8003504:	f021 4e40 	bic.w	lr, r1, #3221225472	@ 0xc0000000
 8003508:	f005 4580 	and.w	r5, r5, #1073741824	@ 0x40000000
 800350c:	f02e 033f 	bic.w	r3, lr, #63	@ 0x3f
 8003510:	432b      	orrs	r3, r5
 8003512:	f043 4500 	orr.w	r5, r3, #2147483648	@ 0x80000000
 8003516:	6095      	str	r5, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003518:	6891      	ldr	r1, [r2, #8]
 800351a:	2900      	cmp	r1, #0
 800351c:	db0e      	blt.n	800353c <HAL_ADCEx_Calibration_Start+0x6c>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800351e:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8003520:	f022 0c03 	bic.w	ip, r2, #3
 8003524:	f04c 0301 	orr.w	r3, ip, #1
 8003528:	65a3      	str	r3, [r4, #88]	@ 0x58
 800352a:	e002      	b.n	8003532 <HAL_ADCEx_Calibration_Start+0x62>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800352c:	f043 0210 	orr.w	r2, r3, #16
 8003530:	65a2      	str	r2, [r4, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003532:	2500      	movs	r5, #0
 8003534:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
}
 8003538:	b003      	add	sp, #12
 800353a:	bd30      	pop	{r4, r5, pc}
      wait_loop_index++;
 800353c:	9901      	ldr	r1, [sp, #4]
 800353e:	3101      	adds	r1, #1
 8003540:	9101      	str	r1, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003542:	9b01      	ldr	r3, [sp, #4]
 8003544:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8003548:	d3e6      	bcc.n	8003518 <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 800354a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800354c:	f020 0212 	bic.w	r2, r0, #18
        __HAL_UNLOCK(hadc);
 8003550:	f04f 0e00 	mov.w	lr, #0
        ADC_STATE_CLR_SET(hadc->State,
 8003554:	f042 0510 	orr.w	r5, r2, #16
 8003558:	65a5      	str	r5, [r4, #88]	@ 0x58
        __HAL_UNLOCK(hadc);
 800355a:	f884 e054 	strb.w	lr, [r4, #84]	@ 0x54
        return HAL_ERROR;
 800355e:	2001      	movs	r0, #1
 8003560:	e7ea      	b.n	8003538 <HAL_ADCEx_Calibration_Start+0x68>
  __HAL_LOCK(hadc);
 8003562:	2002      	movs	r0, #2
}
 8003564:	b003      	add	sp, #12
 8003566:	bd30      	pop	{r4, r5, pc}

08003568 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003568:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800356a:	f890 2054 	ldrb.w	r2, [r0, #84]	@ 0x54
  if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800356e:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8003570:	2a01      	cmp	r2, #1
{
 8003572:	b09a      	sub	sp, #104	@ 0x68
  __HAL_LOCK(hadc);
 8003574:	d044      	beq.n	8003600 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8003576:	4603      	mov	r3, r0

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003578:	4d2e      	ldr	r5, [pc, #184]	@ (8003634 <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 800357a:	681c      	ldr	r4, [r3, #0]
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800357c:	2700      	movs	r7, #0
  __HAL_LOCK(hadc);
 800357e:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003580:	42ac      	cmp	r4, r5
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003582:	9716      	str	r7, [sp, #88]	@ 0x58
  __HAL_LOCK(hadc);
 8003584:	f883 0054 	strb.w	r0, [r3, #84]	@ 0x54
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003588:	9717      	str	r7, [sp, #92]	@ 0x5c
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800358a:	d008      	beq.n	800359e <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmp_hadc_slave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800358c:	6d99      	ldr	r1, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800358e:	f883 7054 	strb.w	r7, [r3, #84]	@ 0x54
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003592:	f041 0220 	orr.w	r2, r1, #32
 8003596:	659a      	str	r2, [r3, #88]	@ 0x58
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8003598:	b01a      	add	sp, #104	@ 0x68
 800359a:	bcf0      	pop	{r4, r5, r6, r7}
 800359c:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800359e:	4a26      	ldr	r2, [pc, #152]	@ (8003638 <HAL_ADCEx_MultiModeConfigChannel+0xd0>)
 80035a0:	6890      	ldr	r0, [r2, #8]
 80035a2:	0740      	lsls	r0, r0, #29
 80035a4:	d50b      	bpl.n	80035be <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80035a6:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035a8:	6d9f      	ldr	r7, [r3, #88]	@ 0x58
 80035aa:	f047 0520 	orr.w	r5, r7, #32
    tmp_hal_status = HAL_ERROR;
 80035ae:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035b0:	659d      	str	r5, [r3, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 80035b2:	2400      	movs	r4, #0
 80035b4:	f883 4054 	strb.w	r4, [r3, #84]	@ 0x54
}
 80035b8:	b01a      	add	sp, #104	@ 0x68
 80035ba:	bcf0      	pop	{r4, r5, r6, r7}
 80035bc:	4770      	bx	lr
 80035be:	68a7      	ldr	r7, [r4, #8]
 80035c0:	077f      	lsls	r7, r7, #29
 80035c2:	d4f1      	bmi.n	80035a8 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80035c4:	b306      	cbz	r6, 8003608 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80035c6:	4f1d      	ldr	r7, [pc, #116]	@ (800363c <HAL_ADCEx_MultiModeConfigChannel+0xd4>)
 80035c8:	684d      	ldr	r5, [r1, #4]
 80035ca:	68b8      	ldr	r0, [r7, #8]
 80035cc:	f893 c030 	ldrb.w	ip, [r3, #48]	@ 0x30
 80035d0:	f420 4060 	bic.w	r0, r0, #57344	@ 0xe000
 80035d4:	4328      	orrs	r0, r5
 80035d6:	ea40 354c 	orr.w	r5, r0, ip, lsl #13
 80035da:	60bd      	str	r5, [r7, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80035dc:	4818      	ldr	r0, [pc, #96]	@ (8003640 <HAL_ADCEx_MultiModeConfigChannel+0xd8>)
 80035de:	68a4      	ldr	r4, [r4, #8]
 80035e0:	6892      	ldr	r2, [r2, #8]
 80035e2:	6885      	ldr	r5, [r0, #8]
 80035e4:	4322      	orrs	r2, r4
 80035e6:	432a      	orrs	r2, r5
 80035e8:	07d5      	lsls	r5, r2, #31
 80035ea:	d420      	bmi.n	800362e <HAL_ADCEx_MultiModeConfigChannel+0xc6>
        MODIFY_REG(tmpADC_Common->CCR,
 80035ec:	68bc      	ldr	r4, [r7, #8]
 80035ee:	688a      	ldr	r2, [r1, #8]
 80035f0:	f424 6171 	bic.w	r1, r4, #3856	@ 0xf10
 80035f4:	4332      	orrs	r2, r6
 80035f6:	f021 060f 	bic.w	r6, r1, #15
 80035fa:	4332      	orrs	r2, r6
 80035fc:	60ba      	str	r2, [r7, #8]
 80035fe:	e016      	b.n	800362e <HAL_ADCEx_MultiModeConfigChannel+0xc6>
  __HAL_LOCK(hadc);
 8003600:	2002      	movs	r0, #2
}
 8003602:	b01a      	add	sp, #104	@ 0x68
 8003604:	bcf0      	pop	{r4, r5, r6, r7}
 8003606:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003608:	4e0c      	ldr	r6, [pc, #48]	@ (800363c <HAL_ADCEx_MultiModeConfigChannel+0xd4>)
 800360a:	480d      	ldr	r0, [pc, #52]	@ (8003640 <HAL_ADCEx_MultiModeConfigChannel+0xd8>)
 800360c:	68b5      	ldr	r5, [r6, #8]
 800360e:	f425 4160 	bic.w	r1, r5, #57344	@ 0xe000
 8003612:	60b1      	str	r1, [r6, #8]
 8003614:	68a4      	ldr	r4, [r4, #8]
 8003616:	6892      	ldr	r2, [r2, #8]
 8003618:	6887      	ldr	r7, [r0, #8]
 800361a:	4322      	orrs	r2, r4
 800361c:	433a      	orrs	r2, r7
 800361e:	07d4      	lsls	r4, r2, #31
 8003620:	d405      	bmi.n	800362e <HAL_ADCEx_MultiModeConfigChannel+0xc6>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003622:	68b5      	ldr	r5, [r6, #8]
 8003624:	f425 6171 	bic.w	r1, r5, #3856	@ 0xf10
 8003628:	f021 000f 	bic.w	r0, r1, #15
 800362c:	60b0      	str	r0, [r6, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800362e:	2000      	movs	r0, #0
 8003630:	e7bf      	b.n	80035b2 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8003632:	bf00      	nop
 8003634:	50040000 	.word	0x50040000
 8003638:	50040100 	.word	0x50040100
 800363c:	50040300 	.word	0x50040300
 8003640:	50040200 	.word	0x50040200

08003644 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003644:	4907      	ldr	r1, [pc, #28]	@ (8003664 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003646:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003648:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800364a:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
 800364e:	4002      	ands	r2, r0
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003650:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003654:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003656:	f043 62bf 	orr.w	r2, r3, #100139008	@ 0x5f80000
 800365a:	f442 3000 	orr.w	r0, r2, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800365e:	60c8      	str	r0, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop
 8003664:	e000ed00 	.word	0xe000ed00

08003668 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003668:	4b1b      	ldr	r3, [pc, #108]	@ (80036d8 <HAL_NVIC_SetPriority+0x70>)
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003670:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003672:	f1c3 0e07 	rsb	lr, r3, #7
 8003676:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800367a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800367e:	bf28      	it	cs
 8003680:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003684:	f1bc 0f06 	cmp.w	ip, #6
 8003688:	d91c      	bls.n	80036c4 <HAL_NVIC_SetPriority+0x5c>
 800368a:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800368e:	f04f 33ff 	mov.w	r3, #4294967295
 8003692:	fa03 f30c 	lsl.w	r3, r3, ip
 8003696:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800369a:	f04f 33ff 	mov.w	r3, #4294967295
 800369e:	fa03 f30e 	lsl.w	r3, r3, lr
 80036a2:	ea21 0103 	bic.w	r1, r1, r3
 80036a6:	fa01 f30c 	lsl.w	r3, r1, ip
 80036aa:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036ac:	011a      	lsls	r2, r3, #4
  if ((int32_t)(IRQn) >= 0)
 80036ae:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036b0:	b2d1      	uxtb	r1, r2
  if ((int32_t)(IRQn) >= 0)
 80036b2:	db0a      	blt.n	80036ca <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036b4:	f100 4c60 	add.w	ip, r0, #3758096384	@ 0xe0000000
 80036b8:	f50c 4261 	add.w	r2, ip, #57600	@ 0xe100
 80036bc:	f882 1300 	strb.w	r1, [r2, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80036c0:	f85d fb04 	ldr.w	pc, [sp], #4
 80036c4:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036c6:	4694      	mov	ip, r2
 80036c8:	e7e7      	b.n	800369a <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036ca:	4b04      	ldr	r3, [pc, #16]	@ (80036dc <HAL_NVIC_SetPriority+0x74>)
 80036cc:	f000 000f 	and.w	r0, r0, #15
 80036d0:	4403      	add	r3, r0
 80036d2:	7619      	strb	r1, [r3, #24]
 80036d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80036d8:	e000ed00 	.word	0xe000ed00
 80036dc:	e000ecfc 	.word	0xe000ecfc

080036e0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80036e0:	2800      	cmp	r0, #0
 80036e2:	db07      	blt.n	80036f4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036e4:	4a04      	ldr	r2, [pc, #16]	@ (80036f8 <HAL_NVIC_EnableIRQ+0x18>)
 80036e6:	0941      	lsrs	r1, r0, #5
 80036e8:	2301      	movs	r3, #1
 80036ea:	f000 001f 	and.w	r0, r0, #31
 80036ee:	4083      	lsls	r3, r0
 80036f0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80036f4:	4770      	bx	lr
 80036f6:	bf00      	nop
 80036f8:	e000e100 	.word	0xe000e100

080036fc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036fc:	3801      	subs	r0, #1
 80036fe:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8003702:	d301      	bcc.n	8003708 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003704:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003706:	4770      	bx	lr
{
 8003708:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800370a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800370e:	4c07      	ldr	r4, [pc, #28]	@ (800372c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003710:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003712:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8003716:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800371a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800371c:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800371e:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003720:	619a      	str	r2, [r3, #24]
}
 8003722:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003726:	6119      	str	r1, [r3, #16]
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	e000ed00 	.word	0xe000ed00

08003730 <CRYP_SetKey>:
  */
static HAL_StatusTypeDef  CRYP_SetKey(CRYP_HandleTypeDef *hcryp)
{
  uint32_t keyaddr;

  if (hcryp->Init.pKey == NULL)
 8003730:	6a03      	ldr	r3, [r0, #32]
 8003732:	b32b      	cbz	r3, 8003780 <CRYP_SetKey+0x50>
{
 8003734:	b410      	push	{r4}
  }


  keyaddr = (uint32_t)(hcryp->Init.pKey);

  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 8003736:	68c4      	ldr	r4, [r0, #12]
  {
    hcryp->Instance->KEYR7 = __REV(*(uint32_t*)(keyaddr));
 8003738:	6802      	ldr	r2, [r0, #0]
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 800373a:	f5b4 2f80 	cmp.w	r4, #262144	@ 0x40000
  keyaddr = (uint32_t)(hcryp->Init.pKey);
 800373e:	4619      	mov	r1, r3
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 8003740:	d10e      	bne.n	8003760 <CRYP_SetKey+0x30>
  return __builtin_bswap32(value);
 8003742:	6818      	ldr	r0, [r3, #0]
 8003744:	ba04      	rev	r4, r0
    hcryp->Instance->KEYR7 = __REV(*(uint32_t*)(keyaddr));
 8003746:	63d4      	str	r4, [r2, #60]	@ 0x3c
 8003748:	6858      	ldr	r0, [r3, #4]
 800374a:	ba04      	rev	r4, r0
    keyaddr+=4U;
    hcryp->Instance->KEYR6 = __REV(*(uint32_t*)(keyaddr));
 800374c:	6394      	str	r4, [r2, #56]	@ 0x38
 800374e:	6898      	ldr	r0, [r3, #8]
 8003750:	ba04      	rev	r4, r0
    keyaddr+=4U;
    hcryp->Instance->KEYR5 = __REV(*(uint32_t*)(keyaddr));
 8003752:	6354      	str	r4, [r2, #52]	@ 0x34
 8003754:	68d8      	ldr	r0, [r3, #12]
    keyaddr+=4U;
    hcryp->Instance->KEYR4 = __REV(*(uint32_t*)(keyaddr));
    keyaddr+=4U;
 8003756:	f103 0110 	add.w	r1, r3, #16
 800375a:	ba04      	rev	r4, r0
  }

  hcryp->Instance->KEYR3 = __REV(*(uint32_t*)(keyaddr));
 800375c:	460b      	mov	r3, r1
    hcryp->Instance->KEYR4 = __REV(*(uint32_t*)(keyaddr));
 800375e:	6314      	str	r4, [r2, #48]	@ 0x30
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	ba1c      	rev	r4, r3
  hcryp->Instance->KEYR3 = __REV(*(uint32_t*)(keyaddr));
 8003764:	61d4      	str	r4, [r2, #28]
 8003766:	684b      	ldr	r3, [r1, #4]
 8003768:	ba1c      	rev	r4, r3
  keyaddr+=4U;
  hcryp->Instance->KEYR2 = __REV(*(uint32_t*)(keyaddr));
 800376a:	6194      	str	r4, [r2, #24]
 800376c:	688b      	ldr	r3, [r1, #8]
 800376e:	ba1c      	rev	r4, r3
  keyaddr+=4U;
  hcryp->Instance->KEYR1 = __REV(*(uint32_t*)(keyaddr));
 8003770:	6154      	str	r4, [r2, #20]
 8003772:	68c9      	ldr	r1, [r1, #12]
  keyaddr+=4U;
  hcryp->Instance->KEYR0 = __REV(*(uint32_t*)(keyaddr));

  return HAL_OK;
}
 8003774:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003778:	ba0b      	rev	r3, r1
  return HAL_OK;
 800377a:	2000      	movs	r0, #0
  hcryp->Instance->KEYR0 = __REV(*(uint32_t*)(keyaddr));
 800377c:	6113      	str	r3, [r2, #16]
}
 800377e:	4770      	bx	lr
    return HAL_ERROR;
 8003780:	2001      	movs	r0, #1
}
 8003782:	4770      	bx	lr

08003784 <HAL_CRYP_Init>:
  if(hcryp == NULL)
 8003784:	2800      	cmp	r0, #0
 8003786:	f000 80a4 	beq.w	80038d2 <HAL_CRYP_Init+0x14e>
  if (hcryp->Init.OperatingMode != CRYP_ALGOMODE_KEYDERIVATION)
 800378a:	6902      	ldr	r2, [r0, #16]
  if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION_DECRYPT) &&\
 800378c:	2a18      	cmp	r2, #24
{
 800378e:	b570      	push	{r4, r5, r6, lr}
 8003790:	4604      	mov	r4, r0
  if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION_DECRYPT) &&\
 8003792:	d04d      	beq.n	8003830 <HAL_CRYP_Init+0xac>
  if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 8003794:	2a08      	cmp	r2, #8
 8003796:	d03e      	beq.n	8003816 <HAL_CRYP_Init+0x92>
  if(hcryp->State == HAL_CRYP_STATE_RESET)
 8003798:	f894 0055 	ldrb.w	r0, [r4, #85]	@ 0x55
 800379c:	f000 05ff 	and.w	r5, r0, #255	@ 0xff
 80037a0:	2800      	cmp	r0, #0
 80037a2:	d03e      	beq.n	8003822 <HAL_CRYP_Init+0x9e>
  __HAL_CRYP_DISABLE(hcryp);
 80037a4:	6825      	ldr	r5, [r4, #0]
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 80037a6:	68e1      	ldr	r1, [r4, #12]
  hcryp->State = HAL_CRYP_STATE_BUSY;
 80037a8:	2602      	movs	r6, #2
 80037aa:	f884 6055 	strb.w	r6, [r4, #85]	@ 0x55
  __HAL_CRYP_DISABLE(hcryp);
 80037ae:	682b      	ldr	r3, [r5, #0]
 80037b0:	f023 0001 	bic.w	r0, r3, #1
 80037b4:	6028      	str	r0, [r5, #0]
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 80037b6:	682e      	ldr	r6, [r5, #0]
 80037b8:	f426 2380 	bic.w	r3, r6, #262144	@ 0x40000
 80037bc:	430b      	orrs	r3, r1
  hcryp->Phase = HAL_CRYP_PHASE_NOT_USED;
 80037be:	f04f 0c0a 	mov.w	ip, #10
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 80037c2:	2a08      	cmp	r2, #8
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 80037c4:	602b      	str	r3, [r5, #0]
  hcryp->Phase = HAL_CRYP_PHASE_NOT_USED;
 80037c6:	f884 c048 	strb.w	ip, [r4, #72]	@ 0x48
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 80037ca:	d066      	beq.n	800389a <HAL_CRYP_Init+0x116>
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 80037cc:	e9d4 6005 	ldrd	r6, r0, [r4, #20]
    if (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_GCM_GMAC)
 80037d0:	2e60      	cmp	r6, #96	@ 0x60
 80037d2:	d033      	beq.n	800383c <HAL_CRYP_Init+0xb8>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.DataType|hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 80037d4:	6829      	ldr	r1, [r5, #0]
 80037d6:	f421 3380 	bic.w	r3, r1, #65536	@ 0x10000
 80037da:	f023 017e 	bic.w	r1, r3, #126	@ 0x7e
 80037de:	68a3      	ldr	r3, [r4, #8]
 80037e0:	4333      	orrs	r3, r6
 80037e2:	430b      	orrs	r3, r1
 80037e4:	4313      	orrs	r3, r2
    || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 80037e6:	f5b6 3f80 	cmp.w	r6, #65536	@ 0x10000
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.DataType|hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 80037ea:	602b      	str	r3, [r5, #0]
    || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 80037ec:	d061      	beq.n	80038b2 <HAL_CRYP_Init+0x12e>
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 80037ee:	2800      	cmp	r0, #0
 80037f0:	d04d      	beq.n	800388e <HAL_CRYP_Init+0x10a>
    if (hcryp->Init.ChainingMode != CRYP_CHAINMODE_AES_ECB)
 80037f2:	2e00      	cmp	r6, #0
 80037f4:	d13b      	bne.n	800386e <HAL_CRYP_Init+0xea>
  hcryp->CrypInCount = 0;
 80037f6:	2200      	movs	r2, #0
 80037f8:	2300      	movs	r3, #0
 80037fa:	e9c4 2310 	strd	r2, r3, [r4, #64]	@ 0x40
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 80037fe:	2000      	movs	r0, #0
  hcryp->State = HAL_CRYP_STATE_READY;
 8003800:	2101      	movs	r1, #1
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8003802:	65a0      	str	r0, [r4, #88]	@ 0x58
  hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 8003804:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  hcryp->State = HAL_CRYP_STATE_READY;
 8003808:	f884 1055 	strb.w	r1, [r4, #85]	@ 0x55
  __HAL_CRYP_ENABLE(hcryp);
 800380c:	682c      	ldr	r4, [r5, #0]
 800380e:	f044 0301 	orr.w	r3, r4, #1
 8003812:	602b      	str	r3, [r5, #0]
}
 8003814:	bd70      	pop	{r4, r5, r6, pc}
   && (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 8003816:	6943      	ldr	r3, [r0, #20]
 8003818:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800381c:	d1bc      	bne.n	8003798 <HAL_CRYP_Init+0x14>
    return HAL_ERROR;
 800381e:	2001      	movs	r0, #1
}
 8003820:	bd70      	pop	{r4, r5, r6, pc}
    hcryp->Lock = HAL_UNLOCKED;
 8003822:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
    HAL_CRYP_MspInit(hcryp);
 8003826:	4620      	mov	r0, r4
 8003828:	f7fd f848 	bl	80008bc <HAL_CRYP_MspInit>
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 800382c:	6922      	ldr	r2, [r4, #16]
 800382e:	e7b9      	b.n	80037a4 <HAL_CRYP_Init+0x20>
         ((hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CTR)           \
 8003830:	6943      	ldr	r3, [r0, #20]
  if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION_DECRYPT) &&\
 8003832:	f023 0120 	bic.w	r1, r3, #32
 8003836:	2940      	cmp	r1, #64	@ 0x40
 8003838:	d1ee      	bne.n	8003818 <HAL_CRYP_Init+0x94>
 800383a:	e7f0      	b.n	800381e <HAL_CRYP_Init+0x9a>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 800383c:	682e      	ldr	r6, [r5, #0]
 800383e:	f426 3180 	bic.w	r1, r6, #65536	@ 0x10000
 8003842:	f021 037e 	bic.w	r3, r1, #126	@ 0x7e
 8003846:	4313      	orrs	r3, r2
 8003848:	f043 0260 	orr.w	r2, r3, #96	@ 0x60
 800384c:	602a      	str	r2, [r5, #0]
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 800384e:	682e      	ldr	r6, [r5, #0]
 8003850:	69e1      	ldr	r1, [r4, #28]
 8003852:	f426 43c0 	bic.w	r3, r6, #24576	@ 0x6000
 8003856:	430b      	orrs	r3, r1
      hcryp->Phase = HAL_CRYP_PHASE_START;
 8003858:	f04f 0c03 	mov.w	ip, #3
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 800385c:	602b      	str	r3, [r5, #0]
      hcryp->Phase = HAL_CRYP_PHASE_START;
 800385e:	f884 c048 	strb.w	ip, [r4, #72]	@ 0x48
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 8003862:	b920      	cbnz	r0, 800386e <HAL_CRYP_Init+0xea>
      if (CRYP_SetKey(hcryp) != HAL_OK)
 8003864:	4620      	mov	r0, r4
 8003866:	f7ff ff63 	bl	8003730 <CRYP_SetKey>
 800386a:	2800      	cmp	r0, #0
 800386c:	d1d7      	bne.n	800381e <HAL_CRYP_Init+0x9a>
    hcryp->Instance->IVR0 = 0;
  }
  else
#endif
  {
    if (hcryp->Init.pInitVect == NULL)
 800386e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8003870:	2800      	cmp	r0, #0
 8003872:	d0d4      	beq.n	800381e <HAL_CRYP_Init+0x9a>
 8003874:	6802      	ldr	r2, [r0, #0]
 8003876:	ba16      	rev	r6, r2
      return HAL_ERROR;
    }

    ivaddr = (uint32_t)(hcryp->Init.pInitVect);

    hcryp->Instance->IVR3 = __REV(*(uint32_t*)(ivaddr));
 8003878:	62ee      	str	r6, [r5, #44]	@ 0x2c
 800387a:	6841      	ldr	r1, [r0, #4]
 800387c:	ba0b      	rev	r3, r1
    ivaddr+=4U;
    hcryp->Instance->IVR2 = __REV(*(uint32_t*)(ivaddr));
 800387e:	62ab      	str	r3, [r5, #40]	@ 0x28
 8003880:	6882      	ldr	r2, [r0, #8]
 8003882:	ba16      	rev	r6, r2
    ivaddr+=4U;
    hcryp->Instance->IVR1 = __REV(*(uint32_t*)(ivaddr));
 8003884:	626e      	str	r6, [r5, #36]	@ 0x24
 8003886:	68c0      	ldr	r0, [r0, #12]
 8003888:	ba01      	rev	r1, r0
    ivaddr+=4U;
    hcryp->Instance->IVR0 = __REV(*(uint32_t*)(ivaddr));
 800388a:	6229      	str	r1, [r5, #32]
 800388c:	e7b3      	b.n	80037f6 <HAL_CRYP_Init+0x72>
      if (CRYP_SetKey(hcryp) != HAL_OK)
 800388e:	4620      	mov	r0, r4
 8003890:	f7ff ff4e 	bl	8003730 <CRYP_SetKey>
 8003894:	2800      	cmp	r0, #0
 8003896:	d0ac      	beq.n	80037f2 <HAL_CRYP_Init+0x6e>
 8003898:	e7c1      	b.n	800381e <HAL_CRYP_Init+0x9a>
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_ALGOMODE_KEYDERIVATION);
 800389a:	682b      	ldr	r3, [r5, #0]
 800389c:	f023 0218 	bic.w	r2, r3, #24
 80038a0:	f042 0608 	orr.w	r6, r2, #8
    if (CRYP_SetKey(hcryp) != HAL_OK)
 80038a4:	4620      	mov	r0, r4
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_ALGOMODE_KEYDERIVATION);
 80038a6:	602e      	str	r6, [r5, #0]
    if (CRYP_SetKey(hcryp) != HAL_OK)
 80038a8:	f7ff ff42 	bl	8003730 <CRYP_SetKey>
 80038ac:	2800      	cmp	r0, #0
 80038ae:	d0a2      	beq.n	80037f6 <HAL_CRYP_Init+0x72>
 80038b0:	e7b5      	b.n	800381e <HAL_CRYP_Init+0x9a>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 80038b2:	682e      	ldr	r6, [r5, #0]
 80038b4:	69e2      	ldr	r2, [r4, #28]
 80038b6:	f426 41c0 	bic.w	r1, r6, #24576	@ 0x6000
 80038ba:	4311      	orrs	r1, r2
      hcryp->Phase = HAL_CRYP_PHASE_START;
 80038bc:	2303      	movs	r3, #3
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 80038be:	6029      	str	r1, [r5, #0]
      hcryp->Phase = HAL_CRYP_PHASE_START;
 80038c0:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 80038c4:	b138      	cbz	r0, 80038d6 <HAL_CRYP_Init+0x152>
    hcryp->Instance->IVR3 = 0;
 80038c6:	2000      	movs	r0, #0
 80038c8:	62e8      	str	r0, [r5, #44]	@ 0x2c
    hcryp->Instance->IVR2 = 0;
 80038ca:	62a8      	str	r0, [r5, #40]	@ 0x28
    hcryp->Instance->IVR1 = 0;
 80038cc:	6268      	str	r0, [r5, #36]	@ 0x24
    hcryp->Instance->IVR0 = 0;
 80038ce:	6228      	str	r0, [r5, #32]
 80038d0:	e791      	b.n	80037f6 <HAL_CRYP_Init+0x72>
    return HAL_ERROR;
 80038d2:	2001      	movs	r0, #1
}
 80038d4:	4770      	bx	lr
      if (CRYP_SetKey(hcryp) != HAL_OK)
 80038d6:	4620      	mov	r0, r4
 80038d8:	f7ff ff2a 	bl	8003730 <CRYP_SetKey>
 80038dc:	2800      	cmp	r0, #0
 80038de:	d19e      	bne.n	800381e <HAL_CRYP_Init+0x9a>
 80038e0:	e7f1      	b.n	80038c6 <HAL_CRYP_Init+0x142>
 80038e2:	bf00      	nop
 80038e4:	0000      	movs	r0, r0
	...

080038e8 <HAL_CRYP_AESCBC_Encrypt>:
{
 80038e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80038ec:	b083      	sub	sp, #12
 80038ee:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  if(hcryp == NULL)
 80038f2:	2800      	cmp	r0, #0
 80038f4:	d073      	beq.n	80039de <HAL_CRYP_AESCBC_Encrypt+0xf6>
  hcryp->CrypInCount = 0;
 80038f6:	ed9f 7b7a 	vldr	d7, [pc, #488]	@ 8003ae0 <HAL_CRYP_AESCBC_Encrypt+0x1f8>
 80038fa:	ed80 7b10 	vstr	d7, [r0, #64]	@ 0x40
 80038fe:	4616      	mov	r6, r2
 8003900:	461f      	mov	r7, r3
  __HAL_CRYP_DISABLE(hcryp);
 8003902:	6802      	ldr	r2, [r0, #0]
  hcryp->Phase = HAL_CRYP_PHASE_READY;
 8003904:	2301      	movs	r3, #1
  hcryp->State = HAL_CRYP_STATE_BUSY;
 8003906:	f04f 0902 	mov.w	r9, #2
  hcryp->Phase = HAL_CRYP_PHASE_READY;
 800390a:	f880 3048 	strb.w	r3, [r0, #72]	@ 0x48
  hcryp->State = HAL_CRYP_STATE_BUSY;
 800390e:	f880 9055 	strb.w	r9, [r0, #85]	@ 0x55
  __HAL_CRYP_DISABLE(hcryp);
 8003912:	460d      	mov	r5, r1
 8003914:	6811      	ldr	r1, [r2, #0]
 8003916:	f021 0301 	bic.w	r3, r1, #1
 800391a:	4604      	mov	r4, r0
 800391c:	6013      	str	r3, [r2, #0]
  HAL_CRYP_MspDeInit(hcryp);
 800391e:	f7fc ffe5 	bl	80008ec <HAL_CRYP_MspDeInit>
  hcryp->State = HAL_CRYP_STATE_RESET;
 8003922:	2000      	movs	r0, #0
  hcryp->Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
 8003924:	ed9f 0b70 	vldr	d0, [pc, #448]	@ 8003ae8 <HAL_CRYP_AESCBC_Encrypt+0x200>
  hcryp->State = HAL_CRYP_STATE_RESET;
 8003928:	f884 0055 	strb.w	r0, [r4, #85]	@ 0x55
  if(hcryp->State == HAL_CRYP_STATE_RESET)
 800392c:	f894 2055 	ldrb.w	r2, [r4, #85]	@ 0x55
  __HAL_UNLOCK(hcryp);
 8003930:	f884 0054 	strb.w	r0, [r4, #84]	@ 0x54
  hcryp->Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
 8003934:	ed84 0b04 	vstr	d0, [r4, #16]
  hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 8003938:	61a0      	str	r0, [r4, #24]
  if(hcryp->State == HAL_CRYP_STATE_RESET)
 800393a:	2a00      	cmp	r2, #0
 800393c:	d053      	beq.n	80039e6 <HAL_CRYP_AESCBC_Encrypt+0xfe>
  hcryp->State = HAL_CRYP_STATE_BUSY;
 800393e:	f884 9055 	strb.w	r9, [r4, #85]	@ 0x55
  __HAL_CRYP_DISABLE(hcryp);
 8003942:	f8d4 9000 	ldr.w	r9, [r4]
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 8003946:	68e1      	ldr	r1, [r4, #12]
  __HAL_CRYP_DISABLE(hcryp);
 8003948:	f8d9 3000 	ldr.w	r3, [r9]
 800394c:	f023 0201 	bic.w	r2, r3, #1
 8003950:	f8c9 2000 	str.w	r2, [r9]
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 8003954:	f8d9 3000 	ldr.w	r3, [r9]
 8003958:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800395c:	430a      	orrs	r2, r1
  hcryp->Phase = HAL_CRYP_PHASE_NOT_USED;
 800395e:	210a      	movs	r1, #10
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 8003960:	f8c9 2000 	str.w	r2, [r9]
  hcryp->Phase = HAL_CRYP_PHASE_NOT_USED;
 8003964:	f884 1048 	strb.w	r1, [r4, #72]	@ 0x48
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 8003968:	e9d4 2c05 	ldrd	r2, ip, [r4, #20]
    if (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_GCM_GMAC)
 800396c:	2a60      	cmp	r2, #96	@ 0x60
 800396e:	d063      	beq.n	8003a38 <HAL_CRYP_AESCBC_Encrypt+0x150>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.DataType|hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 8003970:	f8d9 3000 	ldr.w	r3, [r9]
 8003974:	f423 3e80 	bic.w	lr, r3, #65536	@ 0x10000
 8003978:	68a3      	ldr	r3, [r4, #8]
 800397a:	f02e 017e 	bic.w	r1, lr, #126	@ 0x7e
 800397e:	4313      	orrs	r3, r2
 8003980:	430b      	orrs	r3, r1
 8003982:	4303      	orrs	r3, r0
    || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 8003984:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.DataType|hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 8003988:	f8c9 3000 	str.w	r3, [r9]
    || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 800398c:	f000 808e 	beq.w	8003aac <HAL_CRYP_AESCBC_Encrypt+0x1c4>
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 8003990:	f1bc 0f00 	cmp.w	ip, #0
 8003994:	f000 8082 	beq.w	8003a9c <HAL_CRYP_AESCBC_Encrypt+0x1b4>
    if (hcryp->Init.ChainingMode != CRYP_CHAINMODE_AES_ECB)
 8003998:	2a00      	cmp	r2, #0
 800399a:	d16b      	bne.n	8003a74 <HAL_CRYP_AESCBC_Encrypt+0x18c>
  return HAL_CRYPEx_AES(hcryp, pPlainData, Size, pCypherData, Timeout);
 800399c:	4632      	mov	r2, r6
 800399e:	4629      	mov	r1, r5
  hcryp->State = HAL_CRYP_STATE_READY;
 80039a0:	2601      	movs	r6, #1
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 80039a2:	2500      	movs	r5, #0
 80039a4:	65a5      	str	r5, [r4, #88]	@ 0x58
  return HAL_CRYPEx_AES(hcryp, pPlainData, Size, pCypherData, Timeout);
 80039a6:	463b      	mov	r3, r7
  hcryp->State = HAL_CRYP_STATE_READY;
 80039a8:	f884 6055 	strb.w	r6, [r4, #85]	@ 0x55
  hcryp->CrypInCount = 0;
 80039ac:	2700      	movs	r7, #0
 80039ae:	2600      	movs	r6, #0
 80039b0:	e9c4 6710 	strd	r6, r7, [r4, #64]	@ 0x40
  hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 80039b4:	f884 505c 	strb.w	r5, [r4, #92]	@ 0x5c
  return HAL_CRYPEx_AES(hcryp, pPlainData, Size, pCypherData, Timeout);
 80039b8:	4620      	mov	r0, r4
  __HAL_CRYP_ENABLE(hcryp);
 80039ba:	f8d9 4000 	ldr.w	r4, [r9]
 80039be:	f044 0701 	orr.w	r7, r4, #1
 80039c2:	f8c9 7000 	str.w	r7, [r9]
  return HAL_CRYPEx_AES(hcryp, pPlainData, Size, pCypherData, Timeout);
 80039c6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
}
 80039ca:	b003      	add	sp, #12
 80039cc:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  return HAL_CRYPEx_AES(hcryp, pPlainData, Size, pCypherData, Timeout);
 80039d0:	f000 b88e 	b.w	8003af0 <HAL_CRYPEx_AES>
      if (CRYP_SetKey(hcryp) != HAL_OK)
 80039d4:	4620      	mov	r0, r4
 80039d6:	f7ff feab 	bl	8003730 <CRYP_SetKey>
 80039da:	2800      	cmp	r0, #0
 80039dc:	d074      	beq.n	8003ac8 <HAL_CRYP_AESCBC_Encrypt+0x1e0>
}
 80039de:	2001      	movs	r0, #1
 80039e0:	b003      	add	sp, #12
 80039e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    HAL_CRYP_MspInit(hcryp);
 80039e6:	4620      	mov	r0, r4
 80039e8:	f7fc ff68 	bl	80008bc <HAL_CRYP_MspInit>
  hcryp->State = HAL_CRYP_STATE_BUSY;
 80039ec:	f884 9055 	strb.w	r9, [r4, #85]	@ 0x55
  __HAL_CRYP_DISABLE(hcryp);
 80039f0:	f8d4 9000 	ldr.w	r9, [r4]
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 80039f4:	6920      	ldr	r0, [r4, #16]
  __HAL_CRYP_DISABLE(hcryp);
 80039f6:	f8d9 3000 	ldr.w	r3, [r9]
 80039fa:	f023 0201 	bic.w	r2, r3, #1
 80039fe:	f8c9 2000 	str.w	r2, [r9]
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 8003a02:	f8d9 1000 	ldr.w	r1, [r9]
 8003a06:	68e2      	ldr	r2, [r4, #12]
 8003a08:	f421 2380 	bic.w	r3, r1, #262144	@ 0x40000
 8003a0c:	4313      	orrs	r3, r2
  hcryp->Phase = HAL_CRYP_PHASE_NOT_USED;
 8003a0e:	210a      	movs	r1, #10
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 8003a10:	2808      	cmp	r0, #8
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 8003a12:	f8c9 3000 	str.w	r3, [r9]
  hcryp->Phase = HAL_CRYP_PHASE_NOT_USED;
 8003a16:	f884 1048 	strb.w	r1, [r4, #72]	@ 0x48
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 8003a1a:	d1a5      	bne.n	8003968 <HAL_CRYP_AESCBC_Encrypt+0x80>
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_ALGOMODE_KEYDERIVATION);
 8003a1c:	f8d9 3000 	ldr.w	r3, [r9]
 8003a20:	f023 0218 	bic.w	r2, r3, #24
 8003a24:	f042 0008 	orr.w	r0, r2, #8
 8003a28:	f8c9 0000 	str.w	r0, [r9]
    if (CRYP_SetKey(hcryp) != HAL_OK)
 8003a2c:	4620      	mov	r0, r4
 8003a2e:	f7ff fe7f 	bl	8003730 <CRYP_SetKey>
 8003a32:	2800      	cmp	r0, #0
 8003a34:	d0b2      	beq.n	800399c <HAL_CRYP_AESCBC_Encrypt+0xb4>
 8003a36:	e7d2      	b.n	80039de <HAL_CRYP_AESCBC_Encrypt+0xf6>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 8003a38:	f8d9 1000 	ldr.w	r1, [r9]
 8003a3c:	f421 3e80 	bic.w	lr, r1, #65536	@ 0x10000
 8003a40:	f02e 037e 	bic.w	r3, lr, #126	@ 0x7e
 8003a44:	4303      	orrs	r3, r0
 8003a46:	f043 0260 	orr.w	r2, r3, #96	@ 0x60
 8003a4a:	f8c9 2000 	str.w	r2, [r9]
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 8003a4e:	f8d9 0000 	ldr.w	r0, [r9]
 8003a52:	69e3      	ldr	r3, [r4, #28]
 8003a54:	f420 41c0 	bic.w	r1, r0, #24576	@ 0x6000
 8003a58:	4319      	orrs	r1, r3
      hcryp->Phase = HAL_CRYP_PHASE_START;
 8003a5a:	2203      	movs	r2, #3
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 8003a5c:	f8c9 1000 	str.w	r1, [r9]
      hcryp->Phase = HAL_CRYP_PHASE_START;
 8003a60:	f884 2048 	strb.w	r2, [r4, #72]	@ 0x48
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 8003a64:	f1bc 0f00 	cmp.w	ip, #0
 8003a68:	d104      	bne.n	8003a74 <HAL_CRYP_AESCBC_Encrypt+0x18c>
      if (CRYP_SetKey(hcryp) != HAL_OK)
 8003a6a:	4620      	mov	r0, r4
 8003a6c:	f7ff fe60 	bl	8003730 <CRYP_SetKey>
 8003a70:	2800      	cmp	r0, #0
 8003a72:	d1b4      	bne.n	80039de <HAL_CRYP_AESCBC_Encrypt+0xf6>
    if (hcryp->Init.pInitVect == NULL)
 8003a74:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8003a76:	2800      	cmp	r0, #0
 8003a78:	d0b1      	beq.n	80039de <HAL_CRYP_AESCBC_Encrypt+0xf6>
 8003a7a:	6801      	ldr	r1, [r0, #0]
 8003a7c:	ba0b      	rev	r3, r1
    hcryp->Instance->IVR3 = __REV(*(uint32_t*)(ivaddr));
 8003a7e:	f8c9 302c 	str.w	r3, [r9, #44]	@ 0x2c
 8003a82:	6842      	ldr	r2, [r0, #4]
 8003a84:	ba11      	rev	r1, r2
    hcryp->Instance->IVR2 = __REV(*(uint32_t*)(ivaddr));
 8003a86:	f8c9 1028 	str.w	r1, [r9, #40]	@ 0x28
 8003a8a:	6883      	ldr	r3, [r0, #8]
 8003a8c:	ba1a      	rev	r2, r3
    hcryp->Instance->IVR1 = __REV(*(uint32_t*)(ivaddr));
 8003a8e:	f8c9 2024 	str.w	r2, [r9, #36]	@ 0x24
 8003a92:	68c0      	ldr	r0, [r0, #12]
 8003a94:	ba01      	rev	r1, r0
    hcryp->Instance->IVR0 = __REV(*(uint32_t*)(ivaddr));
 8003a96:	f8c9 1020 	str.w	r1, [r9, #32]
 8003a9a:	e77f      	b.n	800399c <HAL_CRYP_AESCBC_Encrypt+0xb4>
      if (CRYP_SetKey(hcryp) != HAL_OK)
 8003a9c:	4620      	mov	r0, r4
 8003a9e:	9201      	str	r2, [sp, #4]
 8003aa0:	f7ff fe46 	bl	8003730 <CRYP_SetKey>
 8003aa4:	2800      	cmp	r0, #0
 8003aa6:	d19a      	bne.n	80039de <HAL_CRYP_AESCBC_Encrypt+0xf6>
    if (hcryp->Init.ChainingMode != CRYP_CHAINMODE_AES_ECB)
 8003aa8:	9a01      	ldr	r2, [sp, #4]
 8003aaa:	e775      	b.n	8003998 <HAL_CRYP_AESCBC_Encrypt+0xb0>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 8003aac:	f8d9 0000 	ldr.w	r0, [r9]
 8003ab0:	69e3      	ldr	r3, [r4, #28]
 8003ab2:	f420 41c0 	bic.w	r1, r0, #24576	@ 0x6000
 8003ab6:	4319      	orrs	r1, r3
      hcryp->Phase = HAL_CRYP_PHASE_START;
 8003ab8:	2203      	movs	r2, #3
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 8003aba:	f8c9 1000 	str.w	r1, [r9]
      hcryp->Phase = HAL_CRYP_PHASE_START;
 8003abe:	f884 2048 	strb.w	r2, [r4, #72]	@ 0x48
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 8003ac2:	f1bc 0f00 	cmp.w	ip, #0
 8003ac6:	d085      	beq.n	80039d4 <HAL_CRYP_AESCBC_Encrypt+0xec>
    hcryp->Instance->IVR3 = 0;
 8003ac8:	2000      	movs	r0, #0
 8003aca:	f8c9 002c 	str.w	r0, [r9, #44]	@ 0x2c
    hcryp->Instance->IVR2 = 0;
 8003ace:	f8c9 0028 	str.w	r0, [r9, #40]	@ 0x28
    hcryp->Instance->IVR1 = 0;
 8003ad2:	f8c9 0024 	str.w	r0, [r9, #36]	@ 0x24
    hcryp->Instance->IVR0 = 0;
 8003ad6:	f8c9 0020 	str.w	r0, [r9, #32]
 8003ada:	e75f      	b.n	800399c <HAL_CRYP_AESCBC_Encrypt+0xb4>
 8003adc:	f3af 8000 	nop.w
	...
 8003aec:	00000020 	.word	0x00000020

08003af0 <HAL_CRYPEx_AES>:
  *                     case of key derivation only.
  * @param  Timeout Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYPEx_AES(CRYP_HandleTypeDef *hcryp, uint8_t *pInputData, uint16_t Size, uint8_t *pOutputData, uint32_t Timeout)
{
 8003af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003af4:	461c      	mov	r4, r3

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8003af6:	f890 3055 	ldrb.w	r3, [r0, #85]	@ 0x55
{
 8003afa:	f8dd 8020 	ldr.w	r8, [sp, #32]
  if (hcryp->State == HAL_CRYP_STATE_READY)
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	f040 80c7 	bne.w	8003c92 <HAL_CRYPEx_AES+0x1a2>
 8003b04:	4606      	mov	r6, r0
 8003b06:	b2d8      	uxtb	r0, r3
  {
    /* Check parameters setting */
    if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 8003b08:	6935      	ldr	r5, [r6, #16]
 8003b0a:	2d08      	cmp	r5, #8
 8003b0c:	d063      	beq.n	8003bd6 <HAL_CRYPEx_AES+0xe6>
        return  HAL_ERROR;
      }
    }
    else
    {
      if ((pInputData == NULL) || (pOutputData == NULL) || (Size == 0U))
 8003b0e:	2900      	cmp	r1, #0
 8003b10:	f000 80bd 	beq.w	8003c8e <HAL_CRYPEx_AES+0x19e>
 8003b14:	2c00      	cmp	r4, #0
 8003b16:	f000 80ba 	beq.w	8003c8e <HAL_CRYPEx_AES+0x19e>
 8003b1a:	4617      	mov	r7, r2
 8003b1c:	2a00      	cmp	r2, #0
 8003b1e:	f000 80b6 	beq.w	8003c8e <HAL_CRYPEx_AES+0x19e>
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(hcryp);
 8003b22:	f896 2054 	ldrb.w	r2, [r6, #84]	@ 0x54
 8003b26:	2a01      	cmp	r2, #1
 8003b28:	f000 80b3 	beq.w	8003c92 <HAL_CRYPEx_AES+0x1a2>
 8003b2c:	f886 0054 	strb.w	r0, [r6, #84]	@ 0x54

    /* Change the CRYP state */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8003b30:	f101 0510 	add.w	r5, r1, #16
 8003b34:	2002      	movs	r0, #2


  for(index=0U ; (index < Ilength); index += 16U)
  {
    /* Write the Input block in the Data Input register */
    hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 8003b36:	6831      	ldr	r1, [r6, #0]
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8003b38:	f886 0055 	strb.w	r0, [r6, #85]	@ 0x55
  for(index=0U ; (index < Ilength); index += 16U)
 8003b3c:	3410      	adds	r4, #16
 8003b3e:	f04f 0900 	mov.w	r9, #0
    hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 8003b42:	f855 3c10 	ldr.w	r3, [r5, #-16]
 8003b46:	608b      	str	r3, [r1, #8]
    inputaddr+=4U;
    hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 8003b48:	f855 2c0c 	ldr.w	r2, [r5, #-12]
 8003b4c:	608a      	str	r2, [r1, #8]
    inputaddr+=4U;
    hcryp->Instance->DINR  = *(uint32_t*)(inputaddr);
 8003b4e:	f855 0c08 	ldr.w	r0, [r5, #-8]
 8003b52:	6088      	str	r0, [r1, #8]
    inputaddr+=4U;
    hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 8003b54:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8003b58:	608b      	str	r3, [r1, #8]
static HAL_StatusTypeDef CRYP_WaitOnCCFlag(CRYP_HandleTypeDef const * const hcryp, uint32_t Timeout)
{
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003b5a:	f7fe fe81 	bl	8002860 <HAL_GetTick>
 8003b5e:	f1b8 3fff 	cmp.w	r8, #4294967295

  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 8003b62:	6831      	ldr	r1, [r6, #0]
  tickstart = HAL_GetTick();
 8003b64:	4682      	mov	sl, r0
  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 8003b66:	f040 809e 	bne.w	8003ca6 <HAL_CRYPEx_AES+0x1b6>
 8003b6a:	6848      	ldr	r0, [r1, #4]
 8003b6c:	07c3      	lsls	r3, r0, #31
 8003b6e:	d414      	bmi.n	8003b9a <HAL_CRYPEx_AES+0xaa>
 8003b70:	684b      	ldr	r3, [r1, #4]
 8003b72:	07db      	lsls	r3, r3, #31
 8003b74:	d411      	bmi.n	8003b9a <HAL_CRYPEx_AES+0xaa>
 8003b76:	684a      	ldr	r2, [r1, #4]
 8003b78:	07d0      	lsls	r0, r2, #31
 8003b7a:	d40e      	bmi.n	8003b9a <HAL_CRYPEx_AES+0xaa>
 8003b7c:	6848      	ldr	r0, [r1, #4]
 8003b7e:	07c2      	lsls	r2, r0, #31
 8003b80:	d40b      	bmi.n	8003b9a <HAL_CRYPEx_AES+0xaa>
 8003b82:	684b      	ldr	r3, [r1, #4]
 8003b84:	07db      	lsls	r3, r3, #31
 8003b86:	d408      	bmi.n	8003b9a <HAL_CRYPEx_AES+0xaa>
 8003b88:	684a      	ldr	r2, [r1, #4]
 8003b8a:	07d0      	lsls	r0, r2, #31
 8003b8c:	d405      	bmi.n	8003b9a <HAL_CRYPEx_AES+0xaa>
 8003b8e:	6848      	ldr	r0, [r1, #4]
 8003b90:	07c2      	lsls	r2, r0, #31
 8003b92:	d402      	bmi.n	8003b9a <HAL_CRYPEx_AES+0xaa>
 8003b94:	684b      	ldr	r3, [r1, #4]
 8003b96:	07db      	lsls	r3, r3, #31
 8003b98:	d5e7      	bpl.n	8003b6a <HAL_CRYPEx_AES+0x7a>
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8003b9a:	6808      	ldr	r0, [r1, #0]
 8003b9c:	f040 0280 	orr.w	r2, r0, #128	@ 0x80
 8003ba0:	600a      	str	r2, [r1, #0]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 8003ba2:	68cb      	ldr	r3, [r1, #12]
 8003ba4:	f844 3c10 	str.w	r3, [r4, #-16]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 8003ba8:	68c8      	ldr	r0, [r1, #12]
 8003baa:	f844 0c0c 	str.w	r0, [r4, #-12]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 8003bae:	68ca      	ldr	r2, [r1, #12]
 8003bb0:	f844 2c08 	str.w	r2, [r4, #-8]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 8003bb4:	68cb      	ldr	r3, [r1, #12]
 8003bb6:	f844 3c04 	str.w	r3, [r4, #-4]
    if ((hcryp->SuspendRequest == HAL_CRYP_SUSPEND) && ((index+16U) < Ilength))
 8003bba:	f896 005c 	ldrb.w	r0, [r6, #92]	@ 0x5c
 8003bbe:	2801      	cmp	r0, #1
 8003bc0:	f109 0c10 	add.w	ip, r9, #16
 8003bc4:	d07d      	beq.n	8003cc2 <HAL_CRYPEx_AES+0x1d2>
  for(index=0U ; (index < Ilength); index += 16U)
 8003bc6:	4567      	cmp	r7, ip
 8003bc8:	f105 0510 	add.w	r5, r5, #16
 8003bcc:	f104 0410 	add.w	r4, r4, #16
 8003bd0:	d951      	bls.n	8003c76 <HAL_CRYPEx_AES+0x186>
    if ((hcryp->SuspendRequest == HAL_CRYP_SUSPEND) && ((index+16U) < Ilength))
 8003bd2:	46e1      	mov	r9, ip
 8003bd4:	e7b5      	b.n	8003b42 <HAL_CRYPEx_AES+0x52>
      if (pOutputData == NULL)
 8003bd6:	2c00      	cmp	r4, #0
 8003bd8:	d059      	beq.n	8003c8e <HAL_CRYPEx_AES+0x19e>
    __HAL_LOCK(hcryp);
 8003bda:	f896 2054 	ldrb.w	r2, [r6, #84]	@ 0x54
 8003bde:	2a01      	cmp	r2, #1
 8003be0:	d057      	beq.n	8003c92 <HAL_CRYPEx_AES+0x1a2>
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8003be2:	f04f 0e02 	mov.w	lr, #2
    __HAL_LOCK(hcryp);
 8003be6:	f886 0054 	strb.w	r0, [r6, #84]	@ 0x54
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8003bea:	f886 e055 	strb.w	lr, [r6, #85]	@ 0x55
  tickstart = HAL_GetTick();
 8003bee:	f7fe fe37 	bl	8002860 <HAL_GetTick>
 8003bf2:	f1b8 3fff 	cmp.w	r8, #4294967295
  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 8003bf6:	6833      	ldr	r3, [r6, #0]
  tickstart = HAL_GetTick();
 8003bf8:	4607      	mov	r7, r0
  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 8003bfa:	d15e      	bne.n	8003cba <HAL_CRYPEx_AES+0x1ca>
 8003bfc:	685d      	ldr	r5, [r3, #4]
 8003bfe:	07e9      	lsls	r1, r5, #31
 8003c00:	d414      	bmi.n	8003c2c <HAL_CRYPEx_AES+0x13c>
 8003c02:	685a      	ldr	r2, [r3, #4]
 8003c04:	07d1      	lsls	r1, r2, #31
 8003c06:	d411      	bmi.n	8003c2c <HAL_CRYPEx_AES+0x13c>
 8003c08:	6858      	ldr	r0, [r3, #4]
 8003c0a:	07c2      	lsls	r2, r0, #31
 8003c0c:	d40e      	bmi.n	8003c2c <HAL_CRYPEx_AES+0x13c>
 8003c0e:	685f      	ldr	r7, [r3, #4]
 8003c10:	07ff      	lsls	r7, r7, #31
 8003c12:	d40b      	bmi.n	8003c2c <HAL_CRYPEx_AES+0x13c>
 8003c14:	6859      	ldr	r1, [r3, #4]
 8003c16:	07cd      	lsls	r5, r1, #31
 8003c18:	d408      	bmi.n	8003c2c <HAL_CRYPEx_AES+0x13c>
 8003c1a:	685d      	ldr	r5, [r3, #4]
 8003c1c:	07e8      	lsls	r0, r5, #31
 8003c1e:	d405      	bmi.n	8003c2c <HAL_CRYPEx_AES+0x13c>
 8003c20:	685a      	ldr	r2, [r3, #4]
 8003c22:	07d1      	lsls	r1, r2, #31
 8003c24:	d402      	bmi.n	8003c2c <HAL_CRYPEx_AES+0x13c>
 8003c26:	6858      	ldr	r0, [r3, #4]
 8003c28:	07c2      	lsls	r2, r0, #31
 8003c2a:	d5e7      	bpl.n	8003bfc <HAL_CRYPEx_AES+0x10c>
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8003c2c:	681f      	ldr	r7, [r3, #0]
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 8003c2e:	68f1      	ldr	r1, [r6, #12]
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8003c30:	f047 0580 	orr.w	r5, r7, #128	@ 0x80
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 8003c34:	f5b1 2f80 	cmp.w	r1, #262144	@ 0x40000
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8003c38:	601d      	str	r5, [r3, #0]
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 8003c3a:	d110      	bne.n	8003c5e <HAL_CRYPEx_AES+0x16e>
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR7);
 8003c3c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    outputaddr+=4U;
 8003c3e:	3410      	adds	r4, #16
 8003c40:	ba10      	rev	r0, r2
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR7);
 8003c42:	f844 0c10 	str.w	r0, [r4, #-16]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR6);
 8003c46:	6b9f      	ldr	r7, [r3, #56]	@ 0x38
 8003c48:	ba39      	rev	r1, r7
 8003c4a:	f844 1c0c 	str.w	r1, [r4, #-12]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR5);
 8003c4e:	6b5d      	ldr	r5, [r3, #52]	@ 0x34
 8003c50:	ba2a      	rev	r2, r5
 8003c52:	f844 2c08 	str.w	r2, [r4, #-8]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR4);
 8003c56:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003c58:	ba07      	rev	r7, r0
 8003c5a:	f844 7c04 	str.w	r7, [r4, #-4]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR3);
 8003c5e:	69d9      	ldr	r1, [r3, #28]
 8003c60:	ba0d      	rev	r5, r1
 8003c62:	6025      	str	r5, [r4, #0]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR2);
 8003c64:	699a      	ldr	r2, [r3, #24]
 8003c66:	ba10      	rev	r0, r2
 8003c68:	6060      	str	r0, [r4, #4]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR1);
 8003c6a:	695f      	ldr	r7, [r3, #20]
 8003c6c:	ba39      	rev	r1, r7
 8003c6e:	60a1      	str	r1, [r4, #8]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR0);
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	ba1d      	rev	r5, r3
 8003c74:	60e5      	str	r5, [r4, #12]
    if (hcryp->State != HAL_CRYP_STATE_SUSPENDED)
 8003c76:	f896 4055 	ldrb.w	r4, [r6, #85]	@ 0x55
 8003c7a:	2c05      	cmp	r4, #5
      hcryp->State = HAL_CRYP_STATE_READY;
 8003c7c:	bf18      	it	ne
 8003c7e:	2401      	movne	r4, #1
    __HAL_UNLOCK(hcryp);
 8003c80:	f04f 0000 	mov.w	r0, #0
      hcryp->State = HAL_CRYP_STATE_READY;
 8003c84:	bf18      	it	ne
 8003c86:	f886 4055 	strbne.w	r4, [r6, #85]	@ 0x55
    __HAL_UNLOCK(hcryp);
 8003c8a:	f886 0054 	strb.w	r0, [r6, #84]	@ 0x54
}
 8003c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hcryp);
 8003c92:	2002      	movs	r0, #2
}
 8003c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((HAL_GetTick() - tickstart ) > Timeout)
 8003c98:	f7fe fde2 	bl	8002860 <HAL_GetTick>
 8003c9c:	eba0 010a 	sub.w	r1, r0, sl
 8003ca0:	4588      	cmp	r8, r1
 8003ca2:	d31e      	bcc.n	8003ce2 <HAL_CRYPEx_AES+0x1f2>
  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 8003ca4:	6831      	ldr	r1, [r6, #0]
 8003ca6:	684a      	ldr	r2, [r1, #4]
 8003ca8:	07d0      	lsls	r0, r2, #31
 8003caa:	d5f5      	bpl.n	8003c98 <HAL_CRYPEx_AES+0x1a8>
 8003cac:	e775      	b.n	8003b9a <HAL_CRYPEx_AES+0xaa>
      if((HAL_GetTick() - tickstart ) > Timeout)
 8003cae:	f7fe fdd7 	bl	8002860 <HAL_GetTick>
 8003cb2:	1bc3      	subs	r3, r0, r7
 8003cb4:	4598      	cmp	r8, r3
 8003cb6:	d314      	bcc.n	8003ce2 <HAL_CRYPEx_AES+0x1f2>
  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 8003cb8:	6833      	ldr	r3, [r6, #0]
 8003cba:	6858      	ldr	r0, [r3, #4]
 8003cbc:	07c2      	lsls	r2, r0, #31
 8003cbe:	d5f6      	bpl.n	8003cae <HAL_CRYPEx_AES+0x1be>
 8003cc0:	e7b4      	b.n	8003c2c <HAL_CRYPEx_AES+0x13c>
    if ((hcryp->SuspendRequest == HAL_CRYP_SUSPEND) && ((index+16U) < Ilength))
 8003cc2:	4567      	cmp	r7, ip
 8003cc4:	d9d7      	bls.n	8003c76 <HAL_CRYPEx_AES+0x186>
      hcryp->pCrypOutBuffPtr =  (uint8_t *)outputaddr;
 8003cc6:	63f4      	str	r4, [r6, #60]	@ 0x3c
      hcryp->CrypInCount     =  Ilength - (index+16U);
 8003cc8:	f1a7 0410 	sub.w	r4, r7, #16
 8003ccc:	eba4 0709 	sub.w	r7, r4, r9
      hcryp->State = HAL_CRYP_STATE_SUSPENDED;
 8003cd0:	2105      	movs	r1, #5
      hcryp->pCrypInBuffPtr  =  (uint8_t *)inputaddr;
 8003cd2:	63b5      	str	r5, [r6, #56]	@ 0x38
      hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 8003cd4:	2500      	movs	r5, #0
      hcryp->CrypInCount     =  Ilength - (index+16U);
 8003cd6:	6437      	str	r7, [r6, #64]	@ 0x40
      hcryp->State = HAL_CRYP_STATE_SUSPENDED;
 8003cd8:	f886 1055 	strb.w	r1, [r6, #85]	@ 0x55
      hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 8003cdc:	f886 505c 	strb.w	r5, [r6, #92]	@ 0x5c
      return HAL_OK;
 8003ce0:	e7c9      	b.n	8003c76 <HAL_CRYPEx_AES+0x186>
    hcryp->State = HAL_CRYP_STATE_READY;
 8003ce2:	2401      	movs	r4, #1
    __HAL_UNLOCK(hcryp);
 8003ce4:	2100      	movs	r1, #0
    hcryp->State = HAL_CRYP_STATE_READY;
 8003ce6:	f886 4055 	strb.w	r4, [r6, #85]	@ 0x55
    __HAL_UNLOCK(hcryp);
 8003cea:	f886 1054 	strb.w	r1, [r6, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003cee:	2003      	movs	r0, #3
}
 8003cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003cf4 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003cf4:	2800      	cmp	r0, #0
 8003cf6:	d051      	beq.n	8003d9c <HAL_DMA_Init+0xa8>
{
 8003cf8:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003cfa:	4a2f      	ldr	r2, [pc, #188]	@ (8003db8 <HAL_DMA_Init+0xc4>)
 8003cfc:	6804      	ldr	r4, [r0, #0]
 8003cfe:	4294      	cmp	r4, r2
 8003d00:	4603      	mov	r3, r0
 8003d02:	d942      	bls.n	8003d8a <HAL_DMA_Init+0x96>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003d04:	492d      	ldr	r1, [pc, #180]	@ (8003dbc <HAL_DMA_Init+0xc8>)
 8003d06:	482e      	ldr	r0, [pc, #184]	@ (8003dc0 <HAL_DMA_Init+0xcc>)
 8003d08:	4421      	add	r1, r4
 8003d0a:	fba0 2501 	umull	r2, r5, r0, r1
 8003d0e:	092e      	lsrs	r6, r5, #4
    hdma->DmaBaseAddress = DMA2;
 8003d10:	4d2c      	ldr	r5, [pc, #176]	@ (8003dc4 <HAL_DMA_Init+0xd0>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003d12:	00b1      	lsls	r1, r6, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d14:	2702      	movs	r7, #2
 8003d16:	f883 7025 	strb.w	r7, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003d1a:	6822      	ldr	r2, [r4, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d1c:	691f      	ldr	r7, [r3, #16]
 8003d1e:	641d      	str	r5, [r3, #64]	@ 0x40
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003d20:	f422 4cff 	bic.w	ip, r2, #32640	@ 0x7f80
  tmp |=  hdma->Init.Direction        |
 8003d24:	e9d3 6202 	ldrd	r6, r2, [r3, #8]
 8003d28:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d2a:	433a      	orrs	r2, r7
 8003d2c:	695f      	ldr	r7, [r3, #20]
 8003d2e:	6459      	str	r1, [r3, #68]	@ 0x44
 8003d30:	433a      	orrs	r2, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d32:	699f      	ldr	r7, [r3, #24]
 8003d34:	433a      	orrs	r2, r7
 8003d36:	69df      	ldr	r7, [r3, #28]
 8003d38:	433a      	orrs	r2, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d3a:	6a1f      	ldr	r7, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003d3c:	f02c 0070 	bic.w	r0, ip, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d40:	433a      	orrs	r2, r7
  tmp |=  hdma->Init.Direction        |
 8003d42:	4302      	orrs	r2, r0
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003d44:	f5b6 4f80 	cmp.w	r6, #16384	@ 0x4000
  hdma->Instance->CCR = tmp;
 8003d48:	6022      	str	r2, [r4, #0]
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003d4a:	d015      	beq.n	8003d78 <HAL_DMA_Init+0x84>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003d4c:	4f1e      	ldr	r7, [pc, #120]	@ (8003dc8 <HAL_DMA_Init+0xd4>)
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003d4e:	6858      	ldr	r0, [r3, #4]
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003d50:	f001 041c 	and.w	r4, r1, #28
 8003d54:	210f      	movs	r1, #15
 8003d56:	40a1      	lsls	r1, r4
    if (DMA1 == hdma->DmaBaseAddress)
 8003d58:	42bd      	cmp	r5, r7
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003d5a:	ea6f 0601 	mvn.w	r6, r1
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003d5e:	fa00 f004 	lsl.w	r0, r0, r4
    if (DMA1 == hdma->DmaBaseAddress)
 8003d62:	d01d      	beq.n	8003da0 <HAL_DMA_Init+0xac>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003d64:	f8d7 54a8 	ldr.w	r5, [r7, #1192]	@ 0x4a8
 8003d68:	402e      	ands	r6, r5
 8003d6a:	f8c7 64a8 	str.w	r6, [r7, #1192]	@ 0x4a8

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003d6e:	f8d7 24a8 	ldr.w	r2, [r7, #1192]	@ 0x4a8
 8003d72:	4302      	orrs	r2, r0
 8003d74:	f8c7 24a8 	str.w	r2, [r7, #1192]	@ 0x4a8
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d78:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003d7a:	2601      	movs	r6, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d7c:	63d8      	str	r0, [r3, #60]	@ 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003d7e:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State = HAL_DMA_STATE_READY;
 8003d82:	f883 6025 	strb.w	r6, [r3, #37]	@ 0x25

  return HAL_OK;
}
 8003d86:	bcf0      	pop	{r4, r5, r6, r7}
 8003d88:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003d8a:	4f10      	ldr	r7, [pc, #64]	@ (8003dcc <HAL_DMA_Init+0xd8>)
 8003d8c:	4a0c      	ldr	r2, [pc, #48]	@ (8003dc0 <HAL_DMA_Init+0xcc>)
    hdma->DmaBaseAddress = DMA1;
 8003d8e:	4d0e      	ldr	r5, [pc, #56]	@ (8003dc8 <HAL_DMA_Init+0xd4>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003d90:	4427      	add	r7, r4
 8003d92:	fba2 2007 	umull	r2, r0, r2, r7
 8003d96:	0906      	lsrs	r6, r0, #4
 8003d98:	00b1      	lsls	r1, r6, #2
    hdma->DmaBaseAddress = DMA1;
 8003d9a:	e7bb      	b.n	8003d14 <HAL_DMA_Init+0x20>
    return HAL_ERROR;
 8003d9c:	2001      	movs	r0, #1
}
 8003d9e:	4770      	bx	lr
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003da0:	f8d5 40a8 	ldr.w	r4, [r5, #168]	@ 0xa8
 8003da4:	4026      	ands	r6, r4
 8003da6:	f8c5 60a8 	str.w	r6, [r5, #168]	@ 0xa8
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003daa:	f8d5 10a8 	ldr.w	r1, [r5, #168]	@ 0xa8
 8003dae:	4301      	orrs	r1, r0
 8003db0:	f8c5 10a8 	str.w	r1, [r5, #168]	@ 0xa8
 8003db4:	e7e0      	b.n	8003d78 <HAL_DMA_Init+0x84>
 8003db6:	bf00      	nop
 8003db8:	40020407 	.word	0x40020407
 8003dbc:	bffdfbf8 	.word	0xbffdfbf8
 8003dc0:	cccccccd 	.word	0xcccccccd
 8003dc4:	40020400 	.word	0x40020400
 8003dc8:	40020000 	.word	0x40020000
 8003dcc:	bffdfff8 	.word	0xbffdfff8

08003dd0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003dd0:	b470      	push	{r4, r5, r6}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003dd2:	f890 4024 	ldrb.w	r4, [r0, #36]	@ 0x24
 8003dd6:	2c01      	cmp	r4, #1
 8003dd8:	d00b      	beq.n	8003df2 <HAL_DMA_Start_IT+0x22>

  if (HAL_DMA_STATE_READY == hdma->State)
 8003dda:	f890 6025 	ldrb.w	r6, [r0, #37]	@ 0x25
  __HAL_LOCK(hdma);
 8003dde:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 8003de0:	2e01      	cmp	r6, #1
  __HAL_LOCK(hdma);
 8003de2:	f880 5024 	strb.w	r5, [r0, #36]	@ 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8003de6:	fa5f fc86 	uxtb.w	ip, r6
 8003dea:	d005      	beq.n	8003df8 <HAL_DMA_Start_IT+0x28>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dec:	2300      	movs	r3, #0
 8003dee:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 8003df2:	2002      	movs	r0, #2

    /* Remain BUSY */
    status = HAL_BUSY;
  }
  return status;
}
 8003df4:	bc70      	pop	{r4, r5, r6}
 8003df6:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8003df8:	2502      	movs	r5, #2
 8003dfa:	f880 5025 	strb.w	r5, [r0, #37]	@ 0x25
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003dfe:	6c45      	ldr	r5, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE(hdma);
 8003e00:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e02:	2600      	movs	r6, #0
 8003e04:	63c6      	str	r6, [r0, #60]	@ 0x3c
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e06:	f005 061c 	and.w	r6, r5, #28
 8003e0a:	fa0c f506 	lsl.w	r5, ip, r6
    __HAL_DMA_DISABLE(hdma);
 8003e0e:	6826      	ldr	r6, [r4, #0]
 8003e10:	f026 0601 	bic.w	r6, r6, #1
 8003e14:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e16:	6c06      	ldr	r6, [r0, #64]	@ 0x40
 8003e18:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003e1a:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e1c:	6883      	ldr	r3, [r0, #8]
    if (NULL != hdma->XferHalfCpltCallback)
 8003e1e:	6b00      	ldr	r0, [r0, #48]	@ 0x30
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e20:	2b10      	cmp	r3, #16
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003e22:	bf0b      	itete	eq
 8003e24:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003e26:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003e28:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8003e2a:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8003e2c:	b150      	cbz	r0, 8003e44 <HAL_DMA_Start_IT+0x74>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e2e:	6823      	ldr	r3, [r4, #0]
 8003e30:	f043 000e 	orr.w	r0, r3, #14
 8003e34:	6020      	str	r0, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8003e36:	6821      	ldr	r1, [r4, #0]
 8003e38:	f041 0201 	orr.w	r2, r1, #1
  HAL_StatusTypeDef status = HAL_OK;
 8003e3c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8003e3e:	6022      	str	r2, [r4, #0]
}
 8003e40:	bc70      	pop	{r4, r5, r6}
 8003e42:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e44:	6821      	ldr	r1, [r4, #0]
 8003e46:	f021 0204 	bic.w	r2, r1, #4
 8003e4a:	6022      	str	r2, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003e4c:	6825      	ldr	r5, [r4, #0]
 8003e4e:	f045 060a 	orr.w	r6, r5, #10
 8003e52:	6026      	str	r6, [r4, #0]
 8003e54:	e7ef      	b.n	8003e36 <HAL_DMA_Start_IT+0x66>
 8003e56:	bf00      	nop

08003e58 <HAL_DMA_Abort>:
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003e58:	f890 2025 	ldrb.w	r2, [r0, #37]	@ 0x25
 8003e5c:	2a02      	cmp	r2, #2
{
 8003e5e:	4603      	mov	r3, r0
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003e60:	d007      	beq.n	8003e72 <HAL_DMA_Abort+0x1a>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e62:	2004      	movs	r0, #4
    __HAL_UNLOCK(hdma);
 8003e64:	f04f 0c00 	mov.w	ip, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e68:	63d8      	str	r0, [r3, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8003e6a:	f883 c024 	strb.w	ip, [r3, #36]	@ 0x24
    return HAL_ERROR;
 8003e6e:	2001      	movs	r0, #1
}
 8003e70:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e72:	6801      	ldr	r1, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e74:	6c42      	ldr	r2, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e76:	6808      	ldr	r0, [r1, #0]
 8003e78:	f020 000e 	bic.w	r0, r0, #14
 8003e7c:	6008      	str	r0, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8003e7e:	6808      	ldr	r0, [r1, #0]
 8003e80:	f020 0001 	bic.w	r0, r0, #1
 8003e84:	6008      	str	r0, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e86:	f04f 0c01 	mov.w	ip, #1
 8003e8a:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8003e8c:	f002 021c 	and.w	r2, r2, #28
 8003e90:	fa0c f202 	lsl.w	r2, ip, r2
 8003e94:	604a      	str	r2, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003e96:	f883 c025 	strb.w	ip, [r3, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 8003e9a:	f04f 0c00 	mov.w	ip, #0
    return status;
 8003e9e:	2000      	movs	r0, #0
    __HAL_UNLOCK(hdma);
 8003ea0:	f883 c024 	strb.w	ip, [r3, #36]	@ 0x24
}
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop

08003ea8 <HAL_DMA_IRQHandler>:
{
 8003ea8:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003eaa:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003eac:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8003eae:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003eb0:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003eb2:	682c      	ldr	r4, [r5, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003eb4:	f003 031c 	and.w	r3, r3, #28
 8003eb8:	2204      	movs	r2, #4
 8003eba:	409a      	lsls	r2, r3
 8003ebc:	420a      	tst	r2, r1
 8003ebe:	d00e      	beq.n	8003ede <HAL_DMA_IRQHandler+0x36>
 8003ec0:	f014 0f04 	tst.w	r4, #4
 8003ec4:	d00b      	beq.n	8003ede <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ec6:	6829      	ldr	r1, [r5, #0]
 8003ec8:	068b      	lsls	r3, r1, #26
 8003eca:	d403      	bmi.n	8003ed4 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ecc:	682b      	ldr	r3, [r5, #0]
 8003ece:	f023 0404 	bic.w	r4, r3, #4
 8003ed2:	602c      	str	r4, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8003ed4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003ed6:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8003ed8:	b1cb      	cbz	r3, 8003f0e <HAL_DMA_IRQHandler+0x66>
}
 8003eda:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8003edc:	4718      	bx	r3
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003ede:	2202      	movs	r2, #2
 8003ee0:	409a      	lsls	r2, r3
 8003ee2:	420a      	tst	r2, r1
 8003ee4:	d015      	beq.n	8003f12 <HAL_DMA_IRQHandler+0x6a>
 8003ee6:	f014 0f02 	tst.w	r4, #2
 8003eea:	d012      	beq.n	8003f12 <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003eec:	682c      	ldr	r4, [r5, #0]
 8003eee:	06a1      	lsls	r1, r4, #26
 8003ef0:	d406      	bmi.n	8003f00 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003ef2:	682b      	ldr	r3, [r5, #0]
 8003ef4:	f023 010a 	bic.w	r1, r3, #10
 8003ef8:	6029      	str	r1, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8003efa:	2501      	movs	r5, #1
 8003efc:	f880 5025 	strb.w	r5, [r0, #37]	@ 0x25
    if (hdma->XferCpltCallback != NULL)
 8003f00:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003f02:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8003f04:	2400      	movs	r4, #0
 8003f06:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
    if (hdma->XferCpltCallback != NULL)
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d1e5      	bne.n	8003eda <HAL_DMA_IRQHandler+0x32>
}
 8003f0e:	bc70      	pop	{r4, r5, r6}
 8003f10:	4770      	bx	lr
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003f12:	2208      	movs	r2, #8
 8003f14:	409a      	lsls	r2, r3
 8003f16:	420a      	tst	r2, r1
 8003f18:	d0f9      	beq.n	8003f0e <HAL_DMA_IRQHandler+0x66>
 8003f1a:	0722      	lsls	r2, r4, #28
 8003f1c:	d5f7      	bpl.n	8003f0e <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f1e:	6829      	ldr	r1, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 8003f20:	6b42      	ldr	r2, [r0, #52]	@ 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f22:	f021 040e 	bic.w	r4, r1, #14
 8003f26:	602c      	str	r4, [r5, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003f28:	2501      	movs	r5, #1
 8003f2a:	fa05 f303 	lsl.w	r3, r5, r3
    __HAL_UNLOCK(hdma);
 8003f2e:	2100      	movs	r1, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003f30:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f32:	63c5      	str	r5, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8003f34:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8003f38:	f880 5025 	strb.w	r5, [r0, #37]	@ 0x25
    if (hdma->XferErrorCallback != NULL)
 8003f3c:	2a00      	cmp	r2, #0
 8003f3e:	d0e6      	beq.n	8003f0e <HAL_DMA_IRQHandler+0x66>
}
 8003f40:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8003f42:	4710      	bx	r2

08003f44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f48:	680c      	ldr	r4, [r1, #0]
{
 8003f4a:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f4c:	2c00      	cmp	r4, #0
 8003f4e:	f000 8092 	beq.w	8004076 <HAL_GPIO_Init+0x132>
  uint32_t position = 0x00u;
 8003f52:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003f54:	f04f 0b01 	mov.w	fp, #1
 8003f58:	fa0b fe03 	lsl.w	lr, fp, r3

    if (iocurrent != 0x00u)
 8003f5c:	ea1e 0a04 	ands.w	sl, lr, r4
 8003f60:	f000 8084 	beq.w	800406c <HAL_GPIO_Init+0x128>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f64:	684d      	ldr	r5, [r1, #4]
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003f66:	2603      	movs	r6, #3
 8003f68:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f6c:	f005 0203 	and.w	r2, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003f70:	fa06 f70c 	lsl.w	r7, r6, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f74:	1e56      	subs	r6, r2, #1
 8003f76:	2e01      	cmp	r6, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003f78:	ea6f 0707 	mvn.w	r7, r7
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f7c:	d97e      	bls.n	800407c <HAL_GPIO_Init+0x138>
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f7e:	2a03      	cmp	r2, #3
 8003f80:	f040 80b9 	bne.w	80040f6 <HAL_GPIO_Init+0x1b2>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003f84:	fa02 f20c 	lsl.w	r2, r2, ip
      temp = GPIOx->MODER;
 8003f88:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003f8c:	ea0c 0707 	and.w	r7, ip, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003f90:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f92:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8003f96:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f98:	d068      	beq.n	800406c <HAL_GPIO_Init+0x128>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f9a:	4e6f      	ldr	r6, [pc, #444]	@ (8004158 <HAL_GPIO_Init+0x214>)
 8003f9c:	6e32      	ldr	r2, [r6, #96]	@ 0x60
 8003f9e:	f042 0701 	orr.w	r7, r2, #1
 8003fa2:	6637      	str	r7, [r6, #96]	@ 0x60
 8003fa4:	6e36      	ldr	r6, [r6, #96]	@ 0x60
 8003fa6:	f023 0803 	bic.w	r8, r3, #3
 8003faa:	f006 0201 	and.w	r2, r6, #1
 8003fae:	9203      	str	r2, [sp, #12]
 8003fb0:	f108 4980 	add.w	r9, r8, #1073741824	@ 0x40000000
 8003fb4:	9a03      	ldr	r2, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003fb6:	f509 3280 	add.w	r2, r9, #65536	@ 0x10000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003fba:	f003 0703 	and.w	r7, r3, #3
 8003fbe:	ea4f 0c87 	mov.w	ip, r7, lsl #2
 8003fc2:	f04f 0e0f 	mov.w	lr, #15
        temp = SYSCFG->EXTICR[position >> 2u];
 8003fc6:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003fc8:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003fcc:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003fd0:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003fd4:	d026      	beq.n	8004024 <HAL_GPIO_Init+0xe0>
 8003fd6:	4e61      	ldr	r6, [pc, #388]	@ (800415c <HAL_GPIO_Init+0x218>)
 8003fd8:	42b0      	cmp	r0, r6
 8003fda:	f000 809e 	beq.w	800411a <HAL_GPIO_Init+0x1d6>
 8003fde:	4e60      	ldr	r6, [pc, #384]	@ (8004160 <HAL_GPIO_Init+0x21c>)
 8003fe0:	42b0      	cmp	r0, r6
 8003fe2:	f000 80a0 	beq.w	8004126 <HAL_GPIO_Init+0x1e2>
 8003fe6:	f8df 8180 	ldr.w	r8, [pc, #384]	@ 8004168 <HAL_GPIO_Init+0x224>
 8003fea:	4540      	cmp	r0, r8
 8003fec:	f000 808f 	beq.w	800410e <HAL_GPIO_Init+0x1ca>
 8003ff0:	f8df 9178 	ldr.w	r9, [pc, #376]	@ 800416c <HAL_GPIO_Init+0x228>
 8003ff4:	4548      	cmp	r0, r9
 8003ff6:	f000 80a2 	beq.w	800413e <HAL_GPIO_Init+0x1fa>
 8003ffa:	f8df e174 	ldr.w	lr, [pc, #372]	@ 8004170 <HAL_GPIO_Init+0x22c>
 8003ffe:	4570      	cmp	r0, lr
 8004000:	f000 80a3 	beq.w	800414a <HAL_GPIO_Init+0x206>
 8004004:	f8df 816c 	ldr.w	r8, [pc, #364]	@ 8004174 <HAL_GPIO_Init+0x230>
 8004008:	4540      	cmp	r0, r8
 800400a:	f000 8092 	beq.w	8004132 <HAL_GPIO_Init+0x1ee>
 800400e:	f8df e168 	ldr.w	lr, [pc, #360]	@ 8004178 <HAL_GPIO_Init+0x234>
 8004012:	4570      	cmp	r0, lr
 8004014:	bf0c      	ite	eq
 8004016:	f04f 0e07 	moveq.w	lr, #7
 800401a:	f04f 0e08 	movne.w	lr, #8
 800401e:	fa0e f60c 	lsl.w	r6, lr, ip
 8004022:	4337      	orrs	r7, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004024:	6097      	str	r7, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004026:	4a4f      	ldr	r2, [pc, #316]	@ (8004164 <HAL_GPIO_Init+0x220>)
 8004028:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800402a:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 800402c:	ea6f 070a 	mvn.w	r7, sl
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8004030:	4e4c      	ldr	r6, [pc, #304]	@ (8004164 <HAL_GPIO_Init+0x220>)
        temp &= ~(iocurrent);
 8004032:	bf54      	ite	pl
 8004034:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004036:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->RTSR1 = temp;
 800403a:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 800403c:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800403e:	02ae      	lsls	r6, r5, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8004040:	4e48      	ldr	r6, [pc, #288]	@ (8004164 <HAL_GPIO_Init+0x220>)
        temp &= ~(iocurrent);
 8004042:	bf54      	ite	pl
 8004044:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004046:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR1 = temp;
 800404a:	60f2      	str	r2, [r6, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800404c:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800404e:	03ae      	lsls	r6, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8004050:	4e44      	ldr	r6, [pc, #272]	@ (8004164 <HAL_GPIO_Init+0x220>)
        temp &= ~(iocurrent);
 8004052:	bf54      	ite	pl
 8004054:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004056:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->EMR1 = temp;
 800405a:	6072      	str	r2, [r6, #4]

        temp = EXTI->IMR1;
 800405c:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800405e:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8004060:	4d40      	ldr	r5, [pc, #256]	@ (8004164 <HAL_GPIO_Init+0x220>)
        temp &= ~(iocurrent);
 8004062:	bf54      	ite	pl
 8004064:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004066:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR1 = temp;
 800406a:	602a      	str	r2, [r5, #0]
      }
    }

    position++;
 800406c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800406e:	fa34 f203 	lsrs.w	r2, r4, r3
 8004072:	f47f af71 	bne.w	8003f58 <HAL_GPIO_Init+0x14>
  }
}
 8004076:	b005      	add	sp, #20
 8004078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 800407c:	f8d0 8008 	ldr.w	r8, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004080:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004082:	ea08 0907 	and.w	r9, r8, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004086:	fa06 f60c 	lsl.w	r6, r6, ip
 800408a:	ea46 0809 	orr.w	r8, r6, r9
        GPIOx->OSPEEDR = temp;
 800408e:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8004092:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004096:	ea29 060e 	bic.w	r6, r9, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800409a:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 800409e:	fa0e f803 	lsl.w	r8, lr, r3
 80040a2:	ea48 0906 	orr.w	r9, r8, r6
        GPIOx->OTYPER = temp;
 80040a6:	f8c0 9004 	str.w	r9, [r0, #4]
        temp = GPIOx->PUPDR;
 80040aa:	f8d0 e00c 	ldr.w	lr, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040ae:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80040b0:	ea0e 0807 	and.w	r8, lr, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040b4:	fa06 f60c 	lsl.w	r6, r6, ip
 80040b8:	ea46 0e08 	orr.w	lr, r6, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040bc:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 80040be:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040c2:	f47f af5f 	bne.w	8003f84 <HAL_GPIO_Init+0x40>
        temp = GPIOx->AFR[position >> 3u];
 80040c6:	08de      	lsrs	r6, r3, #3
 80040c8:	eb00 0886 	add.w	r8, r0, r6, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80040cc:	f003 0607 	and.w	r6, r3, #7
 80040d0:	ea4f 0e86 	mov.w	lr, r6, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80040d4:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3u];
 80040d6:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80040da:	fa06 f60e 	lsl.w	r6, r6, lr
 80040de:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80040e0:	260f      	movs	r6, #15
 80040e2:	fa06 f60e 	lsl.w	r6, r6, lr
 80040e6:	ea29 0e06 	bic.w	lr, r9, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80040ea:	9e01      	ldr	r6, [sp, #4]
 80040ec:	ea46 0e0e 	orr.w	lr, r6, lr
        GPIOx->AFR[position >> 3u] = temp;
 80040f0:	f8c8 e020 	str.w	lr, [r8, #32]
 80040f4:	e746      	b.n	8003f84 <HAL_GPIO_Init+0x40>
        temp = GPIOx->PUPDR;
 80040f6:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040fa:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80040fc:	ea08 0907 	and.w	r9, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004100:	fa06 f60c 	lsl.w	r6, r6, ip
 8004104:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->PUPDR = temp;
 8004108:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800410c:	e73a      	b.n	8003f84 <HAL_GPIO_Init+0x40>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800410e:	f04f 0e03 	mov.w	lr, #3
 8004112:	fa0e f60c 	lsl.w	r6, lr, ip
 8004116:	4337      	orrs	r7, r6
 8004118:	e784      	b.n	8004024 <HAL_GPIO_Init+0xe0>
 800411a:	f04f 0e01 	mov.w	lr, #1
 800411e:	fa0e f60c 	lsl.w	r6, lr, ip
 8004122:	4337      	orrs	r7, r6
 8004124:	e77e      	b.n	8004024 <HAL_GPIO_Init+0xe0>
 8004126:	f04f 0e02 	mov.w	lr, #2
 800412a:	fa0e f60c 	lsl.w	r6, lr, ip
 800412e:	4337      	orrs	r7, r6
 8004130:	e778      	b.n	8004024 <HAL_GPIO_Init+0xe0>
 8004132:	f04f 0e06 	mov.w	lr, #6
 8004136:	fa0e f60c 	lsl.w	r6, lr, ip
 800413a:	4337      	orrs	r7, r6
 800413c:	e772      	b.n	8004024 <HAL_GPIO_Init+0xe0>
 800413e:	f04f 0e04 	mov.w	lr, #4
 8004142:	fa0e f60c 	lsl.w	r6, lr, ip
 8004146:	4337      	orrs	r7, r6
 8004148:	e76c      	b.n	8004024 <HAL_GPIO_Init+0xe0>
 800414a:	f04f 0e05 	mov.w	lr, #5
 800414e:	fa0e f60c 	lsl.w	r6, lr, ip
 8004152:	4337      	orrs	r7, r6
 8004154:	e766      	b.n	8004024 <HAL_GPIO_Init+0xe0>
 8004156:	bf00      	nop
 8004158:	40021000 	.word	0x40021000
 800415c:	48000400 	.word	0x48000400
 8004160:	48000800 	.word	0x48000800
 8004164:	40010400 	.word	0x40010400
 8004168:	48000c00 	.word	0x48000c00
 800416c:	48001000 	.word	0x48001000
 8004170:	48001400 	.word	0x48001400
 8004174:	48001800 	.word	0x48001800
 8004178:	48001c00 	.word	0x48001c00

0800417c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800417c:	b10a      	cbz	r2, 8004182 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800417e:	6181      	str	r1, [r0, #24]
 8004180:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004182:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop

08004188 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004188:	4a04      	ldr	r2, [pc, #16]	@ (800419c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800418a:	6951      	ldr	r1, [r2, #20]
 800418c:	4201      	tst	r1, r0
 800418e:	d100      	bne.n	8004192 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8004190:	4770      	bx	lr
{
 8004192:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004194:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004196:	f7fc fd1b 	bl	8000bd0 <HAL_GPIO_EXTI_Callback>
  }
}
 800419a:	bd08      	pop	{r3, pc}
 800419c:	40010400 	.word	0x40010400

080041a0 <HAL_PWR_EnterSLEEPMode>:

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 80041a0:	4b0e      	ldr	r3, [pc, #56]	@ (80041dc <HAL_PWR_EnterSLEEPMode+0x3c>)
{
 80041a2:	b510      	push	{r4, lr}
 80041a4:	460c      	mov	r4, r1
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 80041a6:	6959      	ldr	r1, [r3, #20]
  if (Regulator == PWR_MAINREGULATOR_ON)
 80041a8:	b960      	cbnz	r0, 80041c4 <HAL_PWR_EnterSLEEPMode+0x24>
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 80041aa:	058a      	lsls	r2, r1, #22
 80041ac:	d411      	bmi.n	80041d2 <HAL_PWR_EnterSLEEPMode+0x32>
      HAL_PWREx_EnableLowPowerRunMode();
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80041ae:	4a0c      	ldr	r2, [pc, #48]	@ (80041e0 <HAL_PWR_EnterSLEEPMode+0x40>)
 80041b0:	6910      	ldr	r0, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80041b2:	2c01      	cmp	r4, #1
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80041b4:	f020 0304 	bic.w	r3, r0, #4
 80041b8:	6113      	str	r3, [r2, #16]
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80041ba:	d008      	beq.n	80041ce <HAL_PWR_EnterSLEEPMode+0x2e>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80041bc:	bf40      	sev
    __WFE();
 80041be:	bf20      	wfe
    __WFE();
 80041c0:	bf20      	wfe
  }

}
 80041c2:	bd10      	pop	{r4, pc}
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 80041c4:	058b      	lsls	r3, r1, #22
 80041c6:	d4f2      	bmi.n	80041ae <HAL_PWR_EnterSLEEPMode+0xe>
      HAL_PWREx_EnableLowPowerRunMode();
 80041c8:	f000 f89e 	bl	8004308 <HAL_PWREx_EnableLowPowerRunMode>
 80041cc:	e7ef      	b.n	80041ae <HAL_PWR_EnterSLEEPMode+0xe>
    __WFI();
 80041ce:	bf30      	wfi
}
 80041d0:	bd10      	pop	{r4, pc}
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 80041d2:	f000 f8a1 	bl	8004318 <HAL_PWREx_DisableLowPowerRunMode>
 80041d6:	2800      	cmp	r0, #0
 80041d8:	d0e9      	beq.n	80041ae <HAL_PWR_EnterSLEEPMode+0xe>
}
 80041da:	bd10      	pop	{r4, pc}
 80041dc:	40007000 	.word	0x40007000
 80041e0:	e000ed00 	.word	0xe000ed00

080041e4 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80041e4:	4b02      	ldr	r3, [pc, #8]	@ (80041f0 <HAL_PWREx_GetVoltageRange+0xc>)
 80041e6:	6818      	ldr	r0, [r3, #0]
#endif
}
 80041e8:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	40007000 	.word	0x40007000

080041f4 <HAL_PWREx_ControlVoltageScaling>:
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80041f4:	4a3d      	ldr	r2, [pc, #244]	@ (80042ec <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80041f6:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80041f8:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80041fc:	f403 61c0 	and.w	r1, r3, #1536	@ 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004200:	d00a      	beq.n	8004218 <HAL_PWREx_ControlVoltageScaling+0x24>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004202:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004206:	d005      	beq.n	8004214 <HAL_PWREx_ControlVoltageScaling+0x20>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004208:	6810      	ldr	r0, [r2, #0]
 800420a:	f420 6cc0 	bic.w	ip, r0, #1536	@ 0x600
 800420e:	f44c 6380 	orr.w	r3, ip, #1024	@ 0x400
 8004212:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004214:	2000      	movs	r0, #0
 8004216:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004218:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800421c:	d0fa      	beq.n	8004214 <HAL_PWREx_ControlVoltageScaling+0x20>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800421e:	6810      	ldr	r0, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004220:	4933      	ldr	r1, [pc, #204]	@ (80042f0 <HAL_PWREx_ControlVoltageScaling+0xfc>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004222:	f420 6cc0 	bic.w	ip, r0, #1536	@ 0x600
 8004226:	f44c 7300 	orr.w	r3, ip, #512	@ 0x200
 800422a:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800422c:	680b      	ldr	r3, [r1, #0]
 800422e:	4931      	ldr	r1, [pc, #196]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004230:	2032      	movs	r0, #50	@ 0x32
 8004232:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004236:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004238:	fba1 1303 	umull	r1, r3, r1, r3
 800423c:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800423e:	0541      	lsls	r1, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004240:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004244:	d54c      	bpl.n	80042e0 <HAL_PWREx_ControlVoltageScaling+0xec>
 8004246:	f013 0107 	ands.w	r1, r3, #7
 800424a:	d02f      	beq.n	80042ac <HAL_PWREx_ControlVoltageScaling+0xb8>
 800424c:	2901      	cmp	r1, #1
 800424e:	d027      	beq.n	80042a0 <HAL_PWREx_ControlVoltageScaling+0xac>
 8004250:	2902      	cmp	r1, #2
 8004252:	d020      	beq.n	8004296 <HAL_PWREx_ControlVoltageScaling+0xa2>
 8004254:	2903      	cmp	r1, #3
 8004256:	d019      	beq.n	800428c <HAL_PWREx_ControlVoltageScaling+0x98>
 8004258:	2904      	cmp	r1, #4
 800425a:	d012      	beq.n	8004282 <HAL_PWREx_ControlVoltageScaling+0x8e>
 800425c:	2905      	cmp	r1, #5
 800425e:	d00b      	beq.n	8004278 <HAL_PWREx_ControlVoltageScaling+0x84>
 8004260:	2906      	cmp	r1, #6
 8004262:	d004      	beq.n	800426e <HAL_PWREx_ControlVoltageScaling+0x7a>
 8004264:	6950      	ldr	r0, [r2, #20]
 8004266:	0541      	lsls	r1, r0, #21
        wait_loop_index--;
 8004268:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800426c:	d538      	bpl.n	80042e0 <HAL_PWREx_ControlVoltageScaling+0xec>
 800426e:	6951      	ldr	r1, [r2, #20]
 8004270:	0548      	lsls	r0, r1, #21
        wait_loop_index--;
 8004272:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004276:	d533      	bpl.n	80042e0 <HAL_PWREx_ControlVoltageScaling+0xec>
 8004278:	6950      	ldr	r0, [r2, #20]
 800427a:	0541      	lsls	r1, r0, #21
        wait_loop_index--;
 800427c:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004280:	d52e      	bpl.n	80042e0 <HAL_PWREx_ControlVoltageScaling+0xec>
 8004282:	6951      	ldr	r1, [r2, #20]
 8004284:	0548      	lsls	r0, r1, #21
        wait_loop_index--;
 8004286:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800428a:	d529      	bpl.n	80042e0 <HAL_PWREx_ControlVoltageScaling+0xec>
 800428c:	6950      	ldr	r0, [r2, #20]
 800428e:	0541      	lsls	r1, r0, #21
        wait_loop_index--;
 8004290:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004294:	d524      	bpl.n	80042e0 <HAL_PWREx_ControlVoltageScaling+0xec>
 8004296:	6951      	ldr	r1, [r2, #20]
 8004298:	0548      	lsls	r0, r1, #21
        wait_loop_index--;
 800429a:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800429e:	d51f      	bpl.n	80042e0 <HAL_PWREx_ControlVoltageScaling+0xec>
 80042a0:	6950      	ldr	r0, [r2, #20]
 80042a2:	0541      	lsls	r1, r0, #21
        wait_loop_index--;
 80042a4:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80042a8:	d51a      	bpl.n	80042e0 <HAL_PWREx_ControlVoltageScaling+0xec>
 80042aa:	b1cb      	cbz	r3, 80042e0 <HAL_PWREx_ControlVoltageScaling+0xec>
 80042ac:	6951      	ldr	r1, [r2, #20]
 80042ae:	0548      	lsls	r0, r1, #21
        wait_loop_index--;
 80042b0:	f1a3 0308 	sub.w	r3, r3, #8
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80042b4:	d514      	bpl.n	80042e0 <HAL_PWREx_ControlVoltageScaling+0xec>
 80042b6:	6950      	ldr	r0, [r2, #20]
 80042b8:	0541      	lsls	r1, r0, #21
 80042ba:	d511      	bpl.n	80042e0 <HAL_PWREx_ControlVoltageScaling+0xec>
 80042bc:	6951      	ldr	r1, [r2, #20]
 80042be:	0548      	lsls	r0, r1, #21
 80042c0:	d50e      	bpl.n	80042e0 <HAL_PWREx_ControlVoltageScaling+0xec>
 80042c2:	6950      	ldr	r0, [r2, #20]
 80042c4:	0541      	lsls	r1, r0, #21
 80042c6:	d50b      	bpl.n	80042e0 <HAL_PWREx_ControlVoltageScaling+0xec>
 80042c8:	6951      	ldr	r1, [r2, #20]
 80042ca:	0548      	lsls	r0, r1, #21
 80042cc:	d508      	bpl.n	80042e0 <HAL_PWREx_ControlVoltageScaling+0xec>
 80042ce:	6950      	ldr	r0, [r2, #20]
 80042d0:	0541      	lsls	r1, r0, #21
 80042d2:	d505      	bpl.n	80042e0 <HAL_PWREx_ControlVoltageScaling+0xec>
 80042d4:	6951      	ldr	r1, [r2, #20]
 80042d6:	0548      	lsls	r0, r1, #21
 80042d8:	d502      	bpl.n	80042e0 <HAL_PWREx_ControlVoltageScaling+0xec>
 80042da:	6950      	ldr	r0, [r2, #20]
 80042dc:	0541      	lsls	r1, r0, #21
 80042de:	d4e4      	bmi.n	80042aa <HAL_PWREx_ControlVoltageScaling+0xb6>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80042e0:	4a02      	ldr	r2, [pc, #8]	@ (80042ec <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80042e2:	6953      	ldr	r3, [r2, #20]
 80042e4:	0558      	lsls	r0, r3, #21
 80042e6:	d595      	bpl.n	8004214 <HAL_PWREx_ControlVoltageScaling+0x20>
        return HAL_TIMEOUT;
 80042e8:	2003      	movs	r0, #3
}
 80042ea:	4770      	bx	lr
 80042ec:	40007000 	.word	0x40007000
 80042f0:	20000400 	.word	0x20000400
 80042f4:	431bde83 	.word	0x431bde83

080042f8 <HAL_PWREx_EnableVddIO2>:
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80042f8:	4a02      	ldr	r2, [pc, #8]	@ (8004304 <HAL_PWREx_EnableVddIO2+0xc>)
 80042fa:	6853      	ldr	r3, [r2, #4]
 80042fc:	f443 7000 	orr.w	r0, r3, #512	@ 0x200
 8004300:	6050      	str	r0, [r2, #4]
}
 8004302:	4770      	bx	lr
 8004304:	40007000 	.word	0x40007000

08004308 <HAL_PWREx_EnableLowPowerRunMode>:
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8004308:	4a02      	ldr	r2, [pc, #8]	@ (8004314 <HAL_PWREx_EnableLowPowerRunMode+0xc>)
 800430a:	6813      	ldr	r3, [r2, #0]
 800430c:	f443 4080 	orr.w	r0, r3, #16384	@ 0x4000
 8004310:	6010      	str	r0, [r2, #0]
}
 8004312:	4770      	bx	lr
 8004314:	40007000 	.word	0x40007000

08004318 <HAL_PWREx_DisableLowPowerRunMode>:
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8004318:	4b34      	ldr	r3, [pc, #208]	@ (80043ec <HAL_PWREx_DisableLowPowerRunMode+0xd4>)

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800431a:	4935      	ldr	r1, [pc, #212]	@ (80043f0 <HAL_PWREx_DisableLowPowerRunMode+0xd8>)
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 800431c:	681a      	ldr	r2, [r3, #0]
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800431e:	4835      	ldr	r0, [pc, #212]	@ (80043f4 <HAL_PWREx_DisableLowPowerRunMode+0xdc>)
{
 8004320:	b410      	push	{r4}
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8004322:	f422 4480 	bic.w	r4, r2, #16384	@ 0x4000
 8004326:	601c      	str	r4, [r3, #0]
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004328:	6809      	ldr	r1, [r1, #0]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800432a:	695c      	ldr	r4, [r3, #20]
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800432c:	2232      	movs	r2, #50	@ 0x32
 800432e:	fb02 f101 	mul.w	r1, r2, r1
 8004332:	fba0 0101 	umull	r0, r1, r0, r1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004336:	05a0      	lsls	r0, r4, #22
 8004338:	d549      	bpl.n	80043ce <HAL_PWREx_DisableLowPowerRunMode+0xb6>
 800433a:	0c8c      	lsrs	r4, r1, #18
 800433c:	1c62      	adds	r2, r4, #1
 800433e:	f012 0007 	ands.w	r0, r2, #7
 8004342:	d02a      	beq.n	800439a <HAL_PWREx_DisableLowPowerRunMode+0x82>
 8004344:	2801      	cmp	r0, #1
 8004346:	d022      	beq.n	800438e <HAL_PWREx_DisableLowPowerRunMode+0x76>
 8004348:	2802      	cmp	r0, #2
 800434a:	d01b      	beq.n	8004384 <HAL_PWREx_DisableLowPowerRunMode+0x6c>
 800434c:	2803      	cmp	r0, #3
 800434e:	d014      	beq.n	800437a <HAL_PWREx_DisableLowPowerRunMode+0x62>
 8004350:	2804      	cmp	r0, #4
 8004352:	d00d      	beq.n	8004370 <HAL_PWREx_DisableLowPowerRunMode+0x58>
 8004354:	2805      	cmp	r0, #5
 8004356:	d006      	beq.n	8004366 <HAL_PWREx_DisableLowPowerRunMode+0x4e>
 8004358:	2806      	cmp	r0, #6
 800435a:	d142      	bne.n	80043e2 <HAL_PWREx_DisableLowPowerRunMode+0xca>
 800435c:	6959      	ldr	r1, [r3, #20]
 800435e:	058c      	lsls	r4, r1, #22
  {
    wait_loop_index--;
 8004360:	f102 32ff 	add.w	r2, r2, #4294967295
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004364:	d533      	bpl.n	80043ce <HAL_PWREx_DisableLowPowerRunMode+0xb6>
 8004366:	695c      	ldr	r4, [r3, #20]
 8004368:	05a1      	lsls	r1, r4, #22
    wait_loop_index--;
 800436a:	f102 32ff 	add.w	r2, r2, #4294967295
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800436e:	d52e      	bpl.n	80043ce <HAL_PWREx_DisableLowPowerRunMode+0xb6>
 8004370:	6959      	ldr	r1, [r3, #20]
 8004372:	058c      	lsls	r4, r1, #22
    wait_loop_index--;
 8004374:	f102 32ff 	add.w	r2, r2, #4294967295
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004378:	d529      	bpl.n	80043ce <HAL_PWREx_DisableLowPowerRunMode+0xb6>
 800437a:	695c      	ldr	r4, [r3, #20]
 800437c:	05a1      	lsls	r1, r4, #22
    wait_loop_index--;
 800437e:	f102 32ff 	add.w	r2, r2, #4294967295
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004382:	d524      	bpl.n	80043ce <HAL_PWREx_DisableLowPowerRunMode+0xb6>
 8004384:	6959      	ldr	r1, [r3, #20]
 8004386:	058c      	lsls	r4, r1, #22
    wait_loop_index--;
 8004388:	f102 32ff 	add.w	r2, r2, #4294967295
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800438c:	d51f      	bpl.n	80043ce <HAL_PWREx_DisableLowPowerRunMode+0xb6>
 800438e:	695c      	ldr	r4, [r3, #20]
 8004390:	05a1      	lsls	r1, r4, #22
    wait_loop_index--;
 8004392:	f102 32ff 	add.w	r2, r2, #4294967295
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004396:	d51a      	bpl.n	80043ce <HAL_PWREx_DisableLowPowerRunMode+0xb6>
 8004398:	b1ca      	cbz	r2, 80043ce <HAL_PWREx_DisableLowPowerRunMode+0xb6>
 800439a:	6959      	ldr	r1, [r3, #20]
 800439c:	0589      	lsls	r1, r1, #22
    wait_loop_index--;
 800439e:	f1a2 0208 	sub.w	r2, r2, #8
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80043a2:	d514      	bpl.n	80043ce <HAL_PWREx_DisableLowPowerRunMode+0xb6>
 80043a4:	695c      	ldr	r4, [r3, #20]
 80043a6:	05a4      	lsls	r4, r4, #22
 80043a8:	d511      	bpl.n	80043ce <HAL_PWREx_DisableLowPowerRunMode+0xb6>
 80043aa:	6959      	ldr	r1, [r3, #20]
 80043ac:	058c      	lsls	r4, r1, #22
 80043ae:	d50e      	bpl.n	80043ce <HAL_PWREx_DisableLowPowerRunMode+0xb6>
 80043b0:	695c      	ldr	r4, [r3, #20]
 80043b2:	05a1      	lsls	r1, r4, #22
 80043b4:	d50b      	bpl.n	80043ce <HAL_PWREx_DisableLowPowerRunMode+0xb6>
 80043b6:	6959      	ldr	r1, [r3, #20]
 80043b8:	058c      	lsls	r4, r1, #22
 80043ba:	d508      	bpl.n	80043ce <HAL_PWREx_DisableLowPowerRunMode+0xb6>
 80043bc:	695c      	ldr	r4, [r3, #20]
 80043be:	05a1      	lsls	r1, r4, #22
 80043c0:	d505      	bpl.n	80043ce <HAL_PWREx_DisableLowPowerRunMode+0xb6>
 80043c2:	6959      	ldr	r1, [r3, #20]
 80043c4:	058c      	lsls	r4, r1, #22
 80043c6:	d502      	bpl.n	80043ce <HAL_PWREx_DisableLowPowerRunMode+0xb6>
 80043c8:	695c      	ldr	r4, [r3, #20]
 80043ca:	05a1      	lsls	r1, r4, #22
 80043cc:	d4e4      	bmi.n	8004398 <HAL_PWREx_DisableLowPowerRunMode+0x80>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 80043ce:	4b07      	ldr	r3, [pc, #28]	@ (80043ec <HAL_PWREx_DisableLowPowerRunMode+0xd4>)
  {
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 80043d0:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 80043d4:	695a      	ldr	r2, [r3, #20]
  return HAL_OK;
 80043d6:	f412 7f00 	tst.w	r2, #512	@ 0x200
}
 80043da:	bf14      	ite	ne
 80043dc:	2003      	movne	r0, #3
 80043de:	2000      	moveq	r0, #0
 80043e0:	4770      	bx	lr
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80043e2:	6958      	ldr	r0, [r3, #20]
 80043e4:	0581      	lsls	r1, r0, #22
    wait_loop_index--;
 80043e6:	4622      	mov	r2, r4
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80043e8:	d5f1      	bpl.n	80043ce <HAL_PWREx_DisableLowPowerRunMode+0xb6>
 80043ea:	e7b7      	b.n	800435c <HAL_PWREx_DisableLowPowerRunMode+0x44>
 80043ec:	40007000 	.word	0x40007000
 80043f0:	20000400 	.word	0x20000400
 80043f4:	431bde83 	.word	0x431bde83

080043f8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80043f8:	b530      	push	{r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80043fa:	4d20      	ldr	r5, [pc, #128]	@ (800447c <RCC_SetFlashLatencyFromMSIRange+0x84>)
 80043fc:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80043fe:	00db      	lsls	r3, r3, #3
{
 8004400:	b083      	sub	sp, #12
 8004402:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004404:	d51a      	bpl.n	800443c <RCC_SetFlashLatencyFromMSIRange+0x44>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004406:	f7ff feed 	bl	80041e4 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800440a:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800440e:	d027      	beq.n	8004460 <RCC_SetFlashLatencyFromMSIRange+0x68>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004410:	2c80      	cmp	r4, #128	@ 0x80
 8004412:	d82c      	bhi.n	800446e <RCC_SetFlashLatencyFromMSIRange+0x76>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004414:	d02f      	beq.n	8004476 <RCC_SetFlashLatencyFromMSIRange+0x7e>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004416:	f1a4 0470 	sub.w	r4, r4, #112	@ 0x70
 800441a:	fab4 f484 	clz	r4, r4
 800441e:	0964      	lsrs	r4, r4, #5
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004420:	4d17      	ldr	r5, [pc, #92]	@ (8004480 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8004422:	6828      	ldr	r0, [r5, #0]
 8004424:	f020 0307 	bic.w	r3, r0, #7
 8004428:	4323      	orrs	r3, r4
 800442a:	602b      	str	r3, [r5, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800442c:	6829      	ldr	r1, [r5, #0]
 800442e:	f001 0207 	and.w	r2, r1, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8004432:	1b10      	subs	r0, r2, r4
 8004434:	bf18      	it	ne
 8004436:	2001      	movne	r0, #1
 8004438:	b003      	add	sp, #12
 800443a:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 800443c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800443e:	f040 5180 	orr.w	r1, r0, #268435456	@ 0x10000000
 8004442:	65a9      	str	r1, [r5, #88]	@ 0x58
 8004444:	6daa      	ldr	r2, [r5, #88]	@ 0x58
 8004446:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800444a:	9301      	str	r3, [sp, #4]
 800444c:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 800444e:	f7ff fec9 	bl	80041e4 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8004452:	6da9      	ldr	r1, [r5, #88]	@ 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004454:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
    __HAL_RCC_PWR_CLK_DISABLE();
 8004458:	f021 5280 	bic.w	r2, r1, #268435456	@ 0x10000000
 800445c:	65aa      	str	r2, [r5, #88]	@ 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800445e:	d1d7      	bne.n	8004410 <RCC_SetFlashLatencyFromMSIRange+0x18>
    if(msirange > RCC_MSIRANGE_8)
 8004460:	2c80      	cmp	r4, #128	@ 0x80
 8004462:	d906      	bls.n	8004472 <RCC_SetFlashLatencyFromMSIRange+0x7a>
        latency = FLASH_LATENCY_2; /* 2WS */
 8004464:	2ca1      	cmp	r4, #161	@ 0xa1
 8004466:	bf34      	ite	cc
 8004468:	2401      	movcc	r4, #1
 800446a:	2402      	movcs	r4, #2
 800446c:	e7d8      	b.n	8004420 <RCC_SetFlashLatencyFromMSIRange+0x28>
      latency = FLASH_LATENCY_3; /* 3WS */
 800446e:	2403      	movs	r4, #3
 8004470:	e7d6      	b.n	8004420 <RCC_SetFlashLatencyFromMSIRange+0x28>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004472:	2400      	movs	r4, #0
 8004474:	e7d4      	b.n	8004420 <RCC_SetFlashLatencyFromMSIRange+0x28>
        latency = FLASH_LATENCY_2; /* 2WS */
 8004476:	2402      	movs	r4, #2
 8004478:	e7d2      	b.n	8004420 <RCC_SetFlashLatencyFromMSIRange+0x28>
 800447a:	bf00      	nop
 800447c:	40021000 	.word	0x40021000
 8004480:	40022000 	.word	0x40022000

08004484 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004484:	4a28      	ldr	r2, [pc, #160]	@ (8004528 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004486:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004488:	68d0      	ldr	r0, [r2, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800448a:	f013 030c 	ands.w	r3, r3, #12
 800448e:	d005      	beq.n	800449c <HAL_RCC_GetSysClockFreq+0x18>
 8004490:	2b0c      	cmp	r3, #12
 8004492:	d035      	beq.n	8004500 <HAL_RCC_GetSysClockFreq+0x7c>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004494:	2b04      	cmp	r3, #4
 8004496:	d141      	bne.n	800451c <HAL_RCC_GetSysClockFreq+0x98>
    sysclockfreq = HSI_VALUE;
 8004498:	4824      	ldr	r0, [pc, #144]	@ (800452c <HAL_RCC_GetSysClockFreq+0xa8>)
 800449a:	4770      	bx	lr
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800449c:	4a22      	ldr	r2, [pc, #136]	@ (8004528 <HAL_RCC_GetSysClockFreq+0xa4>)
 800449e:	6810      	ldr	r0, [r2, #0]
 80044a0:	0701      	lsls	r1, r0, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80044a2:	bf54      	ite	pl
 80044a4:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	@ 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80044a8:	6812      	ldrmi	r2, [r2, #0]
    msirange = MSIRangeTable[msirange];
 80044aa:	4921      	ldr	r1, [pc, #132]	@ (8004530 <HAL_RCC_GetSysClockFreq+0xac>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80044ac:	bf54      	ite	pl
 80044ae:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80044b2:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 80044b6:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044ba:	b303      	cbz	r3, 80044fe <HAL_RCC_GetSysClockFreq+0x7a>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80044bc:	2b0c      	cmp	r3, #12
 80044be:	d11d      	bne.n	80044fc <HAL_RCC_GetSysClockFreq+0x78>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80044c0:	4b19      	ldr	r3, [pc, #100]	@ (8004528 <HAL_RCC_GetSysClockFreq+0xa4>)
 80044c2:	68da      	ldr	r2, [r3, #12]
 80044c4:	f002 0303 	and.w	r3, r2, #3
    switch (pllsource)
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d025      	beq.n	8004518 <HAL_RCC_GetSysClockFreq+0x94>
 80044cc:	4919      	ldr	r1, [pc, #100]	@ (8004534 <HAL_RCC_GetSysClockFreq+0xb0>)
 80044ce:	2b03      	cmp	r3, #3
 80044d0:	bf18      	it	ne
 80044d2:	4601      	movne	r1, r0
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80044d4:	4b14      	ldr	r3, [pc, #80]	@ (8004528 <HAL_RCC_GetSysClockFreq+0xa4>)
 80044d6:	68da      	ldr	r2, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80044d8:	68d8      	ldr	r0, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80044e0:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80044e2:	f3c0 2006 	ubfx	r0, r0, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80044e6:	f3c2 1202 	ubfx	r2, r2, #4, #3
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80044ea:	fb01 f000 	mul.w	r0, r1, r0
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80044ee:	3201      	adds	r2, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80044f0:	0059      	lsls	r1, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80044f2:	fbb0 fcf2 	udiv	ip, r0, r2
    sysclockfreq = pllvco / pllr;
 80044f6:	fbbc f0f1 	udiv	r0, ip, r1
 80044fa:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80044fc:	2000      	movs	r0, #0
}
 80044fe:	4770      	bx	lr
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004500:	f000 0103 	and.w	r1, r0, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004504:	2901      	cmp	r1, #1
 8004506:	d0c9      	beq.n	800449c <HAL_RCC_GetSysClockFreq+0x18>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004508:	4b07      	ldr	r3, [pc, #28]	@ (8004528 <HAL_RCC_GetSysClockFreq+0xa4>)
 800450a:	68da      	ldr	r2, [r3, #12]
 800450c:	f002 0303 	and.w	r3, r2, #3
    switch (pllsource)
 8004510:	2b02      	cmp	r3, #2
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004512:	f04f 0000 	mov.w	r0, #0
    switch (pllsource)
 8004516:	d1d9      	bne.n	80044cc <HAL_RCC_GetSysClockFreq+0x48>
      pllvco = HSI_VALUE;
 8004518:	4904      	ldr	r1, [pc, #16]	@ (800452c <HAL_RCC_GetSysClockFreq+0xa8>)
 800451a:	e7db      	b.n	80044d4 <HAL_RCC_GetSysClockFreq+0x50>
    sysclockfreq = HSE_VALUE;
 800451c:	2b08      	cmp	r3, #8
 800451e:	4805      	ldr	r0, [pc, #20]	@ (8004534 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004520:	bf18      	it	ne
 8004522:	2000      	movne	r0, #0
 8004524:	4770      	bx	lr
 8004526:	bf00      	nop
 8004528:	40021000 	.word	0x40021000
 800452c:	00f42400 	.word	0x00f42400
 8004530:	080085a8 	.word	0x080085a8
 8004534:	007a1200 	.word	0x007a1200

08004538 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8004538:	2800      	cmp	r0, #0
 800453a:	f000 8230 	beq.w	800499e <HAL_RCC_OscConfig+0x466>
{
 800453e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004542:	4a93      	ldr	r2, [pc, #588]	@ (8004790 <HAL_RCC_OscConfig+0x258>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004544:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004546:	6895      	ldr	r5, [r2, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004548:	68d6      	ldr	r6, [r2, #12]
 800454a:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800454c:	06d8      	lsls	r0, r3, #27
{
 800454e:	b083      	sub	sp, #12
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004550:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004554:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004558:	d52e      	bpl.n	80045b8 <HAL_RCC_OscConfig+0x80>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800455a:	2d00      	cmp	r5, #0
 800455c:	f000 8121 	beq.w	80047a2 <HAL_RCC_OscConfig+0x26a>
 8004560:	2d0c      	cmp	r5, #12
 8004562:	f000 811b 	beq.w	800479c <HAL_RCC_OscConfig+0x264>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004566:	69a3      	ldr	r3, [r4, #24]
        __HAL_RCC_MSI_ENABLE();
 8004568:	4f89      	ldr	r7, [pc, #548]	@ (8004790 <HAL_RCC_OscConfig+0x258>)
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800456a:	2b00      	cmp	r3, #0
 800456c:	f000 8192 	beq.w	8004894 <HAL_RCC_OscConfig+0x35c>
        __HAL_RCC_MSI_ENABLE();
 8004570:	6838      	ldr	r0, [r7, #0]
 8004572:	f040 0101 	orr.w	r1, r0, #1
 8004576:	6039      	str	r1, [r7, #0]
        tickstart = HAL_GetTick();
 8004578:	f7fe f972 	bl	8002860 <HAL_GetTick>
 800457c:	4681      	mov	r9, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800457e:	e006      	b.n	800458e <HAL_RCC_OscConfig+0x56>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004580:	f7fe f96e 	bl	8002860 <HAL_GetTick>
 8004584:	eba0 0009 	sub.w	r0, r0, r9
 8004588:	2802      	cmp	r0, #2
 800458a:	f200 8193 	bhi.w	80048b4 <HAL_RCC_OscConfig+0x37c>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800458e:	683a      	ldr	r2, [r7, #0]
 8004590:	0793      	lsls	r3, r2, #30
 8004592:	d5f5      	bpl.n	8004580 <HAL_RCC_OscConfig+0x48>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	f043 0008 	orr.w	r0, r3, #8
 800459a:	6038      	str	r0, [r7, #0]
 800459c:	6839      	ldr	r1, [r7, #0]
 800459e:	6a22      	ldr	r2, [r4, #32]
 80045a0:	f021 03f0 	bic.w	r3, r1, #240	@ 0xf0
 80045a4:	4313      	orrs	r3, r2
 80045a6:	603b      	str	r3, [r7, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	69e3      	ldr	r3, [r4, #28]
 80045ac:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
 80045b0:	ea41 2203 	orr.w	r2, r1, r3, lsl #8
 80045b4:	607a      	str	r2, [r7, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045b6:	6823      	ldr	r3, [r4, #0]
 80045b8:	07d9      	lsls	r1, r3, #31
 80045ba:	f100 80bf 	bmi.w	800473c <HAL_RCC_OscConfig+0x204>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045be:	0799      	lsls	r1, r3, #30
 80045c0:	d523      	bpl.n	800460a <HAL_RCC_OscConfig+0xd2>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80045c2:	2d04      	cmp	r5, #4
 80045c4:	f000 8156 	beq.w	8004874 <HAL_RCC_OscConfig+0x33c>
 80045c8:	2d0c      	cmp	r5, #12
 80045ca:	f000 8150 	beq.w	800486e <HAL_RCC_OscConfig+0x336>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80045ce:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 80045d0:	4e6f      	ldr	r6, [pc, #444]	@ (8004790 <HAL_RCC_OscConfig+0x258>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	f000 8189 	beq.w	80048ea <HAL_RCC_OscConfig+0x3b2>
        __HAL_RCC_HSI_ENABLE();
 80045d8:	6830      	ldr	r0, [r6, #0]
 80045da:	f440 7280 	orr.w	r2, r0, #256	@ 0x100
 80045de:	6032      	str	r2, [r6, #0]
        tickstart = HAL_GetTick();
 80045e0:	f7fe f93e 	bl	8002860 <HAL_GetTick>
 80045e4:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045e6:	e005      	b.n	80045f4 <HAL_RCC_OscConfig+0xbc>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045e8:	f7fe f93a 	bl	8002860 <HAL_GetTick>
 80045ec:	1bc2      	subs	r2, r0, r7
 80045ee:	2a02      	cmp	r2, #2
 80045f0:	f200 8160 	bhi.w	80048b4 <HAL_RCC_OscConfig+0x37c>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045f4:	6831      	ldr	r1, [r6, #0]
 80045f6:	054b      	lsls	r3, r1, #21
 80045f8:	d5f6      	bpl.n	80045e8 <HAL_RCC_OscConfig+0xb0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045fa:	6877      	ldr	r7, [r6, #4]
 80045fc:	6920      	ldr	r0, [r4, #16]
 80045fe:	f027 48fe 	bic.w	r8, r7, #2130706432	@ 0x7f000000
 8004602:	ea48 6300 	orr.w	r3, r8, r0, lsl #24
 8004606:	6073      	str	r3, [r6, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004608:	6823      	ldr	r3, [r4, #0]
 800460a:	0719      	lsls	r1, r3, #28
 800460c:	d519      	bpl.n	8004642 <HAL_RCC_OscConfig+0x10a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800460e:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8004610:	4e5f      	ldr	r6, [pc, #380]	@ (8004790 <HAL_RCC_OscConfig+0x258>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004612:	2b00      	cmp	r3, #0
 8004614:	f000 8117 	beq.w	8004846 <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_LSI_ENABLE();
 8004618:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 800461c:	f043 0201 	orr.w	r2, r3, #1
 8004620:	f8c6 2094 	str.w	r2, [r6, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8004624:	f7fe f91c 	bl	8002860 <HAL_GetTick>
 8004628:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800462a:	e005      	b.n	8004638 <HAL_RCC_OscConfig+0x100>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800462c:	f7fe f918 	bl	8002860 <HAL_GetTick>
 8004630:	1bc0      	subs	r0, r0, r7
 8004632:	2802      	cmp	r0, #2
 8004634:	f200 813e 	bhi.w	80048b4 <HAL_RCC_OscConfig+0x37c>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004638:	f8d6 1094 	ldr.w	r1, [r6, #148]	@ 0x94
 800463c:	078a      	lsls	r2, r1, #30
 800463e:	d5f5      	bpl.n	800462c <HAL_RCC_OscConfig+0xf4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004640:	6823      	ldr	r3, [r4, #0]
 8004642:	075f      	lsls	r7, r3, #29
 8004644:	d53f      	bpl.n	80046c6 <HAL_RCC_OscConfig+0x18e>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004646:	4f52      	ldr	r7, [pc, #328]	@ (8004790 <HAL_RCC_OscConfig+0x258>)
 8004648:	6dbe      	ldr	r6, [r7, #88]	@ 0x58
 800464a:	00f6      	lsls	r6, r6, #3
 800464c:	f100 814b 	bmi.w	80048e6 <HAL_RCC_OscConfig+0x3ae>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004650:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004652:	f040 5380 	orr.w	r3, r0, #268435456	@ 0x10000000
 8004656:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004658:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800465a:	f002 5180 	and.w	r1, r2, #268435456	@ 0x10000000
 800465e:	9101      	str	r1, [sp, #4]
 8004660:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004662:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004664:	4f4b      	ldr	r7, [pc, #300]	@ (8004794 <HAL_RCC_OscConfig+0x25c>)
 8004666:	6838      	ldr	r0, [r7, #0]
 8004668:	05c0      	lsls	r0, r0, #23
 800466a:	f140 819a 	bpl.w	80049a2 <HAL_RCC_OscConfig+0x46a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800466e:	68a0      	ldr	r0, [r4, #8]
 8004670:	2801      	cmp	r0, #1
 8004672:	f000 814c 	beq.w	800490e <HAL_RCC_OscConfig+0x3d6>
 8004676:	2805      	cmp	r0, #5
 8004678:	f000 81c2 	beq.w	8004a00 <HAL_RCC_OscConfig+0x4c8>
 800467c:	4f44      	ldr	r7, [pc, #272]	@ (8004790 <HAL_RCC_OscConfig+0x258>)
 800467e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004682:	f023 0201 	bic.w	r2, r3, #1
 8004686:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800468a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800468e:	f021 0304 	bic.w	r3, r1, #4
 8004692:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004696:	2800      	cmp	r0, #0
 8004698:	f040 8140 	bne.w	800491c <HAL_RCC_OscConfig+0x3e4>
      tickstart = HAL_GetTick();
 800469c:	f7fe f8e0 	bl	8002860 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046a0:	f241 3988 	movw	r9, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80046a4:	4680      	mov	r8, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046a6:	e006      	b.n	80046b6 <HAL_RCC_OscConfig+0x17e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046a8:	f7fe f8da 	bl	8002860 <HAL_GetTick>
 80046ac:	eba0 0208 	sub.w	r2, r0, r8
 80046b0:	454a      	cmp	r2, r9
 80046b2:	f200 80ff 	bhi.w	80048b4 <HAL_RCC_OscConfig+0x37c>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046b6:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 80046ba:	0783      	lsls	r3, r0, #30
 80046bc:	d4f4      	bmi.n	80046a8 <HAL_RCC_OscConfig+0x170>
    if(pwrclkchanged == SET)
 80046be:	2e00      	cmp	r6, #0
 80046c0:	f040 8181 	bne.w	80049c6 <HAL_RCC_OscConfig+0x48e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80046c4:	6823      	ldr	r3, [r4, #0]
 80046c6:	069e      	lsls	r6, r3, #26
 80046c8:	d518      	bpl.n	80046fc <HAL_RCC_OscConfig+0x1c4>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80046ca:	6a60      	ldr	r0, [r4, #36]	@ 0x24
      __HAL_RCC_HSI48_ENABLE();
 80046cc:	4e30      	ldr	r6, [pc, #192]	@ (8004790 <HAL_RCC_OscConfig+0x258>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80046ce:	2800      	cmp	r0, #0
 80046d0:	f000 8151 	beq.w	8004976 <HAL_RCC_OscConfig+0x43e>
      __HAL_RCC_HSI48_ENABLE();
 80046d4:	f8d6 0098 	ldr.w	r0, [r6, #152]	@ 0x98
 80046d8:	f040 0201 	orr.w	r2, r0, #1
 80046dc:	f8c6 2098 	str.w	r2, [r6, #152]	@ 0x98
      tickstart = HAL_GetTick();
 80046e0:	f7fe f8be 	bl	8002860 <HAL_GetTick>
 80046e4:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80046e6:	e005      	b.n	80046f4 <HAL_RCC_OscConfig+0x1bc>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80046e8:	f7fe f8ba 	bl	8002860 <HAL_GetTick>
 80046ec:	1bc2      	subs	r2, r0, r7
 80046ee:	2a02      	cmp	r2, #2
 80046f0:	f200 80e0 	bhi.w	80048b4 <HAL_RCC_OscConfig+0x37c>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80046f4:	f8d6 1098 	ldr.w	r1, [r6, #152]	@ 0x98
 80046f8:	0788      	lsls	r0, r1, #30
 80046fa:	d5f5      	bpl.n	80046e8 <HAL_RCC_OscConfig+0x1b0>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80046fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80046fe:	b1de      	cbz	r6, 8004738 <HAL_RCC_OscConfig+0x200>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004700:	2e02      	cmp	r6, #2
 8004702:	f000 818b 	beq.w	8004a1c <HAL_RCC_OscConfig+0x4e4>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004706:	2d0c      	cmp	r5, #12
 8004708:	f000 808d 	beq.w	8004826 <HAL_RCC_OscConfig+0x2ee>
        __HAL_RCC_PLL_DISABLE();
 800470c:	4c20      	ldr	r4, [pc, #128]	@ (8004790 <HAL_RCC_OscConfig+0x258>)
 800470e:	6825      	ldr	r5, [r4, #0]
 8004710:	f025 7780 	bic.w	r7, r5, #16777216	@ 0x1000000
 8004714:	6027      	str	r7, [r4, #0]
        tickstart = HAL_GetTick();
 8004716:	f7fe f8a3 	bl	8002860 <HAL_GetTick>
 800471a:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800471c:	e005      	b.n	800472a <HAL_RCC_OscConfig+0x1f2>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800471e:	f7fe f89f 	bl	8002860 <HAL_GetTick>
 8004722:	1b81      	subs	r1, r0, r6
 8004724:	2902      	cmp	r1, #2
 8004726:	f200 80c5 	bhi.w	80048b4 <HAL_RCC_OscConfig+0x37c>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800472a:	6823      	ldr	r3, [r4, #0]
 800472c:	019b      	lsls	r3, r3, #6
 800472e:	d4f6      	bmi.n	800471e <HAL_RCC_OscConfig+0x1e6>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004730:	68e0      	ldr	r0, [r4, #12]
 8004732:	4a19      	ldr	r2, [pc, #100]	@ (8004798 <HAL_RCC_OscConfig+0x260>)
 8004734:	4002      	ands	r2, r0
 8004736:	60e2      	str	r2, [r4, #12]
  return HAL_OK;
 8004738:	2000      	movs	r0, #0
 800473a:	e075      	b.n	8004828 <HAL_RCC_OscConfig+0x2f0>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800473c:	2d08      	cmp	r5, #8
 800473e:	d078      	beq.n	8004832 <HAL_RCC_OscConfig+0x2fa>
 8004740:	2d0c      	cmp	r5, #12
 8004742:	d074      	beq.n	800482e <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004744:	6861      	ldr	r1, [r4, #4]
 8004746:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 800474a:	f000 80b7 	beq.w	80048bc <HAL_RCC_OscConfig+0x384>
 800474e:	f5b1 2fa0 	cmp.w	r1, #327680	@ 0x50000
 8004752:	f000 8144 	beq.w	80049de <HAL_RCC_OscConfig+0x4a6>
 8004756:	4f0e      	ldr	r7, [pc, #56]	@ (8004790 <HAL_RCC_OscConfig+0x258>)
 8004758:	683a      	ldr	r2, [r7, #0]
 800475a:	f422 3380 	bic.w	r3, r2, #65536	@ 0x10000
 800475e:	603b      	str	r3, [r7, #0]
 8004760:	6838      	ldr	r0, [r7, #0]
 8004762:	f420 2280 	bic.w	r2, r0, #262144	@ 0x40000
 8004766:	603a      	str	r2, [r7, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004768:	2900      	cmp	r1, #0
 800476a:	f040 80ac 	bne.w	80048c6 <HAL_RCC_OscConfig+0x38e>
        tickstart = HAL_GetTick();
 800476e:	f7fe f877 	bl	8002860 <HAL_GetTick>
 8004772:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004774:	e006      	b.n	8004784 <HAL_RCC_OscConfig+0x24c>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004776:	f7fe f873 	bl	8002860 <HAL_GetTick>
 800477a:	eba0 0308 	sub.w	r3, r0, r8
 800477e:	2b64      	cmp	r3, #100	@ 0x64
 8004780:	f200 8098 	bhi.w	80048b4 <HAL_RCC_OscConfig+0x37c>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004784:	6839      	ldr	r1, [r7, #0]
 8004786:	0388      	lsls	r0, r1, #14
 8004788:	d4f5      	bmi.n	8004776 <HAL_RCC_OscConfig+0x23e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800478a:	6823      	ldr	r3, [r4, #0]
 800478c:	e717      	b.n	80045be <HAL_RCC_OscConfig+0x86>
 800478e:	bf00      	nop
 8004790:	40021000 	.word	0x40021000
 8004794:	40007000 	.word	0x40007000
 8004798:	feeefffc 	.word	0xfeeefffc
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800479c:	2e01      	cmp	r6, #1
 800479e:	f47f aee2 	bne.w	8004566 <HAL_RCC_OscConfig+0x2e>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80047a2:	4fac      	ldr	r7, [pc, #688]	@ (8004a54 <HAL_RCC_OscConfig+0x51c>)
 80047a4:	6839      	ldr	r1, [r7, #0]
 80047a6:	0789      	lsls	r1, r1, #30
 80047a8:	d43a      	bmi.n	8004820 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80047aa:	4faa      	ldr	r7, [pc, #680]	@ (8004a54 <HAL_RCC_OscConfig+0x51c>)
 80047ac:	6a20      	ldr	r0, [r4, #32]
 80047ae:	683a      	ldr	r2, [r7, #0]
 80047b0:	0712      	lsls	r2, r2, #28
 80047b2:	bf56      	itet	pl
 80047b4:	f8d7 7094 	ldrpl.w	r7, [r7, #148]	@ 0x94
 80047b8:	683f      	ldrmi	r7, [r7, #0]
 80047ba:	093f      	lsrpl	r7, r7, #4
 80047bc:	f007 01f0 	and.w	r1, r7, #240	@ 0xf0
 80047c0:	4288      	cmp	r0, r1
 80047c2:	f200 80c0 	bhi.w	8004946 <HAL_RCC_OscConfig+0x40e>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80047c6:	4ba3      	ldr	r3, [pc, #652]	@ (8004a54 <HAL_RCC_OscConfig+0x51c>)
 80047c8:	681f      	ldr	r7, [r3, #0]
 80047ca:	f047 0208 	orr.w	r2, r7, #8
 80047ce:	601a      	str	r2, [r3, #0]
 80047d0:	6819      	ldr	r1, [r3, #0]
 80047d2:	f021 07f0 	bic.w	r7, r1, #240	@ 0xf0
 80047d6:	4307      	orrs	r7, r0
 80047d8:	601f      	str	r7, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80047da:	685a      	ldr	r2, [r3, #4]
 80047dc:	69e1      	ldr	r1, [r4, #28]
 80047de:	f422 477f 	bic.w	r7, r2, #65280	@ 0xff00
 80047e2:	ea47 2201 	orr.w	r2, r7, r1, lsl #8
 80047e6:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047e8:	2d00      	cmp	r5, #0
 80047ea:	f000 80f2 	beq.w	80049d2 <HAL_RCC_OscConfig+0x49a>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80047ee:	f7ff fe49 	bl	8004484 <HAL_RCC_GetSysClockFreq>
 80047f2:	4b98      	ldr	r3, [pc, #608]	@ (8004a54 <HAL_RCC_OscConfig+0x51c>)
 80047f4:	4a98      	ldr	r2, [pc, #608]	@ (8004a58 <HAL_RCC_OscConfig+0x520>)
 80047f6:	689f      	ldr	r7, [r3, #8]
 80047f8:	f3c7 1103 	ubfx	r1, r7, #4, #4
 80047fc:	4f97      	ldr	r7, [pc, #604]	@ (8004a5c <HAL_RCC_OscConfig+0x524>)
 80047fe:	f812 8001 	ldrb.w	r8, [r2, r1]
 8004802:	f008 091f 	and.w	r9, r8, #31
 8004806:	fa20 f309 	lsr.w	r3, r0, r9
        status = HAL_InitTick(uwTickPrio);
 800480a:	4895      	ldr	r0, [pc, #596]	@ (8004a60 <HAL_RCC_OscConfig+0x528>)
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800480c:	603b      	str	r3, [r7, #0]
        status = HAL_InitTick(uwTickPrio);
 800480e:	6800      	ldr	r0, [r0, #0]
 8004810:	f7fd ffe4 	bl	80027dc <HAL_InitTick>
        if(status != HAL_OK)
 8004814:	b940      	cbnz	r0, 8004828 <HAL_RCC_OscConfig+0x2f0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004816:	6823      	ldr	r3, [r4, #0]
 8004818:	07d9      	lsls	r1, r3, #31
 800481a:	f57f aed0 	bpl.w	80045be <HAL_RCC_OscConfig+0x86>
 800481e:	e78d      	b.n	800473c <HAL_RCC_OscConfig+0x204>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004820:	69a3      	ldr	r3, [r4, #24]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d1c1      	bne.n	80047aa <HAL_RCC_OscConfig+0x272>
    return HAL_ERROR;
 8004826:	2001      	movs	r0, #1
}
 8004828:	b003      	add	sp, #12
 800482a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800482e:	2e03      	cmp	r6, #3
 8004830:	d188      	bne.n	8004744 <HAL_RCC_OscConfig+0x20c>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004832:	4a88      	ldr	r2, [pc, #544]	@ (8004a54 <HAL_RCC_OscConfig+0x51c>)
 8004834:	6811      	ldr	r1, [r2, #0]
 8004836:	038a      	lsls	r2, r1, #14
 8004838:	f57f aec1 	bpl.w	80045be <HAL_RCC_OscConfig+0x86>
 800483c:	6867      	ldr	r7, [r4, #4]
 800483e:	2f00      	cmp	r7, #0
 8004840:	f47f aebd 	bne.w	80045be <HAL_RCC_OscConfig+0x86>
 8004844:	e7ef      	b.n	8004826 <HAL_RCC_OscConfig+0x2ee>
      __HAL_RCC_LSI_DISABLE();
 8004846:	f8d6 7094 	ldr.w	r7, [r6, #148]	@ 0x94
 800484a:	f027 0201 	bic.w	r2, r7, #1
 800484e:	f8c6 2094 	str.w	r2, [r6, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8004852:	f7fe f805 	bl	8002860 <HAL_GetTick>
 8004856:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004858:	e004      	b.n	8004864 <HAL_RCC_OscConfig+0x32c>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800485a:	f7fe f801 	bl	8002860 <HAL_GetTick>
 800485e:	1bc0      	subs	r0, r0, r7
 8004860:	2802      	cmp	r0, #2
 8004862:	d827      	bhi.n	80048b4 <HAL_RCC_OscConfig+0x37c>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004864:	f8d6 1094 	ldr.w	r1, [r6, #148]	@ 0x94
 8004868:	078b      	lsls	r3, r1, #30
 800486a:	d4f6      	bmi.n	800485a <HAL_RCC_OscConfig+0x322>
 800486c:	e6e8      	b.n	8004640 <HAL_RCC_OscConfig+0x108>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800486e:	2e02      	cmp	r6, #2
 8004870:	f47f aead 	bne.w	80045ce <HAL_RCC_OscConfig+0x96>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004874:	4e77      	ldr	r6, [pc, #476]	@ (8004a54 <HAL_RCC_OscConfig+0x51c>)
 8004876:	6831      	ldr	r1, [r6, #0]
 8004878:	054a      	lsls	r2, r1, #21
 800487a:	d502      	bpl.n	8004882 <HAL_RCC_OscConfig+0x34a>
 800487c:	68e0      	ldr	r0, [r4, #12]
 800487e:	2800      	cmp	r0, #0
 8004880:	d0d1      	beq.n	8004826 <HAL_RCC_OscConfig+0x2ee>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004882:	4f74      	ldr	r7, [pc, #464]	@ (8004a54 <HAL_RCC_OscConfig+0x51c>)
 8004884:	6921      	ldr	r1, [r4, #16]
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	f022 46fe 	bic.w	r6, r2, #2130706432	@ 0x7f000000
 800488c:	ea46 6001 	orr.w	r0, r6, r1, lsl #24
 8004890:	6078      	str	r0, [r7, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004892:	e6ba      	b.n	800460a <HAL_RCC_OscConfig+0xd2>
        __HAL_RCC_MSI_DISABLE();
 8004894:	6838      	ldr	r0, [r7, #0]
 8004896:	f020 0101 	bic.w	r1, r0, #1
 800489a:	6039      	str	r1, [r7, #0]
        tickstart = HAL_GetTick();
 800489c:	f7fd ffe0 	bl	8002860 <HAL_GetTick>
 80048a0:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80048a2:	683a      	ldr	r2, [r7, #0]
 80048a4:	0790      	lsls	r0, r2, #30
 80048a6:	d5b6      	bpl.n	8004816 <HAL_RCC_OscConfig+0x2de>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80048a8:	f7fd ffda 	bl	8002860 <HAL_GetTick>
 80048ac:	eba0 0308 	sub.w	r3, r0, r8
 80048b0:	2b02      	cmp	r3, #2
 80048b2:	d9f6      	bls.n	80048a2 <HAL_RCC_OscConfig+0x36a>
            return HAL_TIMEOUT;
 80048b4:	2003      	movs	r0, #3
}
 80048b6:	b003      	add	sp, #12
 80048b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048bc:	4865      	ldr	r0, [pc, #404]	@ (8004a54 <HAL_RCC_OscConfig+0x51c>)
 80048be:	6803      	ldr	r3, [r0, #0]
 80048c0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80048c4:	6002      	str	r2, [r0, #0]
        tickstart = HAL_GetTick();
 80048c6:	f7fd ffcb 	bl	8002860 <HAL_GetTick>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048ca:	f8df 9188 	ldr.w	r9, [pc, #392]	@ 8004a54 <HAL_RCC_OscConfig+0x51c>
        tickstart = HAL_GetTick();
 80048ce:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048d0:	e004      	b.n	80048dc <HAL_RCC_OscConfig+0x3a4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048d2:	f7fd ffc5 	bl	8002860 <HAL_GetTick>
 80048d6:	1bc0      	subs	r0, r0, r7
 80048d8:	2864      	cmp	r0, #100	@ 0x64
 80048da:	d8eb      	bhi.n	80048b4 <HAL_RCC_OscConfig+0x37c>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048dc:	f8d9 1000 	ldr.w	r1, [r9]
 80048e0:	038b      	lsls	r3, r1, #14
 80048e2:	d5f6      	bpl.n	80048d2 <HAL_RCC_OscConfig+0x39a>
 80048e4:	e751      	b.n	800478a <HAL_RCC_OscConfig+0x252>
    FlagStatus       pwrclkchanged = RESET;
 80048e6:	2600      	movs	r6, #0
 80048e8:	e6bc      	b.n	8004664 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_DISABLE();
 80048ea:	6830      	ldr	r0, [r6, #0]
 80048ec:	f420 7280 	bic.w	r2, r0, #256	@ 0x100
 80048f0:	6032      	str	r2, [r6, #0]
        tickstart = HAL_GetTick();
 80048f2:	f7fd ffb5 	bl	8002860 <HAL_GetTick>
 80048f6:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80048f8:	e004      	b.n	8004904 <HAL_RCC_OscConfig+0x3cc>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048fa:	f7fd ffb1 	bl	8002860 <HAL_GetTick>
 80048fe:	1bc3      	subs	r3, r0, r7
 8004900:	2b02      	cmp	r3, #2
 8004902:	d8d7      	bhi.n	80048b4 <HAL_RCC_OscConfig+0x37c>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004904:	6831      	ldr	r1, [r6, #0]
 8004906:	0548      	lsls	r0, r1, #21
 8004908:	d4f7      	bmi.n	80048fa <HAL_RCC_OscConfig+0x3c2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800490a:	6823      	ldr	r3, [r4, #0]
 800490c:	e67d      	b.n	800460a <HAL_RCC_OscConfig+0xd2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800490e:	4951      	ldr	r1, [pc, #324]	@ (8004a54 <HAL_RCC_OscConfig+0x51c>)
 8004910:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 8004914:	f043 0001 	orr.w	r0, r3, #1
 8004918:	f8c1 0090 	str.w	r0, [r1, #144]	@ 0x90
      tickstart = HAL_GetTick();
 800491c:	f7fd ffa0 	bl	8002860 <HAL_GetTick>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004920:	f8df 8130 	ldr.w	r8, [pc, #304]	@ 8004a54 <HAL_RCC_OscConfig+0x51c>
      tickstart = HAL_GetTick();
 8004924:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004926:	f241 3988 	movw	r9, #5000	@ 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800492a:	e004      	b.n	8004936 <HAL_RCC_OscConfig+0x3fe>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800492c:	f7fd ff98 	bl	8002860 <HAL_GetTick>
 8004930:	1bc1      	subs	r1, r0, r7
 8004932:	4549      	cmp	r1, r9
 8004934:	d8be      	bhi.n	80048b4 <HAL_RCC_OscConfig+0x37c>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004936:	f8d8 2090 	ldr.w	r2, [r8, #144]	@ 0x90
 800493a:	0792      	lsls	r2, r2, #30
 800493c:	d5f6      	bpl.n	800492c <HAL_RCC_OscConfig+0x3f4>
    if(pwrclkchanged == SET)
 800493e:	2e00      	cmp	r6, #0
 8004940:	f43f aec0 	beq.w	80046c4 <HAL_RCC_OscConfig+0x18c>
 8004944:	e03f      	b.n	80049c6 <HAL_RCC_OscConfig+0x48e>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004946:	f7ff fd57 	bl	80043f8 <RCC_SetFlashLatencyFromMSIRange>
 800494a:	2800      	cmp	r0, #0
 800494c:	f47f af6b 	bne.w	8004826 <HAL_RCC_OscConfig+0x2ee>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004950:	4840      	ldr	r0, [pc, #256]	@ (8004a54 <HAL_RCC_OscConfig+0x51c>)
 8004952:	6803      	ldr	r3, [r0, #0]
 8004954:	f043 0708 	orr.w	r7, r3, #8
 8004958:	6007      	str	r7, [r0, #0]
 800495a:	6801      	ldr	r1, [r0, #0]
 800495c:	6a23      	ldr	r3, [r4, #32]
 800495e:	f021 02f0 	bic.w	r2, r1, #240	@ 0xf0
 8004962:	431a      	orrs	r2, r3
 8004964:	6002      	str	r2, [r0, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004966:	6847      	ldr	r7, [r0, #4]
 8004968:	69e1      	ldr	r1, [r4, #28]
 800496a:	f427 4c7f 	bic.w	ip, r7, #65280	@ 0xff00
 800496e:	ea4c 2201 	orr.w	r2, ip, r1, lsl #8
 8004972:	6042      	str	r2, [r0, #4]
 8004974:	e73b      	b.n	80047ee <HAL_RCC_OscConfig+0x2b6>
      __HAL_RCC_HSI48_DISABLE();
 8004976:	f8d6 2098 	ldr.w	r2, [r6, #152]	@ 0x98
 800497a:	f022 0701 	bic.w	r7, r2, #1
 800497e:	f8c6 7098 	str.w	r7, [r6, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8004982:	f7fd ff6d 	bl	8002860 <HAL_GetTick>
 8004986:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004988:	e004      	b.n	8004994 <HAL_RCC_OscConfig+0x45c>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800498a:	f7fd ff69 	bl	8002860 <HAL_GetTick>
 800498e:	1bc3      	subs	r3, r0, r7
 8004990:	2b02      	cmp	r3, #2
 8004992:	d88f      	bhi.n	80048b4 <HAL_RCC_OscConfig+0x37c>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004994:	f8d6 1098 	ldr.w	r1, [r6, #152]	@ 0x98
 8004998:	0789      	lsls	r1, r1, #30
 800499a:	d4f6      	bmi.n	800498a <HAL_RCC_OscConfig+0x452>
 800499c:	e6ae      	b.n	80046fc <HAL_RCC_OscConfig+0x1c4>
    return HAL_ERROR;
 800499e:	2001      	movs	r0, #1
}
 80049a0:	4770      	bx	lr
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80049a8:	603a      	str	r2, [r7, #0]
      tickstart = HAL_GetTick();
 80049aa:	f7fd ff59 	bl	8002860 <HAL_GetTick>
 80049ae:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049b0:	6839      	ldr	r1, [r7, #0]
 80049b2:	05c9      	lsls	r1, r1, #23
 80049b4:	f53f ae5b 	bmi.w	800466e <HAL_RCC_OscConfig+0x136>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049b8:	f7fd ff52 	bl	8002860 <HAL_GetTick>
 80049bc:	eba0 0308 	sub.w	r3, r0, r8
 80049c0:	2b02      	cmp	r3, #2
 80049c2:	d9f5      	bls.n	80049b0 <HAL_RCC_OscConfig+0x478>
 80049c4:	e776      	b.n	80048b4 <HAL_RCC_OscConfig+0x37c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80049c6:	4e23      	ldr	r6, [pc, #140]	@ (8004a54 <HAL_RCC_OscConfig+0x51c>)
 80049c8:	6db7      	ldr	r7, [r6, #88]	@ 0x58
 80049ca:	f027 5180 	bic.w	r1, r7, #268435456	@ 0x10000000
 80049ce:	65b1      	str	r1, [r6, #88]	@ 0x58
 80049d0:	e678      	b.n	80046c4 <HAL_RCC_OscConfig+0x18c>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80049d2:	f7ff fd11 	bl	80043f8 <RCC_SetFlashLatencyFromMSIRange>
 80049d6:	2800      	cmp	r0, #0
 80049d8:	f43f af09 	beq.w	80047ee <HAL_RCC_OscConfig+0x2b6>
 80049dc:	e723      	b.n	8004826 <HAL_RCC_OscConfig+0x2ee>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049de:	f101 4e80 	add.w	lr, r1, #1073741824	@ 0x40000000
 80049e2:	f5ae 3c3c 	sub.w	ip, lr, #192512	@ 0x2f000
 80049e6:	f8dc 0000 	ldr.w	r0, [ip]
 80049ea:	f440 2280 	orr.w	r2, r0, #262144	@ 0x40000
 80049ee:	f8cc 2000 	str.w	r2, [ip]
 80049f2:	f8dc 1000 	ldr.w	r1, [ip]
 80049f6:	f441 3780 	orr.w	r7, r1, #65536	@ 0x10000
 80049fa:	f8cc 7000 	str.w	r7, [ip]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80049fe:	e762      	b.n	80048c6 <HAL_RCC_OscConfig+0x38e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a00:	4914      	ldr	r1, [pc, #80]	@ (8004a54 <HAL_RCC_OscConfig+0x51c>)
 8004a02:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 8004a06:	f043 0004 	orr.w	r0, r3, #4
 8004a0a:	f8c1 0090 	str.w	r0, [r1, #144]	@ 0x90
 8004a0e:	f8d1 7090 	ldr.w	r7, [r1, #144]	@ 0x90
 8004a12:	f047 0201 	orr.w	r2, r7, #1
 8004a16:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a1a:	e77f      	b.n	800491c <HAL_RCC_OscConfig+0x3e4>
      pll_config = RCC->PLLCFGR;
 8004a1c:	4e0d      	ldr	r6, [pc, #52]	@ (8004a54 <HAL_RCC_OscConfig+0x51c>)
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a1e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
      pll_config = RCC->PLLCFGR;
 8004a20:	68f7      	ldr	r7, [r6, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a22:	f007 0303 	and.w	r3, r7, #3
 8004a26:	4283      	cmp	r3, r0
 8004a28:	d058      	beq.n	8004adc <HAL_RCC_OscConfig+0x5a4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004a2a:	2d0c      	cmp	r5, #12
 8004a2c:	f43f aefb 	beq.w	8004826 <HAL_RCC_OscConfig+0x2ee>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004a30:	4d08      	ldr	r5, [pc, #32]	@ (8004a54 <HAL_RCC_OscConfig+0x51c>)
 8004a32:	6828      	ldr	r0, [r5, #0]
 8004a34:	0142      	lsls	r2, r0, #5
 8004a36:	f53f aef6 	bmi.w	8004826 <HAL_RCC_OscConfig+0x2ee>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004a3a:	682a      	ldr	r2, [r5, #0]
 8004a3c:	00d3      	lsls	r3, r2, #3
 8004a3e:	f53f aef2 	bmi.w	8004826 <HAL_RCC_OscConfig+0x2ee>
            __HAL_RCC_PLL_DISABLE();
 8004a42:	682f      	ldr	r7, [r5, #0]
 8004a44:	f027 7380 	bic.w	r3, r7, #16777216	@ 0x1000000
 8004a48:	602b      	str	r3, [r5, #0]
            tickstart = HAL_GetTick();
 8004a4a:	f7fd ff09 	bl	8002860 <HAL_GetTick>
 8004a4e:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a50:	e00e      	b.n	8004a70 <HAL_RCC_OscConfig+0x538>
 8004a52:	bf00      	nop
 8004a54:	40021000 	.word	0x40021000
 8004a58:	080085d8 	.word	0x080085d8
 8004a5c:	20000400 	.word	0x20000400
 8004a60:	20000408 	.word	0x20000408
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a64:	f7fd fefc 	bl	8002860 <HAL_GetTick>
 8004a68:	1b80      	subs	r0, r0, r6
 8004a6a:	2802      	cmp	r0, #2
 8004a6c:	f63f af22 	bhi.w	80048b4 <HAL_RCC_OscConfig+0x37c>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a70:	6829      	ldr	r1, [r5, #0]
 8004a72:	018f      	lsls	r7, r1, #6
 8004a74:	d4f6      	bmi.n	8004a64 <HAL_RCC_OscConfig+0x52c>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a76:	68ee      	ldr	r6, [r5, #12]
 8004a78:	4838      	ldr	r0, [pc, #224]	@ (8004b5c <HAL_RCC_OscConfig+0x624>)
 8004a7a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004a7c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004a7e:	e9d4 710d 	ldrd	r7, r1, [r4, #52]	@ 0x34
 8004a82:	4030      	ands	r0, r6
 8004a84:	e9d4 460f 	ldrd	r4, r6, [r4, #60]	@ 0x3c
 8004a88:	4310      	orrs	r0, r2
 8004a8a:	ea40 2e07 	orr.w	lr, r0, r7, lsl #8
 8004a8e:	ea4e 6cc1 	orr.w	ip, lr, r1, lsl #27
 8004a92:	0860      	lsrs	r0, r4, #1
 8004a94:	f103 38ff 	add.w	r8, r3, #4294967295
 8004a98:	ea4c 1708 	orr.w	r7, ip, r8, lsl #4
 8004a9c:	0872      	lsrs	r2, r6, #1
 8004a9e:	f100 39ff 	add.w	r9, r0, #4294967295
 8004aa2:	ea47 5149 	orr.w	r1, r7, r9, lsl #21
 8004aa6:	1e53      	subs	r3, r2, #1
 8004aa8:	ea41 6443 	orr.w	r4, r1, r3, lsl #25
 8004aac:	60ec      	str	r4, [r5, #12]
            __HAL_RCC_PLL_ENABLE();
 8004aae:	6828      	ldr	r0, [r5, #0]
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ab0:	4e2b      	ldr	r6, [pc, #172]	@ (8004b60 <HAL_RCC_OscConfig+0x628>)
            __HAL_RCC_PLL_ENABLE();
 8004ab2:	f040 7780 	orr.w	r7, r0, #16777216	@ 0x1000000
 8004ab6:	602f      	str	r7, [r5, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ab8:	68ea      	ldr	r2, [r5, #12]
 8004aba:	f042 7180 	orr.w	r1, r2, #16777216	@ 0x1000000
 8004abe:	60e9      	str	r1, [r5, #12]
            tickstart = HAL_GetTick();
 8004ac0:	f7fd fece 	bl	8002860 <HAL_GetTick>
 8004ac4:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ac6:	e005      	b.n	8004ad4 <HAL_RCC_OscConfig+0x59c>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ac8:	f7fd feca 	bl	8002860 <HAL_GetTick>
 8004acc:	1b03      	subs	r3, r0, r4
 8004ace:	2b02      	cmp	r3, #2
 8004ad0:	f63f aef0 	bhi.w	80048b4 <HAL_RCC_OscConfig+0x37c>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ad4:	6835      	ldr	r5, [r6, #0]
 8004ad6:	01a8      	lsls	r0, r5, #6
 8004ad8:	d5f6      	bpl.n	8004ac8 <HAL_RCC_OscConfig+0x590>
 8004ada:	e62d      	b.n	8004738 <HAL_RCC_OscConfig+0x200>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004adc:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8004ade:	f007 0c70 	and.w	ip, r7, #112	@ 0x70
 8004ae2:	f102 38ff 	add.w	r8, r2, #4294967295
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ae6:	ebbc 1f08 	cmp.w	ip, r8, lsl #4
 8004aea:	d19e      	bne.n	8004a2a <HAL_RCC_OscConfig+0x4f2>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004aec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004aee:	f407 43fe 	and.w	r3, r7, #32512	@ 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004af2:	ebb3 2f01 	cmp.w	r3, r1, lsl #8
 8004af6:	d198      	bne.n	8004a2a <HAL_RCC_OscConfig+0x4f2>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004af8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8004afa:	f007 4078 	and.w	r0, r7, #4160749568	@ 0xf8000000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004afe:	ebb0 6fc2 	cmp.w	r0, r2, lsl #27
 8004b02:	d192      	bne.n	8004a2a <HAL_RCC_OscConfig+0x4f2>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b04:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8004b06:	0848      	lsrs	r0, r1, #1
 8004b08:	f407 03c0 	and.w	r3, r7, #6291456	@ 0x600000
 8004b0c:	f100 39ff 	add.w	r9, r0, #4294967295
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004b10:	ebb3 5f49 	cmp.w	r3, r9, lsl #21
 8004b14:	d189      	bne.n	8004a2a <HAL_RCC_OscConfig+0x4f2>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004b16:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004b18:	0853      	lsrs	r3, r2, #1
 8004b1a:	f007 67c0 	and.w	r7, r7, #100663296	@ 0x6000000
 8004b1e:	1e59      	subs	r1, r3, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b20:	ebb7 6f41 	cmp.w	r7, r1, lsl #25
 8004b24:	d181      	bne.n	8004a2a <HAL_RCC_OscConfig+0x4f2>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b26:	6835      	ldr	r5, [r6, #0]
 8004b28:	01a9      	lsls	r1, r5, #6
 8004b2a:	f53f ae05 	bmi.w	8004738 <HAL_RCC_OscConfig+0x200>
          __HAL_RCC_PLL_ENABLE();
 8004b2e:	6834      	ldr	r4, [r6, #0]
 8004b30:	f044 7080 	orr.w	r0, r4, #16777216	@ 0x1000000
 8004b34:	6030      	str	r0, [r6, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b36:	68f2      	ldr	r2, [r6, #12]
 8004b38:	f042 7780 	orr.w	r7, r2, #16777216	@ 0x1000000
 8004b3c:	60f7      	str	r7, [r6, #12]
          tickstart = HAL_GetTick();
 8004b3e:	f7fd fe8f 	bl	8002860 <HAL_GetTick>
 8004b42:	4605      	mov	r5, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b44:	e005      	b.n	8004b52 <HAL_RCC_OscConfig+0x61a>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b46:	f7fd fe8b 	bl	8002860 <HAL_GetTick>
 8004b4a:	1b41      	subs	r1, r0, r5
 8004b4c:	2902      	cmp	r1, #2
 8004b4e:	f63f aeb1 	bhi.w	80048b4 <HAL_RCC_OscConfig+0x37c>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b52:	6833      	ldr	r3, [r6, #0]
 8004b54:	019a      	lsls	r2, r3, #6
 8004b56:	d5f6      	bpl.n	8004b46 <HAL_RCC_OscConfig+0x60e>
 8004b58:	e5ee      	b.n	8004738 <HAL_RCC_OscConfig+0x200>
 8004b5a:	bf00      	nop
 8004b5c:	019d808c 	.word	0x019d808c
 8004b60:	40021000 	.word	0x40021000

08004b64 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8004b64:	2800      	cmp	r0, #0
 8004b66:	f000 80a0 	beq.w	8004caa <HAL_RCC_ClockConfig+0x146>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b6a:	4a54      	ldr	r2, [pc, #336]	@ (8004cbc <HAL_RCC_ClockConfig+0x158>)
 8004b6c:	6813      	ldr	r3, [r2, #0]
{
 8004b6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b72:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b74:	f003 0007 	and.w	r0, r3, #7
 8004b78:	4288      	cmp	r0, r1
 8004b7a:	460d      	mov	r5, r1
 8004b7c:	d20c      	bcs.n	8004b98 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b7e:	6811      	ldr	r1, [r2, #0]
 8004b80:	f021 0607 	bic.w	r6, r1, #7
 8004b84:	432e      	orrs	r6, r5
 8004b86:	6016      	str	r6, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b88:	6817      	ldr	r7, [r2, #0]
 8004b8a:	f007 0207 	and.w	r2, r7, #7
 8004b8e:	42aa      	cmp	r2, r5
 8004b90:	d002      	beq.n	8004b98 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8004b92:	2001      	movs	r0, #1
}
 8004b94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b98:	6823      	ldr	r3, [r4, #0]
 8004b9a:	0799      	lsls	r1, r3, #30
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b9c:	f003 0701 	and.w	r7, r3, #1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ba0:	d570      	bpl.n	8004c84 <HAL_RCC_ClockConfig+0x120>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ba2:	4e47      	ldr	r6, [pc, #284]	@ (8004cc0 <HAL_RCC_ClockConfig+0x15c>)
 8004ba4:	68a0      	ldr	r0, [r4, #8]
 8004ba6:	68b1      	ldr	r1, [r6, #8]
 8004ba8:	f001 02f0 	and.w	r2, r1, #240	@ 0xf0
 8004bac:	4290      	cmp	r0, r2
 8004bae:	d904      	bls.n	8004bba <HAL_RCC_ClockConfig+0x56>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bb0:	68b1      	ldr	r1, [r6, #8]
 8004bb2:	f021 02f0 	bic.w	r2, r1, #240	@ 0xf0
 8004bb6:	4302      	orrs	r2, r0
 8004bb8:	60b2      	str	r2, [r6, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bba:	b337      	cbz	r7, 8004c0a <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bbc:	6861      	ldr	r1, [r4, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bbe:	4b40      	ldr	r3, [pc, #256]	@ (8004cc0 <HAL_RCC_ClockConfig+0x15c>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bc0:	2903      	cmp	r1, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bc2:	681f      	ldr	r7, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bc4:	d065      	beq.n	8004c92 <HAL_RCC_ClockConfig+0x12e>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bc6:	2902      	cmp	r1, #2
 8004bc8:	d06c      	beq.n	8004ca4 <HAL_RCC_ClockConfig+0x140>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004bca:	2900      	cmp	r1, #0
 8004bcc:	d171      	bne.n	8004cb2 <HAL_RCC_ClockConfig+0x14e>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004bce:	07be      	lsls	r6, r7, #30
 8004bd0:	d5df      	bpl.n	8004b92 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004bd2:	4e3b      	ldr	r6, [pc, #236]	@ (8004cc0 <HAL_RCC_ClockConfig+0x15c>)
 8004bd4:	68b0      	ldr	r0, [r6, #8]
 8004bd6:	f020 0203 	bic.w	r2, r0, #3
 8004bda:	430a      	orrs	r2, r1
 8004bdc:	60b2      	str	r2, [r6, #8]
    tickstart = HAL_GetTick();
 8004bde:	f7fd fe3f 	bl	8002860 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004be2:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8004be6:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004be8:	e004      	b.n	8004bf4 <HAL_RCC_ClockConfig+0x90>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bea:	f7fd fe39 	bl	8002860 <HAL_GetTick>
 8004bee:	1bc1      	subs	r1, r0, r7
 8004bf0:	4541      	cmp	r1, r8
 8004bf2:	d85c      	bhi.n	8004cae <HAL_RCC_ClockConfig+0x14a>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bf4:	68b1      	ldr	r1, [r6, #8]
 8004bf6:	6860      	ldr	r0, [r4, #4]
 8004bf8:	f001 0c0c 	and.w	ip, r1, #12
 8004bfc:	ebbc 0f80 	cmp.w	ip, r0, lsl #2
 8004c00:	d1f3      	bne.n	8004bea <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c02:	6823      	ldr	r3, [r4, #0]
 8004c04:	0799      	lsls	r1, r3, #30
 8004c06:	d506      	bpl.n	8004c16 <HAL_RCC_ClockConfig+0xb2>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004c08:	68a0      	ldr	r0, [r4, #8]
 8004c0a:	4e2d      	ldr	r6, [pc, #180]	@ (8004cc0 <HAL_RCC_ClockConfig+0x15c>)
 8004c0c:	68b7      	ldr	r7, [r6, #8]
 8004c0e:	f007 08f0 	and.w	r8, r7, #240	@ 0xf0
 8004c12:	4580      	cmp	r8, r0
 8004c14:	d840      	bhi.n	8004c98 <HAL_RCC_ClockConfig+0x134>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c16:	4829      	ldr	r0, [pc, #164]	@ (8004cbc <HAL_RCC_ClockConfig+0x158>)
 8004c18:	6806      	ldr	r6, [r0, #0]
 8004c1a:	f006 0707 	and.w	r7, r6, #7
 8004c1e:	42af      	cmp	r7, r5
 8004c20:	d909      	bls.n	8004c36 <HAL_RCC_ClockConfig+0xd2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c22:	6802      	ldr	r2, [r0, #0]
 8004c24:	f022 0107 	bic.w	r1, r2, #7
 8004c28:	4329      	orrs	r1, r5
 8004c2a:	6001      	str	r1, [r0, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c2c:	6800      	ldr	r0, [r0, #0]
 8004c2e:	f000 0607 	and.w	r6, r0, #7
 8004c32:	42ae      	cmp	r6, r5
 8004c34:	d1ad      	bne.n	8004b92 <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c36:	075a      	lsls	r2, r3, #29
 8004c38:	d506      	bpl.n	8004c48 <HAL_RCC_ClockConfig+0xe4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c3a:	4d21      	ldr	r5, [pc, #132]	@ (8004cc0 <HAL_RCC_ClockConfig+0x15c>)
 8004c3c:	68e7      	ldr	r7, [r4, #12]
 8004c3e:	68aa      	ldr	r2, [r5, #8]
 8004c40:	f422 61e0 	bic.w	r1, r2, #1792	@ 0x700
 8004c44:	4339      	orrs	r1, r7
 8004c46:	60a9      	str	r1, [r5, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c48:	071b      	lsls	r3, r3, #28
 8004c4a:	d507      	bpl.n	8004c5c <HAL_RCC_ClockConfig+0xf8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c4c:	481c      	ldr	r0, [pc, #112]	@ (8004cc0 <HAL_RCC_ClockConfig+0x15c>)
 8004c4e:	6924      	ldr	r4, [r4, #16]
 8004c50:	6883      	ldr	r3, [r0, #8]
 8004c52:	f423 5660 	bic.w	r6, r3, #14336	@ 0x3800
 8004c56:	ea46 05c4 	orr.w	r5, r6, r4, lsl #3
 8004c5a:	6085      	str	r5, [r0, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c5c:	f7ff fc12 	bl	8004484 <HAL_RCC_GetSysClockFreq>
 8004c60:	4a17      	ldr	r2, [pc, #92]	@ (8004cc0 <HAL_RCC_ClockConfig+0x15c>)
 8004c62:	4c18      	ldr	r4, [pc, #96]	@ (8004cc4 <HAL_RCC_ClockConfig+0x160>)
 8004c64:	6891      	ldr	r1, [r2, #8]
 8004c66:	4e18      	ldr	r6, [pc, #96]	@ (8004cc8 <HAL_RCC_ClockConfig+0x164>)
 8004c68:	f3c1 1303 	ubfx	r3, r1, #4, #4
 8004c6c:	4607      	mov	r7, r0
 8004c6e:	5ce5      	ldrb	r5, [r4, r3]
  status = HAL_InitTick(uwTickPrio);
 8004c70:	4816      	ldr	r0, [pc, #88]	@ (8004ccc <HAL_RCC_ClockConfig+0x168>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c72:	f005 021f 	and.w	r2, r5, #31
 8004c76:	40d7      	lsrs	r7, r2
 8004c78:	6037      	str	r7, [r6, #0]
  status = HAL_InitTick(uwTickPrio);
 8004c7a:	6800      	ldr	r0, [r0, #0]
}
 8004c7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  status = HAL_InitTick(uwTickPrio);
 8004c80:	f7fd bdac 	b.w	80027dc <HAL_InitTick>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c84:	2f00      	cmp	r7, #0
 8004c86:	d0c6      	beq.n	8004c16 <HAL_RCC_ClockConfig+0xb2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c88:	6861      	ldr	r1, [r4, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8004cc0 <HAL_RCC_ClockConfig+0x15c>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c8c:	2903      	cmp	r1, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c8e:	681f      	ldr	r7, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c90:	d199      	bne.n	8004bc6 <HAL_RCC_ClockConfig+0x62>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c92:	01bb      	lsls	r3, r7, #6
 8004c94:	d49d      	bmi.n	8004bd2 <HAL_RCC_ClockConfig+0x6e>
 8004c96:	e77c      	b.n	8004b92 <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c98:	68b2      	ldr	r2, [r6, #8]
 8004c9a:	f022 01f0 	bic.w	r1, r2, #240	@ 0xf0
 8004c9e:	4301      	orrs	r1, r0
 8004ca0:	60b1      	str	r1, [r6, #8]
 8004ca2:	e7b8      	b.n	8004c16 <HAL_RCC_ClockConfig+0xb2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ca4:	03bf      	lsls	r7, r7, #14
 8004ca6:	d494      	bmi.n	8004bd2 <HAL_RCC_ClockConfig+0x6e>
 8004ca8:	e773      	b.n	8004b92 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8004caa:	2001      	movs	r0, #1
}
 8004cac:	4770      	bx	lr
        return HAL_TIMEOUT;
 8004cae:	2003      	movs	r0, #3
 8004cb0:	e770      	b.n	8004b94 <HAL_RCC_ClockConfig+0x30>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cb2:	0578      	lsls	r0, r7, #21
 8004cb4:	f57f af6d 	bpl.w	8004b92 <HAL_RCC_ClockConfig+0x2e>
 8004cb8:	e78b      	b.n	8004bd2 <HAL_RCC_ClockConfig+0x6e>
 8004cba:	bf00      	nop
 8004cbc:	40022000 	.word	0x40022000
 8004cc0:	40021000 	.word	0x40021000
 8004cc4:	080085d8 	.word	0x080085d8
 8004cc8:	20000400 	.word	0x20000400
 8004ccc:	20000408 	.word	0x20000408

08004cd0 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8004cd0:	4b01      	ldr	r3, [pc, #4]	@ (8004cd8 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8004cd2:	6818      	ldr	r0, [r3, #0]
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	20000400 	.word	0x20000400

08004cdc <RCCEx_PLLSAI1_Config>:
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004cdc:	4a45      	ldr	r2, [pc, #276]	@ (8004df4 <RCCEx_PLLSAI1_Config+0x118>)
{
 8004cde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004ce0:	68d6      	ldr	r6, [r2, #12]
{
 8004ce2:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004ce4:	07b1      	lsls	r1, r6, #30
{
 8004ce6:	4604      	mov	r4, r0
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004ce8:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004cea:	d006      	beq.n	8004cfa <RCCEx_PLLSAI1_Config+0x1e>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004cec:	68d6      	ldr	r6, [r2, #12]
 8004cee:	f006 0103 	and.w	r1, r6, #3
 8004cf2:	4281      	cmp	r1, r0
 8004cf4:	d04b      	beq.n	8004d8e <RCCEx_PLLSAI1_Config+0xb2>
 8004cf6:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 8004cf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai1->PLLSAI1Source)
 8004cfa:	2802      	cmp	r0, #2
 8004cfc:	d058      	beq.n	8004db0 <RCCEx_PLLSAI1_Config+0xd4>
 8004cfe:	2803      	cmp	r0, #3
 8004d00:	d04f      	beq.n	8004da2 <RCCEx_PLLSAI1_Config+0xc6>
 8004d02:	2801      	cmp	r0, #1
 8004d04:	d1f7      	bne.n	8004cf6 <RCCEx_PLLSAI1_Config+0x1a>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d06:	6812      	ldr	r2, [r2, #0]
 8004d08:	0793      	lsls	r3, r2, #30
 8004d0a:	d5f5      	bpl.n	8004cf8 <RCCEx_PLLSAI1_Config+0x1c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004d0c:	4e39      	ldr	r6, [pc, #228]	@ (8004df4 <RCCEx_PLLSAI1_Config+0x118>)
 8004d0e:	6867      	ldr	r7, [r4, #4]
 8004d10:	68f1      	ldr	r1, [r6, #12]
 8004d12:	f021 0373 	bic.w	r3, r1, #115	@ 0x73
 8004d16:	4318      	orrs	r0, r3
 8004d18:	f107 3cff 	add.w	ip, r7, #4294967295
 8004d1c:	ea40 120c 	orr.w	r2, r0, ip, lsl #4
 8004d20:	60f2      	str	r2, [r6, #12]
    __HAL_RCC_PLLSAI1_DISABLE();
 8004d22:	4e34      	ldr	r6, [pc, #208]	@ (8004df4 <RCCEx_PLLSAI1_Config+0x118>)
 8004d24:	6832      	ldr	r2, [r6, #0]
 8004d26:	f022 6180 	bic.w	r1, r2, #67108864	@ 0x4000000
 8004d2a:	6031      	str	r1, [r6, #0]
    tickstart = HAL_GetTick();
 8004d2c:	f7fd fd98 	bl	8002860 <HAL_GetTick>
 8004d30:	4607      	mov	r7, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d32:	e004      	b.n	8004d3e <RCCEx_PLLSAI1_Config+0x62>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d34:	f7fd fd94 	bl	8002860 <HAL_GetTick>
 8004d38:	1bc2      	subs	r2, r0, r7
 8004d3a:	2a02      	cmp	r2, #2
 8004d3c:	d83c      	bhi.n	8004db8 <RCCEx_PLLSAI1_Config+0xdc>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d3e:	6833      	ldr	r3, [r6, #0]
 8004d40:	011a      	lsls	r2, r3, #4
 8004d42:	d4f7      	bmi.n	8004d34 <RCCEx_PLLSAI1_Config+0x58>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d44:	68a0      	ldr	r0, [r4, #8]
 8004d46:	0207      	lsls	r7, r0, #8
      if(Divider == DIVIDER_P_UPDATE)
 8004d48:	2d00      	cmp	r5, #0
 8004d4a:	d137      	bne.n	8004dbc <RCCEx_PLLSAI1_Config+0xe0>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d4c:	6935      	ldr	r5, [r6, #16]
 8004d4e:	68e1      	ldr	r1, [r4, #12]
 8004d50:	f025 4c78 	bic.w	ip, r5, #4160749568	@ 0xf8000000
 8004d54:	ea47 63c1 	orr.w	r3, r7, r1, lsl #27
 8004d58:	f42c 42fe 	bic.w	r2, ip, #32512	@ 0x7f00
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	6133      	str	r3, [r6, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 8004d60:	4d24      	ldr	r5, [pc, #144]	@ (8004df4 <RCCEx_PLLSAI1_Config+0x118>)
 8004d62:	682e      	ldr	r6, [r5, #0]
 8004d64:	f046 6080 	orr.w	r0, r6, #67108864	@ 0x4000000
 8004d68:	6028      	str	r0, [r5, #0]
      tickstart = HAL_GetTick();
 8004d6a:	f7fd fd79 	bl	8002860 <HAL_GetTick>
 8004d6e:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d70:	e004      	b.n	8004d7c <RCCEx_PLLSAI1_Config+0xa0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d72:	f7fd fd75 	bl	8002860 <HAL_GetTick>
 8004d76:	1b83      	subs	r3, r0, r6
 8004d78:	2b02      	cmp	r3, #2
 8004d7a:	d81d      	bhi.n	8004db8 <RCCEx_PLLSAI1_Config+0xdc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d7c:	682f      	ldr	r7, [r5, #0]
 8004d7e:	013b      	lsls	r3, r7, #4
 8004d80:	d5f7      	bpl.n	8004d72 <RCCEx_PLLSAI1_Config+0x96>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004d82:	6929      	ldr	r1, [r5, #16]
 8004d84:	69a4      	ldr	r4, [r4, #24]
 8004d86:	4321      	orrs	r1, r4
 8004d88:	2000      	movs	r0, #0
 8004d8a:	6129      	str	r1, [r5, #16]
}
 8004d8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 8004d8e:	2900      	cmp	r1, #0
 8004d90:	d0b1      	beq.n	8004cf6 <RCCEx_PLLSAI1_Config+0x1a>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004d92:	68d3      	ldr	r3, [r2, #12]
       ||
 8004d94:	6860      	ldr	r0, [r4, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004d96:	f3c3 1702 	ubfx	r7, r3, #4, #3
 8004d9a:	3701      	adds	r7, #1
       ||
 8004d9c:	4287      	cmp	r7, r0
 8004d9e:	d1aa      	bne.n	8004cf6 <RCCEx_PLLSAI1_Config+0x1a>
 8004da0:	e7bf      	b.n	8004d22 <RCCEx_PLLSAI1_Config+0x46>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004da2:	6813      	ldr	r3, [r2, #0]
 8004da4:	039e      	lsls	r6, r3, #14
 8004da6:	d4b1      	bmi.n	8004d0c <RCCEx_PLLSAI1_Config+0x30>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004da8:	6817      	ldr	r7, [r2, #0]
 8004daa:	0379      	lsls	r1, r7, #13
 8004dac:	d5a3      	bpl.n	8004cf6 <RCCEx_PLLSAI1_Config+0x1a>
 8004dae:	e7ad      	b.n	8004d0c <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004db0:	6811      	ldr	r1, [r2, #0]
 8004db2:	054f      	lsls	r7, r1, #21
 8004db4:	d59f      	bpl.n	8004cf6 <RCCEx_PLLSAI1_Config+0x1a>
 8004db6:	e7a9      	b.n	8004d0c <RCCEx_PLLSAI1_Config+0x30>
 8004db8:	2003      	movs	r0, #3
}
 8004dba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      else if(Divider == DIVIDER_Q_UPDATE)
 8004dbc:	2d01      	cmp	r5, #1
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004dbe:	6931      	ldr	r1, [r6, #16]
      else if(Divider == DIVIDER_Q_UPDATE)
 8004dc0:	d00b      	beq.n	8004dda <RCCEx_PLLSAI1_Config+0xfe>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004dc2:	6965      	ldr	r5, [r4, #20]
 8004dc4:	f021 6ec0 	bic.w	lr, r1, #100663296	@ 0x6000000
 8004dc8:	086a      	lsrs	r2, r5, #1
 8004dca:	f42e 43fe 	bic.w	r3, lr, #32512	@ 0x7f00
 8004dce:	1e50      	subs	r0, r2, #1
 8004dd0:	433b      	orrs	r3, r7
 8004dd2:	ea43 6740 	orr.w	r7, r3, r0, lsl #25
 8004dd6:	6137      	str	r7, [r6, #16]
 8004dd8:	e7c2      	b.n	8004d60 <RCCEx_PLLSAI1_Config+0x84>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004dda:	6925      	ldr	r5, [r4, #16]
 8004ddc:	f421 01c0 	bic.w	r1, r1, #6291456	@ 0x600000
 8004de0:	086a      	lsrs	r2, r5, #1
 8004de2:	f421 43fe 	bic.w	r3, r1, #32512	@ 0x7f00
 8004de6:	1e50      	subs	r0, r2, #1
 8004de8:	433b      	orrs	r3, r7
 8004dea:	ea43 5740 	orr.w	r7, r3, r0, lsl #21
 8004dee:	6137      	str	r7, [r6, #16]
 8004df0:	e7b6      	b.n	8004d60 <RCCEx_PLLSAI1_Config+0x84>
 8004df2:	bf00      	nop
 8004df4:	40021000 	.word	0x40021000

08004df8 <RCCEx_PLLSAI2_Config>:
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004df8:	4a3e      	ldr	r2, [pc, #248]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0xfc>)
{
 8004dfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004dfc:	68d6      	ldr	r6, [r2, #12]
{
 8004dfe:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004e00:	07b1      	lsls	r1, r6, #30
{
 8004e02:	4604      	mov	r4, r0
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004e04:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004e06:	d006      	beq.n	8004e16 <RCCEx_PLLSAI2_Config+0x1e>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004e08:	68d6      	ldr	r6, [r2, #12]
 8004e0a:	f006 0103 	and.w	r1, r6, #3
 8004e0e:	4281      	cmp	r1, r0
 8004e10:	d04b      	beq.n	8004eaa <RCCEx_PLLSAI2_Config+0xb2>
 8004e12:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 8004e14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai2->PLLSAI2Source)
 8004e16:	2802      	cmp	r0, #2
 8004e18:	d058      	beq.n	8004ecc <RCCEx_PLLSAI2_Config+0xd4>
 8004e1a:	2803      	cmp	r0, #3
 8004e1c:	d04f      	beq.n	8004ebe <RCCEx_PLLSAI2_Config+0xc6>
 8004e1e:	2801      	cmp	r0, #1
 8004e20:	d1f7      	bne.n	8004e12 <RCCEx_PLLSAI2_Config+0x1a>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004e22:	6812      	ldr	r2, [r2, #0]
 8004e24:	0793      	lsls	r3, r2, #30
 8004e26:	d5f5      	bpl.n	8004e14 <RCCEx_PLLSAI2_Config+0x1c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004e28:	4e32      	ldr	r6, [pc, #200]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0xfc>)
 8004e2a:	6867      	ldr	r7, [r4, #4]
 8004e2c:	68f1      	ldr	r1, [r6, #12]
 8004e2e:	f021 0373 	bic.w	r3, r1, #115	@ 0x73
 8004e32:	4318      	orrs	r0, r3
 8004e34:	f107 3cff 	add.w	ip, r7, #4294967295
 8004e38:	ea40 120c 	orr.w	r2, r0, ip, lsl #4
 8004e3c:	60f2      	str	r2, [r6, #12]
    __HAL_RCC_PLLSAI2_DISABLE();
 8004e3e:	4e2d      	ldr	r6, [pc, #180]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0xfc>)
 8004e40:	6832      	ldr	r2, [r6, #0]
 8004e42:	f022 5180 	bic.w	r1, r2, #268435456	@ 0x10000000
 8004e46:	6031      	str	r1, [r6, #0]
    tickstart = HAL_GetTick();
 8004e48:	f7fd fd0a 	bl	8002860 <HAL_GetTick>
 8004e4c:	4607      	mov	r7, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004e4e:	e004      	b.n	8004e5a <RCCEx_PLLSAI2_Config+0x62>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004e50:	f7fd fd06 	bl	8002860 <HAL_GetTick>
 8004e54:	1bc2      	subs	r2, r0, r7
 8004e56:	2a02      	cmp	r2, #2
 8004e58:	d83c      	bhi.n	8004ed4 <RCCEx_PLLSAI2_Config+0xdc>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004e5a:	6833      	ldr	r3, [r6, #0]
 8004e5c:	009a      	lsls	r2, r3, #2
 8004e5e:	d4f7      	bmi.n	8004e50 <RCCEx_PLLSAI2_Config+0x58>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004e60:	68a0      	ldr	r0, [r4, #8]
 8004e62:	0207      	lsls	r7, r0, #8
      if(Divider == DIVIDER_P_UPDATE)
 8004e64:	2d00      	cmp	r5, #0
 8004e66:	d137      	bne.n	8004ed8 <RCCEx_PLLSAI2_Config+0xe0>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004e68:	6975      	ldr	r5, [r6, #20]
 8004e6a:	68e1      	ldr	r1, [r4, #12]
 8004e6c:	f025 4c78 	bic.w	ip, r5, #4160749568	@ 0xf8000000
 8004e70:	ea47 63c1 	orr.w	r3, r7, r1, lsl #27
 8004e74:	f42c 42fe 	bic.w	r2, ip, #32512	@ 0x7f00
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	6173      	str	r3, [r6, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 8004e7c:	4d1d      	ldr	r5, [pc, #116]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0xfc>)
 8004e7e:	682e      	ldr	r6, [r5, #0]
 8004e80:	f046 5080 	orr.w	r0, r6, #268435456	@ 0x10000000
 8004e84:	6028      	str	r0, [r5, #0]
      tickstart = HAL_GetTick();
 8004e86:	f7fd fceb 	bl	8002860 <HAL_GetTick>
 8004e8a:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004e8c:	e004      	b.n	8004e98 <RCCEx_PLLSAI2_Config+0xa0>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004e8e:	f7fd fce7 	bl	8002860 <HAL_GetTick>
 8004e92:	1b83      	subs	r3, r0, r6
 8004e94:	2b02      	cmp	r3, #2
 8004e96:	d81d      	bhi.n	8004ed4 <RCCEx_PLLSAI2_Config+0xdc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004e98:	682f      	ldr	r7, [r5, #0]
 8004e9a:	00bb      	lsls	r3, r7, #2
 8004e9c:	d5f7      	bpl.n	8004e8e <RCCEx_PLLSAI2_Config+0x96>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004e9e:	6969      	ldr	r1, [r5, #20]
 8004ea0:	6964      	ldr	r4, [r4, #20]
 8004ea2:	4321      	orrs	r1, r4
 8004ea4:	2000      	movs	r0, #0
 8004ea6:	6169      	str	r1, [r5, #20]
}
 8004ea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 8004eaa:	2900      	cmp	r1, #0
 8004eac:	d0b1      	beq.n	8004e12 <RCCEx_PLLSAI2_Config+0x1a>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004eae:	68d3      	ldr	r3, [r2, #12]
       ||
 8004eb0:	6860      	ldr	r0, [r4, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004eb2:	f3c3 1702 	ubfx	r7, r3, #4, #3
 8004eb6:	3701      	adds	r7, #1
       ||
 8004eb8:	4287      	cmp	r7, r0
 8004eba:	d1aa      	bne.n	8004e12 <RCCEx_PLLSAI2_Config+0x1a>
 8004ebc:	e7bf      	b.n	8004e3e <RCCEx_PLLSAI2_Config+0x46>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ebe:	6813      	ldr	r3, [r2, #0]
 8004ec0:	039e      	lsls	r6, r3, #14
 8004ec2:	d4b1      	bmi.n	8004e28 <RCCEx_PLLSAI2_Config+0x30>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004ec4:	6817      	ldr	r7, [r2, #0]
 8004ec6:	0379      	lsls	r1, r7, #13
 8004ec8:	d5a3      	bpl.n	8004e12 <RCCEx_PLLSAI2_Config+0x1a>
 8004eca:	e7ad      	b.n	8004e28 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ecc:	6811      	ldr	r1, [r2, #0]
 8004ece:	054f      	lsls	r7, r1, #21
 8004ed0:	d59f      	bpl.n	8004e12 <RCCEx_PLLSAI2_Config+0x1a>
 8004ed2:	e7a9      	b.n	8004e28 <RCCEx_PLLSAI2_Config+0x30>
 8004ed4:	2003      	movs	r0, #3
}
 8004ed6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ed8:	6975      	ldr	r5, [r6, #20]
 8004eda:	6921      	ldr	r1, [r4, #16]
 8004edc:	f025 6ec0 	bic.w	lr, r5, #100663296	@ 0x6000000
 8004ee0:	084b      	lsrs	r3, r1, #1
 8004ee2:	f42e 42fe 	bic.w	r2, lr, #32512	@ 0x7f00
 8004ee6:	1e58      	subs	r0, r3, #1
 8004ee8:	433a      	orrs	r2, r7
 8004eea:	ea42 6740 	orr.w	r7, r2, r0, lsl #25
 8004eee:	6177      	str	r7, [r6, #20]
 8004ef0:	e7c4      	b.n	8004e7c <RCCEx_PLLSAI2_Config+0x84>
 8004ef2:	bf00      	nop
 8004ef4:	40021000 	.word	0x40021000

08004ef8 <HAL_RCCEx_PeriphCLKConfig>:
{
 8004ef8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004efc:	6803      	ldr	r3, [r0, #0]
 8004efe:	f413 6600 	ands.w	r6, r3, #2048	@ 0x800
{
 8004f02:	b083      	sub	sp, #12
 8004f04:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004f06:	d016      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x3e>
    switch(PeriphClkInit->Sai1ClockSelection)
 8004f08:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8004f0a:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8004f0e:	f000 81e8 	beq.w	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8004f12:	f200 8123 	bhi.w	800515c <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004f16:	2900      	cmp	r1, #0
 8004f18:	f000 81b7 	beq.w	800528a <HAL_RCCEx_PeriphCLKConfig+0x392>
 8004f1c:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 8004f20:	f040 81d1 	bne.w	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004f24:	2100      	movs	r1, #0
 8004f26:	3020      	adds	r0, #32
 8004f28:	f7ff ff66 	bl	8004df8 <RCCEx_PLLSAI2_Config>
 8004f2c:	4606      	mov	r6, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004f2e:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8004f30:	2e00      	cmp	r6, #0
 8004f32:	f000 81e3 	beq.w	80052fc <HAL_RCCEx_PeriphCLKConfig+0x404>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004f36:	04d8      	lsls	r0, r3, #19
 8004f38:	f140 8121 	bpl.w	800517e <HAL_RCCEx_PeriphCLKConfig+0x286>
    switch(PeriphClkInit->Sai2ClockSelection)
 8004f3c:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8004f3e:	f1b1 7f00 	cmp.w	r1, #33554432	@ 0x2000000
 8004f42:	f000 81d4 	beq.w	80052ee <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 8004f46:	f200 817f 	bhi.w	8005248 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8004f4a:	2900      	cmp	r1, #0
 8004f4c:	f000 81a6 	beq.w	800529c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8004f50:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 8004f54:	f040 81b9 	bne.w	80052ca <HAL_RCCEx_PeriphCLKConfig+0x3d2>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004f58:	2100      	movs	r1, #0
 8004f5a:	f104 0020 	add.w	r0, r4, #32
 8004f5e:	f7ff ff4b 	bl	8004df8 <RCCEx_PLLSAI2_Config>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f62:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004f64:	4607      	mov	r7, r0
    if(ret == HAL_OK)
 8004f66:	2f00      	cmp	r7, #0
 8004f68:	f040 8175 	bne.w	8005256 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004f6c:	49b4      	ldr	r1, [pc, #720]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004f6e:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8004f70:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004f74:	f022 7540 	bic.w	r5, r2, #50331648	@ 0x3000000
 8004f78:	4305      	orrs	r5, r0
 8004f7a:	f8c1 5088 	str.w	r5, [r1, #136]	@ 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f7e:	0399      	lsls	r1, r3, #14
 8004f80:	f100 8101 	bmi.w	8005186 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f84:	07d9      	lsls	r1, r3, #31
 8004f86:	d508      	bpl.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0xa2>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f88:	4fad      	ldr	r7, [pc, #692]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004f8a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8004f8c:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8004f90:	f020 0103 	bic.w	r1, r0, #3
 8004f94:	4311      	orrs	r1, r2
 8004f96:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f9a:	079a      	lsls	r2, r3, #30
 8004f9c:	d508      	bpl.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f9e:	4da8      	ldr	r5, [pc, #672]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004fa0:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8004fa2:	f8d5 7088 	ldr.w	r7, [r5, #136]	@ 0x88
 8004fa6:	f027 010c 	bic.w	r1, r7, #12
 8004faa:	4301      	orrs	r1, r0
 8004fac:	f8c5 1088 	str.w	r1, [r5, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004fb0:	075f      	lsls	r7, r3, #29
 8004fb2:	d508      	bpl.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0xce>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004fb4:	4da2      	ldr	r5, [pc, #648]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004fb6:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8004fb8:	f8d5 2088 	ldr.w	r2, [r5, #136]	@ 0x88
 8004fbc:	f022 0730 	bic.w	r7, r2, #48	@ 0x30
 8004fc0:	430f      	orrs	r7, r1
 8004fc2:	f8c5 7088 	str.w	r7, [r5, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004fc6:	071d      	lsls	r5, r3, #28
 8004fc8:	d508      	bpl.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004fca:	4d9d      	ldr	r5, [pc, #628]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004fcc:	6c67      	ldr	r7, [r4, #68]	@ 0x44
 8004fce:	f8d5 0088 	ldr.w	r0, [r5, #136]	@ 0x88
 8004fd2:	f020 02c0 	bic.w	r2, r0, #192	@ 0xc0
 8004fd6:	433a      	orrs	r2, r7
 8004fd8:	f8c5 2088 	str.w	r2, [r5, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004fdc:	06d8      	lsls	r0, r3, #27
 8004fde:	d508      	bpl.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004fe0:	4997      	ldr	r1, [pc, #604]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004fe2:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8004fe4:	f8d1 5088 	ldr.w	r5, [r1, #136]	@ 0x88
 8004fe8:	f425 7240 	bic.w	r2, r5, #768	@ 0x300
 8004fec:	4302      	orrs	r2, r0
 8004fee:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004ff2:	0699      	lsls	r1, r3, #26
 8004ff4:	d508      	bpl.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x110>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ff6:	4f92      	ldr	r7, [pc, #584]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004ff8:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8004ffa:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 8004ffe:	f421 6540 	bic.w	r5, r1, #3072	@ 0xc00
 8005002:	4315      	orrs	r5, r2
 8005004:	f8c7 5088 	str.w	r5, [r7, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005008:	059a      	lsls	r2, r3, #22
 800500a:	d508      	bpl.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x126>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800500c:	4f8c      	ldr	r7, [pc, #560]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800500e:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 8005010:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8005014:	f420 2140 	bic.w	r1, r0, #786432	@ 0xc0000
 8005018:	4329      	orrs	r1, r5
 800501a:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800501e:	055f      	lsls	r7, r3, #21
 8005020:	d508      	bpl.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005022:	4f87      	ldr	r7, [pc, #540]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005024:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8005026:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800502a:	f422 1140 	bic.w	r1, r2, #3145728	@ 0x300000
 800502e:	4301      	orrs	r1, r0
 8005030:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005034:	065d      	lsls	r5, r3, #25
 8005036:	d508      	bpl.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x152>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005038:	4d81      	ldr	r5, [pc, #516]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800503a:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800503c:	f8d5 7088 	ldr.w	r7, [r5, #136]	@ 0x88
 8005040:	f427 5240 	bic.w	r2, r7, #12288	@ 0x3000
 8005044:	430a      	orrs	r2, r1
 8005046:	f8c5 2088 	str.w	r2, [r5, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800504a:	0618      	lsls	r0, r3, #24
 800504c:	d508      	bpl.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x168>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800504e:	4d7c      	ldr	r5, [pc, #496]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005050:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005052:	f8d5 0088 	ldr.w	r0, [r5, #136]	@ 0x88
 8005056:	f420 4740 	bic.w	r7, r0, #49152	@ 0xc000
 800505a:	4317      	orrs	r7, r2
 800505c:	f8c5 7088 	str.w	r7, [r5, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005060:	05d9      	lsls	r1, r3, #23
 8005062:	d508      	bpl.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005064:	4976      	ldr	r1, [pc, #472]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005066:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005068:	f8d1 5088 	ldr.w	r5, [r1, #136]	@ 0x88
 800506c:	f425 3740 	bic.w	r7, r5, #196608	@ 0x30000
 8005070:	4307      	orrs	r7, r0
 8005072:	f8c1 7088 	str.w	r7, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005076:	02da      	lsls	r2, r3, #11
 8005078:	d508      	bpl.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x194>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800507a:	4971      	ldr	r1, [pc, #452]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800507c:	6de7      	ldr	r7, [r4, #92]	@ 0x5c
 800507e:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 8005082:	f022 0503 	bic.w	r5, r2, #3
 8005086:	433d      	orrs	r5, r7
 8005088:	f8c1 509c 	str.w	r5, [r1, #156]	@ 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800508c:	049f      	lsls	r7, r3, #18
 800508e:	d510      	bpl.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005090:	496b      	ldr	r1, [pc, #428]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005092:	6f25      	ldr	r5, [r4, #112]	@ 0x70
 8005094:	f8d1 0088 	ldr.w	r0, [r1, #136]	@ 0x88
 8005098:	f020 6240 	bic.w	r2, r0, #201326592	@ 0xc000000
 800509c:	432a      	orrs	r2, r5
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800509e:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80050a2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80050a6:	f000 8104 	beq.w	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80050aa:	f1b5 6f80 	cmp.w	r5, #67108864	@ 0x4000000
 80050ae:	f000 8132 	beq.w	8005316 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80050b2:	031d      	lsls	r5, r3, #12
 80050b4:	d510      	bpl.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80050b6:	4962      	ldr	r1, [pc, #392]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80050b8:	6f67      	ldr	r7, [r4, #116]	@ 0x74
 80050ba:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80050be:	f022 6540 	bic.w	r5, r2, #201326592	@ 0xc000000
 80050c2:	433d      	orrs	r5, r7
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80050c4:	f1b7 6f00 	cmp.w	r7, #134217728	@ 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80050c8:	f8c1 5088 	str.w	r5, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80050cc:	f000 80f6 	beq.w	80052bc <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80050d0:	f1b7 6f80 	cmp.w	r7, #67108864	@ 0x4000000
 80050d4:	f000 8129 	beq.w	800532a <HAL_RCCEx_PeriphCLKConfig+0x432>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80050d8:	0358      	lsls	r0, r3, #13
 80050da:	d510      	bpl.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x206>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80050dc:	4958      	ldr	r1, [pc, #352]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80050de:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 80050e0:	f8d1 5088 	ldr.w	r5, [r1, #136]	@ 0x88
 80050e4:	f025 6740 	bic.w	r7, r5, #201326592	@ 0xc000000
 80050e8:	4307      	orrs	r7, r0
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80050ea:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80050ee:	f8c1 7088 	str.w	r7, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80050f2:	f000 80d9 	beq.w	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80050f6:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 80050fa:	f000 8120 	beq.w	800533e <HAL_RCCEx_PeriphCLKConfig+0x446>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80050fe:	0459      	lsls	r1, r3, #17
 8005100:	d510      	bpl.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005102:	4f4f      	ldr	r7, [pc, #316]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005104:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8005106:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800510a:	f021 5040 	bic.w	r0, r1, #805306368	@ 0x30000000
 800510e:	4310      	orrs	r0, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005110:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005114:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005118:	f000 80d9 	beq.w	80052ce <HAL_RCCEx_PeriphCLKConfig+0x3d6>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800511c:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
 8005120:	f000 80ee 	beq.w	8005300 <HAL_RCCEx_PeriphCLKConfig+0x408>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005124:	041a      	lsls	r2, r3, #16
 8005126:	d509      	bpl.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x244>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005128:	4d45      	ldr	r5, [pc, #276]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800512a:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800512e:	f8d5 7088 	ldr.w	r7, [r5, #136]	@ 0x88
 8005132:	f027 4180 	bic.w	r1, r7, #1073741824	@ 0x40000000
 8005136:	4301      	orrs	r1, r0
 8005138:	f8c5 1088 	str.w	r1, [r5, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800513c:	03db      	lsls	r3, r3, #15
 800513e:	d509      	bpl.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005140:	4a3f      	ldr	r2, [pc, #252]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005142:	f8d4 4084 	ldr.w	r4, [r4, #132]	@ 0x84
 8005146:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800514a:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 800514e:	4325      	orrs	r5, r4
 8005150:	f8c2 5088 	str.w	r5, [r2, #136]	@ 0x88
}
 8005154:	4630      	mov	r0, r6
 8005156:	b003      	add	sp, #12
 8005158:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->Sai1ClockSelection)
 800515c:	f5b1 0f40 	cmp.w	r1, #12582912	@ 0xc00000
 8005160:	f040 80b1 	bne.w	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005164:	4e36      	ldr	r6, [pc, #216]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005166:	f8d6 7088 	ldr.w	r7, [r6, #136]	@ 0x88
 800516a:	f427 0040 	bic.w	r0, r7, #12582912	@ 0xc00000
 800516e:	4308      	orrs	r0, r1
 8005170:	f8c6 0088 	str.w	r0, [r6, #136]	@ 0x88
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005174:	04d8      	lsls	r0, r3, #19
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005176:	f04f 0600 	mov.w	r6, #0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800517a:	f53f aedf 	bmi.w	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x44>
    switch(PeriphClkInit->Sai2ClockSelection)
 800517e:	4637      	mov	r7, r6
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005180:	0399      	lsls	r1, r3, #14
 8005182:	f57f aeff 	bpl.w	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005186:	4b2e      	ldr	r3, [pc, #184]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005188:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 800518a:	00ca      	lsls	r2, r1, #3
 800518c:	d565      	bpl.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x362>
    FlagStatus       pwrclkchanged = RESET;
 800518e:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005192:	4d2c      	ldr	r5, [pc, #176]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8005194:	6829      	ldr	r1, [r5, #0]
 8005196:	f441 7080 	orr.w	r0, r1, #256	@ 0x100
 800519a:	6028      	str	r0, [r5, #0]
    tickstart = HAL_GetTick();
 800519c:	f7fd fb60 	bl	8002860 <HAL_GetTick>
 80051a0:	4681      	mov	r9, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80051a2:	e005      	b.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051a4:	f7fd fb5c 	bl	8002860 <HAL_GetTick>
 80051a8:	eba0 0009 	sub.w	r0, r0, r9
 80051ac:	2802      	cmp	r0, #2
 80051ae:	d860      	bhi.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x37a>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80051b0:	682a      	ldr	r2, [r5, #0]
 80051b2:	05d3      	lsls	r3, r2, #23
 80051b4:	d5f6      	bpl.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    if(ret == HAL_OK)
 80051b6:	2f00      	cmp	r7, #0
 80051b8:	f040 80cb 	bne.w	8005352 <HAL_RCCEx_PeriphCLKConfig+0x45a>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80051bc:	4d20      	ldr	r5, [pc, #128]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80051be:	f8d4 2088 	ldr.w	r2, [r4, #136]	@ 0x88
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80051c2:	f8d5 7090 	ldr.w	r7, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80051c6:	f417 7940 	ands.w	r9, r7, #768	@ 0x300
 80051ca:	d026      	beq.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x322>
 80051cc:	4591      	cmp	r9, r2
 80051ce:	d024      	beq.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x322>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80051d0:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 80051d4:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80051d8:	f443 3080 	orr.w	r0, r3, #65536	@ 0x10000
 80051dc:	f8c5 0090 	str.w	r0, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80051e0:	f8d5 7090 	ldr.w	r7, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80051e4:	f421 7040 	bic.w	r0, r1, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 80051e8:	f427 3380 	bic.w	r3, r7, #65536	@ 0x10000
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80051ec:	07cf      	lsls	r7, r1, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 80051ee:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        RCC->BDCR = tmpregister;
 80051f2:	f8c5 0090 	str.w	r0, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80051f6:	d510      	bpl.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x322>
        tickstart = HAL_GetTick();
 80051f8:	f7fd fb32 	bl	8002860 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051fc:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8005200:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005202:	e004      	b.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x316>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005204:	f7fd fb2c 	bl	8002860 <HAL_GetTick>
 8005208:	1bc3      	subs	r3, r0, r7
 800520a:	454b      	cmp	r3, r9
 800520c:	d831      	bhi.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x37a>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800520e:	f8d5 2090 	ldr.w	r2, [r5, #144]	@ 0x90
 8005212:	0790      	lsls	r0, r2, #30
 8005214:	d5f6      	bpl.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0x30c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005216:	f8d4 2088 	ldr.w	r2, [r4, #136]	@ 0x88
 800521a:	4d09      	ldr	r5, [pc, #36]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800521c:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
 8005220:	f421 7740 	bic.w	r7, r1, #768	@ 0x300
 8005224:	4317      	orrs	r7, r2
 8005226:	f8c5 7090 	str.w	r7, [r5, #144]	@ 0x90
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800522a:	6823      	ldr	r3, [r4, #0]
    if(pwrclkchanged == SET)
 800522c:	f1b8 0f00 	cmp.w	r8, #0
 8005230:	f43f aea8 	beq.w	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005234:	4902      	ldr	r1, [pc, #8]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005236:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8005238:	f022 5580 	bic.w	r5, r2, #268435456	@ 0x10000000
 800523c:	658d      	str	r5, [r1, #88]	@ 0x58
 800523e:	e6a1      	b.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8005240:	40021000 	.word	0x40021000
 8005244:	40007000 	.word	0x40007000
    switch(PeriphClkInit->Sai2ClockSelection)
 8005248:	f1b1 7f40 	cmp.w	r1, #50331648	@ 0x3000000
 800524c:	d13d      	bne.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0x3d2>
    switch(PeriphClkInit->Sai1ClockSelection)
 800524e:	4637      	mov	r7, r6
    if(ret == HAL_OK)
 8005250:	2f00      	cmp	r7, #0
 8005252:	f43f ae8b 	beq.w	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005256:	463e      	mov	r6, r7
 8005258:	e792      	b.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x288>
      __HAL_RCC_PWR_CLK_ENABLE();
 800525a:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800525c:	f040 5280 	orr.w	r2, r0, #268435456	@ 0x10000000
 8005260:	659a      	str	r2, [r3, #88]	@ 0x58
 8005262:	6d9d      	ldr	r5, [r3, #88]	@ 0x58
 8005264:	f005 5380 	and.w	r3, r5, #268435456	@ 0x10000000
 8005268:	9301      	str	r3, [sp, #4]
 800526a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800526c:	f04f 0801 	mov.w	r8, #1
 8005270:	e78f      	b.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x29a>
        ret = HAL_TIMEOUT;
 8005272:	2603      	movs	r6, #3
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005274:	6823      	ldr	r3, [r4, #0]
    if(pwrclkchanged == SET)
 8005276:	f1b8 0f00 	cmp.w	r8, #0
 800527a:	f43f ae83 	beq.w	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      __HAL_RCC_PWR_CLK_DISABLE();
 800527e:	4936      	ldr	r1, [pc, #216]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8005280:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8005282:	f022 5580 	bic.w	r5, r2, #268435456	@ 0x10000000
 8005286:	658d      	str	r5, [r1, #88]	@ 0x58
 8005288:	e67c      	b.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800528a:	3004      	adds	r0, #4
 800528c:	f7ff fd26 	bl	8004cdc <RCCEx_PLLSAI1_Config>
 8005290:	4606      	mov	r6, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005292:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005294:	2e00      	cmp	r6, #0
 8005296:	f47f ae4e 	bne.w	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 800529a:	e02f      	b.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x404>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800529c:	1d20      	adds	r0, r4, #4
 800529e:	f7ff fd1d 	bl	8004cdc <RCCEx_PLLSAI1_Config>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80052a2:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80052a4:	4607      	mov	r7, r0
      break;
 80052a6:	e65e      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x6e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052a8:	68ca      	ldr	r2, [r1, #12]
 80052aa:	f442 1580 	orr.w	r5, r2, #1048576	@ 0x100000
 80052ae:	60cd      	str	r5, [r1, #12]
 80052b0:	e725      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x206>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052b2:	68cf      	ldr	r7, [r1, #12]
 80052b4:	f447 1080 	orr.w	r0, r7, #1048576	@ 0x100000
 80052b8:	60c8      	str	r0, [r1, #12]
 80052ba:	e6fa      	b.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052bc:	68c8      	ldr	r0, [r1, #12]
 80052be:	f440 1280 	orr.w	r2, r0, #1048576	@ 0x100000
 80052c2:	60ca      	str	r2, [r1, #12]
 80052c4:	e708      	b.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    switch(PeriphClkInit->Sai1ClockSelection)
 80052c6:	2601      	movs	r6, #1
 80052c8:	e635      	b.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x3e>
    switch(PeriphClkInit->Sai2ClockSelection)
 80052ca:	2601      	movs	r6, #1
 80052cc:	e757      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x286>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80052ce:	2102      	movs	r1, #2
 80052d0:	1d20      	adds	r0, r4, #4
 80052d2:	f7ff fd03 	bl	8004cdc <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80052d6:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 80052d8:	2800      	cmp	r0, #0
 80052da:	f43f af23 	beq.w	8005124 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80052de:	4606      	mov	r6, r0
 80052e0:	e720      	b.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80052e2:	481d      	ldr	r0, [pc, #116]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 80052e4:	68c2      	ldr	r2, [r0, #12]
 80052e6:	f442 3580 	orr.w	r5, r2, #65536	@ 0x10000
 80052ea:	60c5      	str	r5, [r0, #12]
    if(ret == HAL_OK)
 80052ec:	e73a      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80052ee:	491a      	ldr	r1, [pc, #104]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 80052f0:	68ca      	ldr	r2, [r1, #12]
 80052f2:	f442 3580 	orr.w	r5, r2, #65536	@ 0x10000
 80052f6:	60cd      	str	r5, [r1, #12]
    switch(PeriphClkInit->Sai1ClockSelection)
 80052f8:	4637      	mov	r7, r6
 80052fa:	e7a9      	b.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x358>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80052fc:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 80052fe:	e731      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005300:	2102      	movs	r1, #2
 8005302:	f104 0020 	add.w	r0, r4, #32
 8005306:	f7ff fd77 	bl	8004df8 <RCCEx_PLLSAI2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800530a:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 800530c:	2800      	cmp	r0, #0
 800530e:	f43f af09 	beq.w	8005124 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005312:	4606      	mov	r6, r0
 8005314:	e706      	b.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x22c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005316:	2101      	movs	r1, #1
 8005318:	1d20      	adds	r0, r4, #4
 800531a:	f7ff fcdf 	bl	8004cdc <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800531e:	6823      	ldr	r3, [r4, #0]
        if(ret != HAL_OK)
 8005320:	2800      	cmp	r0, #0
 8005322:	f43f aec6 	beq.w	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005326:	4606      	mov	r6, r0
 8005328:	e6c3      	b.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800532a:	2101      	movs	r1, #1
 800532c:	1d20      	adds	r0, r4, #4
 800532e:	f7ff fcd5 	bl	8004cdc <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005332:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8005334:	2800      	cmp	r0, #0
 8005336:	f43f aecf 	beq.w	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800533a:	4606      	mov	r6, r0
 800533c:	e6cc      	b.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800533e:	2101      	movs	r1, #1
 8005340:	1d20      	adds	r0, r4, #4
 8005342:	f7ff fccb 	bl	8004cdc <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005346:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8005348:	2800      	cmp	r0, #0
 800534a:	f43f aed8 	beq.w	80050fe <HAL_RCCEx_PeriphCLKConfig+0x206>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800534e:	4606      	mov	r6, r0
 8005350:	e6d5      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x206>
 8005352:	463e      	mov	r6, r7
 8005354:	e78e      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x37c>
 8005356:	bf00      	nop
 8005358:	40021000 	.word	0x40021000

0800535c <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800535c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005360:	b082      	sub	sp, #8
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005362:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005364:	460e      	mov	r6, r1
 8005366:	4617      	mov	r7, r2
  __IO uint8_t  tmpreg8 = 0;
 8005368:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800536c:	4605      	mov	r5, r0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800536e:	f7fd fa77 	bl	8002860 <HAL_GetTick>
 8005372:	4437      	add	r7, r6
 8005374:	1a3f      	subs	r7, r7, r0
  tmp_tickstart = HAL_GetTick();
 8005376:	f7fd fa73 	bl	8002860 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800537a:	4958      	ldr	r1, [pc, #352]	@ (80054dc <SPI_WaitFifoStateUntilTimeout.constprop.0+0x180>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800537c:	682c      	ldr	r4, [r5, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800537e:	680a      	ldr	r2, [r1, #0]
 8005380:	eb02 0882 	add.w	r8, r2, r2, lsl #2
 8005384:	ebc8 03c8 	rsb	r3, r8, r8, lsl #3
 8005388:	0d19      	lsrs	r1, r3, #20
 800538a:	fb07 f101 	mul.w	r1, r7, r1
 800538e:	3601      	adds	r6, #1
 8005390:	9101      	str	r1, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8005392:	d15c      	bne.n	800544e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xf2>
 8005394:	68a5      	ldr	r5, [r4, #8]
 8005396:	f415 6fc0 	tst.w	r5, #1536	@ 0x600
 800539a:	d054      	beq.n	8005446 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xea>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800539c:	7b26      	ldrb	r6, [r4, #12]
 800539e:	fa5f f886 	uxtb.w	r8, r6
 80053a2:	f88d 8003 	strb.w	r8, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80053a6:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 80053aa:	68a3      	ldr	r3, [r4, #8]
 80053ac:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 80053b0:	d049      	beq.n	8005446 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xea>
      tmpreg8 = *ptmpreg8;
 80053b2:	7b21      	ldrb	r1, [r4, #12]
 80053b4:	b2c8      	uxtb	r0, r1
 80053b6:	f88d 0003 	strb.w	r0, [sp, #3]
      UNUSED(tmpreg8);
 80053ba:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 80053be:	68a7      	ldr	r7, [r4, #8]
 80053c0:	f417 6fc0 	tst.w	r7, #1536	@ 0x600
 80053c4:	d03f      	beq.n	8005446 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xea>
      tmpreg8 = *ptmpreg8;
 80053c6:	7b22      	ldrb	r2, [r4, #12]
 80053c8:	b2d5      	uxtb	r5, r2
 80053ca:	f88d 5003 	strb.w	r5, [sp, #3]
      UNUSED(tmpreg8);
 80053ce:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 80053d2:	68a6      	ldr	r6, [r4, #8]
 80053d4:	f416 6fc0 	tst.w	r6, #1536	@ 0x600
 80053d8:	d035      	beq.n	8005446 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xea>
      tmpreg8 = *ptmpreg8;
 80053da:	f894 c00c 	ldrb.w	ip, [r4, #12]
 80053de:	fa5f fe8c 	uxtb.w	lr, ip
 80053e2:	f88d e003 	strb.w	lr, [sp, #3]
      UNUSED(tmpreg8);
 80053e6:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 80053ea:	68a3      	ldr	r3, [r4, #8]
 80053ec:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 80053f0:	d029      	beq.n	8005446 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xea>
      tmpreg8 = *ptmpreg8;
 80053f2:	7b21      	ldrb	r1, [r4, #12]
 80053f4:	b2c8      	uxtb	r0, r1
 80053f6:	f88d 0003 	strb.w	r0, [sp, #3]
      UNUSED(tmpreg8);
 80053fa:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 80053fe:	68a7      	ldr	r7, [r4, #8]
 8005400:	f417 6fc0 	tst.w	r7, #1536	@ 0x600
 8005404:	d01f      	beq.n	8005446 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xea>
      tmpreg8 = *ptmpreg8;
 8005406:	7b22      	ldrb	r2, [r4, #12]
 8005408:	b2d5      	uxtb	r5, r2
 800540a:	f88d 5003 	strb.w	r5, [sp, #3]
      UNUSED(tmpreg8);
 800540e:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 8005412:	68a6      	ldr	r6, [r4, #8]
 8005414:	f416 6fc0 	tst.w	r6, #1536	@ 0x600
 8005418:	d015      	beq.n	8005446 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xea>
      tmpreg8 = *ptmpreg8;
 800541a:	f894 800c 	ldrb.w	r8, [r4, #12]
 800541e:	fa5f fc88 	uxtb.w	ip, r8
 8005422:	f88d c003 	strb.w	ip, [sp, #3]
      UNUSED(tmpreg8);
 8005426:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 800542a:	68a3      	ldr	r3, [r4, #8]
 800542c:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 8005430:	d009      	beq.n	8005446 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xea>
      tmpreg8 = *ptmpreg8;
 8005432:	7b21      	ldrb	r1, [r4, #12]
 8005434:	b2c8      	uxtb	r0, r1
 8005436:	f88d 0003 	strb.w	r0, [sp, #3]
      UNUSED(tmpreg8);
 800543a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 800543e:	68a7      	ldr	r7, [r4, #8]
 8005440:	f417 6fc0 	tst.w	r7, #1536	@ 0x600
 8005444:	d1aa      	bne.n	800539c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x40>
      }
      count--;
    }
  }

  return HAL_OK;
 8005446:	2000      	movs	r0, #0
}
 8005448:	b002      	add	sp, #8
 800544a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800544e:	4606      	mov	r6, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005450:	4620      	mov	r0, r4
 8005452:	e015      	b.n	8005480 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x124>
      tmpreg8 = *ptmpreg8;
 8005454:	f894 c00c 	ldrb.w	ip, [r4, #12]
 8005458:	fa5f fe8c 	uxtb.w	lr, ip
 800545c:	f88d e003 	strb.w	lr, [sp, #3]
      UNUSED(tmpreg8);
 8005460:	f89d 3003 	ldrb.w	r3, [sp, #3]
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005464:	f7fd f9fc 	bl	8002860 <HAL_GetTick>
 8005468:	1b83      	subs	r3, r0, r6
 800546a:	42bb      	cmp	r3, r7
 800546c:	d20d      	bcs.n	800548a <SPI_WaitFifoStateUntilTimeout.constprop.0+0x12e>
      if (count == 0U)
 800546e:	9901      	ldr	r1, [sp, #4]
      count--;
 8005470:	9801      	ldr	r0, [sp, #4]
        tmp_timeout = 0U;
 8005472:	2900      	cmp	r1, #0
      count--;
 8005474:	f100 32ff 	add.w	r2, r0, #4294967295
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005478:	6828      	ldr	r0, [r5, #0]
      count--;
 800547a:	9201      	str	r2, [sp, #4]
        tmp_timeout = 0U;
 800547c:	bf08      	it	eq
 800547e:	2700      	moveq	r7, #0
  while ((hspi->Instance->SR & Fifo) != State)
 8005480:	6882      	ldr	r2, [r0, #8]
 8005482:	f412 6fc0 	tst.w	r2, #1536	@ 0x600
 8005486:	d1e5      	bne.n	8005454 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xf8>
 8005488:	e7dd      	b.n	8005446 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xea>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800548a:	e9d5 7400 	ldrd	r7, r4, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800548e:	687e      	ldr	r6, [r7, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005490:	f5b4 7f82 	cmp.w	r4, #260	@ 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005494:	f026 03e0 	bic.w	r3, r6, #224	@ 0xe0
 8005498:	607b      	str	r3, [r7, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800549a:	d013      	beq.n	80054c4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x168>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800549c:	6aac      	ldr	r4, [r5, #40]	@ 0x28
 800549e:	f5b4 5f00 	cmp.w	r4, #8192	@ 0x2000
 80054a2:	d107      	bne.n	80054b4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x158>
          SPI_RESET_CRC(hspi);
 80054a4:	683e      	ldr	r6, [r7, #0]
 80054a6:	f426 5300 	bic.w	r3, r6, #8192	@ 0x2000
 80054aa:	603b      	str	r3, [r7, #0]
 80054ac:	6839      	ldr	r1, [r7, #0]
 80054ae:	f441 5000 	orr.w	r0, r1, #8192	@ 0x2000
 80054b2:	6038      	str	r0, [r7, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80054b4:	2701      	movs	r7, #1
        __HAL_UNLOCK(hspi);
 80054b6:	2200      	movs	r2, #0
        hspi->State = HAL_SPI_STATE_READY;
 80054b8:	f885 705d 	strb.w	r7, [r5, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80054bc:	f885 205c 	strb.w	r2, [r5, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80054c0:	2003      	movs	r0, #3
 80054c2:	e7c1      	b.n	8005448 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xec>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054c4:	68a9      	ldr	r1, [r5, #8]
 80054c6:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 80054ca:	d002      	beq.n	80054d2 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x176>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80054cc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80054d0:	d1e4      	bne.n	800549c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x140>
          __HAL_SPI_DISABLE(hspi);
 80054d2:	6838      	ldr	r0, [r7, #0]
 80054d4:	f020 0240 	bic.w	r2, r0, #64	@ 0x40
 80054d8:	603a      	str	r2, [r7, #0]
 80054da:	e7df      	b.n	800549c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x140>
 80054dc:	20000400 	.word	0x20000400

080054e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80054e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054e4:	b084      	sub	sp, #16
  __IO uint8_t  tmpreg8 = 0;
 80054e6:	2300      	movs	r3, #0
 80054e8:	188f      	adds	r7, r1, r2
{
 80054ea:	460d      	mov	r5, r1
 80054ec:	4616      	mov	r6, r2
  __IO uint8_t  tmpreg8 = 0;
 80054ee:	f88d 3007 	strb.w	r3, [sp, #7]
{
 80054f2:	4604      	mov	r4, r0
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80054f4:	f7fd f9b4 	bl	8002860 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80054f8:	f8df 8190 	ldr.w	r8, [pc, #400]	@ 800568c <SPI_EndRxTxTransaction+0x1ac>
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80054fc:	eba7 0900 	sub.w	r9, r7, r0
  tmp_tickstart = HAL_GetTick();
 8005500:	f7fd f9ae 	bl	8002860 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005504:	f8d8 1000 	ldr.w	r1, [r8]
 8005508:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 800550c:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
 8005510:	0d19      	lsrs	r1, r3, #20
 8005512:	fb09 f201 	mul.w	r2, r9, r1
 8005516:	9202      	str	r2, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 8005518:	1c6a      	adds	r2, r5, #1
 800551a:	6823      	ldr	r3, [r4, #0]
 800551c:	bf18      	it	ne
 800551e:	4682      	movne	sl, r0
 8005520:	d160      	bne.n	80055e4 <SPI_EndRxTxTransaction+0x104>
 8005522:	6898      	ldr	r0, [r3, #8]
 8005524:	f410 5fc0 	tst.w	r0, #6144	@ 0x1800
 8005528:	d01b      	beq.n	8005562 <SPI_EndRxTxTransaction+0x82>
 800552a:	6899      	ldr	r1, [r3, #8]
 800552c:	f411 5fc0 	tst.w	r1, #6144	@ 0x1800
 8005530:	d017      	beq.n	8005562 <SPI_EndRxTxTransaction+0x82>
 8005532:	689a      	ldr	r2, [r3, #8]
 8005534:	f412 5fc0 	tst.w	r2, #6144	@ 0x1800
 8005538:	d013      	beq.n	8005562 <SPI_EndRxTxTransaction+0x82>
 800553a:	6898      	ldr	r0, [r3, #8]
 800553c:	f410 5fc0 	tst.w	r0, #6144	@ 0x1800
 8005540:	d00f      	beq.n	8005562 <SPI_EndRxTxTransaction+0x82>
 8005542:	6899      	ldr	r1, [r3, #8]
 8005544:	f411 5fc0 	tst.w	r1, #6144	@ 0x1800
 8005548:	d00b      	beq.n	8005562 <SPI_EndRxTxTransaction+0x82>
 800554a:	689a      	ldr	r2, [r3, #8]
 800554c:	f412 5fc0 	tst.w	r2, #6144	@ 0x1800
 8005550:	d007      	beq.n	8005562 <SPI_EndRxTxTransaction+0x82>
 8005552:	6898      	ldr	r0, [r3, #8]
 8005554:	f410 5fc0 	tst.w	r0, #6144	@ 0x1800
 8005558:	d003      	beq.n	8005562 <SPI_EndRxTxTransaction+0x82>
 800555a:	6899      	ldr	r1, [r3, #8]
 800555c:	f411 5fc0 	tst.w	r1, #6144	@ 0x1800
 8005560:	d1df      	bne.n	8005522 <SPI_EndRxTxTransaction+0x42>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005562:	f7fd f97d 	bl	8002860 <HAL_GetTick>
 8005566:	1a3f      	subs	r7, r7, r0
  tmp_tickstart = HAL_GetTick();
 8005568:	f7fd f97a 	bl	8002860 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800556c:	f8d8 2000 	ldr.w	r2, [r8]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005570:	6823      	ldr	r3, [r4, #0]
  tmp_tickstart = HAL_GetTick();
 8005572:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005574:	f3c2 30cb 	ubfx	r0, r2, #15, #12
 8005578:	fb07 f000 	mul.w	r0, r7, r0
 800557c:	1c69      	adds	r1, r5, #1
 800557e:	9003      	str	r0, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005580:	d144      	bne.n	800560c <SPI_EndRxTxTransaction+0x12c>
 8005582:	689f      	ldr	r7, [r3, #8]
 8005584:	063a      	lsls	r2, r7, #24
 8005586:	d514      	bpl.n	80055b2 <SPI_EndRxTxTransaction+0xd2>
 8005588:	6898      	ldr	r0, [r3, #8]
 800558a:	0600      	lsls	r0, r0, #24
 800558c:	d511      	bpl.n	80055b2 <SPI_EndRxTxTransaction+0xd2>
 800558e:	689a      	ldr	r2, [r3, #8]
 8005590:	0611      	lsls	r1, r2, #24
 8005592:	d50e      	bpl.n	80055b2 <SPI_EndRxTxTransaction+0xd2>
 8005594:	6899      	ldr	r1, [r3, #8]
 8005596:	060a      	lsls	r2, r1, #24
 8005598:	d50b      	bpl.n	80055b2 <SPI_EndRxTxTransaction+0xd2>
 800559a:	689f      	ldr	r7, [r3, #8]
 800559c:	063f      	lsls	r7, r7, #24
 800559e:	d508      	bpl.n	80055b2 <SPI_EndRxTxTransaction+0xd2>
 80055a0:	6898      	ldr	r0, [r3, #8]
 80055a2:	0600      	lsls	r0, r0, #24
 80055a4:	d505      	bpl.n	80055b2 <SPI_EndRxTxTransaction+0xd2>
 80055a6:	689a      	ldr	r2, [r3, #8]
 80055a8:	0611      	lsls	r1, r2, #24
 80055aa:	d502      	bpl.n	80055b2 <SPI_EndRxTxTransaction+0xd2>
 80055ac:	6899      	ldr	r1, [r3, #8]
 80055ae:	060a      	lsls	r2, r1, #24
 80055b0:	d4e7      	bmi.n	8005582 <SPI_EndRxTxTransaction+0xa2>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80055b2:	4632      	mov	r2, r6
 80055b4:	4629      	mov	r1, r5
 80055b6:	4620      	mov	r0, r4
 80055b8:	f7ff fed0 	bl	800535c <SPI_WaitFifoStateUntilTimeout.constprop.0>
 80055bc:	bb50      	cbnz	r0, 8005614 <SPI_EndRxTxTransaction+0x134>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 80055be:	b004      	add	sp, #16
 80055c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80055c4:	f7fd f94c 	bl	8002860 <HAL_GetTick>
 80055c8:	eba0 030a 	sub.w	r3, r0, sl
 80055cc:	4599      	cmp	r9, r3
 80055ce:	d929      	bls.n	8005624 <SPI_EndRxTxTransaction+0x144>
      if (count == 0U)
 80055d0:	9802      	ldr	r0, [sp, #8]
      count--;
 80055d2:	9a02      	ldr	r2, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 80055d4:	6823      	ldr	r3, [r4, #0]
        tmp_timeout = 0U;
 80055d6:	2800      	cmp	r0, #0
      count--;
 80055d8:	f102 31ff 	add.w	r1, r2, #4294967295
        tmp_timeout = 0U;
 80055dc:	bf08      	it	eq
 80055de:	f04f 0900 	moveq.w	r9, #0
      count--;
 80055e2:	9102      	str	r1, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	f413 5fc0 	tst.w	r3, #6144	@ 0x1800
 80055ea:	d1eb      	bne.n	80055c4 <SPI_EndRxTxTransaction+0xe4>
 80055ec:	e7b9      	b.n	8005562 <SPI_EndRxTxTransaction+0x82>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80055ee:	f7fd f937 	bl	8002860 <HAL_GetTick>
 80055f2:	eba0 0308 	sub.w	r3, r0, r8
 80055f6:	429f      	cmp	r7, r3
 80055f8:	d914      	bls.n	8005624 <SPI_EndRxTxTransaction+0x144>
      if (count == 0U)
 80055fa:	9803      	ldr	r0, [sp, #12]
      count--;
 80055fc:	9a03      	ldr	r2, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055fe:	6823      	ldr	r3, [r4, #0]
        tmp_timeout = 0U;
 8005600:	2800      	cmp	r0, #0
      count--;
 8005602:	f102 31ff 	add.w	r1, r2, #4294967295
        tmp_timeout = 0U;
 8005606:	bf08      	it	eq
 8005608:	2700      	moveq	r7, #0
      count--;
 800560a:	9103      	str	r1, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800560c:	6899      	ldr	r1, [r3, #8]
 800560e:	060b      	lsls	r3, r1, #24
 8005610:	d4ed      	bmi.n	80055ee <SPI_EndRxTxTransaction+0x10e>
 8005612:	e7ce      	b.n	80055b2 <SPI_EndRxTxTransaction+0xd2>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005614:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 8005616:	f045 0620 	orr.w	r6, r5, #32
 800561a:	6626      	str	r6, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 800561c:	2003      	movs	r0, #3
}
 800561e:	b004      	add	sp, #16
 8005620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005624:	e9d4 a500 	ldrd	sl, r5, [r4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005628:	f8da 6004 	ldr.w	r6, [sl, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800562c:	f5b5 7f82 	cmp.w	r5, #260	@ 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005630:	f026 07e0 	bic.w	r7, r6, #224	@ 0xe0
 8005634:	f8ca 7004 	str.w	r7, [sl, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005638:	d01a      	beq.n	8005670 <SPI_EndRxTxTransaction+0x190>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800563a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800563c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005640:	d10b      	bne.n	800565a <SPI_EndRxTxTransaction+0x17a>
          SPI_RESET_CRC(hspi);
 8005642:	f8da 5000 	ldr.w	r5, [sl]
 8005646:	f425 5600 	bic.w	r6, r5, #8192	@ 0x2000
 800564a:	f8ca 6000 	str.w	r6, [sl]
 800564e:	f8da 7000 	ldr.w	r7, [sl]
 8005652:	f447 5000 	orr.w	r0, r7, #8192	@ 0x2000
 8005656:	f8ca 0000 	str.w	r0, [sl]
        hspi->State = HAL_SPI_STATE_READY;
 800565a:	2201      	movs	r2, #1
 800565c:	f884 205d 	strb.w	r2, [r4, #93]	@ 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005660:	6e21      	ldr	r1, [r4, #96]	@ 0x60
        __HAL_UNLOCK(hspi);
 8005662:	2500      	movs	r5, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005664:	f041 0320 	orr.w	r3, r1, #32
        __HAL_UNLOCK(hspi);
 8005668:	f884 505c 	strb.w	r5, [r4, #92]	@ 0x5c
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800566c:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 800566e:	e7d5      	b.n	800561c <SPI_EndRxTxTransaction+0x13c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005670:	68a0      	ldr	r0, [r4, #8]
 8005672:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8005676:	d002      	beq.n	800567e <SPI_EndRxTxTransaction+0x19e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005678:	f5b0 6f80 	cmp.w	r0, #1024	@ 0x400
 800567c:	d1dd      	bne.n	800563a <SPI_EndRxTxTransaction+0x15a>
          __HAL_SPI_DISABLE(hspi);
 800567e:	f8da 2000 	ldr.w	r2, [sl]
 8005682:	f022 0140 	bic.w	r1, r2, #64	@ 0x40
 8005686:	f8ca 1000 	str.w	r1, [sl]
 800568a:	e7d6      	b.n	800563a <SPI_EndRxTxTransaction+0x15a>
 800568c:	20000400 	.word	0x20000400

08005690 <HAL_SPI_Init>:
  if (hspi == NULL)
 8005690:	2800      	cmp	r0, #0
 8005692:	d074      	beq.n	800577e <HAL_SPI_Init+0xee>
{
 8005694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005698:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800569a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800569c:	2800      	cmp	r0, #0
 800569e:	d053      	beq.n	8005748 <HAL_SPI_Init+0xb8>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80056a0:	2300      	movs	r3, #0
 80056a2:	e9c4 3304 	strd	r3, r3, [r4, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 80056a6:	f894 505d 	ldrb.w	r5, [r4, #93]	@ 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056aa:	2200      	movs	r2, #0
 80056ac:	62a2      	str	r2, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80056ae:	f005 06ff 	and.w	r6, r5, #255	@ 0xff
 80056b2:	2d00      	cmp	r5, #0
 80056b4:	d057      	beq.n	8005766 <HAL_SPI_Init+0xd6>
  __HAL_SPI_DISABLE(hspi);
 80056b6:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80056b8:	68e2      	ldr	r2, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 80056ba:	2702      	movs	r7, #2
 80056bc:	f884 705d 	strb.w	r7, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 80056c0:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80056c2:	f5b2 6fe0 	cmp.w	r2, #1792	@ 0x700
  __HAL_SPI_DISABLE(hspi);
 80056c6:	f023 0540 	bic.w	r5, r3, #64	@ 0x40
 80056ca:	600d      	str	r5, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80056cc:	d842      	bhi.n	8005754 <HAL_SPI_Init+0xc4>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80056ce:	d151      	bne.n	8005774 <HAL_SPI_Init+0xe4>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80056d2:	f44f 5c80 	mov.w	ip, #4096	@ 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056d6:	f406 5500 	and.w	r5, r6, #8192	@ 0x2000
 80056da:	6863      	ldr	r3, [r4, #4]
 80056dc:	68a6      	ldr	r6, [r4, #8]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80056de:	f402 6870 	and.w	r8, r2, #3840	@ 0xf00
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056e2:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80056e6:	6923      	ldr	r3, [r4, #16]
 80056e8:	f406 4704 	and.w	r7, r6, #33792	@ 0x8400
 80056ec:	433a      	orrs	r2, r7
 80056ee:	f003 0602 	and.w	r6, r3, #2
 80056f2:	4316      	orrs	r6, r2
 80056f4:	6962      	ldr	r2, [r4, #20]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80056f6:	6b67      	ldr	r7, [r4, #52]	@ 0x34
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056f8:	69e3      	ldr	r3, [r4, #28]
 80056fa:	f002 0201 	and.w	r2, r2, #1
 80056fe:	4332      	orrs	r2, r6
 8005700:	69a6      	ldr	r6, [r4, #24]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005702:	f007 0e08 	and.w	lr, r7, #8
 8005706:	ea4e 0e08 	orr.w	lr, lr, r8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800570a:	6a27      	ldr	r7, [r4, #32]
 800570c:	f003 0838 	and.w	r8, r3, #56	@ 0x38
 8005710:	f406 7300 	and.w	r3, r6, #512	@ 0x200
 8005714:	4313      	orrs	r3, r2
 8005716:	ea43 0208 	orr.w	r2, r3, r8
 800571a:	f007 0780 	and.w	r7, r7, #128	@ 0x80
 800571e:	433a      	orrs	r2, r7
 8005720:	432a      	orrs	r2, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005722:	0c35      	lsrs	r5, r6, #16
 8005724:	f005 0604 	and.w	r6, r5, #4
 8005728:	f000 0010 	and.w	r0, r0, #16
 800572c:	ea4e 0706 	orr.w	r7, lr, r6
 8005730:	4307      	orrs	r7, r0
 8005732:	ea47 030c 	orr.w	r3, r7, ip
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005736:	600a      	str	r2, [r1, #0]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005738:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800573a:	604b      	str	r3, [r1, #4]
  hspi->State     = HAL_SPI_STATE_READY;
 800573c:	2101      	movs	r1, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800573e:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005740:	f884 105d 	strb.w	r1, [r4, #93]	@ 0x5d
}
 8005744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005748:	6861      	ldr	r1, [r4, #4]
 800574a:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
 800574e:	d0aa      	beq.n	80056a6 <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005750:	61e0      	str	r0, [r4, #28]
 8005752:	e7a8      	b.n	80056a6 <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005754:	f5b2 6f70 	cmp.w	r2, #3840	@ 0xf00
 8005758:	d113      	bne.n	8005782 <HAL_SPI_Init+0xf2>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800575a:	6aa7      	ldr	r7, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800575c:	f04f 0c00 	mov.w	ip, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005760:	f407 5500 	and.w	r5, r7, #8192	@ 0x2000
 8005764:	e7b9      	b.n	80056da <HAL_SPI_Init+0x4a>
    HAL_SPI_MspInit(hspi);
 8005766:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8005768:	f884 605c 	strb.w	r6, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 800576c:	f7fc fede 	bl	800252c <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005770:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005772:	e7a0      	b.n	80056b6 <HAL_SPI_Init+0x26>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005774:	f44f 5c80 	mov.w	ip, #4096	@ 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005778:	2500      	movs	r5, #0
 800577a:	62a5      	str	r5, [r4, #40]	@ 0x28
 800577c:	e7ad      	b.n	80056da <HAL_SPI_Init+0x4a>
    return HAL_ERROR;
 800577e:	2001      	movs	r0, #1
}
 8005780:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005782:	f04f 0c00 	mov.w	ip, #0
 8005786:	e7f7      	b.n	8005778 <HAL_SPI_Init+0xe8>

08005788 <HAL_SPI_TransmitReceive>:
{
 8005788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800578c:	4604      	mov	r4, r0
 800578e:	4691      	mov	r9, r2
 8005790:	461f      	mov	r7, r3
 8005792:	9e08      	ldr	r6, [sp, #32]
 8005794:	4688      	mov	r8, r1
  tickstart = HAL_GetTick();
 8005796:	f7fd f863 	bl	8002860 <HAL_GetTick>
  tmp_state           = hspi->State;
 800579a:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  tmp_mode            = hspi->Init.Mode;
 800579e:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80057a0:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 80057a2:	4605      	mov	r5, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80057a4:	d00b      	beq.n	80057be <HAL_SPI_TransmitReceive+0x36>
 80057a6:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 80057aa:	f040 8099 	bne.w	80058e0 <HAL_SPI_TransmitReceive+0x158>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80057ae:	68a0      	ldr	r0, [r4, #8]
 80057b0:	b2d9      	uxtb	r1, r3
 80057b2:	2800      	cmp	r0, #0
 80057b4:	f040 8094 	bne.w	80058e0 <HAL_SPI_TransmitReceive+0x158>
 80057b8:	2904      	cmp	r1, #4
 80057ba:	f040 8091 	bne.w	80058e0 <HAL_SPI_TransmitReceive+0x158>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80057be:	f1b8 0f00 	cmp.w	r8, #0
 80057c2:	f000 8168 	beq.w	8005a96 <HAL_SPI_TransmitReceive+0x30e>
 80057c6:	f1b9 0f00 	cmp.w	r9, #0
 80057ca:	f000 8164 	beq.w	8005a96 <HAL_SPI_TransmitReceive+0x30e>
 80057ce:	2f00      	cmp	r7, #0
 80057d0:	f000 8161 	beq.w	8005a96 <HAL_SPI_TransmitReceive+0x30e>
  __HAL_LOCK(hspi);
 80057d4:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 80057d8:	2b01      	cmp	r3, #1
 80057da:	f000 8081 	beq.w	80058e0 <HAL_SPI_TransmitReceive+0x158>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80057de:	f894 005d 	ldrb.w	r0, [r4, #93]	@ 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80057e2:	68e1      	ldr	r1, [r4, #12]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80057e4:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80057e8:	2804      	cmp	r0, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80057ea:	bf1c      	itt	ne
 80057ec:	2005      	movne	r0, #5
 80057ee:	f884 005d 	strbne.w	r0, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057f2:	2300      	movs	r3, #0
  __HAL_LOCK(hspi);
 80057f4:	f04f 0c01 	mov.w	ip, #1
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80057f8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057fc:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 80057fe:	e9c4 3313 	strd	r3, r3, [r4, #76]	@ 0x4c
  hspi->RxXferCount = Size;
 8005802:	f8a4 7046 	strh.w	r7, [r4, #70]	@ 0x46
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005806:	6823      	ldr	r3, [r4, #0]
  __HAL_LOCK(hspi);
 8005808:	f884 c05c 	strb.w	ip, [r4, #92]	@ 0x5c
  hspi->RxXferSize  = Size;
 800580c:	f8a4 7044 	strh.w	r7, [r4, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005810:	f8c4 8038 	str.w	r8, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005814:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005816:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005818:	d965      	bls.n	80058e6 <HAL_SPI_TransmitReceive+0x15e>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800581a:	6858      	ldr	r0, [r3, #4]
 800581c:	f420 5180 	bic.w	r1, r0, #4096	@ 0x1000
 8005820:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005822:	6818      	ldr	r0, [r3, #0]
 8005824:	0640      	lsls	r0, r0, #25
 8005826:	d403      	bmi.n	8005830 <HAL_SPI_TransmitReceive+0xa8>
    __HAL_SPI_ENABLE(hspi);
 8005828:	6819      	ldr	r1, [r3, #0]
 800582a:	f041 0040 	orr.w	r0, r1, #64	@ 0x40
 800582e:	6018      	str	r0, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005830:	2a00      	cmp	r2, #0
 8005832:	f000 80f1 	beq.w	8005a18 <HAL_SPI_TransmitReceive+0x290>
 8005836:	2f01      	cmp	r7, #1
 8005838:	f000 80ee 	beq.w	8005a18 <HAL_SPI_TransmitReceive+0x290>
 800583c:	1c73      	adds	r3, r6, #1
        txallowed = 1U;
 800583e:	f04f 0701 	mov.w	r7, #1
 8005842:	d031      	beq.n	80058a8 <HAL_SPI_TransmitReceive+0x120>
 8005844:	e0cf      	b.n	80059e6 <HAL_SPI_TransmitReceive+0x25e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005846:	6822      	ldr	r2, [r4, #0]
 8005848:	6890      	ldr	r0, [r2, #8]
 800584a:	0780      	lsls	r0, r0, #30
 800584c:	d513      	bpl.n	8005876 <HAL_SPI_TransmitReceive+0xee>
 800584e:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	@ 0x3e
 8005852:	fa1f f38c 	uxth.w	r3, ip
 8005856:	b173      	cbz	r3, 8005876 <HAL_SPI_TransmitReceive+0xee>
 8005858:	b167      	cbz	r7, 8005874 <HAL_SPI_TransmitReceive+0xec>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800585a:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
 800585c:	f837 1b02 	ldrh.w	r1, [r7], #2
 8005860:	60d1      	str	r1, [r2, #12]
        hspi->TxXferCount--;
 8005862:	f8b4 e03e 	ldrh.w	lr, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005866:	63a7      	str	r7, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005868:	f10e 30ff 	add.w	r0, lr, #4294967295
 800586c:	fa1f f880 	uxth.w	r8, r0
 8005870:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8005874:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005876:	6893      	ldr	r3, [r2, #8]
 8005878:	f013 0901 	ands.w	r9, r3, #1
 800587c:	d012      	beq.n	80058a4 <HAL_SPI_TransmitReceive+0x11c>
 800587e:	f8b4 c046 	ldrh.w	ip, [r4, #70]	@ 0x46
 8005882:	fa1f f18c 	uxth.w	r1, ip
 8005886:	b169      	cbz	r1, 80058a4 <HAL_SPI_TransmitReceive+0x11c>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005888:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 800588a:	68d2      	ldr	r2, [r2, #12]
 800588c:	f820 2b02 	strh.w	r2, [r0], #2
        hspi->RxXferCount--;
 8005890:	f8b4 e046 	ldrh.w	lr, [r4, #70]	@ 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005894:	6420      	str	r0, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8005896:	f10e 38ff 	add.w	r8, lr, #4294967295
 800589a:	fa1f f388 	uxth.w	r3, r8
        txallowed = 1U;
 800589e:	464f      	mov	r7, r9
        hspi->RxXferCount--;
 80058a0:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80058a4:	f7fc ffdc 	bl	8002860 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058a8:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 80058aa:	b290      	uxth	r0, r2
 80058ac:	2800      	cmp	r0, #0
 80058ae:	d1ca      	bne.n	8005846 <HAL_SPI_TransmitReceive+0xbe>
 80058b0:	f8b4 9046 	ldrh.w	r9, [r4, #70]	@ 0x46
 80058b4:	fa1f f389 	uxth.w	r3, r9
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d1c4      	bne.n	8005846 <HAL_SPI_TransmitReceive+0xbe>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80058bc:	462a      	mov	r2, r5
 80058be:	4631      	mov	r1, r6
 80058c0:	4620      	mov	r0, r4
 80058c2:	f7ff fe0d 	bl	80054e0 <SPI_EndRxTxTransaction>
 80058c6:	2800      	cmp	r0, #0
 80058c8:	f040 80e0 	bne.w	8005a8c <HAL_SPI_TransmitReceive+0x304>
  hspi->State = HAL_SPI_STATE_READY;
 80058cc:	2701      	movs	r7, #1
 80058ce:	f884 705d 	strb.w	r7, [r4, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80058d2:	6e21      	ldr	r1, [r4, #96]	@ 0x60
  __HAL_UNLOCK(hspi);
 80058d4:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80058d8:	1e08      	subs	r0, r1, #0
 80058da:	bf18      	it	ne
 80058dc:	2001      	movne	r0, #1
 80058de:	e000      	b.n	80058e2 <HAL_SPI_TransmitReceive+0x15a>
    return HAL_BUSY;
 80058e0:	2002      	movs	r0, #2
}
 80058e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80058e6:	2f01      	cmp	r7, #1
 80058e8:	f000 80f5 	beq.w	8005ad6 <HAL_SPI_TransmitReceive+0x34e>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80058ec:	6858      	ldr	r0, [r3, #4]
 80058ee:	f420 5180 	bic.w	r1, r0, #4096	@ 0x1000
 80058f2:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80058f4:	681f      	ldr	r7, [r3, #0]
 80058f6:	0679      	lsls	r1, r7, #25
 80058f8:	d403      	bmi.n	8005902 <HAL_SPI_TransmitReceive+0x17a>
    __HAL_SPI_ENABLE(hspi);
 80058fa:	6818      	ldr	r0, [r3, #0]
 80058fc:	f040 0140 	orr.w	r1, r0, #64	@ 0x40
 8005900:	6019      	str	r1, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005902:	b97a      	cbnz	r2, 8005924 <HAL_SPI_TransmitReceive+0x19c>
      if (hspi->TxXferCount > 1U)
 8005904:	f8b4 e03e 	ldrh.w	lr, [r4, #62]	@ 0x3e
 8005908:	fa1f f28e 	uxth.w	r2, lr
 800590c:	2a01      	cmp	r2, #1
 800590e:	f240 80c4 	bls.w	8005a9a <HAL_SPI_TransmitReceive+0x312>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005912:	4642      	mov	r2, r8
 8005914:	f832 1b02 	ldrh.w	r1, [r2], #2
 8005918:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount -= 2U;
 800591a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800591c:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800591e:	1e9f      	subs	r7, r3, #2
 8005920:	b2b8      	uxth	r0, r7
 8005922:	87e0      	strh	r0, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8005924:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005926:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8005928:	b291      	uxth	r1, r2
 800592a:	b929      	cbnz	r1, 8005938 <HAL_SPI_TransmitReceive+0x1b0>
 800592c:	f8b4 e046 	ldrh.w	lr, [r4, #70]	@ 0x46
 8005930:	fa1f f38e 	uxth.w	r3, lr
 8005934:	2b00      	cmp	r3, #0
 8005936:	d0c1      	beq.n	80058bc <HAL_SPI_TransmitReceive+0x134>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005938:	6822      	ldr	r2, [r4, #0]
 800593a:	6890      	ldr	r0, [r2, #8]
 800593c:	0781      	lsls	r1, r0, #30
 800593e:	d506      	bpl.n	800594e <HAL_SPI_TransmitReceive+0x1c6>
 8005940:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
 8005942:	b28b      	uxth	r3, r1
 8005944:	b11b      	cbz	r3, 800594e <HAL_SPI_TransmitReceive+0x1c6>
 8005946:	2f00      	cmp	r7, #0
 8005948:	f040 8081 	bne.w	8005a4e <HAL_SPI_TransmitReceive+0x2c6>
        txallowed = 0U;
 800594c:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800594e:	6893      	ldr	r3, [r2, #8]
 8005950:	f013 0801 	ands.w	r8, r3, #1
 8005954:	d01b      	beq.n	800598e <HAL_SPI_TransmitReceive+0x206>
 8005956:	f8b4 0046 	ldrh.w	r0, [r4, #70]	@ 0x46
 800595a:	b281      	uxth	r1, r0
 800595c:	b1b9      	cbz	r1, 800598e <HAL_SPI_TransmitReceive+0x206>
        if (hspi->RxXferCount > 1U)
 800595e:	f8b4 7046 	ldrh.w	r7, [r4, #70]	@ 0x46
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005962:	6c21      	ldr	r1, [r4, #64]	@ 0x40
        if (hspi->RxXferCount > 1U)
 8005964:	b2bb      	uxth	r3, r7
 8005966:	2b01      	cmp	r3, #1
 8005968:	d964      	bls.n	8005a34 <HAL_SPI_TransmitReceive+0x2ac>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800596a:	68d0      	ldr	r0, [r2, #12]
 800596c:	f821 0b02 	strh.w	r0, [r1], #2
          hspi->RxXferCount -= 2U;
 8005970:	f8b4 c046 	ldrh.w	ip, [r4, #70]	@ 0x46
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005974:	6421      	str	r1, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005976:	f1ac 0e02 	sub.w	lr, ip, #2
 800597a:	fa1f f18e 	uxth.w	r1, lr
 800597e:	f8a4 1046 	strh.w	r1, [r4, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005982:	f8b4 7046 	ldrh.w	r7, [r4, #70]	@ 0x46
 8005986:	b2bb      	uxth	r3, r7
 8005988:	2b01      	cmp	r3, #1
 800598a:	d940      	bls.n	8005a0e <HAL_SPI_TransmitReceive+0x286>
        txallowed = 1U;
 800598c:	4647      	mov	r7, r8
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800598e:	f7fc ff67 	bl	8002860 <HAL_GetTick>
 8005992:	1b42      	subs	r2, r0, r5
 8005994:	42b2      	cmp	r2, r6
 8005996:	d3c6      	bcc.n	8005926 <HAL_SPI_TransmitReceive+0x19e>
 8005998:	1c73      	adds	r3, r6, #1
 800599a:	d0c4      	beq.n	8005926 <HAL_SPI_TransmitReceive+0x19e>
        hspi->State = HAL_SPI_STATE_READY;
 800599c:	2601      	movs	r6, #1
        __HAL_UNLOCK(hspi);
 800599e:	2500      	movs	r5, #0
        hspi->State = HAL_SPI_STATE_READY;
 80059a0:	f884 605d 	strb.w	r6, [r4, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80059a4:	f884 505c 	strb.w	r5, [r4, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80059a8:	2003      	movs	r0, #3
}
 80059aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80059ae:	b157      	cbz	r7, 80059c6 <HAL_SPI_TransmitReceive+0x23e>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80059b0:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
 80059b2:	f837 3b02 	ldrh.w	r3, [r7], #2
 80059b6:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 80059b8:	f8b4 803e 	ldrh.w	r8, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059bc:	63a7      	str	r7, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 80059be:	f108 31ff 	add.w	r1, r8, #4294967295
 80059c2:	b288      	uxth	r0, r1
 80059c4:	87e0      	strh	r0, [r4, #62]	@ 0x3e
        txallowed = 0U;
 80059c6:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80059c8:	6893      	ldr	r3, [r2, #8]
 80059ca:	f013 0901 	ands.w	r9, r3, #1
 80059ce:	d005      	beq.n	80059dc <HAL_SPI_TransmitReceive+0x254>
 80059d0:	f8b4 c046 	ldrh.w	ip, [r4, #70]	@ 0x46
 80059d4:	fa1f f18c 	uxth.w	r1, ip
 80059d8:	2900      	cmp	r1, #0
 80059da:	d16d      	bne.n	8005ab8 <HAL_SPI_TransmitReceive+0x330>
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80059dc:	f7fc ff40 	bl	8002860 <HAL_GetTick>
 80059e0:	1b41      	subs	r1, r0, r5
 80059e2:	42b1      	cmp	r1, r6
 80059e4:	d2da      	bcs.n	800599c <HAL_SPI_TransmitReceive+0x214>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059e6:	f8b4 e03e 	ldrh.w	lr, [r4, #62]	@ 0x3e
 80059ea:	fa1f f38e 	uxth.w	r3, lr
 80059ee:	b92b      	cbnz	r3, 80059fc <HAL_SPI_TransmitReceive+0x274>
 80059f0:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 80059f4:	b288      	uxth	r0, r1
 80059f6:	2800      	cmp	r0, #0
 80059f8:	f43f af60 	beq.w	80058bc <HAL_SPI_TransmitReceive+0x134>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80059fc:	6822      	ldr	r2, [r4, #0]
 80059fe:	6893      	ldr	r3, [r2, #8]
 8005a00:	0799      	lsls	r1, r3, #30
 8005a02:	d5e1      	bpl.n	80059c8 <HAL_SPI_TransmitReceive+0x240>
 8005a04:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
 8005a06:	b288      	uxth	r0, r1
 8005a08:	2800      	cmp	r0, #0
 8005a0a:	d0dd      	beq.n	80059c8 <HAL_SPI_TransmitReceive+0x240>
 8005a0c:	e7cf      	b.n	80059ae <HAL_SPI_TransmitReceive+0x226>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a0e:	6850      	ldr	r0, [r2, #4]
 8005a10:	f440 5180 	orr.w	r1, r0, #4096	@ 0x1000
 8005a14:	6051      	str	r1, [r2, #4]
 8005a16:	e7b9      	b.n	800598c <HAL_SPI_TransmitReceive+0x204>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a18:	4647      	mov	r7, r8
 8005a1a:	f837 2b02 	ldrh.w	r2, [r7], #2
 8005a1e:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8005a20:	f8b4 803e 	ldrh.w	r8, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a24:	63a7      	str	r7, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8005a26:	f108 39ff 	add.w	r9, r8, #4294967295
 8005a2a:	fa1f fc89 	uxth.w	ip, r9
 8005a2e:	f8a4 c03e 	strh.w	ip, [r4, #62]	@ 0x3e
 8005a32:	e703      	b.n	800583c <HAL_SPI_TransmitReceive+0xb4>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005a34:	7b12      	ldrb	r2, [r2, #12]
 8005a36:	700a      	strb	r2, [r1, #0]
          hspi->RxXferCount--;
 8005a38:	f8b4 9046 	ldrh.w	r9, [r4, #70]	@ 0x46
          hspi->pRxBuffPtr++;
 8005a3c:	6c20      	ldr	r0, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 8005a3e:	f109 37ff 	add.w	r7, r9, #4294967295
          hspi->pRxBuffPtr++;
 8005a42:	3001      	adds	r0, #1
          hspi->RxXferCount--;
 8005a44:	b2bb      	uxth	r3, r7
          hspi->pRxBuffPtr++;
 8005a46:	6420      	str	r0, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 8005a48:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
 8005a4c:	e79e      	b.n	800598c <HAL_SPI_TransmitReceive+0x204>
        if (hspi->TxXferCount > 1U)
 8005a4e:	8fe7      	ldrh	r7, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a50:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8005a52:	b2b8      	uxth	r0, r7
 8005a54:	2801      	cmp	r0, #1
 8005a56:	d90c      	bls.n	8005a72 <HAL_SPI_TransmitReceive+0x2ea>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a58:	f833 1b02 	ldrh.w	r1, [r3], #2
 8005a5c:	60d1      	str	r1, [r2, #12]
          hspi->TxXferCount -= 2U;
 8005a5e:	f8b4 903e 	ldrh.w	r9, [r4, #62]	@ 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a62:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005a64:	f1a9 0c02 	sub.w	ip, r9, #2
 8005a68:	fa1f fe8c 	uxth.w	lr, ip
 8005a6c:	f8a4 e03e 	strh.w	lr, [r4, #62]	@ 0x3e
 8005a70:	e76c      	b.n	800594c <HAL_SPI_TransmitReceive+0x1c4>
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005a72:	7819      	ldrb	r1, [r3, #0]
 8005a74:	7311      	strb	r1, [r2, #12]
          hspi->TxXferCount--;
 8005a76:	f8b4 803e 	ldrh.w	r8, [r4, #62]	@ 0x3e
          hspi->pTxBuffPtr++;
 8005a7a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8005a7c:	f108 37ff 	add.w	r7, r8, #4294967295
          hspi->pTxBuffPtr++;
 8005a80:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 8005a82:	b2b8      	uxth	r0, r7
          hspi->pTxBuffPtr++;
 8005a84:	63a2      	str	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8005a86:	87e0      	strh	r0, [r4, #62]	@ 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005a88:	6822      	ldr	r2, [r4, #0]
 8005a8a:	e75f      	b.n	800594c <HAL_SPI_TransmitReceive+0x1c4>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a8c:	2620      	movs	r6, #32
    __HAL_UNLOCK(hspi);
 8005a8e:	2500      	movs	r5, #0
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a90:	6626      	str	r6, [r4, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005a92:	f884 505c 	strb.w	r5, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8005a96:	2001      	movs	r0, #1
 8005a98:	e723      	b.n	80058e2 <HAL_SPI_TransmitReceive+0x15a>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005a9a:	f898 7000 	ldrb.w	r7, [r8]
 8005a9e:	731f      	strb	r7, [r3, #12]
        hspi->TxXferCount--;
 8005aa0:	f8b4 803e 	ldrh.w	r8, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr++;
 8005aa4:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005aa6:	f108 39ff 	add.w	r9, r8, #4294967295
        hspi->pTxBuffPtr++;
 8005aaa:	3001      	adds	r0, #1
        hspi->TxXferCount--;
 8005aac:	fa1f fc89 	uxth.w	ip, r9
        hspi->pTxBuffPtr++;
 8005ab0:	63a0      	str	r0, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005ab2:	f8a4 c03e 	strh.w	ip, [r4, #62]	@ 0x3e
 8005ab6:	e735      	b.n	8005924 <HAL_SPI_TransmitReceive+0x19c>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005ab8:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8005aba:	68d2      	ldr	r2, [r2, #12]
 8005abc:	f820 2b02 	strh.w	r2, [r0], #2
        hspi->RxXferCount--;
 8005ac0:	f8b4 e046 	ldrh.w	lr, [r4, #70]	@ 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ac4:	6420      	str	r0, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8005ac6:	f10e 38ff 	add.w	r8, lr, #4294967295
 8005aca:	fa1f f388 	uxth.w	r3, r8
        txallowed = 1U;
 8005ace:	464f      	mov	r7, r9
        hspi->RxXferCount--;
 8005ad0:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
        txallowed = 1U;
 8005ad4:	e782      	b.n	80059dc <HAL_SPI_TransmitReceive+0x254>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ad6:	685f      	ldr	r7, [r3, #4]
 8005ad8:	f447 5280 	orr.w	r2, r7, #4096	@ 0x1000
 8005adc:	605a      	str	r2, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ade:	6818      	ldr	r0, [r3, #0]
 8005ae0:	0640      	lsls	r0, r0, #25
 8005ae2:	f53f af0f 	bmi.w	8005904 <HAL_SPI_TransmitReceive+0x17c>
    __HAL_SPI_ENABLE(hspi);
 8005ae6:	6819      	ldr	r1, [r3, #0]
 8005ae8:	f041 0740 	orr.w	r7, r1, #64	@ 0x40
 8005aec:	601f      	str	r7, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005aee:	e709      	b.n	8005904 <HAL_SPI_TransmitReceive+0x17c>

08005af0 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005af0:	2800      	cmp	r0, #0
 8005af2:	f000 808c 	beq.w	8005c0e <HAL_TIM_Base_Init+0x11e>
{
 8005af6:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005af8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005afc:	4604      	mov	r4, r0
 8005afe:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d078      	beq.n	8005bf8 <HAL_TIM_Base_Init+0x108>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b06:	6823      	ldr	r3, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b08:	4942      	ldr	r1, [pc, #264]	@ (8005c14 <HAL_TIM_Base_Init+0x124>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005b0a:	2002      	movs	r0, #2
 8005b0c:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b10:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 8005b12:	681d      	ldr	r5, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b14:	d05c      	beq.n	8005bd0 <HAL_TIM_Base_Init+0xe0>
 8005b16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b1a:	d024      	beq.n	8005b66 <HAL_TIM_Base_Init+0x76>
 8005b1c:	f5a1 3c94 	sub.w	ip, r1, #75776	@ 0x12800
 8005b20:	4563      	cmp	r3, ip
 8005b22:	d020      	beq.n	8005b66 <HAL_TIM_Base_Init+0x76>
 8005b24:	f50c 6280 	add.w	r2, ip, #1024	@ 0x400
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d01c      	beq.n	8005b66 <HAL_TIM_Base_Init+0x76>
 8005b2c:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 8005b30:	4283      	cmp	r3, r0
 8005b32:	d018      	beq.n	8005b66 <HAL_TIM_Base_Init+0x76>
 8005b34:	f500 3194 	add.w	r1, r0, #75776	@ 0x12800
 8005b38:	428b      	cmp	r3, r1
 8005b3a:	d049      	beq.n	8005bd0 <HAL_TIM_Base_Init+0xe0>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b3c:	f501 6240 	add.w	r2, r1, #3072	@ 0xc00
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d05e      	beq.n	8005c02 <HAL_TIM_Base_Init+0x112>
 8005b44:	4834      	ldr	r0, [pc, #208]	@ (8005c18 <HAL_TIM_Base_Init+0x128>)
 8005b46:	4283      	cmp	r3, r0
 8005b48:	d05b      	beq.n	8005c02 <HAL_TIM_Base_Init+0x112>
 8005b4a:	f500 6c80 	add.w	ip, r0, #1024	@ 0x400
 8005b4e:	4563      	cmp	r3, ip
 8005b50:	d057      	beq.n	8005c02 <HAL_TIM_Base_Init+0x112>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b52:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 8005b56:	69a5      	ldr	r5, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b58:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b5a:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b5c:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8005b5e:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b60:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005b62:	6299      	str	r1, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b64:	e010      	b.n	8005b88 <HAL_TIM_Base_Init+0x98>
    tmpcr1 |= Structure->CounterMode;
 8005b66:	68a0      	ldr	r0, [r4, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b68:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b6a:	f025 0570 	bic.w	r5, r5, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005b6e:	4305      	orrs	r5, r0
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b70:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b72:	f425 7240 	bic.w	r2, r5, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b76:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b78:	f022 0580 	bic.w	r5, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b7c:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8005b7e:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b80:	430d      	orrs	r5, r1
  TIMx->CR1 = tmpcr1;
 8005b82:	601d      	str	r5, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b84:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005b86:	629a      	str	r2, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b88:	2201      	movs	r2, #1
 8005b8a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b8c:	6918      	ldr	r0, [r3, #16]
 8005b8e:	07c2      	lsls	r2, r0, #31
 8005b90:	d503      	bpl.n	8005b9a <HAL_TIM_Base_Init+0xaa>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b92:	691d      	ldr	r5, [r3, #16]
 8005b94:	f025 0101 	bic.w	r1, r5, #1
 8005b98:	6119      	str	r1, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ba0:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005ba4:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005ba8:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005bac:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8005bb0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005bb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bb8:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005bbc:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8005bc0:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8005bc4:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005bc8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005bcc:	2000      	movs	r0, #0
}
 8005bce:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8005bd0:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bd2:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bd4:	f025 0570 	bic.w	r5, r5, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005bd8:	4305      	orrs	r5, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bda:	f425 7240 	bic.w	r2, r5, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bde:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005be0:	69a1      	ldr	r1, [r4, #24]
 8005be2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005be6:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8005be8:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bea:	68e0      	ldr	r0, [r4, #12]
 8005bec:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005bee:	6865      	ldr	r5, [r4, #4]
 8005bf0:	629d      	str	r5, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005bf2:	6961      	ldr	r1, [r4, #20]
 8005bf4:	6319      	str	r1, [r3, #48]	@ 0x30
 8005bf6:	e7c7      	b.n	8005b88 <HAL_TIM_Base_Init+0x98>
    htim->Lock = HAL_UNLOCKED;
 8005bf8:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005bfc:	f7fc fd9e 	bl	800273c <HAL_TIM_Base_MspInit>
 8005c00:	e781      	b.n	8005b06 <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c02:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c04:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c06:	f425 7240 	bic.w	r2, r5, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c0a:	4302      	orrs	r2, r0
 8005c0c:	e7e9      	b.n	8005be2 <HAL_TIM_Base_Init+0xf2>
    return HAL_ERROR;
 8005c0e:	2001      	movs	r0, #1
}
 8005c10:	4770      	bx	lr
 8005c12:	bf00      	nop
 8005c14:	40012c00 	.word	0x40012c00
 8005c18:	40014400 	.word	0x40014400

08005c1c <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8005c1c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d123      	bne.n	8005c6c <HAL_TIM_Base_Start+0x50>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c24:	6803      	ldr	r3, [r0, #0]
 8005c26:	4a17      	ldr	r2, [pc, #92]	@ (8005c84 <HAL_TIM_Base_Start+0x68>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005c28:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c2a:	4293      	cmp	r3, r2
  htim->State = HAL_TIM_STATE_BUSY;
 8005c2c:	f880 103d 	strb.w	r1, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c30:	d01e      	beq.n	8005c70 <HAL_TIM_Base_Start+0x54>
 8005c32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c36:	d01b      	beq.n	8005c70 <HAL_TIM_Base_Start+0x54>
 8005c38:	f5a2 3094 	sub.w	r0, r2, #75776	@ 0x12800
 8005c3c:	4283      	cmp	r3, r0
 8005c3e:	d017      	beq.n	8005c70 <HAL_TIM_Base_Start+0x54>
 8005c40:	f500 6c80 	add.w	ip, r0, #1024	@ 0x400
 8005c44:	4563      	cmp	r3, ip
 8005c46:	d013      	beq.n	8005c70 <HAL_TIM_Base_Start+0x54>
 8005c48:	f50c 6280 	add.w	r2, ip, #1024	@ 0x400
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d00f      	beq.n	8005c70 <HAL_TIM_Base_Start+0x54>
 8005c50:	f502 3194 	add.w	r1, r2, #75776	@ 0x12800
 8005c54:	428b      	cmp	r3, r1
 8005c56:	d00b      	beq.n	8005c70 <HAL_TIM_Base_Start+0x54>
 8005c58:	f501 6040 	add.w	r0, r1, #3072	@ 0xc00
 8005c5c:	4283      	cmp	r3, r0
 8005c5e:	d007      	beq.n	8005c70 <HAL_TIM_Base_Start+0x54>
      __HAL_TIM_ENABLE(htim);
 8005c60:	6818      	ldr	r0, [r3, #0]
 8005c62:	f040 0101 	orr.w	r1, r0, #1
 8005c66:	6019      	str	r1, [r3, #0]
  return HAL_OK;
 8005c68:	2000      	movs	r0, #0
 8005c6a:	4770      	bx	lr
    return HAL_ERROR;
 8005c6c:	2001      	movs	r0, #1
}
 8005c6e:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c70:	6899      	ldr	r1, [r3, #8]
 8005c72:	4a05      	ldr	r2, [pc, #20]	@ (8005c88 <HAL_TIM_Base_Start+0x6c>)
 8005c74:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c76:	2a06      	cmp	r2, #6
 8005c78:	d0f6      	beq.n	8005c68 <HAL_TIM_Base_Start+0x4c>
 8005c7a:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8005c7e:	d1ef      	bne.n	8005c60 <HAL_TIM_Base_Start+0x44>
  return HAL_OK;
 8005c80:	2000      	movs	r0, #0
 8005c82:	4770      	bx	lr
 8005c84:	40012c00 	.word	0x40012c00
 8005c88:	00010007 	.word	0x00010007

08005c8c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8005c8c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d070      	beq.n	8005d76 <HAL_TIM_ConfigClockSource+0xea>
 8005c94:	4602      	mov	r2, r0
{
 8005c96:	b430      	push	{r4, r5}
  tmpsmcr = htim->Instance->SMCR;
 8005c98:	6804      	ldr	r4, [r0, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c9a:	4b50      	ldr	r3, [pc, #320]	@ (8005ddc <HAL_TIM_ConfigClockSource+0x150>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005c9c:	2502      	movs	r5, #2
  __HAL_LOCK(htim);
 8005c9e:	2001      	movs	r0, #1
 8005ca0:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8005ca4:	f882 503d 	strb.w	r5, [r2, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8005ca8:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005caa:	402b      	ands	r3, r5
  switch (sClockSourceConfig->ClockSource)
 8005cac:	680d      	ldr	r5, [r1, #0]
  htim->Instance->SMCR = tmpsmcr;
 8005cae:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8005cb0:	2d60      	cmp	r5, #96	@ 0x60
 8005cb2:	d062      	beq.n	8005d7a <HAL_TIM_ConfigClockSource+0xee>
 8005cb4:	d825      	bhi.n	8005d02 <HAL_TIM_ConfigClockSource+0x76>
 8005cb6:	2d40      	cmp	r5, #64	@ 0x40
 8005cb8:	d078      	beq.n	8005dac <HAL_TIM_ConfigClockSource+0x120>
 8005cba:	d94b      	bls.n	8005d54 <HAL_TIM_ConfigClockSource+0xc8>
 8005cbc:	2d50      	cmp	r5, #80	@ 0x50
 8005cbe:	d117      	bne.n	8005cf0 <HAL_TIM_ConfigClockSource+0x64>
                               sClockSourceConfig->ClockPolarity,
 8005cc0:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005cc2:	68c8      	ldr	r0, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005cc4:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cc6:	6a23      	ldr	r3, [r4, #32]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005cc8:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8005ccc:	4329      	orrs	r1, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cce:	f023 0501 	bic.w	r5, r3, #1
 8005cd2:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cd4:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005cd6:	f023 05f0 	bic.w	r5, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005cda:	ea45 1000 	orr.w	r0, r5, r0, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005cde:	61a0      	str	r0, [r4, #24]
  TIMx->CCER = tmpccer;
 8005ce0:	6221      	str	r1, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ce2:	68a1      	ldr	r1, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ce4:	f021 0c70 	bic.w	ip, r1, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ce8:	f04c 0357 	orr.w	r3, ip, #87	@ 0x57
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cec:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005cee:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005cf0:	2401      	movs	r4, #1
  __HAL_UNLOCK(htim);
 8005cf2:	f04f 0c00 	mov.w	ip, #0
  htim->State = HAL_TIM_STATE_READY;
 8005cf6:	f882 403d 	strb.w	r4, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8005cfa:	f882 c03c 	strb.w	ip, [r2, #60]	@ 0x3c
}
 8005cfe:	bc30      	pop	{r4, r5}
 8005d00:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8005d02:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8005d06:	d0f2      	beq.n	8005cee <HAL_TIM_ConfigClockSource+0x62>
 8005d08:	f5b5 5f00 	cmp.w	r5, #8192	@ 0x2000
 8005d0c:	d110      	bne.n	8005d30 <HAL_TIM_ConfigClockSource+0xa4>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d0e:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8005d12:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d14:	432b      	orrs	r3, r5
 8005d16:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d18:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d1c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8005d20:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d22:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d24:	68a0      	ldr	r0, [r4, #8]
 8005d26:	f440 4580 	orr.w	r5, r0, #16384	@ 0x4000
 8005d2a:	60a5      	str	r5, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005d2c:	2000      	movs	r0, #0
 8005d2e:	e7df      	b.n	8005cf0 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8005d30:	2d70      	cmp	r5, #112	@ 0x70
 8005d32:	d1dd      	bne.n	8005cf0 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d34:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8005d38:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d3a:	432b      	orrs	r3, r5
 8005d3c:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d3e:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d42:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8005d46:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8005d48:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8005d4a:	68a0      	ldr	r0, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d4c:	f040 0577 	orr.w	r5, r0, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8005d50:	60a5      	str	r5, [r4, #8]
      break;
 8005d52:	e7cc      	b.n	8005cee <HAL_TIM_ConfigClockSource+0x62>
  switch (sClockSourceConfig->ClockSource)
 8005d54:	2d20      	cmp	r5, #32
 8005d56:	d002      	beq.n	8005d5e <HAL_TIM_ConfigClockSource+0xd2>
 8005d58:	d909      	bls.n	8005d6e <HAL_TIM_ConfigClockSource+0xe2>
 8005d5a:	2d30      	cmp	r5, #48	@ 0x30
 8005d5c:	d1c8      	bne.n	8005cf0 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr = TIMx->SMCR;
 8005d5e:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d60:	f020 0170 	bic.w	r1, r0, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d64:	430d      	orrs	r5, r1
 8005d66:	f045 0507 	orr.w	r5, r5, #7
  TIMx->SMCR = tmpsmcr;
 8005d6a:	60a5      	str	r5, [r4, #8]
}
 8005d6c:	e7bf      	b.n	8005cee <HAL_TIM_ConfigClockSource+0x62>
  switch (sClockSourceConfig->ClockSource)
 8005d6e:	f035 0110 	bics.w	r1, r5, #16
 8005d72:	d1bd      	bne.n	8005cf0 <HAL_TIM_ConfigClockSource+0x64>
 8005d74:	e7f3      	b.n	8005d5e <HAL_TIM_ConfigClockSource+0xd2>
  __HAL_LOCK(htim);
 8005d76:	2002      	movs	r0, #2
}
 8005d78:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 8005d7a:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005d7c:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8005d7e:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d80:	f021 0ca0 	bic.w	ip, r1, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d84:	ea4c 1305 	orr.w	r3, ip, r5, lsl #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d88:	6a25      	ldr	r5, [r4, #32]
 8005d8a:	f025 0110 	bic.w	r1, r5, #16
 8005d8e:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d90:	69a5      	ldr	r5, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d92:	f425 4c70 	bic.w	ip, r5, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d96:	ea4c 3000 	orr.w	r0, ip, r0, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8005d9a:	61a0      	str	r0, [r4, #24]
  TIMx->CCER = tmpccer;
 8005d9c:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005d9e:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005da0:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005da4:	f041 0567 	orr.w	r5, r1, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8005da8:	60a5      	str	r5, [r4, #8]
}
 8005daa:	e7a0      	b.n	8005cee <HAL_TIM_ConfigClockSource+0x62>
                               sClockSourceConfig->ClockPolarity,
 8005dac:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005dae:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8005db0:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005db2:	f021 050a 	bic.w	r5, r1, #10
  tmpccer |= TIM_ICPolarity;
 8005db6:	431d      	orrs	r5, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005db8:	6a23      	ldr	r3, [r4, #32]
 8005dba:	f023 0101 	bic.w	r1, r3, #1
 8005dbe:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dc0:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005dc2:	f023 01f0 	bic.w	r1, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005dc6:	ea41 1000 	orr.w	r0, r1, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8005dca:	61a0      	str	r0, [r4, #24]
  TIMx->CCER = tmpccer;
 8005dcc:	6225      	str	r5, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005dce:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005dd0:	f025 0c70 	bic.w	ip, r5, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005dd4:	f04c 0347 	orr.w	r3, ip, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8005dd8:	60a3      	str	r3, [r4, #8]
}
 8005dda:	e788      	b.n	8005cee <HAL_TIM_ConfigClockSource+0x62>
 8005ddc:	fffe0088 	.word	0xfffe0088

08005de0 <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 8005de0:	4770      	bx	lr
 8005de2:	bf00      	nop

08005de4 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8005de4:	4770      	bx	lr
 8005de6:	bf00      	nop

08005de8 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8005de8:	4770      	bx	lr
 8005dea:	bf00      	nop

08005dec <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8005dec:	4770      	bx	lr
 8005dee:	bf00      	nop

08005df0 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8005df0:	4770      	bx	lr
 8005df2:	bf00      	nop

08005df4 <HAL_TIM_IRQHandler>:
{
 8005df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t itsource = htim->Instance->DIER;
 8005df6:	6803      	ldr	r3, [r0, #0]
 8005df8:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005dfa:	691c      	ldr	r4, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005dfc:	07a1      	lsls	r1, r4, #30
{
 8005dfe:	4605      	mov	r5, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005e00:	d501      	bpl.n	8005e06 <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005e02:	07b2      	lsls	r2, r6, #30
 8005e04:	d457      	bmi.n	8005eb6 <HAL_TIM_IRQHandler+0xc2>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e06:	0767      	lsls	r7, r4, #29
 8005e08:	d501      	bpl.n	8005e0e <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005e0a:	0770      	lsls	r0, r6, #29
 8005e0c:	d440      	bmi.n	8005e90 <HAL_TIM_IRQHandler+0x9c>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005e0e:	0721      	lsls	r1, r4, #28
 8005e10:	d501      	bpl.n	8005e16 <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005e12:	0732      	lsls	r2, r6, #28
 8005e14:	d42a      	bmi.n	8005e6c <HAL_TIM_IRQHandler+0x78>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005e16:	06e7      	lsls	r7, r4, #27
 8005e18:	d501      	bpl.n	8005e1e <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005e1a:	06f0      	lsls	r0, r6, #27
 8005e1c:	d413      	bmi.n	8005e46 <HAL_TIM_IRQHandler+0x52>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005e1e:	07e1      	lsls	r1, r4, #31
 8005e20:	d501      	bpl.n	8005e26 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005e22:	07f2      	lsls	r2, r6, #31
 8005e24:	d465      	bmi.n	8005ef2 <HAL_TIM_IRQHandler+0xfe>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005e26:	f414 5f02 	tst.w	r4, #8320	@ 0x2080
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005e2a:	f404 7780 	and.w	r7, r4, #256	@ 0x100
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005e2e:	d052      	beq.n	8005ed6 <HAL_TIM_IRQHandler+0xe2>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e30:	0633      	lsls	r3, r6, #24
 8005e32:	d466      	bmi.n	8005f02 <HAL_TIM_IRQHandler+0x10e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005e34:	0660      	lsls	r0, r4, #25
 8005e36:	d501      	bpl.n	8005e3c <HAL_TIM_IRQHandler+0x48>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005e38:	0671      	lsls	r1, r6, #25
 8005e3a:	d473      	bmi.n	8005f24 <HAL_TIM_IRQHandler+0x130>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005e3c:	06a2      	lsls	r2, r4, #26
 8005e3e:	d501      	bpl.n	8005e44 <HAL_TIM_IRQHandler+0x50>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005e40:	06b3      	lsls	r3, r6, #26
 8005e42:	d44d      	bmi.n	8005ee0 <HAL_TIM_IRQHandler+0xec>
}
 8005e44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005e46:	682b      	ldr	r3, [r5, #0]
 8005e48:	f06f 0210 	mvn.w	r2, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e4c:	2108      	movs	r1, #8
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005e4e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e50:	7729      	strb	r1, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e52:	69df      	ldr	r7, [r3, #28]
 8005e54:	f417 7f40 	tst.w	r7, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005e58:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e5a:	d174      	bne.n	8005f46 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e5c:	f7ff ffc2 	bl	8005de4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e60:	4628      	mov	r0, r5
 8005e62:	f7ff ffc3 	bl	8005dec <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e66:	2000      	movs	r0, #0
 8005e68:	7728      	strb	r0, [r5, #28]
 8005e6a:	e7d8      	b.n	8005e1e <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005e6c:	682b      	ldr	r3, [r5, #0]
 8005e6e:	f06f 0208 	mvn.w	r2, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e72:	2104      	movs	r1, #4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005e74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e76:	7729      	strb	r1, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e78:	69df      	ldr	r7, [r3, #28]
 8005e7a:	07bb      	lsls	r3, r7, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8005e7c:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e7e:	d15f      	bne.n	8005f40 <HAL_TIM_IRQHandler+0x14c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e80:	f7ff ffb0 	bl	8005de4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e84:	4628      	mov	r0, r5
 8005e86:	f7ff ffb1 	bl	8005dec <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e8a:	2000      	movs	r0, #0
 8005e8c:	7728      	strb	r0, [r5, #28]
 8005e8e:	e7c2      	b.n	8005e16 <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005e90:	682b      	ldr	r3, [r5, #0]
 8005e92:	f06f 0204 	mvn.w	r2, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e96:	2102      	movs	r1, #2
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005e98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e9a:	7729      	strb	r1, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e9c:	699f      	ldr	r7, [r3, #24]
 8005e9e:	f417 7f40 	tst.w	r7, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005ea2:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ea4:	d149      	bne.n	8005f3a <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ea6:	f7ff ff9d 	bl	8005de4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eaa:	4628      	mov	r0, r5
 8005eac:	f7ff ff9e 	bl	8005dec <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005eb0:	2000      	movs	r0, #0
 8005eb2:	7728      	strb	r0, [r5, #28]
 8005eb4:	e7ab      	b.n	8005e0e <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005eb6:	f06f 0202 	mvn.w	r2, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005eba:	2101      	movs	r1, #1
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005ebc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ebe:	7701      	strb	r1, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ec0:	699f      	ldr	r7, [r3, #24]
 8005ec2:	07bb      	lsls	r3, r7, #30
 8005ec4:	d136      	bne.n	8005f34 <HAL_TIM_IRQHandler+0x140>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ec6:	f7ff ff8d 	bl	8005de4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eca:	4628      	mov	r0, r5
 8005ecc:	f7ff ff8e 	bl	8005dec <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ed0:	2000      	movs	r0, #0
 8005ed2:	7728      	strb	r0, [r5, #28]
 8005ed4:	e797      	b.n	8005e06 <HAL_TIM_IRQHandler+0x12>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005ed6:	2f00      	cmp	r7, #0
 8005ed8:	d0ac      	beq.n	8005e34 <HAL_TIM_IRQHandler+0x40>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005eda:	0637      	lsls	r7, r6, #24
 8005edc:	d41a      	bmi.n	8005f14 <HAL_TIM_IRQHandler+0x120>
 8005ede:	e7a9      	b.n	8005e34 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005ee0:	682e      	ldr	r6, [r5, #0]
 8005ee2:	f06f 0420 	mvn.w	r4, #32
 8005ee6:	6134      	str	r4, [r6, #16]
      HAL_TIMEx_CommutCallback(htim);
 8005ee8:	4628      	mov	r0, r5
}
 8005eea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      HAL_TIMEx_CommutCallback(htim);
 8005eee:	f000 b87d 	b.w	8005fec <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005ef2:	682b      	ldr	r3, [r5, #0]
 8005ef4:	f06f 0201 	mvn.w	r2, #1
 8005ef8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005efa:	4628      	mov	r0, r5
 8005efc:	f7ff ff70 	bl	8005de0 <HAL_TIM_PeriodElapsedCallback>
 8005f00:	e791      	b.n	8005e26 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005f02:	6829      	ldr	r1, [r5, #0]
 8005f04:	f46f 5002 	mvn.w	r0, #8320	@ 0x2080
 8005f08:	6108      	str	r0, [r1, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005f0a:	4628      	mov	r0, r5
 8005f0c:	f000 f870 	bl	8005ff0 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005f10:	2f00      	cmp	r7, #0
 8005f12:	d08f      	beq.n	8005e34 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005f14:	682b      	ldr	r3, [r5, #0]
 8005f16:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005f1a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8005f1c:	4628      	mov	r0, r5
 8005f1e:	f000 f869 	bl	8005ff4 <HAL_TIMEx_Break2Callback>
 8005f22:	e787      	b.n	8005e34 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005f24:	682f      	ldr	r7, [r5, #0]
 8005f26:	f06f 0140 	mvn.w	r1, #64	@ 0x40
 8005f2a:	6139      	str	r1, [r7, #16]
      HAL_TIM_TriggerCallback(htim);
 8005f2c:	4628      	mov	r0, r5
 8005f2e:	f7ff ff5f 	bl	8005df0 <HAL_TIM_TriggerCallback>
 8005f32:	e783      	b.n	8005e3c <HAL_TIM_IRQHandler+0x48>
          HAL_TIM_IC_CaptureCallback(htim);
 8005f34:	f7ff ff58 	bl	8005de8 <HAL_TIM_IC_CaptureCallback>
 8005f38:	e7ca      	b.n	8005ed0 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 8005f3a:	f7ff ff55 	bl	8005de8 <HAL_TIM_IC_CaptureCallback>
 8005f3e:	e7b7      	b.n	8005eb0 <HAL_TIM_IRQHandler+0xbc>
        HAL_TIM_IC_CaptureCallback(htim);
 8005f40:	f7ff ff52 	bl	8005de8 <HAL_TIM_IC_CaptureCallback>
 8005f44:	e7a1      	b.n	8005e8a <HAL_TIM_IRQHandler+0x96>
        HAL_TIM_IC_CaptureCallback(htim);
 8005f46:	f7ff ff4f 	bl	8005de8 <HAL_TIM_IC_CaptureCallback>
 8005f4a:	e78c      	b.n	8005e66 <HAL_TIM_IRQHandler+0x72>

08005f4c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f4c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8005f50:	2a01      	cmp	r2, #1
 8005f52:	d044      	beq.n	8005fde <HAL_TIMEx_MasterConfigSynchronization+0x92>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f54:	6802      	ldr	r2, [r0, #0]
{
 8005f56:	b470      	push	{r4, r5, r6}
 8005f58:	4603      	mov	r3, r0

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005f5a:	4e22      	ldr	r6, [pc, #136]	@ (8005fe4 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005f5c:	2002      	movs	r0, #2
 8005f5e:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005f62:	42b2      	cmp	r2, r6
  tmpcr2 = htim->Instance->CR2;
 8005f64:	6850      	ldr	r0, [r2, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f66:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8005f68:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005f6a:	d026      	beq.n	8005fba <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005f6c:	f506 6c00 	add.w	ip, r6, #2048	@ 0x800
 8005f70:	4562      	cmp	r2, ip
 8005f72:	d02b      	beq.n	8005fcc <HAL_TIMEx_MasterConfigSynchronization+0x80>
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f74:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f78:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f7a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8005f7e:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f80:	d00e      	beq.n	8005fa0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8005f82:	4e19      	ldr	r6, [pc, #100]	@ (8005fe8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8005f84:	42b2      	cmp	r2, r6
 8005f86:	d00b      	beq.n	8005fa0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8005f88:	f506 6580 	add.w	r5, r6, #1024	@ 0x400
 8005f8c:	42aa      	cmp	r2, r5
 8005f8e:	d007      	beq.n	8005fa0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8005f90:	f505 6c80 	add.w	ip, r5, #1024	@ 0x400
 8005f94:	4562      	cmp	r2, ip
 8005f96:	d003      	beq.n	8005fa0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8005f98:	f50c 309a 	add.w	r0, ip, #78848	@ 0x13400
 8005f9c:	4282      	cmp	r2, r0
 8005f9e:	d104      	bne.n	8005faa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005fa0:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fa2:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005fa6:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fa8:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8005faa:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005fac:	2201      	movs	r2, #1
 8005fae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8005fb2:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8005fb6:	bc70      	pop	{r4, r5, r6}
 8005fb8:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005fba:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005fbc:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005fc0:	4330      	orrs	r0, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fc2:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fc6:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 8005fc8:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fca:	e7e9      	b.n	8005fa0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005fcc:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005fce:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005fd2:	4330      	orrs	r0, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fd4:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fd8:	4305      	orrs	r5, r0
  htim->Instance->CR2 = tmpcr2;
 8005fda:	6055      	str	r5, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fdc:	e7e0      	b.n	8005fa0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  __HAL_LOCK(htim);
 8005fde:	2002      	movs	r0, #2
}
 8005fe0:	4770      	bx	lr
 8005fe2:	bf00      	nop
 8005fe4:	40012c00 	.word	0x40012c00
 8005fe8:	40000400 	.word	0x40000400

08005fec <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8005fec:	4770      	bx	lr
 8005fee:	bf00      	nop

08005ff0 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop

08005ff4 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8005ff4:	4770      	bx	lr
 8005ff6:	bf00      	nop

08005ff8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ffc:	4604      	mov	r4, r0
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ffe:	6fc0      	ldr	r0, [r0, #124]	@ 0x7c
 8006000:	2820      	cmp	r0, #32
 8006002:	d17c      	bne.n	80060fe <HAL_UART_Transmit+0x106>
  {
    if ((pData == NULL) || (Size == 0U))
 8006004:	4688      	mov	r8, r1
 8006006:	b109      	cbz	r1, 800600c <HAL_UART_Transmit+0x14>
 8006008:	4617      	mov	r7, r2
 800600a:	b912      	cbnz	r2, 8006012 <HAL_UART_Transmit+0x1a>
    {
      return  HAL_ERROR;
 800600c:	2001      	movs	r0, #1
  }
  else
  {
    return HAL_BUSY;
  }
}
 800600e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006012:	461d      	mov	r5, r3
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006014:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006018:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800601a:	f8c4 9084 	str.w	r9, [r4, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800601e:	67e3      	str	r3, [r4, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 8006020:	f7fc fc1e 	bl	8002860 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006024:	68a1      	ldr	r1, [r4, #8]
    huart->TxXferSize  = Size;
 8006026:	f8a4 7050 	strh.w	r7, [r4, #80]	@ 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800602a:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
    huart->TxXferCount = Size;
 800602e:	f8a4 7052 	strh.w	r7, [r4, #82]	@ 0x52
    tickstart = HAL_GetTick();
 8006032:	4606      	mov	r6, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006034:	d072      	beq.n	800611c <HAL_UART_Transmit+0x124>
    while (huart->TxXferCount > 0U)
 8006036:	f8b4 0052 	ldrh.w	r0, [r4, #82]	@ 0x52
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800603a:	6822      	ldr	r2, [r4, #0]
    while (huart->TxXferCount > 0U)
 800603c:	b287      	uxth	r7, r0
 800603e:	2f00      	cmp	r7, #0
 8006040:	d02c      	beq.n	800609c <HAL_UART_Transmit+0xa4>
 8006042:	1c68      	adds	r0, r5, #1
 8006044:	d150      	bne.n	80060e8 <HAL_UART_Transmit+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006046:	69d0      	ldr	r0, [r2, #28]
 8006048:	0603      	lsls	r3, r0, #24
 800604a:	d414      	bmi.n	8006076 <HAL_UART_Transmit+0x7e>
 800604c:	69d7      	ldr	r7, [r2, #28]
 800604e:	0638      	lsls	r0, r7, #24
 8006050:	d411      	bmi.n	8006076 <HAL_UART_Transmit+0x7e>
 8006052:	69d3      	ldr	r3, [r2, #28]
 8006054:	0619      	lsls	r1, r3, #24
 8006056:	d40e      	bmi.n	8006076 <HAL_UART_Transmit+0x7e>
 8006058:	69d1      	ldr	r1, [r2, #28]
 800605a:	060b      	lsls	r3, r1, #24
 800605c:	d40b      	bmi.n	8006076 <HAL_UART_Transmit+0x7e>
 800605e:	69d0      	ldr	r0, [r2, #28]
 8006060:	0607      	lsls	r7, r0, #24
 8006062:	d408      	bmi.n	8006076 <HAL_UART_Transmit+0x7e>
 8006064:	69d7      	ldr	r7, [r2, #28]
 8006066:	0638      	lsls	r0, r7, #24
 8006068:	d405      	bmi.n	8006076 <HAL_UART_Transmit+0x7e>
 800606a:	69d3      	ldr	r3, [r2, #28]
 800606c:	0619      	lsls	r1, r3, #24
 800606e:	d402      	bmi.n	8006076 <HAL_UART_Transmit+0x7e>
 8006070:	69d1      	ldr	r1, [r2, #28]
 8006072:	060b      	lsls	r3, r1, #24
 8006074:	d5e7      	bpl.n	8006046 <HAL_UART_Transmit+0x4e>
      if (pdata8bits == NULL)
 8006076:	f1b8 0f00 	cmp.w	r8, #0
 800607a:	d03b      	beq.n	80060f4 <HAL_UART_Transmit+0xfc>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800607c:	f818 0b01 	ldrb.w	r0, [r8], #1
 8006080:	8510      	strh	r0, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8006082:	f8b4 c052 	ldrh.w	ip, [r4, #82]	@ 0x52
 8006086:	f10c 3eff 	add.w	lr, ip, #4294967295
 800608a:	fa1f f38e 	uxth.w	r3, lr
 800608e:	f8a4 3052 	strh.w	r3, [r4, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006092:	f8b4 1052 	ldrh.w	r1, [r4, #82]	@ 0x52
 8006096:	b288      	uxth	r0, r1
 8006098:	2800      	cmp	r0, #0
 800609a:	d1d2      	bne.n	8006042 <HAL_UART_Transmit+0x4a>
 800609c:	1c69      	adds	r1, r5, #1
 800609e:	d139      	bne.n	8006114 <HAL_UART_Transmit+0x11c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060a0:	69d1      	ldr	r1, [r2, #28]
 80060a2:	064b      	lsls	r3, r1, #25
 80060a4:	d414      	bmi.n	80060d0 <HAL_UART_Transmit+0xd8>
 80060a6:	69d0      	ldr	r0, [r2, #28]
 80060a8:	0645      	lsls	r5, r0, #25
 80060aa:	d411      	bmi.n	80060d0 <HAL_UART_Transmit+0xd8>
 80060ac:	69d5      	ldr	r5, [r2, #28]
 80060ae:	0668      	lsls	r0, r5, #25
 80060b0:	d40e      	bmi.n	80060d0 <HAL_UART_Transmit+0xd8>
 80060b2:	69d6      	ldr	r6, [r2, #28]
 80060b4:	0671      	lsls	r1, r6, #25
 80060b6:	d40b      	bmi.n	80060d0 <HAL_UART_Transmit+0xd8>
 80060b8:	69d7      	ldr	r7, [r2, #28]
 80060ba:	067b      	lsls	r3, r7, #25
 80060bc:	d408      	bmi.n	80060d0 <HAL_UART_Transmit+0xd8>
 80060be:	69d3      	ldr	r3, [r2, #28]
 80060c0:	065f      	lsls	r7, r3, #25
 80060c2:	d405      	bmi.n	80060d0 <HAL_UART_Transmit+0xd8>
 80060c4:	69d1      	ldr	r1, [r2, #28]
 80060c6:	064e      	lsls	r6, r1, #25
 80060c8:	d402      	bmi.n	80060d0 <HAL_UART_Transmit+0xd8>
 80060ca:	69d0      	ldr	r0, [r2, #28]
 80060cc:	0645      	lsls	r5, r0, #25
 80060ce:	d5e7      	bpl.n	80060a0 <HAL_UART_Transmit+0xa8>
    huart->gState = HAL_UART_STATE_READY;
 80060d0:	2220      	movs	r2, #32
 80060d2:	67e2      	str	r2, [r4, #124]	@ 0x7c
    return HAL_OK;
 80060d4:	2000      	movs	r0, #0
 80060d6:	e79a      	b.n	800600e <HAL_UART_Transmit+0x16>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060d8:	f7fc fbc2 	bl	8002860 <HAL_GetTick>
 80060dc:	1b81      	subs	r1, r0, r6
 80060de:	428d      	cmp	r5, r1
 80060e0:	d322      	bcc.n	8006128 <HAL_UART_Transmit+0x130>
 80060e2:	b30d      	cbz	r5, 8006128 <HAL_UART_Transmit+0x130>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80060e4:	6822      	ldr	r2, [r4, #0]
 80060e6:	6813      	ldr	r3, [r2, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060e8:	69d3      	ldr	r3, [r2, #28]
 80060ea:	061f      	lsls	r7, r3, #24
 80060ec:	d5f4      	bpl.n	80060d8 <HAL_UART_Transmit+0xe0>
      if (pdata8bits == NULL)
 80060ee:	f1b8 0f00 	cmp.w	r8, #0
 80060f2:	d1c3      	bne.n	800607c <HAL_UART_Transmit+0x84>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80060f4:	f839 7b02 	ldrh.w	r7, [r9], #2
 80060f8:	f3c7 0008 	ubfx	r0, r7, #0, #9
 80060fc:	e7c0      	b.n	8006080 <HAL_UART_Transmit+0x88>
    return HAL_BUSY;
 80060fe:	2002      	movs	r0, #2
}
 8006100:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006104:	f7fc fbac 	bl	8002860 <HAL_GetTick>
 8006108:	1b87      	subs	r7, r0, r6
 800610a:	42bd      	cmp	r5, r7
 800610c:	d30c      	bcc.n	8006128 <HAL_UART_Transmit+0x130>
 800610e:	b15d      	cbz	r5, 8006128 <HAL_UART_Transmit+0x130>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006110:	6822      	ldr	r2, [r4, #0]
 8006112:	6813      	ldr	r3, [r2, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006114:	69d2      	ldr	r2, [r2, #28]
 8006116:	0657      	lsls	r7, r2, #25
 8006118:	d5f4      	bpl.n	8006104 <HAL_UART_Transmit+0x10c>
 800611a:	e7d9      	b.n	80060d0 <HAL_UART_Transmit+0xd8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800611c:	6922      	ldr	r2, [r4, #16]
 800611e:	2a00      	cmp	r2, #0
 8006120:	d189      	bne.n	8006036 <HAL_UART_Transmit+0x3e>
 8006122:	46c1      	mov	r9, r8
      pdata8bits  = NULL;
 8006124:	4690      	mov	r8, r2
 8006126:	e786      	b.n	8006036 <HAL_UART_Transmit+0x3e>
        huart->gState = HAL_UART_STATE_READY;
 8006128:	2320      	movs	r3, #32
 800612a:	67e3      	str	r3, [r4, #124]	@ 0x7c
        return HAL_TIMEOUT;
 800612c:	2003      	movs	r0, #3
}
 800612e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006132:	bf00      	nop

08006134 <HAL_UART_Receive>:
{
 8006134:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006138:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 800613a:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
 800613e:	2820      	cmp	r0, #32
 8006140:	d161      	bne.n	8006206 <HAL_UART_Receive+0xd2>
    if ((pData == NULL) || (Size == 0U))
 8006142:	4689      	mov	r9, r1
 8006144:	b109      	cbz	r1, 800614a <HAL_UART_Receive+0x16>
 8006146:	4617      	mov	r7, r2
 8006148:	b912      	cbnz	r2, 8006150 <HAL_UART_Receive+0x1c>
      return  HAL_ERROR;
 800614a:	2001      	movs	r0, #1
}
 800614c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006150:	2500      	movs	r5, #0
 8006152:	4698      	mov	r8, r3
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006154:	2322      	movs	r3, #34	@ 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006156:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800615a:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800615e:	6625      	str	r5, [r4, #96]	@ 0x60
    tickstart = HAL_GetTick();
 8006160:	f7fc fb7e 	bl	8002860 <HAL_GetTick>
    huart->RxXferSize  = Size;
 8006164:	f8a4 7058 	strh.w	r7, [r4, #88]	@ 0x58
    huart->RxXferCount = Size;
 8006168:	f8a4 705a 	strh.w	r7, [r4, #90]	@ 0x5a
    UART_MASK_COMPUTATION(huart);
 800616c:	68a7      	ldr	r7, [r4, #8]
 800616e:	f5b7 5f80 	cmp.w	r7, #4096	@ 0x1000
    tickstart = HAL_GetTick();
 8006172:	4606      	mov	r6, r0
    UART_MASK_COMPUTATION(huart);
 8006174:	f000 80f1 	beq.w	800635a <HAL_UART_Receive+0x226>
 8006178:	2f00      	cmp	r7, #0
 800617a:	f040 8108 	bne.w	800638e <HAL_UART_Receive+0x25a>
 800617e:	6922      	ldr	r2, [r4, #16]
    uhMask = huart->Mask;
 8006180:	2a00      	cmp	r2, #0
 8006182:	bf0c      	ite	eq
 8006184:	25ff      	moveq	r5, #255	@ 0xff
 8006186:	257f      	movne	r5, #127	@ 0x7f
    while (huart->RxXferCount > 0U)
 8006188:	f8b4 c05a 	ldrh.w	ip, [r4, #90]	@ 0x5a
    UART_MASK_COMPUTATION(huart);
 800618c:	f8a4 505c 	strh.w	r5, [r4, #92]	@ 0x5c
    while (huart->RxXferCount > 0U)
 8006190:	fa1f f38c 	uxth.w	r3, ip
 8006194:	2b00      	cmp	r3, #0
 8006196:	d030      	beq.n	80061fa <HAL_UART_Receive+0xc6>
 8006198:	6822      	ldr	r2, [r4, #0]
 800619a:	f1b8 3fff 	cmp.w	r8, #4294967295
 800619e:	d135      	bne.n	800620c <HAL_UART_Receive+0xd8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061a0:	69d1      	ldr	r1, [r2, #28]
 80061a2:	0688      	lsls	r0, r1, #26
 80061a4:	d414      	bmi.n	80061d0 <HAL_UART_Receive+0x9c>
 80061a6:	69d0      	ldr	r0, [r2, #28]
 80061a8:	0683      	lsls	r3, r0, #26
 80061aa:	d411      	bmi.n	80061d0 <HAL_UART_Receive+0x9c>
 80061ac:	69d3      	ldr	r3, [r2, #28]
 80061ae:	0698      	lsls	r0, r3, #26
 80061b0:	d40e      	bmi.n	80061d0 <HAL_UART_Receive+0x9c>
 80061b2:	69d1      	ldr	r1, [r2, #28]
 80061b4:	0689      	lsls	r1, r1, #26
 80061b6:	d40b      	bmi.n	80061d0 <HAL_UART_Receive+0x9c>
 80061b8:	69d0      	ldr	r0, [r2, #28]
 80061ba:	0683      	lsls	r3, r0, #26
 80061bc:	d408      	bmi.n	80061d0 <HAL_UART_Receive+0x9c>
 80061be:	69d3      	ldr	r3, [r2, #28]
 80061c0:	0698      	lsls	r0, r3, #26
 80061c2:	d405      	bmi.n	80061d0 <HAL_UART_Receive+0x9c>
 80061c4:	69d1      	ldr	r1, [r2, #28]
 80061c6:	0689      	lsls	r1, r1, #26
 80061c8:	d402      	bmi.n	80061d0 <HAL_UART_Receive+0x9c>
 80061ca:	69d0      	ldr	r0, [r2, #28]
 80061cc:	0683      	lsls	r3, r0, #26
 80061ce:	d5e7      	bpl.n	80061a0 <HAL_UART_Receive+0x6c>
      if (pdata8bits == NULL)
 80061d0:	f1b9 0f00 	cmp.w	r9, #0
 80061d4:	f000 80c8 	beq.w	8006368 <HAL_UART_Receive+0x234>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80061d8:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 80061da:	402a      	ands	r2, r5
 80061dc:	f809 2b01 	strb.w	r2, [r9], #1
      huart->RxXferCount--;
 80061e0:	f8b4 e05a 	ldrh.w	lr, [r4, #90]	@ 0x5a
 80061e4:	f10e 3cff 	add.w	ip, lr, #4294967295
 80061e8:	fa1f f38c 	uxth.w	r3, ip
 80061ec:	f8a4 305a 	strh.w	r3, [r4, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80061f0:	f8b4 105a 	ldrh.w	r1, [r4, #90]	@ 0x5a
 80061f4:	b288      	uxth	r0, r1
 80061f6:	2800      	cmp	r0, #0
 80061f8:	d1ce      	bne.n	8006198 <HAL_UART_Receive+0x64>
    huart->RxState = HAL_UART_STATE_READY;
 80061fa:	2620      	movs	r6, #32
 80061fc:	f8c4 6080 	str.w	r6, [r4, #128]	@ 0x80
    return HAL_OK;
 8006200:	2000      	movs	r0, #0
}
 8006202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8006206:	2002      	movs	r0, #2
}
 8006208:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800620c:	69d1      	ldr	r1, [r2, #28]
 800620e:	0689      	lsls	r1, r1, #26
 8006210:	d4de      	bmi.n	80061d0 <HAL_UART_Receive+0x9c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006212:	f7fc fb25 	bl	8002860 <HAL_GetTick>
 8006216:	1b80      	subs	r0, r0, r6
 8006218:	4580      	cmp	r8, r0
 800621a:	f0c0 8098 	bcc.w	800634e <HAL_UART_Receive+0x21a>
 800621e:	f1b8 0f00 	cmp.w	r8, #0
 8006222:	f000 8094 	beq.w	800634e <HAL_UART_Receive+0x21a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006226:	6822      	ldr	r2, [r4, #0]
 8006228:	6813      	ldr	r3, [r2, #0]
 800622a:	0758      	lsls	r0, r3, #29
 800622c:	d5ee      	bpl.n	800620c <HAL_UART_Receive+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800622e:	69d1      	ldr	r1, [r2, #28]
 8006230:	0709      	lsls	r1, r1, #28
 8006232:	f100 80ba 	bmi.w	80063aa <HAL_UART_Receive+0x276>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006236:	69d0      	ldr	r0, [r2, #28]
 8006238:	0503      	lsls	r3, r0, #20
 800623a:	d5e7      	bpl.n	800620c <HAL_UART_Receive+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800623c:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 8006240:	6215      	str	r5, [r2, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006242:	e852 6f00 	ldrex	r6, [r2]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006246:	f426 7790 	bic.w	r7, r6, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800624a:	e842 7300 	strex	r3, r7, [r2]
 800624e:	b38b      	cbz	r3, 80062b4 <HAL_UART_Receive+0x180>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006250:	e852 1f00 	ldrex	r1, [r2]
 8006254:	f421 7090 	bic.w	r0, r1, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006258:	e842 0500 	strex	r5, r0, [r2]
 800625c:	b355      	cbz	r5, 80062b4 <HAL_UART_Receive+0x180>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800625e:	e852 6f00 	ldrex	r6, [r2]
 8006262:	f426 7790 	bic.w	r7, r6, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006266:	e842 7300 	strex	r3, r7, [r2]
 800626a:	b31b      	cbz	r3, 80062b4 <HAL_UART_Receive+0x180>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800626c:	e852 1f00 	ldrex	r1, [r2]
 8006270:	f421 7090 	bic.w	r0, r1, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006274:	e842 0500 	strex	r5, r0, [r2]
 8006278:	b1e5      	cbz	r5, 80062b4 <HAL_UART_Receive+0x180>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800627a:	e852 6f00 	ldrex	r6, [r2]
 800627e:	f426 7790 	bic.w	r7, r6, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006282:	e842 7300 	strex	r3, r7, [r2]
 8006286:	b1ab      	cbz	r3, 80062b4 <HAL_UART_Receive+0x180>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006288:	e852 1f00 	ldrex	r1, [r2]
 800628c:	f421 7090 	bic.w	r0, r1, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006290:	e842 0500 	strex	r5, r0, [r2]
 8006294:	b175      	cbz	r5, 80062b4 <HAL_UART_Receive+0x180>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006296:	e852 6f00 	ldrex	r6, [r2]
 800629a:	f426 7790 	bic.w	r7, r6, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800629e:	e842 7300 	strex	r3, r7, [r2]
 80062a2:	b13b      	cbz	r3, 80062b4 <HAL_UART_Receive+0x180>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a4:	e852 1f00 	ldrex	r1, [r2]
 80062a8:	f421 7090 	bic.w	r0, r1, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ac:	e842 0500 	strex	r5, r0, [r2]
 80062b0:	2d00      	cmp	r5, #0
 80062b2:	d1c6      	bne.n	8006242 <HAL_UART_Receive+0x10e>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062b4:	f102 0e08 	add.w	lr, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b8:	e85e 6f00 	ldrex	r6, [lr]
 80062bc:	f026 0701 	bic.w	r7, r6, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c0:	e84e 7300 	strex	r3, r7, [lr]
 80062c4:	b3ab      	cbz	r3, 8006332 <HAL_UART_Receive+0x1fe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062c6:	f102 0908 	add.w	r9, r2, #8
 80062ca:	e859 1f00 	ldrex	r1, [r9]
 80062ce:	f021 0601 	bic.w	r6, r1, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d2:	f102 0508 	add.w	r5, r2, #8
 80062d6:	e845 6000 	strex	r0, r6, [r5]
 80062da:	b350      	cbz	r0, 8006332 <HAL_UART_Receive+0x1fe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062dc:	e85e 7f00 	ldrex	r7, [lr]
 80062e0:	f027 0301 	bic.w	r3, r7, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e4:	e84e 3100 	strex	r1, r3, [lr]
 80062e8:	b319      	cbz	r1, 8006332 <HAL_UART_Receive+0x1fe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ea:	e85e 6f00 	ldrex	r6, [lr]
 80062ee:	f026 0501 	bic.w	r5, r6, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062f2:	e84e 5000 	strex	r0, r5, [lr]
 80062f6:	b1e0      	cbz	r0, 8006332 <HAL_UART_Receive+0x1fe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f8:	e85e 7f00 	ldrex	r7, [lr]
 80062fc:	f027 0301 	bic.w	r3, r7, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006300:	e84e 3100 	strex	r1, r3, [lr]
 8006304:	b1a9      	cbz	r1, 8006332 <HAL_UART_Receive+0x1fe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006306:	e85e 6f00 	ldrex	r6, [lr]
 800630a:	f026 0501 	bic.w	r5, r6, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800630e:	e84e 5000 	strex	r0, r5, [lr]
 8006312:	b170      	cbz	r0, 8006332 <HAL_UART_Receive+0x1fe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006314:	e85e 7f00 	ldrex	r7, [lr]
 8006318:	f027 0301 	bic.w	r3, r7, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800631c:	e84e 3100 	strex	r1, r3, [lr]
 8006320:	b139      	cbz	r1, 8006332 <HAL_UART_Receive+0x1fe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006322:	e85e 6f00 	ldrex	r6, [lr]
 8006326:	f026 0501 	bic.w	r5, r6, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800632a:	e84e 5000 	strex	r0, r5, [lr]
 800632e:	2800      	cmp	r0, #0
 8006330:	d1c0      	bne.n	80062b4 <HAL_UART_Receive+0x180>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006332:	6e27      	ldr	r7, [r4, #96]	@ 0x60
 8006334:	2f01      	cmp	r7, #1
 8006336:	f000 80c1 	beq.w	80064bc <HAL_UART_Receive+0x388>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800633a:	2000      	movs	r0, #0
  huart->RxState = HAL_UART_STATE_READY;
 800633c:	2220      	movs	r2, #32
 800633e:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006342:	66a0      	str	r0, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006344:	6620      	str	r0, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 8006346:	f884 0078 	strb.w	r0, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800634a:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800634e:	2320      	movs	r3, #32
 8006350:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
        return HAL_TIMEOUT;
 8006354:	2003      	movs	r0, #3
}
 8006356:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    UART_MASK_COMPUTATION(huart);
 800635a:	6920      	ldr	r0, [r4, #16]
 800635c:	bb10      	cbnz	r0, 80063a4 <HAL_UART_Receive+0x270>
 800635e:	464f      	mov	r7, r9
    uhMask = huart->Mask;
 8006360:	f240 15ff 	movw	r5, #511	@ 0x1ff
      pdata8bits  = NULL;
 8006364:	4681      	mov	r9, r0
 8006366:	e70f      	b.n	8006188 <HAL_UART_Receive+0x54>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006368:	8c93      	ldrh	r3, [r2, #36]	@ 0x24
 800636a:	402b      	ands	r3, r5
 800636c:	f827 3b02 	strh.w	r3, [r7], #2
      huart->RxXferCount--;
 8006370:	f8b4 e05a 	ldrh.w	lr, [r4, #90]	@ 0x5a
 8006374:	f10e 31ff 	add.w	r1, lr, #4294967295
 8006378:	b288      	uxth	r0, r1
 800637a:	f8a4 005a 	strh.w	r0, [r4, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 800637e:	f8b4 c05a 	ldrh.w	ip, [r4, #90]	@ 0x5a
 8006382:	fa1f f38c 	uxth.w	r3, ip
 8006386:	2b00      	cmp	r3, #0
 8006388:	f47f af07 	bne.w	800619a <HAL_UART_Receive+0x66>
 800638c:	e735      	b.n	80061fa <HAL_UART_Receive+0xc6>
    UART_MASK_COMPUTATION(huart);
 800638e:	f1b7 5f80 	cmp.w	r7, #268435456	@ 0x10000000
    uhMask = huart->Mask;
 8006392:	462f      	mov	r7, r5
    UART_MASK_COMPUTATION(huart);
 8006394:	f47f aef8 	bne.w	8006188 <HAL_UART_Receive+0x54>
 8006398:	6921      	ldr	r1, [r4, #16]
    uhMask = huart->Mask;
 800639a:	2900      	cmp	r1, #0
 800639c:	bf14      	ite	ne
 800639e:	253f      	movne	r5, #63	@ 0x3f
 80063a0:	257f      	moveq	r5, #127	@ 0x7f
 80063a2:	e6f1      	b.n	8006188 <HAL_UART_Receive+0x54>
      pdata16bits = NULL;
 80063a4:	462f      	mov	r7, r5
    uhMask = huart->Mask;
 80063a6:	25ff      	movs	r5, #255	@ 0xff
 80063a8:	e6ee      	b.n	8006188 <HAL_UART_Receive+0x54>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80063aa:	2708      	movs	r7, #8
 80063ac:	6217      	str	r7, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ae:	e852 8f00 	ldrex	r8, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063b2:	f428 7990 	bic.w	r9, r8, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b6:	e842 9300 	strex	r3, r9, [r2]
 80063ba:	b38b      	cbz	r3, 8006420 <HAL_UART_Receive+0x2ec>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063bc:	e852 1f00 	ldrex	r1, [r2]
 80063c0:	f421 7690 	bic.w	r6, r1, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c4:	e842 6500 	strex	r5, r6, [r2]
 80063c8:	b355      	cbz	r5, 8006420 <HAL_UART_Receive+0x2ec>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ca:	e852 0f00 	ldrex	r0, [r2]
 80063ce:	f420 7790 	bic.w	r7, r0, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d2:	e842 7300 	strex	r3, r7, [r2]
 80063d6:	b31b      	cbz	r3, 8006420 <HAL_UART_Receive+0x2ec>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063d8:	e852 1f00 	ldrex	r1, [r2]
 80063dc:	f421 7690 	bic.w	r6, r1, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e0:	e842 6500 	strex	r5, r6, [r2]
 80063e4:	b1e5      	cbz	r5, 8006420 <HAL_UART_Receive+0x2ec>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e6:	e852 0f00 	ldrex	r0, [r2]
 80063ea:	f420 7790 	bic.w	r7, r0, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ee:	e842 7300 	strex	r3, r7, [r2]
 80063f2:	b1ab      	cbz	r3, 8006420 <HAL_UART_Receive+0x2ec>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063f4:	e852 1f00 	ldrex	r1, [r2]
 80063f8:	f421 7690 	bic.w	r6, r1, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063fc:	e842 6500 	strex	r5, r6, [r2]
 8006400:	b175      	cbz	r5, 8006420 <HAL_UART_Receive+0x2ec>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006402:	e852 0f00 	ldrex	r0, [r2]
 8006406:	f420 7790 	bic.w	r7, r0, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800640a:	e842 7300 	strex	r3, r7, [r2]
 800640e:	b13b      	cbz	r3, 8006420 <HAL_UART_Receive+0x2ec>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006410:	e852 1f00 	ldrex	r1, [r2]
 8006414:	f421 7690 	bic.w	r6, r1, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006418:	e842 6500 	strex	r5, r6, [r2]
 800641c:	2d00      	cmp	r5, #0
 800641e:	d1c6      	bne.n	80063ae <HAL_UART_Receive+0x27a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006420:	f102 0e08 	add.w	lr, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006424:	e85e 0f00 	ldrex	r0, [lr]
 8006428:	f020 0701 	bic.w	r7, r0, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800642c:	e84e 7300 	strex	r3, r7, [lr]
 8006430:	b3ab      	cbz	r3, 800649e <HAL_UART_Receive+0x36a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006432:	f102 0908 	add.w	r9, r2, #8
 8006436:	e859 1f00 	ldrex	r1, [r9]
 800643a:	f021 0601 	bic.w	r6, r1, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800643e:	f102 0508 	add.w	r5, r2, #8
 8006442:	e845 6000 	strex	r0, r6, [r5]
 8006446:	b350      	cbz	r0, 800649e <HAL_UART_Receive+0x36a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006448:	e85e 7f00 	ldrex	r7, [lr]
 800644c:	f027 0301 	bic.w	r3, r7, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006450:	e84e 3100 	strex	r1, r3, [lr]
 8006454:	b319      	cbz	r1, 800649e <HAL_UART_Receive+0x36a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006456:	e85e 6f00 	ldrex	r6, [lr]
 800645a:	f026 0501 	bic.w	r5, r6, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800645e:	e84e 5000 	strex	r0, r5, [lr]
 8006462:	b1e0      	cbz	r0, 800649e <HAL_UART_Receive+0x36a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006464:	e85e 7f00 	ldrex	r7, [lr]
 8006468:	f027 0301 	bic.w	r3, r7, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800646c:	e84e 3100 	strex	r1, r3, [lr]
 8006470:	b1a9      	cbz	r1, 800649e <HAL_UART_Receive+0x36a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006472:	e85e 6f00 	ldrex	r6, [lr]
 8006476:	f026 0501 	bic.w	r5, r6, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800647a:	e84e 5000 	strex	r0, r5, [lr]
 800647e:	b170      	cbz	r0, 800649e <HAL_UART_Receive+0x36a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006480:	e85e 7f00 	ldrex	r7, [lr]
 8006484:	f027 0301 	bic.w	r3, r7, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006488:	e84e 3100 	strex	r1, r3, [lr]
 800648c:	b139      	cbz	r1, 800649e <HAL_UART_Receive+0x36a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800648e:	e85e 6f00 	ldrex	r6, [lr]
 8006492:	f026 0501 	bic.w	r5, r6, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006496:	e84e 5000 	strex	r0, r5, [lr]
 800649a:	2800      	cmp	r0, #0
 800649c:	d1c0      	bne.n	8006420 <HAL_UART_Receive+0x2ec>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800649e:	6e27      	ldr	r7, [r4, #96]	@ 0x60
 80064a0:	2f01      	cmp	r7, #1
 80064a2:	d053      	beq.n	800654c <HAL_UART_Receive+0x418>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064a4:	2000      	movs	r0, #0
  huart->RxState = HAL_UART_STATE_READY;
 80064a6:	2720      	movs	r7, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80064a8:	2208      	movs	r2, #8
  huart->RxState = HAL_UART_STATE_READY;
 80064aa:	f8c4 7080 	str.w	r7, [r4, #128]	@ 0x80
  huart->RxISR = NULL;
 80064ae:	66a0      	str	r0, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064b0:	6620      	str	r0, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 80064b2:	f884 0078 	strb.w	r0, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80064b6:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
          return HAL_ERROR;
 80064ba:	e748      	b.n	800634e <HAL_UART_Receive+0x21a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064bc:	e852 ef00 	ldrex	lr, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064c0:	f02e 0c10 	bic.w	ip, lr, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064c4:	e842 c300 	strex	r3, ip, [r2]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	f43f af36 	beq.w	800633a <HAL_UART_Receive+0x206>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ce:	e852 1f00 	ldrex	r1, [r2]
 80064d2:	f021 0610 	bic.w	r6, r1, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d6:	e842 6500 	strex	r5, r6, [r2]
 80064da:	2d00      	cmp	r5, #0
 80064dc:	f43f af2d 	beq.w	800633a <HAL_UART_Receive+0x206>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064e0:	e852 0f00 	ldrex	r0, [r2]
 80064e4:	f020 0710 	bic.w	r7, r0, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e8:	e842 7300 	strex	r3, r7, [r2]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	f43f af24 	beq.w	800633a <HAL_UART_Receive+0x206>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064f2:	e852 1f00 	ldrex	r1, [r2]
 80064f6:	f021 0610 	bic.w	r6, r1, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064fa:	e842 6500 	strex	r5, r6, [r2]
 80064fe:	2d00      	cmp	r5, #0
 8006500:	f43f af1b 	beq.w	800633a <HAL_UART_Receive+0x206>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006504:	e852 0f00 	ldrex	r0, [r2]
 8006508:	f020 0710 	bic.w	r7, r0, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800650c:	e842 7300 	strex	r3, r7, [r2]
 8006510:	2b00      	cmp	r3, #0
 8006512:	f43f af12 	beq.w	800633a <HAL_UART_Receive+0x206>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006516:	e852 1f00 	ldrex	r1, [r2]
 800651a:	f021 0610 	bic.w	r6, r1, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800651e:	e842 6500 	strex	r5, r6, [r2]
 8006522:	2d00      	cmp	r5, #0
 8006524:	f43f af09 	beq.w	800633a <HAL_UART_Receive+0x206>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006528:	e852 0f00 	ldrex	r0, [r2]
 800652c:	f020 0710 	bic.w	r7, r0, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006530:	e842 7300 	strex	r3, r7, [r2]
 8006534:	2b00      	cmp	r3, #0
 8006536:	f43f af00 	beq.w	800633a <HAL_UART_Receive+0x206>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800653a:	e852 1f00 	ldrex	r1, [r2]
 800653e:	f021 0610 	bic.w	r6, r1, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006542:	e842 6500 	strex	r5, r6, [r2]
 8006546:	2d00      	cmp	r5, #0
 8006548:	d1b8      	bne.n	80064bc <HAL_UART_Receive+0x388>
 800654a:	e6f6      	b.n	800633a <HAL_UART_Receive+0x206>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800654c:	e852 ef00 	ldrex	lr, [r2]
 8006550:	f02e 0c10 	bic.w	ip, lr, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006554:	e842 c300 	strex	r3, ip, [r2]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d0a3      	beq.n	80064a4 <HAL_UART_Receive+0x370>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800655c:	e852 1f00 	ldrex	r1, [r2]
 8006560:	f021 0610 	bic.w	r6, r1, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006564:	e842 6500 	strex	r5, r6, [r2]
 8006568:	2d00      	cmp	r5, #0
 800656a:	d09b      	beq.n	80064a4 <HAL_UART_Receive+0x370>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800656c:	e852 0f00 	ldrex	r0, [r2]
 8006570:	f020 0710 	bic.w	r7, r0, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006574:	e842 7300 	strex	r3, r7, [r2]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d093      	beq.n	80064a4 <HAL_UART_Receive+0x370>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800657c:	e852 1f00 	ldrex	r1, [r2]
 8006580:	f021 0610 	bic.w	r6, r1, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006584:	e842 6500 	strex	r5, r6, [r2]
 8006588:	2d00      	cmp	r5, #0
 800658a:	d08b      	beq.n	80064a4 <HAL_UART_Receive+0x370>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800658c:	e852 0f00 	ldrex	r0, [r2]
 8006590:	f020 0710 	bic.w	r7, r0, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006594:	e842 7300 	strex	r3, r7, [r2]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d083      	beq.n	80064a4 <HAL_UART_Receive+0x370>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800659c:	e852 1f00 	ldrex	r1, [r2]
 80065a0:	f021 0610 	bic.w	r6, r1, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065a4:	e842 6500 	strex	r5, r6, [r2]
 80065a8:	2d00      	cmp	r5, #0
 80065aa:	f43f af7b 	beq.w	80064a4 <HAL_UART_Receive+0x370>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ae:	e852 0f00 	ldrex	r0, [r2]
 80065b2:	f020 0710 	bic.w	r7, r0, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b6:	e842 7300 	strex	r3, r7, [r2]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	f43f af72 	beq.w	80064a4 <HAL_UART_Receive+0x370>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c0:	e852 1f00 	ldrex	r1, [r2]
 80065c4:	f021 0610 	bic.w	r6, r1, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c8:	e842 6500 	strex	r5, r6, [r2]
 80065cc:	2d00      	cmp	r5, #0
 80065ce:	d1bd      	bne.n	800654c <HAL_UART_Receive+0x418>
 80065d0:	e768      	b.n	80064a4 <HAL_UART_Receive+0x370>
 80065d2:	bf00      	nop

080065d4 <arm_split_rfft_q15>:
 80065d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065d8:	b083      	sub	sp, #12
 80065da:	f101 4580 	add.w	r5, r1, #1073741824	@ 0x40000000
 80065de:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80065e0:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 80065e2:	3d01      	subs	r5, #1
 80065e4:	eb04 06c1 	add.w	r6, r4, r1, lsl #3
 80065e8:	00ac      	lsls	r4, r5, #2
 80065ea:	9401      	str	r4, [sp, #4]
 80065ec:	1e4c      	subs	r4, r1, #1
 80065ee:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 80065f2:	eb02 0287 	add.w	r2, r2, r7, lsl #2
 80065f6:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 80065fa:	d02d      	beq.n	8006658 <arm_split_rfft_q15+0x84>
 80065fc:	2f01      	cmp	r7, #1
 80065fe:	f1a6 0c04 	sub.w	ip, r6, #4
 8006602:	f100 0604 	add.w	r6, r0, #4
 8006606:	d13e      	bne.n	8006686 <arm_split_rfft_q15+0xb2>
 8006608:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800660a:	f1ac 0104 	sub.w	r1, ip, #4
 800660e:	f107 0808 	add.w	r8, r7, #8
 8006612:	f856 7b04 	ldr.w	r7, [r6], #4
 8006616:	f852 9b04 	ldr.w	r9, [r2], #4
 800661a:	fb47 fc09 	smusd	ip, r7, r9
 800661e:	f855 e904 	ldr.w	lr, [r5], #-4
 8006622:	f853 ab04 	ldr.w	sl, [r3], #4
 8006626:	fb2e cc0a 	smlad	ip, lr, sl, ip
 800662a:	fb4e fe1a 	smusdx	lr, lr, sl
 800662e:	fb27 e719 	smladx	r7, r7, r9, lr
 8006632:	143f      	asrs	r7, r7, #16
 8006634:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 8006638:	f1c7 0e00 	rsb	lr, r7, #0
 800663c:	3c01      	subs	r4, #1
 800663e:	f828 7c02 	strh.w	r7, [r8, #-2]
 8006642:	f828 cc04 	strh.w	ip, [r8, #-4]
 8006646:	f1a1 0104 	sub.w	r1, r1, #4
 800664a:	f8a1 e00a 	strh.w	lr, [r1, #10]
 800664e:	f8a1 c008 	strh.w	ip, [r1, #8]
 8006652:	f108 0804 	add.w	r8, r8, #4
 8006656:	d1dc      	bne.n	8006612 <arm_split_rfft_q15+0x3e>
 8006658:	f9b0 1002 	ldrsh.w	r1, [r0, #2]
 800665c:	f9b0 3000 	ldrsh.w	r3, [r0]
 8006660:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8006662:	9a01      	ldr	r2, [sp, #4]
 8006664:	1a5b      	subs	r3, r3, r1
 8006666:	4422      	add	r2, r4
 8006668:	2100      	movs	r1, #0
 800666a:	105b      	asrs	r3, r3, #1
 800666c:	8093      	strh	r3, [r2, #4]
 800666e:	80d1      	strh	r1, [r2, #6]
 8006670:	f9b0 3000 	ldrsh.w	r3, [r0]
 8006674:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8006678:	8061      	strh	r1, [r4, #2]
 800667a:	4413      	add	r3, r2
 800667c:	105b      	asrs	r3, r3, #1
 800667e:	8023      	strh	r3, [r4, #0]
 8006680:	b003      	add	sp, #12
 8006682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006686:	ea4f 0b87 	mov.w	fp, r7, lsl #2
 800668a:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800668c:	f1ac 0104 	sub.w	r1, ip, #4
 8006690:	f107 0808 	add.w	r8, r7, #8
 8006694:	f856 7b04 	ldr.w	r7, [r6], #4
 8006698:	f8d2 9000 	ldr.w	r9, [r2]
 800669c:	fb47 fc09 	smusd	ip, r7, r9
 80066a0:	f855 e904 	ldr.w	lr, [r5], #-4
 80066a4:	f8d3 a000 	ldr.w	sl, [r3]
 80066a8:	fb2e cc0a 	smlad	ip, lr, sl, ip
 80066ac:	fb4e fe1a 	smusdx	lr, lr, sl
 80066b0:	fb27 e719 	smladx	r7, r7, r9, lr
 80066b4:	143f      	asrs	r7, r7, #16
 80066b6:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 80066ba:	f1c7 0e00 	rsb	lr, r7, #0
 80066be:	3c01      	subs	r4, #1
 80066c0:	f828 7c02 	strh.w	r7, [r8, #-2]
 80066c4:	f828 cc04 	strh.w	ip, [r8, #-4]
 80066c8:	445b      	add	r3, fp
 80066ca:	f8a1 e006 	strh.w	lr, [r1, #6]
 80066ce:	f8a1 c004 	strh.w	ip, [r1, #4]
 80066d2:	445a      	add	r2, fp
 80066d4:	f108 0804 	add.w	r8, r8, #4
 80066d8:	f1a1 0104 	sub.w	r1, r1, #4
 80066dc:	d1da      	bne.n	8006694 <arm_split_rfft_q15+0xc0>
 80066de:	e7bb      	b.n	8006658 <arm_split_rfft_q15+0x84>

080066e0 <arm_rfft_q15>:
 80066e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066e4:	f890 e004 	ldrb.w	lr, [r0, #4]
 80066e8:	6806      	ldr	r6, [r0, #0]
 80066ea:	f1be 0f01 	cmp.w	lr, #1
 80066ee:	4604      	mov	r4, r0
 80066f0:	b083      	sub	sp, #12
 80066f2:	6940      	ldr	r0, [r0, #20]
 80066f4:	4615      	mov	r5, r2
 80066f6:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80066fa:	460f      	mov	r7, r1
 80066fc:	d00f      	beq.n	800671e <arm_rfft_q15+0x3e>
 80066fe:	7963      	ldrb	r3, [r4, #5]
 8006700:	4672      	mov	r2, lr
 8006702:	f000 fa3f 	bl	8006b84 <arm_cfft_q15>
 8006706:	68a3      	ldr	r3, [r4, #8]
 8006708:	9301      	str	r3, [sp, #4]
 800670a:	9500      	str	r5, [sp, #0]
 800670c:	e9d4 2303 	ldrd	r2, r3, [r4, #12]
 8006710:	4631      	mov	r1, r6
 8006712:	4638      	mov	r0, r7
 8006714:	f7ff ff5e 	bl	80065d4 <arm_split_rfft_q15>
 8006718:	b003      	add	sp, #12
 800671a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800671e:	e9d4 3103 	ldrd	r3, r1, [r4, #12]
 8006722:	68a2      	ldr	r2, [r4, #8]
 8006724:	eb07 0c86 	add.w	ip, r7, r6, lsl #2
 8006728:	b30e      	cbz	r6, 800676e <arm_rfft_q15+0x8e>
 800672a:	2a01      	cmp	r2, #1
 800672c:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8006730:	d132      	bne.n	8006798 <arm_rfft_q15+0xb8>
 8006732:	46a9      	mov	r9, r5
 8006734:	f85c 8904 	ldr.w	r8, [ip], #-4
 8006738:	f851 2b04 	ldr.w	r2, [r1], #4
 800673c:	fb48 fa02 	smusd	sl, r8, r2
 8006740:	f857 bb04 	ldr.w	fp, [r7], #4
 8006744:	f853 eb04 	ldr.w	lr, [r3], #4
 8006748:	fb2b aa0e 	smlad	sl, fp, lr, sl
 800674c:	fb28 f812 	smuadx	r8, r8, r2
 8006750:	f1c8 0200 	rsb	r2, r8, #0
 8006754:	fb4e 2e1b 	smlsdx	lr, lr, fp, r2
 8006758:	ea4f 421e 	mov.w	r2, lr, lsr #16
 800675c:	0412      	lsls	r2, r2, #16
 800675e:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 8006762:	3e01      	subs	r6, #1
 8006764:	f849 2b04 	str.w	r2, [r9], #4
 8006768:	d1e4      	bne.n	8006734 <arm_rfft_q15+0x54>
 800676a:	f894 e004 	ldrb.w	lr, [r4, #4]
 800676e:	7963      	ldrb	r3, [r4, #5]
 8006770:	4672      	mov	r2, lr
 8006772:	4629      	mov	r1, r5
 8006774:	f000 fa06 	bl	8006b84 <arm_cfft_q15>
 8006778:	6823      	ldr	r3, [r4, #0]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d0cc      	beq.n	8006718 <arm_rfft_q15+0x38>
 800677e:	3d02      	subs	r5, #2
 8006780:	2100      	movs	r1, #0
 8006782:	f935 3f02 	ldrsh.w	r3, [r5, #2]!
 8006786:	005b      	lsls	r3, r3, #1
 8006788:	802b      	strh	r3, [r5, #0]
 800678a:	6823      	ldr	r3, [r4, #0]
 800678c:	3101      	adds	r1, #1
 800678e:	428b      	cmp	r3, r1
 8006790:	d8f7      	bhi.n	8006782 <arm_rfft_q15+0xa2>
 8006792:	b003      	add	sp, #12
 8006794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006798:	ee07 0a90 	vmov	s15, r0
 800679c:	46a8      	mov	r8, r5
 800679e:	f85c e904 	ldr.w	lr, [ip], #-4
 80067a2:	6808      	ldr	r0, [r1, #0]
 80067a4:	fb4e f900 	smusd	r9, lr, r0
 80067a8:	f857 ab04 	ldr.w	sl, [r7], #4
 80067ac:	681a      	ldr	r2, [r3, #0]
 80067ae:	fb2a 9902 	smlad	r9, sl, r2, r9
 80067b2:	fb2e fe10 	smuadx	lr, lr, r0
 80067b6:	f1ce 0e00 	rsb	lr, lr, #0
 80067ba:	fb42 e21a 	smlsdx	r2, r2, sl, lr
 80067be:	0c12      	lsrs	r2, r2, #16
 80067c0:	0412      	lsls	r2, r2, #16
 80067c2:	ea42 4219 	orr.w	r2, r2, r9, lsr #16
 80067c6:	3e01      	subs	r6, #1
 80067c8:	f848 2b04 	str.w	r2, [r8], #4
 80067cc:	4459      	add	r1, fp
 80067ce:	445b      	add	r3, fp
 80067d0:	d1e5      	bne.n	800679e <arm_rfft_q15+0xbe>
 80067d2:	ee17 0a90 	vmov	r0, s15
 80067d6:	e7c8      	b.n	800676a <arm_rfft_q15+0x8a>

080067d8 <arm_rfft_init_q15>:
 80067d8:	b430      	push	{r4, r5}
 80067da:	b289      	uxth	r1, r1
 80067dc:	4d31      	ldr	r5, [pc, #196]	@ (80068a4 <arm_rfft_init_q15+0xcc>)
 80067de:	4c32      	ldr	r4, [pc, #200]	@ (80068a8 <arm_rfft_init_q15+0xd0>)
 80067e0:	6001      	str	r1, [r0, #0]
 80067e2:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80067e6:	e9c0 5403 	strd	r5, r4, [r0, #12]
 80067ea:	7102      	strb	r2, [r0, #4]
 80067ec:	7143      	strb	r3, [r0, #5]
 80067ee:	d053      	beq.n	8006898 <arm_rfft_init_q15+0xc0>
 80067f0:	d91a      	bls.n	8006828 <arm_rfft_init_q15+0x50>
 80067f2:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 80067f6:	d033      	beq.n	8006860 <arm_rfft_init_q15+0x88>
 80067f8:	d909      	bls.n	800680e <arm_rfft_init_q15+0x36>
 80067fa:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 80067fe:	d12b      	bne.n	8006858 <arm_rfft_init_q15+0x80>
 8006800:	4b2a      	ldr	r3, [pc, #168]	@ (80068ac <arm_rfft_init_q15+0xd4>)
 8006802:	6143      	str	r3, [r0, #20]
 8006804:	2201      	movs	r2, #1
 8006806:	6082      	str	r2, [r0, #8]
 8006808:	2000      	movs	r0, #0
 800680a:	bc30      	pop	{r4, r5}
 800680c:	4770      	bx	lr
 800680e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006812:	d02c      	beq.n	800686e <arm_rfft_init_q15+0x96>
 8006814:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8006818:	d11e      	bne.n	8006858 <arm_rfft_init_q15+0x80>
 800681a:	4b25      	ldr	r3, [pc, #148]	@ (80068b0 <arm_rfft_init_q15+0xd8>)
 800681c:	6143      	str	r3, [r0, #20]
 800681e:	2204      	movs	r2, #4
 8006820:	6082      	str	r2, [r0, #8]
 8006822:	bc30      	pop	{r4, r5}
 8006824:	2000      	movs	r0, #0
 8006826:	4770      	bx	lr
 8006828:	2980      	cmp	r1, #128	@ 0x80
 800682a:	d027      	beq.n	800687c <arm_rfft_init_q15+0xa4>
 800682c:	d909      	bls.n	8006842 <arm_rfft_init_q15+0x6a>
 800682e:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8006832:	d111      	bne.n	8006858 <arm_rfft_init_q15+0x80>
 8006834:	4b1f      	ldr	r3, [pc, #124]	@ (80068b4 <arm_rfft_init_q15+0xdc>)
 8006836:	6143      	str	r3, [r0, #20]
 8006838:	2220      	movs	r2, #32
 800683a:	6082      	str	r2, [r0, #8]
 800683c:	bc30      	pop	{r4, r5}
 800683e:	2000      	movs	r0, #0
 8006840:	4770      	bx	lr
 8006842:	2920      	cmp	r1, #32
 8006844:	d021      	beq.n	800688a <arm_rfft_init_q15+0xb2>
 8006846:	2940      	cmp	r1, #64	@ 0x40
 8006848:	d106      	bne.n	8006858 <arm_rfft_init_q15+0x80>
 800684a:	4b1b      	ldr	r3, [pc, #108]	@ (80068b8 <arm_rfft_init_q15+0xe0>)
 800684c:	6143      	str	r3, [r0, #20]
 800684e:	2280      	movs	r2, #128	@ 0x80
 8006850:	6082      	str	r2, [r0, #8]
 8006852:	bc30      	pop	{r4, r5}
 8006854:	2000      	movs	r0, #0
 8006856:	4770      	bx	lr
 8006858:	f04f 30ff 	mov.w	r0, #4294967295
 800685c:	bc30      	pop	{r4, r5}
 800685e:	4770      	bx	lr
 8006860:	4b16      	ldr	r3, [pc, #88]	@ (80068bc <arm_rfft_init_q15+0xe4>)
 8006862:	6143      	str	r3, [r0, #20]
 8006864:	2202      	movs	r2, #2
 8006866:	6082      	str	r2, [r0, #8]
 8006868:	bc30      	pop	{r4, r5}
 800686a:	2000      	movs	r0, #0
 800686c:	4770      	bx	lr
 800686e:	4b14      	ldr	r3, [pc, #80]	@ (80068c0 <arm_rfft_init_q15+0xe8>)
 8006870:	6143      	str	r3, [r0, #20]
 8006872:	2208      	movs	r2, #8
 8006874:	6082      	str	r2, [r0, #8]
 8006876:	bc30      	pop	{r4, r5}
 8006878:	2000      	movs	r0, #0
 800687a:	4770      	bx	lr
 800687c:	4b11      	ldr	r3, [pc, #68]	@ (80068c4 <arm_rfft_init_q15+0xec>)
 800687e:	6143      	str	r3, [r0, #20]
 8006880:	2240      	movs	r2, #64	@ 0x40
 8006882:	6082      	str	r2, [r0, #8]
 8006884:	bc30      	pop	{r4, r5}
 8006886:	2000      	movs	r0, #0
 8006888:	4770      	bx	lr
 800688a:	4b0f      	ldr	r3, [pc, #60]	@ (80068c8 <arm_rfft_init_q15+0xf0>)
 800688c:	6143      	str	r3, [r0, #20]
 800688e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006892:	6082      	str	r2, [r0, #8]
 8006894:	2000      	movs	r0, #0
 8006896:	e7b8      	b.n	800680a <arm_rfft_init_q15+0x32>
 8006898:	4b0c      	ldr	r3, [pc, #48]	@ (80068cc <arm_rfft_init_q15+0xf4>)
 800689a:	6143      	str	r3, [r0, #20]
 800689c:	2210      	movs	r2, #16
 800689e:	6082      	str	r2, [r0, #8]
 80068a0:	2000      	movs	r0, #0
 80068a2:	e7b2      	b.n	800680a <arm_rfft_init_q15+0x32>
 80068a4:	0800c480 	.word	0x0800c480
 80068a8:	08010480 	.word	0x08010480
 80068ac:	08008658 	.word	0x08008658
 80068b0:	080085f8 	.word	0x080085f8
 80068b4:	08008608 	.word	0x08008608
 80068b8:	08008648 	.word	0x08008648
 80068bc:	08008628 	.word	0x08008628
 80068c0:	08008668 	.word	0x08008668
 80068c4:	08008678 	.word	0x08008678
 80068c8:	08008618 	.word	0x08008618
 80068cc:	08008638 	.word	0x08008638

080068d0 <arm_mult_q15>:
 80068d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068d4:	ea5f 0893 	movs.w	r8, r3, lsr #2
 80068d8:	d037      	beq.n	800694a <arm_mult_q15+0x7a>
 80068da:	4694      	mov	ip, r2
 80068dc:	460f      	mov	r7, r1
 80068de:	4606      	mov	r6, r0
 80068e0:	46c6      	mov	lr, r8
 80068e2:	f8d6 a000 	ldr.w	sl, [r6]
 80068e6:	683d      	ldr	r5, [r7, #0]
 80068e8:	6874      	ldr	r4, [r6, #4]
 80068ea:	f8d7 b004 	ldr.w	fp, [r7, #4]
 80068ee:	fb15 f93a 	smultt	r9, r5, sl
 80068f2:	ea4f 39e9 	mov.w	r9, r9, asr #15
 80068f6:	3608      	adds	r6, #8
 80068f8:	3708      	adds	r7, #8
 80068fa:	f309 090f 	ssat	r9, #16, r9
 80068fe:	fb1a fa05 	smulbb	sl, sl, r5
 8006902:	ea4f 3aea 	mov.w	sl, sl, asr #15
 8006906:	f30a 0a0f 	ssat	sl, #16, sl
 800690a:	fb1b f534 	smultt	r5, fp, r4
 800690e:	13ed      	asrs	r5, r5, #15
 8006910:	f305 050f 	ssat	r5, #16, r5
 8006914:	fb14 f40b 	smulbb	r4, r4, fp
 8006918:	13e4      	asrs	r4, r4, #15
 800691a:	f304 040f 	ssat	r4, #16, r4
 800691e:	fa1f fa8a 	uxth.w	sl, sl
 8006922:	b2a4      	uxth	r4, r4
 8006924:	ea4a 4909 	orr.w	r9, sl, r9, lsl #16
 8006928:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800692c:	f1be 0e01 	subs.w	lr, lr, #1
 8006930:	f8cc 9000 	str.w	r9, [ip]
 8006934:	f8cc 4004 	str.w	r4, [ip, #4]
 8006938:	f10c 0c08 	add.w	ip, ip, #8
 800693c:	d1d1      	bne.n	80068e2 <arm_mult_q15+0x12>
 800693e:	eb00 00c8 	add.w	r0, r0, r8, lsl #3
 8006942:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8006946:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 800694a:	f013 0303 	ands.w	r3, r3, #3
 800694e:	d01b      	beq.n	8006988 <arm_mult_q15+0xb8>
 8006950:	880c      	ldrh	r4, [r1, #0]
 8006952:	8805      	ldrh	r5, [r0, #0]
 8006954:	fb14 f405 	smulbb	r4, r4, r5
 8006958:	13e4      	asrs	r4, r4, #15
 800695a:	f304 040f 	ssat	r4, #16, r4
 800695e:	3b01      	subs	r3, #1
 8006960:	8014      	strh	r4, [r2, #0]
 8006962:	d011      	beq.n	8006988 <arm_mult_q15+0xb8>
 8006964:	884c      	ldrh	r4, [r1, #2]
 8006966:	8845      	ldrh	r5, [r0, #2]
 8006968:	fb14 f405 	smulbb	r4, r4, r5
 800696c:	13e4      	asrs	r4, r4, #15
 800696e:	f304 040f 	ssat	r4, #16, r4
 8006972:	2b01      	cmp	r3, #1
 8006974:	8054      	strh	r4, [r2, #2]
 8006976:	d007      	beq.n	8006988 <arm_mult_q15+0xb8>
 8006978:	8883      	ldrh	r3, [r0, #4]
 800697a:	8889      	ldrh	r1, [r1, #4]
 800697c:	fb13 f301 	smulbb	r3, r3, r1
 8006980:	13db      	asrs	r3, r3, #15
 8006982:	f303 030f 	ssat	r3, #16, r3
 8006986:	8093      	strh	r3, [r2, #4]
 8006988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800698c <arm_dot_prod_q15>:
 800698c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006990:	ea5f 0992 	movs.w	r9, r2, lsr #2
 8006994:	d036      	beq.n	8006a04 <arm_dot_prod_q15+0x78>
 8006996:	468e      	mov	lr, r1
 8006998:	4684      	mov	ip, r0
 800699a:	46c8      	mov	r8, r9
 800699c:	2600      	movs	r6, #0
 800699e:	2700      	movs	r7, #0
 80069a0:	f8dc a000 	ldr.w	sl, [ip]
 80069a4:	f8de b000 	ldr.w	fp, [lr]
 80069a8:	4635      	mov	r5, r6
 80069aa:	463c      	mov	r4, r7
 80069ac:	fbca 54cb 	smlald	r5, r4, sl, fp
 80069b0:	f8dc 6004 	ldr.w	r6, [ip, #4]
 80069b4:	f8de 7004 	ldr.w	r7, [lr, #4]
 80069b8:	f10c 0c08 	add.w	ip, ip, #8
 80069bc:	f10e 0e08 	add.w	lr, lr, #8
 80069c0:	fbc6 54c7 	smlald	r5, r4, r6, r7
 80069c4:	f1b8 0801 	subs.w	r8, r8, #1
 80069c8:	462e      	mov	r6, r5
 80069ca:	4627      	mov	r7, r4
 80069cc:	d1e8      	bne.n	80069a0 <arm_dot_prod_q15+0x14>
 80069ce:	eb01 01c9 	add.w	r1, r1, r9, lsl #3
 80069d2:	eb00 00c9 	add.w	r0, r0, r9, lsl #3
 80069d6:	f012 0203 	ands.w	r2, r2, #3
 80069da:	d00f      	beq.n	80069fc <arm_dot_prod_q15+0x70>
 80069dc:	880d      	ldrh	r5, [r1, #0]
 80069de:	8804      	ldrh	r4, [r0, #0]
 80069e0:	3a01      	subs	r2, #1
 80069e2:	fbc5 6784 	smlalbb	r6, r7, r5, r4
 80069e6:	d009      	beq.n	80069fc <arm_dot_prod_q15+0x70>
 80069e8:	884d      	ldrh	r5, [r1, #2]
 80069ea:	8844      	ldrh	r4, [r0, #2]
 80069ec:	2a01      	cmp	r2, #1
 80069ee:	fbc5 6784 	smlalbb	r6, r7, r5, r4
 80069f2:	d003      	beq.n	80069fc <arm_dot_prod_q15+0x70>
 80069f4:	8880      	ldrh	r0, [r0, #4]
 80069f6:	888a      	ldrh	r2, [r1, #4]
 80069f8:	fbc0 6782 	smlalbb	r6, r7, r0, r2
 80069fc:	e9c3 6700 	strd	r6, r7, [r3]
 8006a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a04:	2600      	movs	r6, #0
 8006a06:	2700      	movs	r7, #0
 8006a08:	e7e5      	b.n	80069d6 <arm_dot_prod_q15+0x4a>
 8006a0a:	bf00      	nop

08006a0c <arm_cfft_radix4by2_q15>:
 8006a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a10:	084d      	lsrs	r5, r1, #1
 8006a12:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 8006a16:	4616      	mov	r6, r2
 8006a18:	d047      	beq.n	8006aaa <arm_cfft_radix4by2_q15+0x9e>
 8006a1a:	4604      	mov	r4, r0
 8006a1c:	f8df 80a4 	ldr.w	r8, [pc, #164]	@ 8006ac4 <arm_cfft_radix4by2_q15+0xb8>
 8006a20:	4696      	mov	lr, r2
 8006a22:	4638      	mov	r0, r7
 8006a24:	4621      	mov	r1, r4
 8006a26:	462a      	mov	r2, r5
 8006a28:	f04f 0c00 	mov.w	ip, #0
 8006a2c:	680b      	ldr	r3, [r1, #0]
 8006a2e:	f8d0 a000 	ldr.w	sl, [r0]
 8006a32:	fa93 f32c 	shadd16	r3, r3, ip
 8006a36:	fa9a fa2c 	shadd16	sl, sl, ip
 8006a3a:	fa93 f92a 	shadd16	r9, r3, sl
 8006a3e:	fad3 fa1a 	qsub16	sl, r3, sl
 8006a42:	f85e 3b04 	ldr.w	r3, [lr], #4
 8006a46:	f841 9b04 	str.w	r9, [r1], #4
 8006a4a:	fb23 f90a 	smuad	r9, r3, sl
 8006a4e:	fb43 f31a 	smusdx	r3, r3, sl
 8006a52:	ea03 0308 	and.w	r3, r3, r8
 8006a56:	ea43 4319 	orr.w	r3, r3, r9, lsr #16
 8006a5a:	3a01      	subs	r2, #1
 8006a5c:	f840 3b04 	str.w	r3, [r0], #4
 8006a60:	d1e4      	bne.n	8006a2c <arm_cfft_radix4by2_q15+0x20>
 8006a62:	4629      	mov	r1, r5
 8006a64:	2302      	movs	r3, #2
 8006a66:	4632      	mov	r2, r6
 8006a68:	4620      	mov	r0, r4
 8006a6a:	f000 f8e9 	bl	8006c40 <arm_radix4_butterfly_q15>
 8006a6e:	4638      	mov	r0, r7
 8006a70:	4629      	mov	r1, r5
 8006a72:	4632      	mov	r2, r6
 8006a74:	2302      	movs	r3, #2
 8006a76:	f000 f8e3 	bl	8006c40 <arm_radix4_butterfly_q15>
 8006a7a:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8006a7e:	4620      	mov	r0, r4
 8006a80:	f9b0 6000 	ldrsh.w	r6, [r0]
 8006a84:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 8006a88:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 8006a8c:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
 8006a90:	0076      	lsls	r6, r6, #1
 8006a92:	0064      	lsls	r4, r4, #1
 8006a94:	0052      	lsls	r2, r2, #1
 8006a96:	005b      	lsls	r3, r3, #1
 8006a98:	8006      	strh	r6, [r0, #0]
 8006a9a:	8044      	strh	r4, [r0, #2]
 8006a9c:	8082      	strh	r2, [r0, #4]
 8006a9e:	80c3      	strh	r3, [r0, #6]
 8006aa0:	3008      	adds	r0, #8
 8006aa2:	4285      	cmp	r5, r0
 8006aa4:	d1ec      	bne.n	8006a80 <arm_cfft_radix4by2_q15+0x74>
 8006aa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006aaa:	4629      	mov	r1, r5
 8006aac:	2302      	movs	r3, #2
 8006aae:	f000 f8c7 	bl	8006c40 <arm_radix4_butterfly_q15>
 8006ab2:	4632      	mov	r2, r6
 8006ab4:	4629      	mov	r1, r5
 8006ab6:	4638      	mov	r0, r7
 8006ab8:	2302      	movs	r3, #2
 8006aba:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006abe:	f000 b8bf 	b.w	8006c40 <arm_radix4_butterfly_q15>
 8006ac2:	bf00      	nop
 8006ac4:	ffff0000 	.word	0xffff0000

08006ac8 <arm_cfft_radix4by2_inverse_q15>:
 8006ac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006acc:	084d      	lsrs	r5, r1, #1
 8006ace:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 8006ad2:	4616      	mov	r6, r2
 8006ad4:	d047      	beq.n	8006b66 <arm_cfft_radix4by2_inverse_q15+0x9e>
 8006ad6:	4604      	mov	r4, r0
 8006ad8:	f8df 80a4 	ldr.w	r8, [pc, #164]	@ 8006b80 <arm_cfft_radix4by2_inverse_q15+0xb8>
 8006adc:	4696      	mov	lr, r2
 8006ade:	4638      	mov	r0, r7
 8006ae0:	4621      	mov	r1, r4
 8006ae2:	462a      	mov	r2, r5
 8006ae4:	f04f 0c00 	mov.w	ip, #0
 8006ae8:	680b      	ldr	r3, [r1, #0]
 8006aea:	f8d0 a000 	ldr.w	sl, [r0]
 8006aee:	fa93 f32c 	shadd16	r3, r3, ip
 8006af2:	fa9a fa2c 	shadd16	sl, sl, ip
 8006af6:	fa93 f92a 	shadd16	r9, r3, sl
 8006afa:	fad3 fa1a 	qsub16	sl, r3, sl
 8006afe:	f85e 3b04 	ldr.w	r3, [lr], #4
 8006b02:	f841 9b04 	str.w	r9, [r1], #4
 8006b06:	fb43 f90a 	smusd	r9, r3, sl
 8006b0a:	fb23 f31a 	smuadx	r3, r3, sl
 8006b0e:	ea03 0308 	and.w	r3, r3, r8
 8006b12:	ea43 4319 	orr.w	r3, r3, r9, lsr #16
 8006b16:	3a01      	subs	r2, #1
 8006b18:	f840 3b04 	str.w	r3, [r0], #4
 8006b1c:	d1e4      	bne.n	8006ae8 <arm_cfft_radix4by2_inverse_q15+0x20>
 8006b1e:	4629      	mov	r1, r5
 8006b20:	2302      	movs	r3, #2
 8006b22:	4632      	mov	r2, r6
 8006b24:	4620      	mov	r0, r4
 8006b26:	f000 fa35 	bl	8006f94 <arm_radix4_butterfly_inverse_q15>
 8006b2a:	4638      	mov	r0, r7
 8006b2c:	4629      	mov	r1, r5
 8006b2e:	4632      	mov	r2, r6
 8006b30:	2302      	movs	r3, #2
 8006b32:	f000 fa2f 	bl	8006f94 <arm_radix4_butterfly_inverse_q15>
 8006b36:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8006b3a:	4620      	mov	r0, r4
 8006b3c:	f9b0 6000 	ldrsh.w	r6, [r0]
 8006b40:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 8006b44:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 8006b48:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
 8006b4c:	0076      	lsls	r6, r6, #1
 8006b4e:	0064      	lsls	r4, r4, #1
 8006b50:	0052      	lsls	r2, r2, #1
 8006b52:	005b      	lsls	r3, r3, #1
 8006b54:	8006      	strh	r6, [r0, #0]
 8006b56:	8044      	strh	r4, [r0, #2]
 8006b58:	8082      	strh	r2, [r0, #4]
 8006b5a:	80c3      	strh	r3, [r0, #6]
 8006b5c:	3008      	adds	r0, #8
 8006b5e:	4285      	cmp	r5, r0
 8006b60:	d1ec      	bne.n	8006b3c <arm_cfft_radix4by2_inverse_q15+0x74>
 8006b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b66:	4629      	mov	r1, r5
 8006b68:	2302      	movs	r3, #2
 8006b6a:	f000 fa13 	bl	8006f94 <arm_radix4_butterfly_inverse_q15>
 8006b6e:	4632      	mov	r2, r6
 8006b70:	4629      	mov	r1, r5
 8006b72:	4638      	mov	r0, r7
 8006b74:	2302      	movs	r3, #2
 8006b76:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b7a:	f000 ba0b 	b.w	8006f94 <arm_radix4_butterfly_inverse_q15>
 8006b7e:	bf00      	nop
 8006b80:	ffff0000 	.word	0xffff0000

08006b84 <arm_cfft_q15>:
 8006b84:	b5e0      	push	{r5, r6, r7, lr}
 8006b86:	2a01      	cmp	r2, #1
 8006b88:	460f      	mov	r7, r1
 8006b8a:	4605      	mov	r5, r0
 8006b8c:	8801      	ldrh	r1, [r0, #0]
 8006b8e:	461e      	mov	r6, r3
 8006b90:	d02f      	beq.n	8006bf2 <arm_cfft_q15+0x6e>
 8006b92:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8006b96:	d026      	beq.n	8006be6 <arm_cfft_q15+0x62>
 8006b98:	d908      	bls.n	8006bac <arm_cfft_q15+0x28>
 8006b9a:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8006b9e:	d017      	beq.n	8006bd0 <arm_cfft_q15+0x4c>
 8006ba0:	d91b      	bls.n	8006bda <arm_cfft_q15+0x56>
 8006ba2:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8006ba6:	d01e      	beq.n	8006be6 <arm_cfft_q15+0x62>
 8006ba8:	b93e      	cbnz	r6, 8006bba <arm_cfft_q15+0x36>
 8006baa:	bde0      	pop	{r5, r6, r7, pc}
 8006bac:	2940      	cmp	r1, #64	@ 0x40
 8006bae:	d01a      	beq.n	8006be6 <arm_cfft_q15+0x62>
 8006bb0:	d90a      	bls.n	8006bc8 <arm_cfft_q15+0x44>
 8006bb2:	2980      	cmp	r1, #128	@ 0x80
 8006bb4:	d00c      	beq.n	8006bd0 <arm_cfft_q15+0x4c>
 8006bb6:	2e00      	cmp	r6, #0
 8006bb8:	d0f7      	beq.n	8006baa <arm_cfft_q15+0x26>
 8006bba:	68aa      	ldr	r2, [r5, #8]
 8006bbc:	89a9      	ldrh	r1, [r5, #12]
 8006bbe:	4638      	mov	r0, r7
 8006bc0:	e8bd 40e0 	ldmia.w	sp!, {r5, r6, r7, lr}
 8006bc4:	f000 bb90 	b.w	80072e8 <arm_bitreversal_16>
 8006bc8:	2910      	cmp	r1, #16
 8006bca:	d00c      	beq.n	8006be6 <arm_cfft_q15+0x62>
 8006bcc:	2920      	cmp	r1, #32
 8006bce:	d1eb      	bne.n	8006ba8 <arm_cfft_q15+0x24>
 8006bd0:	686a      	ldr	r2, [r5, #4]
 8006bd2:	4638      	mov	r0, r7
 8006bd4:	f7ff ff1a 	bl	8006a0c <arm_cfft_radix4by2_q15>
 8006bd8:	e7e6      	b.n	8006ba8 <arm_cfft_q15+0x24>
 8006bda:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8006bde:	d0f7      	beq.n	8006bd0 <arm_cfft_q15+0x4c>
 8006be0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006be4:	d1e0      	bne.n	8006ba8 <arm_cfft_q15+0x24>
 8006be6:	686a      	ldr	r2, [r5, #4]
 8006be8:	2301      	movs	r3, #1
 8006bea:	4638      	mov	r0, r7
 8006bec:	f000 f828 	bl	8006c40 <arm_radix4_butterfly_q15>
 8006bf0:	e7da      	b.n	8006ba8 <arm_cfft_q15+0x24>
 8006bf2:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8006bf6:	d01d      	beq.n	8006c34 <arm_cfft_q15+0xb0>
 8006bf8:	d907      	bls.n	8006c0a <arm_cfft_q15+0x86>
 8006bfa:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8006bfe:	d00e      	beq.n	8006c1e <arm_cfft_q15+0x9a>
 8006c00:	d912      	bls.n	8006c28 <arm_cfft_q15+0xa4>
 8006c02:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8006c06:	d1cf      	bne.n	8006ba8 <arm_cfft_q15+0x24>
 8006c08:	e014      	b.n	8006c34 <arm_cfft_q15+0xb0>
 8006c0a:	2940      	cmp	r1, #64	@ 0x40
 8006c0c:	d012      	beq.n	8006c34 <arm_cfft_q15+0xb0>
 8006c0e:	d902      	bls.n	8006c16 <arm_cfft_q15+0x92>
 8006c10:	2980      	cmp	r1, #128	@ 0x80
 8006c12:	d004      	beq.n	8006c1e <arm_cfft_q15+0x9a>
 8006c14:	e7c8      	b.n	8006ba8 <arm_cfft_q15+0x24>
 8006c16:	2910      	cmp	r1, #16
 8006c18:	d00c      	beq.n	8006c34 <arm_cfft_q15+0xb0>
 8006c1a:	2920      	cmp	r1, #32
 8006c1c:	d1c4      	bne.n	8006ba8 <arm_cfft_q15+0x24>
 8006c1e:	686a      	ldr	r2, [r5, #4]
 8006c20:	4638      	mov	r0, r7
 8006c22:	f7ff ff51 	bl	8006ac8 <arm_cfft_radix4by2_inverse_q15>
 8006c26:	e7bf      	b.n	8006ba8 <arm_cfft_q15+0x24>
 8006c28:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8006c2c:	d0f7      	beq.n	8006c1e <arm_cfft_q15+0x9a>
 8006c2e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006c32:	d1b9      	bne.n	8006ba8 <arm_cfft_q15+0x24>
 8006c34:	686a      	ldr	r2, [r5, #4]
 8006c36:	2301      	movs	r3, #1
 8006c38:	4638      	mov	r0, r7
 8006c3a:	f000 f9ab 	bl	8006f94 <arm_radix4_butterfly_inverse_q15>
 8006c3e:	e7b3      	b.n	8006ba8 <arm_cfft_q15+0x24>

08006c40 <arm_radix4_butterfly_q15>:
 8006c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c44:	b093      	sub	sp, #76	@ 0x4c
 8006c46:	f021 0a03 	bic.w	sl, r1, #3
 8006c4a:	eb00 0c4a 	add.w	ip, r0, sl, lsl #1
 8006c4e:	9210      	str	r2, [sp, #64]	@ 0x40
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	ea4f 0291 	mov.w	r2, r1, lsr #2
 8006c56:	eb0c 050a 	add.w	r5, ip, sl
 8006c5a:	9101      	str	r1, [sp, #4]
 8006c5c:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006c5e:	9303      	str	r3, [sp, #12]
 8006c60:	4482      	add	sl, r0
 8006c62:	9211      	str	r2, [sp, #68]	@ 0x44
 8006c64:	f040 8124 	bne.w	8006eb0 <arm_radix4_butterfly_q15+0x270>
 8006c68:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8006c6a:	f8df e324 	ldr.w	lr, [pc, #804]	@ 8006f90 <arm_radix4_butterfly_q15+0x350>
 8006c6e:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 8006c70:	f8cd a008 	str.w	sl, [sp, #8]
 8006c74:	4693      	mov	fp, r2
 8006c76:	4690      	mov	r8, r2
 8006c78:	4657      	mov	r7, sl
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	4691      	mov	r9, r2
 8006c7e:	6830      	ldr	r0, [r6, #0]
 8006c80:	f8dc 2000 	ldr.w	r2, [ip]
 8006c84:	6839      	ldr	r1, [r7, #0]
 8006c86:	fa90 f023 	shadd16	r0, r0, r3
 8006c8a:	fa91 f123 	shadd16	r1, r1, r3
 8006c8e:	fa90 f023 	shadd16	r0, r0, r3
 8006c92:	fa91 fa23 	shadd16	sl, r1, r3
 8006c96:	fa92 f223 	shadd16	r2, r2, r3
 8006c9a:	6829      	ldr	r1, [r5, #0]
 8006c9c:	fa92 f223 	shadd16	r2, r2, r3
 8006ca0:	fa91 f123 	shadd16	r1, r1, r3
 8006ca4:	fa90 f412 	qadd16	r4, r0, r2
 8006ca8:	fa91 f123 	shadd16	r1, r1, r3
 8006cac:	fa9a f111 	qadd16	r1, sl, r1
 8006cb0:	fa94 fa21 	shadd16	sl, r4, r1
 8006cb4:	f846 ab04 	str.w	sl, [r6], #4
 8006cb8:	fad4 f411 	qsub16	r4, r4, r1
 8006cbc:	fad0 f212 	qsub16	r2, r0, r2
 8006cc0:	f85b 1b08 	ldr.w	r1, [fp], #8
 8006cc4:	fb21 f004 	smuad	r0, r1, r4
 8006cc8:	fb41 f114 	smusdx	r1, r1, r4
 8006ccc:	ea01 010e 	and.w	r1, r1, lr
 8006cd0:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8006cd4:	6838      	ldr	r0, [r7, #0]
 8006cd6:	f847 1b04 	str.w	r1, [r7], #4
 8006cda:	fa90 f023 	shadd16	r0, r0, r3
 8006cde:	682c      	ldr	r4, [r5, #0]
 8006ce0:	fa90 f023 	shadd16	r0, r0, r3
 8006ce4:	fa94 f423 	shadd16	r4, r4, r3
 8006ce8:	f859 1b04 	ldr.w	r1, [r9], #4
 8006cec:	fa94 f423 	shadd16	r4, r4, r3
 8006cf0:	fad0 f014 	qsub16	r0, r0, r4
 8006cf4:	faa2 f410 	qasx	r4, r2, r0
 8006cf8:	fae2 f210 	qsax	r2, r2, r0
 8006cfc:	fb21 fa02 	smuad	sl, r1, r2
 8006d00:	fb41 f212 	smusdx	r2, r1, r2
 8006d04:	ea02 020e 	and.w	r2, r2, lr
 8006d08:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 8006d0c:	f84c 2b04 	str.w	r2, [ip], #4
 8006d10:	f858 2b0c 	ldr.w	r2, [r8], #12
 8006d14:	fb22 f104 	smuad	r1, r2, r4
 8006d18:	fb42 f214 	smusdx	r2, r2, r4
 8006d1c:	ea02 020e 	and.w	r2, r2, lr
 8006d20:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 8006d24:	f845 2b04 	str.w	r2, [r5], #4
 8006d28:	9a02      	ldr	r2, [sp, #8]
 8006d2a:	42b2      	cmp	r2, r6
 8006d2c:	d1a7      	bne.n	8006c7e <arm_radix4_butterfly_q15+0x3e>
 8006d2e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006d30:	9b03      	ldr	r3, [sp, #12]
 8006d32:	2a04      	cmp	r2, #4
 8006d34:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006d38:	f240 8127 	bls.w	8006f8a <arm_radix4_butterfly_q15+0x34a>
 8006d3c:	f8df a250 	ldr.w	sl, [pc, #592]	@ 8006f90 <arm_radix4_butterfly_q15+0x350>
 8006d40:	920e      	str	r2, [sp, #56]	@ 0x38
 8006d42:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006d44:	9102      	str	r1, [sp, #8]
 8006d46:	4608      	mov	r0, r1
 8006d48:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8006d4c:	0889      	lsrs	r1, r1, #2
 8006d4e:	0092      	lsls	r2, r2, #2
 8006d50:	0086      	lsls	r6, r0, #2
 8006d52:	9801      	ldr	r0, [sp, #4]
 8006d54:	920d      	str	r2, [sp, #52]	@ 0x34
 8006d56:	008c      	lsls	r4, r1, #2
 8006d58:	009a      	lsls	r2, r3, #2
 8006d5a:	00db      	lsls	r3, r3, #3
 8006d5c:	4288      	cmp	r0, r1
 8006d5e:	940a      	str	r4, [sp, #40]	@ 0x28
 8006d60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d62:	4604      	mov	r4, r0
 8006d64:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006d66:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8006d68:	910e      	str	r1, [sp, #56]	@ 0x38
 8006d6a:	bf28      	it	cs
 8006d6c:	460c      	movcs	r4, r1
 8006d6e:	e9cd 0305 	strd	r0, r3, [sp, #20]
 8006d72:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8006d76:	9308      	str	r3, [sp, #32]
 8006d78:	9307      	str	r3, [sp, #28]
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	940c      	str	r4, [sp, #48]	@ 0x30
 8006d7e:	9104      	str	r1, [sp, #16]
 8006d80:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d82:	9303      	str	r3, [sp, #12]
 8006d84:	9b08      	ldr	r3, [sp, #32]
 8006d86:	9a05      	ldr	r2, [sp, #20]
 8006d88:	f8d3 9000 	ldr.w	r9, [r3]
 8006d8c:	9b07      	ldr	r3, [sp, #28]
 8006d8e:	9f03      	ldr	r7, [sp, #12]
 8006d90:	f8d3 8000 	ldr.w	r8, [r3]
 8006d94:	9b06      	ldr	r3, [sp, #24]
 8006d96:	f8d3 e000 	ldr.w	lr, [r3]
 8006d9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d9c:	4615      	mov	r5, r2
 8006d9e:	1898      	adds	r0, r3, r2
 8006da0:	9a04      	ldr	r2, [sp, #16]
 8006da2:	4614      	mov	r4, r2
 8006da4:	1899      	adds	r1, r3, r2
 8006da6:	682a      	ldr	r2, [r5, #0]
 8006da8:	6823      	ldr	r3, [r4, #0]
 8006daa:	f8d0 b000 	ldr.w	fp, [r0]
 8006dae:	fa92 fc13 	qadd16	ip, r2, r3
 8006db2:	fad2 f213 	qsub16	r2, r2, r3
 8006db6:	680b      	ldr	r3, [r1, #0]
 8006db8:	fa9b f313 	qadd16	r3, fp, r3
 8006dbc:	fa9c fb23 	shadd16	fp, ip, r3
 8006dc0:	fadc f323 	shsub16	r3, ip, r3
 8006dc4:	f04f 0c00 	mov.w	ip, #0
 8006dc8:	fa9b fb2c 	shadd16	fp, fp, ip
 8006dcc:	f8c5 b000 	str.w	fp, [r5]
 8006dd0:	4435      	add	r5, r6
 8006dd2:	fb28 fb03 	smuad	fp, r8, r3
 8006dd6:	fb48 f313 	smusdx	r3, r8, r3
 8006dda:	ea03 030a 	and.w	r3, r3, sl
 8006dde:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 8006de2:	f8d0 b000 	ldr.w	fp, [r0]
 8006de6:	6003      	str	r3, [r0, #0]
 8006de8:	f8d1 c000 	ldr.w	ip, [r1]
 8006dec:	fadb fc1c 	qsub16	ip, fp, ip
 8006df0:	4430      	add	r0, r6
 8006df2:	faa2 f32c 	shasx	r3, r2, ip
 8006df6:	fae2 f22c 	shsax	r2, r2, ip
 8006dfa:	fb29 fc02 	smuad	ip, r9, r2
 8006dfe:	fb49 f212 	smusdx	r2, r9, r2
 8006e02:	ea02 020a 	and.w	r2, r2, sl
 8006e06:	ea42 421c 	orr.w	r2, r2, ip, lsr #16
 8006e0a:	6022      	str	r2, [r4, #0]
 8006e0c:	4434      	add	r4, r6
 8006e0e:	fb2e f203 	smuad	r2, lr, r3
 8006e12:	fb4e f313 	smusdx	r3, lr, r3
 8006e16:	ea03 030a 	and.w	r3, r3, sl
 8006e1a:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 8006e1e:	9a02      	ldr	r2, [sp, #8]
 8006e20:	600b      	str	r3, [r1, #0]
 8006e22:	9b01      	ldr	r3, [sp, #4]
 8006e24:	4417      	add	r7, r2
 8006e26:	42bb      	cmp	r3, r7
 8006e28:	4431      	add	r1, r6
 8006e2a:	d8bc      	bhi.n	8006da6 <arm_radix4_butterfly_q15+0x166>
 8006e2c:	e9dd 2108 	ldrd	r2, r1, [sp, #32]
 8006e30:	440a      	add	r2, r1
 8006e32:	9208      	str	r2, [sp, #32]
 8006e34:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e36:	9a07      	ldr	r2, [sp, #28]
 8006e38:	9b03      	ldr	r3, [sp, #12]
 8006e3a:	440a      	add	r2, r1
 8006e3c:	9207      	str	r2, [sp, #28]
 8006e3e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006e40:	9a06      	ldr	r2, [sp, #24]
 8006e42:	440a      	add	r2, r1
 8006e44:	9206      	str	r2, [sp, #24]
 8006e46:	9a05      	ldr	r2, [sp, #20]
 8006e48:	3204      	adds	r2, #4
 8006e4a:	9205      	str	r2, [sp, #20]
 8006e4c:	9a04      	ldr	r2, [sp, #16]
 8006e4e:	3204      	adds	r2, #4
 8006e50:	9204      	str	r2, [sp, #16]
 8006e52:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006e54:	3301      	adds	r3, #1
 8006e56:	4293      	cmp	r3, r2
 8006e58:	9303      	str	r3, [sp, #12]
 8006e5a:	d393      	bcc.n	8006d84 <arm_radix4_butterfly_q15+0x144>
 8006e5c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e60:	2a04      	cmp	r2, #4
 8006e62:	f63f af6e 	bhi.w	8006d42 <arm_radix4_butterfly_q15+0x102>
 8006e66:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8006e68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e6a:	689d      	ldr	r5, [r3, #8]
 8006e6c:	68de      	ldr	r6, [r3, #12]
 8006e6e:	681a      	ldr	r2, [r3, #0]
 8006e70:	6859      	ldr	r1, [r3, #4]
 8006e72:	fa92 f015 	qadd16	r0, r2, r5
 8006e76:	3c01      	subs	r4, #1
 8006e78:	fad2 f215 	qsub16	r2, r2, r5
 8006e7c:	f103 0310 	add.w	r3, r3, #16
 8006e80:	fa91 f516 	qadd16	r5, r1, r6
 8006e84:	fad1 f116 	qsub16	r1, r1, r6
 8006e88:	fa90 f625 	shadd16	r6, r0, r5
 8006e8c:	fad0 f025 	shsub16	r0, r0, r5
 8006e90:	f843 6c10 	str.w	r6, [r3, #-16]
 8006e94:	f843 0c0c 	str.w	r0, [r3, #-12]
 8006e98:	fae2 f021 	shsax	r0, r2, r1
 8006e9c:	faa2 f221 	shasx	r2, r2, r1
 8006ea0:	f843 0c08 	str.w	r0, [r3, #-8]
 8006ea4:	f843 2c04 	str.w	r2, [r3, #-4]
 8006ea8:	d1df      	bne.n	8006e6a <arm_radix4_butterfly_q15+0x22a>
 8006eaa:	b013      	add	sp, #76	@ 0x4c
 8006eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eb0:	2400      	movs	r4, #0
 8006eb2:	f8df e0dc 	ldr.w	lr, [pc, #220]	@ 8006f90 <arm_radix4_butterfly_q15+0x350>
 8006eb6:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8006eb8:	4623      	mov	r3, r4
 8006eba:	4680      	mov	r8, r0
 8006ebc:	4691      	mov	r9, r2
 8006ebe:	f8d8 0000 	ldr.w	r0, [r8]
 8006ec2:	f8dc 2000 	ldr.w	r2, [ip]
 8006ec6:	f8da 1000 	ldr.w	r1, [sl]
 8006eca:	fa90 f023 	shadd16	r0, r0, r3
 8006ece:	fa91 f123 	shadd16	r1, r1, r3
 8006ed2:	fa90 f023 	shadd16	r0, r0, r3
 8006ed6:	fa91 fb23 	shadd16	fp, r1, r3
 8006eda:	fa92 f223 	shadd16	r2, r2, r3
 8006ede:	6829      	ldr	r1, [r5, #0]
 8006ee0:	fa92 f223 	shadd16	r2, r2, r3
 8006ee4:	fa91 f123 	shadd16	r1, r1, r3
 8006ee8:	fa90 f612 	qadd16	r6, r0, r2
 8006eec:	fa91 f123 	shadd16	r1, r1, r3
 8006ef0:	fa9b f111 	qadd16	r1, fp, r1
 8006ef4:	fa96 fb21 	shadd16	fp, r6, r1
 8006ef8:	f848 bb04 	str.w	fp, [r8], #4
 8006efc:	fad6 f611 	qsub16	r6, r6, r1
 8006f00:	fad0 f212 	qsub16	r2, r0, r2
 8006f04:	f857 1034 	ldr.w	r1, [r7, r4, lsl #3]
 8006f08:	fb21 f006 	smuad	r0, r1, r6
 8006f0c:	fb41 f116 	smusdx	r1, r1, r6
 8006f10:	ea01 010e 	and.w	r1, r1, lr
 8006f14:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8006f18:	f8da 0000 	ldr.w	r0, [sl]
 8006f1c:	f84a 1b04 	str.w	r1, [sl], #4
 8006f20:	fa90 f023 	shadd16	r0, r0, r3
 8006f24:	682e      	ldr	r6, [r5, #0]
 8006f26:	fa90 f023 	shadd16	r0, r0, r3
 8006f2a:	fa96 f623 	shadd16	r6, r6, r3
 8006f2e:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8006f32:	fa96 f623 	shadd16	r6, r6, r3
 8006f36:	fad0 f016 	qsub16	r0, r0, r6
 8006f3a:	faa2 f610 	qasx	r6, r2, r0
 8006f3e:	fae2 f210 	qsax	r2, r2, r0
 8006f42:	fb21 fb02 	smuad	fp, r1, r2
 8006f46:	fb41 f212 	smusdx	r2, r1, r2
 8006f4a:	ea02 020e 	and.w	r2, r2, lr
 8006f4e:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
 8006f52:	f84c 2b04 	str.w	r2, [ip], #4
 8006f56:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8006f5a:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8006f5e:	fb22 f106 	smuad	r1, r2, r6
 8006f62:	fb42 f216 	smusdx	r2, r2, r6
 8006f66:	ea02 020e 	and.w	r2, r2, lr
 8006f6a:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 8006f6e:	f845 2b04 	str.w	r2, [r5], #4
 8006f72:	9a03      	ldr	r2, [sp, #12]
 8006f74:	f1b9 0901 	subs.w	r9, r9, #1
 8006f78:	4414      	add	r4, r2
 8006f7a:	d1a0      	bne.n	8006ebe <arm_radix4_butterfly_q15+0x27e>
 8006f7c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006f7e:	9b03      	ldr	r3, [sp, #12]
 8006f80:	2a04      	cmp	r2, #4
 8006f82:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006f86:	f63f aed9 	bhi.w	8006d3c <arm_radix4_butterfly_q15+0xfc>
 8006f8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f8c:	4614      	mov	r4, r2
 8006f8e:	e76c      	b.n	8006e6a <arm_radix4_butterfly_q15+0x22a>
 8006f90:	ffff0000 	.word	0xffff0000

08006f94 <arm_radix4_butterfly_inverse_q15>:
 8006f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f98:	b093      	sub	sp, #76	@ 0x4c
 8006f9a:	f021 0a03 	bic.w	sl, r1, #3
 8006f9e:	eb00 0c4a 	add.w	ip, r0, sl, lsl #1
 8006fa2:	9210      	str	r2, [sp, #64]	@ 0x40
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	ea4f 0291 	mov.w	r2, r1, lsr #2
 8006faa:	eb0c 050a 	add.w	r5, ip, sl
 8006fae:	9101      	str	r1, [sp, #4]
 8006fb0:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006fb2:	9303      	str	r3, [sp, #12]
 8006fb4:	4482      	add	sl, r0
 8006fb6:	9211      	str	r2, [sp, #68]	@ 0x44
 8006fb8:	f040 8124 	bne.w	8007204 <arm_radix4_butterfly_inverse_q15+0x270>
 8006fbc:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8006fbe:	f8df e324 	ldr.w	lr, [pc, #804]	@ 80072e4 <arm_radix4_butterfly_inverse_q15+0x350>
 8006fc2:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 8006fc4:	f8cd a008 	str.w	sl, [sp, #8]
 8006fc8:	4693      	mov	fp, r2
 8006fca:	4690      	mov	r8, r2
 8006fcc:	4657      	mov	r7, sl
 8006fce:	2300      	movs	r3, #0
 8006fd0:	4691      	mov	r9, r2
 8006fd2:	6830      	ldr	r0, [r6, #0]
 8006fd4:	f8dc 2000 	ldr.w	r2, [ip]
 8006fd8:	6839      	ldr	r1, [r7, #0]
 8006fda:	fa90 f023 	shadd16	r0, r0, r3
 8006fde:	fa91 f123 	shadd16	r1, r1, r3
 8006fe2:	fa90 f023 	shadd16	r0, r0, r3
 8006fe6:	fa91 fa23 	shadd16	sl, r1, r3
 8006fea:	fa92 f223 	shadd16	r2, r2, r3
 8006fee:	6829      	ldr	r1, [r5, #0]
 8006ff0:	fa92 f223 	shadd16	r2, r2, r3
 8006ff4:	fa91 f123 	shadd16	r1, r1, r3
 8006ff8:	fa90 f412 	qadd16	r4, r0, r2
 8006ffc:	fa91 f123 	shadd16	r1, r1, r3
 8007000:	fa9a f111 	qadd16	r1, sl, r1
 8007004:	fa94 fa21 	shadd16	sl, r4, r1
 8007008:	f846 ab04 	str.w	sl, [r6], #4
 800700c:	fad4 f411 	qsub16	r4, r4, r1
 8007010:	fad0 f212 	qsub16	r2, r0, r2
 8007014:	f85b 1b08 	ldr.w	r1, [fp], #8
 8007018:	fb41 f004 	smusd	r0, r1, r4
 800701c:	fb21 f114 	smuadx	r1, r1, r4
 8007020:	ea01 010e 	and.w	r1, r1, lr
 8007024:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8007028:	6838      	ldr	r0, [r7, #0]
 800702a:	f847 1b04 	str.w	r1, [r7], #4
 800702e:	fa90 f023 	shadd16	r0, r0, r3
 8007032:	682c      	ldr	r4, [r5, #0]
 8007034:	fa90 f023 	shadd16	r0, r0, r3
 8007038:	fa94 f423 	shadd16	r4, r4, r3
 800703c:	f859 1b04 	ldr.w	r1, [r9], #4
 8007040:	fa94 f423 	shadd16	r4, r4, r3
 8007044:	fad0 f014 	qsub16	r0, r0, r4
 8007048:	fae2 f410 	qsax	r4, r2, r0
 800704c:	faa2 f210 	qasx	r2, r2, r0
 8007050:	fb41 fa02 	smusd	sl, r1, r2
 8007054:	fb21 f212 	smuadx	r2, r1, r2
 8007058:	ea02 020e 	and.w	r2, r2, lr
 800705c:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 8007060:	f84c 2b04 	str.w	r2, [ip], #4
 8007064:	f858 2b0c 	ldr.w	r2, [r8], #12
 8007068:	fb42 f104 	smusd	r1, r2, r4
 800706c:	fb22 f214 	smuadx	r2, r2, r4
 8007070:	ea02 020e 	and.w	r2, r2, lr
 8007074:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 8007078:	f845 2b04 	str.w	r2, [r5], #4
 800707c:	9a02      	ldr	r2, [sp, #8]
 800707e:	42b2      	cmp	r2, r6
 8007080:	d1a7      	bne.n	8006fd2 <arm_radix4_butterfly_inverse_q15+0x3e>
 8007082:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007084:	9b03      	ldr	r3, [sp, #12]
 8007086:	2a04      	cmp	r2, #4
 8007088:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800708c:	f240 8127 	bls.w	80072de <arm_radix4_butterfly_inverse_q15+0x34a>
 8007090:	f8df a250 	ldr.w	sl, [pc, #592]	@ 80072e4 <arm_radix4_butterfly_inverse_q15+0x350>
 8007094:	920e      	str	r2, [sp, #56]	@ 0x38
 8007096:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007098:	9102      	str	r1, [sp, #8]
 800709a:	4608      	mov	r0, r1
 800709c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80070a0:	0889      	lsrs	r1, r1, #2
 80070a2:	0092      	lsls	r2, r2, #2
 80070a4:	0086      	lsls	r6, r0, #2
 80070a6:	9801      	ldr	r0, [sp, #4]
 80070a8:	920d      	str	r2, [sp, #52]	@ 0x34
 80070aa:	008c      	lsls	r4, r1, #2
 80070ac:	009a      	lsls	r2, r3, #2
 80070ae:	00db      	lsls	r3, r3, #3
 80070b0:	4288      	cmp	r0, r1
 80070b2:	940a      	str	r4, [sp, #40]	@ 0x28
 80070b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80070b6:	4604      	mov	r4, r0
 80070b8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80070ba:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 80070bc:	910e      	str	r1, [sp, #56]	@ 0x38
 80070be:	bf28      	it	cs
 80070c0:	460c      	movcs	r4, r1
 80070c2:	e9cd 0305 	strd	r0, r3, [sp, #20]
 80070c6:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 80070ca:	9308      	str	r3, [sp, #32]
 80070cc:	9307      	str	r3, [sp, #28]
 80070ce:	2300      	movs	r3, #0
 80070d0:	940c      	str	r4, [sp, #48]	@ 0x30
 80070d2:	9104      	str	r1, [sp, #16]
 80070d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80070d6:	9303      	str	r3, [sp, #12]
 80070d8:	9b08      	ldr	r3, [sp, #32]
 80070da:	9a05      	ldr	r2, [sp, #20]
 80070dc:	f8d3 9000 	ldr.w	r9, [r3]
 80070e0:	9b07      	ldr	r3, [sp, #28]
 80070e2:	9f03      	ldr	r7, [sp, #12]
 80070e4:	f8d3 8000 	ldr.w	r8, [r3]
 80070e8:	9b06      	ldr	r3, [sp, #24]
 80070ea:	f8d3 e000 	ldr.w	lr, [r3]
 80070ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070f0:	4615      	mov	r5, r2
 80070f2:	1898      	adds	r0, r3, r2
 80070f4:	9a04      	ldr	r2, [sp, #16]
 80070f6:	4614      	mov	r4, r2
 80070f8:	1899      	adds	r1, r3, r2
 80070fa:	682a      	ldr	r2, [r5, #0]
 80070fc:	6823      	ldr	r3, [r4, #0]
 80070fe:	f8d0 b000 	ldr.w	fp, [r0]
 8007102:	fa92 fc13 	qadd16	ip, r2, r3
 8007106:	fad2 f213 	qsub16	r2, r2, r3
 800710a:	680b      	ldr	r3, [r1, #0]
 800710c:	fa9b f313 	qadd16	r3, fp, r3
 8007110:	fa9c fb23 	shadd16	fp, ip, r3
 8007114:	fadc f323 	shsub16	r3, ip, r3
 8007118:	f04f 0c00 	mov.w	ip, #0
 800711c:	fa9b fb2c 	shadd16	fp, fp, ip
 8007120:	f8c5 b000 	str.w	fp, [r5]
 8007124:	4435      	add	r5, r6
 8007126:	fb48 fb03 	smusd	fp, r8, r3
 800712a:	fb28 f313 	smuadx	r3, r8, r3
 800712e:	ea03 030a 	and.w	r3, r3, sl
 8007132:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 8007136:	f8d0 b000 	ldr.w	fp, [r0]
 800713a:	6003      	str	r3, [r0, #0]
 800713c:	f8d1 c000 	ldr.w	ip, [r1]
 8007140:	fadb fc1c 	qsub16	ip, fp, ip
 8007144:	4430      	add	r0, r6
 8007146:	fae2 f32c 	shsax	r3, r2, ip
 800714a:	faa2 f22c 	shasx	r2, r2, ip
 800714e:	fb49 fc02 	smusd	ip, r9, r2
 8007152:	fb29 f212 	smuadx	r2, r9, r2
 8007156:	ea02 020a 	and.w	r2, r2, sl
 800715a:	ea42 421c 	orr.w	r2, r2, ip, lsr #16
 800715e:	6022      	str	r2, [r4, #0]
 8007160:	4434      	add	r4, r6
 8007162:	fb4e f203 	smusd	r2, lr, r3
 8007166:	fb2e f313 	smuadx	r3, lr, r3
 800716a:	ea03 030a 	and.w	r3, r3, sl
 800716e:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 8007172:	9a02      	ldr	r2, [sp, #8]
 8007174:	600b      	str	r3, [r1, #0]
 8007176:	9b01      	ldr	r3, [sp, #4]
 8007178:	4417      	add	r7, r2
 800717a:	42bb      	cmp	r3, r7
 800717c:	4431      	add	r1, r6
 800717e:	d8bc      	bhi.n	80070fa <arm_radix4_butterfly_inverse_q15+0x166>
 8007180:	e9dd 2108 	ldrd	r2, r1, [sp, #32]
 8007184:	440a      	add	r2, r1
 8007186:	9208      	str	r2, [sp, #32]
 8007188:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800718a:	9a07      	ldr	r2, [sp, #28]
 800718c:	9b03      	ldr	r3, [sp, #12]
 800718e:	440a      	add	r2, r1
 8007190:	9207      	str	r2, [sp, #28]
 8007192:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007194:	9a06      	ldr	r2, [sp, #24]
 8007196:	440a      	add	r2, r1
 8007198:	9206      	str	r2, [sp, #24]
 800719a:	9a05      	ldr	r2, [sp, #20]
 800719c:	3204      	adds	r2, #4
 800719e:	9205      	str	r2, [sp, #20]
 80071a0:	9a04      	ldr	r2, [sp, #16]
 80071a2:	3204      	adds	r2, #4
 80071a4:	9204      	str	r2, [sp, #16]
 80071a6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80071a8:	3301      	adds	r3, #1
 80071aa:	4293      	cmp	r3, r2
 80071ac:	9303      	str	r3, [sp, #12]
 80071ae:	d393      	bcc.n	80070d8 <arm_radix4_butterfly_inverse_q15+0x144>
 80071b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80071b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071b4:	2a04      	cmp	r2, #4
 80071b6:	f63f af6e 	bhi.w	8007096 <arm_radix4_butterfly_inverse_q15+0x102>
 80071ba:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 80071bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071be:	689d      	ldr	r5, [r3, #8]
 80071c0:	68de      	ldr	r6, [r3, #12]
 80071c2:	681a      	ldr	r2, [r3, #0]
 80071c4:	6859      	ldr	r1, [r3, #4]
 80071c6:	fa92 f015 	qadd16	r0, r2, r5
 80071ca:	3c01      	subs	r4, #1
 80071cc:	fad2 f215 	qsub16	r2, r2, r5
 80071d0:	f103 0310 	add.w	r3, r3, #16
 80071d4:	fa91 f516 	qadd16	r5, r1, r6
 80071d8:	fad1 f116 	qsub16	r1, r1, r6
 80071dc:	fa90 f625 	shadd16	r6, r0, r5
 80071e0:	fad0 f025 	shsub16	r0, r0, r5
 80071e4:	f843 6c10 	str.w	r6, [r3, #-16]
 80071e8:	f843 0c0c 	str.w	r0, [r3, #-12]
 80071ec:	faa2 f021 	shasx	r0, r2, r1
 80071f0:	fae2 f221 	shsax	r2, r2, r1
 80071f4:	f843 0c08 	str.w	r0, [r3, #-8]
 80071f8:	f843 2c04 	str.w	r2, [r3, #-4]
 80071fc:	d1df      	bne.n	80071be <arm_radix4_butterfly_inverse_q15+0x22a>
 80071fe:	b013      	add	sp, #76	@ 0x4c
 8007200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007204:	2400      	movs	r4, #0
 8007206:	f8df e0dc 	ldr.w	lr, [pc, #220]	@ 80072e4 <arm_radix4_butterfly_inverse_q15+0x350>
 800720a:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800720c:	4623      	mov	r3, r4
 800720e:	4680      	mov	r8, r0
 8007210:	4691      	mov	r9, r2
 8007212:	f8d8 0000 	ldr.w	r0, [r8]
 8007216:	f8dc 2000 	ldr.w	r2, [ip]
 800721a:	f8da 1000 	ldr.w	r1, [sl]
 800721e:	fa90 f023 	shadd16	r0, r0, r3
 8007222:	fa91 f123 	shadd16	r1, r1, r3
 8007226:	fa90 f023 	shadd16	r0, r0, r3
 800722a:	fa91 fb23 	shadd16	fp, r1, r3
 800722e:	fa92 f223 	shadd16	r2, r2, r3
 8007232:	6829      	ldr	r1, [r5, #0]
 8007234:	fa92 f223 	shadd16	r2, r2, r3
 8007238:	fa91 f123 	shadd16	r1, r1, r3
 800723c:	fa90 f612 	qadd16	r6, r0, r2
 8007240:	fa91 f123 	shadd16	r1, r1, r3
 8007244:	fa9b f111 	qadd16	r1, fp, r1
 8007248:	fa96 fb21 	shadd16	fp, r6, r1
 800724c:	f848 bb04 	str.w	fp, [r8], #4
 8007250:	fad6 f611 	qsub16	r6, r6, r1
 8007254:	fad0 f212 	qsub16	r2, r0, r2
 8007258:	f857 1034 	ldr.w	r1, [r7, r4, lsl #3]
 800725c:	fb41 f006 	smusd	r0, r1, r6
 8007260:	fb21 f116 	smuadx	r1, r1, r6
 8007264:	ea01 010e 	and.w	r1, r1, lr
 8007268:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 800726c:	f8da 0000 	ldr.w	r0, [sl]
 8007270:	f84a 1b04 	str.w	r1, [sl], #4
 8007274:	fa90 f023 	shadd16	r0, r0, r3
 8007278:	682e      	ldr	r6, [r5, #0]
 800727a:	fa90 f023 	shadd16	r0, r0, r3
 800727e:	fa96 f623 	shadd16	r6, r6, r3
 8007282:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8007286:	fa96 f623 	shadd16	r6, r6, r3
 800728a:	fad0 f016 	qsub16	r0, r0, r6
 800728e:	fae2 f610 	qsax	r6, r2, r0
 8007292:	faa2 f210 	qasx	r2, r2, r0
 8007296:	fb41 fb02 	smusd	fp, r1, r2
 800729a:	fb21 f212 	smuadx	r2, r1, r2
 800729e:	ea02 020e 	and.w	r2, r2, lr
 80072a2:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
 80072a6:	f84c 2b04 	str.w	r2, [ip], #4
 80072aa:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80072ae:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 80072b2:	fb42 f106 	smusd	r1, r2, r6
 80072b6:	fb22 f216 	smuadx	r2, r2, r6
 80072ba:	ea02 020e 	and.w	r2, r2, lr
 80072be:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 80072c2:	f845 2b04 	str.w	r2, [r5], #4
 80072c6:	9a03      	ldr	r2, [sp, #12]
 80072c8:	f1b9 0901 	subs.w	r9, r9, #1
 80072cc:	4414      	add	r4, r2
 80072ce:	d1a0      	bne.n	8007212 <arm_radix4_butterfly_inverse_q15+0x27e>
 80072d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80072d2:	9b03      	ldr	r3, [sp, #12]
 80072d4:	2a04      	cmp	r2, #4
 80072d6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80072da:	f63f aed9 	bhi.w	8007090 <arm_radix4_butterfly_inverse_q15+0xfc>
 80072de:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072e0:	4614      	mov	r4, r2
 80072e2:	e76c      	b.n	80071be <arm_radix4_butterfly_inverse_q15+0x22a>
 80072e4:	ffff0000 	.word	0xffff0000

080072e8 <arm_bitreversal_16>:
 80072e8:	b1f1      	cbz	r1, 8007328 <arm_bitreversal_16+0x40>
 80072ea:	b4f0      	push	{r4, r5, r6, r7}
 80072ec:	2400      	movs	r4, #0
 80072ee:	eb02 0544 	add.w	r5, r2, r4, lsl #1
 80072f2:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
 80072f6:	886d      	ldrh	r5, [r5, #2]
 80072f8:	08ad      	lsrs	r5, r5, #2
 80072fa:	089b      	lsrs	r3, r3, #2
 80072fc:	f830 6015 	ldrh.w	r6, [r0, r5, lsl #1]
 8007300:	f830 7013 	ldrh.w	r7, [r0, r3, lsl #1]
 8007304:	f820 6013 	strh.w	r6, [r0, r3, lsl #1]
 8007308:	006e      	lsls	r6, r5, #1
 800730a:	005b      	lsls	r3, r3, #1
 800730c:	f820 7015 	strh.w	r7, [r0, r5, lsl #1]
 8007310:	3302      	adds	r3, #2
 8007312:	1cb5      	adds	r5, r6, #2
 8007314:	3402      	adds	r4, #2
 8007316:	b2a4      	uxth	r4, r4
 8007318:	5ac6      	ldrh	r6, [r0, r3]
 800731a:	5b47      	ldrh	r7, [r0, r5]
 800731c:	52c7      	strh	r7, [r0, r3]
 800731e:	42a1      	cmp	r1, r4
 8007320:	5346      	strh	r6, [r0, r5]
 8007322:	d8e4      	bhi.n	80072ee <arm_bitreversal_16+0x6>
 8007324:	bcf0      	pop	{r4, r5, r6, r7}
 8007326:	4770      	bx	lr
 8007328:	4770      	bx	lr
 800732a:	bf00      	nop

0800732c <malloc>:
 800732c:	4b02      	ldr	r3, [pc, #8]	@ (8007338 <malloc+0xc>)
 800732e:	4601      	mov	r1, r0
 8007330:	6818      	ldr	r0, [r3, #0]
 8007332:	f000 b82d 	b.w	8007390 <_malloc_r>
 8007336:	bf00      	nop
 8007338:	20000418 	.word	0x20000418

0800733c <free>:
 800733c:	4b02      	ldr	r3, [pc, #8]	@ (8007348 <free+0xc>)
 800733e:	4601      	mov	r1, r0
 8007340:	6818      	ldr	r0, [r3, #0]
 8007342:	f000 bb05 	b.w	8007950 <_free_r>
 8007346:	bf00      	nop
 8007348:	20000418 	.word	0x20000418

0800734c <sbrk_aligned>:
 800734c:	b570      	push	{r4, r5, r6, lr}
 800734e:	4e0f      	ldr	r6, [pc, #60]	@ (800738c <sbrk_aligned+0x40>)
 8007350:	460c      	mov	r4, r1
 8007352:	6831      	ldr	r1, [r6, #0]
 8007354:	4605      	mov	r5, r0
 8007356:	b911      	cbnz	r1, 800735e <sbrk_aligned+0x12>
 8007358:	f000 fa9c 	bl	8007894 <_sbrk_r>
 800735c:	6030      	str	r0, [r6, #0]
 800735e:	4621      	mov	r1, r4
 8007360:	4628      	mov	r0, r5
 8007362:	f000 fa97 	bl	8007894 <_sbrk_r>
 8007366:	1c43      	adds	r3, r0, #1
 8007368:	d103      	bne.n	8007372 <sbrk_aligned+0x26>
 800736a:	f04f 34ff 	mov.w	r4, #4294967295
 800736e:	4620      	mov	r0, r4
 8007370:	bd70      	pop	{r4, r5, r6, pc}
 8007372:	1cc4      	adds	r4, r0, #3
 8007374:	f024 0403 	bic.w	r4, r4, #3
 8007378:	42a0      	cmp	r0, r4
 800737a:	d0f8      	beq.n	800736e <sbrk_aligned+0x22>
 800737c:	1a21      	subs	r1, r4, r0
 800737e:	4628      	mov	r0, r5
 8007380:	f000 fa88 	bl	8007894 <_sbrk_r>
 8007384:	3001      	adds	r0, #1
 8007386:	d1f2      	bne.n	800736e <sbrk_aligned+0x22>
 8007388:	e7ef      	b.n	800736a <sbrk_aligned+0x1e>
 800738a:	bf00      	nop
 800738c:	2000fa1c 	.word	0x2000fa1c

08007390 <_malloc_r>:
 8007390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007394:	1ccd      	adds	r5, r1, #3
 8007396:	f025 0503 	bic.w	r5, r5, #3
 800739a:	3508      	adds	r5, #8
 800739c:	2d0c      	cmp	r5, #12
 800739e:	bf38      	it	cc
 80073a0:	250c      	movcc	r5, #12
 80073a2:	2d00      	cmp	r5, #0
 80073a4:	4606      	mov	r6, r0
 80073a6:	db01      	blt.n	80073ac <_malloc_r+0x1c>
 80073a8:	42a9      	cmp	r1, r5
 80073aa:	d904      	bls.n	80073b6 <_malloc_r+0x26>
 80073ac:	230c      	movs	r3, #12
 80073ae:	6033      	str	r3, [r6, #0]
 80073b0:	2000      	movs	r0, #0
 80073b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800748c <_malloc_r+0xfc>
 80073ba:	f000 f869 	bl	8007490 <__malloc_lock>
 80073be:	f8d8 3000 	ldr.w	r3, [r8]
 80073c2:	461c      	mov	r4, r3
 80073c4:	bb44      	cbnz	r4, 8007418 <_malloc_r+0x88>
 80073c6:	4629      	mov	r1, r5
 80073c8:	4630      	mov	r0, r6
 80073ca:	f7ff ffbf 	bl	800734c <sbrk_aligned>
 80073ce:	1c43      	adds	r3, r0, #1
 80073d0:	4604      	mov	r4, r0
 80073d2:	d158      	bne.n	8007486 <_malloc_r+0xf6>
 80073d4:	f8d8 4000 	ldr.w	r4, [r8]
 80073d8:	4627      	mov	r7, r4
 80073da:	2f00      	cmp	r7, #0
 80073dc:	d143      	bne.n	8007466 <_malloc_r+0xd6>
 80073de:	2c00      	cmp	r4, #0
 80073e0:	d04b      	beq.n	800747a <_malloc_r+0xea>
 80073e2:	6823      	ldr	r3, [r4, #0]
 80073e4:	4639      	mov	r1, r7
 80073e6:	4630      	mov	r0, r6
 80073e8:	eb04 0903 	add.w	r9, r4, r3
 80073ec:	f000 fa52 	bl	8007894 <_sbrk_r>
 80073f0:	4581      	cmp	r9, r0
 80073f2:	d142      	bne.n	800747a <_malloc_r+0xea>
 80073f4:	6821      	ldr	r1, [r4, #0]
 80073f6:	1a6d      	subs	r5, r5, r1
 80073f8:	4629      	mov	r1, r5
 80073fa:	4630      	mov	r0, r6
 80073fc:	f7ff ffa6 	bl	800734c <sbrk_aligned>
 8007400:	3001      	adds	r0, #1
 8007402:	d03a      	beq.n	800747a <_malloc_r+0xea>
 8007404:	6823      	ldr	r3, [r4, #0]
 8007406:	442b      	add	r3, r5
 8007408:	6023      	str	r3, [r4, #0]
 800740a:	f8d8 3000 	ldr.w	r3, [r8]
 800740e:	685a      	ldr	r2, [r3, #4]
 8007410:	bb62      	cbnz	r2, 800746c <_malloc_r+0xdc>
 8007412:	f8c8 7000 	str.w	r7, [r8]
 8007416:	e00f      	b.n	8007438 <_malloc_r+0xa8>
 8007418:	6822      	ldr	r2, [r4, #0]
 800741a:	1b52      	subs	r2, r2, r5
 800741c:	d420      	bmi.n	8007460 <_malloc_r+0xd0>
 800741e:	2a0b      	cmp	r2, #11
 8007420:	d917      	bls.n	8007452 <_malloc_r+0xc2>
 8007422:	1961      	adds	r1, r4, r5
 8007424:	42a3      	cmp	r3, r4
 8007426:	6025      	str	r5, [r4, #0]
 8007428:	bf18      	it	ne
 800742a:	6059      	strne	r1, [r3, #4]
 800742c:	6863      	ldr	r3, [r4, #4]
 800742e:	bf08      	it	eq
 8007430:	f8c8 1000 	streq.w	r1, [r8]
 8007434:	5162      	str	r2, [r4, r5]
 8007436:	604b      	str	r3, [r1, #4]
 8007438:	4630      	mov	r0, r6
 800743a:	f000 f82f 	bl	800749c <__malloc_unlock>
 800743e:	f104 000b 	add.w	r0, r4, #11
 8007442:	1d23      	adds	r3, r4, #4
 8007444:	f020 0007 	bic.w	r0, r0, #7
 8007448:	1ac2      	subs	r2, r0, r3
 800744a:	bf1c      	itt	ne
 800744c:	1a1b      	subne	r3, r3, r0
 800744e:	50a3      	strne	r3, [r4, r2]
 8007450:	e7af      	b.n	80073b2 <_malloc_r+0x22>
 8007452:	6862      	ldr	r2, [r4, #4]
 8007454:	42a3      	cmp	r3, r4
 8007456:	bf0c      	ite	eq
 8007458:	f8c8 2000 	streq.w	r2, [r8]
 800745c:	605a      	strne	r2, [r3, #4]
 800745e:	e7eb      	b.n	8007438 <_malloc_r+0xa8>
 8007460:	4623      	mov	r3, r4
 8007462:	6864      	ldr	r4, [r4, #4]
 8007464:	e7ae      	b.n	80073c4 <_malloc_r+0x34>
 8007466:	463c      	mov	r4, r7
 8007468:	687f      	ldr	r7, [r7, #4]
 800746a:	e7b6      	b.n	80073da <_malloc_r+0x4a>
 800746c:	461a      	mov	r2, r3
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	42a3      	cmp	r3, r4
 8007472:	d1fb      	bne.n	800746c <_malloc_r+0xdc>
 8007474:	2300      	movs	r3, #0
 8007476:	6053      	str	r3, [r2, #4]
 8007478:	e7de      	b.n	8007438 <_malloc_r+0xa8>
 800747a:	230c      	movs	r3, #12
 800747c:	6033      	str	r3, [r6, #0]
 800747e:	4630      	mov	r0, r6
 8007480:	f000 f80c 	bl	800749c <__malloc_unlock>
 8007484:	e794      	b.n	80073b0 <_malloc_r+0x20>
 8007486:	6005      	str	r5, [r0, #0]
 8007488:	e7d6      	b.n	8007438 <_malloc_r+0xa8>
 800748a:	bf00      	nop
 800748c:	2000fa20 	.word	0x2000fa20

08007490 <__malloc_lock>:
 8007490:	4801      	ldr	r0, [pc, #4]	@ (8007498 <__malloc_lock+0x8>)
 8007492:	f000 ba4c 	b.w	800792e <__retarget_lock_acquire_recursive>
 8007496:	bf00      	nop
 8007498:	2000fb64 	.word	0x2000fb64

0800749c <__malloc_unlock>:
 800749c:	4801      	ldr	r0, [pc, #4]	@ (80074a4 <__malloc_unlock+0x8>)
 800749e:	f000 ba47 	b.w	8007930 <__retarget_lock_release_recursive>
 80074a2:	bf00      	nop
 80074a4:	2000fb64 	.word	0x2000fb64

080074a8 <std>:
 80074a8:	2300      	movs	r3, #0
 80074aa:	b510      	push	{r4, lr}
 80074ac:	4604      	mov	r4, r0
 80074ae:	e9c0 3300 	strd	r3, r3, [r0]
 80074b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80074b6:	6083      	str	r3, [r0, #8]
 80074b8:	8181      	strh	r1, [r0, #12]
 80074ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80074bc:	81c2      	strh	r2, [r0, #14]
 80074be:	6183      	str	r3, [r0, #24]
 80074c0:	4619      	mov	r1, r3
 80074c2:	2208      	movs	r2, #8
 80074c4:	305c      	adds	r0, #92	@ 0x5c
 80074c6:	f000 f9a8 	bl	800781a <memset>
 80074ca:	4b0d      	ldr	r3, [pc, #52]	@ (8007500 <std+0x58>)
 80074cc:	6263      	str	r3, [r4, #36]	@ 0x24
 80074ce:	4b0d      	ldr	r3, [pc, #52]	@ (8007504 <std+0x5c>)
 80074d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80074d2:	4b0d      	ldr	r3, [pc, #52]	@ (8007508 <std+0x60>)
 80074d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80074d6:	4b0d      	ldr	r3, [pc, #52]	@ (800750c <std+0x64>)
 80074d8:	6323      	str	r3, [r4, #48]	@ 0x30
 80074da:	4b0d      	ldr	r3, [pc, #52]	@ (8007510 <std+0x68>)
 80074dc:	6224      	str	r4, [r4, #32]
 80074de:	429c      	cmp	r4, r3
 80074e0:	d006      	beq.n	80074f0 <std+0x48>
 80074e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80074e6:	4294      	cmp	r4, r2
 80074e8:	d002      	beq.n	80074f0 <std+0x48>
 80074ea:	33d0      	adds	r3, #208	@ 0xd0
 80074ec:	429c      	cmp	r4, r3
 80074ee:	d105      	bne.n	80074fc <std+0x54>
 80074f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80074f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074f8:	f000 ba18 	b.w	800792c <__retarget_lock_init_recursive>
 80074fc:	bd10      	pop	{r4, pc}
 80074fe:	bf00      	nop
 8007500:	08007795 	.word	0x08007795
 8007504:	080077b7 	.word	0x080077b7
 8007508:	080077ef 	.word	0x080077ef
 800750c:	08007813 	.word	0x08007813
 8007510:	2000fa24 	.word	0x2000fa24

08007514 <stdio_exit_handler>:
 8007514:	4a02      	ldr	r2, [pc, #8]	@ (8007520 <stdio_exit_handler+0xc>)
 8007516:	4903      	ldr	r1, [pc, #12]	@ (8007524 <stdio_exit_handler+0x10>)
 8007518:	4803      	ldr	r0, [pc, #12]	@ (8007528 <stdio_exit_handler+0x14>)
 800751a:	f000 b869 	b.w	80075f0 <_fwalk_sglue>
 800751e:	bf00      	nop
 8007520:	2000040c 	.word	0x2000040c
 8007524:	08007aed 	.word	0x08007aed
 8007528:	2000041c 	.word	0x2000041c

0800752c <cleanup_stdio>:
 800752c:	6841      	ldr	r1, [r0, #4]
 800752e:	4b0c      	ldr	r3, [pc, #48]	@ (8007560 <cleanup_stdio+0x34>)
 8007530:	4299      	cmp	r1, r3
 8007532:	b510      	push	{r4, lr}
 8007534:	4604      	mov	r4, r0
 8007536:	d001      	beq.n	800753c <cleanup_stdio+0x10>
 8007538:	f000 fad8 	bl	8007aec <_fflush_r>
 800753c:	68a1      	ldr	r1, [r4, #8]
 800753e:	4b09      	ldr	r3, [pc, #36]	@ (8007564 <cleanup_stdio+0x38>)
 8007540:	4299      	cmp	r1, r3
 8007542:	d002      	beq.n	800754a <cleanup_stdio+0x1e>
 8007544:	4620      	mov	r0, r4
 8007546:	f000 fad1 	bl	8007aec <_fflush_r>
 800754a:	68e1      	ldr	r1, [r4, #12]
 800754c:	4b06      	ldr	r3, [pc, #24]	@ (8007568 <cleanup_stdio+0x3c>)
 800754e:	4299      	cmp	r1, r3
 8007550:	d004      	beq.n	800755c <cleanup_stdio+0x30>
 8007552:	4620      	mov	r0, r4
 8007554:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007558:	f000 bac8 	b.w	8007aec <_fflush_r>
 800755c:	bd10      	pop	{r4, pc}
 800755e:	bf00      	nop
 8007560:	2000fa24 	.word	0x2000fa24
 8007564:	2000fa8c 	.word	0x2000fa8c
 8007568:	2000faf4 	.word	0x2000faf4

0800756c <global_stdio_init.part.0>:
 800756c:	b510      	push	{r4, lr}
 800756e:	4b0b      	ldr	r3, [pc, #44]	@ (800759c <global_stdio_init.part.0+0x30>)
 8007570:	4c0b      	ldr	r4, [pc, #44]	@ (80075a0 <global_stdio_init.part.0+0x34>)
 8007572:	4a0c      	ldr	r2, [pc, #48]	@ (80075a4 <global_stdio_init.part.0+0x38>)
 8007574:	601a      	str	r2, [r3, #0]
 8007576:	4620      	mov	r0, r4
 8007578:	2200      	movs	r2, #0
 800757a:	2104      	movs	r1, #4
 800757c:	f7ff ff94 	bl	80074a8 <std>
 8007580:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007584:	2201      	movs	r2, #1
 8007586:	2109      	movs	r1, #9
 8007588:	f7ff ff8e 	bl	80074a8 <std>
 800758c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007590:	2202      	movs	r2, #2
 8007592:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007596:	2112      	movs	r1, #18
 8007598:	f7ff bf86 	b.w	80074a8 <std>
 800759c:	2000fb5c 	.word	0x2000fb5c
 80075a0:	2000fa24 	.word	0x2000fa24
 80075a4:	08007515 	.word	0x08007515

080075a8 <__sfp_lock_acquire>:
 80075a8:	4801      	ldr	r0, [pc, #4]	@ (80075b0 <__sfp_lock_acquire+0x8>)
 80075aa:	f000 b9c0 	b.w	800792e <__retarget_lock_acquire_recursive>
 80075ae:	bf00      	nop
 80075b0:	2000fb65 	.word	0x2000fb65

080075b4 <__sfp_lock_release>:
 80075b4:	4801      	ldr	r0, [pc, #4]	@ (80075bc <__sfp_lock_release+0x8>)
 80075b6:	f000 b9bb 	b.w	8007930 <__retarget_lock_release_recursive>
 80075ba:	bf00      	nop
 80075bc:	2000fb65 	.word	0x2000fb65

080075c0 <__sinit>:
 80075c0:	b510      	push	{r4, lr}
 80075c2:	4604      	mov	r4, r0
 80075c4:	f7ff fff0 	bl	80075a8 <__sfp_lock_acquire>
 80075c8:	6a23      	ldr	r3, [r4, #32]
 80075ca:	b11b      	cbz	r3, 80075d4 <__sinit+0x14>
 80075cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075d0:	f7ff bff0 	b.w	80075b4 <__sfp_lock_release>
 80075d4:	4b04      	ldr	r3, [pc, #16]	@ (80075e8 <__sinit+0x28>)
 80075d6:	6223      	str	r3, [r4, #32]
 80075d8:	4b04      	ldr	r3, [pc, #16]	@ (80075ec <__sinit+0x2c>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d1f5      	bne.n	80075cc <__sinit+0xc>
 80075e0:	f7ff ffc4 	bl	800756c <global_stdio_init.part.0>
 80075e4:	e7f2      	b.n	80075cc <__sinit+0xc>
 80075e6:	bf00      	nop
 80075e8:	0800752d 	.word	0x0800752d
 80075ec:	2000fb5c 	.word	0x2000fb5c

080075f0 <_fwalk_sglue>:
 80075f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075f4:	4607      	mov	r7, r0
 80075f6:	4688      	mov	r8, r1
 80075f8:	4614      	mov	r4, r2
 80075fa:	2600      	movs	r6, #0
 80075fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007600:	f1b9 0901 	subs.w	r9, r9, #1
 8007604:	d505      	bpl.n	8007612 <_fwalk_sglue+0x22>
 8007606:	6824      	ldr	r4, [r4, #0]
 8007608:	2c00      	cmp	r4, #0
 800760a:	d1f7      	bne.n	80075fc <_fwalk_sglue+0xc>
 800760c:	4630      	mov	r0, r6
 800760e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007612:	89ab      	ldrh	r3, [r5, #12]
 8007614:	2b01      	cmp	r3, #1
 8007616:	d907      	bls.n	8007628 <_fwalk_sglue+0x38>
 8007618:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800761c:	3301      	adds	r3, #1
 800761e:	d003      	beq.n	8007628 <_fwalk_sglue+0x38>
 8007620:	4629      	mov	r1, r5
 8007622:	4638      	mov	r0, r7
 8007624:	47c0      	blx	r8
 8007626:	4306      	orrs	r6, r0
 8007628:	3568      	adds	r5, #104	@ 0x68
 800762a:	e7e9      	b.n	8007600 <_fwalk_sglue+0x10>

0800762c <setvbuf>:
 800762c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007630:	461d      	mov	r5, r3
 8007632:	4b57      	ldr	r3, [pc, #348]	@ (8007790 <setvbuf+0x164>)
 8007634:	681f      	ldr	r7, [r3, #0]
 8007636:	4604      	mov	r4, r0
 8007638:	460e      	mov	r6, r1
 800763a:	4690      	mov	r8, r2
 800763c:	b127      	cbz	r7, 8007648 <setvbuf+0x1c>
 800763e:	6a3b      	ldr	r3, [r7, #32]
 8007640:	b913      	cbnz	r3, 8007648 <setvbuf+0x1c>
 8007642:	4638      	mov	r0, r7
 8007644:	f7ff ffbc 	bl	80075c0 <__sinit>
 8007648:	f1b8 0f02 	cmp.w	r8, #2
 800764c:	d006      	beq.n	800765c <setvbuf+0x30>
 800764e:	f1b8 0f01 	cmp.w	r8, #1
 8007652:	f200 809a 	bhi.w	800778a <setvbuf+0x15e>
 8007656:	2d00      	cmp	r5, #0
 8007658:	f2c0 8097 	blt.w	800778a <setvbuf+0x15e>
 800765c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800765e:	07d9      	lsls	r1, r3, #31
 8007660:	d405      	bmi.n	800766e <setvbuf+0x42>
 8007662:	89a3      	ldrh	r3, [r4, #12]
 8007664:	059a      	lsls	r2, r3, #22
 8007666:	d402      	bmi.n	800766e <setvbuf+0x42>
 8007668:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800766a:	f000 f960 	bl	800792e <__retarget_lock_acquire_recursive>
 800766e:	4621      	mov	r1, r4
 8007670:	4638      	mov	r0, r7
 8007672:	f000 fa3b 	bl	8007aec <_fflush_r>
 8007676:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007678:	b141      	cbz	r1, 800768c <setvbuf+0x60>
 800767a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800767e:	4299      	cmp	r1, r3
 8007680:	d002      	beq.n	8007688 <setvbuf+0x5c>
 8007682:	4638      	mov	r0, r7
 8007684:	f000 f964 	bl	8007950 <_free_r>
 8007688:	2300      	movs	r3, #0
 800768a:	6363      	str	r3, [r4, #52]	@ 0x34
 800768c:	2300      	movs	r3, #0
 800768e:	61a3      	str	r3, [r4, #24]
 8007690:	6063      	str	r3, [r4, #4]
 8007692:	89a3      	ldrh	r3, [r4, #12]
 8007694:	061b      	lsls	r3, r3, #24
 8007696:	d503      	bpl.n	80076a0 <setvbuf+0x74>
 8007698:	6921      	ldr	r1, [r4, #16]
 800769a:	4638      	mov	r0, r7
 800769c:	f000 f958 	bl	8007950 <_free_r>
 80076a0:	89a3      	ldrh	r3, [r4, #12]
 80076a2:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80076a6:	f023 0303 	bic.w	r3, r3, #3
 80076aa:	f1b8 0f02 	cmp.w	r8, #2
 80076ae:	81a3      	strh	r3, [r4, #12]
 80076b0:	d061      	beq.n	8007776 <setvbuf+0x14a>
 80076b2:	ab01      	add	r3, sp, #4
 80076b4:	466a      	mov	r2, sp
 80076b6:	4621      	mov	r1, r4
 80076b8:	4638      	mov	r0, r7
 80076ba:	f000 fa3f 	bl	8007b3c <__swhatbuf_r>
 80076be:	89a3      	ldrh	r3, [r4, #12]
 80076c0:	4318      	orrs	r0, r3
 80076c2:	81a0      	strh	r0, [r4, #12]
 80076c4:	bb2d      	cbnz	r5, 8007712 <setvbuf+0xe6>
 80076c6:	9d00      	ldr	r5, [sp, #0]
 80076c8:	4628      	mov	r0, r5
 80076ca:	f7ff fe2f 	bl	800732c <malloc>
 80076ce:	4606      	mov	r6, r0
 80076d0:	2800      	cmp	r0, #0
 80076d2:	d152      	bne.n	800777a <setvbuf+0x14e>
 80076d4:	f8dd 9000 	ldr.w	r9, [sp]
 80076d8:	45a9      	cmp	r9, r5
 80076da:	d140      	bne.n	800775e <setvbuf+0x132>
 80076dc:	f04f 35ff 	mov.w	r5, #4294967295
 80076e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076e4:	f043 0202 	orr.w	r2, r3, #2
 80076e8:	81a2      	strh	r2, [r4, #12]
 80076ea:	2200      	movs	r2, #0
 80076ec:	60a2      	str	r2, [r4, #8]
 80076ee:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80076f2:	6022      	str	r2, [r4, #0]
 80076f4:	6122      	str	r2, [r4, #16]
 80076f6:	2201      	movs	r2, #1
 80076f8:	6162      	str	r2, [r4, #20]
 80076fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80076fc:	07d6      	lsls	r6, r2, #31
 80076fe:	d404      	bmi.n	800770a <setvbuf+0xde>
 8007700:	0598      	lsls	r0, r3, #22
 8007702:	d402      	bmi.n	800770a <setvbuf+0xde>
 8007704:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007706:	f000 f913 	bl	8007930 <__retarget_lock_release_recursive>
 800770a:	4628      	mov	r0, r5
 800770c:	b003      	add	sp, #12
 800770e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007712:	2e00      	cmp	r6, #0
 8007714:	d0d8      	beq.n	80076c8 <setvbuf+0x9c>
 8007716:	6a3b      	ldr	r3, [r7, #32]
 8007718:	b913      	cbnz	r3, 8007720 <setvbuf+0xf4>
 800771a:	4638      	mov	r0, r7
 800771c:	f7ff ff50 	bl	80075c0 <__sinit>
 8007720:	f1b8 0f01 	cmp.w	r8, #1
 8007724:	bf08      	it	eq
 8007726:	89a3      	ldrheq	r3, [r4, #12]
 8007728:	6026      	str	r6, [r4, #0]
 800772a:	bf04      	itt	eq
 800772c:	f043 0301 	orreq.w	r3, r3, #1
 8007730:	81a3      	strheq	r3, [r4, #12]
 8007732:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007736:	f013 0208 	ands.w	r2, r3, #8
 800773a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800773e:	d01e      	beq.n	800777e <setvbuf+0x152>
 8007740:	07d9      	lsls	r1, r3, #31
 8007742:	bf41      	itttt	mi
 8007744:	2200      	movmi	r2, #0
 8007746:	426d      	negmi	r5, r5
 8007748:	60a2      	strmi	r2, [r4, #8]
 800774a:	61a5      	strmi	r5, [r4, #24]
 800774c:	bf58      	it	pl
 800774e:	60a5      	strpl	r5, [r4, #8]
 8007750:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007752:	07d2      	lsls	r2, r2, #31
 8007754:	d401      	bmi.n	800775a <setvbuf+0x12e>
 8007756:	059b      	lsls	r3, r3, #22
 8007758:	d513      	bpl.n	8007782 <setvbuf+0x156>
 800775a:	2500      	movs	r5, #0
 800775c:	e7d5      	b.n	800770a <setvbuf+0xde>
 800775e:	4648      	mov	r0, r9
 8007760:	f7ff fde4 	bl	800732c <malloc>
 8007764:	4606      	mov	r6, r0
 8007766:	2800      	cmp	r0, #0
 8007768:	d0b8      	beq.n	80076dc <setvbuf+0xb0>
 800776a:	89a3      	ldrh	r3, [r4, #12]
 800776c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007770:	81a3      	strh	r3, [r4, #12]
 8007772:	464d      	mov	r5, r9
 8007774:	e7cf      	b.n	8007716 <setvbuf+0xea>
 8007776:	2500      	movs	r5, #0
 8007778:	e7b2      	b.n	80076e0 <setvbuf+0xb4>
 800777a:	46a9      	mov	r9, r5
 800777c:	e7f5      	b.n	800776a <setvbuf+0x13e>
 800777e:	60a2      	str	r2, [r4, #8]
 8007780:	e7e6      	b.n	8007750 <setvbuf+0x124>
 8007782:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007784:	f000 f8d4 	bl	8007930 <__retarget_lock_release_recursive>
 8007788:	e7e7      	b.n	800775a <setvbuf+0x12e>
 800778a:	f04f 35ff 	mov.w	r5, #4294967295
 800778e:	e7bc      	b.n	800770a <setvbuf+0xde>
 8007790:	20000418 	.word	0x20000418

08007794 <__sread>:
 8007794:	b510      	push	{r4, lr}
 8007796:	460c      	mov	r4, r1
 8007798:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800779c:	f000 f868 	bl	8007870 <_read_r>
 80077a0:	2800      	cmp	r0, #0
 80077a2:	bfab      	itete	ge
 80077a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80077a6:	89a3      	ldrhlt	r3, [r4, #12]
 80077a8:	181b      	addge	r3, r3, r0
 80077aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80077ae:	bfac      	ite	ge
 80077b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80077b2:	81a3      	strhlt	r3, [r4, #12]
 80077b4:	bd10      	pop	{r4, pc}

080077b6 <__swrite>:
 80077b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077ba:	461f      	mov	r7, r3
 80077bc:	898b      	ldrh	r3, [r1, #12]
 80077be:	05db      	lsls	r3, r3, #23
 80077c0:	4605      	mov	r5, r0
 80077c2:	460c      	mov	r4, r1
 80077c4:	4616      	mov	r6, r2
 80077c6:	d505      	bpl.n	80077d4 <__swrite+0x1e>
 80077c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077cc:	2302      	movs	r3, #2
 80077ce:	2200      	movs	r2, #0
 80077d0:	f000 f83c 	bl	800784c <_lseek_r>
 80077d4:	89a3      	ldrh	r3, [r4, #12]
 80077d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80077da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80077de:	81a3      	strh	r3, [r4, #12]
 80077e0:	4632      	mov	r2, r6
 80077e2:	463b      	mov	r3, r7
 80077e4:	4628      	mov	r0, r5
 80077e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80077ea:	f000 b863 	b.w	80078b4 <_write_r>

080077ee <__sseek>:
 80077ee:	b510      	push	{r4, lr}
 80077f0:	460c      	mov	r4, r1
 80077f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077f6:	f000 f829 	bl	800784c <_lseek_r>
 80077fa:	1c43      	adds	r3, r0, #1
 80077fc:	89a3      	ldrh	r3, [r4, #12]
 80077fe:	bf15      	itete	ne
 8007800:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007802:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007806:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800780a:	81a3      	strheq	r3, [r4, #12]
 800780c:	bf18      	it	ne
 800780e:	81a3      	strhne	r3, [r4, #12]
 8007810:	bd10      	pop	{r4, pc}

08007812 <__sclose>:
 8007812:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007816:	f000 b809 	b.w	800782c <_close_r>

0800781a <memset>:
 800781a:	4402      	add	r2, r0
 800781c:	4603      	mov	r3, r0
 800781e:	4293      	cmp	r3, r2
 8007820:	d100      	bne.n	8007824 <memset+0xa>
 8007822:	4770      	bx	lr
 8007824:	f803 1b01 	strb.w	r1, [r3], #1
 8007828:	e7f9      	b.n	800781e <memset+0x4>
	...

0800782c <_close_r>:
 800782c:	b538      	push	{r3, r4, r5, lr}
 800782e:	4d06      	ldr	r5, [pc, #24]	@ (8007848 <_close_r+0x1c>)
 8007830:	2300      	movs	r3, #0
 8007832:	4604      	mov	r4, r0
 8007834:	4608      	mov	r0, r1
 8007836:	602b      	str	r3, [r5, #0]
 8007838:	f7f9 fb92 	bl	8000f60 <_close>
 800783c:	1c43      	adds	r3, r0, #1
 800783e:	d102      	bne.n	8007846 <_close_r+0x1a>
 8007840:	682b      	ldr	r3, [r5, #0]
 8007842:	b103      	cbz	r3, 8007846 <_close_r+0x1a>
 8007844:	6023      	str	r3, [r4, #0]
 8007846:	bd38      	pop	{r3, r4, r5, pc}
 8007848:	2000fb60 	.word	0x2000fb60

0800784c <_lseek_r>:
 800784c:	b538      	push	{r3, r4, r5, lr}
 800784e:	4d07      	ldr	r5, [pc, #28]	@ (800786c <_lseek_r+0x20>)
 8007850:	4604      	mov	r4, r0
 8007852:	4608      	mov	r0, r1
 8007854:	4611      	mov	r1, r2
 8007856:	2200      	movs	r2, #0
 8007858:	602a      	str	r2, [r5, #0]
 800785a:	461a      	mov	r2, r3
 800785c:	f7f9 fb8c 	bl	8000f78 <_lseek>
 8007860:	1c43      	adds	r3, r0, #1
 8007862:	d102      	bne.n	800786a <_lseek_r+0x1e>
 8007864:	682b      	ldr	r3, [r5, #0]
 8007866:	b103      	cbz	r3, 800786a <_lseek_r+0x1e>
 8007868:	6023      	str	r3, [r4, #0]
 800786a:	bd38      	pop	{r3, r4, r5, pc}
 800786c:	2000fb60 	.word	0x2000fb60

08007870 <_read_r>:
 8007870:	b538      	push	{r3, r4, r5, lr}
 8007872:	4d07      	ldr	r5, [pc, #28]	@ (8007890 <_read_r+0x20>)
 8007874:	4604      	mov	r4, r0
 8007876:	4608      	mov	r0, r1
 8007878:	4611      	mov	r1, r2
 800787a:	2200      	movs	r2, #0
 800787c:	602a      	str	r2, [r5, #0]
 800787e:	461a      	mov	r2, r3
 8007880:	f7f9 fb82 	bl	8000f88 <_read>
 8007884:	1c43      	adds	r3, r0, #1
 8007886:	d102      	bne.n	800788e <_read_r+0x1e>
 8007888:	682b      	ldr	r3, [r5, #0]
 800788a:	b103      	cbz	r3, 800788e <_read_r+0x1e>
 800788c:	6023      	str	r3, [r4, #0]
 800788e:	bd38      	pop	{r3, r4, r5, pc}
 8007890:	2000fb60 	.word	0x2000fb60

08007894 <_sbrk_r>:
 8007894:	b538      	push	{r3, r4, r5, lr}
 8007896:	4d06      	ldr	r5, [pc, #24]	@ (80078b0 <_sbrk_r+0x1c>)
 8007898:	2300      	movs	r3, #0
 800789a:	4604      	mov	r4, r0
 800789c:	4608      	mov	r0, r1
 800789e:	602b      	str	r3, [r5, #0]
 80078a0:	f7fa fecc 	bl	800263c <_sbrk>
 80078a4:	1c43      	adds	r3, r0, #1
 80078a6:	d102      	bne.n	80078ae <_sbrk_r+0x1a>
 80078a8:	682b      	ldr	r3, [r5, #0]
 80078aa:	b103      	cbz	r3, 80078ae <_sbrk_r+0x1a>
 80078ac:	6023      	str	r3, [r4, #0]
 80078ae:	bd38      	pop	{r3, r4, r5, pc}
 80078b0:	2000fb60 	.word	0x2000fb60

080078b4 <_write_r>:
 80078b4:	b538      	push	{r3, r4, r5, lr}
 80078b6:	4d07      	ldr	r5, [pc, #28]	@ (80078d4 <_write_r+0x20>)
 80078b8:	4604      	mov	r4, r0
 80078ba:	4608      	mov	r0, r1
 80078bc:	4611      	mov	r1, r2
 80078be:	2200      	movs	r2, #0
 80078c0:	602a      	str	r2, [r5, #0]
 80078c2:	461a      	mov	r2, r3
 80078c4:	f7f9 fb32 	bl	8000f2c <_write>
 80078c8:	1c43      	adds	r3, r0, #1
 80078ca:	d102      	bne.n	80078d2 <_write_r+0x1e>
 80078cc:	682b      	ldr	r3, [r5, #0]
 80078ce:	b103      	cbz	r3, 80078d2 <_write_r+0x1e>
 80078d0:	6023      	str	r3, [r4, #0]
 80078d2:	bd38      	pop	{r3, r4, r5, pc}
 80078d4:	2000fb60 	.word	0x2000fb60

080078d8 <__errno>:
 80078d8:	4b01      	ldr	r3, [pc, #4]	@ (80078e0 <__errno+0x8>)
 80078da:	6818      	ldr	r0, [r3, #0]
 80078dc:	4770      	bx	lr
 80078de:	bf00      	nop
 80078e0:	20000418 	.word	0x20000418

080078e4 <__libc_init_array>:
 80078e4:	b570      	push	{r4, r5, r6, lr}
 80078e6:	4d0d      	ldr	r5, [pc, #52]	@ (800791c <__libc_init_array+0x38>)
 80078e8:	4c0d      	ldr	r4, [pc, #52]	@ (8007920 <__libc_init_array+0x3c>)
 80078ea:	1b64      	subs	r4, r4, r5
 80078ec:	10a4      	asrs	r4, r4, #2
 80078ee:	2600      	movs	r6, #0
 80078f0:	42a6      	cmp	r6, r4
 80078f2:	d109      	bne.n	8007908 <__libc_init_array+0x24>
 80078f4:	4d0b      	ldr	r5, [pc, #44]	@ (8007924 <__libc_init_array+0x40>)
 80078f6:	4c0c      	ldr	r4, [pc, #48]	@ (8007928 <__libc_init_array+0x44>)
 80078f8:	f000 f958 	bl	8007bac <_init>
 80078fc:	1b64      	subs	r4, r4, r5
 80078fe:	10a4      	asrs	r4, r4, #2
 8007900:	2600      	movs	r6, #0
 8007902:	42a6      	cmp	r6, r4
 8007904:	d105      	bne.n	8007912 <__libc_init_array+0x2e>
 8007906:	bd70      	pop	{r4, r5, r6, pc}
 8007908:	f855 3b04 	ldr.w	r3, [r5], #4
 800790c:	4798      	blx	r3
 800790e:	3601      	adds	r6, #1
 8007910:	e7ee      	b.n	80078f0 <__libc_init_array+0xc>
 8007912:	f855 3b04 	ldr.w	r3, [r5], #4
 8007916:	4798      	blx	r3
 8007918:	3601      	adds	r6, #1
 800791a:	e7f2      	b.n	8007902 <__libc_init_array+0x1e>
 800791c:	0801a458 	.word	0x0801a458
 8007920:	0801a458 	.word	0x0801a458
 8007924:	0801a458 	.word	0x0801a458
 8007928:	0801a45c 	.word	0x0801a45c

0800792c <__retarget_lock_init_recursive>:
 800792c:	4770      	bx	lr

0800792e <__retarget_lock_acquire_recursive>:
 800792e:	4770      	bx	lr

08007930 <__retarget_lock_release_recursive>:
 8007930:	4770      	bx	lr

08007932 <memcpy>:
 8007932:	440a      	add	r2, r1
 8007934:	4291      	cmp	r1, r2
 8007936:	f100 33ff 	add.w	r3, r0, #4294967295
 800793a:	d100      	bne.n	800793e <memcpy+0xc>
 800793c:	4770      	bx	lr
 800793e:	b510      	push	{r4, lr}
 8007940:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007944:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007948:	4291      	cmp	r1, r2
 800794a:	d1f9      	bne.n	8007940 <memcpy+0xe>
 800794c:	bd10      	pop	{r4, pc}
	...

08007950 <_free_r>:
 8007950:	b538      	push	{r3, r4, r5, lr}
 8007952:	4605      	mov	r5, r0
 8007954:	2900      	cmp	r1, #0
 8007956:	d041      	beq.n	80079dc <_free_r+0x8c>
 8007958:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800795c:	1f0c      	subs	r4, r1, #4
 800795e:	2b00      	cmp	r3, #0
 8007960:	bfb8      	it	lt
 8007962:	18e4      	addlt	r4, r4, r3
 8007964:	f7ff fd94 	bl	8007490 <__malloc_lock>
 8007968:	4a1d      	ldr	r2, [pc, #116]	@ (80079e0 <_free_r+0x90>)
 800796a:	6813      	ldr	r3, [r2, #0]
 800796c:	b933      	cbnz	r3, 800797c <_free_r+0x2c>
 800796e:	6063      	str	r3, [r4, #4]
 8007970:	6014      	str	r4, [r2, #0]
 8007972:	4628      	mov	r0, r5
 8007974:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007978:	f7ff bd90 	b.w	800749c <__malloc_unlock>
 800797c:	42a3      	cmp	r3, r4
 800797e:	d908      	bls.n	8007992 <_free_r+0x42>
 8007980:	6820      	ldr	r0, [r4, #0]
 8007982:	1821      	adds	r1, r4, r0
 8007984:	428b      	cmp	r3, r1
 8007986:	bf01      	itttt	eq
 8007988:	6819      	ldreq	r1, [r3, #0]
 800798a:	685b      	ldreq	r3, [r3, #4]
 800798c:	1809      	addeq	r1, r1, r0
 800798e:	6021      	streq	r1, [r4, #0]
 8007990:	e7ed      	b.n	800796e <_free_r+0x1e>
 8007992:	461a      	mov	r2, r3
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	b10b      	cbz	r3, 800799c <_free_r+0x4c>
 8007998:	42a3      	cmp	r3, r4
 800799a:	d9fa      	bls.n	8007992 <_free_r+0x42>
 800799c:	6811      	ldr	r1, [r2, #0]
 800799e:	1850      	adds	r0, r2, r1
 80079a0:	42a0      	cmp	r0, r4
 80079a2:	d10b      	bne.n	80079bc <_free_r+0x6c>
 80079a4:	6820      	ldr	r0, [r4, #0]
 80079a6:	4401      	add	r1, r0
 80079a8:	1850      	adds	r0, r2, r1
 80079aa:	4283      	cmp	r3, r0
 80079ac:	6011      	str	r1, [r2, #0]
 80079ae:	d1e0      	bne.n	8007972 <_free_r+0x22>
 80079b0:	6818      	ldr	r0, [r3, #0]
 80079b2:	685b      	ldr	r3, [r3, #4]
 80079b4:	6053      	str	r3, [r2, #4]
 80079b6:	4408      	add	r0, r1
 80079b8:	6010      	str	r0, [r2, #0]
 80079ba:	e7da      	b.n	8007972 <_free_r+0x22>
 80079bc:	d902      	bls.n	80079c4 <_free_r+0x74>
 80079be:	230c      	movs	r3, #12
 80079c0:	602b      	str	r3, [r5, #0]
 80079c2:	e7d6      	b.n	8007972 <_free_r+0x22>
 80079c4:	6820      	ldr	r0, [r4, #0]
 80079c6:	1821      	adds	r1, r4, r0
 80079c8:	428b      	cmp	r3, r1
 80079ca:	bf04      	itt	eq
 80079cc:	6819      	ldreq	r1, [r3, #0]
 80079ce:	685b      	ldreq	r3, [r3, #4]
 80079d0:	6063      	str	r3, [r4, #4]
 80079d2:	bf04      	itt	eq
 80079d4:	1809      	addeq	r1, r1, r0
 80079d6:	6021      	streq	r1, [r4, #0]
 80079d8:	6054      	str	r4, [r2, #4]
 80079da:	e7ca      	b.n	8007972 <_free_r+0x22>
 80079dc:	bd38      	pop	{r3, r4, r5, pc}
 80079de:	bf00      	nop
 80079e0:	2000fa20 	.word	0x2000fa20

080079e4 <__sflush_r>:
 80079e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80079e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079ec:	0716      	lsls	r6, r2, #28
 80079ee:	4605      	mov	r5, r0
 80079f0:	460c      	mov	r4, r1
 80079f2:	d454      	bmi.n	8007a9e <__sflush_r+0xba>
 80079f4:	684b      	ldr	r3, [r1, #4]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	dc02      	bgt.n	8007a00 <__sflush_r+0x1c>
 80079fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	dd48      	ble.n	8007a92 <__sflush_r+0xae>
 8007a00:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a02:	2e00      	cmp	r6, #0
 8007a04:	d045      	beq.n	8007a92 <__sflush_r+0xae>
 8007a06:	2300      	movs	r3, #0
 8007a08:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007a0c:	682f      	ldr	r7, [r5, #0]
 8007a0e:	6a21      	ldr	r1, [r4, #32]
 8007a10:	602b      	str	r3, [r5, #0]
 8007a12:	d030      	beq.n	8007a76 <__sflush_r+0x92>
 8007a14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007a16:	89a3      	ldrh	r3, [r4, #12]
 8007a18:	0759      	lsls	r1, r3, #29
 8007a1a:	d505      	bpl.n	8007a28 <__sflush_r+0x44>
 8007a1c:	6863      	ldr	r3, [r4, #4]
 8007a1e:	1ad2      	subs	r2, r2, r3
 8007a20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007a22:	b10b      	cbz	r3, 8007a28 <__sflush_r+0x44>
 8007a24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007a26:	1ad2      	subs	r2, r2, r3
 8007a28:	2300      	movs	r3, #0
 8007a2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a2c:	6a21      	ldr	r1, [r4, #32]
 8007a2e:	4628      	mov	r0, r5
 8007a30:	47b0      	blx	r6
 8007a32:	1c43      	adds	r3, r0, #1
 8007a34:	89a3      	ldrh	r3, [r4, #12]
 8007a36:	d106      	bne.n	8007a46 <__sflush_r+0x62>
 8007a38:	6829      	ldr	r1, [r5, #0]
 8007a3a:	291d      	cmp	r1, #29
 8007a3c:	d82b      	bhi.n	8007a96 <__sflush_r+0xb2>
 8007a3e:	4a2a      	ldr	r2, [pc, #168]	@ (8007ae8 <__sflush_r+0x104>)
 8007a40:	410a      	asrs	r2, r1
 8007a42:	07d6      	lsls	r6, r2, #31
 8007a44:	d427      	bmi.n	8007a96 <__sflush_r+0xb2>
 8007a46:	2200      	movs	r2, #0
 8007a48:	6062      	str	r2, [r4, #4]
 8007a4a:	04d9      	lsls	r1, r3, #19
 8007a4c:	6922      	ldr	r2, [r4, #16]
 8007a4e:	6022      	str	r2, [r4, #0]
 8007a50:	d504      	bpl.n	8007a5c <__sflush_r+0x78>
 8007a52:	1c42      	adds	r2, r0, #1
 8007a54:	d101      	bne.n	8007a5a <__sflush_r+0x76>
 8007a56:	682b      	ldr	r3, [r5, #0]
 8007a58:	b903      	cbnz	r3, 8007a5c <__sflush_r+0x78>
 8007a5a:	6560      	str	r0, [r4, #84]	@ 0x54
 8007a5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a5e:	602f      	str	r7, [r5, #0]
 8007a60:	b1b9      	cbz	r1, 8007a92 <__sflush_r+0xae>
 8007a62:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a66:	4299      	cmp	r1, r3
 8007a68:	d002      	beq.n	8007a70 <__sflush_r+0x8c>
 8007a6a:	4628      	mov	r0, r5
 8007a6c:	f7ff ff70 	bl	8007950 <_free_r>
 8007a70:	2300      	movs	r3, #0
 8007a72:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a74:	e00d      	b.n	8007a92 <__sflush_r+0xae>
 8007a76:	2301      	movs	r3, #1
 8007a78:	4628      	mov	r0, r5
 8007a7a:	47b0      	blx	r6
 8007a7c:	4602      	mov	r2, r0
 8007a7e:	1c50      	adds	r0, r2, #1
 8007a80:	d1c9      	bne.n	8007a16 <__sflush_r+0x32>
 8007a82:	682b      	ldr	r3, [r5, #0]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d0c6      	beq.n	8007a16 <__sflush_r+0x32>
 8007a88:	2b1d      	cmp	r3, #29
 8007a8a:	d001      	beq.n	8007a90 <__sflush_r+0xac>
 8007a8c:	2b16      	cmp	r3, #22
 8007a8e:	d11e      	bne.n	8007ace <__sflush_r+0xea>
 8007a90:	602f      	str	r7, [r5, #0]
 8007a92:	2000      	movs	r0, #0
 8007a94:	e022      	b.n	8007adc <__sflush_r+0xf8>
 8007a96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a9a:	b21b      	sxth	r3, r3
 8007a9c:	e01b      	b.n	8007ad6 <__sflush_r+0xf2>
 8007a9e:	690f      	ldr	r7, [r1, #16]
 8007aa0:	2f00      	cmp	r7, #0
 8007aa2:	d0f6      	beq.n	8007a92 <__sflush_r+0xae>
 8007aa4:	0793      	lsls	r3, r2, #30
 8007aa6:	680e      	ldr	r6, [r1, #0]
 8007aa8:	bf08      	it	eq
 8007aaa:	694b      	ldreq	r3, [r1, #20]
 8007aac:	600f      	str	r7, [r1, #0]
 8007aae:	bf18      	it	ne
 8007ab0:	2300      	movne	r3, #0
 8007ab2:	eba6 0807 	sub.w	r8, r6, r7
 8007ab6:	608b      	str	r3, [r1, #8]
 8007ab8:	f1b8 0f00 	cmp.w	r8, #0
 8007abc:	dde9      	ble.n	8007a92 <__sflush_r+0xae>
 8007abe:	6a21      	ldr	r1, [r4, #32]
 8007ac0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007ac2:	4643      	mov	r3, r8
 8007ac4:	463a      	mov	r2, r7
 8007ac6:	4628      	mov	r0, r5
 8007ac8:	47b0      	blx	r6
 8007aca:	2800      	cmp	r0, #0
 8007acc:	dc08      	bgt.n	8007ae0 <__sflush_r+0xfc>
 8007ace:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ad2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ad6:	81a3      	strh	r3, [r4, #12]
 8007ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8007adc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ae0:	4407      	add	r7, r0
 8007ae2:	eba8 0800 	sub.w	r8, r8, r0
 8007ae6:	e7e7      	b.n	8007ab8 <__sflush_r+0xd4>
 8007ae8:	dfbffffe 	.word	0xdfbffffe

08007aec <_fflush_r>:
 8007aec:	b538      	push	{r3, r4, r5, lr}
 8007aee:	690b      	ldr	r3, [r1, #16]
 8007af0:	4605      	mov	r5, r0
 8007af2:	460c      	mov	r4, r1
 8007af4:	b913      	cbnz	r3, 8007afc <_fflush_r+0x10>
 8007af6:	2500      	movs	r5, #0
 8007af8:	4628      	mov	r0, r5
 8007afa:	bd38      	pop	{r3, r4, r5, pc}
 8007afc:	b118      	cbz	r0, 8007b06 <_fflush_r+0x1a>
 8007afe:	6a03      	ldr	r3, [r0, #32]
 8007b00:	b90b      	cbnz	r3, 8007b06 <_fflush_r+0x1a>
 8007b02:	f7ff fd5d 	bl	80075c0 <__sinit>
 8007b06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d0f3      	beq.n	8007af6 <_fflush_r+0xa>
 8007b0e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007b10:	07d0      	lsls	r0, r2, #31
 8007b12:	d404      	bmi.n	8007b1e <_fflush_r+0x32>
 8007b14:	0599      	lsls	r1, r3, #22
 8007b16:	d402      	bmi.n	8007b1e <_fflush_r+0x32>
 8007b18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b1a:	f7ff ff08 	bl	800792e <__retarget_lock_acquire_recursive>
 8007b1e:	4628      	mov	r0, r5
 8007b20:	4621      	mov	r1, r4
 8007b22:	f7ff ff5f 	bl	80079e4 <__sflush_r>
 8007b26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b28:	07da      	lsls	r2, r3, #31
 8007b2a:	4605      	mov	r5, r0
 8007b2c:	d4e4      	bmi.n	8007af8 <_fflush_r+0xc>
 8007b2e:	89a3      	ldrh	r3, [r4, #12]
 8007b30:	059b      	lsls	r3, r3, #22
 8007b32:	d4e1      	bmi.n	8007af8 <_fflush_r+0xc>
 8007b34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b36:	f7ff fefb 	bl	8007930 <__retarget_lock_release_recursive>
 8007b3a:	e7dd      	b.n	8007af8 <_fflush_r+0xc>

08007b3c <__swhatbuf_r>:
 8007b3c:	b570      	push	{r4, r5, r6, lr}
 8007b3e:	460c      	mov	r4, r1
 8007b40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b44:	2900      	cmp	r1, #0
 8007b46:	b096      	sub	sp, #88	@ 0x58
 8007b48:	4615      	mov	r5, r2
 8007b4a:	461e      	mov	r6, r3
 8007b4c:	da0d      	bge.n	8007b6a <__swhatbuf_r+0x2e>
 8007b4e:	89a3      	ldrh	r3, [r4, #12]
 8007b50:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007b54:	f04f 0100 	mov.w	r1, #0
 8007b58:	bf14      	ite	ne
 8007b5a:	2340      	movne	r3, #64	@ 0x40
 8007b5c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007b60:	2000      	movs	r0, #0
 8007b62:	6031      	str	r1, [r6, #0]
 8007b64:	602b      	str	r3, [r5, #0]
 8007b66:	b016      	add	sp, #88	@ 0x58
 8007b68:	bd70      	pop	{r4, r5, r6, pc}
 8007b6a:	466a      	mov	r2, sp
 8007b6c:	f000 f80c 	bl	8007b88 <_fstat_r>
 8007b70:	2800      	cmp	r0, #0
 8007b72:	dbec      	blt.n	8007b4e <__swhatbuf_r+0x12>
 8007b74:	9901      	ldr	r1, [sp, #4]
 8007b76:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007b7a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007b7e:	4259      	negs	r1, r3
 8007b80:	4159      	adcs	r1, r3
 8007b82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007b86:	e7eb      	b.n	8007b60 <__swhatbuf_r+0x24>

08007b88 <_fstat_r>:
 8007b88:	b538      	push	{r3, r4, r5, lr}
 8007b8a:	4d07      	ldr	r5, [pc, #28]	@ (8007ba8 <_fstat_r+0x20>)
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	4604      	mov	r4, r0
 8007b90:	4608      	mov	r0, r1
 8007b92:	4611      	mov	r1, r2
 8007b94:	602b      	str	r3, [r5, #0]
 8007b96:	f7f9 fa0f 	bl	8000fb8 <_fstat>
 8007b9a:	1c43      	adds	r3, r0, #1
 8007b9c:	d102      	bne.n	8007ba4 <_fstat_r+0x1c>
 8007b9e:	682b      	ldr	r3, [r5, #0]
 8007ba0:	b103      	cbz	r3, 8007ba4 <_fstat_r+0x1c>
 8007ba2:	6023      	str	r3, [r4, #0]
 8007ba4:	bd38      	pop	{r3, r4, r5, pc}
 8007ba6:	bf00      	nop
 8007ba8:	2000fb60 	.word	0x2000fb60

08007bac <_init>:
 8007bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bae:	bf00      	nop
 8007bb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bb2:	bc08      	pop	{r3}
 8007bb4:	469e      	mov	lr, r3
 8007bb6:	4770      	bx	lr

08007bb8 <_fini>:
 8007bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bba:	bf00      	nop
 8007bbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bbe:	bc08      	pop	{r3}
 8007bc0:	469e      	mov	lr, r3
 8007bc2:	4770      	bx	lr
