#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0000000000361b70 .scope module, "Stage1_Fetch" "Stage1_Fetch" 2 33;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "new_pc"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "next"
    .port_info 3 /INPUT 1 "branch_flag"
    .port_info 4 /INPUT 1 "uncond_branch_flag"
    .port_info 5 /INPUT 1 "zero_flag"
o0000000000384d68 .functor BUFZ 1, C4<z>; HiZ drive
o0000000000384e58 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000037fbc0 .functor AND 1, o0000000000384d68, o0000000000384e58, C4<1>, C4<1>;
o0000000000384e28 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000037fc30 .functor OR 1, L_000000000037fbc0, o0000000000384e28, C4<0>, C4<0>;
v0000000001fa1ab0_0 .net *"_s0", 0 0, L_000000000037fbc0;  1 drivers
v0000000001fa1b50_0 .net *"_s2", 0 0, L_000000000037fc30;  1 drivers
L_0000000001fa2f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000001fa1bf0_0 .net/2u *"_s4", 63 0, L_0000000001fa2f28;  1 drivers
v0000000001fa1c90_0 .net *"_s6", 63 0, L_0000000001fa2370;  1 drivers
v0000000001fa1d30_0 .net "branch_flag", 0 0, o0000000000384d68;  0 drivers
v0000000001fa1dd0_0 .net "instruction", 31 0, L_000000000037fca0;  1 drivers
o0000000000384d98 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000001fa1e70_0 .net "new_pc", 63 0, o0000000000384d98;  0 drivers
o0000000000384bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001fa1f10_0 .net "next", 0 0, o0000000000384bb8;  0 drivers
v0000000001fa1fb0_0 .net "pc_out", 63 0, v0000000001fa18d0_0;  1 drivers
v0000000001fa2050_0 .var "pipe_in", 95 0;
v0000000001fa20f0_0 .var "pipe_out", 95 0;
o0000000000384b88 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001fa2190_0 .net "reset", 0 0, o0000000000384b88;  0 drivers
v0000000001fa2230_0 .net "uncond_branch_flag", 0 0, o0000000000384e28;  0 drivers
v0000000001fa22d0_0 .net "zero_flag", 0 0, o0000000000384e58;  0 drivers
E_0000000000369830 .event edge, v0000000001fa1a10_0;
L_0000000001fa2370 .arith/sum 64, v0000000001fa18d0_0, L_0000000001fa2f28;
L_0000000001fa2410 .functor MUXZ 64, L_0000000001fa2370, o0000000000384d98, L_000000000037fc30, C4<>;
S_0000000000361cf0 .scope module, "imem" "Instruction_Memory" 2 45, 3 11 0, S_0000000000361b70;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "address"
    .port_info 1 /OUTPUT 32 "instruction"
L_000000000037fd10 .functor OR 32, L_0000000001ffd150, L_0000000001ffd510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000037fd80 .functor OR 32, L_000000000037fd10, L_0000000001ffd8d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000037fca0 .functor OR 32, L_000000000037fd80, L_0000000001ffd970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000037c480_0 .net *"_s0", 7 0, L_0000000001fa24b0;  1 drivers
v000000000037c520_0 .net *"_s10", 31 0, L_0000000001ffd010;  1 drivers
L_0000000001fa3000 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000037c5c0_0 .net *"_s13", 23 0, L_0000000001fa3000;  1 drivers
v000000000037c660_0 .net *"_s14", 31 0, L_0000000001ffd150;  1 drivers
v000000000037c700_0 .net *"_s16", 7 0, L_0000000001ffd0b0;  1 drivers
L_0000000001fa3048 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000037c7a0_0 .net *"_s18", 23 0, L_0000000001fa3048;  1 drivers
v000000000037c840_0 .net *"_s2", 64 0, L_0000000001fa2550;  1 drivers
v000000000037c8e0_0 .net *"_s20", 7 0, L_0000000001ffd1f0;  1 drivers
v000000000037c980_0 .net *"_s22", 64 0, L_0000000001ffd290;  1 drivers
L_0000000001fa3090 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000037ca20_0 .net *"_s25", 0 0, L_0000000001fa3090;  1 drivers
L_0000000001fa30d8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000000000037cac0_0 .net/2u *"_s26", 64 0, L_0000000001fa30d8;  1 drivers
v000000000037cb60_0 .net *"_s28", 64 0, L_0000000001ffd330;  1 drivers
v000000000037cc00_0 .net *"_s30", 31 0, L_0000000001ffd3d0;  1 drivers
L_0000000001fa3120 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001fa06b0_0 .net *"_s33", 23 0, L_0000000001fa3120;  1 drivers
v0000000001fa0750_0 .net *"_s34", 31 0, L_0000000001ffd510;  1 drivers
v0000000001fa07f0_0 .net *"_s36", 15 0, L_0000000001ffd470;  1 drivers
L_0000000001fa3168 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001fa0890_0 .net *"_s38", 15 0, L_0000000001fa3168;  1 drivers
v0000000001fa0930_0 .net *"_s40", 31 0, L_000000000037fd10;  1 drivers
v0000000001fa09d0_0 .net *"_s42", 7 0, L_0000000001ffd5b0;  1 drivers
v0000000001fa0a70_0 .net *"_s44", 64 0, L_0000000001ffd650;  1 drivers
L_0000000001fa31b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001fa0b10_0 .net *"_s47", 0 0, L_0000000001fa31b0;  1 drivers
L_0000000001fa31f8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000001fa0bb0_0 .net/2u *"_s48", 64 0, L_0000000001fa31f8;  1 drivers
L_0000000001fa2f70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001fa0c50_0 .net *"_s5", 0 0, L_0000000001fa2f70;  1 drivers
v0000000001fa0cf0_0 .net *"_s50", 64 0, L_0000000001ffd6f0;  1 drivers
v0000000001fa0d90_0 .net *"_s52", 31 0, L_0000000001ffd790;  1 drivers
L_0000000001fa3240 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001fa0e30_0 .net *"_s55", 23 0, L_0000000001fa3240;  1 drivers
v0000000001fa0ed0_0 .net *"_s56", 31 0, L_0000000001ffd8d0;  1 drivers
v0000000001fa0f70_0 .net *"_s58", 23 0, L_0000000001ffd830;  1 drivers
L_0000000001fa2fb8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000001fa1010_0 .net/2u *"_s6", 64 0, L_0000000001fa2fb8;  1 drivers
L_0000000001fa3288 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000001fa10b0_0 .net *"_s60", 7 0, L_0000000001fa3288;  1 drivers
v0000000001fa1150_0 .net *"_s62", 31 0, L_000000000037fd80;  1 drivers
v0000000001fa11f0_0 .net *"_s64", 7 0, L_0000000001ffda10;  1 drivers
v0000000001fa1290_0 .net *"_s66", 31 0, L_0000000001ffd970;  1 drivers
L_0000000001fa32d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001fa1330_0 .net *"_s69", 23 0, L_0000000001fa32d0;  1 drivers
v0000000001fa13d0_0 .net *"_s8", 64 0, L_0000000001ffcf70;  1 drivers
v0000000001fa1470_0 .net "address", 63 0, v0000000001fa18d0_0;  alias, 1 drivers
v0000000001fa1510_0 .var/i "aligned_pc", 31 0;
v0000000001fa15b0_0 .net "instruction", 31 0, L_000000000037fca0;  alias, 1 drivers
v0000000001fa1650 .array "mem", 256 0, 7 0;
v0000000001fa16f0_0 .var/i "write_counter", 31 0;
L_0000000001fa24b0 .array/port v0000000001fa1650, L_0000000001ffcf70;
L_0000000001fa2550 .concat [ 64 1 0 0], v0000000001fa18d0_0, L_0000000001fa2f70;
L_0000000001ffcf70 .arith/sum 65, L_0000000001fa2550, L_0000000001fa2fb8;
L_0000000001ffd010 .concat [ 8 24 0 0], L_0000000001fa24b0, L_0000000001fa3000;
L_0000000001ffd0b0 .part L_0000000001ffd010, 0, 8;
L_0000000001ffd150 .concat [ 24 8 0 0], L_0000000001fa3048, L_0000000001ffd0b0;
L_0000000001ffd1f0 .array/port v0000000001fa1650, L_0000000001ffd330;
L_0000000001ffd290 .concat [ 64 1 0 0], v0000000001fa18d0_0, L_0000000001fa3090;
L_0000000001ffd330 .arith/sum 65, L_0000000001ffd290, L_0000000001fa30d8;
L_0000000001ffd3d0 .concat [ 8 24 0 0], L_0000000001ffd1f0, L_0000000001fa3120;
L_0000000001ffd470 .part L_0000000001ffd3d0, 0, 16;
L_0000000001ffd510 .concat [ 16 16 0 0], L_0000000001fa3168, L_0000000001ffd470;
L_0000000001ffd5b0 .array/port v0000000001fa1650, L_0000000001ffd6f0;
L_0000000001ffd650 .concat [ 64 1 0 0], v0000000001fa18d0_0, L_0000000001fa31b0;
L_0000000001ffd6f0 .arith/sum 65, L_0000000001ffd650, L_0000000001fa31f8;
L_0000000001ffd790 .concat [ 8 24 0 0], L_0000000001ffd5b0, L_0000000001fa3240;
L_0000000001ffd830 .part L_0000000001ffd790, 0, 24;
L_0000000001ffd8d0 .concat [ 8 24 0 0], L_0000000001fa3288, L_0000000001ffd830;
L_0000000001ffda10 .array/port v0000000001fa1650, v0000000001fa18d0_0;
L_0000000001ffd970 .concat [ 8 24 0 0], L_0000000001ffda10, L_0000000001fa32d0;
S_0000000000360090 .scope task, "write_b" "write_b" 3 72, 3 72 0, S_0000000000361cf0;
 .timescale 0 0;
v000000000037b6c0_0 .var "br_addr", 25 0;
v000000000037b760_0 .var "opcode", 10 0;
TD_Stage1_Fetch.imem.write_b ;
    %load/vec4 v0000000001fa16f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001fa1510_0, 0, 32;
    %load/vec4 v000000000037b760_0;
    %parti/s 6, 0, 2;
    %load/vec4 v000000000037b6c0_0;
    %parti/s 2, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001fa1510_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v000000000037b6c0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000001fa1510_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v000000000037b6c0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000001fa1510_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v000000000037b6c0_0;
    %parti/s 8, 0, 2;
    %ix/getv/s 4, v0000000001fa1510_0;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v0000000001fa16f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001fa16f0_0, 0, 32;
    %end;
S_0000000000360210 .scope task, "write_cb" "write_cb" 3 87, 3 87 0, S_0000000000361cf0;
 .timescale 0 0;
v000000000037b800_0 .var "cond_br_addr", 18 0;
v000000000037b8a0_0 .var "opcode", 10 0;
v000000000037b940_0 .var "rt", 4 0;
TD_Stage1_Fetch.imem.write_cb ;
    %load/vec4 v0000000001fa16f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001fa1510_0, 0, 32;
    %load/vec4 v000000000037b8a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000001fa1510_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v000000000037b800_0;
    %parti/s 8, 11, 5;
    %load/vec4 v0000000001fa1510_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v000000000037b800_0;
    %parti/s 8, 3, 3;
    %load/vec4 v0000000001fa1510_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v000000000037b800_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000000000037b940_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0000000001fa1510_0;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v0000000001fa16f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001fa16f0_0, 0, 32;
    %end;
S_0000000001fa0080 .scope task, "write_d" "write_d" 3 54, 3 54 0, S_0000000000361cf0;
 .timescale 0 0;
v000000000037b9e0_0 .var "dt_addr", 8 0;
v000000000037ba80_0 .var "op", 1 0;
v000000000037bb20_0 .var "opcode", 10 0;
v000000000037bbc0_0 .var "rn", 4 0;
v000000000037bc60_0 .var "rt", 4 0;
TD_Stage1_Fetch.imem.write_d ;
    %load/vec4 v0000000001fa16f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001fa1510_0, 0, 32;
    %load/vec4 v000000000037bb20_0;
    %parti/s 8, 3, 3;
    %load/vec4 v0000000001fa1510_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v000000000037bb20_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000000000037b9e0_0;
    %parti/s 5, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001fa1510_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v000000000037b9e0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v000000000037ba80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000037bbc0_0;
    %parti/s 2, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001fa1510_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v000000000037bbc0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000000000037bc60_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0000000001fa1510_0;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v0000000001fa16f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001fa16f0_0, 0, 32;
    %end;
S_0000000001fa0200 .scope task, "write_i" "write_i" 3 38, 3 38 0, S_0000000000361cf0;
 .timescale 0 0;
v000000000037bd00_0 .var "alui", 11 0;
v000000000037bda0_0 .var "opcode", 10 0;
v000000000037be40_0 .var "rd", 4 0;
v000000000037bee0_0 .var "rn", 4 0;
TD_Stage1_Fetch.imem.write_i ;
    %load/vec4 v0000000001fa16f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001fa1510_0, 0, 32;
    %load/vec4 v000000000037bda0_0;
    %parti/s 8, 3, 3;
    %load/vec4 v0000000001fa1510_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v000000000037bda0_0;
    %parti/s 2, 1, 2;
    %load/vec4 v000000000037bd00_0;
    %parti/s 6, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001fa1510_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v000000000037bd00_0;
    %parti/s 6, 0, 2;
    %load/vec4 v000000000037bee0_0;
    %parti/s 2, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001fa1510_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v000000000037bee0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000000000037be40_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0000000001fa1510_0;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v0000000001fa16f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001fa16f0_0, 0, 32;
    %end;
S_0000000001fa0380 .scope task, "write_iw" "write_iw" 3 102, 3 102 0, S_0000000000361cf0;
 .timescale 0 0;
v000000000037bf80_0 .var "movi", 15 0;
v000000000037c020_0 .var "opcode", 10 0;
v000000000037c0c0_0 .var "rd", 4 0;
TD_Stage1_Fetch.imem.write_iw ;
    %load/vec4 v0000000001fa16f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001fa1510_0, 0, 32;
    %load/vec4 v000000000037c020_0;
    %parti/s 8, 3, 3;
    %load/vec4 v0000000001fa1510_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v000000000037c020_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000000000037bf80_0;
    %parti/s 5, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001fa1510_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v000000000037bf80_0;
    %parti/s 8, 3, 3;
    %load/vec4 v0000000001fa1510_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v000000000037bf80_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000000000037c0c0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0000000001fa1510_0;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v0000000001fa16f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001fa16f0_0, 0, 32;
    %end;
S_0000000001fa0500 .scope task, "write_r" "write_r" 3 21, 3 21 0, S_0000000000361cf0;
 .timescale 0 0;
v000000000037c160_0 .var "opcode", 10 0;
v000000000037c200_0 .var "rd", 4 0;
v000000000037c2a0_0 .var "rm", 4 0;
v000000000037c340_0 .var "rn", 4 0;
v000000000037c3e0_0 .var "shamt", 5 0;
TD_Stage1_Fetch.imem.write_r ;
    %load/vec4 v0000000001fa16f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001fa1510_0, 0, 32;
    %load/vec4 v000000000037c160_0;
    %parti/s 8, 3, 3;
    %load/vec4 v0000000001fa1510_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v000000000037c160_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000000000037c2a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001fa1510_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v000000000037c3e0_0;
    %load/vec4 v000000000037c340_0;
    %parti/s 2, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001fa1510_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v000000000037c340_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000000000037c200_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0000000001fa1510_0;
    %store/vec4a v0000000001fa1650, 4, 0;
    %load/vec4 v0000000001fa16f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001fa16f0_0, 0, 32;
    %end;
S_0000000001fa29a0 .scope module, "pc" "Program_Counter" 2 44, 2 12 0, S_0000000000361b70;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "addr_in"
    .port_info 1 /INPUT 1 "wr"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 64 "addr_out"
v0000000001fa1790_0 .net "addr_in", 63 0, L_0000000001fa2410;  1 drivers
v0000000001fa1830_0 .net "addr_out", 63 0, v0000000001fa18d0_0;  alias, 1 drivers
v0000000001fa18d0_0 .var "latched_addr", 63 0;
v0000000001fa1970_0 .net "reset", 0 0, o0000000000384b88;  alias, 0 drivers
v0000000001fa1a10_0 .net "wr", 0 0, o0000000000384bb8;  alias, 0 drivers
E_0000000000380cb0 .event edge, v0000000001fa1970_0, v0000000001fa1a10_0;
    .scope S_0000000001fa29a0;
T_6 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000001fa18d0_0, 0, 64;
    %end;
    .thread T_6;
    .scope S_0000000001fa29a0;
T_7 ;
    %wait E_0000000000380cb0;
    %load/vec4 v0000000001fa1a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000000001fa1790_0;
    %store/vec4 v0000000001fa18d0_0, 0, 64;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000001fa1970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000001fa18d0_0, 0, 64;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000361cf0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001fa16f0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0000000000361cf0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001fa1510_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000361cf0;
T_10 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000000000037c020_0, 0, 11;
    %pushi/vec4 65210, 0, 16;
    %store/vec4 v000000000037bf80_0, 0, 16;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000000000037c0c0_0, 0, 5;
    %fork TD_Stage1_Fetch.imem.write_iw, S_0000000001fa0380;
    %join;
    %pushi/vec4 1, 0, 11;
    %store/vec4 v000000000037c020_0, 0, 11;
    %pushi/vec4 65210, 0, 16;
    %store/vec4 v000000000037bf80_0, 0, 16;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000000000037c0c0_0, 0, 5;
    %fork TD_Stage1_Fetch.imem.write_iw, S_0000000001fa0380;
    %join;
    %end;
    .thread T_10;
    .scope S_0000000000361b70;
T_11 ;
    %wait E_0000000000369830;
    %load/vec4 v0000000001fa2050_0;
    %store/vec4 v0000000001fa20f0_0, 0, 96;
    %load/vec4 v0000000001fa1dd0_0;
    %load/vec4 v0000000001fa1fb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000001fa2050_0, 0, 96;
    %jmp T_11;
    .thread T_11, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "src/stage1_fetch.sv";
    "src/instruction_memory.sv";
