/// Auto-generated register definitions for NVIC
/// Device: ATSAMV71N19
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samv71::atsamv71n19::nvic {

// ============================================================================
// NVIC - Nested Vectored Interrupt Controller
// Base Address: 0xE000E100
// ============================================================================

/// NVIC Register Structure
struct NVIC_Registers {

    /// Interrupt Set Enable Register n
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    volatile uint32_t ISER[8];
    uint8_t RESERVED_0004[124]; ///< Reserved

    /// Interrupt Clear Enable Register n
    /// Offset: 0x0080
    /// Reset value: 0x00000000
    volatile uint32_t ICER[8];
    uint8_t RESERVED_0084[124]; ///< Reserved

    /// Interrupt Set Pending Register n
    /// Offset: 0x0100
    /// Reset value: 0x00000000
    volatile uint32_t ISPR[8];
    uint8_t RESERVED_0104[124]; ///< Reserved

    /// Interrupt Clear Pending Register n
    /// Offset: 0x0180
    /// Reset value: 0x00000000
    volatile uint32_t ICPR[8];
    uint8_t RESERVED_0184[124]; ///< Reserved

    /// Interrupt Active bit Register n
    /// Offset: 0x0200
    /// Reset value: 0x00000000
    volatile uint32_t IABR[8];
    uint8_t RESERVED_0204[252]; ///< Reserved

    /// Interrupt Priority Register (8Bit wide) n
    /// Offset: 0x0300
    /// Reset value: 0x00000000
    volatile uint8_t IP[240];
    uint8_t RESERVED_0301[2815]; ///< Reserved

    /// Software Trigger Interrupt Register
    /// Offset: 0x0E00
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t STIR;
};

static_assert(sizeof(NVIC_Registers) >= 3588, "NVIC_Registers size mismatch");

/// NVIC peripheral instance
constexpr NVIC_Registers* NVIC = 
    reinterpret_cast<NVIC_Registers*>(0xE000E100);

}  // namespace alloy::hal::atmel::samv71::atsamv71n19::nvic
