module wideexpr_00769(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((ctrl[4]?(s4)<<(-($signed(|({(-(6'sb001101))+((ctrl[3]?s4:2'sb11)),s2})))):((ctrl[0]?(+((^(u5))+(4'b0110)))<<({3'sb111,$signed($signed($signed(3'b111))),{4{((s5)>>(3'b011))<<((6'b001010)>>(4'sb0100))}},{2{1'sb0}}}):-(s3)))>>(4'sb1000)))<<((5'sb10111)>>>((ctrl[7]?(ctrl[2]?-((ctrl[5]?(s1)+($signed((ctrl[0]?s3:6'sb011111))):$signed(~^(2'b10)))):s5):s3)));
  assign y1 = 6'sb111110;
  assign y2 = +((ctrl[5]?((+(((s4)|(1'sb1))>(s3)))+(u1))&((s7)>((ctrl[0]?5'sb10110:((3'sb100)^~(2'sb01))>>(4'b0010)))):2'sb10));
  assign y3 = +(((6'b001101)+({4'sb0011,$signed(~^((6'b001110)<<<(u7)))}))<((-(((ctrl[0]?(ctrl[0]?5'sb11100:6'sb011110):(ctrl[7]?s5:1'sb0)))>>>((ctrl[7]?(u2)^~(s0):(ctrl[3]?1'sb0:4'sb1011)))))&({1{+((-(4'sb0001))^~((6'sb101100)>>>(4'sb1000)))}})));
  assign y4 = $signed((ctrl[7]?((ctrl[6]?s0:$signed(3'sb111)))>(4'sb1010):u6));
  assign y5 = 6'sb100101;
  assign y6 = +(((~|({s4,s6,6'sb110011,s5}))>>>((ctrl[0]?$signed(s1):$unsigned(s2))))>>(u5));
  assign y7 = (ctrl[7]?6'sb010110:(s3)-(5'sb10100));
endmodule
