$date
	Sun Mar 24 20:47:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_TopLevel $end
$var wire 16 ! leds [15:0] $end
$var wire 7 " led_out [6:0] $end
$var wire 4 # disable_anodes [3:0] $end
$var wire 4 $ anode [3:0] $end
$var reg 1 % clk $end
$var reg 2 & led_sel [1:0] $end
$var reg 1 ' pb_clk $end
$var reg 1 ( rst $end
$var reg 4 ) ssd_sel [3:0] $end
$scope module dut $end
$var wire 1 * branch_and_output $end
$var wire 1 % clk $end
$var wire 2 + led_sel [1:0] $end
$var wire 1 , negative $end
$var wire 1 ' pb_clk $end
$var wire 1 ( rst $end
$var wire 4 - ssd_sel [3:0] $end
$var wire 1 . zflag $end
$var wire 32 / write_data [31:0] $end
$var wire 8 0 shift_left_pc_adder_output [7:0] $end
$var wire 32 1 shift_left_output [31:0] $end
$var wire 32 2 read_data2 [31:0] $end
$var wire 32 3 read_data1 [31:0] $end
$var wire 8 4 pc_p4_adder_output [7:0] $end
$var wire 8 5 pc_output [7:0] $end
$var wire 8 6 pc_input_with_reset_output [7:0] $end
$var wire 8 7 pc_input [7:0] $end
$var wire 7 8 led_out [6:0] $end
$var wire 2 9 jump [1:0] $end
$var wire 32 : instruction [31:0] $end
$var wire 32 ; immediate_expanded [31:0] $end
$var wire 4 < disable_anodes [3:0] $end
$var wire 32 = data_mem_out [31:0] $end
$var wire 16 > control_signals [15:0] $end
$var wire 1 ? branch_sel $end
$var wire 4 @ anode [3:0] $end
$var wire 32 A alu_second_input [31:0] $end
$var wire 32 B alu_result [31:0] $end
$var wire 4 C alu_ctrl [3:0] $end
$var wire 1 D RegWrite $end
$var wire 1 E MemtoReg $end
$var wire 1 F MemWrite $end
$var wire 1 G MemRead $end
$var wire 1 H Branch $end
$var wire 1 I ALUSrc $end
$var wire 2 J ALUOp [1:0] $end
$var parameter 2 K LED_SEL_CONTROL_SIG $end
$var parameter 2 L LED_SEL_INST_LSH $end
$var parameter 2 M LED_SEL_INST_MSH $end
$var parameter 4 N SSD_SEL_ALU_OUT $end
$var parameter 4 O SSD_SEL_ALU_SRC2_MUX $end
$var parameter 4 P SSD_SEL_BRANCH_TARGET_ADDR $end
$var parameter 4 Q SSD_SEL_DATA_RF_IN $end
$var parameter 4 R SSD_SEL_DATA_RF_RS1 $end
$var parameter 4 S SSD_SEL_DATA_RF_RS2 $end
$var parameter 4 T SSD_SEL_IMM_GEN_OUT $end
$var parameter 4 U SSD_SEL_MEM_OUT $end
$var parameter 4 V SSD_SEL_PC $end
$var parameter 4 W SSD_SEL_PC_INPUT $end
$var parameter 4 X SSD_SEL_PC_P4 $end
$var parameter 4 Y SSD_SEL_SHIFTL1_OUT $end
$var reg 16 Z leds [15:0] $end
$var reg 13 [ ssd_num [12:0] $end
$scope module alu $end
$var wire 32 \ rs2_signed [31:0] $end
$var wire 1 ] rs2_neg $end
$var wire 32 ^ rs2 [31:0] $end
$var wire 32 _ rs1 [31:0] $end
$var wire 4 ` alu_ctrl [3:0] $end
$var parameter 32 a n $end
$var reg 32 b res [31:0] $end
$var reg 1 . zf $end
$upscope $end
$scope module alu_cu $end
$var wire 3 c func3 [2:0] $end
$var wire 1 d func7bit30 $end
$var wire 2 e alu_op [1:0] $end
$var reg 4 f alu_ctrl [3:0] $end
$upscope $end
$scope module alu_second_input_mux $end
$var wire 1 I sel $end
$var wire 32 g out [31:0] $end
$var wire 32 h in1 [31:0] $end
$var wire 32 i in0 [31:0] $end
$var parameter 32 j N $end
$scope begin g_mux[0] $end
$var parameter 2 k i $end
$upscope $end
$scope begin g_mux[1] $end
$var parameter 2 l i $end
$upscope $end
$scope begin g_mux[2] $end
$var parameter 3 m i $end
$upscope $end
$scope begin g_mux[3] $end
$var parameter 3 n i $end
$upscope $end
$scope begin g_mux[4] $end
$var parameter 4 o i $end
$upscope $end
$scope begin g_mux[5] $end
$var parameter 4 p i $end
$upscope $end
$scope begin g_mux[6] $end
$var parameter 4 q i $end
$upscope $end
$scope begin g_mux[7] $end
$var parameter 4 r i $end
$upscope $end
$scope begin g_mux[8] $end
$var parameter 5 s i $end
$upscope $end
$scope begin g_mux[9] $end
$var parameter 5 t i $end
$upscope $end
$scope begin g_mux[10] $end
$var parameter 5 u i $end
$upscope $end
$scope begin g_mux[11] $end
$var parameter 5 v i $end
$upscope $end
$scope begin g_mux[12] $end
$var parameter 5 w i $end
$upscope $end
$scope begin g_mux[13] $end
$var parameter 5 x i $end
$upscope $end
$scope begin g_mux[14] $end
$var parameter 5 y i $end
$upscope $end
$scope begin g_mux[15] $end
$var parameter 5 z i $end
$upscope $end
$scope begin g_mux[16] $end
$var parameter 6 { i $end
$upscope $end
$scope begin g_mux[17] $end
$var parameter 6 | i $end
$upscope $end
$scope begin g_mux[18] $end
$var parameter 6 } i $end
$upscope $end
$scope begin g_mux[19] $end
$var parameter 6 ~ i $end
$upscope $end
$scope begin g_mux[20] $end
$var parameter 6 !" i $end
$upscope $end
$scope begin g_mux[21] $end
$var parameter 6 "" i $end
$upscope $end
$scope begin g_mux[22] $end
$var parameter 6 #" i $end
$upscope $end
$scope begin g_mux[23] $end
$var parameter 6 $" i $end
$upscope $end
$scope begin g_mux[24] $end
$var parameter 6 %" i $end
$upscope $end
$scope begin g_mux[25] $end
$var parameter 6 &" i $end
$upscope $end
$scope begin g_mux[26] $end
$var parameter 6 '" i $end
$upscope $end
$scope begin g_mux[27] $end
$var parameter 6 (" i $end
$upscope $end
$scope begin g_mux[28] $end
$var parameter 6 )" i $end
$upscope $end
$scope begin g_mux[29] $end
$var parameter 6 *" i $end
$upscope $end
$scope begin g_mux[30] $end
$var parameter 6 +" i $end
$upscope $end
$scope begin g_mux[31] $end
$var parameter 6 ," i $end
$upscope $end
$upscope $end
$scope module branch_control $end
$var wire 3 -" branch_op [2:0] $end
$var wire 1 , negative $end
$var wire 1 . zf $end
$var wire 1 H branch $end
$var reg 1 ? branch_sel $end
$upscope $end
$scope module cu $end
$var wire 5 ." opcode [6:2] $end
$var reg 2 /" ALUOp [1:0] $end
$var reg 1 I ALUSrc $end
$var reg 1 H Branch $end
$var reg 1 G MemRead $end
$var reg 1 F MemWrite $end
$var reg 1 E MemtoReg $end
$var reg 1 D RegWrite $end
$var reg 2 0" jump [1:0] $end
$upscope $end
$scope module datamem $end
$var wire 1 G MemRead $end
$var wire 1 F MemWrite $end
$var wire 6 1" addr [5:0] $end
$var wire 1 ' clk $end
$var wire 32 2" data_in [31:0] $end
$var reg 32 3" data_out [31:0] $end
$upscope $end
$scope module imm_gen $end
$var wire 1 4" opcode $end
$var wire 32 5" inst [31:0] $end
$var reg 32 6" gen_out [31:0] $end
$upscope $end
$scope module instmem $end
$var wire 32 7" inst [31:0] $end
$var wire 8 8" addr [7:0] $end
$upscope $end
$scope module pc_input_mux $end
$var wire 1 * sel $end
$var wire 8 9" out [7:0] $end
$var wire 8 :" in1 [7:0] $end
$var wire 8 ;" in0 [7:0] $end
$var parameter 32 <" N $end
$scope begin g_mux[0] $end
$var parameter 2 =" i $end
$upscope $end
$scope begin g_mux[1] $end
$var parameter 2 >" i $end
$upscope $end
$scope begin g_mux[2] $end
$var parameter 3 ?" i $end
$upscope $end
$scope begin g_mux[3] $end
$var parameter 3 @" i $end
$upscope $end
$scope begin g_mux[4] $end
$var parameter 4 A" i $end
$upscope $end
$scope begin g_mux[5] $end
$var parameter 4 B" i $end
$upscope $end
$scope begin g_mux[6] $end
$var parameter 4 C" i $end
$upscope $end
$scope begin g_mux[7] $end
$var parameter 4 D" i $end
$upscope $end
$upscope $end
$scope module pc_input_with_reset_mux $end
$var wire 8 E" in0 [7:0] $end
$var wire 8 F" in1 [7:0] $end
$var wire 1 ( sel $end
$var wire 8 G" out [7:0] $end
$var parameter 32 H" N $end
$scope begin g_mux[0] $end
$var parameter 2 I" i $end
$upscope $end
$scope begin g_mux[1] $end
$var parameter 2 J" i $end
$upscope $end
$scope begin g_mux[2] $end
$var parameter 3 K" i $end
$upscope $end
$scope begin g_mux[3] $end
$var parameter 3 L" i $end
$upscope $end
$scope begin g_mux[4] $end
$var parameter 4 M" i $end
$upscope $end
$scope begin g_mux[5] $end
$var parameter 4 N" i $end
$upscope $end
$scope begin g_mux[6] $end
$var parameter 4 O" i $end
$upscope $end
$scope begin g_mux[7] $end
$var parameter 4 P" i $end
$upscope $end
$upscope $end
$scope module pc_p4_adder $end
$var wire 8 Q" b [7:0] $end
$var wire 8 R" sum [7:0] $end
$var wire 8 S" a [7:0] $end
$var wire 9 T" C [8:0] $end
$var parameter 32 U" n $end
$scope begin g_FA_instance[0] $end
$var parameter 2 V" i $end
$scope module FA_inst $end
$var wire 1 W" a $end
$var wire 1 X" b $end
$var wire 1 Y" carry $end
$var wire 1 Z" cin $end
$var wire 1 [" sum $end
$upscope $end
$upscope $end
$scope begin g_FA_instance[1] $end
$var parameter 2 \" i $end
$scope module FA_inst $end
$var wire 1 ]" a $end
$var wire 1 ^" b $end
$var wire 1 _" carry $end
$var wire 1 `" cin $end
$var wire 1 a" sum $end
$upscope $end
$upscope $end
$scope begin g_FA_instance[2] $end
$var parameter 3 b" i $end
$scope module FA_inst $end
$var wire 1 c" a $end
$var wire 1 d" b $end
$var wire 1 e" carry $end
$var wire 1 f" cin $end
$var wire 1 g" sum $end
$upscope $end
$upscope $end
$scope begin g_FA_instance[3] $end
$var parameter 3 h" i $end
$scope module FA_inst $end
$var wire 1 i" a $end
$var wire 1 j" b $end
$var wire 1 k" carry $end
$var wire 1 l" cin $end
$var wire 1 m" sum $end
$upscope $end
$upscope $end
$scope begin g_FA_instance[4] $end
$var parameter 4 n" i $end
$scope module FA_inst $end
$var wire 1 o" a $end
$var wire 1 p" b $end
$var wire 1 q" carry $end
$var wire 1 r" cin $end
$var wire 1 s" sum $end
$upscope $end
$upscope $end
$scope begin g_FA_instance[5] $end
$var parameter 4 t" i $end
$scope module FA_inst $end
$var wire 1 u" a $end
$var wire 1 v" b $end
$var wire 1 w" carry $end
$var wire 1 x" cin $end
$var wire 1 y" sum $end
$upscope $end
$upscope $end
$scope begin g_FA_instance[6] $end
$var parameter 4 z" i $end
$scope module FA_inst $end
$var wire 1 {" a $end
$var wire 1 |" b $end
$var wire 1 }" carry $end
$var wire 1 ~" cin $end
$var wire 1 !# sum $end
$upscope $end
$upscope $end
$scope begin g_FA_instance[7] $end
$var parameter 4 "# i $end
$scope module FA_inst $end
$var wire 1 ## a $end
$var wire 1 $# b $end
$var wire 1 %# carry $end
$var wire 1 &# cin $end
$var wire 1 '# sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module program_counter $end
$var wire 32 (# alu_result [31:0] $end
$var wire 1 ? branch_sel $end
$var wire 1 % clk $end
$var wire 32 )# immediate [31:0] $end
$var wire 2 *# jump [1:0] $end
$var wire 1 ( rst $end
$var wire 32 +# if_branch [31:0] $end
$var reg 8 ,# counter [7:0] $end
$upscope $end
$scope module regfile $end
$var wire 1 ' clk $end
$var wire 32 -# outputReg1 [31:0] $end
$var wire 32 .# outputReg2 [31:0] $end
$var wire 5 /# readAddr1 [4:0] $end
$var wire 5 0# readAddr2 [4:0] $end
$var wire 1 D regWrite $end
$var wire 1 ( rst $end
$var wire 5 1# writeAddr [4:0] $end
$var wire 32 2# writeData [31:0] $end
$var parameter 32 3# DATA_WIDTH $end
$var integer 32 4# i [31:0] $end
$upscope $end
$scope module rf_write_data_mux $end
$var wire 32 5# in0 [31:0] $end
$var wire 32 6# in1 [31:0] $end
$var wire 1 E sel $end
$var wire 32 7# out [31:0] $end
$var parameter 32 8# N $end
$scope begin g_mux[0] $end
$var parameter 2 9# i $end
$upscope $end
$scope begin g_mux[1] $end
$var parameter 2 :# i $end
$upscope $end
$scope begin g_mux[2] $end
$var parameter 3 ;# i $end
$upscope $end
$scope begin g_mux[3] $end
$var parameter 3 <# i $end
$upscope $end
$scope begin g_mux[4] $end
$var parameter 4 =# i $end
$upscope $end
$scope begin g_mux[5] $end
$var parameter 4 ># i $end
$upscope $end
$scope begin g_mux[6] $end
$var parameter 4 ?# i $end
$upscope $end
$scope begin g_mux[7] $end
$var parameter 4 @# i $end
$upscope $end
$scope begin g_mux[8] $end
$var parameter 5 A# i $end
$upscope $end
$scope begin g_mux[9] $end
$var parameter 5 B# i $end
$upscope $end
$scope begin g_mux[10] $end
$var parameter 5 C# i $end
$upscope $end
$scope begin g_mux[11] $end
$var parameter 5 D# i $end
$upscope $end
$scope begin g_mux[12] $end
$var parameter 5 E# i $end
$upscope $end
$scope begin g_mux[13] $end
$var parameter 5 F# i $end
$upscope $end
$scope begin g_mux[14] $end
$var parameter 5 G# i $end
$upscope $end
$scope begin g_mux[15] $end
$var parameter 5 H# i $end
$upscope $end
$scope begin g_mux[16] $end
$var parameter 6 I# i $end
$upscope $end
$scope begin g_mux[17] $end
$var parameter 6 J# i $end
$upscope $end
$scope begin g_mux[18] $end
$var parameter 6 K# i $end
$upscope $end
$scope begin g_mux[19] $end
$var parameter 6 L# i $end
$upscope $end
$scope begin g_mux[20] $end
$var parameter 6 M# i $end
$upscope $end
$scope begin g_mux[21] $end
$var parameter 6 N# i $end
$upscope $end
$scope begin g_mux[22] $end
$var parameter 6 O# i $end
$upscope $end
$scope begin g_mux[23] $end
$var parameter 6 P# i $end
$upscope $end
$scope begin g_mux[24] $end
$var parameter 6 Q# i $end
$upscope $end
$scope begin g_mux[25] $end
$var parameter 6 R# i $end
$upscope $end
$scope begin g_mux[26] $end
$var parameter 6 S# i $end
$upscope $end
$scope begin g_mux[27] $end
$var parameter 6 T# i $end
$upscope $end
$scope begin g_mux[28] $end
$var parameter 6 U# i $end
$upscope $end
$scope begin g_mux[29] $end
$var parameter 6 V# i $end
$upscope $end
$scope begin g_mux[30] $end
$var parameter 6 W# i $end
$upscope $end
$scope begin g_mux[31] $end
$var parameter 6 X# i $end
$upscope $end
$upscope $end
$scope module shift_left_pc_adder $end
$var wire 8 Y# a [7:0] $end
$var wire 8 Z# b [7:0] $end
$var wire 8 [# sum [7:0] $end
$var wire 9 \# C [8:0] $end
$var parameter 32 ]# n $end
$scope begin g_FA_instance[0] $end
$var parameter 2 ^# i $end
$scope module FA_inst $end
$var wire 1 _# a $end
$var wire 1 `# b $end
$var wire 1 a# carry $end
$var wire 1 b# cin $end
$var wire 1 c# sum $end
$upscope $end
$upscope $end
$scope begin g_FA_instance[1] $end
$var parameter 2 d# i $end
$scope module FA_inst $end
$var wire 1 e# a $end
$var wire 1 f# b $end
$var wire 1 g# carry $end
$var wire 1 h# cin $end
$var wire 1 i# sum $end
$upscope $end
$upscope $end
$scope begin g_FA_instance[2] $end
$var parameter 3 j# i $end
$scope module FA_inst $end
$var wire 1 k# a $end
$var wire 1 l# b $end
$var wire 1 m# carry $end
$var wire 1 n# cin $end
$var wire 1 o# sum $end
$upscope $end
$upscope $end
$scope begin g_FA_instance[3] $end
$var parameter 3 p# i $end
$scope module FA_inst $end
$var wire 1 q# a $end
$var wire 1 r# b $end
$var wire 1 s# carry $end
$var wire 1 t# cin $end
$var wire 1 u# sum $end
$upscope $end
$upscope $end
$scope begin g_FA_instance[4] $end
$var parameter 4 v# i $end
$scope module FA_inst $end
$var wire 1 w# a $end
$var wire 1 x# b $end
$var wire 1 y# carry $end
$var wire 1 z# cin $end
$var wire 1 {# sum $end
$upscope $end
$upscope $end
$scope begin g_FA_instance[5] $end
$var parameter 4 |# i $end
$scope module FA_inst $end
$var wire 1 }# a $end
$var wire 1 ~# b $end
$var wire 1 !$ carry $end
$var wire 1 "$ cin $end
$var wire 1 #$ sum $end
$upscope $end
$upscope $end
$scope begin g_FA_instance[6] $end
$var parameter 4 $$ i $end
$scope module FA_inst $end
$var wire 1 %$ a $end
$var wire 1 &$ b $end
$var wire 1 '$ carry $end
$var wire 1 ($ cin $end
$var wire 1 )$ sum $end
$upscope $end
$upscope $end
$scope begin g_FA_instance[7] $end
$var parameter 4 *$ i $end
$scope module FA_inst $end
$var wire 1 +$ a $end
$var wire 1 ,$ b $end
$var wire 1 -$ carry $end
$var wire 1 .$ cin $end
$var wire 1 /$ sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module shiftleft1 $end
$var wire 32 0$ a [31:0] $end
$var wire 32 1$ b [31:0] $end
$var parameter 32 2$ n $end
$upscope $end
$scope module ssd $end
$var wire 1 % clk $end
$var wire 13 3$ num [12:0] $end
$var wire 2 4$ LED_activating_counter [1:0] $end
$var reg 4 5$ Anode [3:0] $end
$var reg 4 6$ LED_BCD [3:0] $end
$var reg 7 7$ LED_out [6:0] $end
$var reg 4 8$ disable_anodes [3:0] $end
$var reg 20 9$ refresh_counter [19:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 2$
b111 *$
b110 $$
b101 |#
b100 v#
b11 p#
b10 j#
b1 d#
b0 ^#
b1000 ]#
b11111 X#
b11110 W#
b11101 V#
b11100 U#
b11011 T#
b11010 S#
b11001 R#
b11000 Q#
b10111 P#
b10110 O#
b10101 N#
b10100 M#
b10011 L#
b10010 K#
b10001 J#
b10000 I#
b1111 H#
b1110 G#
b1101 F#
b1100 E#
b1011 D#
b1010 C#
b1001 B#
b1000 A#
b111 @#
b110 ?#
b101 >#
b100 =#
b11 <#
b10 ;#
b1 :#
b0 9#
b100000 8#
b100000 3#
b111 "#
b110 z"
b101 t"
b100 n"
b11 h"
b10 b"
b1 \"
b0 V"
b1000 U"
b111 P"
b110 O"
b101 N"
b100 M"
b11 L"
b10 K"
b1 J"
b0 I"
b1000 H"
b111 D"
b110 C"
b101 B"
b100 A"
b11 @"
b10 ?"
b1 >"
b0 ="
b1000 <"
b11111 ,"
b11110 +"
b11101 *"
b11100 )"
b11011 ("
b11010 '"
b11001 &"
b11000 %"
b10111 $"
b10110 #"
b10101 ""
b10100 !"
b10011 ~
b10010 }
b10001 |
b10000 {
b1111 z
b1110 y
b1101 x
b1100 w
b1011 v
b1010 u
b1001 t
b1000 s
b111 r
b110 q
b101 p
b100 o
b11 n
b10 m
b1 l
b0 k
b100000 j
b100000 a
b1000 Y
b1 X
b11 W
b0 V
b1011 U
b111 T
b101 S
b100 R
b110 Q
b10 P
b1001 O
b1010 N
b1 M
b0 L
b10 K
$end
#0
$dumpvars
b0 9$
b1111 8$
b1 7$
b0 6$
b111 5$
b0 4$
b0 3$
b11111111111111111111111110000000 1$
b11111111111111111111111111000000 0$
1/$
0.$
0-$
1,$
0+$
0)$
0($
0'$
0&$
0%$
0#$
0"$
0!$
0~#
0}#
0{#
0z#
0y#
0x#
0w#
0u#
0t#
0s#
0r#
0q#
0o#
0n#
0m#
0l#
0k#
0i#
0h#
0g#
0f#
0e#
0c#
0b#
0a#
0`#
0_#
bz00000000 \#
b10000000 [#
b10000000 Z#
b0 Y#
b1010 7#
b1010 6#
b11111111111111111111111111000000 5#
b100000 4#
b1010 2#
b10 1#
b0 0#
b10 /#
b0 .#
b0 -#
b0 ,#
b11111111111111111111111110000000 +#
b0 *#
b11111111111111111111111111000000 )#
b11111111111111111111111111000000 (#
0'#
0&#
0%#
0$#
0##
0!#
0~"
0}"
0|"
0{"
0y"
0x"
0w"
0v"
0u"
0s"
0r"
0q"
0p"
0o"
0m"
0l"
0k"
0j"
0i"
1g"
0f"
0e"
1d"
0c"
0a"
0`"
0_"
0^"
0]"
0["
0Z"
0Y"
0X"
0W"
bz00000000 T"
b0 S"
b100 R"
b100 Q"
b0 G"
b0 F"
b100 E"
b100 ;"
b10000000 :"
b100 9"
b0 8"
b11111100000000010000000100010011 7"
b11111111111111111111111111000000 6"
b11111100000000010000000100010011 5"
14"
b1010 3"
b0 2"
b0 1"
b0 0"
b11 /"
b100 ."
b0 -"
b0 i
b11111111111111111111111111000000 h
b11111111111111111111111111000000 g
b10 f
b11 e
1d
b0 c
b11111111111111111111111111000000 b
b10 `
b0 _
b11111111111111111111111111000000 ^
0]
b11111111111111111111111111000000 \
b0 [
b100010011 Z
b11 J
1I
0H
1G
0F
1E
1D
b10 C
b11111111111111111111111111000000 B
b11111111111111111111111111000000 A
b111 @
0?
b1111011001000 >
b1010 =
b1111 <
b11111111111111111111111111000000 ;
b11111100000000010000000100010011 :
b0 9
b1 8
b100 7
b0 6
b0 5
b100 4
b0 3
b0 2
b11111111111111111111111110000000 1
b10000000 0
b1010 /
0.
b0 -
z,
b0 +
0*
b0 )
1(
0'
b0 &
0%
b111 $
b1111 #
b1 "
b100010011 !
$end
#5000
b1 9$
1%
#10000
b100000 4#
0%
1'
#15000
b10 9$
1%
#20000
0%
0'
#25000
b11 9$
1%
#30000
b100000 4#
0%
1'
#35000
b100 9$
1%
#40000
0%
0'
#45000
b101 9$
1%
#50000
b100000 4#
0%
1'
#55000
b110 9$
1%
#60000
0%
0'
#65000
b111 9$
1%
#70000
b100000 4#
0%
1'
#75000
b1000 9$
1%
#80000
0%
0'
#85000
b1001 9$
1%
#90000
b100000 4#
0%
1'
#95000
b1010 9$
1%
#100000
b100 6
b100 G"
0%
0'
0(
#105000
b1000 6
b1000 G"
1m"
1{#
1)$
0/$
b1000 7
b1000 9"
b1000 E"
1l"
b101000 1"
bz00000100 T"
1e"
1x#
1&$
0,$
b101000 \
b101000 B
b101000 b
b101000 (#
b101000 5#
b1010100 0
b1010100 :"
b1010100 [#
1o#
b1000 4
b1000 ;"
b1000 R"
0g"
b101000 /
b101000 2#
b101000 7#
b0 =
b0 3"
b0 6#
b1010000 Z#
b101000 A
b101000 ^
b101000 g
1F
b0 J
b0 e
b0 /"
0D
1I
0E
b110001000 >
0G
b1010000 1
b1010000 1$
1k#
1c"
b10 c
0d
b11100 1#
b1000 0#
b1000 ."
b10 -"
b10111000100011 !
b10111000100011 Z
b101000 ;
b101000 h
b101000 6"
b101000 )#
b101000 0$
b100 [
b100 3$
b1010100 +#
b10100000010010111000100011 :
b10100000010010111000100011 5"
b10100000010010111000100011 7"
b100 5
b100 8"
b100 S"
b100 ,#
b100 Y#
b1011 9$
1%
#110000
0%
1'
#115000
b1100 6
b1100 G"
0{#
0)$
1/$
b1010 =
b1010 3"
b1010 6#
0s"
b1100 7
b1100 9"
b1100 E"
0l"
b0 1"
0r"
0e"
0x#
0&$
1,$
b1000000 \
b1000000 B
b1000000 b
b1000000 (#
b1000000 5#
0o#
b10001000 0
b10001000 :"
b10001000 [#
1u#
1m"
bz00000000 T"
0k"
b1100 4
b1100 ;"
b1100 R"
1g"
b1010 /
b1010 2#
b1010 7#
b10000000 Z#
b1000000 A
b1000000 ^
b1000000 g
b11 J
b11 e
b11 /"
1D
1E
1G
1I
b1111011001000 >
0F
b10000000 1
b10000000 1$
0k#
1q#
1i"
0c"
b0 c
b1000 1#
b0 0#
b100 ."
b0 -"
b10000010011 !
b10000010011 Z
b1000000 ;
b1000000 h
b1000000 6"
b1000000 )#
b1000000 0$
b1000 [
b1000 3$
b10001000 +#
b100000000010000010000010011 :
b100000000010000010000010011 5"
b100000000010000010000010011 7"
b1000 5
b1000 8"
b1000 S"
b1000 ,#
b1000 Y#
b1100 9$
1%
#120000
0%
0'
#125000
1#$
1"$
1y#
1z#
1s#
1s"
0u#
1r"
1t#
b10000 6
b10000 G"
1k"
bz00011100 \#
1m#
0m"
0{#
b10000 7
b10000 9"
b10000 E"
1l"
b1010 1"
bz00001100 T"
1e"
1l#
1x#
b11111111111111111111111111001010 \
b11111111111111111111111111001010 B
b11111111111111111111111111001010 b
b11111111111111111111111111001010 (#
b11111111111111111111111111001010 5#
b10100000 0
b10100000 :"
b10100000 [#
0o#
b10000 4
b10000 ;"
b10000 R"
0g"
b11111111111111111111111111001010 /
b11111111111111111111111111001010 2#
b11111111111111111111111111001010 7#
b0 =
b0 3"
b0 6#
b10010100 Z#
b11111111111111111111111111001010 A
b11111111111111111111111111001010 ^
b11111111111111111111111111001010 g
1F
b0 J
b0 e
b0 /"
0D
1I
0E
b110001000 >
0G
b11111111111111111111111110010100 1
b11111111111111111111111110010100 1$
1k#
1c"
b10 c
1d
b11100 1#
b1010 0#
b1000 /#
b1000 ."
b10 -"
b10111000100011 !
b10111000100011 Z
b11111111111111111111111111001010 ;
b11111111111111111111111111001010 h
b11111111111111111111111111001010 6"
b11111111111111111111111111001010 )#
b11111111111111111111111111001010 0$
b1100 [
b1100 3$
b11111111111111111111111110100000 +#
b11111100101001000010111000100011 :
b11111100101001000010111000100011 5"
b11111100101001000010111000100011 7"
b1100 5
b1100 8"
b1100 S"
b1100 ,#
b1100 Y#
b1101 9$
1%
#130000
0%
1'
#135000
b10100 6
b10100 G"
1i#
b11111111111111111111111111001011 /
b11111111111111111111111111001011 2#
b11111111111111111111111111001011 7#
0t#
0y"
b10100 7
b10100 9"
b10100 E"
0l"
b1011 1"
0m#
0z#
0x"
0r"
0e"
1f#
b11111111111111111111111111001011 \
b11111111111111111111111111001011 B
b11111111111111111111111111001011 b
b11111111111111111111111111001011 (#
b11111111111111111111111111001011 5#
1o#
0u#
bz00010000 \#
0s#
b10100110 0
b10100110 :"
b10100110 [#
0{#
1s"
0q"
0m"
bz00000000 T"
0k"
b10100 4
b10100 ;"
b10100 R"
1g"
b10010110 Z#
b11111111111111111111111111001011 A
b11111111111111111111111111001011 ^
b11111111111111111111111111001011 g
b11111111111111111111111110010110 1
b11111111111111111111111110010110 1$
0k#
0q#
1w#
1o"
0i"
0c"
b11000 1#
b1011 0#
b10110000100011 !
b10110000100011 Z
b11111111111111111111111111001011 ;
b11111111111111111111111111001011 h
b11111111111111111111111111001011 6"
b11111111111111111111111111001011 )#
b11111111111111111111111111001011 0$
b10000 [
b10000 3$
b11111111111111111111111110100110 +#
b11111100101101000010110000100011 :
b11111100101101000010110000100011 5"
b11111100101101000010110000100011 7"
b10000 5
b10000 8"
b10000 S"
b10000 ,#
b10000 Y#
b1110 9$
1%
#140000
0%
0'
#145000
0{#
0z#
1u#
0s#
b11000 6
b11000 G"
1m"
0i#
b11111111111111111111111111001100 /
b11111111111111111111111111001100 2#
b11111111111111111111111111001100 7#
0t#
b11000 7
b11000 9"
b11000 E"
1l"
b1100 1"
bz00010000 \#
0m#
bz00000100 T"
1e"
0f#
0l#
1r#
b11111111111111111111111111001100 \
b11111111111111111111111111001100 B
b11111111111111111111111111001100 b
b11111111111111111111111111001100 (#
b11111111111111111111111111001100 5#
b10101100 0
b10101100 :"
b10101100 [#
1o#
b11000 4
b11000 ;"
b11000 R"
0g"
b10011000 Z#
b11111111111111111111111111001100 A
b11111111111111111111111111001100 ^
b11111111111111111111111111001100 g
b11111111111111111111111110011000 1
b11111111111111111111111110011000 1$
1k#
1c"
b10100 1#
b1100 0#
b10101000100011 !
b10101000100011 Z
b11111111111111111111111111001100 ;
b11111111111111111111111111001100 h
b11111111111111111111111111001100 6"
b11111111111111111111111111001100 )#
b11111111111111111111111111001100 0$
b10100 [
b10100 3$
b11111111111111111111111110101100 +#
b11111100110001000010101000100011 :
b11111100110001000010101000100011 5"
b11111100110001000010101000100011 7"
b10100 5
b10100 8"
b10100 S"
b10100 ,#
b10100 Y#
b1111 9$
1%
#150000
0%
1'
#155000
0y"
0x"
b11100 6
b11100 G"
1{#
0q"
1i#
b11111111111111111111111111001101 /
b11111111111111111111111111001101 2#
b11111111111111111111111111001101 7#
1z#
1s"
b11100 7
b11100 9"
b11100 E"
0l"
b1101 1"
bz00011000 \#
1s#
0r"
0e"
1f#
b11111111111111111111111111001101 \
b11111111111111111111111111001101 B
b11111111111111111111111111001101 b
b11111111111111111111111111001101 (#
b11111111111111111111111111001101 5#
0o#
b10110010 0
b10110010 :"
b10110010 [#
0u#
1m"
bz00000000 T"
0k"
b11100 4
b11100 ;"
b11100 R"
1g"
b10011010 Z#
b11111111111111111111111111001101 A
b11111111111111111111111111001101 ^
b11111111111111111111111111001101 g
b11111111111111111111111110011010 1
b11111111111111111111111110011010 1$
0k#
1q#
1i"
0c"
b10000 1#
b1101 0#
b10100000100011 !
b10100000100011 Z
b11111111111111111111111111001101 ;
b11111111111111111111111111001101 h
b11111111111111111111111111001101 6"
b11111111111111111111111111001101 )#
b11111111111111111111111111001101 0$
b11000 [
b11000 3$
b11111111111111111111111110110010 +#
b11111100110101000010100000100011 :
b11111100110101000010100000100011 5"
b11111100110101000010100000100011 7"
b11000 5
b11000 8"
b11000 S"
b11000 ,#
b11000 Y#
b10000 9$
1%
#160000
0%
0'
#165000
1y"
1x"
1q"
0s"
1u#
1r"
1t#
b100000 6
b100000 G"
1k"
bz00011100 \#
1m#
0m"
0i#
b11111111111111111111111111001110 /
b11111111111111111111111111001110 2#
b11111111111111111111111111001110 7#
b100000 7
b100000 9"
b100000 E"
1l"
b1110 1"
bz00011100 T"
1e"
0f#
1l#
b11111111111111111111111111001110 \
b11111111111111111111111111001110 B
b11111111111111111111111111001110 b
b11111111111111111111111111001110 (#
b11111111111111111111111111001110 5#
b10111000 0
b10111000 :"
b10111000 [#
0o#
b100000 4
b100000 ;"
b100000 R"
0g"
b10011100 Z#
b11111111111111111111111111001110 A
b11111111111111111111111111001110 ^
b11111111111111111111111111001110 g
b11111111111111111111111110011100 1
b11111111111111111111111110011100 1$
1k#
1c"
b1100 1#
b1110 0#
b10011000100011 !
b10011000100011 Z
b11111111111111111111111111001110 ;
b11111111111111111111111111001110 h
b11111111111111111111111111001110 6"
b11111111111111111111111111001110 )#
b11111111111111111111111111001110 0$
b11100 [
b11100 3$
b11111111111111111111111110111000 +#
b11111100111001000010011000100011 :
b11111100111001000010011000100011 5"
b11111100111001000010011000100011 7"
b11100 5
b11100 8"
b11100 S"
b11100 ,#
b11100 Y#
b10001 9$
1%
#170000
0%
1'
#175000
0"$
0y#
0z#
0s#
b100100 6
b100100 G"
0t#
1)$
0!#
b100100 7
b100100 9"
b100100 E"
0l"
b11100 1"
0m#
1($
0~"
0x"
0r"
0e"
0l#
1~#
b11111111111111111111111111011100 \
b11111111111111111111111111011100 B
b11111111111111111111111111011100 b
b11111111111111111111111111011100 (#
b11111111111111111111111111011100 5#
0o#
1u#
1{#
b11011000 0
b11011000 :"
b11011000 [#
0#$
bz00100000 \#
1!$
1y"
0w"
0s"
0q"
0m"
bz00000000 T"
0k"
b100100 4
b100100 ;"
b100100 R"
1g"
b0 /
b0 2#
b0 7#
b10111000 Z#
b11111111111111111111111111011100 A
b11111111111111111111111111011100 ^
b11111111111111111111111111011100 g
1D
1E
1G
1I
b1100011001000 >
0F
b11111111111111111111111110111000 1
b11111111111111111111111110111000 1$
0k#
0q#
0w#
1}#
1u"
0o"
0i"
0c"
b1111 1#
b11100 0#
b0 ."
b10011110000011 !
b10011110000011 Z
b11111111111111111111111111011100 ;
b11111111111111111111111111011100 h
b11111111111111111111111111011100 6"
b11111111111111111111111111011100 )#
b11111111111111111111111111011100 0$
b100000 [
b100000 3$
b11111111111111111111111111011000 +#
b11111101110001000010011110000011 :
b11111101110001000010011110000011 5"
b11111101110001000010011110000011 7"
b100000 5
b100000 8"
b100000 S"
b100000 ,#
b100000 Y#
b10010 9$
1%
#180000
0%
0'
#185000
0($
0.$
b1111100 6
b1111100 G"
0!$
bz00000000 \#
0'$
1*
1m"
1#$
1)$
0/$
1.
b1111100 7
b1111100 9"
b1111100 E"
1l"
b0 1"
bz00000100 T"
1e"
b0 B
b0 b
b0 (#
b0 5#
0~#
1&$
0,$
b1111100 0
b1111100 :"
b1111100 [#
1o#
b101000 4
b101000 ;"
b101000 R"
0g"
b0 \
0?
b0 /
b0 2#
b0 7#
b1011000 Z#
b0 A
b0 ^
b0 g
1]
b110 C
b110 `
b110 f
b1 J
b1 e
b1 /"
1H
0D
0I
0E
b10001000011011 >
0G
b101011000 1
b101011000 1$
1k#
1c"
b1 c
0d
b11000 1#
b0 0#
b1111 /#
b11000 ."
b1 -"
b1001110001100011 !
b1001110001100011 Z
b10101100 ;
b10101100 h
b10101100 6"
b10101100 )#
b10101100 0$
b100100 [
b100100 3$
b101111100 +#
b10100000001111001110001100011 :
b10100000001111001110001100011 5"
b10100000001111001110001100011 7"
b100100 5
b100100 8"
b100100 S"
b100100 ,#
b100100 Y#
b10011 9$
1%
#190000
0%
1'
#195000
0"$
0y#
1($
1!$
1{#
b101100 6
b101100 G"
0#$
1)$
1/$
0z#
0s"
0l"
b0 /
b0 2#
b0 7#
bz00100000 \#
0s#
0r"
0e"
b11000 1"
b101100 7
b101100 9"
b101100 E"
0r#
1~#
0&$
1,$
0o#
b11011000 0
b11011000 :"
b11011000 [#
1u#
1m"
bz00000000 T"
0k"
b101100 4
b101100 ;"
b101100 R"
1g"
b11111111111111111111111111011000 \
0.
b11111111111111111111111111011000 B
b11111111111111111111111111011000 b
b11111111111111111111111111011000 (#
b11111111111111111111111111011000 5#
b11111111111111111111111111011000 A
b11111111111111111111111111011000 ^
b11111111111111111111111111011000 g
b0 =
b0 3"
b0 6#
0*
b10110000 Z#
0]
b10 C
b10 `
b10 f
1D
1I
1E
1G
b0 J
b0 e
b0 /"
b1100011001000 >
0H
b11111111111111111111111110110000 1
b11111111111111111111111110110000 1$
0k#
1q#
1i"
0c"
b10 c
1d
b1110 1#
b11000 0#
b1000 /#
b0 ."
b10 -"
b10011100000011 !
b10011100000011 Z
b11111111111111111111111111011000 ;
b11111111111111111111111111011000 h
b11111111111111111111111111011000 6"
b11111111111111111111111111011000 )#
b11111111111111111111111111011000 0$
b101000 [
b101000 3$
b11111111111111111111111111011000 +#
b11111101100001000010011100000011 :
b11111101100001000010011100000011 5"
b11111101100001000010011100000011 7"
b101000 5
b101000 8"
b101000 S"
b101000 ,#
b101000 Y#
b10100 9$
1%
#200000
b0 [
b0 3$
b1111110110000100 !
b1111110110000100 Z
0%
0'
b100 )
b100 -
b1 &
b1 +
#205000
1s"
1r"
1z#
b110000 6
b110000 G"
1k"
bz00101000 \#
1s#
0m"
0u#
1{#
b110000 7
b110000 9"
b110000 E"
1l"
b10100 1"
bz00001100 T"
1e"
1r#
0x#
b11111111111111111111111111010100 \
b11111111111111111111111111010100 B
b11111111111111111111111111010100 b
b11111111111111111111111111010100 (#
b11111111111111111111111111010100 5#
b11010100 0
b11010100 :"
b11010100 [#
1o#
b110000 4
b110000 ;"
b110000 R"
0g"
b10101000 Z#
b11111111111111111111111111010100 A
b11111111111111111111111111010100 ^
b11111111111111111111111111010100 g
b11111111111111111111111110101000 1
b11111111111111111111111110101000 1$
1k#
1c"
b1111 1#
b10100 0#
b1111110101000100 !
b1111110101000100 Z
b11111111111111111111111111010100 ;
b11111111111111111111111111010100 h
b11111111111111111111111111010100 6"
b11111111111111111111111111010100 )#
b11111111111111111111111111010100 0$
b11111111111111111111111111010100 +#
b11111101010001000010011110000011 :
b11111101010001000010011110000011 5"
b11111101010001000010011110000011 7"
b101100 5
b101100 8"
b101100 S"
b101100 ,#
b101100 Y#
b10101 9$
1%
#210000
0%
1'
#215000
0!#
0~"
b1000000 6
b1000000 G"
1*
0w"
0/$
1.
0z#
1y"
b1000000 7
b1000000 9"
b1000000 E"
0l"
b0 1"
0s#
1"$
0x"
0r"
0e"
b0 B
b0 b
b0 (#
b0 5#
0r#
1x#
0~#
0,$
0o#
0u#
b1000000 0
b1000000 :"
b1000000 [#
0{#
bz00110000 \#
1y#
1s"
0q"
0m"
bz00000000 T"
0k"
b110100 4
b110100 ;"
b110100 R"
1g"
b0 \
0?
b0 /
b0 2#
b0 7#
b10000 Z#
b0 A
b0 ^
b0 g
1]
b110 C
b110 `
b110 f
b1 J
b1 e
b1 /"
1H
0D
0I
0E
b10001000011011 >
0G
b10000 1
b10000 1$
0k#
0q#
1w#
1o"
0i"
0c"
b1 c
0d
b10000 1#
b1111 0#
b1110 /#
b11000 ."
b1 -"
b11110111 !
b11110111 Z
b1000 ;
b1000 h
b1000 6"
b1000 )#
b1000 0$
b1000000 +#
b111101110001100001100011 :
b111101110001100001100011 5"
b111101110001100001100011 7"
b110000 5
b110000 8"
b110000 S"
b110000 ,#
b110000 Y#
b10110 9$
1%
#220000
0%
0'
#225000
0)$
0($
0!$
1#$
0"$
bz00000000 \#
0y#
1m"
b111000 6
b111000 G"
1i#
1{#
1l"
b1010 /
b1010 2#
b1010 7#
bz00000100 T"
1e"
b1 1"
b111000 7
b111000 9"
b111000 E"
1f#
0x#
b110110 0
b110110 :"
b110110 [#
1o#
b111000 4
b111000 ;"
b111000 R"
0g"
b1 \
0.
b1 B
b1 b
b1 (#
b1 5#
b1 A
b1 ^
b1 g
b1010 =
b1010 3"
b1010 6#
0*
b10 Z#
0]
b10 C
b10 `
b10 f
1D
1I
1E
1G
b11 J
b11 e
b11 /"
b1111011001000 >
0H
0?
b10 1
b10 1$
1k#
1c"
b0 c
b1111 1#
b1 0#
b0 /#
b100 ."
b0 -"
b10000 !
b10000 Z
b1 ;
b1 h
b1 6"
b1 )#
b1 0$
b110110 +#
b100000000011110010011 :
b100000000011110010011 5"
b100000000011110010011 7"
b110100 5
b110100 8"
b110100 S"
b110100 ,#
b110100 Y#
b10111 9$
1%
#230000
0%
1'
#235000
1-$
1.$
1'$
0!#
1($
0~"
1!$
0w"
0#$
1y"
1z#
1"$
0x"
b111100 6
b111100 G"
1s#
bz11111000 \#
1y#
0q"
1{#
0)$
0/$
1s"
b111100 7
b111100 9"
b111100 E"
0l"
b101111 1"
0r"
0e"
1l#
1r#
1x#
1&$
1,$
b11111111111111111111111111101111 \
b11111111111111111111111111101111 B
b11111111111111111111111111101111 b
b11111111111111111111111111101111 (#
b11111111111111111111111111101111 5#
1o#
b10110 0
b10110 :"
b10110 [#
0u#
1m"
bz00000000 T"
0k"
b111100 4
b111100 ;"
b111100 R"
1g"
b11111111111111111111111111101111 /
b11111111111111111111111111101111 2#
b11111111111111111111111111101111 7#
b0 =
b0 3"
b0 6#
b11011110 Z#
b11111111111111111111111111101111 A
b11111111111111111111111111101111 ^
b11111111111111111111111111101111 g
1F
b0 J
b0 e
b0 /"
0D
1I
0E
b110001000 >
0G
b11111111111111111111111111011110 1
b11111111111111111111111111011110 1$
0k#
1q#
1i"
0c"
b10 c
1d
b1100 1#
b1010 2
b1010 i
b1010 2"
b1010 .#
b1111 0#
b1000 /#
b1000 ."
b10 -"
b1111111011110100 !
b1111111011110100 Z
b11111111111111111111111111101111 ;
b11111111111111111111111111101111 h
b11111111111111111111111111101111 6"
b11111111111111111111111111101111 )#
b11111111111111111111111111101111 0$
b10110 +#
b11111110111101000010011000100011 :
b11111110111101000010011000100011 5"
b11111110111101000010011000100011 7"
b111000 5
b111000 8"
b111000 S"
b111000 ,#
b111000 Y#
b11000 9$
1%
#240000
0%
0'
#245000
0($
0!$
1!#
1#$
1~"
0"$
1w"
0y#
0y"
1x"
0z#
0-$
1q"
0s#
0s"
1u#
1/$
1r"
0.$
b1000000 6
b1000000 G"
1k"
0'$
0m"
0i#
1{#
0)$
b0 /
b0 2#
b0 7#
0t#
b1000000 7
b1000000 9"
b1000000 E"
1l"
b0 1"
bz00000000 \#
0m#
bz00111100 T"
1e"
0f#
0l#
0r#
0x#
0&$
b0 \
1.
b0 B
b0 b
b0 (#
b0 5#
b10111100 0
b10111100 :"
b10111100 [#
1o#
b1000000 4
b1000000 ;"
b1000000 R"
0g"
b10000000 Z#
b0 A
b0 ^
b0 g
1D
b11 9
b11 0"
b11 *#
0I
b1001010 >
0F
b1010000000 1
b1010000000 1$
1k#
1c"
b0 c
0d
b1 1#
b0 2
b0 i
b0 2"
b0 .#
b0 0#
b0 /#
b11011 ."
b0 -"
b1010000000000 !
b1010000000000 Z
b101000000 ;
b101000000 h
b101000000 6"
b101000000 )#
b101000000 0$
b1010111100 +#
b10100000000000000000011101111 :
b10100000000000000000011101111 5"
b10100000000000000000011101111 7"
b111100 5
b111100 8"
b111100 S"
b111100 ,#
b111100 Y#
b11001 9$
1%
#250000
0%
1'
#255000
b10000000 6
b10000000 G"
1i#
0/$
b10000000 7
b10000000 9"
b10000000 E"
1'#
b1 1"
b1010 /
b1010 2#
b1010 7#
1&#
b1 \
0.
b1 B
b1 b
b1 (#
b1 5#
1f#
0,$
b1111110 0
b1111110 :"
b1111110 [#
1)$
b10000000 4
b10000000 ;"
b10000000 R"
0!#
bz01111100 T"
1}"
b1 A
b1 ^
b1 g
b1010 =
b1010 3"
b1010 6#
b10 Z#
b11 J
b11 e
b11 /"
1I
1E
1G
b0 9
b0 0"
b0 *#
b1111011001000 >
1D
b10 1
b10 1$
1%$
1{"
b1111 1#
b1 0#
b100 ."
b10000 !
b10000 Z
b1 ;
b1 h
b1 6"
b1 )#
b1 0$
b1111110 +#
b100000000011110010011 :
b100000000011110010011 5"
b100000000011110010011 7"
b1111100 5
b1111100 8"
b1111100 S"
b1111100 ,#
b1111100 Y#
b11010 9$
1%
#260000
0%
0'
#265000
b10000100 6
b10000100 G"
bzx0000000 \#
x-$
xi#
b10000100 7
b10000100 9"
b10000100 E"
0l"
0&#
0~"
0x"
0r"
0e"
xf#
xl#
xr#
xx#
x~#
x&$
x,$
bx \
xo#
xu#
x{#
x#$
x)$
bx0 0
bx0 :"
bx0 [#
x/$
1'#
0%#
0!#
0}"
0y"
0w"
0s"
0q"
0m"
bz00000000 T"
0k"
b10000100 4
b10000100 ;"
b10000100 R"
1g"
bx 1"
bx /
bx 2#
bx 7#
b0 =
b0 3"
b0 6#
bx0 Z#
bx A
bx ^
bx g
bx 6$
x4"
bx B
bx b
bx (#
bx 5#
b0 J
b0 e
b0 /"
0D
0I
0E
b1000 >
0G
b0xxxxxxxxxxxx0 1
b0xxxxxxxxxxxx0 1$
bx [
bx 3$
0k#
0q#
0w#
0}#
0%$
1+$
1##
0{"
0u"
0o"
0i"
0c"
bx c
xd
bx 1#
bx 2
bx i
bx 2"
bx .#
bx 0#
bx 3
bx _
bx -#
bx /#
bx ."
bx -"
bx !
bx Z
b0xxxxxxxxxxxx ;
b0xxxxxxxxxxxx h
b0xxxxxxxxxxxx 6"
b0xxxxxxxxxxxx )#
b0xxxxxxxxxxxx 0$
bx +#
bx :
bx 5"
bx 7"
b10000000 5
b10000000 8"
b10000000 S"
b10000000 ,#
b10000000 Y#
b11011 9$
1%
#270000
0%
1'
#275000
b11100 9$
1%
#280000
0%
0'
#285000
b11101 9$
1%
#290000
0%
1'
#295000
b11110 9$
1%
#300000
0%
0'
#305000
b11111 9$
1%
#310000
0%
1'
#315000
b100000 9$
1%
#320000
0%
0'
#325000
b100001 9$
1%
#330000
0%
1'
#335000
b100010 9$
1%
#340000
0%
0'
#345000
b100011 9$
1%
#350000
0%
1'
#355000
b100100 9$
1%
#360000
0%
0'
#365000
b100101 9$
1%
#370000
0%
1'
#375000
b100110 9$
1%
#380000
0%
0'
#385000
b100111 9$
1%
#390000
0%
1'
#395000
b101000 9$
1%
#400000
0%
0'
