$version Generated by VerilatedVcd $end
$date Tue Mar 11 20:54:31 2025 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  4 # a [3:0] $end
  $var wire  2 $ choose [1:0] $end
  $var wire  1 % out $end
  $scope module mux41 $end
   $var wire  4 # a [3:0] $end
   $var wire  2 $ choose [1:0] $end
   $var wire  1 % out $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b0101 #
b00 $
1%
#2
b01 $
0%
#3
b10 $
1%
#4
b11 $
0%
#5
b1010 #
b00 $
#6
b01 $
1%
#7
b10 $
0%
#8
b11 $
1%
#9
