--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml FSM.twx FSM.ncd -o FSM.twr FSM.pcf -ucf
rmemb3_xc6slx45_master.ucf

Design file:              FSM.ncd
Physical constraint file: FSM.pcf
Device,package,speed:     xc6slx45,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_200M_i = PERIOD TIMEGRP "clk_200M_i" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6901 paths analyzed, 144 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.534ns.
--------------------------------------------------------------------------------

Paths for end point clk_scale_12 (SLICE_X18Y81.B2), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_scale_5 (FF)
  Destination:          clk_scale_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.484ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_scale_5 to clk_scale_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y80.CQ      Tcko                  0.391   clk_scale<6>
                                                       clk_scale_5
    SLICE_X22Y80.B5      net (fanout=2)        0.774   clk_scale<5>
    SLICE_X22Y80.COUT    Topcyb                0.380   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
                                                       clk_scale<5>_rt
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X22Y81.CIN     net (fanout=1)        0.003   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X22Y81.COUT    Tbyp                  0.076   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<11>
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X22Y82.CIN     net (fanout=1)        0.003   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X22Y82.COUT    Tbyp                  0.076   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<15>
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<15>
    SLICE_X22Y83.CIN     net (fanout=1)        0.003   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<15>
    SLICE_X22Y83.BMUX    Tcinb                 0.292   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<19>
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<19>
    SLICE_X23Y81.B6      net (fanout=2)        0.710   clk_scale[22]_GND_3_o_add_0_OUT<17>
    SLICE_X23Y81.B       Tilo                  0.259   clk_scale<2>
                                                       PWR_3_o_clk_scale[22]_equal_2_o<22>1
    SLICE_X18Y81.B2      net (fanout=13)       1.228   PWR_3_o_clk_scale[22]_equal_2_o<22>
    SLICE_X18Y81.CLK     Tas                   0.289   clk_scale<13>
                                                       clk_scale_12_rstpot
                                                       clk_scale_12
    -------------------------------------------------  ---------------------------
    Total                                      4.484ns (1.763ns logic, 2.721ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_scale_13 (FF)
  Destination:          clk_scale_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.363ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_scale_13 to clk_scale_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y81.DQ      Tcko                  0.447   clk_scale<13>
                                                       clk_scale_13
    SLICE_X22Y82.B5      net (fanout=2)        0.755   clk_scale<13>
    SLICE_X22Y82.COUT    Topcyb                0.380   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<15>
                                                       clk_scale<13>_rt
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<15>
    SLICE_X22Y83.CIN     net (fanout=1)        0.003   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<15>
    SLICE_X22Y83.BMUX    Tcinb                 0.292   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<19>
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<19>
    SLICE_X23Y81.B6      net (fanout=2)        0.710   clk_scale[22]_GND_3_o_add_0_OUT<17>
    SLICE_X23Y81.B       Tilo                  0.259   clk_scale<2>
                                                       PWR_3_o_clk_scale[22]_equal_2_o<22>1
    SLICE_X18Y81.B2      net (fanout=13)       1.228   PWR_3_o_clk_scale[22]_equal_2_o<22>
    SLICE_X18Y81.CLK     Tas                   0.289   clk_scale<13>
                                                       clk_scale_12_rstpot
                                                       clk_scale_12
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (1.667ns logic, 2.696ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_scale_0 (FF)
  Destination:          clk_scale_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.337ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.244 - 0.258)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_scale_0 to clk_scale_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y81.AQ      Tcko                  0.391   clk_scale<2>
                                                       clk_scale_0
    SLICE_X22Y79.A5      net (fanout=2)        0.549   clk_scale<0>
    SLICE_X22Y79.COUT    Topcya                0.379   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<3>
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_lut<0>_INV_0
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<3>
    SLICE_X22Y80.CIN     net (fanout=1)        0.003   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<3>
    SLICE_X22Y80.COUT    Tbyp                  0.076   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X22Y81.CIN     net (fanout=1)        0.003   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X22Y81.COUT    Tbyp                  0.076   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<11>
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X22Y82.CIN     net (fanout=1)        0.003   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X22Y82.COUT    Tbyp                  0.076   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<15>
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<15>
    SLICE_X22Y83.CIN     net (fanout=1)        0.003   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<15>
    SLICE_X22Y83.BMUX    Tcinb                 0.292   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<19>
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<19>
    SLICE_X23Y81.B6      net (fanout=2)        0.710   clk_scale[22]_GND_3_o_add_0_OUT<17>
    SLICE_X23Y81.B       Tilo                  0.259   clk_scale<2>
                                                       PWR_3_o_clk_scale[22]_equal_2_o<22>1
    SLICE_X18Y81.B2      net (fanout=13)       1.228   PWR_3_o_clk_scale[22]_equal_2_o<22>
    SLICE_X18Y81.CLK     Tas                   0.289   clk_scale<13>
                                                       clk_scale_12_rstpot
                                                       clk_scale_12
    -------------------------------------------------  ---------------------------
    Total                                      4.337ns (1.838ns logic, 2.499ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point clk_scale_19 (SLICE_X21Y83.B4), 69 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_scale_5 (FF)
  Destination:          clk_scale_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.348ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_scale_5 to clk_scale_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y80.CQ      Tcko                  0.391   clk_scale<6>
                                                       clk_scale_5
    SLICE_X22Y80.B5      net (fanout=2)        0.774   clk_scale<5>
    SLICE_X22Y80.COUT    Topcyb                0.380   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
                                                       clk_scale<5>_rt
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X22Y81.CIN     net (fanout=1)        0.003   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X22Y81.DMUX    Tcind                 0.302   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<11>
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X23Y80.C4      net (fanout=2)        0.956   clk_scale[22]_GND_3_o_add_0_OUT<11>
    SLICE_X23Y80.C       Tilo                  0.259   clk_scale<22>
                                                       PWR_3_o_clk_scale[22]_equal_2_o<22>3_1
    SLICE_X21Y83.B4      net (fanout=11)       0.961   PWR_3_o_clk_scale[22]_equal_2_o<22>31
    SLICE_X21Y83.CLK     Tas                   0.322   clk_scale<21>
                                                       clk_scale_19_rstpot
                                                       clk_scale_19
    -------------------------------------------------  ---------------------------
    Total                                      4.348ns (1.654ns logic, 2.694ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_scale_5 (FF)
  Destination:          clk_scale_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.346ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_scale_5 to clk_scale_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y80.CQ      Tcko                  0.391   clk_scale<6>
                                                       clk_scale_5
    SLICE_X22Y80.B5      net (fanout=2)        0.774   clk_scale<5>
    SLICE_X22Y80.COUT    Topcyb                0.380   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
                                                       clk_scale<5>_rt
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X22Y81.CIN     net (fanout=1)        0.003   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X22Y81.CMUX    Tcinc                 0.261   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<11>
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X23Y80.C2      net (fanout=2)        0.995   clk_scale[22]_GND_3_o_add_0_OUT<10>
    SLICE_X23Y80.C       Tilo                  0.259   clk_scale<22>
                                                       PWR_3_o_clk_scale[22]_equal_2_o<22>3_1
    SLICE_X21Y83.B4      net (fanout=11)       0.961   PWR_3_o_clk_scale[22]_equal_2_o<22>31
    SLICE_X21Y83.CLK     Tas                   0.322   clk_scale<21>
                                                       clk_scale_19_rstpot
                                                       clk_scale_19
    -------------------------------------------------  ---------------------------
    Total                                      4.346ns (1.613ns logic, 2.733ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_scale_5 (FF)
  Destination:          clk_scale_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.269ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_scale_5 to clk_scale_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y80.CQ      Tcko                  0.391   clk_scale<6>
                                                       clk_scale_5
    SLICE_X22Y80.B5      net (fanout=2)        0.774   clk_scale<5>
    SLICE_X22Y80.COUT    Topcyb                0.380   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
                                                       clk_scale<5>_rt
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X22Y81.CIN     net (fanout=1)        0.003   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X22Y81.BMUX    Tcinb                 0.292   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<11>
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X23Y80.C3      net (fanout=2)        0.887   clk_scale[22]_GND_3_o_add_0_OUT<9>
    SLICE_X23Y80.C       Tilo                  0.259   clk_scale<22>
                                                       PWR_3_o_clk_scale[22]_equal_2_o<22>3_1
    SLICE_X21Y83.B4      net (fanout=11)       0.961   PWR_3_o_clk_scale[22]_equal_2_o<22>31
    SLICE_X21Y83.CLK     Tas                   0.322   clk_scale<21>
                                                       clk_scale_19_rstpot
                                                       clk_scale_19
    -------------------------------------------------  ---------------------------
    Total                                      4.269ns (1.644ns logic, 2.625ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point clk_scale_21 (SLICE_X21Y83.D3), 69 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_scale_5 (FF)
  Destination:          clk_scale_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.337ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_scale_5 to clk_scale_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y80.CQ      Tcko                  0.391   clk_scale<6>
                                                       clk_scale_5
    SLICE_X22Y80.B5      net (fanout=2)        0.774   clk_scale<5>
    SLICE_X22Y80.COUT    Topcyb                0.380   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
                                                       clk_scale<5>_rt
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X22Y81.CIN     net (fanout=1)        0.003   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X22Y81.DMUX    Tcind                 0.302   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<11>
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X23Y80.C4      net (fanout=2)        0.956   clk_scale[22]_GND_3_o_add_0_OUT<11>
    SLICE_X23Y80.C       Tilo                  0.259   clk_scale<22>
                                                       PWR_3_o_clk_scale[22]_equal_2_o<22>3_1
    SLICE_X21Y83.D3      net (fanout=11)       0.950   PWR_3_o_clk_scale[22]_equal_2_o<22>31
    SLICE_X21Y83.CLK     Tas                   0.322   clk_scale<21>
                                                       clk_scale_21_rstpot
                                                       clk_scale_21
    -------------------------------------------------  ---------------------------
    Total                                      4.337ns (1.654ns logic, 2.683ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_scale_5 (FF)
  Destination:          clk_scale_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.335ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_scale_5 to clk_scale_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y80.CQ      Tcko                  0.391   clk_scale<6>
                                                       clk_scale_5
    SLICE_X22Y80.B5      net (fanout=2)        0.774   clk_scale<5>
    SLICE_X22Y80.COUT    Topcyb                0.380   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
                                                       clk_scale<5>_rt
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X22Y81.CIN     net (fanout=1)        0.003   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X22Y81.CMUX    Tcinc                 0.261   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<11>
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X23Y80.C2      net (fanout=2)        0.995   clk_scale[22]_GND_3_o_add_0_OUT<10>
    SLICE_X23Y80.C       Tilo                  0.259   clk_scale<22>
                                                       PWR_3_o_clk_scale[22]_equal_2_o<22>3_1
    SLICE_X21Y83.D3      net (fanout=11)       0.950   PWR_3_o_clk_scale[22]_equal_2_o<22>31
    SLICE_X21Y83.CLK     Tas                   0.322   clk_scale<21>
                                                       clk_scale_21_rstpot
                                                       clk_scale_21
    -------------------------------------------------  ---------------------------
    Total                                      4.335ns (1.613ns logic, 2.722ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_scale_5 (FF)
  Destination:          clk_scale_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.258ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_scale_5 to clk_scale_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y80.CQ      Tcko                  0.391   clk_scale<6>
                                                       clk_scale_5
    SLICE_X22Y80.B5      net (fanout=2)        0.774   clk_scale<5>
    SLICE_X22Y80.COUT    Topcyb                0.380   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
                                                       clk_scale<5>_rt
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X22Y81.CIN     net (fanout=1)        0.003   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<7>
    SLICE_X22Y81.BMUX    Tcinb                 0.292   Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<11>
                                                       Madd_clk_scale[22]_GND_3_o_add_0_OUT_cy<11>
    SLICE_X23Y80.C3      net (fanout=2)        0.887   clk_scale[22]_GND_3_o_add_0_OUT<9>
    SLICE_X23Y80.C       Tilo                  0.259   clk_scale<22>
                                                       PWR_3_o_clk_scale[22]_equal_2_o<22>3_1
    SLICE_X21Y83.D3      net (fanout=11)       0.950   PWR_3_o_clk_scale[22]_equal_2_o<22>31
    SLICE_X21Y83.CLK     Tas                   0.322   clk_scale<21>
                                                       clk_scale_21_rstpot
                                                       clk_scale_21
    -------------------------------------------------  ---------------------------
    Total                                      4.258ns (1.644ns logic, 2.614ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_200M_i = PERIOD TIMEGRP "clk_200M_i" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_20 (SLICE_X25Y80.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.658ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_20 (FF)
  Destination:          clk_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200M_i_BUFGP rising at 5.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_20 to clk_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y80.AQ      Tcko                  0.198   clk_20
                                                       clk_20
    SLICE_X25Y80.A4      net (fanout=3)        0.245   clk_20
    SLICE_X25Y80.CLK     Tah         (-Th)    -0.215   clk_20
                                                       clk_20_dpot
                                                       clk_20
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.413ns logic, 0.245ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point clk_scale_5 (SLICE_X21Y80.C1), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.979ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_scale_4 (FF)
  Destination:          clk_scale_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.979ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200M_i_BUFGP rising at 5.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_scale_4 to clk_scale_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y80.BQ      Tcko                  0.198   clk_scale<6>
                                                       clk_scale_4
    SLICE_X20Y80.A5      net (fanout=2)        0.053   clk_scale<4>
    SLICE_X20Y80.BMUX    Topab                 0.267   Mcount_clk_scale_cy<7>
                                                       clk_scale<4>_rt.1
                                                       Mcount_clk_scale_cy<7>
    SLICE_X21Y80.C1      net (fanout=1)        0.246   Result<5>
    SLICE_X21Y80.CLK     Tah         (-Th)    -0.215   clk_scale<6>
                                                       clk_scale_5_rstpot
                                                       clk_scale_5
    -------------------------------------------------  ---------------------------
    Total                                      0.979ns (0.680ns logic, 0.299ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_scale_5 (FF)
  Destination:          clk_scale_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.028ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200M_i_BUFGP rising at 5.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_scale_5 to clk_scale_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y80.CQ      Tcko                  0.198   clk_scale<6>
                                                       clk_scale_5
    SLICE_X20Y80.B4      net (fanout=2)        0.129   clk_scale<5>
    SLICE_X20Y80.BMUX    Topbb                 0.240   Mcount_clk_scale_cy<7>
                                                       clk_scale<5>_rt.1
                                                       Mcount_clk_scale_cy<7>
    SLICE_X21Y80.C1      net (fanout=1)        0.246   Result<5>
    SLICE_X21Y80.CLK     Tah         (-Th)    -0.215   clk_scale<6>
                                                       clk_scale_5_rstpot
                                                       clk_scale_5
    -------------------------------------------------  ---------------------------
    Total                                      1.028ns (0.653ns logic, 0.375ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_scale_3 (FF)
  Destination:          clk_scale_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.163ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200M_i_BUFGP rising at 5.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_scale_3 to clk_scale_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y80.AQ      Tcko                  0.198   clk_scale<6>
                                                       clk_scale_3
    SLICE_X20Y79.D5      net (fanout=2)        0.167   clk_scale<3>
    SLICE_X20Y79.COUT    Topcyd                0.181   Mcount_clk_scale_cy<3>
                                                       clk_scale<3>_rt.1
                                                       Mcount_clk_scale_cy<3>
    SLICE_X20Y80.CIN     net (fanout=1)        0.001   Mcount_clk_scale_cy<3>
    SLICE_X20Y80.BMUX    Tcinb                 0.155   Mcount_clk_scale_cy<7>
                                                       Mcount_clk_scale_cy<7>
    SLICE_X21Y80.C1      net (fanout=1)        0.246   Result<5>
    SLICE_X21Y80.CLK     Tah         (-Th)    -0.215   clk_scale<6>
                                                       clk_scale_5_rstpot
                                                       clk_scale_5
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (0.749ns logic, 0.414ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point clk_scale_9 (SLICE_X21Y81.C1), 10 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.979ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_scale_8 (FF)
  Destination:          clk_scale_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.979ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200M_i_BUFGP rising at 5.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_scale_8 to clk_scale_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y81.BQ      Tcko                  0.198   clk_scale<10>
                                                       clk_scale_8
    SLICE_X20Y81.A5      net (fanout=2)        0.053   clk_scale<8>
    SLICE_X20Y81.BMUX    Topab                 0.267   Mcount_clk_scale_cy<11>
                                                       clk_scale<8>_rt.1
                                                       Mcount_clk_scale_cy<11>
    SLICE_X21Y81.C1      net (fanout=1)        0.246   Result<9>
    SLICE_X21Y81.CLK     Tah         (-Th)    -0.215   clk_scale<10>
                                                       clk_scale_9_rstpot
                                                       clk_scale_9
    -------------------------------------------------  ---------------------------
    Total                                      0.979ns (0.680ns logic, 0.299ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_scale_9 (FF)
  Destination:          clk_scale_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.025ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200M_i_BUFGP rising at 5.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_scale_9 to clk_scale_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y81.CQ      Tcko                  0.198   clk_scale<10>
                                                       clk_scale_9
    SLICE_X20Y81.B4      net (fanout=2)        0.126   clk_scale<9>
    SLICE_X20Y81.BMUX    Topbb                 0.240   Mcount_clk_scale_cy<11>
                                                       clk_scale<9>_rt.1
                                                       Mcount_clk_scale_cy<11>
    SLICE_X21Y81.C1      net (fanout=1)        0.246   Result<9>
    SLICE_X21Y81.CLK     Tah         (-Th)    -0.215   clk_scale<10>
                                                       clk_scale_9_rstpot
                                                       clk_scale_9
    -------------------------------------------------  ---------------------------
    Total                                      1.025ns (0.653ns logic, 0.372ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_scale_4 (FF)
  Destination:          clk_scale_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.133ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_200M_i_BUFGP rising at 5.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_scale_4 to clk_scale_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y80.BQ      Tcko                  0.198   clk_scale<6>
                                                       clk_scale_4
    SLICE_X20Y80.A5      net (fanout=2)        0.053   clk_scale<4>
    SLICE_X20Y80.COUT    Topcya                0.265   Mcount_clk_scale_cy<7>
                                                       clk_scale<4>_rt.1
                                                       Mcount_clk_scale_cy<7>
    SLICE_X20Y81.CIN     net (fanout=1)        0.001   Mcount_clk_scale_cy<7>
    SLICE_X20Y81.BMUX    Tcinb                 0.155   Mcount_clk_scale_cy<11>
                                                       Mcount_clk_scale_cy<11>
    SLICE_X21Y81.C1      net (fanout=1)        0.246   Result<9>
    SLICE_X21Y81.CLK     Tah         (-Th)    -0.215   clk_scale<10>
                                                       clk_scale_9_rstpot
                                                       clk_scale_9
    -------------------------------------------------  ---------------------------
    Total                                      1.133ns (0.833ns logic, 0.300ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_200M_i = PERIOD TIMEGRP "clk_200M_i" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_200M_i_BUFGP/BUFG/I0
  Logical resource: clk_200M_i_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: clk_200M_i_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 4.595ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clk_scale<13>/CLK
  Logical resource: clk_scale_11/CK
  Location pin: SLICE_X18Y81.CLK
  Clock network: clk_200M_i_BUFGP
--------------------------------------------------------------------------------
Slack: 4.595ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clk_scale<13>/CLK
  Logical resource: clk_scale_12/CK
  Location pin: SLICE_X18Y81.CLK
  Clock network: clk_200M_i_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_200M_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_200M_i     |    4.534|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6901 paths, 0 nets, and 253 connections

Design statistics:
   Minimum period:   4.534ns{1}   (Maximum frequency: 220.556MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar  4 21:27:43 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 443 MB



