
---------- Begin Simulation Statistics ----------
final_tick                               65750326294000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83078                       # Simulator instruction rate (inst/s)
host_mem_usage                                 958196                       # Number of bytes of host memory used
host_op_rate                                    93168                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12036.85                       # Real time elapsed on the host
host_tick_rate                             5462420720                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1121444393                       # Number of ops (including micro ops) simulated
sim_seconds                                 65.750326                       # Number of seconds simulated
sim_ticks                                65750326294000                       # Number of ticks simulated
system.cpu.Branches                         227333749                       # Number of branches fetched
system.cpu.committedInsts                  1000000000                       # Number of hello instructions committed
system.cpu.committedOps                    1121444393                       # Number of ops (including micro ops) committed
system.cpu.corrpredreg                              0                       # Number of register values predicted correctly
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                     131500652588                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               131500652588                       # Number of busy cycles
system.cpu.num_cc_register_reads            418351104                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           402814372                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    180629877                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                    17640271                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             980262555                       # Number of integer alu accesses
system.cpu.num_int_insts                    980262555                       # number of integer instructions
system.cpu.num_int_register_reads          1292376937                       # number of times the integer registers were read
system.cpu.num_int_register_writes          767708394                       # number of times the integer registers were written
system.cpu.num_load_insts                   198649750                       # Number of load instructions
system.cpu.num_mem_refs                     359947119                       # number of memory refs
system.cpu.num_store_insts                  161297369                       # Number of store instructions
system.cpu.num_vec_alu_accesses              15647070                       # Number of vector alu accesses
system.cpu.num_vec_insts                     15647070                       # number of vector instructions
system.cpu.num_vec_register_reads            15601020                       # number of times the vector registers were read
system.cpu.num_vec_register_writes            2744666                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 92660      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 754890901     67.31%     67.32% # Class of executed instruction
system.cpu.op_class::IntMult                  3859405      0.34%     67.67% # Class of executed instruction
system.cpu.op_class::IntDiv                    492120      0.04%     67.71% # Class of executed instruction
system.cpu.op_class::FloatAdd                  296599      0.03%     67.74% # Class of executed instruction
system.cpu.op_class::FloatCmp                    1780      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::FloatCvt                   66516      0.01%     67.74% # Class of executed instruction
system.cpu.op_class::FloatMult                  60068      0.01%     67.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc               85935      0.01%     67.76% # Class of executed instruction
system.cpu.op_class::FloatDiv                   31196      0.00%     67.76% # Class of executed instruction
system.cpu.op_class::FloatMisc                 759587      0.07%     67.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                    769      0.00%     67.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                   194331      0.02%     67.84% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.84% # Class of executed instruction
system.cpu.op_class::SimdAlu                   194545      0.02%     67.86% # Class of executed instruction
system.cpu.op_class::SimdCmp                   185548      0.02%     67.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                  288344      0.03%     67.90% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     67.90% # Class of executed instruction
system.cpu.op_class::MemRead                198649750     17.71%     85.62% # Class of executed instruction
system.cpu.op_class::MemWrite               161297369     14.38%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1121447423                       # Class of executed instruction
system.cpu.totalpredreg                             0                       # Number of register values totally predicted
system.cpu.workload.numSyscalls                   759                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadReq          1196373115                       # Transaction distribution
system.membus.trans_dist::ReadResp         1197967791                       # Transaction distribution
system.membus.trans_dist::WriteReq          159701345                       # Transaction distribution
system.membus.trans_dist::WriteResp         159701345                       # Transaction distribution
system.membus.trans_dist::SoftPFReq            738080                       # Transaction distribution
system.membus.trans_dist::SoftPFResp           738080                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq       1594677                       # Transaction distribution
system.membus.trans_dist::StoreCondReq        1594677                       # Transaction distribution
system.membus.trans_dist::StoreCondResp       1594677                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port   2000006062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port    719997725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2720003787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port   4000012124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port   2614107663                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              6614119787                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples        1360001894                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0              1360001894    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total          1360001894                       # Request fanout histogram
system.membus.reqLayer0.occupancy        1521297961000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy       2272070991500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy       618833426250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 65750326294000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst     4000012124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data     1474054154                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5474066278                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst   4000012124                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    4000012124                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.cpu.data   1140053517                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1140053517                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst      1000003031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data       198702841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1198705872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data      161296022                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total          161296022                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          60836384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          22418963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              83255348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     60836384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         60836384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         17339131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             17339131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         60836384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         39758094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            100594479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples 1000003031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples 176345132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.561547894500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        65435                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        65435                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          2528691091                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             982954                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                  1198705872                       # Number of read requests accepted
system.mem_ctrls.writeReqs                  161296022                       # Number of write requests accepted
system.mem_ctrls.readBursts                1198705872                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                161296022                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ               23404960                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts             160248771                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4359822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2999468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             65005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           9269458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4         268591128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          50857699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6         468693582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7         135409567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          11475130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3447790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         77477544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         28624767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         18276158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         29896606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2223706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         63633482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             43052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           475290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            78904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           279955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12915                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4269633927250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               5876504560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            26306526027250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      3632.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22382.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits               1043889230                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  931409                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0              36875455                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1               7131334                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2            1030724295                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3              85444999                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4              38529789                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0              6636469                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   14                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2             25965033                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3            128694491                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   15                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0              1175251302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    131527497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    572.399555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   375.538214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   401.177191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     22955347     17.45%     17.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     18811444     14.30%     31.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     12548823      9.54%     41.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      8925308      6.79%     48.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      5658321      4.30%     52.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      5789169      4.40%     56.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      5088720      3.87%     60.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      3872635      2.94%     63.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     47877730     36.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    131527497                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   17961.224360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   4751.462749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  34314.426157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        46681     71.34%     71.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767         8239     12.59%     83.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151         5652      8.64%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-65535         1589      2.43%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-81919          788      1.20%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-98303          341      0.52%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-114687          284      0.43%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-131071          170      0.26%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-147455          250      0.38%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::147456-163839          298      0.46%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-180223          234      0.36%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::180224-196607          268      0.41%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-212991          216      0.33%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::212992-229375          111      0.17%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::229376-245759          114      0.17%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-262143           72      0.11%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-278527           53      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911           42      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295           16      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::311296-327679            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::327680-344063            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::344064-360447            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-376831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65435                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.004035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.003779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.094548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            65312     99.81%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              107      0.16%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65435                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            75219258368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ              1497917440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                67022336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5474066278                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1140053517                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1144.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     83.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     17.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  65750326217000                       # Total gap between requests
system.mem_ctrls.avgGap                      48345.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst   4000012124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data   1308917260                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.cpu.data      7411658                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 60836384.387114718556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19907388.050779059529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 112724.277091174605                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst   1000003031                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data    198702841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data    161296022                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 21813009073500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 4493516953750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 1908139889406750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     21812.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     22614.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data  11830049.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         283313993340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         150584958645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1678294006620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4892805180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5190274620960.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     28549763205330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     1206219440160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       37063343030235                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.698237                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2887987686750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 2195547640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 60666790967250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         655792335240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         348561892470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        6713354505060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          573704100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5190274620960.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     29253140879160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     613901399040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       42775599336030                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        650.576229                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1162238724500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 2195547640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 62392539929500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 65750326294000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 65750326294000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 65750326294000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 65750326294000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 65750326294000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 65750326294000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
