// Seed: 1141242740
module module_0 #(
    parameter id_5 = 32'd75
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  wire _id_5;
  assign id_3[id_5] = 1;
endmodule
module module_1 #(
    parameter id_16 = 32'd6,
    parameter id_22 = 32'd15
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    _id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  output wire id_35;
  inout wire id_34;
  output wire id_33;
  input wire id_32;
  input wire id_31;
  inout wire id_30;
  output wand id_29;
  input wire id_28;
  input wire id_27;
  output logic [7:0] id_26;
  output wire id_25;
  inout logic [7:0] id_24;
  input wire id_23;
  inout wire _id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  module_0 modCall_1 (
      id_6,
      id_34,
      id_24,
      id_3
  );
  input wire id_17;
  inout wire _id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_29 = 1'b0;
  assign id_24[id_22] = 1;
  assign id_26[id_16] = -1 && id_9 && id_11 && -1 == 1;
endmodule
