<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="OExp06-OwnSCPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ALU.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Data_path.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MC14495_ZJU.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="OExp06_OwnSCPU.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="OExp06_OwnSCPU.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="OExp06_OwnSCPU.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="OExp06_OwnSCPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="OExp06_OwnSCPU.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="OExp06_OwnSCPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="OExp06_OwnSCPU.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="OExp06_OwnSCPU.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="OExp06_OwnSCPU.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="OExp06_OwnSCPU.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="OExp06_OwnSCPU.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OExp06_OwnSCPU.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="OExp06_OwnSCPU.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="OExp06_OwnSCPU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="OExp06_OwnSCPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="OExp06_OwnSCPU.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="OExp06_OwnSCPU.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="OExp06_OwnSCPU.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="OExp06_OwnSCPU.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="OExp06_OwnSCPU.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="OExp06_OwnSCPU.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="OExp06_OwnSCPU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="OExp06_OwnSCPU_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="OExp06_OwnSCPU_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="OExp06_OwnSCPU_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="OExp06_OwnSCPU_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="OExp06_OwnSCPU_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="OExp06_OwnSCPU_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="OExp06_OwnSCPU_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="OExp06_OwnSCPU_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="OExp06_OwnSCPU_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="OExp06_OwnSCPU_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="OExp06_OwnSCPU_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="OExp06_OwnSCPU_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="OExp06_OwnSCPU_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="OExp06_OwnSCPU_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="OExp06_OwnSCPU_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="SCPU.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SCPU_ctrl_TEST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SCPU_ctrl_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SCPU_ctrl_TEST_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="SSeg7_Dev.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Seg7_Dev.vf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="oexp06_ownscpu.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="oexp06_ownscpu.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="oexp06_ownscpu.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1554811827" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1554811827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554812370" xil_pn:in_ck="1416664816699492686" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1554812370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Counter_3_IO.v"/>
      <outfile xil_pn:name="Ext_32.v"/>
      <outfile xil_pn:name="Ext_imm16.v"/>
      <outfile xil_pn:name="HexTo8SEG.v"/>
      <outfile xil_pn:name="LED_P2S_IO.v"/>
      <outfile xil_pn:name="MIO_BUS_IO.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="MUX2T1_5.v"/>
      <outfile xil_pn:name="MUX2T1_64.v"/>
      <outfile xil_pn:name="MUX2T1_8.v"/>
      <outfile xil_pn:name="MUX8T1_32.v"/>
      <outfile xil_pn:name="MUX8T1_8.v"/>
      <outfile xil_pn:name="Multi_8CH32.v"/>
      <outfile xil_pn:name="P2S_IO.v"/>
      <outfile xil_pn:name="PIO.v"/>
      <outfile xil_pn:name="REG32.v"/>
      <outfile xil_pn:name="Regs.v"/>
      <outfile xil_pn:name="SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="SCPU_ctrl.v"/>
      <outfile xil_pn:name="SCPU_ctrl_TEST.v"/>
      <outfile xil_pn:name="SEnter_2_32_IO.v"/>
      <outfile xil_pn:name="SPIO.v"/>
      <outfile xil_pn:name="SSeg_map.v"/>
      <outfile xil_pn:name="Scansync.v"/>
      <outfile xil_pn:name="Seg_map.v"/>
      <outfile xil_pn:name="add_32.v"/>
      <outfile xil_pn:name="addc_32.v"/>
      <outfile xil_pn:name="and32.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="nor32.v"/>
      <outfile xil_pn:name="or32.v"/>
      <outfile xil_pn:name="or_bit_32 .v"/>
      <outfile xil_pn:name="srl32.v"/>
      <outfile xil_pn:name="xor32.v"/>
    </transform>
    <transform xil_pn:end_ts="1554811827" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5575318286272890626" xil_pn:start_ts="1554811827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554811829" xil_pn:in_ck="1039894901715258513" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5781174297925886322" xil_pn:start_ts="1554811827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554811829" xil_pn:in_ck="911016719092967904" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4019872089698825261" xil_pn:start_ts="1554811829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.v"/>
    </transform>
    <transform xil_pn:end_ts="1554812370" xil_pn:in_ck="7609726504031136838" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1554812370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Counter_3_IO.v"/>
      <outfile xil_pn:name="Ext_32.v"/>
      <outfile xil_pn:name="Ext_imm16.v"/>
      <outfile xil_pn:name="HexTo8SEG.v"/>
      <outfile xil_pn:name="LED_P2S_IO.v"/>
      <outfile xil_pn:name="MIO_BUS_IO.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="MUX2T1_5.v"/>
      <outfile xil_pn:name="MUX2T1_64.v"/>
      <outfile xil_pn:name="MUX2T1_8.v"/>
      <outfile xil_pn:name="MUX8T1_32.v"/>
      <outfile xil_pn:name="MUX8T1_8.v"/>
      <outfile xil_pn:name="Multi_8CH32.v"/>
      <outfile xil_pn:name="P2S_IO.v"/>
      <outfile xil_pn:name="PIO.v"/>
      <outfile xil_pn:name="REG32.v"/>
      <outfile xil_pn:name="Regs.v"/>
      <outfile xil_pn:name="SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="SCPU_ctrl.v"/>
      <outfile xil_pn:name="SCPU_ctrl_TEST.v"/>
      <outfile xil_pn:name="SEnter_2_32_IO.v"/>
      <outfile xil_pn:name="SPIO.v"/>
      <outfile xil_pn:name="SSeg_map.v"/>
      <outfile xil_pn:name="Scansync.v"/>
      <outfile xil_pn:name="Seg_map.v"/>
      <outfile xil_pn:name="add_32.v"/>
      <outfile xil_pn:name="addc_32.v"/>
      <outfile xil_pn:name="and32.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.v"/>
      <outfile xil_pn:name="nor32.v"/>
      <outfile xil_pn:name="or32.v"/>
      <outfile xil_pn:name="or_bit_32 .v"/>
      <outfile xil_pn:name="srl32.v"/>
      <outfile xil_pn:name="xor32.v"/>
    </transform>
    <transform xil_pn:end_ts="1554812372" xil_pn:in_ck="7609726504031136838" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4969729417494085053" xil_pn:start_ts="1554812370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SCPU_ctrl_TEST_beh.prj"/>
      <outfile xil_pn:name="SCPU_ctrl_TEST_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1557659649" xil_pn:in_ck="3896584061179364957" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5059545117201663264" xil_pn:start_ts="1557659649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SCPU_ctrl_TEST_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1554808709" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1554808709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554811110" xil_pn:in_ck="1039894901715258513" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2416013375225815572" xil_pn:start_ts="1554811109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vf"/>
      <outfile xil_pn:name="Data_path.vf"/>
      <outfile xil_pn:name="MC14495_ZJU.vf"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.vf"/>
      <outfile xil_pn:name="SCPU.vf"/>
      <outfile xil_pn:name="SSeg7_Dev.vf"/>
      <outfile xil_pn:name="Seg7_Dev.vf"/>
    </transform>
    <transform xil_pn:end_ts="1554809310" xil_pn:in_ck="911016719092967904" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4019872089698825261" xil_pn:start_ts="1554809309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554808715" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4784343743553578272" xil_pn:start_ts="1554808715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554808715" xil_pn:in_ck="6324541827786612510" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1554808715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554808715" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6535312002587768739" xil_pn:start_ts="1554808715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554814463" xil_pn:in_ck="-6935483801899019273" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-9103720979424319852" xil_pn:start_ts="1554814441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.jhd"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.lso"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.ngc"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.ngr"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.prj"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.stx"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.syr"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.xst"/>
      <outfile xil_pn:name="OExp06_OwnSCPU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1554808723" xil_pn:in_ck="4472706054" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6098558313502195250" xil_pn:start_ts="1554808723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554814481" xil_pn:in_ck="4458507488947868831" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-856121759398808401" xil_pn:start_ts="1554814463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.bld"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.ngd"/>
      <outfile xil_pn:name="OExp06_OwnSCPU_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1554814575" xil_pn:in_ck="-9199770892544106627" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-1239519347495594584" xil_pn:start_ts="1554814481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.pcf"/>
      <outfile xil_pn:name="OExp06_OwnSCPU_map.map"/>
      <outfile xil_pn:name="OExp06_OwnSCPU_map.mrp"/>
      <outfile xil_pn:name="OExp06_OwnSCPU_map.ncd"/>
      <outfile xil_pn:name="OExp06_OwnSCPU_map.ngm"/>
      <outfile xil_pn:name="OExp06_OwnSCPU_map.xrpt"/>
      <outfile xil_pn:name="OExp06_OwnSCPU_summary.xml"/>
      <outfile xil_pn:name="OExp06_OwnSCPU_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1554814667" xil_pn:in_ck="-2044532379929214762" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-8808472733522092617" xil_pn:start_ts="1554814575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.ncd"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.pad"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.par"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.ptwx"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.unroutes"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.xpi"/>
      <outfile xil_pn:name="OExp06_OwnSCPU_pad.csv"/>
      <outfile xil_pn:name="OExp06_OwnSCPU_pad.txt"/>
      <outfile xil_pn:name="OExp06_OwnSCPU_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1554814762" xil_pn:in_ck="-572284906736157261" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1554814667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="oexp06_ownscpu.bgn"/>
      <outfile xil_pn:name="oexp06_ownscpu.bit"/>
      <outfile xil_pn:name="oexp06_ownscpu.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1554814762" xil_pn:in_ck="6482832093602500701" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-5505904082297326742" xil_pn:start_ts="1554814762">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554814667" xil_pn:in_ck="-9199771063017878535" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817468" xil_pn:start_ts="1554814640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.twr"/>
      <outfile xil_pn:name="OExp06_OwnSCPU.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
