Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bd7d643d15fa49838a525e3d4b0652bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clint_tb_behav xil_defaultlib.clint_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'leds' [D:/aaaa/vivado_file/axi_clint_fpga_01/axi_clint_fpga_01.srcs/sim_1/new/maste_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/aaaa/vivado_file/axi_clint_fpga_01/axi_clint_fpga_01.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.axi_master
Compiling module xil_defaultlib.clint_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot clint_tb_behav
