

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         1 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
--------------------------------------------------------------
L2 access stats (for 0'th subPartition) 
--	Kid = 0 || L2 Acc = 17456, -- Miss = 11190, rate = 0.6410, -- PendHits = 588, rate = 0.0337-- ResFail = 141, rate = 0.0081
Error Per = 50 || Flushes = 223 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 1'th subPartition) 
--	Kid = 0 || L2 Acc = 16908, -- Miss = 11177, rate = 0.6610, -- PendHits = 140, rate = 0.0083-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 223 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 2'th subPartition) 
--	Kid = 0 || L2 Acc = 16963, -- Miss = 11169, rate = 0.6584, -- PendHits = 137, rate = 0.0081-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 223 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 3'th subPartition) 
--	Kid = 0 || L2 Acc = 16880, -- Miss = 11130, rate = 0.6594, -- PendHits = 128, rate = 0.0076-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 222 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 4'th subPartition) 
--	Kid = 0 || L2 Acc = 16825, -- Miss = 11163, rate = 0.6635, -- PendHits = 147, rate = 0.0087-- ResFail = 171, rate = 0.0102
Error Per = 50 || Flushes = 223 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 5'th subPartition) 
--	Kid = 0 || L2 Acc = 17121, -- Miss = 11185, rate = 0.6533, -- PendHits = 127, rate = 0.0074-- ResFail = 74, rate = 0.0043
Error Per = 50 || Flushes = 223 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 6'th subPartition) 
--	Kid = 0 || L2 Acc = 16830, -- Miss = 11072, rate = 0.6579, -- PendHits = 133, rate = 0.0079-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 221 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 7'th subPartition) 
--	Kid = 0 || L2 Acc = 16804, -- Miss = 11101, rate = 0.6606, -- PendHits = 122, rate = 0.0073-- ResFail = 37, rate = 0.0022
Error Per = 50 || Flushes = 222 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 8'th subPartition) 
--	Kid = 0 || L2 Acc = 17521, -- Miss = 11127, rate = 0.6351, -- PendHits = 594, rate = 0.0339-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 222 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 9'th subPartition) 
--	Kid = 0 || L2 Acc = 16938, -- Miss = 11110, rate = 0.6559, -- PendHits = 138, rate = 0.0081-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 222 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 10'th subPartition) 
--	Kid = 0 || L2 Acc = 16834, -- Miss = 11144, rate = 0.6620, -- PendHits = 124, rate = 0.0074-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 222 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 11'th subPartition) 
--	Kid = 0 || L2 Acc = 16992, -- Miss = 11162, rate = 0.6569, -- PendHits = 138, rate = 0.0081-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 223 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 12'th subPartition) 
--	Kid = 0 || L2 Acc = 16732, -- Miss = 11109, rate = 0.6639, -- PendHits = 130, rate = 0.0078-- ResFail = 59, rate = 0.0035
Error Per = 50 || Flushes = 222 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 13'th subPartition) 
--	Kid = 0 || L2 Acc = 16765, -- Miss = 11183, rate = 0.6670, -- PendHits = 133, rate = 0.0079-- ResFail = 62, rate = 0.0037
Error Per = 50 || Flushes = 223 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 14'th subPartition) 
--	Kid = 0 || L2 Acc = 17014, -- Miss = 11220, rate = 0.6595, -- PendHits = 147, rate = 0.0086-- ResFail = 121, rate = 0.0071
Error Per = 50 || Flushes = 224 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 15'th subPartition) 
--	Kid = 0 || L2 Acc = 16957, -- Miss = 11172, rate = 0.6588, -- PendHits = 119, rate = 0.0070-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 223 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 16'th subPartition) 
--	Kid = 0 || L2 Acc = 17632, -- Miss = 11216, rate = 0.6361, -- PendHits = 596, rate = 0.0338-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 224 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 17'th subPartition) 
--	Kid = 0 || L2 Acc = 17055, -- Miss = 11135, rate = 0.6529, -- PendHits = 116, rate = 0.0068-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 222 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 18'th subPartition) 
--	Kid = 0 || L2 Acc = 16948, -- Miss = 11166, rate = 0.6588, -- PendHits = 124, rate = 0.0073-- ResFail = 6, rate = 0.0004
Error Per = 50 || Flushes = 223 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 19'th subPartition) 
--	Kid = 0 || L2 Acc = 16883, -- Miss = 11211, rate = 0.6640, -- PendHits = 130, rate = 0.0077-- ResFail = 73, rate = 0.0043
Error Per = 50 || Flushes = 224 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 20'th subPartition) 
--	Kid = 0 || L2 Acc = 16992, -- Miss = 11145, rate = 0.6559, -- PendHits = 158, rate = 0.0093-- ResFail = 96, rate = 0.0056
Error Per = 50 || Flushes = 222 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 21'th subPartition) 
--	Kid = 0 || L2 Acc = 16827, -- Miss = 11129, rate = 0.6614, -- PendHits = 148, rate = 0.0088-- ResFail = 328, rate = 0.0195
Error Per = 50 || Flushes = 222 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 22'th subPartition) 
--	Kid = 0 || L2 Acc = 17057, -- Miss = 11182, rate = 0.6556, -- PendHits = 149, rate = 0.0087-- ResFail = 277, rate = 0.0162
Error Per = 50 || Flushes = 223 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 23'th subPartition) 
--	Kid = 0 || L2 Acc = 17027, -- Miss = 11171, rate = 0.6561, -- PendHits = 142, rate = 0.0083-- ResFail = 175, rate = 0.0103
Error Per = 50 || Flushes = 223 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a3/spmv_base_L2_50__higgsTwitterMention
Extracting PTX file and ptxas options    1: spmv_base_L2_50__higgsTwitterMention.1.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a3/spmv_base_L2_50__higgsTwitterMention
self exe links to: /home/pars/Documents/expSetups/a3/spmv_base_L2_50__higgsTwitterMention
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a3/spmv_base_L2_50__higgsTwitterMention
Running md5sum using "md5sum /home/pars/Documents/expSetups/a3/spmv_base_L2_50__higgsTwitterMention "
self exe links to: /home/pars/Documents/expSetups/a3/spmv_base_L2_50__higgsTwitterMention
Extracting specific PTX file named spmv_base_L2_50__higgsTwitterMention.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x55be264fa37b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L2_50__higgsTwitterMention.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L2_50__higgsTwitterMention.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L2_50__higgsTwitterMention.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/higgs-twitter_mention.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 456626 |E| 145465
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (1784 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdeea6468c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdeea64680..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdeea64678..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdeea64670..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdeea64668..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdeea64660..

GPGPU-Sim PTX: cudaLaunch for 0x0x55be264fa37b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L2_50__higgsTwitterMention.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L2_50__higgsTwitterMention.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L2_50__higgsTwitterMention.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_50__higgsTwitterMention.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L2_50__higgsTwitterMention.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_50__higgsTwitterMention.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L2_50__higgsTwitterMention.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_50__higgsTwitterMention.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L2_50__higgsTwitterMention.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_50__higgsTwitterMention.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L2_50__higgsTwitterMention.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_50__higgsTwitterMention.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Simulation cycle for kernel 0 is = 1020000
Simulation cycle for kernel 0 is = 1025000
Simulation cycle for kernel 0 is = 1030000
Simulation cycle for kernel 0 is = 1035000
Simulation cycle for kernel 0 is = 1040000
Simulation cycle for kernel 0 is = 1045000
Simulation cycle for kernel 0 is = 1050000
Simulation cycle for kernel 0 is = 1055000
Simulation cycle for kernel 0 is = 1060000
Simulation cycle for kernel 0 is = 1065000
Simulation cycle for kernel 0 is = 1070000
Simulation cycle for kernel 0 is = 1075000
Simulation cycle for kernel 0 is = 1080000
Simulation cycle for kernel 0 is = 1085000
Simulation cycle for kernel 0 is = 1090000
Simulation cycle for kernel 0 is = 1095000
Simulation cycle for kernel 0 is = 1100000
Simulation cycle for kernel 0 is = 1105000
Simulation cycle for kernel 0 is = 1110000
Simulation cycle for kernel 0 is = 1115000
Simulation cycle for kernel 0 is = 1120000
Simulation cycle for kernel 0 is = 1125000
Simulation cycle for kernel 0 is = 1130000
Simulation cycle for kernel 0 is = 1135000
Simulation cycle for kernel 0 is = 1140000
Simulation cycle for kernel 0 is = 1145000
Simulation cycle for kernel 0 is = 1150000
Simulation cycle for kernel 0 is = 1155000
Simulation cycle for kernel 0 is = 1160000
Simulation cycle for kernel 0 is = 1165000
Simulation cycle for kernel 0 is = 1170000
Simulation cycle for kernel 0 is = 1175000
Simulation cycle for kernel 0 is = 1180000
Simulation cycle for kernel 0 is = 1185000
Simulation cycle for kernel 0 is = 1190000
Simulation cycle for kernel 0 is = 1195000
Simulation cycle for kernel 0 is = 1200000
Simulation cycle for kernel 0 is = 1205000
Simulation cycle for kernel 0 is = 1210000
Simulation cycle for kernel 0 is = 1215000
Simulation cycle for kernel 0 is = 1220000
Simulation cycle for kernel 0 is = 1225000
Simulation cycle for kernel 0 is = 1230000
Simulation cycle for kernel 0 is = 1235000
Simulation cycle for kernel 0 is = 1240000
Simulation cycle for kernel 0 is = 1245000
Simulation cycle for kernel 0 is = 1250000
Simulation cycle for kernel 0 is = 1255000
Simulation cycle for kernel 0 is = 1260000
Simulation cycle for kernel 0 is = 1265000
Simulation cycle for kernel 0 is = 1270000
Simulation cycle for kernel 0 is = 1275000
Simulation cycle for kernel 0 is = 1280000
Simulation cycle for kernel 0 is = 1285000
Simulation cycle for kernel 0 is = 1290000
Simulation cycle for kernel 0 is = 1295000
Simulation cycle for kernel 0 is = 1300000
Simulation cycle for kernel 0 is = 1305000
Simulation cycle for kernel 0 is = 1310000
Simulation cycle for kernel 0 is = 1315000
Simulation cycle for kernel 0 is = 1320000
Simulation cycle for kernel 0 is = 1325000
Simulation cycle for kernel 0 is = 1330000
Simulation cycle for kernel 0 is = 1335000
Simulation cycle for kernel 0 is = 1340000
Simulation cycle for kernel 0 is = 1345000
Simulation cycle for kernel 0 is = 1350000
Simulation cycle for kernel 0 is = 1355000
Simulation cycle for kernel 0 is = 1360000
Simulation cycle for kernel 0 is = 1365000
Simulation cycle for kernel 0 is = 1370000
Simulation cycle for kernel 0 is = 1375000
Simulation cycle for kernel 0 is = 1380000
Simulation cycle for kernel 0 is = 1385000
Simulation cycle for kernel 0 is = 1390000
Simulation cycle for kernel 0 is = 1395000
Simulation cycle for kernel 0 is = 1400000
Simulation cycle for kernel 0 is = 1405000
Simulation cycle for kernel 0 is = 1410000
Simulation cycle for kernel 0 is = 1415000
Simulation cycle for kernel 0 is = 1420000
Simulation cycle for kernel 0 is = 1425000
Simulation cycle for kernel 0 is = 1430000
Simulation cycle for kernel 0 is = 1435000
Simulation cycle for kernel 0 is = 1440000
Simulation cycle for kernel 0 is = 1445000
Simulation cycle for kernel 0 is = 1450000
Simulation cycle for kernel 0 is = 1455000
Simulation cycle for kernel 0 is = 1460000
Simulation cycle for kernel 0 is = 1465000
Simulation cycle for kernel 0 is = 1470000
Simulation cycle for kernel 0 is = 1475000
Simulation cycle for kernel 0 is = 1480000
Simulation cycle for kernel 0 is = 1485000
Simulation cycle for kernel 0 is = 1490000
Simulation cycle for kernel 0 is = 1495000
Simulation cycle for kernel 0 is = 1500000
Simulation cycle for kernel 0 is = 1505000
Simulation cycle for kernel 0 is = 1510000
Simulation cycle for kernel 0 is = 1515000
Simulation cycle for kernel 0 is = 1520000
Simulation cycle for kernel 0 is = 1525000
Simulation cycle for kernel 0 is = 1530000
Simulation cycle for kernel 0 is = 1535000
Simulation cycle for kernel 0 is = 1540000
Simulation cycle for kernel 0 is = 1545000
Simulation cycle for kernel 0 is = 1550000
Simulation cycle for kernel 0 is = 1555000
Simulation cycle for kernel 0 is = 1560000
Simulation cycle for kernel 0 is = 1565000
Simulation cycle for kernel 0 is = 1570000
Simulation cycle for kernel 0 is = 1575000
Simulation cycle for kernel 0 is = 1580000
Simulation cycle for kernel 0 is = 1585000
Simulation cycle for kernel 0 is = 1590000
Simulation cycle for kernel 0 is = 1595000
Simulation cycle for kernel 0 is = 1600000
Simulation cycle for kernel 0 is = 1605000
Simulation cycle for kernel 0 is = 1610000
Simulation cycle for kernel 0 is = 1615000
Simulation cycle for kernel 0 is = 1620000
Simulation cycle for kernel 0 is = 1625000
Simulation cycle for kernel 0 is = 1630000
Simulation cycle for kernel 0 is = 1635000
Simulation cycle for kernel 0 is = 1640000
Simulation cycle for kernel 0 is = 1645000
Simulation cycle for kernel 0 is = 1650000
Simulation cycle for kernel 0 is = 1655000
Simulation cycle for kernel 0 is = 1660000
Simulation cycle for kernel 0 is = 1665000
Simulation cycle for kernel 0 is = 1670000
Simulation cycle for kernel 0 is = 1675000
Simulation cycle for kernel 0 is = 1680000
Simulation cycle for kernel 0 is = 1685000
Simulation cycle for kernel 0 is = 1690000
Simulation cycle for kernel 0 is = 1695000
Simulation cycle for kernel 0 is = 1700000
Simulation cycle for kernel 0 is = 1705000
Simulation cycle for kernel 0 is = 1710000
Simulation cycle for kernel 0 is = 1715000
Simulation cycle for kernel 0 is = 1720000
Simulation cycle for kernel 0 is = 1725000
Simulation cycle for kernel 0 is = 1730000
Simulation cycle for kernel 0 is = 1735000
Simulation cycle for kernel 0 is = 1740000
Simulation cycle for kernel 0 is = 1745000
Simulation cycle for kernel 0 is = 1750000
Simulation cycle for kernel 0 is = 1755000
Simulation cycle for kernel 0 is = 1760000
Simulation cycle for kernel 0 is = 1765000
Simulation cycle for kernel 0 is = 1770000
Simulation cycle for kernel 0 is = 1775000
Simulation cycle for kernel 0 is = 1780000
Simulation cycle for kernel 0 is = 1785000
Simulation cycle for kernel 0 is = 1790000
Simulation cycle for kernel 0 is = 1795000
Simulation cycle for kernel 0 is = 1800000
Simulation cycle for kernel 0 is = 1805000
Simulation cycle for kernel 0 is = 1810000
Simulation cycle for kernel 0 is = 1815000
Simulation cycle for kernel 0 is = 1820000
Simulation cycle for kernel 0 is = 1825000
Simulation cycle for kernel 0 is = 1830000
Simulation cycle for kernel 0 is = 1835000
Simulation cycle for kernel 0 is = 1840000
Simulation cycle for kernel 0 is = 1845000
Simulation cycle for kernel 0 is = 1850000
Simulation cycle for kernel 0 is = 1855000
Simulation cycle for kernel 0 is = 1860000
Simulation cycle for kernel 0 is = 1865000
Simulation cycle for kernel 0 is = 1870000
Simulation cycle for kernel 0 is = 1875000
Simulation cycle for kernel 0 is = 1880000
Simulation cycle for kernel 0 is = 1885000
Simulation cycle for kernel 0 is = 1890000
Simulation cycle for kernel 0 is = 1895000
Simulation cycle for kernel 0 is = 1900000
Simulation cycle for kernel 0 is = 1905000
Simulation cycle for kernel 0 is = 1910000
Simulation cycle for kernel 0 is = 1915000
Simulation cycle for kernel 0 is = 1920000
Simulation cycle for kernel 0 is = 1925000
Simulation cycle for kernel 0 is = 1930000
Simulation cycle for kernel 0 is = 1935000
Simulation cycle for kernel 0 is = 1940000
Simulation cycle for kernel 0 is = 1945000
Simulation cycle for kernel 0 is = 1950000
Simulation cycle for kernel 0 is = 1955000
Simulation cycle for kernel 0 is = 1960000
Simulation cycle for kernel 0 is = 1965000
Simulation cycle for kernel 0 is = 1970000
Simulation cycle for kernel 0 is = 1975000
Simulation cycle for kernel 0 is = 1980000
Simulation cycle for kernel 0 is = 1985000
Simulation cycle for kernel 0 is = 1990000
Simulation cycle for kernel 0 is = 1995000
Simulation cycle for kernel 0 is = 2000000
Simulation cycle for kernel 0 is = 2005000
Simulation cycle for kernel 0 is = 2010000
Simulation cycle for kernel 0 is = 2015000
Simulation cycle for kernel 0 is = 2020000
Simulation cycle for kernel 0 is = 2025000
Simulation cycle for kernel 0 is = 2030000
Simulation cycle for kernel 0 is = 2035000
Simulation cycle for kernel 0 is = 2040000
Simulation cycle for kernel 0 is = 2045000
Simulation cycle for kernel 0 is = 2050000
Simulation cycle for kernel 0 is = 2055000
Simulation cycle for kernel 0 is = 2060000
Simulation cycle for kernel 0 is = 2065000
Simulation cycle for kernel 0 is = 2070000
Simulation cycle for kernel 0 is = 2075000
Simulation cycle for kernel 0 is = 2080000
Simulation cycle for kernel 0 is = 2085000
Simulation cycle for kernel 0 is = 2090000
Simulation cycle for kernel 0 is = 2095000
Simulation cycle for kernel 0 is = 2100000
Simulation cycle for kernel 0 is = 2105000
Simulation cycle for kernel 0 is = 2110000
Simulation cycle for kernel 0 is = 2115000
Simulation cycle for kernel 0 is = 2120000
Simulation cycle for kernel 0 is = 2125000
Simulation cycle for kernel 0 is = 2130000
Simulation cycle for kernel 0 is = 2135000
Simulation cycle for kernel 0 is = 2140000
Simulation cycle for kernel 0 is = 2145000
Simulation cycle for kernel 0 is = 2150000
Simulation cycle for kernel 0 is = 2155000
Simulation cycle for kernel 0 is = 2160000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 2162450
gpu_sim_insn = 13873767
gpu_ipc =       6.4158
gpu_tot_sim_cycle = 2162450
gpu_tot_sim_insn = 13873767
gpu_tot_ipc =       6.4158
gpu_tot_issued_cta = 1784
gpu_occupancy = 19.4063% 
gpu_tot_occupancy = 19.4063% 
max_total_param_size = 0
gpu_stall_dramfull = 265
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1664
partiton_level_parallism_total  =       0.1664
partiton_level_parallism_util =       3.3071
partiton_level_parallism_util_total  =       3.3071
L2_BW  =       7.2686 GB/Sec
L2_BW_total  =       7.2686 GB/Sec
gpu_total_sim_rate=4405

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 70858, Miss = 16119, Miss_rate = 0.227, Pending_hits = 4171, Reservation_fails = 6939
	L1D_cache_core[1]: Access = 36592, Miss = 13902, Miss_rate = 0.380, Pending_hits = 4264, Reservation_fails = 7463
	L1D_cache_core[2]: Access = 36593, Miss = 10352, Miss_rate = 0.283, Pending_hits = 3691, Reservation_fails = 6471
	L1D_cache_core[3]: Access = 24470, Miss = 11256, Miss_rate = 0.460, Pending_hits = 5613, Reservation_fails = 9690
	L1D_cache_core[4]: Access = 19306, Miss = 8186, Miss_rate = 0.424, Pending_hits = 3197, Reservation_fails = 5613
	L1D_cache_core[5]: Access = 21184, Miss = 9090, Miss_rate = 0.429, Pending_hits = 3965, Reservation_fails = 6214
	L1D_cache_core[6]: Access = 22411, Miss = 10700, Miss_rate = 0.477, Pending_hits = 5259, Reservation_fails = 8080
	L1D_cache_core[7]: Access = 24638, Miss = 9876, Miss_rate = 0.401, Pending_hits = 4208, Reservation_fails = 6940
	L1D_cache_core[8]: Access = 22502, Miss = 8743, Miss_rate = 0.389, Pending_hits = 2884, Reservation_fails = 4634
	L1D_cache_core[9]: Access = 25584, Miss = 9228, Miss_rate = 0.361, Pending_hits = 4222, Reservation_fails = 6942
	L1D_cache_core[10]: Access = 23026, Miss = 10818, Miss_rate = 0.470, Pending_hits = 5000, Reservation_fails = 8084
	L1D_cache_core[11]: Access = 23593, Miss = 11369, Miss_rate = 0.482, Pending_hits = 5757, Reservation_fails = 8722
	L1D_cache_core[12]: Access = 22184, Miss = 10559, Miss_rate = 0.476, Pending_hits = 5100, Reservation_fails = 7916
	L1D_cache_core[13]: Access = 21844, Miss = 9537, Miss_rate = 0.437, Pending_hits = 4581, Reservation_fails = 7411
	L1D_cache_core[14]: Access = 21418, Miss = 10050, Miss_rate = 0.469, Pending_hits = 5070, Reservation_fails = 7909
	L1D_cache_core[15]: Access = 21392, Miss = 8209, Miss_rate = 0.384, Pending_hits = 3873, Reservation_fails = 6640
	L1D_cache_core[16]: Access = 19935, Miss = 7897, Miss_rate = 0.396, Pending_hits = 3401, Reservation_fails = 5530
	L1D_cache_core[17]: Access = 22177, Miss = 10110, Miss_rate = 0.456, Pending_hits = 5147, Reservation_fails = 8163
	L1D_cache_core[18]: Access = 25158, Miss = 11943, Miss_rate = 0.475, Pending_hits = 6115, Reservation_fails = 10372
	L1D_cache_core[19]: Access = 20218, Miss = 9167, Miss_rate = 0.453, Pending_hits = 4462, Reservation_fails = 6956
	L1D_cache_core[20]: Access = 21318, Miss = 8760, Miss_rate = 0.411, Pending_hits = 3684, Reservation_fails = 5928
	L1D_cache_core[21]: Access = 21888, Miss = 10178, Miss_rate = 0.465, Pending_hits = 5153, Reservation_fails = 8286
	L1D_cache_core[22]: Access = 23529, Miss = 11291, Miss_rate = 0.480, Pending_hits = 5678, Reservation_fails = 8618
	L1D_cache_core[23]: Access = 23428, Miss = 9389, Miss_rate = 0.401, Pending_hits = 4139, Reservation_fails = 6373
	L1D_cache_core[24]: Access = 21388, Miss = 9939, Miss_rate = 0.465, Pending_hits = 5030, Reservation_fails = 8367
	L1D_cache_core[25]: Access = 25209, Miss = 12147, Miss_rate = 0.482, Pending_hits = 6607, Reservation_fails = 11105
	L1D_cache_core[26]: Access = 22507, Miss = 9685, Miss_rate = 0.430, Pending_hits = 4525, Reservation_fails = 7566
	L1D_cache_core[27]: Access = 21453, Miss = 9001, Miss_rate = 0.420, Pending_hits = 3800, Reservation_fails = 6906
	L1D_cache_core[28]: Access = 24194, Miss = 11622, Miss_rate = 0.480, Pending_hits = 6147, Reservation_fails = 9573
	L1D_cache_core[29]: Access = 20300, Miss = 7836, Miss_rate = 0.386, Pending_hits = 3458, Reservation_fails = 5854
	L1D_total_cache_accesses = 750297
	L1D_total_cache_misses = 306959
	L1D_total_cache_miss_rate = 0.4091
	L1D_total_cache_pending_hits = 138201
	L1D_total_cache_reservation_fails = 225265
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 138201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 143719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 159044
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 138201
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 693218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 188344
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 36715
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 206
ctas_completed 1784, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3706, 1908, 86733, 243, 2517, 371, 5475, 1241, 2662, 243, 2899, 226, 110, 144, 429, 313, 1703, 1745, 2132, 1671, 1753, 2078, 1742, 1684, 1232, 1199, 1388, 1492, 1260, 1852, 1774, 1130, 
gpgpu_n_tot_thrd_icount = 42062912
gpgpu_n_tot_w_icount = 1314466
gpgpu_n_stall_shd_mem = 110759
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 302763
gpgpu_n_mem_write_global = 57079
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1805418
gpgpu_n_store_insn = 456626
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2740224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 68175
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42584
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:341599	W0_Idle:14297250	W0_Scoreboard:15670117	W1:626464	W2:131232	W3:61591	W4:33429	W5:22287	W6:13302	W7:8756	W8:5530	W9:4159	W10:2778	W11:1805	W12:1083	W13:842	W14:568	W15:291	W16:234	W17:231	W18:80	W19:52	W20:43	W21:36	W22:41	W23:34	W24:9	W25:9	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:399580
single_issue_nums: WS0:311688	WS1:316283	WS2:369588	WS3:316907	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2422104 {8:302763,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283160 {40:57079,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12110520 {40:302763,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 456632 {8:57079,}
maxmflatency = 1749 
max_icnt2mem_latency = 768 
maxmrqlatency = 680 
max_icnt2sh_latency = 133 
averagemflatency = 365 
avg_icnt2mem_latency = 61 
avg_mrq_latency = 22 
avg_icnt2sh_latency = 8 
mrq_lat_table:139858 	7947 	9810 	16110 	28989 	21237 	16478 	8202 	2283 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	97558 	239256 	20849 	2179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	290415 	55306 	3570 	7547 	3004 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	208936 	46579 	44923 	38668 	18543 	2192 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2120 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        58        64        64        64        64        54        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        50        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        59        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        48        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        52        62        56        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        59        60        58        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        57        64        55        56        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     74588     74569     20627     21351   1347433   1481987    729084    459853     80717     47997    159691    109944   1482386    864431   1097428   1097409 
dram[1]:    106734    106185     30173     53723    808338     62746    404101    459777     43170     80717    256862    238571    729374   1347680   1097390    942942 
dram[2]:    106187     31053     47438     39361   1022068   1347243    538441    459580    134666     97819    391453    238720     86004   1078123   1097370   1078121 
dram[3]:    368572     62449     99605     58899   1696216    808742    459650    403904     81005     97837    238552    447090   1482158     86024    752712    943036 
dram[4]:     59934     57438     83954     66278    942964   1157513    673220    729235     97856     54220    238552    256633   1347490   1347452   1133833    808482 
dram[5]:     54924     52428     57234     81849    111759   1212500    673200    538571     83571     83571    429043    312308   1212822   1078026    808500   1133761 
dram[6]:    312593     47436    122042     69582   1022029   1292138    673200    729158     83571    126793    177585    312232     75302   1133811   1133741   1133722 
dram[7]:     47212    447128    115856    117278   1213221   1078200    729138    808549    107320    268402    294376    183892   1537567   1402937   1133695    887472 
dram[8]:     52200     54696     12258     13216    808531    808531    594376    729137     19106     80679    159617    257780     85891     86064   1133650     44485 
dram[9]:     57192     59669     77986     14696    808512     62688    459841    815162    155805     25386    312841    294339     86063   1347130     70394     37637 
dram[10]:     60274     31895    129953     16248   1561056   1695610    594470    729099     80717    215326    178082    312784     85967   1807396     46674    752917 
dram[11]:     60235     60234     16039     11333   1616693   1078084    864183    808412    136315     40839     28779    178005   1482462     66738    674056   1232450 
average row accesses per activate:
dram[0]:  4.015244  4.097178  4.359477  4.233010  3.815934  4.005865  3.854701  3.717391  3.952096  4.087774  3.491803  3.787611  3.128641  3.260760  3.974684  4.071429 
dram[1]:  4.220779  4.192307  4.003021  3.964497  4.490131  3.994083  3.788301  3.658602  4.036810  4.165080  3.563025  3.714697  3.235294  3.424731  4.089109  3.617564 
dram[2]:  4.132492  4.228296  4.104294  4.116352  3.719676  4.307937  3.825352  3.737127  4.129450  4.205212  3.486486  3.365535  3.345845  3.300771  3.855828  3.826748 
dram[3]:  3.897361  4.181529  4.091195  4.040123  4.187117  4.295238  3.985207  3.907781  4.427586  4.110759  3.694362  3.669565  3.452574  3.430108  3.889231  3.740413 
dram[4]:  4.061539  4.164557  3.937500  3.920821  4.168196  3.971098  4.020710  4.177215  4.154839  4.079872  3.429348  3.656160  3.424324  3.308483  3.708455  4.057878 
dram[5]:  4.145570  4.342193  3.879766  4.077160  4.046921  3.575521  3.899135  3.745205  4.134615  4.214286  3.526316  3.719653  3.486111  3.455041  3.728916  3.665698 
dram[6]:  4.175719  4.259740  4.052308  4.036923  4.035821  3.936232  3.818436  3.720222  3.817365  4.123809  3.416216  3.725146  3.472067  3.341207  3.690962  3.902821 
dram[7]:  4.033435  4.375839  4.144201  4.277778  4.106061  3.912181  3.938953  3.776860  3.849113  4.524305  3.479339  3.726744  3.227273  3.298469  3.739521  3.676471 
dram[8]:  4.272727  4.335548  4.360390  4.417509  3.936599  4.005831  4.218069  4.186916  4.237785  4.139241  3.407408  3.316883  3.340260  3.537396  3.733138  3.603989 
dram[9]:  4.474049  4.153846  4.212698  4.466443  4.050595  3.979592  4.137615  3.967456  4.190322  3.957447  3.340314  3.520661  3.455285  3.236318  3.756098  3.810398 
dram[10]:  4.324503  4.452055  4.400662  4.375415  4.200617  4.177711  4.005900  3.899425  4.094937  4.075949  3.479452  3.316883  3.533520  3.651163  3.653061  3.666667 
dram[11]:  4.163522  4.058104  4.373333  4.330065  4.044379  4.048193  3.938953  3.787879  3.816568  4.031056  3.384817  3.540616  3.271100  3.576271  3.620290  3.830769 
average row locality = 250953/64887 = 3.867539
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1269      1259      1286      1260      1341      1321      1309      1324      1285      1268      1239      1245      1255      1252      1212      1210 
dram[1]:      1253      1259      1277      1292      1319      1306      1314      1315      1279      1274      1233      1252      1231      1240      1195      1231 
dram[2]:      1262      1266      1290      1261      1333      1311      1313      1337      1239      1252      1249      1250      1216      1251      1214      1215 
dram[3]:      1280      1265      1254      1262      1319      1308      1305      1312      1241      1259      1206      1227      1240      1244      1222      1222 
dram[4]:      1273      1269      1275      1289      1318      1327      1312      1278      1250      1239      1223      1236      1234      1252      1227      1218 
dram[5]:      1263      1259      1275      1273      1336      1327      1310      1325      1251      1258      1234      1250      1219      1234      1194      1217 
dram[6]:      1257      1266      1270      1264      1306      1312      1322      1301      1235      1263      1225      1236      1209      1239      1221      1200 
dram[7]:      1280      1255      1274      1262      1309      1336      1314      1329      1262      1264      1225      1245      1244      1259      1205      1206 
dram[8]:      1269      1257      1297      1265      1320      1326      1309      1298      1265      1270      1249      1239      1252      1243      1228      1220 
dram[9]:      1246      1248      1280      1283      1316      1321      1313      1300      1264      1264      1241      1240      1243      1264      1189      1200 
dram[10]:      1258      1253      1281      1269      1318      1339      1314      1315      1255      1252      1232      1239      1232      1223      1207      1196 
dram[11]:      1277      1279      1264      1277      1322      1297      1312      1332      1252      1258      1253      1225      1245      1233      1202      1200 
total dram reads = 242800
bank skew: 1341/1189 = 1.13
chip skew: 20335/20126 = 1.01
number of total write accesses:
dram[0]:       192       192       192       192       192       180       176       176       140       144       156       156       136       144       176       176 
dram[1]:       188       196       192       192       184       176       184       184       148       152       156       148       136       136       176       184 
dram[2]:       192       196       192       192       188       184       180       168       148       156       164       156       128       132       172       176 
dram[3]:       196       192       188       188       184       180       168       176       172       160       156       156       136       128       168       184 
dram[4]:       188       188       192       192       180       188       188       168       152       152       156       160       132       140       180       176 
dram[5]:       188       192       192       192       176       184       172       168       156       160       156       148       144       136       176       176 
dram[6]:       200       184       188       192       184       184       180       168       160       144       156       152       136       136       180       180 
dram[7]:       188       196       192       188       184       180       164       168       156       156       152       148       136       136       176       176 
dram[8]:       188       192       184       188       184       192       180       184       144       152       156       152       136       136       180       180 
dram[9]:       188       192       188       192       180       176       160       164       140       152       140       152       128       148       172       184 
dram[10]:       192       188       192       192       172       192       176       168       156       144       152       152       132       132       184       188 
dram[11]:       188       192       192       192       180       188       172       172       152       160       160       156       136       132       188       180 
total dram writes = 32612
bank skew: 200/128 = 1.56
chip skew: 2740/2656 = 1.03
average mf latency per bank:
dram[0]:        503       483       487       475       501       485       490       483       502       501       464       466       468       444       478       453
dram[1]:        482       470       500       488       484       495       497       481       508       502       466       472       453       444       450       456
dram[2]:        465       472       486       493       477       492       488       496       497       509       462       475       452       462       449       463
dram[3]:        472       468       474       482       481       472       478       489       487       493       470       455       450       450       455       440
dram[4]:        489       480       502       488       492       471       485       486       500       488       477       457       469       445       463       448
dram[5]:        477       474       478       480       488       490       485       489       486       497       458       464       468       458       464       468
dram[6]:        469       482       480       474       481       481       465       487       485       494       456       468       450       453       463       457
dram[7]:        475       465       482       491       502       487       498       481       476       487       458       459       451       460       460       459
dram[8]:        496       485       499       480       509       492       492       486       518       489       474       454       460       447       468       464
dram[9]:        471       462       491       487       485       500       496       500       494       496       466       464       455       438       456       452
dram[10]:        468       473       497       485       500       497       500       495       490       505       471       476       458       464       450       461
dram[11]:        469       490       482       500       490       474       476       491       490       496       477       453       447       449       451       455
maximum mf latency per bank:
dram[0]:       1157      1111      1161      1122      1055      1062      1179      1227      1304      1319       899      1065       868       837       808       824
dram[1]:        865       830      1211      1238      1220      1268      1199      1211      1507      1658      1018      1151       876       962       835       898
dram[2]:        922       924      1035      1038      1173      1162      1107      1128      1571      1583      1026       878      1019       805       924       972
dram[3]:        902       882      1059      1010      1145      1107      1237      1267      1552      1602      1081      1064       760       867       959       831
dram[4]:       1095      1069      1138      1076      1017      1086      1130      1187      1071      1206       918       835       763       880       599       797
dram[5]:        882       835      1148      1165      1227      1237      1232      1247      1420      1562       932       926       891      1009       860       884
dram[6]:        917       904       921       969      1042      1068      1086      1210      1219      1510       884       926       976       958       852       962
dram[7]:        932       906       990       966      1069      1072      1295      1237      1521      1607       976      1055       900       934       857       979
dram[8]:       1224      1177      1232      1205      1008      1036      1130      1204      1222      1344       978       964       967       939       787       736
dram[9]:        830       804      1155      1149      1192      1190      1199      1193      1457      1544       871      1007       874      1023       741       716
dram[10]:        926       977       989      1011      1038      1106      1179      1172      1587      1749      1115      1187      1135      1030      1009       928
dram[11]:        882       878       966       920      1059      1061      1124      1129      1530      1641       958       831      1040       995       816       754

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5545534 n_nop=5511906 n_act=5486 n_pre=5470 n_ref_event=4572360550251980812 n_req=21015 n_rd=20335 n_rd_L2_A=0 n_write=0 n_wr_bk=2720 bw_util=0.01663
n_activity=278792 dram_eff=0.3308
bk0: 1269a 5511064i bk1: 1259a 5512179i bk2: 1286a 5512671i bk3: 1260a 5509966i bk4: 1341a 5509517i bk5: 1321a 5509471i bk6: 1309a 5511125i bk7: 1324a 5508338i bk8: 1285a 5511708i bk9: 1268a 5511709i bk10: 1239a 5510813i bk11: 1245a 5511067i bk12: 1255a 5510066i bk13: 1252a 5509939i bk14: 1212a 5514250i bk15: 1210a 5515461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.739472
Row_Buffer_Locality_read = 0.750037
Row_Buffer_Locality_write = 0.423529
Bank_Level_Parallism = 2.622215
Bank_Level_Parallism_Col = 2.776399
Bank_Level_Parallism_Ready = 1.558594
write_to_read_ratio_blp_rw_average = 0.176105
GrpLevelPara = 1.815772 

BW Util details:
bwutil = 0.016630 
total_CMD = 5545534 
util_bw = 92220 
Wasted_Col = 88199 
Wasted_Row = 43465 
Idle = 5321650 

BW Util Bottlenecks: 
RCDc_limit = 85623 
RCDWRc_limit = 2532 
WTRc_limit = 16414 
RTWc_limit = 18622 
CCDLc_limit = 12907 
rwq = 0 
CCDLc_limit_alone = 10853 
WTRc_limit_alone = 15426 
RTWc_limit_alone = 17556 

Commands details: 
total_CMD = 5545534 
n_nop = 5511906 
Read = 20335 
Write = 0 
L2_Alloc = 0 
L2_WB = 2720 
n_act = 5486 
n_pre = 5470 
n_ref = 4572360550251980812 
n_req = 21015 
total_req = 23055 

Dual Bus Interface Util: 
issued_total_row = 10956 
issued_total_col = 23055 
Row_Bus_Util =  0.001976 
CoL_Bus_Util = 0.004157 
Either_Row_CoL_Bus_Util = 0.006064 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.011389 
queue_avg = 0.204386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.204386
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5545534 n_nop=5512122 n_act=5436 n_pre=5420 n_ref_event=3539896516463060041 n_req=20953 n_rd=20270 n_rd_L2_A=0 n_write=0 n_wr_bk=2732 bw_util=0.01659
n_activity=274227 dram_eff=0.3355
bk0: 1253a 5512342i bk1: 1259a 5512011i bk2: 1277a 5510775i bk3: 1292a 5510495i bk4: 1319a 5513554i bk5: 1306a 5510167i bk6: 1314a 5510190i bk7: 1315a 5509358i bk8: 1279a 5511797i bk9: 1274a 5512362i bk10: 1233a 5509105i bk11: 1252a 5511596i bk12: 1231a 5511190i bk13: 1240a 5510498i bk14: 1195a 5515872i bk15: 1231a 5512358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741039
Row_Buffer_Locality_read = 0.751850
Row_Buffer_Locality_write = 0.420205
Bank_Level_Parallism = 2.663175
Bank_Level_Parallism_Col = 1.064982
Bank_Level_Parallism_Ready = 1.551933
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016591 
total_CMD = 5545534 
util_bw = 92008 
Wasted_Col = 84493 
Wasted_Row = 42423 
Idle = 5326610 

BW Util Bottlenecks: 
RCDc_limit = 84239 
RCDWRc_limit = 2440 
WTRc_limit = 14907 
RTWc_limit = 18270 
CCDLc_limit = 11947 
rwq = 0 
CCDLc_limit_alone = 10264 
WTRc_limit_alone = 14176 
RTWc_limit_alone = 17318 

Commands details: 
total_CMD = 5545534 
n_nop = 5512122 
Read = 20270 
Write = 0 
L2_Alloc = 0 
L2_WB = 2732 
n_act = 5436 
n_pre = 5420 
n_ref = 3539896516463060041 
n_req = 20953 
total_req = 23002 

Dual Bus Interface Util: 
issued_total_row = 10856 
issued_total_col = 23002 
Row_Bus_Util =  0.001958 
CoL_Bus_Util = 0.004148 
Either_Row_CoL_Bus_Util = 0.006025 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.013348 
queue_avg = 0.220156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0GPGPU-Sim: synchronize waiting for inactive GPU simulation
 0
mrqq: max=64 avg=0.220156
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5545534 n_nop=5512027 n_act=5478 n_pre=5462 n_ref_event=3539896516463060041 n_req=20940 n_rd=20259 n_rd_L2_A=0 n_write=0 n_wr_bk=2724 bw_util=0.01658
n_activity=275101 dram_eff=0.3342
bk0: 1262a 5512561i bk1: 1266a 5511863i bk2: 1290a 5509601i bk3: 1261a 5510562i bk4: 1333a 5509925i bk5: 1311a 5512016i bk6: 1313a 5511634i bk7: 1337a 5508502i bk8: 1239a 5511580i bk9: 1252a 5510363i bk10: 1249a 5509364i bk11: 1250a 5509115i bk12: 1216a 5512477i bk13: 1251a 5509819i bk14: 1214a 5514975i bk15: 1215a 5513169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738873
Row_Buffer_Locality_read = 0.751074
Row_Buffer_Locality_write = 0.375918
Bank_Level_Parallism = 2.695464
Bank_Level_Parallism_Col = 1.064982
Bank_Level_Parallism_Ready = 1.628924
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016578 
total_CMD = 5545534 
util_bw = 91932 
Wasted_Col = 84809 
Wasted_Row = 42038 
Idle = 5326755 

BW Util Bottlenecks: 
RCDc_limit = 84184 
GPGPU-Sim API: Stream Manager State
RCDWRc_limit = 2702 
WTRc_limit = 14984 
RTWc_limit = 17674 
CCDLc_limit = 11654 
rwq = 0 
CCDLc_limit_alone = 9856 
WTRc_limit_alone = 14159 
RTWc_limit_alone = 16701 

Commands details: 
total_CMD = 5545534 
n_nop = 5512027 
Read = 20259 
Write = 0 
L2_Alloc = 0 
L2_WB = 2724 
n_act = 5478 
n_pre = 5462 
n_ref = 3539896516463060041 
n_req = 20940 
total_req = 22983 

Dual Bus Interface Util: 
issued_total_row = 10940 
issued_total_col = 22983 
Row_Bus_Util =  0.001973 
CoL_Bus_Util = 0.004144 
Either_Row_CoL_Bus_Util = 0.006042 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.012415 
queue_avg = 0.217522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.217522
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5545534 n_nop=5512363 n_act=5326 n_pre=5310 n_ref_event=2323048667150117228 n_req=20849 n_rd=20166 n_rd_L2_A=0 n_write=0 n_wr_bk=2732 bw_util=0.01652
n_activity=273179 dram_eff=0.3353
bk0: 1280a 5511028i bk1: 1265a 5511804i bk2: 1254a 5511738i bk3: 1262a 5511067i bk4: 1319a 5511057i bk5: 1308a 5514250i bk6: 1305a 5513484i bk7: 1312a 5508395i bk8: 1241a 5514240i bk9: 1259a 5511257i bk10: 1206a 5511153i bk11: 1227a 5512348i bk12: 1240a 5510678i bk13: 1244a 5511866i bk14: 1222a 5514783i bk15: 1222a 5513233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745024
Row_Buffer_Locality_read = 0.756670
Row_Buffer_Locality_write = 0.401171
Bank_Level_Parallism = 2.648541
Bank_Level_Parallism_Col = 0.921912
Bank_Level_Parallism_Ready = 1.567892
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016516 
total_CMD = 5545534 
util_bw = 91592 
Wasted_Col = 83873 
Wasted_Row = 41736 
Idle = 5328333 

BW Util Bottlenecks: 
RCDc_limit = 82402 
RCDWRc_limit = 2519 
WTRc_limit = 15135 
RTWc_limit = 18482 
CCDLc_limit = 12054 
rwq = 0 
CCDLc_limit_alone = 10070 
WTRc_limit_alone = 14161 
RTWc_limit_alone = 17472 

Commands details: 
total_CMD = 5545534 
n_nop = 5512363 
Read = 20166 
Write = 0 
L2_Alloc = 0 
L2_WB = 2732 
n_act = 5326 
n_pre = 5310 
n_ref = 2323048667150117228 
n_req = 20849 
total_req = 22898 

Dual Bus Interface Util: 
issued_total_row = 10636 
issued_total_col = 22898 
Row_Bus_Util =  0.001918 
CoL_Bus_Util = 0.004129 
Either_Row_CoL_Bus_Util = 0.005982 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.010943 
queue_avg = 0.198215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.198215
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5545534 n_nop=5512168 n_act=5408 n_pre=5392 n_ref_event=2323048667150117228 n_req=20903 n_rd=20220 n_rd_L2_A=0 n_write=0 n_wr_bk=2732 bw_util=0.01656
n_activity=272873 dram_eff=0.3364
bk0: 1273a 5512008i bk1: 1269a 5511440i bk2: 1275a 5510108i bk3: 1289a 5509243i bk4: 1318a 5510837i bk5: 1327a 5509791i bk6: 1312a 5512041i bk7: 1278a 5511633i bk8: 1250a 5514672i bk9: 1239a 5514168i bk10: 1223a 5510806i bk11: 1236a 5511221i bk12: 1234a 5511635i bk13: 1252a 5510402i bk14: 1227a 5513614i bk15: 1218a 5514862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741760
Row_Buffer_Locality_read = 0.753561
Row_Buffer_Locality_write = 0.392387
Bank_Level_Parallism = 2.636527
Bank_Level_Parallism_Col = 0.921912
Bank_Level_Parallism_Ready = 1.543598
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016555 
total_CMD = 5545534 
util_bw = 91808 
Wasted_Col = 85755 
Wasted_Row = 41541 
Idle = 5326430 

BW Util Bottlenecks: 
RCDc_limit = 83574 
RCDWRc_limit = 2740 
WTRc_limit = 15359 
RTWc_limit = 19677 
CCDLc_limit = 12683 
rwq = 0 
CCDLc_limit_alone = 10822 
WTRc_limit_alone = 14563 
RTWc_limit_alone = 18612 

Commands details: 
total_CMD = 5545534 
n_nop = 5512168 
Read = 20220 
Write = 0 
L2_Alloc = 0 
L2_WB = 2732 
n_act = 5408 
n_pre = 5392 
n_ref = 2323048667150117228 
n_req = 20903 
total_req = 22952 

Dual Bus Interface Util: 
issued_total_row = 10800 
issued_total_col = 22952 
Row_Bus_Util =  0.001948 
CoL_Bus_Util = 0.004139 
Either_Row_CoL_Bus_Util = 0.006017 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.011569 
queue_avg = 0.199000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.199
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5545534 n_nop=5512125 n_act=5459 n_pre=5443 n_ref_event=7161639439123166001 n_req=20904 n_rd=20225 n_rd_L2_A=0 n_write=0 n_wr_bk=2716 bw_util=0.01655
n_activity=272702 dram_eff=0.3365
bk0: 1263a 5511810i bk1: 1259a 5514229i bk2: 1275a 5511549i bk3: 1273a 5510679i bk4: 1336a 5509859i bk5: 1327a 5508017i bk6: 1310a 5510112i bk7: 1325a 5508742i bk8: 1251a 5512338i bk9: 1258a 5511688i bk10: 1234a 5510205i bk11: 1250a 5511615i bk12: 1219a 5512955i bk13: 1234a 5512370i bk14: 1194a 5513924i bk15: 1217a 5512752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.739332
Row_Buffer_Locality_read = 0.751446
Row_Buffer_Locality_write = 0.378498
Bank_Level_Parallism = 2.700391
Bank_Level_Parallism_Col = 2.299103
Bank_Level_Parallism_Ready = 1.586519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016547 
total_CMD = 5545534 
util_bw = 91764 
Wasted_Col = 83432 
Wasted_Row = 41175 
Idle = 5329163 

BW Util Bottlenecks: 
RCDc_limit = 82701 
RCDWRc_limit = 2735 
WTRc_limit = 14480 
RTWc_limit = 17867 
CCDLc_limit = 12234 
rwq = 0 
CCDLc_limit_alone = 10320 
WTRc_limit_alone = 13712 
RTWc_limit_alone = 16721 

Commands details: 
total_CMD = 5545534 
n_nop = 5512125 
Read = 20225 
Write = 0 
L2_Alloc = 0 
L2_WB = 2716 
n_act = 5459 
n_pre = 5443 
n_ref = 7161639439123166001 
n_req = 20904 
total_req = 22941 

Dual Bus Interface Util: 
issued_total_row = 10902 
issued_total_col = 22941 
Row_Bus_Util =  0.001966 
CoL_Bus_Util = 0.004137 
Either_Row_CoL_Bus_Util = 0.006024 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.012991 
queue_avg = 0.220629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.220629
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5545534 n_nop=5512212 n_act=5442 n_pre=5426 n_ref_event=7161639439123166001 n_req=20807 n_rd=20126 n_rd_L2_A=0 n_write=0 n_wr_bk=2724 bw_util=0.01648
n_activity=271189 dram_eff=0.337
bk0: 1257a 5512891i bk1: 1266a 5512129i bk2: 1270a 5508965i bk3: 1264a 5512384i bk4: 1306a 5511223i bk5: 1312a 5509260i bk6: 1322a 5510071i bk7: 1301a 5508078i bk8: 1235a 5511388i bk9: 1263a 5512610i bk10: 1225a 5509035i bk11: 1236a 5511316i bk12: 1209a 5512482i bk13: 1239a 5510637i bk14: 1221a 5511086i bk15: 1200a 5514803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738934
Row_Buffer_Locality_read = 0.751068
Row_Buffer_Locality_write = 0.380323
Bank_Level_Parallism = 2.720284
Bank_Level_Parallism_Col = 2.299103
Bank_Level_Parallism_Ready = 1.587824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016482 
total_CMD = 5545534 
util_bw = 91400 
Wasted_Col = 84120 
Wasted_Row = 40912 
Idle = 5329102 

BW Util Bottlenecks: 
RCDc_limit = 83485 
RCDWRc_limit = 2584 
WTRc_limit = 16591 
RTWc_limit = 17497 
CCDLc_limit = 11901 
rwq = 0 
CCDLc_limit_alone = 9988 
WTRc_limit_alone = 15587 
RTWc_limit_alone = 16588 

Commands details: 
total_CMD = 5545534 
n_nop = 5512212 
Read = 20126 
Write = 0 
L2_Alloc = 0 
L2_WB = 2724 
n_act = 5442 
n_pre = 5426 
n_ref = 7161639439123166001 
n_req = 20807 
total_req = 22850 

Dual Bus Interface Util: 
issued_total_row = 10868 
issued_total_col = 22850 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.004120 
Either_Row_CoL_Bus_Util = 0.006009 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.011884 
queue_avg = 0.210824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.210824
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5545534 n_nop=5512060 n_act=5447 n_pre=5431 n_ref_event=7161639439123166001 n_req=20943 n_rd=20269 n_rd_L2_A=0 n_write=0 n_wr_bk=2696 bw_util=0.01656
n_activity=276036 dram_eff=0.3328
bk0: 1280a 5511962i bk1: 1255a 5513332i bk2: 1274a 5512260i bk3: 1262a 5512594i bk4: 1309a 5511713i bk5: 1336a 5510889i bk6: 1314a 5510303i bk7: 1329a 5509316i bk8: 1262a 5510279i bk9: 1264a 5512281i bk10: 1225a 5509925i bk11: 1245a 5511942i bk12: 1244a 5511924i bk13: 1259a 5509645i bk14: 1205a 5516039i bk15: 1206a 5512423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740391
Row_Buffer_Locality_read = 0.751344
Row_Buffer_Locality_write = 0.410979
Bank_Level_Parallism = 2.650854
Bank_Level_Parallism_Col = 2.299103
Bank_Level_Parallism_Ready = 1.539366
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016565 
total_CMD = 5545534 
util_bw = 91860 
Wasted_Col = 85542 
Wasted_Row = 41691 
Idle = 5326441 

BW Util Bottlenecks: 
RCDc_limit = 83988 
RCDWRc_limit = 2662 
WTRc_limit = 15198 
RTWc_limit = 19024 
CCDLc_limit = 12401 
rwq = 0 
CCDLc_limit_alone = 10539 
WTRc_limit_alone = 14439 
RTWc_limit_alone = 17921 

Commands details: 
total_CMD = 5545534 
n_nop = 5512060 
Read = 20269 
Write = 0 
L2_Alloc = 0 
L2_WB = 2696 
n_act = 5447 
n_pre = 5431 
n_ref = 7161639439123166001 
n_req = 20943 
total_req = 22965 

Dual Bus Interface Util: 
issued_total_row = 10878 
issued_total_col = 22965 
Row_Bus_Util =  0.001962 
CoL_Bus_Util = 0.004141 
Either_Row_CoL_Bus_Util = 0.006036 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.011023 
queue_avg = 0.210926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.210926
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5545534 n_nop=5512144 n_act=5380 n_pre=5364 n_ref_event=7161639439123166001 n_req=20989 n_rd=20307 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.01662
n_activity=276547 dram_eff=0.3332
bk0: 1269a 5515074i bk1: 1257a 5514366i bk2: 1297a 5513048i bk3: 1265a 5513973i bk4: 1320a 5510319i bk5: 1326a 5510002i bk6: 1309a 5512451i bk7: 1298a 5511585i bk8: 1265a 5514850i bk9: 1270a 5513424i bk10: 1249a 5509747i bk11: 1239a 5507485i bk12: 1252a 5512662i bk13: 1243a 5511748i bk14: 1228a 5513031i bk15: 1220a 5512261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744152
Row_Buffer_Locality_read = 0.754617
Row_Buffer_Locality_write = 0.432551
Bank_Level_Parallism = 2.609863
Bank_Level_Parallism_Col = 2.299103
Bank_Level_Parallism_Ready = 1.563702
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016615 
total_CMD = 5545534 
util_bw = 92140 
Wasted_Col = 84850 
Wasted_Row = 41972 
Idle = 5326572 

BW Util Bottlenecks: 
RCDc_limit = 83467 
RCDWRc_limit = 2744 
WTRc_limit = 14442 
RTWc_limit = 17861 
CCDLc_limit = 12274 
rwq = 0 
CCDLc_limit_alone = 10535 
WTRc_limit_alone = 13696 
RTWc_limit_alone = 16868 

Commands details: 
total_CMD = 5545534 
n_nop = 5512144 
Read = 20307 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 5380 
n_pre = 5364 
n_ref = 7161639439123166001 
n_req = 20989 
total_req = 23035 

Dual Bus Interface Util: 
issued_total_row = 10744 
issued_total_col = 23035 
Row_Bus_Util =  0.001937 
CoL_Bus_Util = 0.004154 
Either_Row_CoL_Bus_Util = 0.006021 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.011650 
queue_avg = 0.217727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.217727
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5545534 n_nop=5512301 n_act=5378 n_pre=5362 n_ref_event=7161639439123166001 n_req=20876 n_rd=20212 n_rd_L2_A=0 n_write=0 n_wr_bk=2656 bw_util=0.01649
n_activity=275996 dram_eff=0.3314
bk0: 1246a 5515329i bk1: 1248a 5512630i bk2: 1280a 5511817i bk3: 1283a 5512821i bk4: 1316a 5511963i bk5: 1321a 5510699i bk6: 1313a 5511706i bk7: 1300a 5511891i bk8: 1264a 5513333i bk9: 1264a 5509905i bk10: 1241a 5509506i bk11: 1240a 5509570i bk12: 1243a 5511660i bk13: 1264a 5510159i bk14: 1189a 5513541i bk15: 1200a 5513847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742863
Row_Buffer_Locality_read = 0.752424
Row_Buffer_Locality_write = 0.451807
Bank_Level_Parallism = 2.636437
Bank_Level_Parallism_Col = 2.299103
Bank_Level_Parallism_Ready = 1.568658
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016495 
total_CMD = 5545534 
util_bw = 91472 
Wasted_Col = 85568 
Wasted_Row = 41656 
Idle = 5326838 

BW Util Bottlenecks: 
RCDc_limit = 84406 
RCDWRc_limit = 2362 
WTRc_limit = 15408 
RTWc_limit = 17382 
CCDLc_limit = 11941 
rwq = 0 
CCDLc_limit_alone = 10064 
WTRc_limit_alone = 14544 
RTWc_limit_alone = 16369 

Commands details: 
total_CMD = 5545534 
n_nop = 5512301 
Read = 20212 
Write = 0 
L2_Alloc = 0 
L2_WB = 2656 
n_act = 5378 
n_pre = 5362 
n_ref = 7161639439123166001 
n_req = 20876 
total_req = 22868 

Dual Bus Interface Util: 
issued_total_row = 10740 
issued_total_col = 22868 
Row_Bus_Util =  0.001937 
CoL_Bus_Util = 0.004124 
Either_Row_CoL_Bus_Util = 0.005993 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.011284 
queue_avg = 0.214838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.214838
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5545534 n_nop=5512422 n_act=5316 n_pre=5300 n_ref_event=7161639439123166001 n_req=20861 n_rd=20183 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.01651
n_activity=274244 dram_eff=0.3339
bk0: 1258a 5513149i bk1: 1253a 5513253i bk2: 1281a 5513608i bk3: 1269a 5512463i bk4: 1318a 5512531i bk5: 1339a 5510132i bk6: 1314a 5509080i bk7: 1315a 5508815i bk8: 1255a 5511242i bk9: 1252a 5511470i bk10: 1232a 5509664i bk11: 1239a 5509182i bk12: 1232a 5511546i bk13: 1223a 5513111i bk14: 1207a 5514092i bk15: 1196a 5514070i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745650
Row_Buffer_Locality_read = 0.757122
Row_Buffer_Locality_write = 0.404130
Bank_Level_Parallism = 2.679271
Bank_Level_Parallism_Col = 2.299103
Bank_Level_Parallism_Ready = 1.625269
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016514 
total_CMD = 5545534 
util_bw = 91580 
Wasted_Col = 82789 
Wasted_Row = 42095 
Idle = 5329070 

BW Util Bottlenecks: 
RCDc_limit = 81388 
RCDWRc_limit = 2702 
WTRc_limit = 16449 
RTWc_limit = 16443 
CCDLc_limit = 11842 
rwq = 0 
CCDLc_limit_alone = 9946 
WTRc_limit_alone = 15597 
RTWc_limit_alone = 15399 

Commands details: 
total_CMD = 5545534 
n_nop = 5512422 
Read = 20183 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 5316 
n_pre = 5300 
n_ref = 7161639439123166001 
n_req = 20861 
total_req = 22895 

Dual Bus Interface Util: 
issued_total_row = 10616 
issued_total_col = 22895 
Row_Bus_Util =  0.001914 
CoL_Bus_Util = 0.004129 
Either_Row_CoL_Bus_Util = 0.005971 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.012050 
queue_avg = 0.215038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215038
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5545534 n_nop=5512049 n_act=5452 n_pre=5436 n_ref_event=7161639439123166001 n_req=20913 n_rd=20228 n_rd_L2_A=0 n_write=0 n_wr_bk=2740 bw_util=0.01657
n_activity=275596 dram_eff=0.3334
bk0: 1277a 5513218i bk1: 1279a 5509815i bk2: 1264a 5513147i bk3: 1277a 5510303i bk4: 1322a 5513342i bk5: 1297a 5511822i bk6: 1312a 5510984i bk7: 1332a 5509951i bk8: 1252a 5510623i bk9: 1258a 5510100i bk10: 1253a 5508694i bk11: 1225a 5511741i bk12: 1245a 5511220i bk13: 1233a 5512751i bk14: 1202a 5512698i bk15: 1200a 5513288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.739779
Row_Buffer_Locality_read = 0.751137
Row_Buffer_Locality_write = 0.404380
Bank_Level_Parallism = 2.658767
Bank_Level_Parallism_Col = 2.299103
Bank_Level_Parallism_Ready = 1.587223
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016567 
total_CMD = 5545534 
util_bw = 91872 
Wasted_Col = 85450 
Wasted_Row = 42046 
Idle = 5326166 

BW Util Bottlenecks: 
RCDc_limit = 83874 
RCDWRc_limit = 2710 
WTRc_limit = 15337 
RTWc_limit = 19149 
CCDLc_limit = 12732 
rwq = 0 
CCDLc_limit_alone = 10581 
WTRc_limit_alone = 14314 
RTWc_limit_alone = 18021 

Commands details: 
total_CMD = 5545534 
n_nop = 5512049 
Read = 20228 
Write = 0 
L2_Alloc = 0 
L2_WB = 2740 
n_act = 5452 
n_pre = 5436 
n_ref = 7161639439123166001 
n_req = 20913 
total_req = 22968 

Dual Bus Interface Util: 
issued_total_row = 10888 
issued_total_col = 22968 
Row_Bus_Util =  0.001963 
CoL_Bus_Util = 0.004142 
Either_Row_CoL_Bus_Util = 0.006038 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.011080 
queue_avg = 0.217574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.217574

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15532, Miss = 10219, Miss_rate = 0.658, Pending_hits = 583, Reservation_fails = 141
L2_cache_bank[1]: Access = 14948, Miss = 10180, Miss_rate = 0.681, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 14959, Miss = 10155, Miss_rate = 0.679, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 14961, Miss = 10204, Miss_rate = 0.682, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[4]: Access = 14827, Miss = 10167, Miss_rate = 0.686, Pending_hits = 133, Reservation_fails = 13
L2_cache_bank[5]: Access = 15090, Miss = 10178, Miss_rate = 0.674, Pending_hits = 121, Reservation_fails = 196
L2_cache_bank[6]: Access = 14883, Miss = 10111, Miss_rate = 0.679, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[7]: Access = 14814, Miss = 10133, Miss_rate = 0.684, Pending_hits = 125, Reservation_fails = 37
L2_cache_bank[8]: Access = 15488, Miss = 10151, Miss_rate = 0.655, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[9]: Access = 14946, Miss = 10152, Miss_rate = 0.679, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[10]: Access = 14790, Miss = 10147, Miss_rate = 0.686, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[11]: Access = 14998, Miss = 10175, Miss_rate = 0.678, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[12]: Access = 14763, Miss = 10100, Miss_rate = 0.684, Pending_hits = 126, Reservation_fails = 43
L2_cache_bank[13]: Access = 14799, Miss = 10134, Miss_rate = 0.685, Pending_hits = 118, Reservation_fails = 7
L2_cache_bank[14]: Access = 14909, Miss = 10169, Miss_rate = 0.682, Pending_hits = 132, Reservation_fails = 73
L2_cache_bank[15]: Access = 14977, Miss = 10202, Miss_rate = 0.681, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[16]: Access = 15593, Miss = 10224, Miss_rate = 0.656, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[17]: Access = 15036, Miss = 10175, Miss_rate = 0.677, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[18]: Access = 14907, Miss = 10144, Miss_rate = 0.680, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[19]: Access = 14834, Miss = 10144, Miss_rate = 0.684, Pending_hits = 112, Reservation_fails = 45
L2_cache_bank[20]: Access = 14923, Miss = 10127, Miss_rate = 0.679, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[21]: Access = 14827, Miss = 10123, Miss_rate = 0.683, Pending_hits = 142, Reservation_fails = 60
L2_cache_bank[22]: Access = 15036, Miss = 10173, Miss_rate = 0.677, Pending_hits = 138, Reservation_fails = 282
L2_cache_bank[23]: Access = 15002, Miss = 10141, Miss_rate = 0.676, Pending_hits = 133, Reservation_fails = 104
L2_total_cache_accesses = 359842
L2_total_cache_misses = 243828
L2_total_cache_miss_rate = 0.6776
L2_total_cache_pending_hits = 4457
L2_total_cache_reservation_fails = 1001
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68730
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 174070
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4457
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 302763
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1001
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=359842
icnt_total_pkts_simt_to_mem=359842
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 359842
Req_Network_cycles = 2162450
Req_Network_injected_packets_per_cycle =       0.1664 
Req_Network_conflicts_per_cycle =       0.0272
Req_Network_conflicts_per_cycle_util =       0.5412
Req_Bank_Level_Parallism =       3.3072
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0699
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0071

Reply_Network_injected_packets_num = 359842
Reply_Network_cycles = 2162450
Reply_Network_injected_packets_per_cycle =        0.1664
Reply_Network_conflicts_per_cycle =        0.2307
Reply_Network_conflicts_per_cycle_util =       4.5768
Reply_Bank_Level_Parallism =       3.3013
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0437
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0055
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 29 sec (3149 sec)
gpgpu_simulation_rate = 4405 (inst/sec)
gpgpu_simulation_rate = 686 (cycle/sec)
gpgpu_silicon_slowdown = 1989795x
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 3146701.4500 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 46.459110]
Verifying...
	runtime [serial] = 7.793000 ms.
Total element = 456626, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 3 || elements whose %5 < err <= %10 = 18 || elements whose %10 < err = 1650 || total err Element = 1671
	[max error  0.999966, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
