<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'tempOutVal' is power-on initialization." projectName="Mem" solutionName="solution2" date="2020-04-15T01:31:03.585-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'prevAddr' is power-on initialization." projectName="Mem" solutionName="solution2" date="2020-04-15T01:31:03.561-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'tempOutAddr' is power-on initialization." projectName="Mem" solutionName="solution2" date="2020-04-15T01:31:03.467-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'store' is power-on initialization." projectName="Mem" solutionName="solution2" date="2020-04-15T01:31:03.367-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:&#xA;&#x9;'load' operation ('temp2', Mem/.settings/mem.c:13) on static variable 'store' [23]  (0 ns)&#xA;&#x9;'add' operation ('temp2', Mem/.settings/mem.c:18) [42]  (1.39 ns)&#xA;&#x9;'store' operation ('tempOutVal_write_ln21', Mem/.settings/mem.c:21) of variable 'temp2', Mem/.settings/mem.c:18 on static variable 'tempOutVal' [47]  (1.18 ns)" projectName="Mem" solutionName="solution2" date="2020-04-15T01:31:02.273-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (2.576ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns)." projectName="Mem" solutionName="solution2" date="2020-04-15T01:31:02.247-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names." projectName="Mem" solutionName="solution2" date="2020-04-15T01:31:02.096-0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'saved'." projectName="Mem" solutionName="solution2" date="2020-04-15T01:31:01.846-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="Mem" solutionName="solution2" date="2020-04-15T01:30:51.261-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="Mem" solutionName="solution2" date="2020-04-15T01:30:50.048-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'tempOutVal' is power-on initialization." projectName="Mem" solutionName="solution3" date="2020-04-12T23:25:57.733-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'tempOutAddr' is power-on initialization." projectName="Mem" solutionName="solution3" date="2020-04-12T23:25:57.685-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:&#xA;&#x9;'load' operation ('temp', Mem/.settings/mem.c:8) on array 'saved' [19]  (1.33 ns)&#xA;&#x9;'add' operation ('temp', Mem/.settings/mem.c:12) [31]  (1.39 ns)&#xA;&#x9;'store' operation ('saved_addr_write_ln26', Mem/.settings/mem.c:26) of variable 'temp', Mem/.settings/mem.c:12 on array 'saved' [54]  (1.33 ns)" projectName="Mem" solutionName="solution3" date="2020-04-12T23:25:56.918-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (4.057ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns)." projectName="Mem" solutionName="solution3" date="2020-04-12T23:25:56.833-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'mem' (Function: mem): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between 'store' operation ('saved_addr_write_ln26', Mem/.settings/mem.c:26) of variable 'temp', Mem/.settings/mem.c:12 on array 'saved' and 'load' operation ('temp', Mem/.settings/mem.c:8) on array 'saved'." projectName="Mem" solutionName="solution3" date="2020-04-12T23:25:56.777-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names." projectName="Mem" solutionName="solution3" date="2020-04-12T23:25:56.559-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="Mem" solutionName="solution3" date="2020-04-12T23:25:48.030-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="Mem" solutionName="solution3" date="2020-04-12T23:25:46.742-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'tempOutVal' is power-on initialization." projectName="Mem" solutionName="solution1" date="2020-04-12T22:53:49.852-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'tempOutAddr' is power-on initialization." projectName="Mem" solutionName="solution1" date="2020-04-12T22:53:49.792-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names." projectName="Mem" solutionName="solution1" date="2020-04-12T22:53:48.650-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="Mem" solutionName="solution1" date="2020-04-12T22:53:39.998-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="Mem" solutionName="solution1" date="2020-04-12T22:53:38.557-0700" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 1) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x1 @ &quot;14700&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_2_to[2][6:0] = 0x1 @ &quot;14200&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        838&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xA;# ** Note: $finish    : mem.autotb.v(401)&#xA;#    Time: 148730 ps  Iteration: 1  Instance: /apatb_mem_top&#xA;# End time: 01:32:04 on Apr 15,2020, Elapsed time: 0:00:03&#xA;# Errors: 0, Warnings: 0" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:05.480-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 2) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x1 @ &quot;14700&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_2_to[1][6:0] = 0x1 @ &quot;14500&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        827&#xA;# ////////////////////////////////////////////////////////////////////////////////////" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:05.421-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 3) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x1 @ &quot;14700&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_2_to[0][6:0] = 0x1 @ &quot;14700&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        816&#xA;# ////////////////////////////////////////////////////////////////////////////////////" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:05.404-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 1) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x1 @ &quot;14500&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_2_to[2][6:0] = 0x1 @ &quot;13900&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        838&#xA;# ////////////////////////////////////////////////////////////////////////////////////" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:05.353-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 2) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x1 @ &quot;14500&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_2_to[1][6:0] = 0x1 @ &quot;14200&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        827&#xA;# ////////////////////////////////////////////////////////////////////////////////////" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:05.316-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 3) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x1 @ &quot;14500&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_2_to[0][6:0] = 0x1 @ &quot;14500&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        816&#xA;# ////////////////////////////////////////////////////////////////////////////////////" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:05.300-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 1) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x1 @ &quot;14200&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_2_to[2][6:0] = 0x1 @ &quot;13600&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        838&#xA;# ////////////////////////////////////////////////////////////////////////////////////" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:05.210-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 2) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x1 @ &quot;14200&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_2_to[1][6:0] = 0x1 @ &quot;13900&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        827&#xA;# ////////////////////////////////////////////////////////////////////////////////////" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:05.159-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 3) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x1 @ &quot;14200&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_2_to[0][6:0] = 0x1 @ &quot;14200&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        816&#xA;# ////////////////////////////////////////////////////////////////////////////////////" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:05.127-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 1) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x1 @ &quot;13900&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_2_to[2][6:0] = 0x1 @ &quot;13300&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        838&#xA;# ////////////////////////////////////////////////////////////////////////////////////" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:05.083-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 2) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x1 @ &quot;13900&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_2_to[1][6:0] = 0x1 @ &quot;13600&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        827&#xA;# ////////////////////////////////////////////////////////////////////////////////////" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:05.066-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 3) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x1 @ &quot;13900&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_2_to[0][6:0] = 0x1 @ &quot;13900&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        816&#xA;# ////////////////////////////////////////////////////////////////////////////////////" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:05.056-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 1) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x1 @ &quot;13600&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_4_to[2][6:0] = 0x1 @ &quot;13100&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        946&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xA;# // RTL Simulation : 7 / 7 [100.00%] @ &quot;13800&quot;&#xA;# ////////////////////////////////////////////////////////////////////////////////////" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:05.045-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 2) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x1 @ &quot;13600&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_4_to[1][6:0] = 0x1 @ &quot;13300&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        935&#xA;# ////////////////////////////////////////////////////////////////////////////////////" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:04.949-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 3) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x1 @ &quot;13600&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_4_to[0][6:0] = 0x1 @ &quot;13600&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        924&#xA;# ////////////////////////////////////////////////////////////////////////////////////" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:04.926-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 1) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x2 @ &quot;13100&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_2_to[2][6:0] = 0x2 @ &quot;12500&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        838&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xA;# // RTL Simulation : 5 / 7 [66.67%] @ &quot;13200&quot;&#xA;# // RTL Simulation : 6 / 7 [66.67%] @ &quot;13500&quot;" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:04.861-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 1) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x2 @ &quot;12800&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_4_to[2][6:0] = 0x2 @ &quot;12200&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        946&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xA;# // RTL Simulation : 4 / 7 [66.67%] @ &quot;12900&quot;" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:04.815-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 2) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x2 @ &quot;12800&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_4_to[1][6:0] = 0x2 @ &quot;12500&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        935&#xA;# ////////////////////////////////////////////////////////////////////////////////////" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:04.773-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 1) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x1 @ &quot;12200&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_2_to[2][6:0] = 0x1 @ &quot;11700&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        838&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xA;# // RTL Simulation : 2 / 7 [66.67%] @ &quot;12400&quot;&#xA;# // RTL Simulation : 3 / 7 [66.67%] @ &quot;12600&quot;" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:04.753-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 1) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x1 @ &quot;12000&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_4_to[2][6:0] = 0x1 @ &quot;11400&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        946&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xA;# // RTL Simulation : 1 / 7 [66.67%] @ &quot;12100&quot;" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:04.663-0700" type="Warning"/>
        <logs message="# //Critical WARNING: Due to pragma (Mem/.settings/mem.c:6:1), dependence access (loop distance = 2) is detected in &quot;`AUTOTB_DUT_INST&quot;&#xA;# //                : From memory access &quot;saved_address1&quot; = 0x1 @ &quot;12000&quot;&#xA;# //                : To memory access &quot;saved_address0&quot; = DEP_address_4_to[1][6:0] = 0x1 @ &quot;11700&quot;&#xA;# //If cosim fails, the WARNING should be checked. autotb LINE:        935&#xA;# ////////////////////////////////////////////////////////////////////////////////////" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:04.606-0700" type="Warning"/>
        <logs message="# ** Warning: Copied /DFS-L/DATA/atlas/psundara/xilinx/compiled_libraries/v2019.1/modelsim.ini to modelsim.ini.&#xA;# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018&#xA;# vmap work work &#xA;# Modifying modelsim.ini&#xA;# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018&#xA;# Start time: 01:31:59 on Apr 15,2020&#xA;# vlog -sv -work work glbl.v &#xA;# -- Compiling module glbl&#xA;# &#xA;# Top level modules:&#xA;# &#x9;glbl&#xA;# End time: 01:31:59 on Apr 15,2020, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018&#xA;# Start time: 01:32:00 on Apr 15,2020&#xA;# vlog -sv -work work mem.autotb.v &#xA;# -- Compiling module apatb_mem_top&#xA;# &#xA;# Top level modules:&#xA;# &#x9;apatb_mem_top&#xA;# End time: 01:32:00 on Apr 15,2020, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018&#xA;# Start time: 01:32:00 on Apr 15,2020&#xA;# vlog -sv -work work mem.v &#xA;# -- Compiling module mem&#xA;# &#xA;# Top level modules:&#xA;# &#x9;mem&#xA;# End time: 01:32:00 on Apr 15,2020, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018&#xA;# Start time: 01:32:00 on Apr 15,2020&#xA;# vlog -sv -work work mem_saved.v &#xA;# -- Compiling module mem_saved_ram&#xA;# -- Compiling module mem_saved&#xA;# &#xA;# Top level modules:&#xA;# &#x9;mem_saved&#xA;# End time: 01:32:01 on Apr 15,2020, Elapsed time: 0:00:01&#xA;# Errors: 0, Warnings: 0&#xA;# vsim -debugDB -t 10ps -voptargs=&quot;&quot;+acc&quot;&quot; -L work -L unisims_ver -L xpm apatb_mem_top glbl -suppress 6630 -wlf mem.wlf &#xA;# Start time: 01:32:01 on Apr 15,2020&#xA;# ** Note: (vsim-3812) Design is being optimized...&#xA;# ** Note: (vsim-8611) Generating debug db.&#xA;# ** Note: (vopt-4301) Memory core inferred for signal 'ram' width=8, depth=128, type=RAM at location mem_saved.v:21&#xA;# //  Questa Sim-64&#xA;# //  Version 10.7c linux_x86_64 Aug 17 2018&#xA;# //&#xA;# //  Copyright 1991-2018 Mentor Graphics Corporation&#xA;# //  All Rights Reserved.&#xA;# //&#xA;# //  QuestaSim and its associated documentation contain trade&#xA;# //  secrets and commercial or financial information that are the property of&#xA;# //  Mentor Graphics Corporation and are privileged, confidential,&#xA;# //  and exempt from disclosure under the Freedom of Information Act,&#xA;# //  5 U.S.C. Section 552. Furthermore, this information&#xA;# //  is prohibited from disclosure under the Trade Secrets Act,&#xA;# //  18 U.S.C. Section 1905.&#xA;# //&#xA;# Loading sv_std.std&#xA;# Loading work.apatb_mem_top(fast)&#xA;# Loading work.mem(fast)&#xA;# Loading work.mem_saved(fast)&#xA;# Loading work.mem_saved_ram(fast)&#xA;# Loading work.glbl(fast)&#xA;# ** Note: (vsim-8900) Creating design debug database vsim.dbg.&#xA;# Variable Constant Generic SpecParam Memory Assertion Cover Endpoint ScVariable CellInternal ImmediateAssert VHDLFile&#xA;# 1&#xA;# 1&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xA;# // Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;# // Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;# //&#xA;# // RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xA;# // RTL Simulation : 0 / 7 [0.00%] @ &quot;10700&quot;" projectName="Mem" solutionName="solution2" date="2020-04-15T01:32:04.449-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="Mem" solutionName="solution2" date="2020-04-15T01:31:29.544-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="Mem" solutionName="solution2" date="2020-04-15T01:31:28.277-0700" type="Warning"/>
        <logs message="# ** Warning: Copied /DFS-L/DATA/atlas/psundara/xilinx/compiled_libraries/v2019.1/modelsim.ini to modelsim.ini.&#xA;# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018&#xA;# vmap work work &#xA;# Modifying modelsim.ini&#xA;# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018&#xA;# Start time: 22:54:45 on Apr 12,2020&#xA;# vlog -sv -work work glbl.v &#xA;# -- Compiling module glbl&#xA;# &#xA;# Top level modules:&#xA;# &#x9;glbl&#xA;# End time: 22:54:45 on Apr 12,2020, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018&#xA;# Start time: 22:54:45 on Apr 12,2020&#xA;# vlog -sv -work work mem.autotb.v &#xA;# -- Compiling module apatb_mem_top&#xA;# &#xA;# Top level modules:&#xA;# &#x9;apatb_mem_top&#xA;# End time: 22:54:45 on Apr 12,2020, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018&#xA;# Start time: 22:54:45 on Apr 12,2020&#xA;# vlog -sv -work work mem.v &#xA;# -- Compiling module mem&#xA;# &#xA;# Top level modules:&#xA;# &#x9;mem&#xA;# End time: 22:54:45 on Apr 12,2020, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018&#xA;# Start time: 22:54:45 on Apr 12,2020&#xA;# vlog -sv -work work mem_saved.v &#xA;# -- Compiling module mem_saved_ram&#xA;# -- Compiling module mem_saved&#xA;# &#xA;# Top level modules:&#xA;# &#x9;mem_saved&#xA;# End time: 22:54:46 on Apr 12,2020, Elapsed time: 0:00:01&#xA;# Errors: 0, Warnings: 0&#xA;# vsim -debugDB -t 10ps -voptargs=&quot;&quot;+acc&quot;&quot; -L work -L unisims_ver -L xpm apatb_mem_top glbl -suppress 6630 -wlf mem.wlf &#xA;# Start time: 22:54:46 on Apr 12,2020&#xA;# ** Note: (vsim-3812) Design is being optimized...&#xA;# ** Note: (vsim-8611) Generating debug db.&#xA;# ** Note: (vopt-143) Recognized 1 FSM in module &quot;mem(fast)&quot;.&#xA;# ** Note: (vopt-4301) Memory core inferred for signal 'ram' width=8, depth=128, type=RAM at location mem_saved.v:19&#xA;# //  Questa Sim-64&#xA;# //  Version 10.7c linux_x86_64 Aug 17 2018&#xA;# //&#xA;# //  Copyright 1991-2018 Mentor Graphics Corporation&#xA;# //  All Rights Reserved.&#xA;# //&#xA;# //  QuestaSim and its associated documentation contain trade&#xA;# //  secrets and commercial or financial information that are the property of&#xA;# //  Mentor Graphics Corporation and are privileged, confidential,&#xA;# //  and exempt from disclosure under the Freedom of Information Act,&#xA;# //  5 U.S.C. Section 552. Furthermore, this information&#xA;# //  is prohibited from disclosure under the Trade Secrets Act,&#xA;# //  18 U.S.C. Section 1905.&#xA;# //&#xA;# Loading sv_std.std&#xA;# Loading work.apatb_mem_top(fast)&#xA;# Loading work.mem(fast)&#xA;# Loading work.mem_saved(fast)&#xA;# Loading work.mem_saved_ram(fast)&#xA;# Loading work.glbl(fast)&#xA;# ** Note: (vsim-8900) Creating design debug database vsim.dbg.&#xA;# Variable Constant Generic SpecParam Memory Assertion Cover Endpoint ScVariable CellInternal ImmediateAssert VHDLFile&#xA;# 1&#xA;# 1&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xA;# // Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;# // Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;# //&#xA;# // RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xA;# // RTL Simulation : 0 / 6 [0.00%] @ &quot;12500&quot;&#xA;# // RTL Simulation : 1 / 6 [100.00%] @ &quot;15500&quot;&#xA;# // RTL Simulation : 2 / 6 [100.00%] @ &quot;17500&quot;&#xA;# // RTL Simulation : 3 / 6 [100.00%] @ &quot;19500&quot;&#xA;# // RTL Simulation : 4 / 6 [100.00%] @ &quot;21500&quot;&#xA;# // RTL Simulation : 5 / 6 [100.00%] @ &quot;23500&quot;&#xA;# // RTL Simulation : 6 / 6 [100.00%] @ &quot;25500&quot;&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xA;# ** Note: $finish    : mem.autotb.v(401)&#xA;#    Time: 295 ns  Iteration: 1  Instance: /apatb_mem_top&#xA;# End time: 22:54:48 on Apr 12,2020, Elapsed time: 0:00:02&#xA;# Errors: 0, Warnings: 0" projectName="Mem" solutionName="solution1" date="2020-04-12T22:54:49.207-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="Mem" solutionName="solution1" date="2020-04-12T22:54:16.161-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="Mem" solutionName="solution1" date="2020-04-12T22:54:14.731-0700" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
