// Seed: 2631454091
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  always assume (id_1);
  wire id_4;
  id_5 :
  assert property (@(1 << 1) id_2)
  else;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input wand id_2,
    output supply1 id_3,
    output tri id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply0 id_7,
    input uwire id_8,
    input wand id_9,
    output uwire id_10,
    output tri id_11,
    output tri1 id_12,
    output wand id_13,
    output supply1 id_14
    , id_22,
    input tri0 id_15,
    input tri1 id_16,
    output wor id_17,
    input wand id_18,
    input wire id_19,
    output supply0 id_20
);
  assign id_4 = 1 + id_16 & id_8;
  and (id_10, id_16, id_6, id_9, id_1, id_19, id_2, id_15, id_5, id_8, id_7, id_0, id_18, id_22);
  module_0(
      id_22, id_22
  );
endmodule
