// Seed: 2957571130
`define pp_1 0
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0
    , id_2
);
  type_6(
      1 + id_1, 1
  );
  logic id_3;
  assign id_0 = (1);
  logic id_4;
endmodule
