#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 10 17:12:38 2021
# Process ID: 9932
# Current directory: F:/Xilinx/Project/FFT_OLED/FFT_OLED.runs/synth_1
# Command line: vivado.exe -log oledCtrl_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source oledCtrl_test.tcl
# Log file: F:/Xilinx/Project/FFT_OLED/FFT_OLED.runs/synth_1/oledCtrl_test.vds
# Journal file: F:/Xilinx/Project/FFT_OLED/FFT_OLED.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source oledCtrl_test.tcl -notrace
Command: synth_design -top oledCtrl_test -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10324
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1190.648 ; gain = 63.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'oledCtrl_test' [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/sources_1/imports/new/oledCtrl_test.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/sources_1/imports/new/debouncer.sv:23]
	Parameter MAX_DELAY bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/sources_1/imports/new/debouncer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'oledCtrl' [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/sources_1/imports/new/oledCtrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'SPI_ctrl' [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/sources_1/imports/new/SPI_ctrl.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'SPI_ctrl' (2#1) [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/sources_1/imports/new/SPI_ctrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'delay100ms' [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/sources_1/imports/new/delay100ms.sv:24]
	Parameter DELAY_CNT bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay100ms' (3#1) [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/sources_1/imports/new/delay100ms.sv:24]
INFO: [Synth 8-6157] synthesizing module 'delay1ms' [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/sources_1/imports/new/delay1ms.sv:24]
	Parameter DELAY_CNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay1ms' (4#1) [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/sources_1/imports/new/delay1ms.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/sources_1/imports/new/oledCtrl.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'oledCtrl' (5#1) [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/sources_1/imports/new/oledCtrl.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'oledCtrl_test' (6#1) [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/sources_1/imports/new/oledCtrl_test.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1244.418 ; gain = 117.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1262.355 ; gain = 135.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1262.355 ; gain = 135.641
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1262.355 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/constrs_1/imports/new/oled_constraint.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/constrs_1/imports/new/oled_constraint.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/constrs_1/imports/new/oled_constraint.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/constrs_1/imports/new/oled_constraint.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/constrs_1/imports/new/oled_constraint.xdc:375]
Finished Parsing XDC File [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/constrs_1/imports/new/oled_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Project/FFT_OLED/FFT_OLED.srcs/constrs_1/imports/new/oled_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/oledCtrl_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/oledCtrl_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1382.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1382.395 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1382.395 ; gain = 255.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1382.395 ; gain = 255.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1382.395 ; gain = 255.680
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'oledCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    RISE |                               01 |                               01
                    FALL |                               10 |                               11
                    HOLD |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   FRONT |                               01 |                               01
                   SHIFT |                               10 |                               10
                    BACK |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SPI_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                 0000000000000001 |                            00000
               IDLEDELAY |                 0000000000000010 |                            00001
             PWRONDISOFF |                 0000000000000100 |                            00010
                     RES |                 0000000000001000 |                            00011
                CHGPUMP0 |                 0000000000010000 |                            00100
                CHGPUMP1 |                 0000000000100000 |                            00101
                 PRECHG0 |                 0000000001000000 |                            00110
                 PRECHG1 |                 0000000010000000 |                            00111
                  VBATON |                 0000000100000000 |                            01000
                DISPCON0 |                 0000001000000000 |                            01001
                DISPCON1 |                 0000010000000000 |                            01010
               DISPLAYON |                 0000100000000000 |                            01011
                 SETFULL |                 0001000000000000 |                            01100
                 RUNNING |                 0010000000000000 |                            01101
              DISPLAYOFF |                 0100000000000000 |                            01110
             PWROFFDELAY |                 1000000000000000 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'oledCtrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1382.395 ; gain = 255.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	  16 Input    8 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1382.395 ; gain = 255.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1382.395 ; gain = 255.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1382.395 ; gain = 255.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1382.395 ; gain = 255.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1382.395 ; gain = 255.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1382.395 ; gain = 255.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1382.395 ; gain = 255.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1382.395 ; gain = 255.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1382.395 ; gain = 255.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1382.395 ; gain = 255.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     2|
|4     |LUT2   |    13|
|5     |LUT3   |    12|
|6     |LUT4   |    72|
|7     |LUT5   |     9|
|8     |LUT6   |    35|
|9     |FDCE   |    67|
|10    |FDPE   |     1|
|11    |FDRE   |    21|
|12    |FDSE   |     3|
|13    |IBUF   |     3|
|14    |OBUF   |     6|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1382.395 ; gain = 255.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1382.395 ; gain = 135.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1382.395 ; gain = 255.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1385.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1386.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1386.449 ; gain = 259.734
INFO: [Common 17-1381] The checkpoint 'F:/Xilinx/Project/FFT_OLED/FFT_OLED.runs/synth_1/oledCtrl_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file oledCtrl_test_utilization_synth.rpt -pb oledCtrl_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 10 17:13:22 2021...
