// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module resonator_ddc_ddsddc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        accg,
        centers_address0,
        centers_ce0,
        centers_q0,
        group_r,
        in_r,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [167:0] accg;
output  [7:0] centers_address0;
output   centers_ce0;
input  [255:0] centers_q0;
input  [7:0] group_r;
input  [255:0] in_r;
output  [255:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg centers_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
reg    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage0_11001;
wire   [15:0] trunc_ln674_1_fu_327_p1;
reg   [15:0] trunc_ln674_1_reg_9161;
reg   [15:0] trunc_ln674_1_reg_9161_pp0_iter1_reg;
reg   [15:0] trunc_ln674_1_reg_9161_pp0_iter2_reg;
reg   [15:0] trunc_ln674_1_reg_9161_pp0_iter3_reg;
reg   [15:0] trunc_ln674_1_reg_9161_pp0_iter4_reg;
reg   [15:0] trunc_ln674_1_reg_9161_pp0_iter5_reg;
reg   [15:0] trunc_ln674_1_reg_9161_pp0_iter6_reg;
reg   [15:0] trunc_ln674_1_reg_9161_pp0_iter7_reg;
reg   [15:0] trunc_ln674_1_reg_9161_pp0_iter8_reg;
reg   [15:0] trunc_ln674_1_reg_9161_pp0_iter9_reg;
reg   [15:0] trunc_ln674_1_reg_9161_pp0_iter10_reg;
reg   [15:0] trunc_ln674_1_reg_9161_pp0_iter11_reg;
reg   [15:0] trunc_ln674_1_reg_9161_pp0_iter12_reg;
reg   [15:0] trunc_ln674_1_reg_9161_pp0_iter13_reg;
reg   [15:0] trunc_ln674_1_reg_9161_pp0_iter14_reg;
reg   [15:0] p_Result_8_reg_9166;
reg   [15:0] p_Result_8_reg_9166_pp0_iter1_reg;
reg   [15:0] p_Result_8_reg_9166_pp0_iter2_reg;
reg   [15:0] p_Result_8_reg_9166_pp0_iter3_reg;
reg   [15:0] p_Result_8_reg_9166_pp0_iter4_reg;
reg   [15:0] p_Result_8_reg_9166_pp0_iter5_reg;
reg   [15:0] p_Result_8_reg_9166_pp0_iter6_reg;
reg   [15:0] p_Result_8_reg_9166_pp0_iter7_reg;
reg   [15:0] p_Result_8_reg_9166_pp0_iter8_reg;
reg   [15:0] p_Result_8_reg_9166_pp0_iter9_reg;
reg   [15:0] p_Result_8_reg_9166_pp0_iter10_reg;
reg   [15:0] p_Result_8_reg_9166_pp0_iter11_reg;
reg   [15:0] p_Result_8_reg_9166_pp0_iter12_reg;
reg   [15:0] p_Result_8_reg_9166_pp0_iter13_reg;
reg   [15:0] p_Result_8_reg_9166_pp0_iter14_reg;
reg   [15:0] p_Result_8_reg_9166_pp0_iter15_reg;
reg   [15:0] p_Result_93_1_reg_9171;
reg   [15:0] p_Result_93_1_reg_9171_pp0_iter1_reg;
reg   [15:0] p_Result_93_1_reg_9171_pp0_iter2_reg;
reg   [15:0] p_Result_93_1_reg_9171_pp0_iter3_reg;
reg   [15:0] p_Result_93_1_reg_9171_pp0_iter4_reg;
reg   [15:0] p_Result_93_1_reg_9171_pp0_iter5_reg;
reg   [15:0] p_Result_93_1_reg_9171_pp0_iter6_reg;
reg   [15:0] p_Result_93_1_reg_9171_pp0_iter7_reg;
reg   [15:0] p_Result_93_1_reg_9171_pp0_iter8_reg;
reg   [15:0] p_Result_93_1_reg_9171_pp0_iter9_reg;
reg   [15:0] p_Result_93_1_reg_9171_pp0_iter10_reg;
reg   [15:0] p_Result_93_1_reg_9171_pp0_iter11_reg;
reg   [15:0] p_Result_93_1_reg_9171_pp0_iter12_reg;
reg   [15:0] p_Result_93_1_reg_9171_pp0_iter13_reg;
reg   [15:0] p_Result_93_1_reg_9171_pp0_iter14_reg;
reg   [15:0] p_Result_95_1_reg_9176;
reg   [15:0] p_Result_95_1_reg_9176_pp0_iter1_reg;
reg   [15:0] p_Result_95_1_reg_9176_pp0_iter2_reg;
reg   [15:0] p_Result_95_1_reg_9176_pp0_iter3_reg;
reg   [15:0] p_Result_95_1_reg_9176_pp0_iter4_reg;
reg   [15:0] p_Result_95_1_reg_9176_pp0_iter5_reg;
reg   [15:0] p_Result_95_1_reg_9176_pp0_iter6_reg;
reg   [15:0] p_Result_95_1_reg_9176_pp0_iter7_reg;
reg   [15:0] p_Result_95_1_reg_9176_pp0_iter8_reg;
reg   [15:0] p_Result_95_1_reg_9176_pp0_iter9_reg;
reg   [15:0] p_Result_95_1_reg_9176_pp0_iter10_reg;
reg   [15:0] p_Result_95_1_reg_9176_pp0_iter11_reg;
reg   [15:0] p_Result_95_1_reg_9176_pp0_iter12_reg;
reg   [15:0] p_Result_95_1_reg_9176_pp0_iter13_reg;
reg   [15:0] p_Result_95_1_reg_9176_pp0_iter14_reg;
reg   [15:0] p_Result_95_1_reg_9176_pp0_iter15_reg;
reg   [15:0] p_Result_93_2_reg_9181;
reg   [15:0] p_Result_93_2_reg_9181_pp0_iter1_reg;
reg   [15:0] p_Result_93_2_reg_9181_pp0_iter2_reg;
reg   [15:0] p_Result_93_2_reg_9181_pp0_iter3_reg;
reg   [15:0] p_Result_93_2_reg_9181_pp0_iter4_reg;
reg   [15:0] p_Result_93_2_reg_9181_pp0_iter5_reg;
reg   [15:0] p_Result_93_2_reg_9181_pp0_iter6_reg;
reg   [15:0] p_Result_93_2_reg_9181_pp0_iter7_reg;
reg   [15:0] p_Result_93_2_reg_9181_pp0_iter8_reg;
reg   [15:0] p_Result_93_2_reg_9181_pp0_iter9_reg;
reg   [15:0] p_Result_93_2_reg_9181_pp0_iter10_reg;
reg   [15:0] p_Result_93_2_reg_9181_pp0_iter11_reg;
reg   [15:0] p_Result_93_2_reg_9181_pp0_iter12_reg;
reg   [15:0] p_Result_93_2_reg_9181_pp0_iter13_reg;
reg   [15:0] p_Result_93_2_reg_9181_pp0_iter14_reg;
reg   [15:0] p_Result_95_2_reg_9186;
reg   [15:0] p_Result_95_2_reg_9186_pp0_iter1_reg;
reg   [15:0] p_Result_95_2_reg_9186_pp0_iter2_reg;
reg   [15:0] p_Result_95_2_reg_9186_pp0_iter3_reg;
reg   [15:0] p_Result_95_2_reg_9186_pp0_iter4_reg;
reg   [15:0] p_Result_95_2_reg_9186_pp0_iter5_reg;
reg   [15:0] p_Result_95_2_reg_9186_pp0_iter6_reg;
reg   [15:0] p_Result_95_2_reg_9186_pp0_iter7_reg;
reg   [15:0] p_Result_95_2_reg_9186_pp0_iter8_reg;
reg   [15:0] p_Result_95_2_reg_9186_pp0_iter9_reg;
reg   [15:0] p_Result_95_2_reg_9186_pp0_iter10_reg;
reg   [15:0] p_Result_95_2_reg_9186_pp0_iter11_reg;
reg   [15:0] p_Result_95_2_reg_9186_pp0_iter12_reg;
reg   [15:0] p_Result_95_2_reg_9186_pp0_iter13_reg;
reg   [15:0] p_Result_95_2_reg_9186_pp0_iter14_reg;
reg   [15:0] p_Result_95_2_reg_9186_pp0_iter15_reg;
reg   [15:0] p_Result_93_3_reg_9191;
reg   [15:0] p_Result_93_3_reg_9191_pp0_iter1_reg;
reg   [15:0] p_Result_93_3_reg_9191_pp0_iter2_reg;
reg   [15:0] p_Result_93_3_reg_9191_pp0_iter3_reg;
reg   [15:0] p_Result_93_3_reg_9191_pp0_iter4_reg;
reg   [15:0] p_Result_93_3_reg_9191_pp0_iter5_reg;
reg   [15:0] p_Result_93_3_reg_9191_pp0_iter6_reg;
reg   [15:0] p_Result_93_3_reg_9191_pp0_iter7_reg;
reg   [15:0] p_Result_93_3_reg_9191_pp0_iter8_reg;
reg   [15:0] p_Result_93_3_reg_9191_pp0_iter9_reg;
reg   [15:0] p_Result_93_3_reg_9191_pp0_iter10_reg;
reg   [15:0] p_Result_93_3_reg_9191_pp0_iter11_reg;
reg   [15:0] p_Result_93_3_reg_9191_pp0_iter12_reg;
reg   [15:0] p_Result_93_3_reg_9191_pp0_iter13_reg;
reg   [15:0] p_Result_93_3_reg_9191_pp0_iter14_reg;
reg   [15:0] p_Result_95_3_reg_9196;
reg   [15:0] p_Result_95_3_reg_9196_pp0_iter1_reg;
reg   [15:0] p_Result_95_3_reg_9196_pp0_iter2_reg;
reg   [15:0] p_Result_95_3_reg_9196_pp0_iter3_reg;
reg   [15:0] p_Result_95_3_reg_9196_pp0_iter4_reg;
reg   [15:0] p_Result_95_3_reg_9196_pp0_iter5_reg;
reg   [15:0] p_Result_95_3_reg_9196_pp0_iter6_reg;
reg   [15:0] p_Result_95_3_reg_9196_pp0_iter7_reg;
reg   [15:0] p_Result_95_3_reg_9196_pp0_iter8_reg;
reg   [15:0] p_Result_95_3_reg_9196_pp0_iter9_reg;
reg   [15:0] p_Result_95_3_reg_9196_pp0_iter10_reg;
reg   [15:0] p_Result_95_3_reg_9196_pp0_iter11_reg;
reg   [15:0] p_Result_95_3_reg_9196_pp0_iter12_reg;
reg   [15:0] p_Result_95_3_reg_9196_pp0_iter13_reg;
reg   [15:0] p_Result_95_3_reg_9196_pp0_iter14_reg;
reg   [15:0] p_Result_95_3_reg_9196_pp0_iter15_reg;
reg   [15:0] p_Result_93_4_reg_9201;
reg   [15:0] p_Result_93_4_reg_9201_pp0_iter1_reg;
reg   [15:0] p_Result_93_4_reg_9201_pp0_iter2_reg;
reg   [15:0] p_Result_93_4_reg_9201_pp0_iter3_reg;
reg   [15:0] p_Result_93_4_reg_9201_pp0_iter4_reg;
reg   [15:0] p_Result_93_4_reg_9201_pp0_iter5_reg;
reg   [15:0] p_Result_93_4_reg_9201_pp0_iter6_reg;
reg   [15:0] p_Result_93_4_reg_9201_pp0_iter7_reg;
reg   [15:0] p_Result_93_4_reg_9201_pp0_iter8_reg;
reg   [15:0] p_Result_93_4_reg_9201_pp0_iter9_reg;
reg   [15:0] p_Result_93_4_reg_9201_pp0_iter10_reg;
reg   [15:0] p_Result_93_4_reg_9201_pp0_iter11_reg;
reg   [15:0] p_Result_93_4_reg_9201_pp0_iter12_reg;
reg   [15:0] p_Result_93_4_reg_9201_pp0_iter13_reg;
reg   [15:0] p_Result_93_4_reg_9201_pp0_iter14_reg;
reg   [15:0] p_Result_95_4_reg_9206;
reg   [15:0] p_Result_95_4_reg_9206_pp0_iter1_reg;
reg   [15:0] p_Result_95_4_reg_9206_pp0_iter2_reg;
reg   [15:0] p_Result_95_4_reg_9206_pp0_iter3_reg;
reg   [15:0] p_Result_95_4_reg_9206_pp0_iter4_reg;
reg   [15:0] p_Result_95_4_reg_9206_pp0_iter5_reg;
reg   [15:0] p_Result_95_4_reg_9206_pp0_iter6_reg;
reg   [15:0] p_Result_95_4_reg_9206_pp0_iter7_reg;
reg   [15:0] p_Result_95_4_reg_9206_pp0_iter8_reg;
reg   [15:0] p_Result_95_4_reg_9206_pp0_iter9_reg;
reg   [15:0] p_Result_95_4_reg_9206_pp0_iter10_reg;
reg   [15:0] p_Result_95_4_reg_9206_pp0_iter11_reg;
reg   [15:0] p_Result_95_4_reg_9206_pp0_iter12_reg;
reg   [15:0] p_Result_95_4_reg_9206_pp0_iter13_reg;
reg   [15:0] p_Result_95_4_reg_9206_pp0_iter14_reg;
reg   [15:0] p_Result_95_4_reg_9206_pp0_iter15_reg;
reg   [15:0] p_Result_93_5_reg_9211;
reg   [15:0] p_Result_93_5_reg_9211_pp0_iter1_reg;
reg   [15:0] p_Result_93_5_reg_9211_pp0_iter2_reg;
reg   [15:0] p_Result_93_5_reg_9211_pp0_iter3_reg;
reg   [15:0] p_Result_93_5_reg_9211_pp0_iter4_reg;
reg   [15:0] p_Result_93_5_reg_9211_pp0_iter5_reg;
reg   [15:0] p_Result_93_5_reg_9211_pp0_iter6_reg;
reg   [15:0] p_Result_93_5_reg_9211_pp0_iter7_reg;
reg   [15:0] p_Result_93_5_reg_9211_pp0_iter8_reg;
reg   [15:0] p_Result_93_5_reg_9211_pp0_iter9_reg;
reg   [15:0] p_Result_93_5_reg_9211_pp0_iter10_reg;
reg   [15:0] p_Result_93_5_reg_9211_pp0_iter11_reg;
reg   [15:0] p_Result_93_5_reg_9211_pp0_iter12_reg;
reg   [15:0] p_Result_93_5_reg_9211_pp0_iter13_reg;
reg   [15:0] p_Result_93_5_reg_9211_pp0_iter14_reg;
reg   [15:0] p_Result_95_5_reg_9216;
reg   [15:0] p_Result_95_5_reg_9216_pp0_iter1_reg;
reg   [15:0] p_Result_95_5_reg_9216_pp0_iter2_reg;
reg   [15:0] p_Result_95_5_reg_9216_pp0_iter3_reg;
reg   [15:0] p_Result_95_5_reg_9216_pp0_iter4_reg;
reg   [15:0] p_Result_95_5_reg_9216_pp0_iter5_reg;
reg   [15:0] p_Result_95_5_reg_9216_pp0_iter6_reg;
reg   [15:0] p_Result_95_5_reg_9216_pp0_iter7_reg;
reg   [15:0] p_Result_95_5_reg_9216_pp0_iter8_reg;
reg   [15:0] p_Result_95_5_reg_9216_pp0_iter9_reg;
reg   [15:0] p_Result_95_5_reg_9216_pp0_iter10_reg;
reg   [15:0] p_Result_95_5_reg_9216_pp0_iter11_reg;
reg   [15:0] p_Result_95_5_reg_9216_pp0_iter12_reg;
reg   [15:0] p_Result_95_5_reg_9216_pp0_iter13_reg;
reg   [15:0] p_Result_95_5_reg_9216_pp0_iter14_reg;
reg   [15:0] p_Result_95_5_reg_9216_pp0_iter15_reg;
reg   [15:0] p_Result_93_6_reg_9221;
reg   [15:0] p_Result_93_6_reg_9221_pp0_iter1_reg;
reg   [15:0] p_Result_93_6_reg_9221_pp0_iter2_reg;
reg   [15:0] p_Result_93_6_reg_9221_pp0_iter3_reg;
reg   [15:0] p_Result_93_6_reg_9221_pp0_iter4_reg;
reg   [15:0] p_Result_93_6_reg_9221_pp0_iter5_reg;
reg   [15:0] p_Result_93_6_reg_9221_pp0_iter6_reg;
reg   [15:0] p_Result_93_6_reg_9221_pp0_iter7_reg;
reg   [15:0] p_Result_93_6_reg_9221_pp0_iter8_reg;
reg   [15:0] p_Result_93_6_reg_9221_pp0_iter9_reg;
reg   [15:0] p_Result_93_6_reg_9221_pp0_iter10_reg;
reg   [15:0] p_Result_93_6_reg_9221_pp0_iter11_reg;
reg   [15:0] p_Result_93_6_reg_9221_pp0_iter12_reg;
reg   [15:0] p_Result_93_6_reg_9221_pp0_iter13_reg;
reg   [15:0] p_Result_93_6_reg_9221_pp0_iter14_reg;
reg   [15:0] p_Result_95_6_reg_9226;
reg   [15:0] p_Result_95_6_reg_9226_pp0_iter1_reg;
reg   [15:0] p_Result_95_6_reg_9226_pp0_iter2_reg;
reg   [15:0] p_Result_95_6_reg_9226_pp0_iter3_reg;
reg   [15:0] p_Result_95_6_reg_9226_pp0_iter4_reg;
reg   [15:0] p_Result_95_6_reg_9226_pp0_iter5_reg;
reg   [15:0] p_Result_95_6_reg_9226_pp0_iter6_reg;
reg   [15:0] p_Result_95_6_reg_9226_pp0_iter7_reg;
reg   [15:0] p_Result_95_6_reg_9226_pp0_iter8_reg;
reg   [15:0] p_Result_95_6_reg_9226_pp0_iter9_reg;
reg   [15:0] p_Result_95_6_reg_9226_pp0_iter10_reg;
reg   [15:0] p_Result_95_6_reg_9226_pp0_iter11_reg;
reg   [15:0] p_Result_95_6_reg_9226_pp0_iter12_reg;
reg   [15:0] p_Result_95_6_reg_9226_pp0_iter13_reg;
reg   [15:0] p_Result_95_6_reg_9226_pp0_iter14_reg;
reg   [15:0] p_Result_95_6_reg_9226_pp0_iter15_reg;
reg   [15:0] p_Result_93_7_reg_9231;
reg   [15:0] p_Result_93_7_reg_9231_pp0_iter1_reg;
reg   [15:0] p_Result_93_7_reg_9231_pp0_iter2_reg;
reg   [15:0] p_Result_93_7_reg_9231_pp0_iter3_reg;
reg   [15:0] p_Result_93_7_reg_9231_pp0_iter4_reg;
reg   [15:0] p_Result_93_7_reg_9231_pp0_iter5_reg;
reg   [15:0] p_Result_93_7_reg_9231_pp0_iter6_reg;
reg   [15:0] p_Result_93_7_reg_9231_pp0_iter7_reg;
reg   [15:0] p_Result_93_7_reg_9231_pp0_iter8_reg;
reg   [15:0] p_Result_93_7_reg_9231_pp0_iter9_reg;
reg   [15:0] p_Result_93_7_reg_9231_pp0_iter10_reg;
reg   [15:0] p_Result_93_7_reg_9231_pp0_iter11_reg;
reg   [15:0] p_Result_93_7_reg_9231_pp0_iter12_reg;
reg   [15:0] p_Result_93_7_reg_9231_pp0_iter13_reg;
reg   [15:0] p_Result_93_7_reg_9231_pp0_iter14_reg;
reg   [15:0] p_Result_95_7_reg_9236;
reg   [15:0] p_Result_95_7_reg_9236_pp0_iter1_reg;
reg   [15:0] p_Result_95_7_reg_9236_pp0_iter2_reg;
reg   [15:0] p_Result_95_7_reg_9236_pp0_iter3_reg;
reg   [15:0] p_Result_95_7_reg_9236_pp0_iter4_reg;
reg   [15:0] p_Result_95_7_reg_9236_pp0_iter5_reg;
reg   [15:0] p_Result_95_7_reg_9236_pp0_iter6_reg;
reg   [15:0] p_Result_95_7_reg_9236_pp0_iter7_reg;
reg   [15:0] p_Result_95_7_reg_9236_pp0_iter8_reg;
reg   [15:0] p_Result_95_7_reg_9236_pp0_iter9_reg;
reg   [15:0] p_Result_95_7_reg_9236_pp0_iter10_reg;
reg   [15:0] p_Result_95_7_reg_9236_pp0_iter11_reg;
reg   [15:0] p_Result_95_7_reg_9236_pp0_iter12_reg;
reg   [15:0] p_Result_95_7_reg_9236_pp0_iter13_reg;
reg   [15:0] p_Result_95_7_reg_9236_pp0_iter14_reg;
reg   [15:0] p_Result_95_7_reg_9236_pp0_iter15_reg;
wire   [15:0] trunc_ln737_fu_558_p1;
reg   [15:0] trunc_ln737_reg_9241;
reg   [15:0] trunc_ln737_reg_9241_pp0_iter2_reg;
reg   [15:0] trunc_ln737_reg_9241_pp0_iter3_reg;
reg   [15:0] trunc_ln737_reg_9241_pp0_iter4_reg;
reg   [15:0] trunc_ln737_reg_9241_pp0_iter5_reg;
reg   [15:0] trunc_ln737_reg_9241_pp0_iter6_reg;
reg   [15:0] trunc_ln737_reg_9241_pp0_iter7_reg;
reg   [15:0] trunc_ln737_reg_9241_pp0_iter8_reg;
reg   [15:0] trunc_ln737_reg_9241_pp0_iter9_reg;
reg   [15:0] trunc_ln737_reg_9241_pp0_iter10_reg;
reg   [15:0] trunc_ln737_reg_9241_pp0_iter11_reg;
reg   [15:0] trunc_ln737_reg_9241_pp0_iter12_reg;
reg   [15:0] trunc_ln737_reg_9241_pp0_iter13_reg;
reg   [15:0] trunc_ln737_reg_9241_pp0_iter14_reg;
reg   [15:0] trunc_ln737_reg_9241_pp0_iter15_reg;
reg   [15:0] trunc_ln737_reg_9241_pp0_iter16_reg;
reg   [15:0] trunc_ln737_reg_9241_pp0_iter17_reg;
reg   [15:0] trunc_ln737_reg_9241_pp0_iter18_reg;
reg   [15:0] trunc_ln737_reg_9241_pp0_iter19_reg;
reg   [15:0] tmp_s_reg_9246;
reg   [15:0] tmp_s_reg_9246_pp0_iter2_reg;
reg   [15:0] tmp_s_reg_9246_pp0_iter3_reg;
reg   [15:0] tmp_s_reg_9246_pp0_iter4_reg;
reg   [15:0] tmp_s_reg_9246_pp0_iter5_reg;
reg   [15:0] tmp_s_reg_9246_pp0_iter6_reg;
reg   [15:0] tmp_s_reg_9246_pp0_iter7_reg;
reg   [15:0] tmp_s_reg_9246_pp0_iter8_reg;
reg   [15:0] tmp_s_reg_9246_pp0_iter9_reg;
reg   [15:0] tmp_s_reg_9246_pp0_iter10_reg;
reg   [15:0] tmp_s_reg_9246_pp0_iter11_reg;
reg   [15:0] tmp_s_reg_9246_pp0_iter12_reg;
reg   [15:0] tmp_s_reg_9246_pp0_iter13_reg;
reg   [15:0] tmp_s_reg_9246_pp0_iter14_reg;
reg   [15:0] tmp_s_reg_9246_pp0_iter15_reg;
reg   [15:0] tmp_s_reg_9246_pp0_iter16_reg;
reg   [15:0] tmp_s_reg_9246_pp0_iter17_reg;
reg   [15:0] tmp_s_reg_9246_pp0_iter18_reg;
reg   [15:0] tmp_s_reg_9246_pp0_iter19_reg;
reg   [15:0] tmp_2_reg_9251;
reg   [15:0] tmp_2_reg_9251_pp0_iter2_reg;
reg   [15:0] tmp_2_reg_9251_pp0_iter3_reg;
reg   [15:0] tmp_2_reg_9251_pp0_iter4_reg;
reg   [15:0] tmp_2_reg_9251_pp0_iter5_reg;
reg   [15:0] tmp_2_reg_9251_pp0_iter6_reg;
reg   [15:0] tmp_2_reg_9251_pp0_iter7_reg;
reg   [15:0] tmp_2_reg_9251_pp0_iter8_reg;
reg   [15:0] tmp_2_reg_9251_pp0_iter9_reg;
reg   [15:0] tmp_2_reg_9251_pp0_iter10_reg;
reg   [15:0] tmp_2_reg_9251_pp0_iter11_reg;
reg   [15:0] tmp_2_reg_9251_pp0_iter12_reg;
reg   [15:0] tmp_2_reg_9251_pp0_iter13_reg;
reg   [15:0] tmp_2_reg_9251_pp0_iter14_reg;
reg   [15:0] tmp_2_reg_9251_pp0_iter15_reg;
reg   [15:0] tmp_2_reg_9251_pp0_iter16_reg;
reg   [15:0] tmp_2_reg_9251_pp0_iter17_reg;
reg   [15:0] tmp_2_reg_9251_pp0_iter18_reg;
reg   [15:0] tmp_2_reg_9251_pp0_iter19_reg;
reg   [15:0] tmp_10_reg_9256;
reg   [15:0] tmp_10_reg_9256_pp0_iter2_reg;
reg   [15:0] tmp_10_reg_9256_pp0_iter3_reg;
reg   [15:0] tmp_10_reg_9256_pp0_iter4_reg;
reg   [15:0] tmp_10_reg_9256_pp0_iter5_reg;
reg   [15:0] tmp_10_reg_9256_pp0_iter6_reg;
reg   [15:0] tmp_10_reg_9256_pp0_iter7_reg;
reg   [15:0] tmp_10_reg_9256_pp0_iter8_reg;
reg   [15:0] tmp_10_reg_9256_pp0_iter9_reg;
reg   [15:0] tmp_10_reg_9256_pp0_iter10_reg;
reg   [15:0] tmp_10_reg_9256_pp0_iter11_reg;
reg   [15:0] tmp_10_reg_9256_pp0_iter12_reg;
reg   [15:0] tmp_10_reg_9256_pp0_iter13_reg;
reg   [15:0] tmp_10_reg_9256_pp0_iter14_reg;
reg   [15:0] tmp_10_reg_9256_pp0_iter15_reg;
reg   [15:0] tmp_10_reg_9256_pp0_iter16_reg;
reg   [15:0] tmp_10_reg_9256_pp0_iter17_reg;
reg   [15:0] tmp_10_reg_9256_pp0_iter18_reg;
reg   [15:0] tmp_10_reg_9256_pp0_iter19_reg;
reg   [15:0] tmp_80_reg_9261;
reg   [15:0] tmp_80_reg_9261_pp0_iter2_reg;
reg   [15:0] tmp_80_reg_9261_pp0_iter3_reg;
reg   [15:0] tmp_80_reg_9261_pp0_iter4_reg;
reg   [15:0] tmp_80_reg_9261_pp0_iter5_reg;
reg   [15:0] tmp_80_reg_9261_pp0_iter6_reg;
reg   [15:0] tmp_80_reg_9261_pp0_iter7_reg;
reg   [15:0] tmp_80_reg_9261_pp0_iter8_reg;
reg   [15:0] tmp_80_reg_9261_pp0_iter9_reg;
reg   [15:0] tmp_80_reg_9261_pp0_iter10_reg;
reg   [15:0] tmp_80_reg_9261_pp0_iter11_reg;
reg   [15:0] tmp_80_reg_9261_pp0_iter12_reg;
reg   [15:0] tmp_80_reg_9261_pp0_iter13_reg;
reg   [15:0] tmp_80_reg_9261_pp0_iter14_reg;
reg   [15:0] tmp_80_reg_9261_pp0_iter15_reg;
reg   [15:0] tmp_80_reg_9261_pp0_iter16_reg;
reg   [15:0] tmp_80_reg_9261_pp0_iter17_reg;
reg   [15:0] tmp_80_reg_9261_pp0_iter18_reg;
reg   [15:0] tmp_80_reg_9261_pp0_iter19_reg;
reg   [15:0] tmp_81_reg_9266;
reg   [15:0] tmp_81_reg_9266_pp0_iter2_reg;
reg   [15:0] tmp_81_reg_9266_pp0_iter3_reg;
reg   [15:0] tmp_81_reg_9266_pp0_iter4_reg;
reg   [15:0] tmp_81_reg_9266_pp0_iter5_reg;
reg   [15:0] tmp_81_reg_9266_pp0_iter6_reg;
reg   [15:0] tmp_81_reg_9266_pp0_iter7_reg;
reg   [15:0] tmp_81_reg_9266_pp0_iter8_reg;
reg   [15:0] tmp_81_reg_9266_pp0_iter9_reg;
reg   [15:0] tmp_81_reg_9266_pp0_iter10_reg;
reg   [15:0] tmp_81_reg_9266_pp0_iter11_reg;
reg   [15:0] tmp_81_reg_9266_pp0_iter12_reg;
reg   [15:0] tmp_81_reg_9266_pp0_iter13_reg;
reg   [15:0] tmp_81_reg_9266_pp0_iter14_reg;
reg   [15:0] tmp_81_reg_9266_pp0_iter15_reg;
reg   [15:0] tmp_81_reg_9266_pp0_iter16_reg;
reg   [15:0] tmp_81_reg_9266_pp0_iter17_reg;
reg   [15:0] tmp_81_reg_9266_pp0_iter18_reg;
reg   [15:0] tmp_81_reg_9266_pp0_iter19_reg;
reg   [15:0] tmp_84_reg_9271;
reg   [15:0] tmp_84_reg_9271_pp0_iter2_reg;
reg   [15:0] tmp_84_reg_9271_pp0_iter3_reg;
reg   [15:0] tmp_84_reg_9271_pp0_iter4_reg;
reg   [15:0] tmp_84_reg_9271_pp0_iter5_reg;
reg   [15:0] tmp_84_reg_9271_pp0_iter6_reg;
reg   [15:0] tmp_84_reg_9271_pp0_iter7_reg;
reg   [15:0] tmp_84_reg_9271_pp0_iter8_reg;
reg   [15:0] tmp_84_reg_9271_pp0_iter9_reg;
reg   [15:0] tmp_84_reg_9271_pp0_iter10_reg;
reg   [15:0] tmp_84_reg_9271_pp0_iter11_reg;
reg   [15:0] tmp_84_reg_9271_pp0_iter12_reg;
reg   [15:0] tmp_84_reg_9271_pp0_iter13_reg;
reg   [15:0] tmp_84_reg_9271_pp0_iter14_reg;
reg   [15:0] tmp_84_reg_9271_pp0_iter15_reg;
reg   [15:0] tmp_84_reg_9271_pp0_iter16_reg;
reg   [15:0] tmp_84_reg_9271_pp0_iter17_reg;
reg   [15:0] tmp_84_reg_9271_pp0_iter18_reg;
reg   [15:0] tmp_84_reg_9271_pp0_iter19_reg;
reg   [15:0] tmp_85_reg_9276;
reg   [15:0] tmp_85_reg_9276_pp0_iter2_reg;
reg   [15:0] tmp_85_reg_9276_pp0_iter3_reg;
reg   [15:0] tmp_85_reg_9276_pp0_iter4_reg;
reg   [15:0] tmp_85_reg_9276_pp0_iter5_reg;
reg   [15:0] tmp_85_reg_9276_pp0_iter6_reg;
reg   [15:0] tmp_85_reg_9276_pp0_iter7_reg;
reg   [15:0] tmp_85_reg_9276_pp0_iter8_reg;
reg   [15:0] tmp_85_reg_9276_pp0_iter9_reg;
reg   [15:0] tmp_85_reg_9276_pp0_iter10_reg;
reg   [15:0] tmp_85_reg_9276_pp0_iter11_reg;
reg   [15:0] tmp_85_reg_9276_pp0_iter12_reg;
reg   [15:0] tmp_85_reg_9276_pp0_iter13_reg;
reg   [15:0] tmp_85_reg_9276_pp0_iter14_reg;
reg   [15:0] tmp_85_reg_9276_pp0_iter15_reg;
reg   [15:0] tmp_85_reg_9276_pp0_iter16_reg;
reg   [15:0] tmp_85_reg_9276_pp0_iter17_reg;
reg   [15:0] tmp_85_reg_9276_pp0_iter18_reg;
reg   [15:0] tmp_85_reg_9276_pp0_iter19_reg;
reg   [15:0] tmp_88_reg_9281;
reg   [15:0] tmp_88_reg_9281_pp0_iter2_reg;
reg   [15:0] tmp_88_reg_9281_pp0_iter3_reg;
reg   [15:0] tmp_88_reg_9281_pp0_iter4_reg;
reg   [15:0] tmp_88_reg_9281_pp0_iter5_reg;
reg   [15:0] tmp_88_reg_9281_pp0_iter6_reg;
reg   [15:0] tmp_88_reg_9281_pp0_iter7_reg;
reg   [15:0] tmp_88_reg_9281_pp0_iter8_reg;
reg   [15:0] tmp_88_reg_9281_pp0_iter9_reg;
reg   [15:0] tmp_88_reg_9281_pp0_iter10_reg;
reg   [15:0] tmp_88_reg_9281_pp0_iter11_reg;
reg   [15:0] tmp_88_reg_9281_pp0_iter12_reg;
reg   [15:0] tmp_88_reg_9281_pp0_iter13_reg;
reg   [15:0] tmp_88_reg_9281_pp0_iter14_reg;
reg   [15:0] tmp_88_reg_9281_pp0_iter15_reg;
reg   [15:0] tmp_88_reg_9281_pp0_iter16_reg;
reg   [15:0] tmp_88_reg_9281_pp0_iter17_reg;
reg   [15:0] tmp_88_reg_9281_pp0_iter18_reg;
reg   [15:0] tmp_88_reg_9281_pp0_iter19_reg;
reg   [15:0] tmp_89_reg_9286;
reg   [15:0] tmp_89_reg_9286_pp0_iter2_reg;
reg   [15:0] tmp_89_reg_9286_pp0_iter3_reg;
reg   [15:0] tmp_89_reg_9286_pp0_iter4_reg;
reg   [15:0] tmp_89_reg_9286_pp0_iter5_reg;
reg   [15:0] tmp_89_reg_9286_pp0_iter6_reg;
reg   [15:0] tmp_89_reg_9286_pp0_iter7_reg;
reg   [15:0] tmp_89_reg_9286_pp0_iter8_reg;
reg   [15:0] tmp_89_reg_9286_pp0_iter9_reg;
reg   [15:0] tmp_89_reg_9286_pp0_iter10_reg;
reg   [15:0] tmp_89_reg_9286_pp0_iter11_reg;
reg   [15:0] tmp_89_reg_9286_pp0_iter12_reg;
reg   [15:0] tmp_89_reg_9286_pp0_iter13_reg;
reg   [15:0] tmp_89_reg_9286_pp0_iter14_reg;
reg   [15:0] tmp_89_reg_9286_pp0_iter15_reg;
reg   [15:0] tmp_89_reg_9286_pp0_iter16_reg;
reg   [15:0] tmp_89_reg_9286_pp0_iter17_reg;
reg   [15:0] tmp_89_reg_9286_pp0_iter18_reg;
reg   [15:0] tmp_89_reg_9286_pp0_iter19_reg;
reg   [15:0] tmp_92_reg_9291;
reg   [15:0] tmp_92_reg_9291_pp0_iter2_reg;
reg   [15:0] tmp_92_reg_9291_pp0_iter3_reg;
reg   [15:0] tmp_92_reg_9291_pp0_iter4_reg;
reg   [15:0] tmp_92_reg_9291_pp0_iter5_reg;
reg   [15:0] tmp_92_reg_9291_pp0_iter6_reg;
reg   [15:0] tmp_92_reg_9291_pp0_iter7_reg;
reg   [15:0] tmp_92_reg_9291_pp0_iter8_reg;
reg   [15:0] tmp_92_reg_9291_pp0_iter9_reg;
reg   [15:0] tmp_92_reg_9291_pp0_iter10_reg;
reg   [15:0] tmp_92_reg_9291_pp0_iter11_reg;
reg   [15:0] tmp_92_reg_9291_pp0_iter12_reg;
reg   [15:0] tmp_92_reg_9291_pp0_iter13_reg;
reg   [15:0] tmp_92_reg_9291_pp0_iter14_reg;
reg   [15:0] tmp_92_reg_9291_pp0_iter15_reg;
reg   [15:0] tmp_92_reg_9291_pp0_iter16_reg;
reg   [15:0] tmp_92_reg_9291_pp0_iter17_reg;
reg   [15:0] tmp_92_reg_9291_pp0_iter18_reg;
reg   [15:0] tmp_92_reg_9291_pp0_iter19_reg;
reg   [15:0] tmp_93_reg_9296;
reg   [15:0] tmp_93_reg_9296_pp0_iter2_reg;
reg   [15:0] tmp_93_reg_9296_pp0_iter3_reg;
reg   [15:0] tmp_93_reg_9296_pp0_iter4_reg;
reg   [15:0] tmp_93_reg_9296_pp0_iter5_reg;
reg   [15:0] tmp_93_reg_9296_pp0_iter6_reg;
reg   [15:0] tmp_93_reg_9296_pp0_iter7_reg;
reg   [15:0] tmp_93_reg_9296_pp0_iter8_reg;
reg   [15:0] tmp_93_reg_9296_pp0_iter9_reg;
reg   [15:0] tmp_93_reg_9296_pp0_iter10_reg;
reg   [15:0] tmp_93_reg_9296_pp0_iter11_reg;
reg   [15:0] tmp_93_reg_9296_pp0_iter12_reg;
reg   [15:0] tmp_93_reg_9296_pp0_iter13_reg;
reg   [15:0] tmp_93_reg_9296_pp0_iter14_reg;
reg   [15:0] tmp_93_reg_9296_pp0_iter15_reg;
reg   [15:0] tmp_93_reg_9296_pp0_iter16_reg;
reg   [15:0] tmp_93_reg_9296_pp0_iter17_reg;
reg   [15:0] tmp_93_reg_9296_pp0_iter18_reg;
reg   [15:0] tmp_93_reg_9296_pp0_iter19_reg;
reg   [15:0] tmp_96_reg_9301;
reg   [15:0] tmp_96_reg_9301_pp0_iter2_reg;
reg   [15:0] tmp_96_reg_9301_pp0_iter3_reg;
reg   [15:0] tmp_96_reg_9301_pp0_iter4_reg;
reg   [15:0] tmp_96_reg_9301_pp0_iter5_reg;
reg   [15:0] tmp_96_reg_9301_pp0_iter6_reg;
reg   [15:0] tmp_96_reg_9301_pp0_iter7_reg;
reg   [15:0] tmp_96_reg_9301_pp0_iter8_reg;
reg   [15:0] tmp_96_reg_9301_pp0_iter9_reg;
reg   [15:0] tmp_96_reg_9301_pp0_iter10_reg;
reg   [15:0] tmp_96_reg_9301_pp0_iter11_reg;
reg   [15:0] tmp_96_reg_9301_pp0_iter12_reg;
reg   [15:0] tmp_96_reg_9301_pp0_iter13_reg;
reg   [15:0] tmp_96_reg_9301_pp0_iter14_reg;
reg   [15:0] tmp_96_reg_9301_pp0_iter15_reg;
reg   [15:0] tmp_96_reg_9301_pp0_iter16_reg;
reg   [15:0] tmp_96_reg_9301_pp0_iter17_reg;
reg   [15:0] tmp_96_reg_9301_pp0_iter18_reg;
reg   [15:0] tmp_96_reg_9301_pp0_iter19_reg;
reg   [15:0] tmp_97_reg_9306;
reg   [15:0] tmp_97_reg_9306_pp0_iter2_reg;
reg   [15:0] tmp_97_reg_9306_pp0_iter3_reg;
reg   [15:0] tmp_97_reg_9306_pp0_iter4_reg;
reg   [15:0] tmp_97_reg_9306_pp0_iter5_reg;
reg   [15:0] tmp_97_reg_9306_pp0_iter6_reg;
reg   [15:0] tmp_97_reg_9306_pp0_iter7_reg;
reg   [15:0] tmp_97_reg_9306_pp0_iter8_reg;
reg   [15:0] tmp_97_reg_9306_pp0_iter9_reg;
reg   [15:0] tmp_97_reg_9306_pp0_iter10_reg;
reg   [15:0] tmp_97_reg_9306_pp0_iter11_reg;
reg   [15:0] tmp_97_reg_9306_pp0_iter12_reg;
reg   [15:0] tmp_97_reg_9306_pp0_iter13_reg;
reg   [15:0] tmp_97_reg_9306_pp0_iter14_reg;
reg   [15:0] tmp_97_reg_9306_pp0_iter15_reg;
reg   [15:0] tmp_97_reg_9306_pp0_iter16_reg;
reg   [15:0] tmp_97_reg_9306_pp0_iter17_reg;
reg   [15:0] tmp_97_reg_9306_pp0_iter18_reg;
reg   [15:0] tmp_97_reg_9306_pp0_iter19_reg;
reg   [15:0] tmp_100_reg_9311;
reg   [15:0] tmp_100_reg_9311_pp0_iter2_reg;
reg   [15:0] tmp_100_reg_9311_pp0_iter3_reg;
reg   [15:0] tmp_100_reg_9311_pp0_iter4_reg;
reg   [15:0] tmp_100_reg_9311_pp0_iter5_reg;
reg   [15:0] tmp_100_reg_9311_pp0_iter6_reg;
reg   [15:0] tmp_100_reg_9311_pp0_iter7_reg;
reg   [15:0] tmp_100_reg_9311_pp0_iter8_reg;
reg   [15:0] tmp_100_reg_9311_pp0_iter9_reg;
reg   [15:0] tmp_100_reg_9311_pp0_iter10_reg;
reg   [15:0] tmp_100_reg_9311_pp0_iter11_reg;
reg   [15:0] tmp_100_reg_9311_pp0_iter12_reg;
reg   [15:0] tmp_100_reg_9311_pp0_iter13_reg;
reg   [15:0] tmp_100_reg_9311_pp0_iter14_reg;
reg   [15:0] tmp_100_reg_9311_pp0_iter15_reg;
reg   [15:0] tmp_100_reg_9311_pp0_iter16_reg;
reg   [15:0] tmp_100_reg_9311_pp0_iter17_reg;
reg   [15:0] tmp_100_reg_9311_pp0_iter18_reg;
reg   [15:0] tmp_100_reg_9311_pp0_iter19_reg;
reg   [15:0] tmp_101_reg_9316;
reg   [15:0] tmp_101_reg_9316_pp0_iter2_reg;
reg   [15:0] tmp_101_reg_9316_pp0_iter3_reg;
reg   [15:0] tmp_101_reg_9316_pp0_iter4_reg;
reg   [15:0] tmp_101_reg_9316_pp0_iter5_reg;
reg   [15:0] tmp_101_reg_9316_pp0_iter6_reg;
reg   [15:0] tmp_101_reg_9316_pp0_iter7_reg;
reg   [15:0] tmp_101_reg_9316_pp0_iter8_reg;
reg   [15:0] tmp_101_reg_9316_pp0_iter9_reg;
reg   [15:0] tmp_101_reg_9316_pp0_iter10_reg;
reg   [15:0] tmp_101_reg_9316_pp0_iter11_reg;
reg   [15:0] tmp_101_reg_9316_pp0_iter12_reg;
reg   [15:0] tmp_101_reg_9316_pp0_iter13_reg;
reg   [15:0] tmp_101_reg_9316_pp0_iter14_reg;
reg   [15:0] tmp_101_reg_9316_pp0_iter15_reg;
reg   [15:0] tmp_101_reg_9316_pp0_iter16_reg;
reg   [15:0] tmp_101_reg_9316_pp0_iter17_reg;
reg   [15:0] tmp_101_reg_9316_pp0_iter18_reg;
reg   [15:0] tmp_101_reg_9316_pp0_iter19_reg;
wire  signed [17:0] trunc_ln95_fu_712_p1;
reg  signed [17:0] trunc_ln95_reg_9321;
reg  signed [17:0] trunc_ln95_reg_9321_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_reg_9321_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_1_reg_9327;
reg  signed [17:0] trunc_ln95_1_reg_9327_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_1_reg_9327_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_1_reg_9327_pp0_iter9_reg;
reg  signed [17:0] trunc_ln95_1_reg_9327_pp0_iter10_reg;
reg   [15:0] tmp_reg_9333;
wire  signed [17:0] trunc_ln95_2_fu_736_p1;
reg  signed [17:0] trunc_ln95_2_reg_9338;
reg  signed [17:0] trunc_ln95_2_reg_9338_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_2_reg_9338_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_4_reg_9344;
reg  signed [17:0] trunc_ln95_4_reg_9344_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_4_reg_9344_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_4_reg_9344_pp0_iter9_reg;
reg  signed [17:0] trunc_ln95_4_reg_9344_pp0_iter10_reg;
reg   [15:0] tmp_55_reg_9350;
wire  signed [17:0] trunc_ln95_3_fu_760_p1;
reg  signed [17:0] trunc_ln95_3_reg_9355;
reg  signed [17:0] trunc_ln95_3_reg_9355_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_3_reg_9355_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_7_reg_9361;
reg  signed [17:0] trunc_ln95_7_reg_9361_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_7_reg_9361_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_7_reg_9361_pp0_iter9_reg;
reg  signed [17:0] trunc_ln95_7_reg_9361_pp0_iter10_reg;
reg   [15:0] tmp_90_reg_9367;
wire  signed [17:0] trunc_ln95_5_fu_784_p1;
reg  signed [17:0] trunc_ln95_5_reg_9372;
reg  signed [17:0] trunc_ln95_5_reg_9372_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_5_reg_9372_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_s_reg_9378;
reg  signed [17:0] trunc_ln95_s_reg_9378_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_s_reg_9378_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_s_reg_9378_pp0_iter9_reg;
reg  signed [17:0] trunc_ln95_s_reg_9378_pp0_iter10_reg;
reg   [15:0] tmp_121_reg_9384;
wire  signed [17:0] trunc_ln95_6_fu_808_p1;
reg  signed [17:0] trunc_ln95_6_reg_9389;
reg  signed [17:0] trunc_ln95_6_reg_9389_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_6_reg_9389_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_8_reg_9395;
reg  signed [17:0] trunc_ln95_8_reg_9395_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_8_reg_9395_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_8_reg_9395_pp0_iter9_reg;
reg  signed [17:0] trunc_ln95_8_reg_9395_pp0_iter10_reg;
reg   [15:0] tmp_146_reg_9401;
wire  signed [17:0] trunc_ln95_9_fu_832_p1;
reg  signed [17:0] trunc_ln95_9_reg_9406;
reg  signed [17:0] trunc_ln95_9_reg_9406_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_9_reg_9406_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_10_reg_9412;
reg  signed [17:0] trunc_ln95_10_reg_9412_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_10_reg_9412_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_10_reg_9412_pp0_iter9_reg;
reg  signed [17:0] trunc_ln95_10_reg_9412_pp0_iter10_reg;
reg   [15:0] tmp_171_reg_9418;
wire  signed [17:0] trunc_ln95_11_fu_856_p1;
reg  signed [17:0] trunc_ln95_11_reg_9423;
reg  signed [17:0] trunc_ln95_11_reg_9423_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_11_reg_9423_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_12_reg_9429;
reg  signed [17:0] trunc_ln95_12_reg_9429_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_12_reg_9429_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_12_reg_9429_pp0_iter9_reg;
reg  signed [17:0] trunc_ln95_12_reg_9429_pp0_iter10_reg;
reg   [15:0] tmp_196_reg_9435;
wire  signed [17:0] trunc_ln95_13_fu_880_p1;
reg  signed [17:0] trunc_ln95_13_reg_9440;
reg  signed [17:0] trunc_ln95_13_reg_9440_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_13_reg_9440_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_14_reg_9446;
reg  signed [17:0] trunc_ln95_14_reg_9446_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_14_reg_9446_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_14_reg_9446_pp0_iter9_reg;
reg  signed [17:0] trunc_ln95_14_reg_9446_pp0_iter10_reg;
reg   [15:0] tmp_221_reg_9452;
wire   [35:0] zext_ln1171_fu_907_p1;
wire   [35:0] zext_ln1171_1_fu_916_p1;
wire   [35:0] zext_ln1171_2_fu_925_p1;
wire   [35:0] zext_ln1171_3_fu_934_p1;
wire   [35:0] zext_ln1171_4_fu_943_p1;
wire   [35:0] zext_ln1171_5_fu_952_p1;
wire   [35:0] zext_ln1171_6_fu_961_p1;
wire   [35:0] zext_ln1171_7_fu_970_p1;
wire  signed [43:0] grp_fu_8796_p3;
reg  signed [43:0] sub_ln1246_reg_9625;
reg  signed [43:0] sub_ln1246_reg_9625_pp0_iter11_reg;
reg   [0:0] tmp_6_reg_9632;
reg   [0:0] tmp_6_reg_9632_pp0_iter11_reg;
reg   [0:0] tmp_6_reg_9632_pp0_iter12_reg;
reg   [0:0] tmp_6_reg_9632_pp0_iter13_reg;
wire   [23:0] trunc_ln727_fu_1071_p1;
reg   [23:0] trunc_ln727_reg_9640;
reg   [0:0] tmp_13_reg_9645;
reg   [0:0] tmp_13_reg_9645_pp0_iter11_reg;
reg   [0:0] tmp_13_reg_9645_pp0_iter12_reg;
reg   [0:0] tmp_13_reg_9645_pp0_iter13_reg;
wire  signed [35:0] grp_fu_8807_p2;
reg  signed [35:0] mul_ln1171_1_reg_9651;
reg  signed [35:0] mul_ln1171_1_reg_9651_pp0_iter11_reg;
wire   [23:0] trunc_ln727_1_fu_1081_p1;
reg   [23:0] trunc_ln727_1_reg_9658;
wire  signed [43:0] grp_fu_8814_p3;
reg  signed [43:0] sub_ln1246_4_reg_9663;
reg  signed [43:0] sub_ln1246_4_reg_9663_pp0_iter11_reg;
reg   [0:0] tmp_57_reg_9670;
reg   [0:0] tmp_57_reg_9670_pp0_iter11_reg;
reg   [0:0] tmp_57_reg_9670_pp0_iter12_reg;
reg   [0:0] tmp_57_reg_9670_pp0_iter13_reg;
wire   [23:0] trunc_ln727_2_fu_1091_p1;
reg   [23:0] trunc_ln727_2_reg_9678;
reg   [0:0] tmp_63_reg_9683;
reg   [0:0] tmp_63_reg_9683_pp0_iter11_reg;
reg   [0:0] tmp_63_reg_9683_pp0_iter12_reg;
reg   [0:0] tmp_63_reg_9683_pp0_iter13_reg;
wire  signed [35:0] grp_fu_8825_p2;
reg  signed [35:0] mul_ln1171_7_reg_9689;
reg  signed [35:0] mul_ln1171_7_reg_9689_pp0_iter11_reg;
wire   [23:0] trunc_ln727_3_fu_1101_p1;
reg   [23:0] trunc_ln727_3_reg_9696;
wire  signed [43:0] grp_fu_8832_p3;
reg  signed [43:0] sub_ln1246_8_reg_9701;
reg  signed [43:0] sub_ln1246_8_reg_9701_pp0_iter11_reg;
reg   [0:0] tmp_91_reg_9708;
reg   [0:0] tmp_91_reg_9708_pp0_iter11_reg;
reg   [0:0] tmp_91_reg_9708_pp0_iter12_reg;
reg   [0:0] tmp_91_reg_9708_pp0_iter13_reg;
wire   [23:0] trunc_ln727_4_fu_1111_p1;
reg   [23:0] trunc_ln727_4_reg_9716;
reg   [0:0] tmp_98_reg_9721;
reg   [0:0] tmp_98_reg_9721_pp0_iter11_reg;
reg   [0:0] tmp_98_reg_9721_pp0_iter12_reg;
reg   [0:0] tmp_98_reg_9721_pp0_iter13_reg;
wire  signed [35:0] grp_fu_8843_p2;
reg  signed [35:0] mul_ln1171_13_reg_9727;
reg  signed [35:0] mul_ln1171_13_reg_9727_pp0_iter11_reg;
wire   [23:0] trunc_ln727_5_fu_1121_p1;
reg   [23:0] trunc_ln727_5_reg_9734;
wire  signed [43:0] grp_fu_8850_p3;
reg  signed [43:0] sub_ln1246_12_reg_9739;
reg  signed [43:0] sub_ln1246_12_reg_9739_pp0_iter11_reg;
reg   [0:0] tmp_122_reg_9746;
reg   [0:0] tmp_122_reg_9746_pp0_iter11_reg;
reg   [0:0] tmp_122_reg_9746_pp0_iter12_reg;
reg   [0:0] tmp_122_reg_9746_pp0_iter13_reg;
wire   [23:0] trunc_ln727_6_fu_1131_p1;
reg   [23:0] trunc_ln727_6_reg_9754;
reg   [0:0] tmp_125_reg_9759;
reg   [0:0] tmp_125_reg_9759_pp0_iter11_reg;
reg   [0:0] tmp_125_reg_9759_pp0_iter12_reg;
reg   [0:0] tmp_125_reg_9759_pp0_iter13_reg;
wire  signed [35:0] grp_fu_8861_p2;
reg  signed [35:0] mul_ln1171_19_reg_9765;
reg  signed [35:0] mul_ln1171_19_reg_9765_pp0_iter11_reg;
wire   [23:0] trunc_ln727_7_fu_1141_p1;
reg   [23:0] trunc_ln727_7_reg_9772;
wire  signed [43:0] grp_fu_8868_p3;
reg  signed [43:0] sub_ln1246_16_reg_9777;
reg  signed [43:0] sub_ln1246_16_reg_9777_pp0_iter11_reg;
reg   [0:0] tmp_147_reg_9784;
reg   [0:0] tmp_147_reg_9784_pp0_iter11_reg;
reg   [0:0] tmp_147_reg_9784_pp0_iter12_reg;
reg   [0:0] tmp_147_reg_9784_pp0_iter13_reg;
wire   [23:0] trunc_ln727_8_fu_1151_p1;
reg   [23:0] trunc_ln727_8_reg_9792;
reg   [0:0] tmp_150_reg_9797;
reg   [0:0] tmp_150_reg_9797_pp0_iter11_reg;
reg   [0:0] tmp_150_reg_9797_pp0_iter12_reg;
reg   [0:0] tmp_150_reg_9797_pp0_iter13_reg;
wire  signed [35:0] grp_fu_8879_p2;
reg  signed [35:0] mul_ln1171_25_reg_9803;
reg  signed [35:0] mul_ln1171_25_reg_9803_pp0_iter11_reg;
wire   [23:0] trunc_ln727_9_fu_1161_p1;
reg   [23:0] trunc_ln727_9_reg_9810;
wire  signed [43:0] grp_fu_8886_p3;
reg  signed [43:0] sub_ln1246_20_reg_9815;
reg  signed [43:0] sub_ln1246_20_reg_9815_pp0_iter11_reg;
reg   [0:0] tmp_172_reg_9822;
reg   [0:0] tmp_172_reg_9822_pp0_iter11_reg;
reg   [0:0] tmp_172_reg_9822_pp0_iter12_reg;
reg   [0:0] tmp_172_reg_9822_pp0_iter13_reg;
wire   [23:0] trunc_ln727_10_fu_1171_p1;
reg   [23:0] trunc_ln727_10_reg_9830;
reg   [0:0] tmp_175_reg_9835;
reg   [0:0] tmp_175_reg_9835_pp0_iter11_reg;
reg   [0:0] tmp_175_reg_9835_pp0_iter12_reg;
reg   [0:0] tmp_175_reg_9835_pp0_iter13_reg;
wire  signed [35:0] grp_fu_8897_p2;
reg  signed [35:0] mul_ln1171_31_reg_9841;
reg  signed [35:0] mul_ln1171_31_reg_9841_pp0_iter11_reg;
wire   [23:0] trunc_ln727_11_fu_1181_p1;
reg   [23:0] trunc_ln727_11_reg_9848;
wire  signed [43:0] grp_fu_8904_p3;
reg  signed [43:0] sub_ln1246_24_reg_9853;
reg  signed [43:0] sub_ln1246_24_reg_9853_pp0_iter11_reg;
reg   [0:0] tmp_197_reg_9860;
reg   [0:0] tmp_197_reg_9860_pp0_iter11_reg;
reg   [0:0] tmp_197_reg_9860_pp0_iter12_reg;
reg   [0:0] tmp_197_reg_9860_pp0_iter13_reg;
wire   [23:0] trunc_ln727_12_fu_1191_p1;
reg   [23:0] trunc_ln727_12_reg_9868;
reg   [0:0] tmp_200_reg_9873;
reg   [0:0] tmp_200_reg_9873_pp0_iter11_reg;
reg   [0:0] tmp_200_reg_9873_pp0_iter12_reg;
reg   [0:0] tmp_200_reg_9873_pp0_iter13_reg;
wire  signed [35:0] grp_fu_8915_p2;
reg  signed [35:0] mul_ln1171_37_reg_9879;
reg  signed [35:0] mul_ln1171_37_reg_9879_pp0_iter11_reg;
wire   [23:0] trunc_ln727_13_fu_1201_p1;
reg   [23:0] trunc_ln727_13_reg_9886;
wire  signed [43:0] grp_fu_8922_p3;
reg  signed [43:0] sub_ln1246_28_reg_9891;
reg  signed [43:0] sub_ln1246_28_reg_9891_pp0_iter11_reg;
reg   [0:0] tmp_222_reg_9898;
reg   [0:0] tmp_222_reg_9898_pp0_iter11_reg;
reg   [0:0] tmp_222_reg_9898_pp0_iter12_reg;
reg   [0:0] tmp_222_reg_9898_pp0_iter13_reg;
wire   [23:0] trunc_ln727_14_fu_1211_p1;
reg   [23:0] trunc_ln727_14_reg_9906;
reg   [0:0] tmp_225_reg_9911;
reg   [0:0] tmp_225_reg_9911_pp0_iter11_reg;
reg   [0:0] tmp_225_reg_9911_pp0_iter12_reg;
reg   [0:0] tmp_225_reg_9911_pp0_iter13_reg;
wire  signed [35:0] grp_fu_8933_p2;
reg  signed [35:0] mul_ln1171_43_reg_9917;
reg  signed [35:0] mul_ln1171_43_reg_9917_pp0_iter11_reg;
wire   [23:0] trunc_ln727_15_fu_1221_p1;
reg   [23:0] trunc_ln727_15_reg_9924;
wire   [0:0] icmp_ln727_fu_1224_p2;
reg   [0:0] icmp_ln727_reg_9929;
wire   [42:0] add_ln709_fu_1252_p2;
reg   [42:0] add_ln709_reg_9934;
reg   [0:0] tmp_17_reg_9940;
reg   [0:0] tmp_17_reg_9940_pp0_iter12_reg;
reg   [0:0] tmp_17_reg_9940_pp0_iter13_reg;
wire   [0:0] icmp_ln727_1_fu_1266_p2;
reg   [0:0] icmp_ln727_1_reg_9948;
reg   [0:0] tmp_23_reg_9953;
reg   [0:0] tmp_23_reg_9953_pp0_iter12_reg;
reg   [0:0] tmp_23_reg_9953_pp0_iter13_reg;
wire   [0:0] icmp_ln727_2_fu_1279_p2;
reg   [0:0] icmp_ln727_2_reg_9959;
wire   [42:0] add_ln709_1_fu_1307_p2;
reg   [42:0] add_ln709_1_reg_9964;
reg   [0:0] tmp_65_reg_9970;
reg   [0:0] tmp_65_reg_9970_pp0_iter12_reg;
reg   [0:0] tmp_65_reg_9970_pp0_iter13_reg;
wire   [0:0] icmp_ln727_3_fu_1321_p2;
reg   [0:0] icmp_ln727_3_reg_9978;
reg   [0:0] tmp_68_reg_9983;
reg   [0:0] tmp_68_reg_9983_pp0_iter12_reg;
reg   [0:0] tmp_68_reg_9983_pp0_iter13_reg;
wire   [0:0] icmp_ln727_4_fu_1334_p2;
reg   [0:0] icmp_ln727_4_reg_9989;
wire   [42:0] add_ln709_2_fu_1362_p2;
reg   [42:0] add_ln709_2_reg_9994;
reg   [0:0] tmp_102_reg_10000;
reg   [0:0] tmp_102_reg_10000_pp0_iter12_reg;
reg   [0:0] tmp_102_reg_10000_pp0_iter13_reg;
wire   [0:0] icmp_ln727_5_fu_1376_p2;
reg   [0:0] icmp_ln727_5_reg_10008;
reg   [0:0] tmp_105_reg_10013;
reg   [0:0] tmp_105_reg_10013_pp0_iter12_reg;
reg   [0:0] tmp_105_reg_10013_pp0_iter13_reg;
wire   [0:0] icmp_ln727_6_fu_1389_p2;
reg   [0:0] icmp_ln727_6_reg_10019;
wire   [42:0] add_ln709_3_fu_1417_p2;
reg   [42:0] add_ln709_3_reg_10024;
reg   [0:0] tmp_127_reg_10030;
reg   [0:0] tmp_127_reg_10030_pp0_iter12_reg;
reg   [0:0] tmp_127_reg_10030_pp0_iter13_reg;
wire   [0:0] icmp_ln727_7_fu_1431_p2;
reg   [0:0] icmp_ln727_7_reg_10038;
reg   [0:0] tmp_130_reg_10043;
reg   [0:0] tmp_130_reg_10043_pp0_iter12_reg;
reg   [0:0] tmp_130_reg_10043_pp0_iter13_reg;
wire   [0:0] icmp_ln727_8_fu_1444_p2;
reg   [0:0] icmp_ln727_8_reg_10049;
wire   [42:0] add_ln709_4_fu_1472_p2;
reg   [42:0] add_ln709_4_reg_10054;
reg   [0:0] tmp_152_reg_10060;
reg   [0:0] tmp_152_reg_10060_pp0_iter12_reg;
reg   [0:0] tmp_152_reg_10060_pp0_iter13_reg;
wire   [0:0] icmp_ln727_9_fu_1486_p2;
reg   [0:0] icmp_ln727_9_reg_10068;
reg   [0:0] tmp_155_reg_10073;
reg   [0:0] tmp_155_reg_10073_pp0_iter12_reg;
reg   [0:0] tmp_155_reg_10073_pp0_iter13_reg;
wire   [0:0] icmp_ln727_10_fu_1499_p2;
reg   [0:0] icmp_ln727_10_reg_10079;
wire   [42:0] add_ln709_5_fu_1527_p2;
reg   [42:0] add_ln709_5_reg_10084;
reg   [0:0] tmp_177_reg_10090;
reg   [0:0] tmp_177_reg_10090_pp0_iter12_reg;
reg   [0:0] tmp_177_reg_10090_pp0_iter13_reg;
wire   [0:0] icmp_ln727_11_fu_1541_p2;
reg   [0:0] icmp_ln727_11_reg_10098;
reg   [0:0] tmp_180_reg_10103;
reg   [0:0] tmp_180_reg_10103_pp0_iter12_reg;
reg   [0:0] tmp_180_reg_10103_pp0_iter13_reg;
wire   [0:0] icmp_ln727_12_fu_1554_p2;
reg   [0:0] icmp_ln727_12_reg_10109;
wire   [42:0] add_ln709_6_fu_1582_p2;
reg   [42:0] add_ln709_6_reg_10114;
reg   [0:0] tmp_202_reg_10120;
reg   [0:0] tmp_202_reg_10120_pp0_iter12_reg;
reg   [0:0] tmp_202_reg_10120_pp0_iter13_reg;
wire   [0:0] icmp_ln727_13_fu_1596_p2;
reg   [0:0] icmp_ln727_13_reg_10128;
reg   [0:0] tmp_205_reg_10133;
reg   [0:0] tmp_205_reg_10133_pp0_iter12_reg;
reg   [0:0] tmp_205_reg_10133_pp0_iter13_reg;
wire   [0:0] icmp_ln727_14_fu_1609_p2;
reg   [0:0] icmp_ln727_14_reg_10139;
wire   [42:0] add_ln709_7_fu_1637_p2;
reg   [42:0] add_ln709_7_reg_10144;
reg   [0:0] tmp_227_reg_10150;
reg   [0:0] tmp_227_reg_10150_pp0_iter12_reg;
reg   [0:0] tmp_227_reg_10150_pp0_iter13_reg;
wire   [0:0] icmp_ln727_15_fu_1651_p2;
reg   [0:0] icmp_ln727_15_reg_10158;
reg   [0:0] tmp_230_reg_10163;
reg   [0:0] tmp_230_reg_10163_pp0_iter12_reg;
reg   [0:0] tmp_230_reg_10163_pp0_iter13_reg;
wire   [17:0] add_ln415_fu_1702_p2;
reg   [17:0] add_ln415_reg_10169;
reg   [17:0] add_ln415_reg_10169_pp0_iter13_reg;
reg   [0:0] tmp_15_reg_10174;
reg   [0:0] tmp_15_reg_10174_pp0_iter13_reg;
wire   [16:0] trunc_ln799_fu_1716_p1;
reg   [16:0] trunc_ln799_reg_10182;
wire   [17:0] add_ln415_1_fu_1758_p2;
reg   [17:0] add_ln415_1_reg_10187;
reg   [17:0] add_ln415_1_reg_10187_pp0_iter13_reg;
reg   [0:0] tmp_25_reg_10192;
reg   [0:0] tmp_25_reg_10192_pp0_iter13_reg;
wire   [16:0] trunc_ln799_2_fu_1772_p1;
reg   [16:0] trunc_ln799_2_reg_10200;
wire   [17:0] add_ln415_4_fu_1814_p2;
reg   [17:0] add_ln415_4_reg_10205;
reg   [17:0] add_ln415_4_reg_10205_pp0_iter13_reg;
reg   [0:0] tmp_64_reg_10210;
reg   [0:0] tmp_64_reg_10210_pp0_iter13_reg;
wire   [16:0] trunc_ln799_5_fu_1828_p1;
reg   [16:0] trunc_ln799_5_reg_10218;
wire   [17:0] add_ln415_5_fu_1870_p2;
reg   [17:0] add_ln415_5_reg_10223;
reg   [17:0] add_ln415_5_reg_10223_pp0_iter13_reg;
reg   [0:0] tmp_69_reg_10228;
reg   [0:0] tmp_69_reg_10228_pp0_iter13_reg;
wire   [16:0] trunc_ln799_6_fu_1884_p1;
reg   [16:0] trunc_ln799_6_reg_10236;
wire   [17:0] add_ln415_8_fu_1926_p2;
reg   [17:0] add_ln415_8_reg_10241;
reg   [17:0] add_ln415_8_reg_10241_pp0_iter13_reg;
reg   [0:0] tmp_99_reg_10246;
reg   [0:0] tmp_99_reg_10246_pp0_iter13_reg;
wire   [16:0] trunc_ln799_9_fu_1940_p1;
reg   [16:0] trunc_ln799_9_reg_10254;
wire   [17:0] add_ln415_9_fu_1982_p2;
reg   [17:0] add_ln415_9_reg_10259;
reg   [17:0] add_ln415_9_reg_10259_pp0_iter13_reg;
reg   [0:0] tmp_106_reg_10264;
reg   [0:0] tmp_106_reg_10264_pp0_iter13_reg;
wire   [16:0] trunc_ln799_10_fu_1996_p1;
reg   [16:0] trunc_ln799_10_reg_10272;
wire   [17:0] add_ln415_12_fu_2038_p2;
reg   [17:0] add_ln415_12_reg_10277;
reg   [17:0] add_ln415_12_reg_10277_pp0_iter13_reg;
reg   [0:0] tmp_126_reg_10282;
reg   [0:0] tmp_126_reg_10282_pp0_iter13_reg;
wire   [16:0] trunc_ln799_13_fu_2052_p1;
reg   [16:0] trunc_ln799_13_reg_10290;
wire   [17:0] add_ln415_13_fu_2094_p2;
reg   [17:0] add_ln415_13_reg_10295;
reg   [17:0] add_ln415_13_reg_10295_pp0_iter13_reg;
reg   [0:0] tmp_131_reg_10300;
reg   [0:0] tmp_131_reg_10300_pp0_iter13_reg;
wire   [16:0] trunc_ln799_14_fu_2108_p1;
reg   [16:0] trunc_ln799_14_reg_10308;
wire   [17:0] add_ln415_16_fu_2150_p2;
reg   [17:0] add_ln415_16_reg_10313;
reg   [17:0] add_ln415_16_reg_10313_pp0_iter13_reg;
reg   [0:0] tmp_151_reg_10318;
reg   [0:0] tmp_151_reg_10318_pp0_iter13_reg;
wire   [16:0] trunc_ln799_17_fu_2164_p1;
reg   [16:0] trunc_ln799_17_reg_10326;
wire   [17:0] add_ln415_17_fu_2206_p2;
reg   [17:0] add_ln415_17_reg_10331;
reg   [17:0] add_ln415_17_reg_10331_pp0_iter13_reg;
reg   [0:0] tmp_156_reg_10336;
reg   [0:0] tmp_156_reg_10336_pp0_iter13_reg;
wire   [16:0] trunc_ln799_18_fu_2220_p1;
reg   [16:0] trunc_ln799_18_reg_10344;
wire   [17:0] add_ln415_20_fu_2262_p2;
reg   [17:0] add_ln415_20_reg_10349;
reg   [17:0] add_ln415_20_reg_10349_pp0_iter13_reg;
reg   [0:0] tmp_176_reg_10354;
reg   [0:0] tmp_176_reg_10354_pp0_iter13_reg;
wire   [16:0] trunc_ln799_21_fu_2276_p1;
reg   [16:0] trunc_ln799_21_reg_10362;
wire   [17:0] add_ln415_21_fu_2318_p2;
reg   [17:0] add_ln415_21_reg_10367;
reg   [17:0] add_ln415_21_reg_10367_pp0_iter13_reg;
reg   [0:0] tmp_181_reg_10372;
reg   [0:0] tmp_181_reg_10372_pp0_iter13_reg;
wire   [16:0] trunc_ln799_22_fu_2332_p1;
reg   [16:0] trunc_ln799_22_reg_10380;
wire   [17:0] add_ln415_24_fu_2374_p2;
reg   [17:0] add_ln415_24_reg_10385;
reg   [17:0] add_ln415_24_reg_10385_pp0_iter13_reg;
reg   [0:0] tmp_201_reg_10390;
reg   [0:0] tmp_201_reg_10390_pp0_iter13_reg;
wire   [16:0] trunc_ln799_25_fu_2388_p1;
reg   [16:0] trunc_ln799_25_reg_10398;
wire   [17:0] add_ln415_25_fu_2430_p2;
reg   [17:0] add_ln415_25_reg_10403;
reg   [17:0] add_ln415_25_reg_10403_pp0_iter13_reg;
reg   [0:0] tmp_206_reg_10408;
reg   [0:0] tmp_206_reg_10408_pp0_iter13_reg;
wire   [16:0] trunc_ln799_26_fu_2444_p1;
reg   [16:0] trunc_ln799_26_reg_10416;
wire   [17:0] add_ln415_28_fu_2486_p2;
reg   [17:0] add_ln415_28_reg_10421;
reg   [17:0] add_ln415_28_reg_10421_pp0_iter13_reg;
reg   [0:0] tmp_226_reg_10426;
reg   [0:0] tmp_226_reg_10426_pp0_iter13_reg;
wire   [16:0] trunc_ln799_29_fu_2500_p1;
reg   [16:0] trunc_ln799_29_reg_10434;
wire   [17:0] add_ln415_29_fu_2542_p2;
reg   [17:0] add_ln415_29_reg_10439;
reg   [17:0] add_ln415_29_reg_10439_pp0_iter13_reg;
reg   [0:0] tmp_231_reg_10444;
reg   [0:0] tmp_231_reg_10444_pp0_iter13_reg;
wire   [16:0] trunc_ln799_30_fu_2556_p1;
reg   [16:0] trunc_ln799_30_reg_10452;
wire   [0:0] icmp_ln799_fu_2560_p2;
reg   [0:0] icmp_ln799_reg_10457;
wire   [0:0] icmp_ln799_4_fu_2565_p2;
reg   [0:0] icmp_ln799_4_reg_10462;
wire   [0:0] icmp_ln799_1_fu_2570_p2;
reg   [0:0] icmp_ln799_1_reg_10467;
wire   [0:0] icmp_ln799_9_fu_2575_p2;
reg   [0:0] icmp_ln799_9_reg_10472;
wire   [0:0] icmp_ln799_2_fu_2580_p2;
reg   [0:0] icmp_ln799_2_reg_10477;
wire   [0:0] icmp_ln799_12_fu_2585_p2;
reg   [0:0] icmp_ln799_12_reg_10482;
wire   [0:0] icmp_ln799_3_fu_2590_p2;
reg   [0:0] icmp_ln799_3_reg_10487;
wire   [0:0] icmp_ln799_15_fu_2595_p2;
reg   [0:0] icmp_ln799_15_reg_10492;
wire   [0:0] icmp_ln799_18_fu_2600_p2;
reg   [0:0] icmp_ln799_18_reg_10497;
wire   [0:0] icmp_ln799_19_fu_2605_p2;
reg   [0:0] icmp_ln799_19_reg_10502;
wire   [0:0] icmp_ln799_5_fu_2610_p2;
reg   [0:0] icmp_ln799_5_reg_10507;
wire   [0:0] icmp_ln799_22_fu_2615_p2;
reg   [0:0] icmp_ln799_22_reg_10512;
wire   [0:0] icmp_ln799_6_fu_2620_p2;
reg   [0:0] icmp_ln799_6_reg_10517;
wire   [0:0] icmp_ln799_25_fu_2625_p2;
reg   [0:0] icmp_ln799_25_reg_10522;
wire   [0:0] icmp_ln799_28_fu_2630_p2;
reg   [0:0] icmp_ln799_28_reg_10527;
wire   [0:0] icmp_ln799_29_fu_2635_p2;
reg   [0:0] icmp_ln799_29_reg_10532;
wire   [17:0] select_ln384_4_fu_2737_p3;
reg  signed [17:0] select_ln384_4_reg_10537;
wire   [17:0] select_ln384_6_fu_2841_p3;
reg  signed [17:0] select_ln384_6_reg_10542;
wire   [17:0] select_ln384_1_fu_2945_p3;
reg  signed [17:0] select_ln384_1_reg_10547;
wire   [17:0] select_ln384_14_fu_3049_p3;
reg  signed [17:0] select_ln384_14_reg_10552;
wire   [17:0] select_ln384_2_fu_3153_p3;
reg  signed [17:0] select_ln384_2_reg_10557;
wire   [17:0] select_ln384_21_fu_3257_p3;
reg  signed [17:0] select_ln384_21_reg_10562;
wire   [17:0] select_ln384_3_fu_3361_p3;
reg  signed [17:0] select_ln384_3_reg_10567;
wire   [17:0] select_ln384_28_fu_3465_p3;
reg  signed [17:0] select_ln384_28_reg_10572;
wire   [17:0] select_ln384_34_fu_3569_p3;
reg  signed [17:0] select_ln384_34_reg_10577;
wire   [17:0] select_ln384_36_fu_3673_p3;
reg  signed [17:0] select_ln384_36_reg_10582;
wire   [17:0] select_ln384_42_fu_3777_p3;
reg  signed [17:0] select_ln384_42_reg_10587;
wire   [17:0] select_ln384_44_fu_3881_p3;
reg  signed [17:0] select_ln384_44_reg_10592;
wire   [17:0] select_ln384_50_fu_3985_p3;
reg  signed [17:0] select_ln384_50_reg_10597;
wire   [17:0] select_ln384_52_fu_4089_p3;
reg  signed [17:0] select_ln384_52_reg_10602;
wire   [17:0] select_ln384_7_fu_4193_p3;
reg  signed [17:0] select_ln384_7_reg_10607;
wire   [17:0] select_ln384_59_fu_4297_p3;
reg  signed [17:0] select_ln384_59_reg_10612;
wire  signed [33:0] sext_ln1169_2_fu_4304_p1;
wire  signed [33:0] sext_ln1171_fu_4307_p1;
reg  signed [33:0] sext_ln1171_reg_10623;
wire  signed [33:0] sext_ln1171_1_fu_4310_p1;
reg  signed [33:0] sext_ln1171_1_reg_10629;
wire  signed [33:0] sext_ln1169_6_fu_4313_p1;
wire  signed [33:0] sext_ln1171_2_fu_4316_p1;
reg  signed [33:0] sext_ln1171_2_reg_10641;
wire  signed [33:0] sext_ln1171_8_fu_4319_p1;
reg  signed [33:0] sext_ln1171_8_reg_10647;
wire  signed [33:0] sext_ln1169_10_fu_4322_p1;
wire  signed [33:0] sext_ln1171_9_fu_4325_p1;
reg  signed [33:0] sext_ln1171_9_reg_10659;
wire  signed [33:0] sext_ln1171_10_fu_4328_p1;
reg  signed [33:0] sext_ln1171_10_reg_10665;
wire  signed [33:0] sext_ln1169_14_fu_4331_p1;
wire  signed [33:0] sext_ln1171_11_fu_4334_p1;
reg  signed [33:0] sext_ln1171_11_reg_10677;
wire  signed [33:0] sext_ln1171_12_fu_4337_p1;
reg  signed [33:0] sext_ln1171_12_reg_10683;
wire  signed [33:0] sext_ln1169_18_fu_4340_p1;
wire  signed [33:0] sext_ln1171_13_fu_4343_p1;
reg  signed [33:0] sext_ln1171_13_reg_10695;
wire  signed [33:0] sext_ln1171_14_fu_4346_p1;
reg  signed [33:0] sext_ln1171_14_reg_10701;
wire  signed [33:0] sext_ln1169_22_fu_4349_p1;
wire  signed [33:0] sext_ln1171_15_fu_4352_p1;
reg  signed [33:0] sext_ln1171_15_reg_10713;
wire  signed [33:0] sext_ln1171_16_fu_4355_p1;
reg  signed [33:0] sext_ln1171_16_reg_10719;
wire  signed [33:0] sext_ln1169_26_fu_4358_p1;
wire  signed [33:0] sext_ln1171_17_fu_4361_p1;
reg  signed [33:0] sext_ln1171_17_reg_10731;
wire  signed [33:0] sext_ln1171_18_fu_4364_p1;
reg  signed [33:0] sext_ln1171_18_reg_10737;
wire  signed [33:0] sext_ln1169_30_fu_4367_p1;
wire  signed [33:0] sext_ln1171_19_fu_4370_p1;
reg  signed [33:0] sext_ln1171_19_reg_10749;
wire  signed [33:0] sext_ln1171_20_fu_4373_p1;
reg  signed [33:0] sext_ln1171_20_reg_10755;
wire  signed [33:0] sext_ln1169_3_fu_4376_p1;
wire  signed [33:0] sext_ln1169_7_fu_4379_p1;
wire  signed [33:0] sext_ln1169_11_fu_4382_p1;
wire  signed [33:0] sext_ln1169_15_fu_4385_p1;
wire  signed [33:0] sext_ln1169_19_fu_4388_p1;
wire  signed [33:0] sext_ln1169_23_fu_4391_p1;
wire  signed [33:0] sext_ln1169_27_fu_4394_p1;
wire  signed [33:0] sext_ln1169_31_fu_4397_p1;
wire  signed [33:0] grp_fu_8940_p2;
wire  signed [33:0] grp_fu_8953_p2;
wire  signed [33:0] grp_fu_8966_p2;
wire  signed [33:0] grp_fu_8979_p2;
wire  signed [33:0] grp_fu_8992_p2;
wire  signed [33:0] grp_fu_9005_p2;
wire  signed [33:0] grp_fu_9018_p2;
wire  signed [33:0] grp_fu_9031_p2;
wire  signed [33:0] grp_fu_9044_p3;
reg  signed [33:0] sub_ln1246_1_reg_10889;
wire  signed [34:0] grp_fu_9051_p3;
reg  signed [34:0] add_ln1245_1_reg_10894;
wire  signed [33:0] grp_fu_9058_p3;
reg  signed [33:0] sub_ln1246_5_reg_10899;
wire  signed [34:0] grp_fu_9065_p3;
reg  signed [34:0] add_ln1245_3_reg_10904;
wire  signed [33:0] grp_fu_9072_p3;
reg  signed [33:0] sub_ln1246_9_reg_10909;
wire  signed [34:0] grp_fu_9079_p3;
reg  signed [34:0] add_ln1245_5_reg_10914;
wire  signed [33:0] grp_fu_9086_p3;
reg  signed [33:0] sub_ln1246_13_reg_10919;
wire  signed [34:0] grp_fu_9093_p3;
reg  signed [34:0] add_ln1245_7_reg_10924;
wire  signed [33:0] grp_fu_9100_p3;
reg  signed [33:0] sub_ln1246_17_reg_10929;
wire  signed [34:0] grp_fu_9107_p3;
reg  signed [34:0] add_ln1245_9_reg_10934;
wire  signed [33:0] grp_fu_9114_p3;
reg  signed [33:0] sub_ln1246_21_reg_10939;
wire  signed [34:0] grp_fu_9121_p3;
reg  signed [34:0] add_ln1245_11_reg_10944;
wire  signed [33:0] grp_fu_9128_p3;
reg  signed [33:0] sub_ln1246_25_reg_10949;
wire  signed [34:0] grp_fu_9135_p3;
reg  signed [34:0] add_ln1245_13_reg_10954;
wire  signed [33:0] grp_fu_9142_p3;
reg  signed [33:0] sub_ln1246_29_reg_10959;
wire  signed [34:0] grp_fu_9149_p3;
reg  signed [34:0] add_ln1245_15_reg_10964;
wire   [34:0] sub_ln1246_2_fu_4438_p2;
reg   [34:0] sub_ln1246_2_reg_10969;
reg   [34:0] sub_ln1246_2_reg_10969_pp0_iter21_reg;
reg   [34:0] sub_ln1246_2_reg_10969_pp0_iter22_reg;
reg   [34:0] sub_ln1246_2_reg_10969_pp0_iter23_reg;
reg   [0:0] tmp_27_reg_10981;
reg   [0:0] tmp_27_reg_10981_pp0_iter21_reg;
reg   [0:0] tmp_27_reg_10981_pp0_iter22_reg;
reg   [0:0] tmp_27_reg_10981_pp0_iter23_reg;
reg   [1:0] tmp_9_reg_10987;
reg   [1:0] tmp_9_reg_10987_pp0_iter21_reg;
reg   [1:0] tmp_9_reg_10987_pp0_iter22_reg;
(* use_dsp48 = "no" *) wire   [34:0] sub_ln1246_3_fu_4473_p2;
reg   [34:0] sub_ln1246_3_reg_10993;
reg   [34:0] sub_ln1246_3_reg_10993_pp0_iter21_reg;
reg   [34:0] sub_ln1246_3_reg_10993_pp0_iter22_reg;
reg   [34:0] sub_ln1246_3_reg_10993_pp0_iter23_reg;
reg   [0:0] tmp_41_reg_11005;
reg   [0:0] tmp_41_reg_11005_pp0_iter21_reg;
reg   [0:0] tmp_41_reg_11005_pp0_iter22_reg;
reg   [0:0] tmp_41_reg_11005_pp0_iter23_reg;
reg   [1:0] tmp_3_reg_11011;
reg   [1:0] tmp_3_reg_11011_pp0_iter21_reg;
reg   [1:0] tmp_3_reg_11011_pp0_iter22_reg;
wire   [34:0] sub_ln1246_6_fu_4510_p2;
reg   [34:0] sub_ln1246_6_reg_11017;
reg   [34:0] sub_ln1246_6_reg_11017_pp0_iter21_reg;
reg   [34:0] sub_ln1246_6_reg_11017_pp0_iter22_reg;
reg   [34:0] sub_ln1246_6_reg_11017_pp0_iter23_reg;
reg   [0:0] tmp_70_reg_11029;
reg   [0:0] tmp_70_reg_11029_pp0_iter21_reg;
reg   [0:0] tmp_70_reg_11029_pp0_iter22_reg;
reg   [0:0] tmp_70_reg_11029_pp0_iter23_reg;
reg   [1:0] tmp_4_reg_11035;
reg   [1:0] tmp_4_reg_11035_pp0_iter21_reg;
reg   [1:0] tmp_4_reg_11035_pp0_iter22_reg;
(* use_dsp48 = "no" *) wire   [34:0] sub_ln1246_7_fu_4545_p2;
reg   [34:0] sub_ln1246_7_reg_11041;
reg   [34:0] sub_ln1246_7_reg_11041_pp0_iter21_reg;
reg   [34:0] sub_ln1246_7_reg_11041_pp0_iter22_reg;
reg   [34:0] sub_ln1246_7_reg_11041_pp0_iter23_reg;
reg   [0:0] tmp_77_reg_11053;
reg   [0:0] tmp_77_reg_11053_pp0_iter21_reg;
reg   [0:0] tmp_77_reg_11053_pp0_iter22_reg;
reg   [0:0] tmp_77_reg_11053_pp0_iter23_reg;
reg   [1:0] tmp_14_reg_11059;
reg   [1:0] tmp_14_reg_11059_pp0_iter21_reg;
reg   [1:0] tmp_14_reg_11059_pp0_iter22_reg;
wire   [34:0] sub_ln1246_10_fu_4582_p2;
reg   [34:0] sub_ln1246_10_reg_11065;
reg   [34:0] sub_ln1246_10_reg_11065_pp0_iter21_reg;
reg   [34:0] sub_ln1246_10_reg_11065_pp0_iter22_reg;
reg   [34:0] sub_ln1246_10_reg_11065_pp0_iter23_reg;
reg   [0:0] tmp_107_reg_11077;
reg   [0:0] tmp_107_reg_11077_pp0_iter21_reg;
reg   [0:0] tmp_107_reg_11077_pp0_iter22_reg;
reg   [0:0] tmp_107_reg_11077_pp0_iter23_reg;
reg   [1:0] tmp_18_reg_11083;
reg   [1:0] tmp_18_reg_11083_pp0_iter21_reg;
reg   [1:0] tmp_18_reg_11083_pp0_iter22_reg;
(* use_dsp48 = "no" *) wire   [34:0] sub_ln1246_11_fu_4617_p2;
reg   [34:0] sub_ln1246_11_reg_11089;
reg   [34:0] sub_ln1246_11_reg_11089_pp0_iter21_reg;
reg   [34:0] sub_ln1246_11_reg_11089_pp0_iter22_reg;
reg   [34:0] sub_ln1246_11_reg_11089_pp0_iter23_reg;
reg   [0:0] tmp_114_reg_11101;
reg   [0:0] tmp_114_reg_11101_pp0_iter21_reg;
reg   [0:0] tmp_114_reg_11101_pp0_iter22_reg;
reg   [0:0] tmp_114_reg_11101_pp0_iter23_reg;
reg   [1:0] tmp_22_reg_11107;
reg   [1:0] tmp_22_reg_11107_pp0_iter21_reg;
reg   [1:0] tmp_22_reg_11107_pp0_iter22_reg;
wire   [34:0] sub_ln1246_14_fu_4654_p2;
reg   [34:0] sub_ln1246_14_reg_11113;
reg   [34:0] sub_ln1246_14_reg_11113_pp0_iter21_reg;
reg   [34:0] sub_ln1246_14_reg_11113_pp0_iter22_reg;
reg   [34:0] sub_ln1246_14_reg_11113_pp0_iter23_reg;
reg   [0:0] tmp_132_reg_11125;
reg   [0:0] tmp_132_reg_11125_pp0_iter21_reg;
reg   [0:0] tmp_132_reg_11125_pp0_iter22_reg;
reg   [0:0] tmp_132_reg_11125_pp0_iter23_reg;
reg   [1:0] tmp_26_reg_11131;
reg   [1:0] tmp_26_reg_11131_pp0_iter21_reg;
reg   [1:0] tmp_26_reg_11131_pp0_iter22_reg;
(* use_dsp48 = "no" *) wire   [34:0] sub_ln1246_15_fu_4689_p2;
reg   [34:0] sub_ln1246_15_reg_11137;
reg   [34:0] sub_ln1246_15_reg_11137_pp0_iter21_reg;
reg   [34:0] sub_ln1246_15_reg_11137_pp0_iter22_reg;
reg   [34:0] sub_ln1246_15_reg_11137_pp0_iter23_reg;
reg   [0:0] tmp_139_reg_11149;
reg   [0:0] tmp_139_reg_11149_pp0_iter21_reg;
reg   [0:0] tmp_139_reg_11149_pp0_iter22_reg;
reg   [0:0] tmp_139_reg_11149_pp0_iter23_reg;
reg   [1:0] tmp_30_reg_11155;
reg   [1:0] tmp_30_reg_11155_pp0_iter21_reg;
reg   [1:0] tmp_30_reg_11155_pp0_iter22_reg;
wire   [34:0] sub_ln1246_18_fu_4726_p2;
reg   [34:0] sub_ln1246_18_reg_11161;
reg   [34:0] sub_ln1246_18_reg_11161_pp0_iter21_reg;
reg   [34:0] sub_ln1246_18_reg_11161_pp0_iter22_reg;
reg   [34:0] sub_ln1246_18_reg_11161_pp0_iter23_reg;
reg   [0:0] tmp_157_reg_11173;
reg   [0:0] tmp_157_reg_11173_pp0_iter21_reg;
reg   [0:0] tmp_157_reg_11173_pp0_iter22_reg;
reg   [0:0] tmp_157_reg_11173_pp0_iter23_reg;
reg   [1:0] tmp_34_reg_11179;
reg   [1:0] tmp_34_reg_11179_pp0_iter21_reg;
reg   [1:0] tmp_34_reg_11179_pp0_iter22_reg;
(* use_dsp48 = "no" *) wire   [34:0] sub_ln1246_19_fu_4761_p2;
reg   [34:0] sub_ln1246_19_reg_11185;
reg   [34:0] sub_ln1246_19_reg_11185_pp0_iter21_reg;
reg   [34:0] sub_ln1246_19_reg_11185_pp0_iter22_reg;
reg   [34:0] sub_ln1246_19_reg_11185_pp0_iter23_reg;
reg   [0:0] tmp_164_reg_11197;
reg   [0:0] tmp_164_reg_11197_pp0_iter21_reg;
reg   [0:0] tmp_164_reg_11197_pp0_iter22_reg;
reg   [0:0] tmp_164_reg_11197_pp0_iter23_reg;
reg   [1:0] tmp_38_reg_11203;
reg   [1:0] tmp_38_reg_11203_pp0_iter21_reg;
reg   [1:0] tmp_38_reg_11203_pp0_iter22_reg;
wire   [34:0] sub_ln1246_22_fu_4798_p2;
reg   [34:0] sub_ln1246_22_reg_11209;
reg   [34:0] sub_ln1246_22_reg_11209_pp0_iter21_reg;
reg   [34:0] sub_ln1246_22_reg_11209_pp0_iter22_reg;
reg   [34:0] sub_ln1246_22_reg_11209_pp0_iter23_reg;
reg   [0:0] tmp_182_reg_11221;
reg   [0:0] tmp_182_reg_11221_pp0_iter21_reg;
reg   [0:0] tmp_182_reg_11221_pp0_iter22_reg;
reg   [0:0] tmp_182_reg_11221_pp0_iter23_reg;
reg   [1:0] tmp_42_reg_11227;
reg   [1:0] tmp_42_reg_11227_pp0_iter21_reg;
reg   [1:0] tmp_42_reg_11227_pp0_iter22_reg;
(* use_dsp48 = "no" *) wire   [34:0] sub_ln1246_23_fu_4833_p2;
reg   [34:0] sub_ln1246_23_reg_11233;
reg   [34:0] sub_ln1246_23_reg_11233_pp0_iter21_reg;
reg   [34:0] sub_ln1246_23_reg_11233_pp0_iter22_reg;
reg   [34:0] sub_ln1246_23_reg_11233_pp0_iter23_reg;
reg   [0:0] tmp_189_reg_11245;
reg   [0:0] tmp_189_reg_11245_pp0_iter21_reg;
reg   [0:0] tmp_189_reg_11245_pp0_iter22_reg;
reg   [0:0] tmp_189_reg_11245_pp0_iter23_reg;
reg   [1:0] tmp_46_reg_11251;
reg   [1:0] tmp_46_reg_11251_pp0_iter21_reg;
reg   [1:0] tmp_46_reg_11251_pp0_iter22_reg;
wire   [34:0] sub_ln1246_26_fu_4870_p2;
reg   [34:0] sub_ln1246_26_reg_11257;
reg   [34:0] sub_ln1246_26_reg_11257_pp0_iter21_reg;
reg   [34:0] sub_ln1246_26_reg_11257_pp0_iter22_reg;
reg   [34:0] sub_ln1246_26_reg_11257_pp0_iter23_reg;
reg   [0:0] tmp_207_reg_11269;
reg   [0:0] tmp_207_reg_11269_pp0_iter21_reg;
reg   [0:0] tmp_207_reg_11269_pp0_iter22_reg;
reg   [0:0] tmp_207_reg_11269_pp0_iter23_reg;
reg   [1:0] tmp_50_reg_11275;
reg   [1:0] tmp_50_reg_11275_pp0_iter21_reg;
reg   [1:0] tmp_50_reg_11275_pp0_iter22_reg;
(* use_dsp48 = "no" *) wire   [34:0] sub_ln1246_27_fu_4905_p2;
reg   [34:0] sub_ln1246_27_reg_11281;
reg   [34:0] sub_ln1246_27_reg_11281_pp0_iter21_reg;
reg   [34:0] sub_ln1246_27_reg_11281_pp0_iter22_reg;
reg   [34:0] sub_ln1246_27_reg_11281_pp0_iter23_reg;
reg   [0:0] tmp_214_reg_11293;
reg   [0:0] tmp_214_reg_11293_pp0_iter21_reg;
reg   [0:0] tmp_214_reg_11293_pp0_iter22_reg;
reg   [0:0] tmp_214_reg_11293_pp0_iter23_reg;
reg   [1:0] tmp_54_reg_11299;
reg   [1:0] tmp_54_reg_11299_pp0_iter21_reg;
reg   [1:0] tmp_54_reg_11299_pp0_iter22_reg;
wire   [34:0] sub_ln1246_30_fu_4942_p2;
reg   [34:0] sub_ln1246_30_reg_11305;
reg   [34:0] sub_ln1246_30_reg_11305_pp0_iter21_reg;
reg   [34:0] sub_ln1246_30_reg_11305_pp0_iter22_reg;
reg   [34:0] sub_ln1246_30_reg_11305_pp0_iter23_reg;
reg   [0:0] tmp_232_reg_11317;
reg   [0:0] tmp_232_reg_11317_pp0_iter21_reg;
reg   [0:0] tmp_232_reg_11317_pp0_iter22_reg;
reg   [0:0] tmp_232_reg_11317_pp0_iter23_reg;
reg   [1:0] tmp_58_reg_11323;
reg   [1:0] tmp_58_reg_11323_pp0_iter21_reg;
reg   [1:0] tmp_58_reg_11323_pp0_iter22_reg;
(* use_dsp48 = "no" *) wire   [34:0] sub_ln1246_31_fu_4977_p2;
reg   [34:0] sub_ln1246_31_reg_11329;
reg   [34:0] sub_ln1246_31_reg_11329_pp0_iter21_reg;
reg   [34:0] sub_ln1246_31_reg_11329_pp0_iter22_reg;
reg   [34:0] sub_ln1246_31_reg_11329_pp0_iter23_reg;
reg   [0:0] tmp_239_reg_11341;
reg   [0:0] tmp_239_reg_11341_pp0_iter21_reg;
reg   [0:0] tmp_239_reg_11341_pp0_iter22_reg;
reg   [0:0] tmp_239_reg_11341_pp0_iter23_reg;
reg   [1:0] tmp_62_reg_11347;
reg   [1:0] tmp_62_reg_11347_pp0_iter21_reg;
reg   [1:0] tmp_62_reg_11347_pp0_iter22_reg;
wire   [0:0] icmp_ln412_fu_5033_p2;
reg   [0:0] icmp_ln412_reg_11353;
wire   [0:0] icmp_ln412_1_fu_5072_p2;
reg   [0:0] icmp_ln412_1_reg_11358;
wire   [0:0] icmp_ln412_2_fu_5111_p2;
reg   [0:0] icmp_ln412_2_reg_11363;
wire   [0:0] icmp_ln412_3_fu_5150_p2;
reg   [0:0] icmp_ln412_3_reg_11368;
wire   [0:0] icmp_ln412_4_fu_5189_p2;
reg   [0:0] icmp_ln412_4_reg_11373;
wire   [0:0] icmp_ln412_5_fu_5228_p2;
reg   [0:0] icmp_ln412_5_reg_11378;
wire   [0:0] icmp_ln412_6_fu_5267_p2;
reg   [0:0] icmp_ln412_6_reg_11383;
wire   [0:0] icmp_ln412_7_fu_5306_p2;
reg   [0:0] icmp_ln412_7_reg_11388;
wire   [0:0] icmp_ln412_8_fu_5345_p2;
reg   [0:0] icmp_ln412_8_reg_11393;
wire   [0:0] icmp_ln412_9_fu_5384_p2;
reg   [0:0] icmp_ln412_9_reg_11398;
wire   [0:0] icmp_ln412_10_fu_5423_p2;
reg   [0:0] icmp_ln412_10_reg_11403;
wire   [0:0] icmp_ln412_11_fu_5462_p2;
reg   [0:0] icmp_ln412_11_reg_11408;
wire   [0:0] icmp_ln412_12_fu_5501_p2;
reg   [0:0] icmp_ln412_12_reg_11413;
wire   [0:0] icmp_ln412_13_fu_5540_p2;
reg   [0:0] icmp_ln412_13_reg_11418;
wire   [0:0] icmp_ln412_14_fu_5579_p2;
reg   [0:0] icmp_ln412_14_reg_11423;
wire   [0:0] icmp_ln412_15_fu_5618_p2;
reg   [0:0] icmp_ln412_15_reg_11428;
wire   [15:0] add_ln415_2_fu_5649_p2;
reg   [15:0] add_ln415_2_reg_11433;
reg   [15:0] add_ln415_2_reg_11433_pp0_iter23_reg;
reg   [0:0] tmp_35_reg_11438;
reg   [0:0] tmp_35_reg_11438_pp0_iter23_reg;
wire   [14:0] trunc_ln799_3_fu_5663_p1;
reg   [14:0] trunc_ln799_3_reg_11445;
wire   [15:0] add_ln415_3_fu_5692_p2;
reg   [15:0] add_ln415_3_reg_11450;
reg   [15:0] add_ln415_3_reg_11450_pp0_iter23_reg;
reg   [0:0] tmp_49_reg_11455;
reg   [0:0] tmp_49_reg_11455_pp0_iter23_reg;
wire   [14:0] trunc_ln799_4_fu_5706_p1;
reg   [14:0] trunc_ln799_4_reg_11462;
wire   [15:0] add_ln415_6_fu_5735_p2;
reg   [15:0] add_ln415_6_reg_11467;
reg   [15:0] add_ln415_6_reg_11467_pp0_iter23_reg;
reg   [0:0] tmp_74_reg_11472;
reg   [0:0] tmp_74_reg_11472_pp0_iter23_reg;
wire   [14:0] trunc_ln799_7_fu_5749_p1;
reg   [14:0] trunc_ln799_7_reg_11479;
wire   [15:0] add_ln415_7_fu_5778_p2;
reg   [15:0] add_ln415_7_reg_11484;
reg   [15:0] add_ln415_7_reg_11484_pp0_iter23_reg;
reg   [0:0] tmp_83_reg_11489;
reg   [0:0] tmp_83_reg_11489_pp0_iter23_reg;
wire   [14:0] trunc_ln799_8_fu_5792_p1;
reg   [14:0] trunc_ln799_8_reg_11496;
wire   [15:0] add_ln415_10_fu_5821_p2;
reg   [15:0] add_ln415_10_reg_11501;
reg   [15:0] add_ln415_10_reg_11501_pp0_iter23_reg;
reg   [0:0] tmp_111_reg_11506;
reg   [0:0] tmp_111_reg_11506_pp0_iter23_reg;
wire   [14:0] trunc_ln799_11_fu_5835_p1;
reg   [14:0] trunc_ln799_11_reg_11513;
wire   [15:0] add_ln415_11_fu_5864_p2;
reg   [15:0] add_ln415_11_reg_11518;
reg   [15:0] add_ln415_11_reg_11518_pp0_iter23_reg;
reg   [0:0] tmp_118_reg_11523;
reg   [0:0] tmp_118_reg_11523_pp0_iter23_reg;
wire   [14:0] trunc_ln799_12_fu_5878_p1;
reg   [14:0] trunc_ln799_12_reg_11530;
wire   [15:0] add_ln415_14_fu_5907_p2;
reg   [15:0] add_ln415_14_reg_11535;
reg   [15:0] add_ln415_14_reg_11535_pp0_iter23_reg;
reg   [0:0] tmp_136_reg_11540;
reg   [0:0] tmp_136_reg_11540_pp0_iter23_reg;
wire   [14:0] trunc_ln799_15_fu_5921_p1;
reg   [14:0] trunc_ln799_15_reg_11547;
wire   [15:0] add_ln415_15_fu_5950_p2;
reg   [15:0] add_ln415_15_reg_11552;
reg   [15:0] add_ln415_15_reg_11552_pp0_iter23_reg;
reg   [0:0] tmp_143_reg_11557;
reg   [0:0] tmp_143_reg_11557_pp0_iter23_reg;
wire   [14:0] trunc_ln799_16_fu_5964_p1;
reg   [14:0] trunc_ln799_16_reg_11564;
wire   [15:0] add_ln415_18_fu_5993_p2;
reg   [15:0] add_ln415_18_reg_11569;
reg   [15:0] add_ln415_18_reg_11569_pp0_iter23_reg;
reg   [0:0] tmp_161_reg_11574;
reg   [0:0] tmp_161_reg_11574_pp0_iter23_reg;
wire   [14:0] trunc_ln799_19_fu_6007_p1;
reg   [14:0] trunc_ln799_19_reg_11581;
wire   [15:0] add_ln415_19_fu_6036_p2;
reg   [15:0] add_ln415_19_reg_11586;
reg   [15:0] add_ln415_19_reg_11586_pp0_iter23_reg;
reg   [0:0] tmp_168_reg_11591;
reg   [0:0] tmp_168_reg_11591_pp0_iter23_reg;
wire   [14:0] trunc_ln799_20_fu_6050_p1;
reg   [14:0] trunc_ln799_20_reg_11598;
wire   [15:0] add_ln415_22_fu_6079_p2;
reg   [15:0] add_ln415_22_reg_11603;
reg   [15:0] add_ln415_22_reg_11603_pp0_iter23_reg;
reg   [0:0] tmp_186_reg_11608;
reg   [0:0] tmp_186_reg_11608_pp0_iter23_reg;
wire   [14:0] trunc_ln799_23_fu_6093_p1;
reg   [14:0] trunc_ln799_23_reg_11615;
wire   [15:0] add_ln415_23_fu_6122_p2;
reg   [15:0] add_ln415_23_reg_11620;
reg   [15:0] add_ln415_23_reg_11620_pp0_iter23_reg;
reg   [0:0] tmp_193_reg_11625;
reg   [0:0] tmp_193_reg_11625_pp0_iter23_reg;
wire   [14:0] trunc_ln799_24_fu_6136_p1;
reg   [14:0] trunc_ln799_24_reg_11632;
wire   [15:0] add_ln415_26_fu_6165_p2;
reg   [15:0] add_ln415_26_reg_11637;
reg   [15:0] add_ln415_26_reg_11637_pp0_iter23_reg;
reg   [0:0] tmp_211_reg_11642;
reg   [0:0] tmp_211_reg_11642_pp0_iter23_reg;
wire   [14:0] trunc_ln799_27_fu_6179_p1;
reg   [14:0] trunc_ln799_27_reg_11649;
wire   [15:0] add_ln415_27_fu_6208_p2;
reg   [15:0] add_ln415_27_reg_11654;
reg   [15:0] add_ln415_27_reg_11654_pp0_iter23_reg;
reg   [0:0] tmp_218_reg_11659;
reg   [0:0] tmp_218_reg_11659_pp0_iter23_reg;
wire   [14:0] trunc_ln799_28_fu_6222_p1;
reg   [14:0] trunc_ln799_28_reg_11666;
wire   [15:0] add_ln415_30_fu_6251_p2;
reg   [15:0] add_ln415_30_reg_11671;
reg   [15:0] add_ln415_30_reg_11671_pp0_iter23_reg;
reg   [0:0] tmp_236_reg_11676;
reg   [0:0] tmp_236_reg_11676_pp0_iter23_reg;
wire   [14:0] trunc_ln799_31_fu_6265_p1;
reg   [14:0] trunc_ln799_31_reg_11683;
wire   [15:0] add_ln415_31_fu_6294_p2;
reg   [15:0] add_ln415_31_reg_11688;
reg   [15:0] add_ln415_31_reg_11688_pp0_iter23_reg;
reg   [0:0] tmp_243_reg_11693;
reg   [0:0] tmp_243_reg_11693_pp0_iter23_reg;
wire   [14:0] trunc_ln799_32_fu_6308_p1;
reg   [14:0] trunc_ln799_32_reg_11700;
wire   [0:0] icmp_ln1049_fu_6312_p2;
reg   [0:0] icmp_ln1049_reg_11705;
wire   [0:0] icmp_ln777_fu_6317_p2;
reg   [0:0] icmp_ln777_reg_11712;
wire   [0:0] icmp_ln799_7_fu_6322_p2;
reg   [0:0] icmp_ln799_7_reg_11717;
wire   [0:0] icmp_ln1049_1_fu_6327_p2;
reg   [0:0] icmp_ln1049_1_reg_11722;
wire   [0:0] icmp_ln777_1_fu_6332_p2;
reg   [0:0] icmp_ln777_1_reg_11729;
wire   [0:0] icmp_ln799_8_fu_6337_p2;
reg   [0:0] icmp_ln799_8_reg_11734;
wire   [0:0] icmp_ln1049_2_fu_6342_p2;
reg   [0:0] icmp_ln1049_2_reg_11739;
wire   [0:0] icmp_ln777_2_fu_6347_p2;
reg   [0:0] icmp_ln777_2_reg_11746;
wire   [0:0] icmp_ln799_10_fu_6352_p2;
reg   [0:0] icmp_ln799_10_reg_11751;
wire   [0:0] icmp_ln1049_3_fu_6357_p2;
reg   [0:0] icmp_ln1049_3_reg_11756;
wire   [0:0] icmp_ln777_3_fu_6362_p2;
reg   [0:0] icmp_ln777_3_reg_11763;
wire   [0:0] icmp_ln799_11_fu_6367_p2;
reg   [0:0] icmp_ln799_11_reg_11768;
wire   [0:0] icmp_ln1049_4_fu_6372_p2;
reg   [0:0] icmp_ln1049_4_reg_11773;
wire   [0:0] icmp_ln777_4_fu_6377_p2;
reg   [0:0] icmp_ln777_4_reg_11780;
wire   [0:0] icmp_ln799_13_fu_6382_p2;
reg   [0:0] icmp_ln799_13_reg_11785;
wire   [0:0] icmp_ln1049_5_fu_6387_p2;
reg   [0:0] icmp_ln1049_5_reg_11790;
wire   [0:0] icmp_ln777_5_fu_6392_p2;
reg   [0:0] icmp_ln777_5_reg_11797;
wire   [0:0] icmp_ln799_14_fu_6397_p2;
reg   [0:0] icmp_ln799_14_reg_11802;
wire   [0:0] icmp_ln1049_6_fu_6402_p2;
reg   [0:0] icmp_ln1049_6_reg_11807;
wire   [0:0] icmp_ln777_6_fu_6407_p2;
reg   [0:0] icmp_ln777_6_reg_11814;
wire   [0:0] icmp_ln799_16_fu_6412_p2;
reg   [0:0] icmp_ln799_16_reg_11819;
wire   [0:0] icmp_ln1049_7_fu_6417_p2;
reg   [0:0] icmp_ln1049_7_reg_11824;
wire   [0:0] icmp_ln777_7_fu_6422_p2;
reg   [0:0] icmp_ln777_7_reg_11831;
wire   [0:0] icmp_ln799_17_fu_6427_p2;
reg   [0:0] icmp_ln799_17_reg_11836;
wire   [0:0] icmp_ln1049_8_fu_6432_p2;
reg   [0:0] icmp_ln1049_8_reg_11841;
wire   [0:0] icmp_ln777_8_fu_6437_p2;
reg   [0:0] icmp_ln777_8_reg_11848;
wire   [0:0] icmp_ln799_20_fu_6442_p2;
reg   [0:0] icmp_ln799_20_reg_11853;
wire   [0:0] icmp_ln1049_9_fu_6447_p2;
reg   [0:0] icmp_ln1049_9_reg_11858;
wire   [0:0] icmp_ln777_9_fu_6452_p2;
reg   [0:0] icmp_ln777_9_reg_11865;
wire   [0:0] icmp_ln799_21_fu_6457_p2;
reg   [0:0] icmp_ln799_21_reg_11870;
wire   [0:0] icmp_ln1049_10_fu_6462_p2;
reg   [0:0] icmp_ln1049_10_reg_11875;
wire   [0:0] icmp_ln777_10_fu_6467_p2;
reg   [0:0] icmp_ln777_10_reg_11882;
wire   [0:0] icmp_ln799_23_fu_6472_p2;
reg   [0:0] icmp_ln799_23_reg_11887;
wire   [0:0] icmp_ln1049_11_fu_6477_p2;
reg   [0:0] icmp_ln1049_11_reg_11892;
wire   [0:0] icmp_ln777_11_fu_6482_p2;
reg   [0:0] icmp_ln777_11_reg_11899;
wire   [0:0] icmp_ln799_24_fu_6487_p2;
reg   [0:0] icmp_ln799_24_reg_11904;
wire   [0:0] icmp_ln1049_12_fu_6492_p2;
reg   [0:0] icmp_ln1049_12_reg_11909;
wire   [0:0] icmp_ln777_12_fu_6497_p2;
reg   [0:0] icmp_ln777_12_reg_11916;
wire   [0:0] icmp_ln799_26_fu_6502_p2;
reg   [0:0] icmp_ln799_26_reg_11921;
wire   [0:0] icmp_ln1049_13_fu_6507_p2;
reg   [0:0] icmp_ln1049_13_reg_11926;
wire   [0:0] icmp_ln777_13_fu_6512_p2;
reg   [0:0] icmp_ln777_13_reg_11933;
wire   [0:0] icmp_ln799_27_fu_6517_p2;
reg   [0:0] icmp_ln799_27_reg_11938;
wire   [0:0] icmp_ln1049_14_fu_6522_p2;
reg   [0:0] icmp_ln1049_14_reg_11943;
wire   [0:0] icmp_ln777_14_fu_6527_p2;
reg   [0:0] icmp_ln777_14_reg_11950;
wire   [0:0] icmp_ln799_30_fu_6532_p2;
reg   [0:0] icmp_ln799_30_reg_11955;
wire   [0:0] icmp_ln1049_15_fu_6537_p2;
reg   [0:0] icmp_ln1049_15_reg_11960;
wire   [0:0] icmp_ln777_15_fu_6542_p2;
reg   [0:0] icmp_ln777_15_reg_11967;
wire   [0:0] icmp_ln799_31_fu_6547_p2;
reg   [0:0] icmp_ln799_31_reg_11972;
reg    grp_phase_sincos_LUT_fu_245_ap_start;
wire    grp_phase_sincos_LUT_fu_245_ap_done;
wire    grp_phase_sincos_LUT_fu_245_ap_idle;
wire    grp_phase_sincos_LUT_fu_245_ap_ready;
reg    grp_phase_sincos_LUT_fu_245_ap_ce;
wire   [20:0] grp_phase_sincos_LUT_fu_245_acc;
wire   [51:0] grp_phase_sincos_LUT_fu_245_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call13;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call13;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call13;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call13;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call13;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call13;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call13;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call13;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call13;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call13;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call13;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call13;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call13;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call13;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call13;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call13;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call13;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call13;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call13;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call13;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call13;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call13;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call13;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call13;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call13;
wire    ap_block_pp0_stage0_11001_ignoreCallOp35;
reg    grp_phase_sincos_LUT_fu_254_ap_start;
wire    grp_phase_sincos_LUT_fu_254_ap_done;
wire    grp_phase_sincos_LUT_fu_254_ap_idle;
wire    grp_phase_sincos_LUT_fu_254_ap_ready;
reg    grp_phase_sincos_LUT_fu_254_ap_ce;
wire   [20:0] grp_phase_sincos_LUT_fu_254_acc;
wire   [51:0] grp_phase_sincos_LUT_fu_254_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call202;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call202;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call202;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call202;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call202;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call202;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call202;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call202;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call202;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call202;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call202;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call202;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call202;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call202;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call202;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call202;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call202;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call202;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call202;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call202;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call202;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call202;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call202;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call202;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call202;
wire    ap_block_pp0_stage0_11001_ignoreCallOp39;
reg    grp_phase_sincos_LUT_fu_263_ap_start;
wire    grp_phase_sincos_LUT_fu_263_ap_done;
wire    grp_phase_sincos_LUT_fu_263_ap_idle;
wire    grp_phase_sincos_LUT_fu_263_ap_ready;
reg    grp_phase_sincos_LUT_fu_263_ap_ce;
wire   [20:0] grp_phase_sincos_LUT_fu_263_acc;
wire   [51:0] grp_phase_sincos_LUT_fu_263_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call391;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call391;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call391;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call391;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call391;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call391;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call391;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call391;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call391;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call391;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call391;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call391;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call391;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call391;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call391;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call391;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call391;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call391;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call391;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call391;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call391;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call391;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call391;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call391;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call391;
wire    ap_block_pp0_stage0_11001_ignoreCallOp43;
reg    grp_phase_sincos_LUT_fu_272_ap_start;
wire    grp_phase_sincos_LUT_fu_272_ap_done;
wire    grp_phase_sincos_LUT_fu_272_ap_idle;
wire    grp_phase_sincos_LUT_fu_272_ap_ready;
reg    grp_phase_sincos_LUT_fu_272_ap_ce;
wire   [20:0] grp_phase_sincos_LUT_fu_272_acc;
wire   [51:0] grp_phase_sincos_LUT_fu_272_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call580;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call580;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call580;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call580;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call580;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call580;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call580;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call580;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call580;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call580;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call580;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call580;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call580;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call580;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call580;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call580;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call580;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call580;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call580;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call580;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call580;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call580;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call580;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call580;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call580;
wire    ap_block_pp0_stage0_11001_ignoreCallOp47;
reg    grp_phase_sincos_LUT_fu_281_ap_start;
wire    grp_phase_sincos_LUT_fu_281_ap_done;
wire    grp_phase_sincos_LUT_fu_281_ap_idle;
wire    grp_phase_sincos_LUT_fu_281_ap_ready;
reg    grp_phase_sincos_LUT_fu_281_ap_ce;
wire   [20:0] grp_phase_sincos_LUT_fu_281_acc;
wire   [51:0] grp_phase_sincos_LUT_fu_281_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call769;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call769;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call769;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call769;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call769;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call769;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call769;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call769;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call769;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call769;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call769;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call769;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call769;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call769;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call769;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call769;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call769;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call769;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call769;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call769;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call769;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call769;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call769;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call769;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call769;
wire    ap_block_pp0_stage0_11001_ignoreCallOp51;
reg    grp_phase_sincos_LUT_fu_290_ap_start;
wire    grp_phase_sincos_LUT_fu_290_ap_done;
wire    grp_phase_sincos_LUT_fu_290_ap_idle;
wire    grp_phase_sincos_LUT_fu_290_ap_ready;
reg    grp_phase_sincos_LUT_fu_290_ap_ce;
wire   [20:0] grp_phase_sincos_LUT_fu_290_acc;
wire   [51:0] grp_phase_sincos_LUT_fu_290_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call958;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call958;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call958;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call958;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call958;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call958;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call958;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call958;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call958;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call958;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call958;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call958;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call958;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call958;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call958;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call958;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call958;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call958;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call958;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call958;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call958;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call958;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call958;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call958;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call958;
wire    ap_block_pp0_stage0_11001_ignoreCallOp55;
reg    grp_phase_sincos_LUT_fu_299_ap_start;
wire    grp_phase_sincos_LUT_fu_299_ap_done;
wire    grp_phase_sincos_LUT_fu_299_ap_idle;
wire    grp_phase_sincos_LUT_fu_299_ap_ready;
reg    grp_phase_sincos_LUT_fu_299_ap_ce;
wire   [20:0] grp_phase_sincos_LUT_fu_299_acc;
wire   [51:0] grp_phase_sincos_LUT_fu_299_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call1147;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call1147;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call1147;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call1147;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call1147;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call1147;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call1147;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call1147;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call1147;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call1147;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call1147;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call1147;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call1147;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call1147;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call1147;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call1147;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call1147;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call1147;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call1147;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call1147;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call1147;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call1147;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call1147;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call1147;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call1147;
wire    ap_block_pp0_stage0_11001_ignoreCallOp59;
reg    grp_phase_sincos_LUT_fu_308_ap_start;
wire    grp_phase_sincos_LUT_fu_308_ap_done;
wire    grp_phase_sincos_LUT_fu_308_ap_idle;
wire    grp_phase_sincos_LUT_fu_308_ap_ready;
reg    grp_phase_sincos_LUT_fu_308_ap_ce;
wire   [20:0] grp_phase_sincos_LUT_fu_308_acc;
wire   [51:0] grp_phase_sincos_LUT_fu_308_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call1336;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call1336;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call1336;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call1336;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call1336;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call1336;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call1336;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call1336;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call1336;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call1336;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call1336;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call1336;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call1336;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call1336;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call1336;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call1336;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call1336;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call1336;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call1336;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call1336;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call1336;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call1336;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call1336;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call1336;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call1336;
wire    ap_block_pp0_stage0_11001_ignoreCallOp63;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln573_fu_317_p1;
wire  signed [42:0] shl_ln_fu_976_p3;
wire  signed [42:0] shl_ln737_4_fu_987_p3;
wire  signed [42:0] shl_ln737_8_fu_998_p3;
wire  signed [42:0] shl_ln737_11_fu_1009_p3;
wire  signed [42:0] shl_ln737_15_fu_1020_p3;
wire  signed [42:0] shl_ln737_19_fu_1031_p3;
wire  signed [42:0] shl_ln737_23_fu_1042_p3;
wire  signed [42:0] shl_ln737_27_fu_1053_p3;
wire  signed [42:0] shl_ln737_1_fu_1229_p3;
wire  signed [43:0] sext_ln712_3_fu_1236_p1;
wire  signed [43:0] sext_ln712_1_fu_1240_p1;
wire  signed [42:0] sext_ln1245_fu_1243_p1;
wire   [43:0] add_ln1245_fu_1246_p2;
wire  signed [42:0] shl_ln737_5_fu_1284_p3;
wire  signed [43:0] sext_ln712_8_fu_1291_p1;
wire  signed [43:0] sext_ln712_9_fu_1295_p1;
wire  signed [42:0] sext_ln1245_1_fu_1298_p1;
wire   [43:0] add_ln1245_2_fu_1301_p2;
wire  signed [42:0] shl_ln737_9_fu_1339_p3;
wire  signed [43:0] sext_ln712_14_fu_1346_p1;
wire  signed [43:0] sext_ln712_15_fu_1350_p1;
wire  signed [42:0] sext_ln1245_2_fu_1353_p1;
wire   [43:0] add_ln1245_4_fu_1356_p2;
wire  signed [42:0] shl_ln737_12_fu_1394_p3;
wire  signed [43:0] sext_ln712_20_fu_1401_p1;
wire  signed [43:0] sext_ln712_21_fu_1405_p1;
wire  signed [42:0] sext_ln1245_3_fu_1408_p1;
wire   [43:0] add_ln1245_6_fu_1411_p2;
wire  signed [42:0] shl_ln737_16_fu_1449_p3;
wire  signed [43:0] sext_ln712_26_fu_1456_p1;
wire  signed [43:0] sext_ln712_27_fu_1460_p1;
wire  signed [42:0] sext_ln1245_4_fu_1463_p1;
wire   [43:0] add_ln1245_8_fu_1466_p2;
wire  signed [42:0] shl_ln737_20_fu_1504_p3;
wire  signed [43:0] sext_ln712_32_fu_1511_p1;
wire  signed [43:0] sext_ln712_33_fu_1515_p1;
wire  signed [42:0] sext_ln1245_5_fu_1518_p1;
wire   [43:0] add_ln1245_10_fu_1521_p2;
wire  signed [42:0] shl_ln737_24_fu_1559_p3;
wire  signed [43:0] sext_ln712_38_fu_1566_p1;
wire  signed [43:0] sext_ln712_39_fu_1570_p1;
wire  signed [42:0] sext_ln1245_6_fu_1573_p1;
wire   [43:0] add_ln1245_12_fu_1576_p2;
wire  signed [42:0] shl_ln737_28_fu_1614_p3;
wire  signed [43:0] sext_ln712_44_fu_1621_p1;
wire  signed [43:0] sext_ln712_45_fu_1625_p1;
wire  signed [42:0] sext_ln1245_7_fu_1628_p1;
wire   [43:0] add_ln1245_14_fu_1631_p2;
wire   [0:0] tmp_8_fu_1673_p3;
wire   [0:0] or_ln412_fu_1687_p2;
wire   [0:0] tmp_11_fu_1680_p3;
wire   [0:0] and_ln412_fu_1692_p2;
wire   [17:0] trunc_ln2_fu_1664_p4;
wire   [17:0] zext_ln415_fu_1698_p1;
wire   [0:0] tmp_19_fu_1729_p3;
wire   [0:0] or_ln412_1_fu_1743_p2;
wire   [0:0] tmp_21_fu_1736_p3;
wire   [0:0] and_ln412_1_fu_1748_p2;
wire   [17:0] trunc_ln717_1_fu_1720_p4;
wire   [17:0] zext_ln415_1_fu_1754_p1;
wire   [0:0] tmp_59_fu_1785_p3;
wire   [0:0] or_ln412_10_fu_1799_p2;
wire   [0:0] tmp_61_fu_1792_p3;
wire   [0:0] and_ln412_4_fu_1804_p2;
wire   [17:0] trunc_ln717_4_fu_1776_p4;
wire   [17:0] zext_ln415_8_fu_1810_p1;
wire   [0:0] tmp_66_fu_1841_p3;
wire   [0:0] or_ln412_11_fu_1855_p2;
wire   [0:0] tmp_67_fu_1848_p3;
wire   [0:0] and_ln412_5_fu_1860_p2;
wire   [17:0] trunc_ln717_5_fu_1832_p4;
wire   [17:0] zext_ln415_9_fu_1866_p1;
wire   [0:0] tmp_94_fu_1897_p3;
wire   [0:0] or_ln412_2_fu_1911_p2;
wire   [0:0] tmp_95_fu_1904_p3;
wire   [0:0] and_ln412_8_fu_1916_p2;
wire   [17:0] trunc_ln717_8_fu_1888_p4;
wire   [17:0] zext_ln415_12_fu_1922_p1;
wire   [0:0] tmp_103_fu_1953_p3;
wire   [0:0] or_ln412_14_fu_1967_p2;
wire   [0:0] tmp_104_fu_1960_p3;
wire   [0:0] and_ln412_9_fu_1972_p2;
wire   [17:0] trunc_ln717_9_fu_1944_p4;
wire   [17:0] zext_ln415_13_fu_1978_p1;
wire   [0:0] tmp_123_fu_2009_p3;
wire   [0:0] or_ln412_3_fu_2023_p2;
wire   [0:0] tmp_124_fu_2016_p3;
wire   [0:0] and_ln412_12_fu_2028_p2;
wire   [17:0] trunc_ln717_11_fu_2000_p4;
wire   [17:0] zext_ln415_16_fu_2034_p1;
wire   [0:0] tmp_128_fu_2065_p3;
wire   [0:0] or_ln412_17_fu_2079_p2;
wire   [0:0] tmp_129_fu_2072_p3;
wire   [0:0] and_ln412_13_fu_2084_p2;
wire   [17:0] trunc_ln717_12_fu_2056_p4;
wire   [17:0] zext_ln415_17_fu_2090_p1;
wire   [0:0] tmp_148_fu_2121_p3;
wire   [0:0] or_ln412_4_fu_2135_p2;
wire   [0:0] tmp_149_fu_2128_p3;
wire   [0:0] and_ln412_16_fu_2140_p2;
wire   [17:0] trunc_ln717_15_fu_2112_p4;
wire   [17:0] zext_ln415_4_fu_2146_p1;
wire   [0:0] tmp_153_fu_2177_p3;
wire   [0:0] or_ln412_20_fu_2191_p2;
wire   [0:0] tmp_154_fu_2184_p3;
wire   [0:0] and_ln412_17_fu_2196_p2;
wire   [17:0] trunc_ln717_16_fu_2168_p4;
wire   [17:0] zext_ln415_20_fu_2202_p1;
wire   [0:0] tmp_173_fu_2233_p3;
wire   [0:0] or_ln412_5_fu_2247_p2;
wire   [0:0] tmp_174_fu_2240_p3;
wire   [0:0] and_ln412_20_fu_2252_p2;
wire   [17:0] trunc_ln717_19_fu_2224_p4;
wire   [17:0] zext_ln415_5_fu_2258_p1;
wire   [0:0] tmp_178_fu_2289_p3;
wire   [0:0] or_ln412_23_fu_2303_p2;
wire   [0:0] tmp_179_fu_2296_p3;
wire   [0:0] and_ln412_21_fu_2308_p2;
wire   [17:0] trunc_ln717_20_fu_2280_p4;
wire   [17:0] zext_ln415_23_fu_2314_p1;
wire   [0:0] tmp_198_fu_2345_p3;
wire   [0:0] or_ln412_6_fu_2359_p2;
wire   [0:0] tmp_199_fu_2352_p3;
wire   [0:0] and_ln412_24_fu_2364_p2;
wire   [17:0] trunc_ln717_23_fu_2336_p4;
wire   [17:0] zext_ln415_6_fu_2370_p1;
wire   [0:0] tmp_203_fu_2401_p3;
wire   [0:0] or_ln412_26_fu_2415_p2;
wire   [0:0] tmp_204_fu_2408_p3;
wire   [0:0] and_ln412_25_fu_2420_p2;
wire   [17:0] trunc_ln717_24_fu_2392_p4;
wire   [17:0] zext_ln415_26_fu_2426_p1;
wire   [0:0] tmp_223_fu_2457_p3;
wire   [0:0] or_ln412_7_fu_2471_p2;
wire   [0:0] tmp_224_fu_2464_p3;
wire   [0:0] and_ln412_28_fu_2476_p2;
wire   [17:0] trunc_ln717_27_fu_2448_p4;
wire   [17:0] zext_ln415_7_fu_2482_p1;
wire   [0:0] tmp_228_fu_2513_p3;
wire   [0:0] or_ln412_29_fu_2527_p2;
wire   [0:0] tmp_229_fu_2520_p3;
wire   [0:0] and_ln412_29_fu_2532_p2;
wire   [17:0] trunc_ln717_28_fu_2504_p4;
wire   [17:0] zext_ln415_29_fu_2538_p1;
wire   [0:0] xor_ln416_fu_2640_p2;
wire   [0:0] and_ln416_fu_2645_p2;
wire   [0:0] xor_ln780_fu_2650_p2;
wire   [0:0] xor_ln790_fu_2669_p2;
wire   [0:0] select_ln787_fu_2655_p3;
wire   [0:0] xor_ln794_fu_2679_p2;
wire   [0:0] or_ln794_fu_2685_p2;
wire   [0:0] select_ln789_fu_2662_p3;
wire   [0:0] and_ln795_fu_2696_p2;
wire   [0:0] xor_ln795_fu_2701_p2;
wire   [0:0] or_ln790_fu_2674_p2;
wire   [0:0] or_ln797_1_fu_2707_p2;
wire   [0:0] and_ln797_fu_2712_p2;
wire   [0:0] and_ln794_fu_2690_p2;
wire   [0:0] and_ln797_1_fu_2718_p2;
wire   [0:0] or_ln384_fu_2731_p2;
wire   [17:0] select_ln384_fu_2723_p3;
wire   [0:0] xor_ln416_1_fu_2744_p2;
wire   [0:0] and_ln416_1_fu_2749_p2;
wire   [0:0] xor_ln780_1_fu_2754_p2;
wire   [0:0] xor_ln790_1_fu_2773_p2;
wire   [0:0] select_ln787_1_fu_2759_p3;
wire   [0:0] xor_ln794_4_fu_2783_p2;
wire   [0:0] or_ln794_1_fu_2789_p2;
wire   [0:0] select_ln789_1_fu_2766_p3;
wire   [0:0] and_ln795_2_fu_2800_p2;
wire   [0:0] xor_ln795_4_fu_2805_p2;
wire   [0:0] or_ln790_1_fu_2778_p2;
wire   [0:0] or_ln797_fu_2811_p2;
wire   [0:0] and_ln797_2_fu_2816_p2;
wire   [0:0] and_ln794_1_fu_2794_p2;
wire   [0:0] and_ln797_3_fu_2822_p2;
wire   [0:0] or_ln384_1_fu_2835_p2;
wire   [17:0] select_ln384_5_fu_2827_p3;
wire   [0:0] xor_ln416_8_fu_2848_p2;
wire   [0:0] and_ln416_4_fu_2853_p2;
wire   [0:0] xor_ln780_2_fu_2858_p2;
wire   [0:0] xor_ln790_8_fu_2877_p2;
wire   [0:0] select_ln787_4_fu_2863_p3;
wire   [0:0] xor_ln794_1_fu_2887_p2;
wire   [0:0] or_ln794_8_fu_2893_p2;
wire   [0:0] select_ln789_4_fu_2870_p3;
wire   [0:0] and_ln795_1_fu_2904_p2;
wire   [0:0] xor_ln795_1_fu_2909_p2;
wire   [0:0] or_ln790_8_fu_2882_p2;
wire   [0:0] or_ln797_4_fu_2915_p2;
wire   [0:0] and_ln797_8_fu_2920_p2;
wire   [0:0] and_ln794_4_fu_2898_p2;
wire   [0:0] and_ln797_9_fu_2926_p2;
wire   [0:0] or_ln384_4_fu_2939_p2;
wire   [17:0] select_ln384_12_fu_2931_p3;
wire   [0:0] xor_ln416_9_fu_2952_p2;
wire   [0:0] and_ln416_5_fu_2957_p2;
wire   [0:0] xor_ln780_3_fu_2962_p2;
wire   [0:0] xor_ln790_9_fu_2981_p2;
wire   [0:0] select_ln787_5_fu_2967_p3;
wire   [0:0] xor_ln794_9_fu_2991_p2;
wire   [0:0] or_ln794_9_fu_2997_p2;
wire   [0:0] select_ln789_5_fu_2974_p3;
wire   [0:0] and_ln795_8_fu_3008_p2;
wire   [0:0] xor_ln795_8_fu_3013_p2;
wire   [0:0] or_ln790_9_fu_2986_p2;
wire   [0:0] or_ln797_5_fu_3019_p2;
wire   [0:0] and_ln797_10_fu_3024_p2;
wire   [0:0] and_ln794_5_fu_3002_p2;
wire   [0:0] and_ln797_11_fu_3030_p2;
wire   [0:0] or_ln384_5_fu_3043_p2;
wire   [17:0] select_ln384_13_fu_3035_p3;
wire   [0:0] xor_ln416_12_fu_3056_p2;
wire   [0:0] and_ln416_8_fu_3061_p2;
wire   [0:0] xor_ln780_4_fu_3066_p2;
wire   [0:0] xor_ln790_12_fu_3085_p2;
wire   [0:0] select_ln787_8_fu_3071_p3;
wire   [0:0] xor_ln794_2_fu_3095_p2;
wire   [0:0] or_ln794_12_fu_3101_p2;
wire   [0:0] select_ln789_8_fu_3078_p3;
wire   [0:0] and_ln795_11_fu_3112_p2;
wire   [0:0] xor_ln795_2_fu_3117_p2;
wire   [0:0] or_ln790_2_fu_3090_p2;
wire   [0:0] or_ln797_8_fu_3123_p2;
wire   [0:0] and_ln797_16_fu_3128_p2;
wire   [0:0] and_ln794_8_fu_3106_p2;
wire   [0:0] and_ln797_17_fu_3134_p2;
wire   [0:0] or_ln384_8_fu_3147_p2;
wire   [17:0] select_ln384_19_fu_3139_p3;
wire   [0:0] xor_ln416_13_fu_3160_p2;
wire   [0:0] and_ln416_9_fu_3165_p2;
wire   [0:0] xor_ln780_5_fu_3170_p2;
wire   [0:0] xor_ln790_13_fu_3189_p2;
wire   [0:0] select_ln787_9_fu_3175_p3;
wire   [0:0] xor_ln794_14_fu_3199_p2;
wire   [0:0] or_ln794_13_fu_3205_p2;
wire   [0:0] select_ln789_9_fu_3182_p3;
wire   [0:0] and_ln795_12_fu_3216_p2;
wire   [0:0] xor_ln795_11_fu_3221_p2;
wire   [0:0] or_ln790_10_fu_3194_p2;
wire   [0:0] or_ln797_9_fu_3227_p2;
wire   [0:0] and_ln797_18_fu_3232_p2;
wire   [0:0] and_ln794_9_fu_3210_p2;
wire   [0:0] and_ln797_19_fu_3238_p2;
wire   [0:0] or_ln384_9_fu_3251_p2;
wire   [17:0] select_ln384_20_fu_3243_p3;
wire   [0:0] xor_ln416_16_fu_3264_p2;
wire   [0:0] and_ln416_12_fu_3269_p2;
wire   [0:0] xor_ln780_6_fu_3274_p2;
wire   [0:0] xor_ln790_16_fu_3293_p2;
wire   [0:0] select_ln787_12_fu_3279_p3;
wire   [0:0] xor_ln794_3_fu_3303_p2;
wire   [0:0] or_ln794_16_fu_3309_p2;
wire   [0:0] select_ln789_12_fu_3286_p3;
wire   [0:0] and_ln795_3_fu_3320_p2;
wire   [0:0] xor_ln795_3_fu_3325_p2;
wire   [0:0] or_ln790_3_fu_3298_p2;
wire   [0:0] or_ln797_12_fu_3331_p2;
wire   [0:0] and_ln797_24_fu_3336_p2;
wire   [0:0] and_ln794_12_fu_3314_p2;
wire   [0:0] and_ln797_25_fu_3342_p2;
wire   [0:0] or_ln384_12_fu_3355_p2;
wire   [17:0] select_ln384_26_fu_3347_p3;
wire   [0:0] xor_ln416_17_fu_3368_p2;
wire   [0:0] and_ln416_13_fu_3373_p2;
wire   [0:0] xor_ln780_7_fu_3378_p2;
wire   [0:0] xor_ln790_17_fu_3397_p2;
wire   [0:0] select_ln787_13_fu_3383_p3;
wire   [0:0] xor_ln794_19_fu_3407_p2;
wire   [0:0] or_ln794_17_fu_3413_p2;
wire   [0:0] select_ln789_13_fu_3390_p3;
wire   [0:0] and_ln795_15_fu_3424_p2;
wire   [0:0] xor_ln795_14_fu_3429_p2;
wire   [0:0] or_ln790_11_fu_3402_p2;
wire   [0:0] or_ln797_13_fu_3435_p2;
wire   [0:0] and_ln797_26_fu_3440_p2;
wire   [0:0] and_ln794_13_fu_3418_p2;
wire   [0:0] and_ln797_27_fu_3446_p2;
wire   [0:0] or_ln384_13_fu_3459_p2;
wire   [17:0] select_ln384_27_fu_3451_p3;
wire   [0:0] xor_ln416_4_fu_3472_p2;
wire   [0:0] and_ln416_16_fu_3477_p2;
wire   [0:0] xor_ln780_8_fu_3482_p2;
wire   [0:0] xor_ln790_4_fu_3501_p2;
wire   [0:0] select_ln787_16_fu_3487_p3;
wire   [0:0] xor_ln794_24_fu_3511_p2;
wire   [0:0] or_ln794_4_fu_3517_p2;
wire   [0:0] select_ln789_16_fu_3494_p3;
wire   [0:0] and_ln795_18_fu_3528_p2;
wire   [0:0] xor_ln795_17_fu_3533_p2;
wire   [0:0] or_ln790_4_fu_3506_p2;
wire   [0:0] or_ln797_16_fu_3539_p2;
wire   [0:0] and_ln797_32_fu_3544_p2;
wire   [0:0] and_ln794_16_fu_3522_p2;
wire   [0:0] and_ln797_33_fu_3550_p2;
wire   [0:0] or_ln384_16_fu_3563_p2;
wire   [17:0] select_ln384_33_fu_3555_p3;
wire   [0:0] xor_ln416_20_fu_3576_p2;
wire   [0:0] and_ln416_17_fu_3581_p2;
wire   [0:0] xor_ln780_9_fu_3586_p2;
wire   [0:0] xor_ln790_20_fu_3605_p2;
wire   [0:0] select_ln787_17_fu_3591_p3;
wire   [0:0] xor_ln794_25_fu_3615_p2;
wire   [0:0] or_ln794_20_fu_3621_p2;
wire   [0:0] select_ln789_17_fu_3598_p3;
wire   [0:0] and_ln795_19_fu_3632_p2;
wire   [0:0] xor_ln795_18_fu_3637_p2;
wire   [0:0] or_ln790_12_fu_3610_p2;
wire   [0:0] or_ln797_17_fu_3643_p2;
wire   [0:0] and_ln797_34_fu_3648_p2;
wire   [0:0] and_ln794_17_fu_3626_p2;
wire   [0:0] and_ln797_35_fu_3654_p2;
wire   [0:0] or_ln384_17_fu_3667_p2;
wire   [17:0] select_ln384_35_fu_3659_p3;
wire   [0:0] xor_ln416_5_fu_3680_p2;
wire   [0:0] and_ln416_20_fu_3685_p2;
wire   [0:0] xor_ln780_10_fu_3690_p2;
wire   [0:0] xor_ln790_5_fu_3709_p2;
wire   [0:0] select_ln787_20_fu_3695_p3;
wire   [0:0] xor_ln794_30_fu_3719_p2;
wire   [0:0] or_ln794_5_fu_3725_p2;
wire   [0:0] select_ln789_20_fu_3702_p3;
wire   [0:0] and_ln795_5_fu_3736_p2;
wire   [0:0] xor_ln795_21_fu_3741_p2;
wire   [0:0] or_ln790_5_fu_3714_p2;
wire   [0:0] or_ln797_20_fu_3747_p2;
wire   [0:0] and_ln797_40_fu_3752_p2;
wire   [0:0] and_ln794_20_fu_3730_p2;
wire   [0:0] and_ln797_41_fu_3758_p2;
wire   [0:0] or_ln384_20_fu_3771_p2;
wire   [17:0] select_ln384_41_fu_3763_p3;
wire   [0:0] xor_ln416_23_fu_3784_p2;
wire   [0:0] and_ln416_21_fu_3789_p2;
wire   [0:0] xor_ln780_11_fu_3794_p2;
wire   [0:0] xor_ln790_23_fu_3813_p2;
wire   [0:0] select_ln787_21_fu_3799_p3;
wire   [0:0] xor_ln794_31_fu_3823_p2;
wire   [0:0] or_ln794_23_fu_3829_p2;
wire   [0:0] select_ln789_21_fu_3806_p3;
wire   [0:0] and_ln795_22_fu_3840_p2;
wire   [0:0] xor_ln795_22_fu_3845_p2;
wire   [0:0] or_ln790_13_fu_3818_p2;
wire   [0:0] or_ln797_21_fu_3851_p2;
wire   [0:0] and_ln797_42_fu_3856_p2;
wire   [0:0] and_ln794_21_fu_3834_p2;
wire   [0:0] and_ln797_43_fu_3862_p2;
wire   [0:0] or_ln384_21_fu_3875_p2;
wire   [17:0] select_ln384_43_fu_3867_p3;
wire   [0:0] xor_ln416_6_fu_3888_p2;
wire   [0:0] and_ln416_24_fu_3893_p2;
wire   [0:0] xor_ln780_12_fu_3898_p2;
wire   [0:0] xor_ln790_6_fu_3917_p2;
wire   [0:0] select_ln787_24_fu_3903_p3;
wire   [0:0] xor_ln794_36_fu_3927_p2;
wire   [0:0] or_ln794_6_fu_3933_p2;
wire   [0:0] select_ln789_24_fu_3910_p3;
wire   [0:0] and_ln795_25_fu_3944_p2;
wire   [0:0] xor_ln795_25_fu_3949_p2;
wire   [0:0] or_ln790_6_fu_3922_p2;
wire   [0:0] or_ln797_24_fu_3955_p2;
wire   [0:0] and_ln797_48_fu_3960_p2;
wire   [0:0] and_ln794_24_fu_3938_p2;
wire   [0:0] and_ln797_49_fu_3966_p2;
wire   [0:0] or_ln384_24_fu_3979_p2;
wire   [17:0] select_ln384_49_fu_3971_p3;
wire   [0:0] xor_ln416_26_fu_3992_p2;
wire   [0:0] and_ln416_25_fu_3997_p2;
wire   [0:0] xor_ln780_13_fu_4002_p2;
wire   [0:0] xor_ln790_26_fu_4021_p2;
wire   [0:0] select_ln787_25_fu_4007_p3;
wire   [0:0] xor_ln794_37_fu_4031_p2;
wire   [0:0] or_ln794_26_fu_4037_p2;
wire   [0:0] select_ln789_25_fu_4014_p3;
wire   [0:0] and_ln795_26_fu_4048_p2;
wire   [0:0] xor_ln795_26_fu_4053_p2;
wire   [0:0] or_ln790_14_fu_4026_p2;
wire   [0:0] or_ln797_25_fu_4059_p2;
wire   [0:0] and_ln797_50_fu_4064_p2;
wire   [0:0] and_ln794_25_fu_4042_p2;
wire   [0:0] and_ln797_51_fu_4070_p2;
wire   [0:0] or_ln384_25_fu_4083_p2;
wire   [17:0] select_ln384_51_fu_4075_p3;
wire   [0:0] xor_ln416_7_fu_4096_p2;
wire   [0:0] and_ln416_28_fu_4101_p2;
wire   [0:0] xor_ln780_14_fu_4106_p2;
wire   [0:0] xor_ln790_7_fu_4125_p2;
wire   [0:0] select_ln787_28_fu_4111_p3;
wire   [0:0] xor_ln794_42_fu_4135_p2;
wire   [0:0] or_ln794_7_fu_4141_p2;
wire   [0:0] select_ln789_28_fu_4118_p3;
wire   [0:0] and_ln795_7_fu_4152_p2;
wire   [0:0] xor_ln795_7_fu_4157_p2;
wire   [0:0] or_ln790_7_fu_4130_p2;
wire   [0:0] or_ln797_28_fu_4163_p2;
wire   [0:0] and_ln797_56_fu_4168_p2;
wire   [0:0] and_ln794_28_fu_4146_p2;
wire   [0:0] and_ln797_57_fu_4174_p2;
wire   [0:0] or_ln384_28_fu_4187_p2;
wire   [17:0] select_ln384_57_fu_4179_p3;
wire   [0:0] xor_ln416_29_fu_4200_p2;
wire   [0:0] and_ln416_29_fu_4205_p2;
wire   [0:0] xor_ln780_15_fu_4210_p2;
wire   [0:0] xor_ln790_29_fu_4229_p2;
wire   [0:0] select_ln787_29_fu_4215_p3;
wire   [0:0] xor_ln794_43_fu_4239_p2;
wire   [0:0] or_ln794_29_fu_4245_p2;
wire   [0:0] select_ln789_29_fu_4222_p3;
wire   [0:0] and_ln795_29_fu_4256_p2;
wire   [0:0] xor_ln795_29_fu_4261_p2;
wire   [0:0] or_ln790_15_fu_4234_p2;
wire   [0:0] or_ln797_29_fu_4267_p2;
wire   [0:0] and_ln797_58_fu_4272_p2;
wire   [0:0] and_ln794_29_fu_4250_p2;
wire   [0:0] and_ln797_59_fu_4278_p2;
wire   [0:0] or_ln384_29_fu_4291_p2;
wire   [17:0] select_ln384_58_fu_4283_p3;
wire  signed [33:0] grp_fu_8946_p2;
wire  signed [33:0] grp_fu_8959_p2;
wire  signed [33:0] grp_fu_8972_p2;
wire  signed [33:0] grp_fu_8985_p2;
wire  signed [33:0] grp_fu_8998_p2;
wire  signed [33:0] grp_fu_9011_p2;
wire  signed [33:0] grp_fu_9024_p2;
wire  signed [33:0] grp_fu_9037_p2;
wire   [32:0] shl_ln737_2_fu_4427_p3;
wire  signed [34:0] sext_ln736_fu_4424_p1;
wire  signed [34:0] sext_ln1246_fu_4434_p1;
wire   [32:0] shl_ln737_3_fu_4462_p3;
wire  signed [34:0] sext_ln1246_1_fu_4469_p1;
wire   [32:0] shl_ln737_6_fu_4499_p3;
wire  signed [34:0] sext_ln736_1_fu_4496_p1;
wire  signed [34:0] sext_ln1246_2_fu_4506_p1;
wire   [32:0] shl_ln737_7_fu_4534_p3;
wire  signed [34:0] sext_ln1246_3_fu_4541_p1;
wire   [32:0] shl_ln737_s_fu_4571_p3;
wire  signed [34:0] sext_ln736_2_fu_4568_p1;
wire  signed [34:0] sext_ln1246_4_fu_4578_p1;
wire   [32:0] shl_ln737_10_fu_4606_p3;
wire  signed [34:0] sext_ln1246_5_fu_4613_p1;
wire   [32:0] shl_ln737_13_fu_4643_p3;
wire  signed [34:0] sext_ln736_3_fu_4640_p1;
wire  signed [34:0] sext_ln1246_6_fu_4650_p1;
wire   [32:0] shl_ln737_14_fu_4678_p3;
wire  signed [34:0] sext_ln1246_7_fu_4685_p1;
wire   [32:0] shl_ln737_17_fu_4715_p3;
wire  signed [34:0] sext_ln736_4_fu_4712_p1;
wire  signed [34:0] sext_ln1246_8_fu_4722_p1;
wire   [32:0] shl_ln737_18_fu_4750_p3;
wire  signed [34:0] sext_ln1246_9_fu_4757_p1;
wire   [32:0] shl_ln737_21_fu_4787_p3;
wire  signed [34:0] sext_ln736_5_fu_4784_p1;
wire  signed [34:0] sext_ln1246_10_fu_4794_p1;
wire   [32:0] shl_ln737_22_fu_4822_p3;
wire  signed [34:0] sext_ln1246_11_fu_4829_p1;
wire   [32:0] shl_ln737_25_fu_4859_p3;
wire  signed [34:0] sext_ln736_6_fu_4856_p1;
wire  signed [34:0] sext_ln1246_12_fu_4866_p1;
wire   [32:0] shl_ln737_26_fu_4894_p3;
wire  signed [34:0] sext_ln1246_13_fu_4901_p1;
wire   [32:0] shl_ln737_29_fu_4931_p3;
wire  signed [34:0] sext_ln736_7_fu_4928_p1;
wire  signed [34:0] sext_ln1246_14_fu_4938_p1;
wire   [32:0] shl_ln737_30_fu_4966_p3;
wire  signed [34:0] sext_ln1246_15_fu_4973_p1;
wire   [0:0] trunc_ln412_fu_5007_p1;
wire   [0:0] tmp_29_fu_5000_p3;
wire   [14:0] tmp_7_fu_5016_p4;
wire   [0:0] or_ln412_31_fu_5010_p2;
wire   [15:0] or_ln412_8_fu_5025_p3;
wire   [0:0] trunc_ln412_1_fu_5046_p1;
wire   [0:0] tmp_43_fu_5039_p3;
wire   [14:0] tmp_1_fu_5055_p4;
wire   [0:0] or_ln412_32_fu_5049_p2;
wire   [15:0] or_ln412_9_fu_5064_p3;
wire   [0:0] trunc_ln412_2_fu_5085_p1;
wire   [0:0] tmp_71_fu_5078_p3;
wire   [14:0] tmp_5_fu_5094_p4;
wire   [0:0] or_ln412_33_fu_5088_p2;
wire   [15:0] or_ln412_s_fu_5103_p3;
wire   [0:0] trunc_ln412_3_fu_5124_p1;
wire   [0:0] tmp_78_fu_5117_p3;
wire   [14:0] tmp_12_fu_5133_p4;
wire   [0:0] or_ln412_34_fu_5127_p2;
wire   [15:0] or_ln412_12_fu_5142_p3;
wire   [0:0] trunc_ln412_4_fu_5163_p1;
wire   [0:0] tmp_108_fu_5156_p3;
wire   [14:0] tmp_16_fu_5172_p4;
wire   [0:0] or_ln412_35_fu_5166_p2;
wire   [15:0] or_ln412_13_fu_5181_p3;
wire   [0:0] trunc_ln412_5_fu_5202_p1;
wire   [0:0] tmp_115_fu_5195_p3;
wire   [14:0] tmp_20_fu_5211_p4;
wire   [0:0] or_ln412_36_fu_5205_p2;
wire   [15:0] or_ln412_15_fu_5220_p3;
wire   [0:0] trunc_ln412_6_fu_5241_p1;
wire   [0:0] tmp_133_fu_5234_p3;
wire   [14:0] tmp_24_fu_5250_p4;
wire   [0:0] or_ln412_37_fu_5244_p2;
wire   [15:0] or_ln412_16_fu_5259_p3;
wire   [0:0] trunc_ln412_7_fu_5280_p1;
wire   [0:0] tmp_140_fu_5273_p3;
wire   [14:0] tmp_28_fu_5289_p4;
wire   [0:0] or_ln412_38_fu_5283_p2;
wire   [15:0] or_ln412_18_fu_5298_p3;
wire   [0:0] trunc_ln412_8_fu_5319_p1;
wire   [0:0] tmp_158_fu_5312_p3;
wire   [14:0] tmp_32_fu_5328_p4;
wire   [0:0] or_ln412_39_fu_5322_p2;
wire   [15:0] or_ln412_19_fu_5337_p3;
wire   [0:0] trunc_ln412_9_fu_5358_p1;
wire   [0:0] tmp_165_fu_5351_p3;
wire   [14:0] tmp_36_fu_5367_p4;
wire   [0:0] or_ln412_40_fu_5361_p2;
wire   [15:0] or_ln412_21_fu_5376_p3;
wire   [0:0] trunc_ln412_10_fu_5397_p1;
wire   [0:0] tmp_183_fu_5390_p3;
wire   [14:0] tmp_40_fu_5406_p4;
wire   [0:0] or_ln412_41_fu_5400_p2;
wire   [15:0] or_ln412_22_fu_5415_p3;
wire   [0:0] trunc_ln412_11_fu_5436_p1;
wire   [0:0] tmp_190_fu_5429_p3;
wire   [14:0] tmp_44_fu_5445_p4;
wire   [0:0] or_ln412_42_fu_5439_p2;
wire   [15:0] or_ln412_24_fu_5454_p3;
wire   [0:0] trunc_ln412_12_fu_5475_p1;
wire   [0:0] tmp_208_fu_5468_p3;
wire   [14:0] tmp_48_fu_5484_p4;
wire   [0:0] or_ln412_43_fu_5478_p2;
wire   [15:0] or_ln412_25_fu_5493_p3;
wire   [0:0] trunc_ln412_13_fu_5514_p1;
wire   [0:0] tmp_215_fu_5507_p3;
wire   [14:0] tmp_52_fu_5523_p4;
wire   [0:0] or_ln412_44_fu_5517_p2;
wire   [15:0] or_ln412_27_fu_5532_p3;
wire   [0:0] trunc_ln412_14_fu_5553_p1;
wire   [0:0] tmp_233_fu_5546_p3;
wire   [14:0] tmp_56_fu_5562_p4;
wire   [0:0] or_ln412_45_fu_5556_p2;
wire   [15:0] or_ln412_28_fu_5571_p3;
wire   [0:0] trunc_ln412_15_fu_5592_p1;
wire   [0:0] tmp_240_fu_5585_p3;
wire   [14:0] tmp_60_fu_5601_p4;
wire   [0:0] or_ln412_46_fu_5595_p2;
wire   [15:0] or_ln412_30_fu_5610_p3;
wire   [0:0] tmp_31_fu_5633_p3;
wire   [0:0] and_ln412_2_fu_5640_p2;
wire   [15:0] trunc_ln717_2_fu_5624_p4;
wire   [15:0] zext_ln415_2_fu_5645_p1;
wire   [0:0] tmp_45_fu_5676_p3;
wire   [0:0] and_ln412_3_fu_5683_p2;
wire   [15:0] trunc_ln717_3_fu_5667_p4;
wire   [15:0] zext_ln415_3_fu_5688_p1;
wire   [0:0] tmp_72_fu_5719_p3;
wire   [0:0] and_ln412_6_fu_5726_p2;
wire   [15:0] trunc_ln717_6_fu_5710_p4;
wire   [15:0] zext_ln415_10_fu_5731_p1;
wire   [0:0] tmp_79_fu_5762_p3;
wire   [0:0] and_ln412_7_fu_5769_p2;
wire   [15:0] trunc_ln717_7_fu_5753_p4;
wire   [15:0] zext_ln415_11_fu_5774_p1;
wire   [0:0] tmp_109_fu_5805_p3;
wire   [0:0] and_ln412_10_fu_5812_p2;
wire   [15:0] trunc_ln717_s_fu_5796_p4;
wire   [15:0] zext_ln415_14_fu_5817_p1;
wire   [0:0] tmp_116_fu_5848_p3;
wire   [0:0] and_ln412_11_fu_5855_p2;
wire   [15:0] trunc_ln717_10_fu_5839_p4;
wire   [15:0] zext_ln415_15_fu_5860_p1;
wire   [0:0] tmp_134_fu_5891_p3;
wire   [0:0] and_ln412_14_fu_5898_p2;
wire   [15:0] trunc_ln717_13_fu_5882_p4;
wire   [15:0] zext_ln415_18_fu_5903_p1;
wire   [0:0] tmp_141_fu_5934_p3;
wire   [0:0] and_ln412_15_fu_5941_p2;
wire   [15:0] trunc_ln717_14_fu_5925_p4;
wire   [15:0] zext_ln415_19_fu_5946_p1;
wire   [0:0] tmp_159_fu_5977_p3;
wire   [0:0] and_ln412_18_fu_5984_p2;
wire   [15:0] trunc_ln717_17_fu_5968_p4;
wire   [15:0] zext_ln415_21_fu_5989_p1;
wire   [0:0] tmp_166_fu_6020_p3;
wire   [0:0] and_ln412_19_fu_6027_p2;
wire   [15:0] trunc_ln717_18_fu_6011_p4;
wire   [15:0] zext_ln415_22_fu_6032_p1;
wire   [0:0] tmp_184_fu_6063_p3;
wire   [0:0] and_ln412_22_fu_6070_p2;
wire   [15:0] trunc_ln717_21_fu_6054_p4;
wire   [15:0] zext_ln415_24_fu_6075_p1;
wire   [0:0] tmp_191_fu_6106_p3;
wire   [0:0] and_ln412_23_fu_6113_p2;
wire   [15:0] trunc_ln717_22_fu_6097_p4;
wire   [15:0] zext_ln415_25_fu_6118_p1;
wire   [0:0] tmp_209_fu_6149_p3;
wire   [0:0] and_ln412_26_fu_6156_p2;
wire   [15:0] trunc_ln717_25_fu_6140_p4;
wire   [15:0] zext_ln415_27_fu_6161_p1;
wire   [0:0] tmp_216_fu_6192_p3;
wire   [0:0] and_ln412_27_fu_6199_p2;
wire   [15:0] trunc_ln717_26_fu_6183_p4;
wire   [15:0] zext_ln415_28_fu_6204_p1;
wire   [0:0] tmp_234_fu_6235_p3;
wire   [0:0] and_ln412_30_fu_6242_p2;
wire   [15:0] trunc_ln717_29_fu_6226_p4;
wire   [15:0] zext_ln415_30_fu_6247_p1;
wire   [0:0] tmp_241_fu_6278_p3;
wire   [0:0] and_ln412_31_fu_6285_p2;
wire   [15:0] trunc_ln717_30_fu_6269_p4;
wire   [15:0] zext_ln415_31_fu_6290_p1;
wire   [0:0] tmp_33_fu_6552_p3;
wire   [0:0] xor_ln416_2_fu_6559_p2;
wire   [0:0] and_ln416_2_fu_6564_p2;
wire   [0:0] tmp_39_fu_6583_p3;
wire   [0:0] tmp_37_fu_6570_p3;
wire   [0:0] xor_ln789_fu_6590_p2;
wire   [0:0] and_ln789_fu_6596_p2;
wire   [0:0] and_ln790_fu_6609_p2;
wire   [0:0] select_ln787_2_fu_6577_p3;
wire   [0:0] xor_ln794_5_fu_6620_p2;
wire   [0:0] or_ln794_2_fu_6626_p2;
wire   [0:0] xor_ln794_6_fu_6631_p2;
wire   [0:0] select_ln789_2_fu_6602_p3;
wire   [0:0] and_ln795_4_fu_6642_p2;
wire   [0:0] xor_ln795_5_fu_6647_p2;
wire   [0:0] or_ln797_2_fu_6653_p2;
wire   [0:0] xor_ln790_2_fu_6614_p2;
wire   [0:0] and_ln797_4_fu_6658_p2;
wire   [0:0] and_ln794_2_fu_6636_p2;
wire   [0:0] and_ln797_5_fu_6664_p2;
wire   [0:0] or_ln384_2_fu_6677_p2;
wire   [15:0] select_ln384_8_fu_6669_p3;
wire   [0:0] tmp_47_fu_6690_p3;
wire   [0:0] xor_ln416_3_fu_6697_p2;
wire   [0:0] and_ln416_3_fu_6702_p2;
wire   [0:0] tmp_53_fu_6721_p3;
wire   [0:0] tmp_51_fu_6708_p3;
wire   [0:0] xor_ln789_1_fu_6728_p2;
wire   [0:0] and_ln789_1_fu_6734_p2;
wire   [0:0] and_ln790_1_fu_6747_p2;
wire   [0:0] select_ln787_3_fu_6715_p3;
wire   [0:0] xor_ln794_7_fu_6758_p2;
wire   [0:0] or_ln794_3_fu_6764_p2;
wire   [0:0] xor_ln794_8_fu_6769_p2;
wire   [0:0] select_ln789_3_fu_6740_p3;
wire   [0:0] and_ln795_6_fu_6780_p2;
wire   [0:0] xor_ln795_6_fu_6785_p2;
wire   [0:0] or_ln797_3_fu_6791_p2;
wire   [0:0] xor_ln790_3_fu_6752_p2;
wire   [0:0] and_ln797_6_fu_6796_p2;
wire   [0:0] and_ln794_3_fu_6774_p2;
wire   [0:0] and_ln797_7_fu_6802_p2;
wire   [0:0] or_ln384_3_fu_6815_p2;
wire   [15:0] select_ln384_10_fu_6807_p3;
wire   [0:0] tmp_73_fu_6828_p3;
wire   [0:0] xor_ln416_10_fu_6835_p2;
wire   [0:0] and_ln416_6_fu_6840_p2;
wire   [0:0] tmp_76_fu_6859_p3;
wire   [0:0] tmp_75_fu_6846_p3;
wire   [0:0] xor_ln789_2_fu_6866_p2;
wire   [0:0] and_ln789_8_fu_6872_p2;
wire   [0:0] and_ln790_8_fu_6885_p2;
wire   [0:0] select_ln787_6_fu_6853_p3;
wire   [0:0] xor_ln794_10_fu_6896_p2;
wire   [0:0] or_ln794_10_fu_6902_p2;
wire   [0:0] xor_ln794_11_fu_6907_p2;
wire   [0:0] select_ln789_6_fu_6878_p3;
wire   [0:0] and_ln795_9_fu_6918_p2;
wire   [0:0] xor_ln795_9_fu_6923_p2;
wire   [0:0] or_ln797_6_fu_6929_p2;
wire   [0:0] xor_ln790_10_fu_6890_p2;
wire   [0:0] and_ln797_12_fu_6934_p2;
wire   [0:0] and_ln794_6_fu_6912_p2;
wire   [0:0] and_ln797_13_fu_6940_p2;
wire   [0:0] or_ln384_6_fu_6953_p2;
wire   [15:0] select_ln384_15_fu_6945_p3;
wire   [0:0] tmp_82_fu_6966_p3;
wire   [0:0] xor_ln416_11_fu_6973_p2;
wire   [0:0] and_ln416_7_fu_6978_p2;
wire   [0:0] tmp_87_fu_6997_p3;
wire   [0:0] tmp_86_fu_6984_p3;
wire   [0:0] xor_ln789_3_fu_7004_p2;
wire   [0:0] and_ln789_9_fu_7010_p2;
wire   [0:0] and_ln790_9_fu_7023_p2;
wire   [0:0] select_ln787_7_fu_6991_p3;
wire   [0:0] xor_ln794_12_fu_7034_p2;
wire   [0:0] or_ln794_11_fu_7040_p2;
wire   [0:0] xor_ln794_13_fu_7045_p2;
wire   [0:0] select_ln789_7_fu_7016_p3;
wire   [0:0] and_ln795_10_fu_7056_p2;
wire   [0:0] xor_ln795_10_fu_7061_p2;
wire   [0:0] or_ln797_7_fu_7067_p2;
wire   [0:0] xor_ln790_11_fu_7028_p2;
wire   [0:0] and_ln797_14_fu_7072_p2;
wire   [0:0] and_ln794_7_fu_7050_p2;
wire   [0:0] and_ln797_15_fu_7078_p2;
wire   [0:0] or_ln384_7_fu_7091_p2;
wire   [15:0] select_ln384_17_fu_7083_p3;
wire   [0:0] tmp_110_fu_7104_p3;
wire   [0:0] xor_ln416_14_fu_7111_p2;
wire   [0:0] and_ln416_10_fu_7116_p2;
wire   [0:0] tmp_113_fu_7135_p3;
wire   [0:0] tmp_112_fu_7122_p3;
wire   [0:0] xor_ln789_4_fu_7142_p2;
wire   [0:0] and_ln789_2_fu_7148_p2;
wire   [0:0] and_ln790_2_fu_7161_p2;
wire   [0:0] select_ln787_10_fu_7129_p3;
wire   [0:0] xor_ln794_15_fu_7172_p2;
wire   [0:0] or_ln794_14_fu_7178_p2;
wire   [0:0] xor_ln794_16_fu_7183_p2;
wire   [0:0] select_ln789_10_fu_7154_p3;
wire   [0:0] and_ln795_13_fu_7194_p2;
wire   [0:0] xor_ln795_12_fu_7199_p2;
wire   [0:0] or_ln797_10_fu_7205_p2;
wire   [0:0] xor_ln790_14_fu_7166_p2;
wire   [0:0] and_ln797_20_fu_7210_p2;
wire   [0:0] and_ln794_10_fu_7188_p2;
wire   [0:0] and_ln797_21_fu_7216_p2;
wire   [0:0] or_ln384_10_fu_7229_p2;
wire   [15:0] select_ln384_22_fu_7221_p3;
wire   [0:0] tmp_117_fu_7242_p3;
wire   [0:0] xor_ln416_15_fu_7249_p2;
wire   [0:0] and_ln416_11_fu_7254_p2;
wire   [0:0] tmp_120_fu_7273_p3;
wire   [0:0] tmp_119_fu_7260_p3;
wire   [0:0] xor_ln789_5_fu_7280_p2;
wire   [0:0] and_ln789_10_fu_7286_p2;
wire   [0:0] and_ln790_10_fu_7299_p2;
wire   [0:0] select_ln787_11_fu_7267_p3;
wire   [0:0] xor_ln794_17_fu_7310_p2;
wire   [0:0] or_ln794_15_fu_7316_p2;
wire   [0:0] xor_ln794_18_fu_7321_p2;
wire   [0:0] select_ln789_11_fu_7292_p3;
wire   [0:0] and_ln795_14_fu_7332_p2;
wire   [0:0] xor_ln795_13_fu_7337_p2;
wire   [0:0] or_ln797_11_fu_7343_p2;
wire   [0:0] xor_ln790_15_fu_7304_p2;
wire   [0:0] and_ln797_22_fu_7348_p2;
wire   [0:0] and_ln794_11_fu_7326_p2;
wire   [0:0] and_ln797_23_fu_7354_p2;
wire   [0:0] or_ln384_11_fu_7367_p2;
wire   [15:0] select_ln384_24_fu_7359_p3;
wire   [0:0] tmp_135_fu_7380_p3;
wire   [0:0] xor_ln416_18_fu_7387_p2;
wire   [0:0] and_ln416_14_fu_7392_p2;
wire   [0:0] tmp_138_fu_7411_p3;
wire   [0:0] tmp_137_fu_7398_p3;
wire   [0:0] xor_ln789_6_fu_7418_p2;
wire   [0:0] and_ln789_3_fu_7424_p2;
wire   [0:0] and_ln790_3_fu_7437_p2;
wire   [0:0] select_ln787_14_fu_7405_p3;
wire   [0:0] xor_ln794_20_fu_7448_p2;
wire   [0:0] or_ln794_18_fu_7454_p2;
wire   [0:0] xor_ln794_21_fu_7459_p2;
wire   [0:0] select_ln789_14_fu_7430_p3;
wire   [0:0] and_ln795_16_fu_7470_p2;
wire   [0:0] xor_ln795_15_fu_7475_p2;
wire   [0:0] or_ln797_14_fu_7481_p2;
wire   [0:0] xor_ln790_18_fu_7442_p2;
wire   [0:0] and_ln797_28_fu_7486_p2;
wire   [0:0] and_ln794_14_fu_7464_p2;
wire   [0:0] and_ln797_29_fu_7492_p2;
wire   [0:0] or_ln384_14_fu_7505_p2;
wire   [15:0] select_ln384_29_fu_7497_p3;
wire   [0:0] tmp_142_fu_7518_p3;
wire   [0:0] xor_ln416_19_fu_7525_p2;
wire   [0:0] and_ln416_15_fu_7530_p2;
wire   [0:0] tmp_145_fu_7549_p3;
wire   [0:0] tmp_144_fu_7536_p3;
wire   [0:0] xor_ln789_7_fu_7556_p2;
wire   [0:0] and_ln789_11_fu_7562_p2;
wire   [0:0] and_ln790_11_fu_7575_p2;
wire   [0:0] select_ln787_15_fu_7543_p3;
wire   [0:0] xor_ln794_22_fu_7586_p2;
wire   [0:0] or_ln794_19_fu_7592_p2;
wire   [0:0] xor_ln794_23_fu_7597_p2;
wire   [0:0] select_ln789_15_fu_7568_p3;
wire   [0:0] and_ln795_17_fu_7608_p2;
wire   [0:0] xor_ln795_16_fu_7613_p2;
wire   [0:0] or_ln797_15_fu_7619_p2;
wire   [0:0] xor_ln790_19_fu_7580_p2;
wire   [0:0] and_ln797_30_fu_7624_p2;
wire   [0:0] and_ln794_15_fu_7602_p2;
wire   [0:0] and_ln797_31_fu_7630_p2;
wire   [0:0] or_ln384_15_fu_7643_p2;
wire   [15:0] select_ln384_31_fu_7635_p3;
wire   [0:0] tmp_160_fu_7656_p3;
wire   [0:0] xor_ln416_21_fu_7663_p2;
wire   [0:0] and_ln416_18_fu_7668_p2;
wire   [0:0] tmp_163_fu_7687_p3;
wire   [0:0] tmp_162_fu_7674_p3;
wire   [0:0] xor_ln789_8_fu_7694_p2;
wire   [0:0] and_ln789_4_fu_7700_p2;
wire   [0:0] and_ln790_4_fu_7713_p2;
wire   [0:0] select_ln787_18_fu_7681_p3;
wire   [0:0] xor_ln794_26_fu_7724_p2;
wire   [0:0] or_ln794_21_fu_7730_p2;
wire   [0:0] xor_ln794_27_fu_7735_p2;
wire   [0:0] select_ln789_18_fu_7706_p3;
wire   [0:0] and_ln795_20_fu_7746_p2;
wire   [0:0] xor_ln795_19_fu_7751_p2;
wire   [0:0] or_ln797_18_fu_7757_p2;
wire   [0:0] xor_ln790_21_fu_7718_p2;
wire   [0:0] and_ln797_36_fu_7762_p2;
wire   [0:0] and_ln794_18_fu_7740_p2;
wire   [0:0] and_ln797_37_fu_7768_p2;
wire   [0:0] or_ln384_18_fu_7781_p2;
wire   [15:0] select_ln384_37_fu_7773_p3;
wire   [0:0] tmp_167_fu_7794_p3;
wire   [0:0] xor_ln416_22_fu_7801_p2;
wire   [0:0] and_ln416_19_fu_7806_p2;
wire   [0:0] tmp_170_fu_7825_p3;
wire   [0:0] tmp_169_fu_7812_p3;
wire   [0:0] xor_ln789_9_fu_7832_p2;
wire   [0:0] and_ln789_12_fu_7838_p2;
wire   [0:0] and_ln790_12_fu_7851_p2;
wire   [0:0] select_ln787_19_fu_7819_p3;
wire   [0:0] xor_ln794_28_fu_7862_p2;
wire   [0:0] or_ln794_22_fu_7868_p2;
wire   [0:0] xor_ln794_29_fu_7873_p2;
wire   [0:0] select_ln789_19_fu_7844_p3;
wire   [0:0] and_ln795_21_fu_7884_p2;
wire   [0:0] xor_ln795_20_fu_7889_p2;
wire   [0:0] or_ln797_19_fu_7895_p2;
wire   [0:0] xor_ln790_22_fu_7856_p2;
wire   [0:0] and_ln797_38_fu_7900_p2;
wire   [0:0] and_ln794_19_fu_7878_p2;
wire   [0:0] and_ln797_39_fu_7906_p2;
wire   [0:0] or_ln384_19_fu_7919_p2;
wire   [15:0] select_ln384_39_fu_7911_p3;
wire   [0:0] tmp_185_fu_7932_p3;
wire   [0:0] xor_ln416_24_fu_7939_p2;
wire   [0:0] and_ln416_22_fu_7944_p2;
wire   [0:0] tmp_188_fu_7963_p3;
wire   [0:0] tmp_187_fu_7950_p3;
wire   [0:0] xor_ln789_10_fu_7970_p2;
wire   [0:0] and_ln789_5_fu_7976_p2;
wire   [0:0] and_ln790_5_fu_7989_p2;
wire   [0:0] select_ln787_22_fu_7957_p3;
wire   [0:0] xor_ln794_32_fu_8000_p2;
wire   [0:0] or_ln794_24_fu_8006_p2;
wire   [0:0] xor_ln794_33_fu_8011_p2;
wire   [0:0] select_ln789_22_fu_7982_p3;
wire   [0:0] and_ln795_23_fu_8022_p2;
wire   [0:0] xor_ln795_23_fu_8027_p2;
wire   [0:0] or_ln797_22_fu_8033_p2;
wire   [0:0] xor_ln790_24_fu_7994_p2;
wire   [0:0] and_ln797_44_fu_8038_p2;
wire   [0:0] and_ln794_22_fu_8016_p2;
wire   [0:0] and_ln797_45_fu_8044_p2;
wire   [0:0] or_ln384_22_fu_8057_p2;
wire   [15:0] select_ln384_45_fu_8049_p3;
wire   [0:0] tmp_192_fu_8070_p3;
wire   [0:0] xor_ln416_25_fu_8077_p2;
wire   [0:0] and_ln416_23_fu_8082_p2;
wire   [0:0] tmp_195_fu_8101_p3;
wire   [0:0] tmp_194_fu_8088_p3;
wire   [0:0] xor_ln789_11_fu_8108_p2;
wire   [0:0] and_ln789_13_fu_8114_p2;
wire   [0:0] and_ln790_13_fu_8127_p2;
wire   [0:0] select_ln787_23_fu_8095_p3;
wire   [0:0] xor_ln794_34_fu_8138_p2;
wire   [0:0] or_ln794_25_fu_8144_p2;
wire   [0:0] xor_ln794_35_fu_8149_p2;
wire   [0:0] select_ln789_23_fu_8120_p3;
wire   [0:0] and_ln795_24_fu_8160_p2;
wire   [0:0] xor_ln795_24_fu_8165_p2;
wire   [0:0] or_ln797_23_fu_8171_p2;
wire   [0:0] xor_ln790_25_fu_8132_p2;
wire   [0:0] and_ln797_46_fu_8176_p2;
wire   [0:0] and_ln794_23_fu_8154_p2;
wire   [0:0] and_ln797_47_fu_8182_p2;
wire   [0:0] or_ln384_23_fu_8195_p2;
wire   [15:0] select_ln384_47_fu_8187_p3;
wire   [0:0] tmp_210_fu_8208_p3;
wire   [0:0] xor_ln416_27_fu_8215_p2;
wire   [0:0] and_ln416_26_fu_8220_p2;
wire   [0:0] tmp_213_fu_8239_p3;
wire   [0:0] tmp_212_fu_8226_p3;
wire   [0:0] xor_ln789_12_fu_8246_p2;
wire   [0:0] and_ln789_6_fu_8252_p2;
wire   [0:0] and_ln790_6_fu_8265_p2;
wire   [0:0] select_ln787_26_fu_8233_p3;
wire   [0:0] xor_ln794_38_fu_8276_p2;
wire   [0:0] or_ln794_27_fu_8282_p2;
wire   [0:0] xor_ln794_39_fu_8287_p2;
wire   [0:0] select_ln789_26_fu_8258_p3;
wire   [0:0] and_ln795_27_fu_8298_p2;
wire   [0:0] xor_ln795_27_fu_8303_p2;
wire   [0:0] or_ln797_26_fu_8309_p2;
wire   [0:0] xor_ln790_27_fu_8270_p2;
wire   [0:0] and_ln797_52_fu_8314_p2;
wire   [0:0] and_ln794_26_fu_8292_p2;
wire   [0:0] and_ln797_53_fu_8320_p2;
wire   [0:0] or_ln384_26_fu_8333_p2;
wire   [15:0] select_ln384_53_fu_8325_p3;
wire   [0:0] tmp_217_fu_8346_p3;
wire   [0:0] xor_ln416_28_fu_8353_p2;
wire   [0:0] and_ln416_27_fu_8358_p2;
wire   [0:0] tmp_220_fu_8377_p3;
wire   [0:0] tmp_219_fu_8364_p3;
wire   [0:0] xor_ln789_13_fu_8384_p2;
wire   [0:0] and_ln789_14_fu_8390_p2;
wire   [0:0] and_ln790_14_fu_8403_p2;
wire   [0:0] select_ln787_27_fu_8371_p3;
wire   [0:0] xor_ln794_40_fu_8414_p2;
wire   [0:0] or_ln794_28_fu_8420_p2;
wire   [0:0] xor_ln794_41_fu_8425_p2;
wire   [0:0] select_ln789_27_fu_8396_p3;
wire   [0:0] and_ln795_28_fu_8436_p2;
wire   [0:0] xor_ln795_28_fu_8441_p2;
wire   [0:0] or_ln797_27_fu_8447_p2;
wire   [0:0] xor_ln790_28_fu_8408_p2;
wire   [0:0] and_ln797_54_fu_8452_p2;
wire   [0:0] and_ln794_27_fu_8430_p2;
wire   [0:0] and_ln797_55_fu_8458_p2;
wire   [0:0] or_ln384_27_fu_8471_p2;
wire   [15:0] select_ln384_55_fu_8463_p3;
wire   [0:0] tmp_235_fu_8484_p3;
wire   [0:0] xor_ln416_30_fu_8491_p2;
wire   [0:0] and_ln416_30_fu_8496_p2;
wire   [0:0] tmp_238_fu_8515_p3;
wire   [0:0] tmp_237_fu_8502_p3;
wire   [0:0] xor_ln789_14_fu_8522_p2;
wire   [0:0] and_ln789_7_fu_8528_p2;
wire   [0:0] and_ln790_7_fu_8541_p2;
wire   [0:0] select_ln787_30_fu_8509_p3;
wire   [0:0] xor_ln794_44_fu_8552_p2;
wire   [0:0] or_ln794_30_fu_8558_p2;
wire   [0:0] xor_ln794_45_fu_8563_p2;
wire   [0:0] select_ln789_30_fu_8534_p3;
wire   [0:0] and_ln795_30_fu_8574_p2;
wire   [0:0] xor_ln795_30_fu_8579_p2;
wire   [0:0] or_ln797_30_fu_8585_p2;
wire   [0:0] xor_ln790_30_fu_8546_p2;
wire   [0:0] and_ln797_60_fu_8590_p2;
wire   [0:0] and_ln794_30_fu_8568_p2;
wire   [0:0] and_ln797_61_fu_8596_p2;
wire   [0:0] or_ln384_30_fu_8609_p2;
wire   [15:0] select_ln384_60_fu_8601_p3;
wire   [0:0] tmp_242_fu_8622_p3;
wire   [0:0] xor_ln416_31_fu_8629_p2;
wire   [0:0] and_ln416_31_fu_8634_p2;
wire   [0:0] tmp_245_fu_8653_p3;
wire   [0:0] tmp_244_fu_8640_p3;
wire   [0:0] xor_ln789_15_fu_8660_p2;
wire   [0:0] and_ln789_15_fu_8666_p2;
wire   [0:0] and_ln790_15_fu_8679_p2;
wire   [0:0] select_ln787_31_fu_8647_p3;
wire   [0:0] xor_ln794_46_fu_8690_p2;
wire   [0:0] or_ln794_31_fu_8696_p2;
wire   [0:0] xor_ln794_47_fu_8701_p2;
wire   [0:0] select_ln789_31_fu_8672_p3;
wire   [0:0] and_ln795_31_fu_8712_p2;
wire   [0:0] xor_ln795_31_fu_8717_p2;
wire   [0:0] or_ln797_31_fu_8723_p2;
wire   [0:0] xor_ln790_31_fu_8684_p2;
wire   [0:0] and_ln797_62_fu_8728_p2;
wire   [0:0] and_ln794_31_fu_8706_p2;
wire   [0:0] and_ln797_63_fu_8734_p2;
wire   [0:0] or_ln384_31_fu_8747_p2;
wire   [15:0] select_ln384_62_fu_8739_p3;
wire   [15:0] select_ln384_63_fu_8753_p3;
wire   [15:0] select_ln384_61_fu_8615_p3;
wire   [15:0] select_ln384_56_fu_8477_p3;
wire   [15:0] select_ln384_54_fu_8339_p3;
wire   [15:0] select_ln384_48_fu_8201_p3;
wire   [15:0] select_ln384_46_fu_8063_p3;
wire   [15:0] select_ln384_40_fu_7925_p3;
wire   [15:0] select_ln384_38_fu_7787_p3;
wire   [15:0] select_ln384_32_fu_7649_p3;
wire   [15:0] select_ln384_30_fu_7511_p3;
wire   [15:0] select_ln384_25_fu_7373_p3;
wire   [15:0] select_ln384_23_fu_7235_p3;
wire   [15:0] select_ln384_18_fu_7097_p3;
wire   [15:0] select_ln384_16_fu_6959_p3;
wire   [15:0] select_ln384_11_fu_6821_p3;
wire   [15:0] select_ln384_9_fu_6683_p3;
wire   [15:0] grp_fu_8796_p1;
wire   [15:0] grp_fu_8807_p0;
wire   [15:0] grp_fu_8814_p1;
wire   [15:0] grp_fu_8825_p0;
wire   [15:0] grp_fu_8832_p1;
wire   [15:0] grp_fu_8843_p0;
wire   [15:0] grp_fu_8850_p1;
wire   [15:0] grp_fu_8861_p0;
wire   [15:0] grp_fu_8868_p1;
wire   [15:0] grp_fu_8879_p0;
wire   [15:0] grp_fu_8886_p1;
wire   [15:0] grp_fu_8897_p0;
wire   [15:0] grp_fu_8904_p1;
wire   [15:0] grp_fu_8915_p0;
wire   [15:0] grp_fu_8922_p1;
wire   [15:0] grp_fu_8933_p0;
wire  signed [15:0] grp_fu_8940_p1;
wire  signed [15:0] grp_fu_8946_p1;
wire  signed [15:0] grp_fu_8953_p1;
wire  signed [15:0] grp_fu_8959_p1;
wire  signed [15:0] grp_fu_8966_p1;
wire  signed [15:0] grp_fu_8972_p1;
wire  signed [15:0] grp_fu_8979_p1;
wire  signed [15:0] grp_fu_8985_p1;
wire  signed [15:0] grp_fu_8992_p1;
wire  signed [15:0] grp_fu_8998_p1;
wire  signed [15:0] grp_fu_9005_p1;
wire  signed [15:0] grp_fu_9011_p1;
wire  signed [15:0] grp_fu_9018_p1;
wire  signed [15:0] grp_fu_9024_p1;
wire  signed [15:0] grp_fu_9031_p1;
wire  signed [15:0] grp_fu_9037_p1;
wire  signed [17:0] grp_fu_9044_p0;
wire  signed [15:0] grp_fu_9044_p1;
wire  signed [17:0] grp_fu_9051_p0;
wire  signed [15:0] grp_fu_9051_p1;
wire  signed [17:0] grp_fu_9058_p0;
wire  signed [15:0] grp_fu_9058_p1;
wire  signed [17:0] grp_fu_9065_p0;
wire  signed [15:0] grp_fu_9065_p1;
wire  signed [17:0] grp_fu_9072_p0;
wire  signed [15:0] grp_fu_9072_p1;
wire  signed [17:0] grp_fu_9079_p0;
wire  signed [15:0] grp_fu_9079_p1;
wire  signed [17:0] grp_fu_9086_p0;
wire  signed [15:0] grp_fu_9086_p1;
wire  signed [17:0] grp_fu_9093_p0;
wire  signed [15:0] grp_fu_9093_p1;
wire  signed [17:0] grp_fu_9100_p0;
wire  signed [15:0] grp_fu_9100_p1;
wire  signed [17:0] grp_fu_9107_p0;
wire  signed [15:0] grp_fu_9107_p1;
wire  signed [17:0] grp_fu_9114_p0;
wire  signed [15:0] grp_fu_9114_p1;
wire  signed [17:0] grp_fu_9121_p0;
wire  signed [15:0] grp_fu_9121_p1;
wire  signed [17:0] grp_fu_9128_p0;
wire  signed [15:0] grp_fu_9128_p1;
wire  signed [17:0] grp_fu_9135_p0;
wire  signed [15:0] grp_fu_9135_p1;
wire  signed [17:0] grp_fu_9142_p0;
wire  signed [15:0] grp_fu_9142_p1;
wire  signed [17:0] grp_fu_9149_p0;
wire  signed [15:0] grp_fu_9149_p1;
reg    grp_fu_8796_ce;
reg    grp_fu_8807_ce;
reg    grp_fu_8814_ce;
reg    grp_fu_8825_ce;
reg    grp_fu_8832_ce;
reg    grp_fu_8843_ce;
reg    grp_fu_8850_ce;
reg    grp_fu_8861_ce;
reg    grp_fu_8868_ce;
reg    grp_fu_8879_ce;
reg    grp_fu_8886_ce;
reg    grp_fu_8897_ce;
reg    grp_fu_8904_ce;
reg    grp_fu_8915_ce;
reg    grp_fu_8922_ce;
reg    grp_fu_8933_ce;
reg    grp_fu_8940_ce;
reg    grp_fu_8946_ce;
reg    grp_fu_8953_ce;
reg    grp_fu_8959_ce;
reg    grp_fu_8966_ce;
reg    grp_fu_8972_ce;
reg    grp_fu_8979_ce;
reg    grp_fu_8985_ce;
reg    grp_fu_8992_ce;
reg    grp_fu_8998_ce;
reg    grp_fu_9005_ce;
reg    grp_fu_9011_ce;
reg    grp_fu_9018_ce;
reg    grp_fu_9024_ce;
reg    grp_fu_9031_ce;
reg    grp_fu_9037_ce;
reg    grp_fu_9044_ce;
reg    grp_fu_9051_ce;
reg    grp_fu_9058_ce;
reg    grp_fu_9065_ce;
reg    grp_fu_9072_ce;
reg    grp_fu_9079_ce;
reg    grp_fu_9086_ce;
reg    grp_fu_9093_ce;
reg    grp_fu_9100_ce;
reg    grp_fu_9107_ce;
reg    grp_fu_9114_ce;
reg    grp_fu_9121_ce;
reg    grp_fu_9128_ce;
reg    grp_fu_9135_ce;
reg    grp_fu_9142_ce;
reg    grp_fu_9149_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to23;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
end

resonator_ddc_phase_sincos_LUT grp_phase_sincos_LUT_fu_245(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_sincos_LUT_fu_245_ap_start),
    .ap_done(grp_phase_sincos_LUT_fu_245_ap_done),
    .ap_idle(grp_phase_sincos_LUT_fu_245_ap_idle),
    .ap_ready(grp_phase_sincos_LUT_fu_245_ap_ready),
    .ap_ce(grp_phase_sincos_LUT_fu_245_ap_ce),
    .acc(grp_phase_sincos_LUT_fu_245_acc),
    .ap_return(grp_phase_sincos_LUT_fu_245_ap_return)
);

resonator_ddc_phase_sincos_LUT grp_phase_sincos_LUT_fu_254(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_sincos_LUT_fu_254_ap_start),
    .ap_done(grp_phase_sincos_LUT_fu_254_ap_done),
    .ap_idle(grp_phase_sincos_LUT_fu_254_ap_idle),
    .ap_ready(grp_phase_sincos_LUT_fu_254_ap_ready),
    .ap_ce(grp_phase_sincos_LUT_fu_254_ap_ce),
    .acc(grp_phase_sincos_LUT_fu_254_acc),
    .ap_return(grp_phase_sincos_LUT_fu_254_ap_return)
);

resonator_ddc_phase_sincos_LUT grp_phase_sincos_LUT_fu_263(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_sincos_LUT_fu_263_ap_start),
    .ap_done(grp_phase_sincos_LUT_fu_263_ap_done),
    .ap_idle(grp_phase_sincos_LUT_fu_263_ap_idle),
    .ap_ready(grp_phase_sincos_LUT_fu_263_ap_ready),
    .ap_ce(grp_phase_sincos_LUT_fu_263_ap_ce),
    .acc(grp_phase_sincos_LUT_fu_263_acc),
    .ap_return(grp_phase_sincos_LUT_fu_263_ap_return)
);

resonator_ddc_phase_sincos_LUT grp_phase_sincos_LUT_fu_272(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_sincos_LUT_fu_272_ap_start),
    .ap_done(grp_phase_sincos_LUT_fu_272_ap_done),
    .ap_idle(grp_phase_sincos_LUT_fu_272_ap_idle),
    .ap_ready(grp_phase_sincos_LUT_fu_272_ap_ready),
    .ap_ce(grp_phase_sincos_LUT_fu_272_ap_ce),
    .acc(grp_phase_sincos_LUT_fu_272_acc),
    .ap_return(grp_phase_sincos_LUT_fu_272_ap_return)
);

resonator_ddc_phase_sincos_LUT grp_phase_sincos_LUT_fu_281(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_sincos_LUT_fu_281_ap_start),
    .ap_done(grp_phase_sincos_LUT_fu_281_ap_done),
    .ap_idle(grp_phase_sincos_LUT_fu_281_ap_idle),
    .ap_ready(grp_phase_sincos_LUT_fu_281_ap_ready),
    .ap_ce(grp_phase_sincos_LUT_fu_281_ap_ce),
    .acc(grp_phase_sincos_LUT_fu_281_acc),
    .ap_return(grp_phase_sincos_LUT_fu_281_ap_return)
);

resonator_ddc_phase_sincos_LUT grp_phase_sincos_LUT_fu_290(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_sincos_LUT_fu_290_ap_start),
    .ap_done(grp_phase_sincos_LUT_fu_290_ap_done),
    .ap_idle(grp_phase_sincos_LUT_fu_290_ap_idle),
    .ap_ready(grp_phase_sincos_LUT_fu_290_ap_ready),
    .ap_ce(grp_phase_sincos_LUT_fu_290_ap_ce),
    .acc(grp_phase_sincos_LUT_fu_290_acc),
    .ap_return(grp_phase_sincos_LUT_fu_290_ap_return)
);

resonator_ddc_phase_sincos_LUT grp_phase_sincos_LUT_fu_299(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_sincos_LUT_fu_299_ap_start),
    .ap_done(grp_phase_sincos_LUT_fu_299_ap_done),
    .ap_idle(grp_phase_sincos_LUT_fu_299_ap_idle),
    .ap_ready(grp_phase_sincos_LUT_fu_299_ap_ready),
    .ap_ce(grp_phase_sincos_LUT_fu_299_ap_ce),
    .acc(grp_phase_sincos_LUT_fu_299_acc),
    .ap_return(grp_phase_sincos_LUT_fu_299_ap_return)
);

resonator_ddc_phase_sincos_LUT grp_phase_sincos_LUT_fu_308(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_sincos_LUT_fu_308_ap_start),
    .ap_done(grp_phase_sincos_LUT_fu_308_ap_done),
    .ap_idle(grp_phase_sincos_LUT_fu_308_ap_idle),
    .ap_ready(grp_phase_sincos_LUT_fu_308_ap_ready),
    .ap_ce(grp_phase_sincos_LUT_fu_308_ap_ce),
    .acc(grp_phase_sincos_LUT_fu_308_acc),
    .ap_return(grp_phase_sincos_LUT_fu_308_ap_return)
);

resonator_ddc_mac_mulsub_18s_16ns_43s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 43 ),
    .dout_WIDTH( 44 ))
mac_mulsub_18s_16ns_43s_44_4_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_1_reg_9327),
    .din1(grp_fu_8796_p1),
    .din2(shl_ln_fu_976_p3),
    .ce(grp_fu_8796_ce),
    .dout(grp_fu_8796_p3)
);

resonator_ddc_mul_mul_16ns_18s_36_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_mul_16ns_18s_36_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8807_p0),
    .din1(trunc_ln95_reg_9321),
    .ce(grp_fu_8807_ce),
    .dout(grp_fu_8807_p2)
);

resonator_ddc_mac_mulsub_18s_16ns_43s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 43 ),
    .dout_WIDTH( 44 ))
mac_mulsub_18s_16ns_43s_44_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_4_reg_9344),
    .din1(grp_fu_8814_p1),
    .din2(shl_ln737_4_fu_987_p3),
    .ce(grp_fu_8814_ce),
    .dout(grp_fu_8814_p3)
);

resonator_ddc_mul_mul_16ns_18s_36_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_mul_16ns_18s_36_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8825_p0),
    .din1(trunc_ln95_2_reg_9338),
    .ce(grp_fu_8825_ce),
    .dout(grp_fu_8825_p2)
);

resonator_ddc_mac_mulsub_18s_16ns_43s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 43 ),
    .dout_WIDTH( 44 ))
mac_mulsub_18s_16ns_43s_44_4_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_7_reg_9361),
    .din1(grp_fu_8832_p1),
    .din2(shl_ln737_8_fu_998_p3),
    .ce(grp_fu_8832_ce),
    .dout(grp_fu_8832_p3)
);

resonator_ddc_mul_mul_16ns_18s_36_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_mul_16ns_18s_36_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8843_p0),
    .din1(trunc_ln95_3_reg_9355),
    .ce(grp_fu_8843_ce),
    .dout(grp_fu_8843_p2)
);

resonator_ddc_mac_mulsub_18s_16ns_43s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 43 ),
    .dout_WIDTH( 44 ))
mac_mulsub_18s_16ns_43s_44_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_s_reg_9378),
    .din1(grp_fu_8850_p1),
    .din2(shl_ln737_11_fu_1009_p3),
    .ce(grp_fu_8850_ce),
    .dout(grp_fu_8850_p3)
);

resonator_ddc_mul_mul_16ns_18s_36_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_mul_16ns_18s_36_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8861_p0),
    .din1(trunc_ln95_5_reg_9372),
    .ce(grp_fu_8861_ce),
    .dout(grp_fu_8861_p2)
);

resonator_ddc_mac_mulsub_18s_16ns_43s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 43 ),
    .dout_WIDTH( 44 ))
mac_mulsub_18s_16ns_43s_44_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_8_reg_9395),
    .din1(grp_fu_8868_p1),
    .din2(shl_ln737_15_fu_1020_p3),
    .ce(grp_fu_8868_ce),
    .dout(grp_fu_8868_p3)
);

resonator_ddc_mul_mul_16ns_18s_36_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_mul_16ns_18s_36_4_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8879_p0),
    .din1(trunc_ln95_6_reg_9389),
    .ce(grp_fu_8879_ce),
    .dout(grp_fu_8879_p2)
);

resonator_ddc_mac_mulsub_18s_16ns_43s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 43 ),
    .dout_WIDTH( 44 ))
mac_mulsub_18s_16ns_43s_44_4_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_10_reg_9412),
    .din1(grp_fu_8886_p1),
    .din2(shl_ln737_19_fu_1031_p3),
    .ce(grp_fu_8886_ce),
    .dout(grp_fu_8886_p3)
);

resonator_ddc_mul_mul_16ns_18s_36_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_mul_16ns_18s_36_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8897_p0),
    .din1(trunc_ln95_9_reg_9406),
    .ce(grp_fu_8897_ce),
    .dout(grp_fu_8897_p2)
);

resonator_ddc_mac_mulsub_18s_16ns_43s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 43 ),
    .dout_WIDTH( 44 ))
mac_mulsub_18s_16ns_43s_44_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_12_reg_9429),
    .din1(grp_fu_8904_p1),
    .din2(shl_ln737_23_fu_1042_p3),
    .ce(grp_fu_8904_ce),
    .dout(grp_fu_8904_p3)
);

resonator_ddc_mul_mul_16ns_18s_36_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_mul_16ns_18s_36_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8915_p0),
    .din1(trunc_ln95_11_reg_9423),
    .ce(grp_fu_8915_ce),
    .dout(grp_fu_8915_p2)
);

resonator_ddc_mac_mulsub_18s_16ns_43s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 43 ),
    .dout_WIDTH( 44 ))
mac_mulsub_18s_16ns_43s_44_4_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_14_reg_9446),
    .din1(grp_fu_8922_p1),
    .din2(shl_ln737_27_fu_1053_p3),
    .ce(grp_fu_8922_ce),
    .dout(grp_fu_8922_p3)
);

resonator_ddc_mul_mul_16ns_18s_36_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_mul_16ns_18s_36_4_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8933_p0),
    .din1(trunc_ln95_13_reg_9440),
    .ce(grp_fu_8933_ce),
    .dout(grp_fu_8933_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_4_reg_10537),
    .din1(grp_fu_8940_p1),
    .ce(grp_fu_8940_ce),
    .dout(grp_fu_8940_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_6_reg_10542),
    .din1(grp_fu_8946_p1),
    .ce(grp_fu_8946_ce),
    .dout(grp_fu_8946_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_1_reg_10547),
    .din1(grp_fu_8953_p1),
    .ce(grp_fu_8953_ce),
    .dout(grp_fu_8953_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_14_reg_10552),
    .din1(grp_fu_8959_p1),
    .ce(grp_fu_8959_ce),
    .dout(grp_fu_8959_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_2_reg_10557),
    .din1(grp_fu_8966_p1),
    .ce(grp_fu_8966_ce),
    .dout(grp_fu_8966_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_21_reg_10562),
    .din1(grp_fu_8972_p1),
    .ce(grp_fu_8972_ce),
    .dout(grp_fu_8972_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_3_reg_10567),
    .din1(grp_fu_8979_p1),
    .ce(grp_fu_8979_ce),
    .dout(grp_fu_8979_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_28_reg_10572),
    .din1(grp_fu_8985_p1),
    .ce(grp_fu_8985_ce),
    .dout(grp_fu_8985_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_34_reg_10577),
    .din1(grp_fu_8992_p1),
    .ce(grp_fu_8992_ce),
    .dout(grp_fu_8992_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_36_reg_10582),
    .din1(grp_fu_8998_p1),
    .ce(grp_fu_8998_ce),
    .dout(grp_fu_8998_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_42_reg_10587),
    .din1(grp_fu_9005_p1),
    .ce(grp_fu_9005_ce),
    .dout(grp_fu_9005_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_44_reg_10592),
    .din1(grp_fu_9011_p1),
    .ce(grp_fu_9011_ce),
    .dout(grp_fu_9011_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_50_reg_10597),
    .din1(grp_fu_9018_p1),
    .ce(grp_fu_9018_ce),
    .dout(grp_fu_9018_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_52_reg_10602),
    .din1(grp_fu_9024_p1),
    .ce(grp_fu_9024_ce),
    .dout(grp_fu_9024_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_7_reg_10607),
    .din1(grp_fu_9031_p1),
    .ce(grp_fu_9031_ce),
    .dout(grp_fu_9031_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_59_reg_10612),
    .din1(grp_fu_9037_p1),
    .ce(grp_fu_9037_ce),
    .dout(grp_fu_9037_p2)
);

resonator_ddc_mac_mulsub_18s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_mulsub_18s_16s_34s_34_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9044_p0),
    .din1(grp_fu_9044_p1),
    .din2(grp_fu_8940_p2),
    .ce(grp_fu_9044_ce),
    .dout(grp_fu_9044_p3)
);

resonator_ddc_mac_muladd_18s_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18s_16s_34s_35_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9051_p0),
    .din1(grp_fu_9051_p1),
    .din2(grp_fu_8946_p2),
    .ce(grp_fu_9051_ce),
    .dout(grp_fu_9051_p3)
);

resonator_ddc_mac_mulsub_18s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_mulsub_18s_16s_34s_34_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9058_p0),
    .din1(grp_fu_9058_p1),
    .din2(grp_fu_8953_p2),
    .ce(grp_fu_9058_ce),
    .dout(grp_fu_9058_p3)
);

resonator_ddc_mac_muladd_18s_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18s_16s_34s_35_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9065_p0),
    .din1(grp_fu_9065_p1),
    .din2(grp_fu_8959_p2),
    .ce(grp_fu_9065_ce),
    .dout(grp_fu_9065_p3)
);

resonator_ddc_mac_mulsub_18s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_mulsub_18s_16s_34s_34_4_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9072_p0),
    .din1(grp_fu_9072_p1),
    .din2(grp_fu_8966_p2),
    .ce(grp_fu_9072_ce),
    .dout(grp_fu_9072_p3)
);

resonator_ddc_mac_muladd_18s_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18s_16s_34s_35_4_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9079_p0),
    .din1(grp_fu_9079_p1),
    .din2(grp_fu_8972_p2),
    .ce(grp_fu_9079_ce),
    .dout(grp_fu_9079_p3)
);

resonator_ddc_mac_mulsub_18s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_mulsub_18s_16s_34s_34_4_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9086_p0),
    .din1(grp_fu_9086_p1),
    .din2(grp_fu_8979_p2),
    .ce(grp_fu_9086_ce),
    .dout(grp_fu_9086_p3)
);

resonator_ddc_mac_muladd_18s_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18s_16s_34s_35_4_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9093_p0),
    .din1(grp_fu_9093_p1),
    .din2(grp_fu_8985_p2),
    .ce(grp_fu_9093_ce),
    .dout(grp_fu_9093_p3)
);

resonator_ddc_mac_mulsub_18s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_mulsub_18s_16s_34s_34_4_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9100_p0),
    .din1(grp_fu_9100_p1),
    .din2(grp_fu_8992_p2),
    .ce(grp_fu_9100_ce),
    .dout(grp_fu_9100_p3)
);

resonator_ddc_mac_muladd_18s_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18s_16s_34s_35_4_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9107_p0),
    .din1(grp_fu_9107_p1),
    .din2(grp_fu_8998_p2),
    .ce(grp_fu_9107_ce),
    .dout(grp_fu_9107_p3)
);

resonator_ddc_mac_mulsub_18s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_mulsub_18s_16s_34s_34_4_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9114_p0),
    .din1(grp_fu_9114_p1),
    .din2(grp_fu_9005_p2),
    .ce(grp_fu_9114_ce),
    .dout(grp_fu_9114_p3)
);

resonator_ddc_mac_muladd_18s_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18s_16s_34s_35_4_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9121_p0),
    .din1(grp_fu_9121_p1),
    .din2(grp_fu_9011_p2),
    .ce(grp_fu_9121_ce),
    .dout(grp_fu_9121_p3)
);

resonator_ddc_mac_mulsub_18s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_mulsub_18s_16s_34s_34_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9128_p0),
    .din1(grp_fu_9128_p1),
    .din2(grp_fu_9018_p2),
    .ce(grp_fu_9128_ce),
    .dout(grp_fu_9128_p3)
);

resonator_ddc_mac_muladd_18s_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18s_16s_34s_35_4_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9135_p0),
    .din1(grp_fu_9135_p1),
    .din2(grp_fu_9024_p2),
    .ce(grp_fu_9135_ce),
    .dout(grp_fu_9135_p3)
);

resonator_ddc_mac_mulsub_18s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_mulsub_18s_16s_34s_34_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9142_p0),
    .din1(grp_fu_9142_p1),
    .din2(grp_fu_9031_p2),
    .ce(grp_fu_9142_ce),
    .dout(grp_fu_9142_p3)
);

resonator_ddc_mac_muladd_18s_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18s_16s_34s_35_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9149_p0),
    .din1(grp_fu_9149_p1),
    .din2(grp_fu_9037_p2),
    .ce(grp_fu_9149_ce),
    .dout(grp_fu_9149_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1245_11_reg_10944 <= grp_fu_9121_p3;
        add_ln1245_13_reg_10954 <= grp_fu_9135_p3;
        add_ln1245_15_reg_10964 <= grp_fu_9149_p3;
        add_ln1245_1_reg_10894 <= grp_fu_9051_p3;
        add_ln1245_3_reg_10904 <= grp_fu_9065_p3;
        add_ln1245_5_reg_10914 <= grp_fu_9079_p3;
        add_ln1245_7_reg_10924 <= grp_fu_9093_p3;
        add_ln1245_9_reg_10934 <= grp_fu_9107_p3;
        sub_ln1246_13_reg_10919 <= grp_fu_9086_p3;
        sub_ln1246_17_reg_10929 <= grp_fu_9100_p3;
        sub_ln1246_1_reg_10889 <= grp_fu_9044_p3;
        sub_ln1246_21_reg_10939 <= grp_fu_9114_p3;
        sub_ln1246_25_reg_10949 <= grp_fu_9128_p3;
        sub_ln1246_29_reg_10959 <= grp_fu_9142_p3;
        sub_ln1246_5_reg_10899 <= grp_fu_9058_p3;
        sub_ln1246_9_reg_10909 <= grp_fu_9072_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln415_10_reg_11501 <= add_ln415_10_fu_5821_p2;
        add_ln415_10_reg_11501_pp0_iter23_reg <= add_ln415_10_reg_11501;
        add_ln415_11_reg_11518 <= add_ln415_11_fu_5864_p2;
        add_ln415_11_reg_11518_pp0_iter23_reg <= add_ln415_11_reg_11518;
        add_ln415_12_reg_10277 <= add_ln415_12_fu_2038_p2;
        add_ln415_12_reg_10277_pp0_iter13_reg <= add_ln415_12_reg_10277;
        add_ln415_13_reg_10295 <= add_ln415_13_fu_2094_p2;
        add_ln415_13_reg_10295_pp0_iter13_reg <= add_ln415_13_reg_10295;
        add_ln415_14_reg_11535 <= add_ln415_14_fu_5907_p2;
        add_ln415_14_reg_11535_pp0_iter23_reg <= add_ln415_14_reg_11535;
        add_ln415_15_reg_11552 <= add_ln415_15_fu_5950_p2;
        add_ln415_15_reg_11552_pp0_iter23_reg <= add_ln415_15_reg_11552;
        add_ln415_16_reg_10313 <= add_ln415_16_fu_2150_p2;
        add_ln415_16_reg_10313_pp0_iter13_reg <= add_ln415_16_reg_10313;
        add_ln415_17_reg_10331 <= add_ln415_17_fu_2206_p2;
        add_ln415_17_reg_10331_pp0_iter13_reg <= add_ln415_17_reg_10331;
        add_ln415_18_reg_11569 <= add_ln415_18_fu_5993_p2;
        add_ln415_18_reg_11569_pp0_iter23_reg <= add_ln415_18_reg_11569;
        add_ln415_19_reg_11586 <= add_ln415_19_fu_6036_p2;
        add_ln415_19_reg_11586_pp0_iter23_reg <= add_ln415_19_reg_11586;
        add_ln415_1_reg_10187 <= add_ln415_1_fu_1758_p2;
        add_ln415_1_reg_10187_pp0_iter13_reg <= add_ln415_1_reg_10187;
        add_ln415_20_reg_10349 <= add_ln415_20_fu_2262_p2;
        add_ln415_20_reg_10349_pp0_iter13_reg <= add_ln415_20_reg_10349;
        add_ln415_21_reg_10367 <= add_ln415_21_fu_2318_p2;
        add_ln415_21_reg_10367_pp0_iter13_reg <= add_ln415_21_reg_10367;
        add_ln415_22_reg_11603 <= add_ln415_22_fu_6079_p2;
        add_ln415_22_reg_11603_pp0_iter23_reg <= add_ln415_22_reg_11603;
        add_ln415_23_reg_11620 <= add_ln415_23_fu_6122_p2;
        add_ln415_23_reg_11620_pp0_iter23_reg <= add_ln415_23_reg_11620;
        add_ln415_24_reg_10385 <= add_ln415_24_fu_2374_p2;
        add_ln415_24_reg_10385_pp0_iter13_reg <= add_ln415_24_reg_10385;
        add_ln415_25_reg_10403 <= add_ln415_25_fu_2430_p2;
        add_ln415_25_reg_10403_pp0_iter13_reg <= add_ln415_25_reg_10403;
        add_ln415_26_reg_11637 <= add_ln415_26_fu_6165_p2;
        add_ln415_26_reg_11637_pp0_iter23_reg <= add_ln415_26_reg_11637;
        add_ln415_27_reg_11654 <= add_ln415_27_fu_6208_p2;
        add_ln415_27_reg_11654_pp0_iter23_reg <= add_ln415_27_reg_11654;
        add_ln415_28_reg_10421 <= add_ln415_28_fu_2486_p2;
        add_ln415_28_reg_10421_pp0_iter13_reg <= add_ln415_28_reg_10421;
        add_ln415_29_reg_10439 <= add_ln415_29_fu_2542_p2;
        add_ln415_29_reg_10439_pp0_iter13_reg <= add_ln415_29_reg_10439;
        add_ln415_2_reg_11433 <= add_ln415_2_fu_5649_p2;
        add_ln415_2_reg_11433_pp0_iter23_reg <= add_ln415_2_reg_11433;
        add_ln415_30_reg_11671 <= add_ln415_30_fu_6251_p2;
        add_ln415_30_reg_11671_pp0_iter23_reg <= add_ln415_30_reg_11671;
        add_ln415_31_reg_11688 <= add_ln415_31_fu_6294_p2;
        add_ln415_31_reg_11688_pp0_iter23_reg <= add_ln415_31_reg_11688;
        add_ln415_3_reg_11450 <= add_ln415_3_fu_5692_p2;
        add_ln415_3_reg_11450_pp0_iter23_reg <= add_ln415_3_reg_11450;
        add_ln415_4_reg_10205 <= add_ln415_4_fu_1814_p2;
        add_ln415_4_reg_10205_pp0_iter13_reg <= add_ln415_4_reg_10205;
        add_ln415_5_reg_10223 <= add_ln415_5_fu_1870_p2;
        add_ln415_5_reg_10223_pp0_iter13_reg <= add_ln415_5_reg_10223;
        add_ln415_6_reg_11467 <= add_ln415_6_fu_5735_p2;
        add_ln415_6_reg_11467_pp0_iter23_reg <= add_ln415_6_reg_11467;
        add_ln415_7_reg_11484 <= add_ln415_7_fu_5778_p2;
        add_ln415_7_reg_11484_pp0_iter23_reg <= add_ln415_7_reg_11484;
        add_ln415_8_reg_10241 <= add_ln415_8_fu_1926_p2;
        add_ln415_8_reg_10241_pp0_iter13_reg <= add_ln415_8_reg_10241;
        add_ln415_9_reg_10259 <= add_ln415_9_fu_1982_p2;
        add_ln415_9_reg_10259_pp0_iter13_reg <= add_ln415_9_reg_10259;
        add_ln415_reg_10169 <= add_ln415_fu_1702_p2;
        add_ln415_reg_10169_pp0_iter13_reg <= add_ln415_reg_10169;
        add_ln709_1_reg_9964 <= add_ln709_1_fu_1307_p2;
        add_ln709_2_reg_9994 <= add_ln709_2_fu_1362_p2;
        add_ln709_3_reg_10024 <= add_ln709_3_fu_1417_p2;
        add_ln709_4_reg_10054 <= add_ln709_4_fu_1472_p2;
        add_ln709_5_reg_10084 <= add_ln709_5_fu_1527_p2;
        add_ln709_6_reg_10114 <= add_ln709_6_fu_1582_p2;
        add_ln709_7_reg_10144 <= add_ln709_7_fu_1637_p2;
        add_ln709_reg_9934 <= add_ln709_fu_1252_p2;
        icmp_ln1049_10_reg_11875 <= icmp_ln1049_10_fu_6462_p2;
        icmp_ln1049_11_reg_11892 <= icmp_ln1049_11_fu_6477_p2;
        icmp_ln1049_12_reg_11909 <= icmp_ln1049_12_fu_6492_p2;
        icmp_ln1049_13_reg_11926 <= icmp_ln1049_13_fu_6507_p2;
        icmp_ln1049_14_reg_11943 <= icmp_ln1049_14_fu_6522_p2;
        icmp_ln1049_15_reg_11960 <= icmp_ln1049_15_fu_6537_p2;
        icmp_ln1049_1_reg_11722 <= icmp_ln1049_1_fu_6327_p2;
        icmp_ln1049_2_reg_11739 <= icmp_ln1049_2_fu_6342_p2;
        icmp_ln1049_3_reg_11756 <= icmp_ln1049_3_fu_6357_p2;
        icmp_ln1049_4_reg_11773 <= icmp_ln1049_4_fu_6372_p2;
        icmp_ln1049_5_reg_11790 <= icmp_ln1049_5_fu_6387_p2;
        icmp_ln1049_6_reg_11807 <= icmp_ln1049_6_fu_6402_p2;
        icmp_ln1049_7_reg_11824 <= icmp_ln1049_7_fu_6417_p2;
        icmp_ln1049_8_reg_11841 <= icmp_ln1049_8_fu_6432_p2;
        icmp_ln1049_9_reg_11858 <= icmp_ln1049_9_fu_6447_p2;
        icmp_ln1049_reg_11705 <= icmp_ln1049_fu_6312_p2;
        icmp_ln412_10_reg_11403 <= icmp_ln412_10_fu_5423_p2;
        icmp_ln412_11_reg_11408 <= icmp_ln412_11_fu_5462_p2;
        icmp_ln412_12_reg_11413 <= icmp_ln412_12_fu_5501_p2;
        icmp_ln412_13_reg_11418 <= icmp_ln412_13_fu_5540_p2;
        icmp_ln412_14_reg_11423 <= icmp_ln412_14_fu_5579_p2;
        icmp_ln412_15_reg_11428 <= icmp_ln412_15_fu_5618_p2;
        icmp_ln412_1_reg_11358 <= icmp_ln412_1_fu_5072_p2;
        icmp_ln412_2_reg_11363 <= icmp_ln412_2_fu_5111_p2;
        icmp_ln412_3_reg_11368 <= icmp_ln412_3_fu_5150_p2;
        icmp_ln412_4_reg_11373 <= icmp_ln412_4_fu_5189_p2;
        icmp_ln412_5_reg_11378 <= icmp_ln412_5_fu_5228_p2;
        icmp_ln412_6_reg_11383 <= icmp_ln412_6_fu_5267_p2;
        icmp_ln412_7_reg_11388 <= icmp_ln412_7_fu_5306_p2;
        icmp_ln412_8_reg_11393 <= icmp_ln412_8_fu_5345_p2;
        icmp_ln412_9_reg_11398 <= icmp_ln412_9_fu_5384_p2;
        icmp_ln412_reg_11353 <= icmp_ln412_fu_5033_p2;
        icmp_ln727_10_reg_10079 <= icmp_ln727_10_fu_1499_p2;
        icmp_ln727_11_reg_10098 <= icmp_ln727_11_fu_1541_p2;
        icmp_ln727_12_reg_10109 <= icmp_ln727_12_fu_1554_p2;
        icmp_ln727_13_reg_10128 <= icmp_ln727_13_fu_1596_p2;
        icmp_ln727_14_reg_10139 <= icmp_ln727_14_fu_1609_p2;
        icmp_ln727_15_reg_10158 <= icmp_ln727_15_fu_1651_p2;
        icmp_ln727_1_reg_9948 <= icmp_ln727_1_fu_1266_p2;
        icmp_ln727_2_reg_9959 <= icmp_ln727_2_fu_1279_p2;
        icmp_ln727_3_reg_9978 <= icmp_ln727_3_fu_1321_p2;
        icmp_ln727_4_reg_9989 <= icmp_ln727_4_fu_1334_p2;
        icmp_ln727_5_reg_10008 <= icmp_ln727_5_fu_1376_p2;
        icmp_ln727_6_reg_10019 <= icmp_ln727_6_fu_1389_p2;
        icmp_ln727_7_reg_10038 <= icmp_ln727_7_fu_1431_p2;
        icmp_ln727_8_reg_10049 <= icmp_ln727_8_fu_1444_p2;
        icmp_ln727_9_reg_10068 <= icmp_ln727_9_fu_1486_p2;
        icmp_ln727_reg_9929 <= icmp_ln727_fu_1224_p2;
        icmp_ln777_10_reg_11882 <= icmp_ln777_10_fu_6467_p2;
        icmp_ln777_11_reg_11899 <= icmp_ln777_11_fu_6482_p2;
        icmp_ln777_12_reg_11916 <= icmp_ln777_12_fu_6497_p2;
        icmp_ln777_13_reg_11933 <= icmp_ln777_13_fu_6512_p2;
        icmp_ln777_14_reg_11950 <= icmp_ln777_14_fu_6527_p2;
        icmp_ln777_15_reg_11967 <= icmp_ln777_15_fu_6542_p2;
        icmp_ln777_1_reg_11729 <= icmp_ln777_1_fu_6332_p2;
        icmp_ln777_2_reg_11746 <= icmp_ln777_2_fu_6347_p2;
        icmp_ln777_3_reg_11763 <= icmp_ln777_3_fu_6362_p2;
        icmp_ln777_4_reg_11780 <= icmp_ln777_4_fu_6377_p2;
        icmp_ln777_5_reg_11797 <= icmp_ln777_5_fu_6392_p2;
        icmp_ln777_6_reg_11814 <= icmp_ln777_6_fu_6407_p2;
        icmp_ln777_7_reg_11831 <= icmp_ln777_7_fu_6422_p2;
        icmp_ln777_8_reg_11848 <= icmp_ln777_8_fu_6437_p2;
        icmp_ln777_9_reg_11865 <= icmp_ln777_9_fu_6452_p2;
        icmp_ln777_reg_11712 <= icmp_ln777_fu_6317_p2;
        icmp_ln799_10_reg_11751 <= icmp_ln799_10_fu_6352_p2;
        icmp_ln799_11_reg_11768 <= icmp_ln799_11_fu_6367_p2;
        icmp_ln799_12_reg_10482 <= icmp_ln799_12_fu_2585_p2;
        icmp_ln799_13_reg_11785 <= icmp_ln799_13_fu_6382_p2;
        icmp_ln799_14_reg_11802 <= icmp_ln799_14_fu_6397_p2;
        icmp_ln799_15_reg_10492 <= icmp_ln799_15_fu_2595_p2;
        icmp_ln799_16_reg_11819 <= icmp_ln799_16_fu_6412_p2;
        icmp_ln799_17_reg_11836 <= icmp_ln799_17_fu_6427_p2;
        icmp_ln799_18_reg_10497 <= icmp_ln799_18_fu_2600_p2;
        icmp_ln799_19_reg_10502 <= icmp_ln799_19_fu_2605_p2;
        icmp_ln799_1_reg_10467 <= icmp_ln799_1_fu_2570_p2;
        icmp_ln799_20_reg_11853 <= icmp_ln799_20_fu_6442_p2;
        icmp_ln799_21_reg_11870 <= icmp_ln799_21_fu_6457_p2;
        icmp_ln799_22_reg_10512 <= icmp_ln799_22_fu_2615_p2;
        icmp_ln799_23_reg_11887 <= icmp_ln799_23_fu_6472_p2;
        icmp_ln799_24_reg_11904 <= icmp_ln799_24_fu_6487_p2;
        icmp_ln799_25_reg_10522 <= icmp_ln799_25_fu_2625_p2;
        icmp_ln799_26_reg_11921 <= icmp_ln799_26_fu_6502_p2;
        icmp_ln799_27_reg_11938 <= icmp_ln799_27_fu_6517_p2;
        icmp_ln799_28_reg_10527 <= icmp_ln799_28_fu_2630_p2;
        icmp_ln799_29_reg_10532 <= icmp_ln799_29_fu_2635_p2;
        icmp_ln799_2_reg_10477 <= icmp_ln799_2_fu_2580_p2;
        icmp_ln799_30_reg_11955 <= icmp_ln799_30_fu_6532_p2;
        icmp_ln799_31_reg_11972 <= icmp_ln799_31_fu_6547_p2;
        icmp_ln799_3_reg_10487 <= icmp_ln799_3_fu_2590_p2;
        icmp_ln799_4_reg_10462 <= icmp_ln799_4_fu_2565_p2;
        icmp_ln799_5_reg_10507 <= icmp_ln799_5_fu_2610_p2;
        icmp_ln799_6_reg_10517 <= icmp_ln799_6_fu_2620_p2;
        icmp_ln799_7_reg_11717 <= icmp_ln799_7_fu_6322_p2;
        icmp_ln799_8_reg_11734 <= icmp_ln799_8_fu_6337_p2;
        icmp_ln799_9_reg_10472 <= icmp_ln799_9_fu_2575_p2;
        icmp_ln799_reg_10457 <= icmp_ln799_fu_2560_p2;
        mul_ln1171_13_reg_9727 <= grp_fu_8843_p2;
        mul_ln1171_13_reg_9727_pp0_iter11_reg <= mul_ln1171_13_reg_9727;
        mul_ln1171_19_reg_9765 <= grp_fu_8861_p2;
        mul_ln1171_19_reg_9765_pp0_iter11_reg <= mul_ln1171_19_reg_9765;
        mul_ln1171_1_reg_9651 <= grp_fu_8807_p2;
        mul_ln1171_1_reg_9651_pp0_iter11_reg <= mul_ln1171_1_reg_9651;
        mul_ln1171_25_reg_9803 <= grp_fu_8879_p2;
        mul_ln1171_25_reg_9803_pp0_iter11_reg <= mul_ln1171_25_reg_9803;
        mul_ln1171_31_reg_9841 <= grp_fu_8897_p2;
        mul_ln1171_31_reg_9841_pp0_iter11_reg <= mul_ln1171_31_reg_9841;
        mul_ln1171_37_reg_9879 <= grp_fu_8915_p2;
        mul_ln1171_37_reg_9879_pp0_iter11_reg <= mul_ln1171_37_reg_9879;
        mul_ln1171_43_reg_9917 <= grp_fu_8933_p2;
        mul_ln1171_43_reg_9917_pp0_iter11_reg <= mul_ln1171_43_reg_9917;
        mul_ln1171_7_reg_9689 <= grp_fu_8825_p2;
        mul_ln1171_7_reg_9689_pp0_iter11_reg <= mul_ln1171_7_reg_9689;
        p_Result_8_reg_9166_pp0_iter10_reg <= p_Result_8_reg_9166_pp0_iter9_reg;
        p_Result_8_reg_9166_pp0_iter11_reg <= p_Result_8_reg_9166_pp0_iter10_reg;
        p_Result_8_reg_9166_pp0_iter12_reg <= p_Result_8_reg_9166_pp0_iter11_reg;
        p_Result_8_reg_9166_pp0_iter13_reg <= p_Result_8_reg_9166_pp0_iter12_reg;
        p_Result_8_reg_9166_pp0_iter14_reg <= p_Result_8_reg_9166_pp0_iter13_reg;
        p_Result_8_reg_9166_pp0_iter15_reg <= p_Result_8_reg_9166_pp0_iter14_reg;
        p_Result_8_reg_9166_pp0_iter2_reg <= p_Result_8_reg_9166_pp0_iter1_reg;
        p_Result_8_reg_9166_pp0_iter3_reg <= p_Result_8_reg_9166_pp0_iter2_reg;
        p_Result_8_reg_9166_pp0_iter4_reg <= p_Result_8_reg_9166_pp0_iter3_reg;
        p_Result_8_reg_9166_pp0_iter5_reg <= p_Result_8_reg_9166_pp0_iter4_reg;
        p_Result_8_reg_9166_pp0_iter6_reg <= p_Result_8_reg_9166_pp0_iter5_reg;
        p_Result_8_reg_9166_pp0_iter7_reg <= p_Result_8_reg_9166_pp0_iter6_reg;
        p_Result_8_reg_9166_pp0_iter8_reg <= p_Result_8_reg_9166_pp0_iter7_reg;
        p_Result_8_reg_9166_pp0_iter9_reg <= p_Result_8_reg_9166_pp0_iter8_reg;
        p_Result_93_1_reg_9171_pp0_iter10_reg <= p_Result_93_1_reg_9171_pp0_iter9_reg;
        p_Result_93_1_reg_9171_pp0_iter11_reg <= p_Result_93_1_reg_9171_pp0_iter10_reg;
        p_Result_93_1_reg_9171_pp0_iter12_reg <= p_Result_93_1_reg_9171_pp0_iter11_reg;
        p_Result_93_1_reg_9171_pp0_iter13_reg <= p_Result_93_1_reg_9171_pp0_iter12_reg;
        p_Result_93_1_reg_9171_pp0_iter14_reg <= p_Result_93_1_reg_9171_pp0_iter13_reg;
        p_Result_93_1_reg_9171_pp0_iter2_reg <= p_Result_93_1_reg_9171_pp0_iter1_reg;
        p_Result_93_1_reg_9171_pp0_iter3_reg <= p_Result_93_1_reg_9171_pp0_iter2_reg;
        p_Result_93_1_reg_9171_pp0_iter4_reg <= p_Result_93_1_reg_9171_pp0_iter3_reg;
        p_Result_93_1_reg_9171_pp0_iter5_reg <= p_Result_93_1_reg_9171_pp0_iter4_reg;
        p_Result_93_1_reg_9171_pp0_iter6_reg <= p_Result_93_1_reg_9171_pp0_iter5_reg;
        p_Result_93_1_reg_9171_pp0_iter7_reg <= p_Result_93_1_reg_9171_pp0_iter6_reg;
        p_Result_93_1_reg_9171_pp0_iter8_reg <= p_Result_93_1_reg_9171_pp0_iter7_reg;
        p_Result_93_1_reg_9171_pp0_iter9_reg <= p_Result_93_1_reg_9171_pp0_iter8_reg;
        p_Result_93_2_reg_9181_pp0_iter10_reg <= p_Result_93_2_reg_9181_pp0_iter9_reg;
        p_Result_93_2_reg_9181_pp0_iter11_reg <= p_Result_93_2_reg_9181_pp0_iter10_reg;
        p_Result_93_2_reg_9181_pp0_iter12_reg <= p_Result_93_2_reg_9181_pp0_iter11_reg;
        p_Result_93_2_reg_9181_pp0_iter13_reg <= p_Result_93_2_reg_9181_pp0_iter12_reg;
        p_Result_93_2_reg_9181_pp0_iter14_reg <= p_Result_93_2_reg_9181_pp0_iter13_reg;
        p_Result_93_2_reg_9181_pp0_iter2_reg <= p_Result_93_2_reg_9181_pp0_iter1_reg;
        p_Result_93_2_reg_9181_pp0_iter3_reg <= p_Result_93_2_reg_9181_pp0_iter2_reg;
        p_Result_93_2_reg_9181_pp0_iter4_reg <= p_Result_93_2_reg_9181_pp0_iter3_reg;
        p_Result_93_2_reg_9181_pp0_iter5_reg <= p_Result_93_2_reg_9181_pp0_iter4_reg;
        p_Result_93_2_reg_9181_pp0_iter6_reg <= p_Result_93_2_reg_9181_pp0_iter5_reg;
        p_Result_93_2_reg_9181_pp0_iter7_reg <= p_Result_93_2_reg_9181_pp0_iter6_reg;
        p_Result_93_2_reg_9181_pp0_iter8_reg <= p_Result_93_2_reg_9181_pp0_iter7_reg;
        p_Result_93_2_reg_9181_pp0_iter9_reg <= p_Result_93_2_reg_9181_pp0_iter8_reg;
        p_Result_93_3_reg_9191_pp0_iter10_reg <= p_Result_93_3_reg_9191_pp0_iter9_reg;
        p_Result_93_3_reg_9191_pp0_iter11_reg <= p_Result_93_3_reg_9191_pp0_iter10_reg;
        p_Result_93_3_reg_9191_pp0_iter12_reg <= p_Result_93_3_reg_9191_pp0_iter11_reg;
        p_Result_93_3_reg_9191_pp0_iter13_reg <= p_Result_93_3_reg_9191_pp0_iter12_reg;
        p_Result_93_3_reg_9191_pp0_iter14_reg <= p_Result_93_3_reg_9191_pp0_iter13_reg;
        p_Result_93_3_reg_9191_pp0_iter2_reg <= p_Result_93_3_reg_9191_pp0_iter1_reg;
        p_Result_93_3_reg_9191_pp0_iter3_reg <= p_Result_93_3_reg_9191_pp0_iter2_reg;
        p_Result_93_3_reg_9191_pp0_iter4_reg <= p_Result_93_3_reg_9191_pp0_iter3_reg;
        p_Result_93_3_reg_9191_pp0_iter5_reg <= p_Result_93_3_reg_9191_pp0_iter4_reg;
        p_Result_93_3_reg_9191_pp0_iter6_reg <= p_Result_93_3_reg_9191_pp0_iter5_reg;
        p_Result_93_3_reg_9191_pp0_iter7_reg <= p_Result_93_3_reg_9191_pp0_iter6_reg;
        p_Result_93_3_reg_9191_pp0_iter8_reg <= p_Result_93_3_reg_9191_pp0_iter7_reg;
        p_Result_93_3_reg_9191_pp0_iter9_reg <= p_Result_93_3_reg_9191_pp0_iter8_reg;
        p_Result_93_4_reg_9201_pp0_iter10_reg <= p_Result_93_4_reg_9201_pp0_iter9_reg;
        p_Result_93_4_reg_9201_pp0_iter11_reg <= p_Result_93_4_reg_9201_pp0_iter10_reg;
        p_Result_93_4_reg_9201_pp0_iter12_reg <= p_Result_93_4_reg_9201_pp0_iter11_reg;
        p_Result_93_4_reg_9201_pp0_iter13_reg <= p_Result_93_4_reg_9201_pp0_iter12_reg;
        p_Result_93_4_reg_9201_pp0_iter14_reg <= p_Result_93_4_reg_9201_pp0_iter13_reg;
        p_Result_93_4_reg_9201_pp0_iter2_reg <= p_Result_93_4_reg_9201_pp0_iter1_reg;
        p_Result_93_4_reg_9201_pp0_iter3_reg <= p_Result_93_4_reg_9201_pp0_iter2_reg;
        p_Result_93_4_reg_9201_pp0_iter4_reg <= p_Result_93_4_reg_9201_pp0_iter3_reg;
        p_Result_93_4_reg_9201_pp0_iter5_reg <= p_Result_93_4_reg_9201_pp0_iter4_reg;
        p_Result_93_4_reg_9201_pp0_iter6_reg <= p_Result_93_4_reg_9201_pp0_iter5_reg;
        p_Result_93_4_reg_9201_pp0_iter7_reg <= p_Result_93_4_reg_9201_pp0_iter6_reg;
        p_Result_93_4_reg_9201_pp0_iter8_reg <= p_Result_93_4_reg_9201_pp0_iter7_reg;
        p_Result_93_4_reg_9201_pp0_iter9_reg <= p_Result_93_4_reg_9201_pp0_iter8_reg;
        p_Result_93_5_reg_9211_pp0_iter10_reg <= p_Result_93_5_reg_9211_pp0_iter9_reg;
        p_Result_93_5_reg_9211_pp0_iter11_reg <= p_Result_93_5_reg_9211_pp0_iter10_reg;
        p_Result_93_5_reg_9211_pp0_iter12_reg <= p_Result_93_5_reg_9211_pp0_iter11_reg;
        p_Result_93_5_reg_9211_pp0_iter13_reg <= p_Result_93_5_reg_9211_pp0_iter12_reg;
        p_Result_93_5_reg_9211_pp0_iter14_reg <= p_Result_93_5_reg_9211_pp0_iter13_reg;
        p_Result_93_5_reg_9211_pp0_iter2_reg <= p_Result_93_5_reg_9211_pp0_iter1_reg;
        p_Result_93_5_reg_9211_pp0_iter3_reg <= p_Result_93_5_reg_9211_pp0_iter2_reg;
        p_Result_93_5_reg_9211_pp0_iter4_reg <= p_Result_93_5_reg_9211_pp0_iter3_reg;
        p_Result_93_5_reg_9211_pp0_iter5_reg <= p_Result_93_5_reg_9211_pp0_iter4_reg;
        p_Result_93_5_reg_9211_pp0_iter6_reg <= p_Result_93_5_reg_9211_pp0_iter5_reg;
        p_Result_93_5_reg_9211_pp0_iter7_reg <= p_Result_93_5_reg_9211_pp0_iter6_reg;
        p_Result_93_5_reg_9211_pp0_iter8_reg <= p_Result_93_5_reg_9211_pp0_iter7_reg;
        p_Result_93_5_reg_9211_pp0_iter9_reg <= p_Result_93_5_reg_9211_pp0_iter8_reg;
        p_Result_93_6_reg_9221_pp0_iter10_reg <= p_Result_93_6_reg_9221_pp0_iter9_reg;
        p_Result_93_6_reg_9221_pp0_iter11_reg <= p_Result_93_6_reg_9221_pp0_iter10_reg;
        p_Result_93_6_reg_9221_pp0_iter12_reg <= p_Result_93_6_reg_9221_pp0_iter11_reg;
        p_Result_93_6_reg_9221_pp0_iter13_reg <= p_Result_93_6_reg_9221_pp0_iter12_reg;
        p_Result_93_6_reg_9221_pp0_iter14_reg <= p_Result_93_6_reg_9221_pp0_iter13_reg;
        p_Result_93_6_reg_9221_pp0_iter2_reg <= p_Result_93_6_reg_9221_pp0_iter1_reg;
        p_Result_93_6_reg_9221_pp0_iter3_reg <= p_Result_93_6_reg_9221_pp0_iter2_reg;
        p_Result_93_6_reg_9221_pp0_iter4_reg <= p_Result_93_6_reg_9221_pp0_iter3_reg;
        p_Result_93_6_reg_9221_pp0_iter5_reg <= p_Result_93_6_reg_9221_pp0_iter4_reg;
        p_Result_93_6_reg_9221_pp0_iter6_reg <= p_Result_93_6_reg_9221_pp0_iter5_reg;
        p_Result_93_6_reg_9221_pp0_iter7_reg <= p_Result_93_6_reg_9221_pp0_iter6_reg;
        p_Result_93_6_reg_9221_pp0_iter8_reg <= p_Result_93_6_reg_9221_pp0_iter7_reg;
        p_Result_93_6_reg_9221_pp0_iter9_reg <= p_Result_93_6_reg_9221_pp0_iter8_reg;
        p_Result_93_7_reg_9231_pp0_iter10_reg <= p_Result_93_7_reg_9231_pp0_iter9_reg;
        p_Result_93_7_reg_9231_pp0_iter11_reg <= p_Result_93_7_reg_9231_pp0_iter10_reg;
        p_Result_93_7_reg_9231_pp0_iter12_reg <= p_Result_93_7_reg_9231_pp0_iter11_reg;
        p_Result_93_7_reg_9231_pp0_iter13_reg <= p_Result_93_7_reg_9231_pp0_iter12_reg;
        p_Result_93_7_reg_9231_pp0_iter14_reg <= p_Result_93_7_reg_9231_pp0_iter13_reg;
        p_Result_93_7_reg_9231_pp0_iter2_reg <= p_Result_93_7_reg_9231_pp0_iter1_reg;
        p_Result_93_7_reg_9231_pp0_iter3_reg <= p_Result_93_7_reg_9231_pp0_iter2_reg;
        p_Result_93_7_reg_9231_pp0_iter4_reg <= p_Result_93_7_reg_9231_pp0_iter3_reg;
        p_Result_93_7_reg_9231_pp0_iter5_reg <= p_Result_93_7_reg_9231_pp0_iter4_reg;
        p_Result_93_7_reg_9231_pp0_iter6_reg <= p_Result_93_7_reg_9231_pp0_iter5_reg;
        p_Result_93_7_reg_9231_pp0_iter7_reg <= p_Result_93_7_reg_9231_pp0_iter6_reg;
        p_Result_93_7_reg_9231_pp0_iter8_reg <= p_Result_93_7_reg_9231_pp0_iter7_reg;
        p_Result_93_7_reg_9231_pp0_iter9_reg <= p_Result_93_7_reg_9231_pp0_iter8_reg;
        p_Result_95_1_reg_9176_pp0_iter10_reg <= p_Result_95_1_reg_9176_pp0_iter9_reg;
        p_Result_95_1_reg_9176_pp0_iter11_reg <= p_Result_95_1_reg_9176_pp0_iter10_reg;
        p_Result_95_1_reg_9176_pp0_iter12_reg <= p_Result_95_1_reg_9176_pp0_iter11_reg;
        p_Result_95_1_reg_9176_pp0_iter13_reg <= p_Result_95_1_reg_9176_pp0_iter12_reg;
        p_Result_95_1_reg_9176_pp0_iter14_reg <= p_Result_95_1_reg_9176_pp0_iter13_reg;
        p_Result_95_1_reg_9176_pp0_iter15_reg <= p_Result_95_1_reg_9176_pp0_iter14_reg;
        p_Result_95_1_reg_9176_pp0_iter2_reg <= p_Result_95_1_reg_9176_pp0_iter1_reg;
        p_Result_95_1_reg_9176_pp0_iter3_reg <= p_Result_95_1_reg_9176_pp0_iter2_reg;
        p_Result_95_1_reg_9176_pp0_iter4_reg <= p_Result_95_1_reg_9176_pp0_iter3_reg;
        p_Result_95_1_reg_9176_pp0_iter5_reg <= p_Result_95_1_reg_9176_pp0_iter4_reg;
        p_Result_95_1_reg_9176_pp0_iter6_reg <= p_Result_95_1_reg_9176_pp0_iter5_reg;
        p_Result_95_1_reg_9176_pp0_iter7_reg <= p_Result_95_1_reg_9176_pp0_iter6_reg;
        p_Result_95_1_reg_9176_pp0_iter8_reg <= p_Result_95_1_reg_9176_pp0_iter7_reg;
        p_Result_95_1_reg_9176_pp0_iter9_reg <= p_Result_95_1_reg_9176_pp0_iter8_reg;
        p_Result_95_2_reg_9186_pp0_iter10_reg <= p_Result_95_2_reg_9186_pp0_iter9_reg;
        p_Result_95_2_reg_9186_pp0_iter11_reg <= p_Result_95_2_reg_9186_pp0_iter10_reg;
        p_Result_95_2_reg_9186_pp0_iter12_reg <= p_Result_95_2_reg_9186_pp0_iter11_reg;
        p_Result_95_2_reg_9186_pp0_iter13_reg <= p_Result_95_2_reg_9186_pp0_iter12_reg;
        p_Result_95_2_reg_9186_pp0_iter14_reg <= p_Result_95_2_reg_9186_pp0_iter13_reg;
        p_Result_95_2_reg_9186_pp0_iter15_reg <= p_Result_95_2_reg_9186_pp0_iter14_reg;
        p_Result_95_2_reg_9186_pp0_iter2_reg <= p_Result_95_2_reg_9186_pp0_iter1_reg;
        p_Result_95_2_reg_9186_pp0_iter3_reg <= p_Result_95_2_reg_9186_pp0_iter2_reg;
        p_Result_95_2_reg_9186_pp0_iter4_reg <= p_Result_95_2_reg_9186_pp0_iter3_reg;
        p_Result_95_2_reg_9186_pp0_iter5_reg <= p_Result_95_2_reg_9186_pp0_iter4_reg;
        p_Result_95_2_reg_9186_pp0_iter6_reg <= p_Result_95_2_reg_9186_pp0_iter5_reg;
        p_Result_95_2_reg_9186_pp0_iter7_reg <= p_Result_95_2_reg_9186_pp0_iter6_reg;
        p_Result_95_2_reg_9186_pp0_iter8_reg <= p_Result_95_2_reg_9186_pp0_iter7_reg;
        p_Result_95_2_reg_9186_pp0_iter9_reg <= p_Result_95_2_reg_9186_pp0_iter8_reg;
        p_Result_95_3_reg_9196_pp0_iter10_reg <= p_Result_95_3_reg_9196_pp0_iter9_reg;
        p_Result_95_3_reg_9196_pp0_iter11_reg <= p_Result_95_3_reg_9196_pp0_iter10_reg;
        p_Result_95_3_reg_9196_pp0_iter12_reg <= p_Result_95_3_reg_9196_pp0_iter11_reg;
        p_Result_95_3_reg_9196_pp0_iter13_reg <= p_Result_95_3_reg_9196_pp0_iter12_reg;
        p_Result_95_3_reg_9196_pp0_iter14_reg <= p_Result_95_3_reg_9196_pp0_iter13_reg;
        p_Result_95_3_reg_9196_pp0_iter15_reg <= p_Result_95_3_reg_9196_pp0_iter14_reg;
        p_Result_95_3_reg_9196_pp0_iter2_reg <= p_Result_95_3_reg_9196_pp0_iter1_reg;
        p_Result_95_3_reg_9196_pp0_iter3_reg <= p_Result_95_3_reg_9196_pp0_iter2_reg;
        p_Result_95_3_reg_9196_pp0_iter4_reg <= p_Result_95_3_reg_9196_pp0_iter3_reg;
        p_Result_95_3_reg_9196_pp0_iter5_reg <= p_Result_95_3_reg_9196_pp0_iter4_reg;
        p_Result_95_3_reg_9196_pp0_iter6_reg <= p_Result_95_3_reg_9196_pp0_iter5_reg;
        p_Result_95_3_reg_9196_pp0_iter7_reg <= p_Result_95_3_reg_9196_pp0_iter6_reg;
        p_Result_95_3_reg_9196_pp0_iter8_reg <= p_Result_95_3_reg_9196_pp0_iter7_reg;
        p_Result_95_3_reg_9196_pp0_iter9_reg <= p_Result_95_3_reg_9196_pp0_iter8_reg;
        p_Result_95_4_reg_9206_pp0_iter10_reg <= p_Result_95_4_reg_9206_pp0_iter9_reg;
        p_Result_95_4_reg_9206_pp0_iter11_reg <= p_Result_95_4_reg_9206_pp0_iter10_reg;
        p_Result_95_4_reg_9206_pp0_iter12_reg <= p_Result_95_4_reg_9206_pp0_iter11_reg;
        p_Result_95_4_reg_9206_pp0_iter13_reg <= p_Result_95_4_reg_9206_pp0_iter12_reg;
        p_Result_95_4_reg_9206_pp0_iter14_reg <= p_Result_95_4_reg_9206_pp0_iter13_reg;
        p_Result_95_4_reg_9206_pp0_iter15_reg <= p_Result_95_4_reg_9206_pp0_iter14_reg;
        p_Result_95_4_reg_9206_pp0_iter2_reg <= p_Result_95_4_reg_9206_pp0_iter1_reg;
        p_Result_95_4_reg_9206_pp0_iter3_reg <= p_Result_95_4_reg_9206_pp0_iter2_reg;
        p_Result_95_4_reg_9206_pp0_iter4_reg <= p_Result_95_4_reg_9206_pp0_iter3_reg;
        p_Result_95_4_reg_9206_pp0_iter5_reg <= p_Result_95_4_reg_9206_pp0_iter4_reg;
        p_Result_95_4_reg_9206_pp0_iter6_reg <= p_Result_95_4_reg_9206_pp0_iter5_reg;
        p_Result_95_4_reg_9206_pp0_iter7_reg <= p_Result_95_4_reg_9206_pp0_iter6_reg;
        p_Result_95_4_reg_9206_pp0_iter8_reg <= p_Result_95_4_reg_9206_pp0_iter7_reg;
        p_Result_95_4_reg_9206_pp0_iter9_reg <= p_Result_95_4_reg_9206_pp0_iter8_reg;
        p_Result_95_5_reg_9216_pp0_iter10_reg <= p_Result_95_5_reg_9216_pp0_iter9_reg;
        p_Result_95_5_reg_9216_pp0_iter11_reg <= p_Result_95_5_reg_9216_pp0_iter10_reg;
        p_Result_95_5_reg_9216_pp0_iter12_reg <= p_Result_95_5_reg_9216_pp0_iter11_reg;
        p_Result_95_5_reg_9216_pp0_iter13_reg <= p_Result_95_5_reg_9216_pp0_iter12_reg;
        p_Result_95_5_reg_9216_pp0_iter14_reg <= p_Result_95_5_reg_9216_pp0_iter13_reg;
        p_Result_95_5_reg_9216_pp0_iter15_reg <= p_Result_95_5_reg_9216_pp0_iter14_reg;
        p_Result_95_5_reg_9216_pp0_iter2_reg <= p_Result_95_5_reg_9216_pp0_iter1_reg;
        p_Result_95_5_reg_9216_pp0_iter3_reg <= p_Result_95_5_reg_9216_pp0_iter2_reg;
        p_Result_95_5_reg_9216_pp0_iter4_reg <= p_Result_95_5_reg_9216_pp0_iter3_reg;
        p_Result_95_5_reg_9216_pp0_iter5_reg <= p_Result_95_5_reg_9216_pp0_iter4_reg;
        p_Result_95_5_reg_9216_pp0_iter6_reg <= p_Result_95_5_reg_9216_pp0_iter5_reg;
        p_Result_95_5_reg_9216_pp0_iter7_reg <= p_Result_95_5_reg_9216_pp0_iter6_reg;
        p_Result_95_5_reg_9216_pp0_iter8_reg <= p_Result_95_5_reg_9216_pp0_iter7_reg;
        p_Result_95_5_reg_9216_pp0_iter9_reg <= p_Result_95_5_reg_9216_pp0_iter8_reg;
        p_Result_95_6_reg_9226_pp0_iter10_reg <= p_Result_95_6_reg_9226_pp0_iter9_reg;
        p_Result_95_6_reg_9226_pp0_iter11_reg <= p_Result_95_6_reg_9226_pp0_iter10_reg;
        p_Result_95_6_reg_9226_pp0_iter12_reg <= p_Result_95_6_reg_9226_pp0_iter11_reg;
        p_Result_95_6_reg_9226_pp0_iter13_reg <= p_Result_95_6_reg_9226_pp0_iter12_reg;
        p_Result_95_6_reg_9226_pp0_iter14_reg <= p_Result_95_6_reg_9226_pp0_iter13_reg;
        p_Result_95_6_reg_9226_pp0_iter15_reg <= p_Result_95_6_reg_9226_pp0_iter14_reg;
        p_Result_95_6_reg_9226_pp0_iter2_reg <= p_Result_95_6_reg_9226_pp0_iter1_reg;
        p_Result_95_6_reg_9226_pp0_iter3_reg <= p_Result_95_6_reg_9226_pp0_iter2_reg;
        p_Result_95_6_reg_9226_pp0_iter4_reg <= p_Result_95_6_reg_9226_pp0_iter3_reg;
        p_Result_95_6_reg_9226_pp0_iter5_reg <= p_Result_95_6_reg_9226_pp0_iter4_reg;
        p_Result_95_6_reg_9226_pp0_iter6_reg <= p_Result_95_6_reg_9226_pp0_iter5_reg;
        p_Result_95_6_reg_9226_pp0_iter7_reg <= p_Result_95_6_reg_9226_pp0_iter6_reg;
        p_Result_95_6_reg_9226_pp0_iter8_reg <= p_Result_95_6_reg_9226_pp0_iter7_reg;
        p_Result_95_6_reg_9226_pp0_iter9_reg <= p_Result_95_6_reg_9226_pp0_iter8_reg;
        p_Result_95_7_reg_9236_pp0_iter10_reg <= p_Result_95_7_reg_9236_pp0_iter9_reg;
        p_Result_95_7_reg_9236_pp0_iter11_reg <= p_Result_95_7_reg_9236_pp0_iter10_reg;
        p_Result_95_7_reg_9236_pp0_iter12_reg <= p_Result_95_7_reg_9236_pp0_iter11_reg;
        p_Result_95_7_reg_9236_pp0_iter13_reg <= p_Result_95_7_reg_9236_pp0_iter12_reg;
        p_Result_95_7_reg_9236_pp0_iter14_reg <= p_Result_95_7_reg_9236_pp0_iter13_reg;
        p_Result_95_7_reg_9236_pp0_iter15_reg <= p_Result_95_7_reg_9236_pp0_iter14_reg;
        p_Result_95_7_reg_9236_pp0_iter2_reg <= p_Result_95_7_reg_9236_pp0_iter1_reg;
        p_Result_95_7_reg_9236_pp0_iter3_reg <= p_Result_95_7_reg_9236_pp0_iter2_reg;
        p_Result_95_7_reg_9236_pp0_iter4_reg <= p_Result_95_7_reg_9236_pp0_iter3_reg;
        p_Result_95_7_reg_9236_pp0_iter5_reg <= p_Result_95_7_reg_9236_pp0_iter4_reg;
        p_Result_95_7_reg_9236_pp0_iter6_reg <= p_Result_95_7_reg_9236_pp0_iter5_reg;
        p_Result_95_7_reg_9236_pp0_iter7_reg <= p_Result_95_7_reg_9236_pp0_iter6_reg;
        p_Result_95_7_reg_9236_pp0_iter8_reg <= p_Result_95_7_reg_9236_pp0_iter7_reg;
        p_Result_95_7_reg_9236_pp0_iter9_reg <= p_Result_95_7_reg_9236_pp0_iter8_reg;
        select_ln384_14_reg_10552 <= select_ln384_14_fu_3049_p3;
        select_ln384_1_reg_10547 <= select_ln384_1_fu_2945_p3;
        select_ln384_21_reg_10562 <= select_ln384_21_fu_3257_p3;
        select_ln384_28_reg_10572 <= select_ln384_28_fu_3465_p3;
        select_ln384_2_reg_10557 <= select_ln384_2_fu_3153_p3;
        select_ln384_34_reg_10577 <= select_ln384_34_fu_3569_p3;
        select_ln384_36_reg_10582 <= select_ln384_36_fu_3673_p3;
        select_ln384_3_reg_10567 <= select_ln384_3_fu_3361_p3;
        select_ln384_42_reg_10587 <= select_ln384_42_fu_3777_p3;
        select_ln384_44_reg_10592 <= select_ln384_44_fu_3881_p3;
        select_ln384_4_reg_10537 <= select_ln384_4_fu_2737_p3;
        select_ln384_50_reg_10597 <= select_ln384_50_fu_3985_p3;
        select_ln384_52_reg_10602 <= select_ln384_52_fu_4089_p3;
        select_ln384_59_reg_10612 <= select_ln384_59_fu_4297_p3;
        select_ln384_6_reg_10542 <= select_ln384_6_fu_2841_p3;
        select_ln384_7_reg_10607 <= select_ln384_7_fu_4193_p3;
        sext_ln1171_10_reg_10665 <= sext_ln1171_10_fu_4328_p1;
        sext_ln1171_11_reg_10677 <= sext_ln1171_11_fu_4334_p1;
        sext_ln1171_12_reg_10683 <= sext_ln1171_12_fu_4337_p1;
        sext_ln1171_13_reg_10695 <= sext_ln1171_13_fu_4343_p1;
        sext_ln1171_14_reg_10701 <= sext_ln1171_14_fu_4346_p1;
        sext_ln1171_15_reg_10713 <= sext_ln1171_15_fu_4352_p1;
        sext_ln1171_16_reg_10719 <= sext_ln1171_16_fu_4355_p1;
        sext_ln1171_17_reg_10731 <= sext_ln1171_17_fu_4361_p1;
        sext_ln1171_18_reg_10737 <= sext_ln1171_18_fu_4364_p1;
        sext_ln1171_19_reg_10749 <= sext_ln1171_19_fu_4370_p1;
        sext_ln1171_1_reg_10629 <= sext_ln1171_1_fu_4310_p1;
        sext_ln1171_20_reg_10755 <= sext_ln1171_20_fu_4373_p1;
        sext_ln1171_2_reg_10641 <= sext_ln1171_2_fu_4316_p1;
        sext_ln1171_8_reg_10647 <= sext_ln1171_8_fu_4319_p1;
        sext_ln1171_9_reg_10659 <= sext_ln1171_9_fu_4325_p1;
        sext_ln1171_reg_10623 <= sext_ln1171_fu_4307_p1;
        sub_ln1246_10_reg_11065 <= sub_ln1246_10_fu_4582_p2;
        sub_ln1246_10_reg_11065_pp0_iter21_reg <= sub_ln1246_10_reg_11065;
        sub_ln1246_10_reg_11065_pp0_iter22_reg <= sub_ln1246_10_reg_11065_pp0_iter21_reg;
        sub_ln1246_10_reg_11065_pp0_iter23_reg <= sub_ln1246_10_reg_11065_pp0_iter22_reg;
        sub_ln1246_11_reg_11089 <= sub_ln1246_11_fu_4617_p2;
        sub_ln1246_11_reg_11089_pp0_iter21_reg <= sub_ln1246_11_reg_11089;
        sub_ln1246_11_reg_11089_pp0_iter22_reg <= sub_ln1246_11_reg_11089_pp0_iter21_reg;
        sub_ln1246_11_reg_11089_pp0_iter23_reg <= sub_ln1246_11_reg_11089_pp0_iter22_reg;
        sub_ln1246_12_reg_9739_pp0_iter11_reg <= sub_ln1246_12_reg_9739;
        sub_ln1246_14_reg_11113 <= sub_ln1246_14_fu_4654_p2;
        sub_ln1246_14_reg_11113_pp0_iter21_reg <= sub_ln1246_14_reg_11113;
        sub_ln1246_14_reg_11113_pp0_iter22_reg <= sub_ln1246_14_reg_11113_pp0_iter21_reg;
        sub_ln1246_14_reg_11113_pp0_iter23_reg <= sub_ln1246_14_reg_11113_pp0_iter22_reg;
        sub_ln1246_15_reg_11137 <= sub_ln1246_15_fu_4689_p2;
        sub_ln1246_15_reg_11137_pp0_iter21_reg <= sub_ln1246_15_reg_11137;
        sub_ln1246_15_reg_11137_pp0_iter22_reg <= sub_ln1246_15_reg_11137_pp0_iter21_reg;
        sub_ln1246_15_reg_11137_pp0_iter23_reg <= sub_ln1246_15_reg_11137_pp0_iter22_reg;
        sub_ln1246_16_reg_9777_pp0_iter11_reg <= sub_ln1246_16_reg_9777;
        sub_ln1246_18_reg_11161 <= sub_ln1246_18_fu_4726_p2;
        sub_ln1246_18_reg_11161_pp0_iter21_reg <= sub_ln1246_18_reg_11161;
        sub_ln1246_18_reg_11161_pp0_iter22_reg <= sub_ln1246_18_reg_11161_pp0_iter21_reg;
        sub_ln1246_18_reg_11161_pp0_iter23_reg <= sub_ln1246_18_reg_11161_pp0_iter22_reg;
        sub_ln1246_19_reg_11185 <= sub_ln1246_19_fu_4761_p2;
        sub_ln1246_19_reg_11185_pp0_iter21_reg <= sub_ln1246_19_reg_11185;
        sub_ln1246_19_reg_11185_pp0_iter22_reg <= sub_ln1246_19_reg_11185_pp0_iter21_reg;
        sub_ln1246_19_reg_11185_pp0_iter23_reg <= sub_ln1246_19_reg_11185_pp0_iter22_reg;
        sub_ln1246_20_reg_9815_pp0_iter11_reg <= sub_ln1246_20_reg_9815;
        sub_ln1246_22_reg_11209 <= sub_ln1246_22_fu_4798_p2;
        sub_ln1246_22_reg_11209_pp0_iter21_reg <= sub_ln1246_22_reg_11209;
        sub_ln1246_22_reg_11209_pp0_iter22_reg <= sub_ln1246_22_reg_11209_pp0_iter21_reg;
        sub_ln1246_22_reg_11209_pp0_iter23_reg <= sub_ln1246_22_reg_11209_pp0_iter22_reg;
        sub_ln1246_23_reg_11233 <= sub_ln1246_23_fu_4833_p2;
        sub_ln1246_23_reg_11233_pp0_iter21_reg <= sub_ln1246_23_reg_11233;
        sub_ln1246_23_reg_11233_pp0_iter22_reg <= sub_ln1246_23_reg_11233_pp0_iter21_reg;
        sub_ln1246_23_reg_11233_pp0_iter23_reg <= sub_ln1246_23_reg_11233_pp0_iter22_reg;
        sub_ln1246_24_reg_9853_pp0_iter11_reg <= sub_ln1246_24_reg_9853;
        sub_ln1246_26_reg_11257 <= sub_ln1246_26_fu_4870_p2;
        sub_ln1246_26_reg_11257_pp0_iter21_reg <= sub_ln1246_26_reg_11257;
        sub_ln1246_26_reg_11257_pp0_iter22_reg <= sub_ln1246_26_reg_11257_pp0_iter21_reg;
        sub_ln1246_26_reg_11257_pp0_iter23_reg <= sub_ln1246_26_reg_11257_pp0_iter22_reg;
        sub_ln1246_27_reg_11281 <= sub_ln1246_27_fu_4905_p2;
        sub_ln1246_27_reg_11281_pp0_iter21_reg <= sub_ln1246_27_reg_11281;
        sub_ln1246_27_reg_11281_pp0_iter22_reg <= sub_ln1246_27_reg_11281_pp0_iter21_reg;
        sub_ln1246_27_reg_11281_pp0_iter23_reg <= sub_ln1246_27_reg_11281_pp0_iter22_reg;
        sub_ln1246_28_reg_9891_pp0_iter11_reg <= sub_ln1246_28_reg_9891;
        sub_ln1246_2_reg_10969 <= sub_ln1246_2_fu_4438_p2;
        sub_ln1246_2_reg_10969_pp0_iter21_reg <= sub_ln1246_2_reg_10969;
        sub_ln1246_2_reg_10969_pp0_iter22_reg <= sub_ln1246_2_reg_10969_pp0_iter21_reg;
        sub_ln1246_2_reg_10969_pp0_iter23_reg <= sub_ln1246_2_reg_10969_pp0_iter22_reg;
        sub_ln1246_30_reg_11305 <= sub_ln1246_30_fu_4942_p2;
        sub_ln1246_30_reg_11305_pp0_iter21_reg <= sub_ln1246_30_reg_11305;
        sub_ln1246_30_reg_11305_pp0_iter22_reg <= sub_ln1246_30_reg_11305_pp0_iter21_reg;
        sub_ln1246_30_reg_11305_pp0_iter23_reg <= sub_ln1246_30_reg_11305_pp0_iter22_reg;
        sub_ln1246_31_reg_11329 <= sub_ln1246_31_fu_4977_p2;
        sub_ln1246_31_reg_11329_pp0_iter21_reg <= sub_ln1246_31_reg_11329;
        sub_ln1246_31_reg_11329_pp0_iter22_reg <= sub_ln1246_31_reg_11329_pp0_iter21_reg;
        sub_ln1246_31_reg_11329_pp0_iter23_reg <= sub_ln1246_31_reg_11329_pp0_iter22_reg;
        sub_ln1246_3_reg_10993 <= sub_ln1246_3_fu_4473_p2;
        sub_ln1246_3_reg_10993_pp0_iter21_reg <= sub_ln1246_3_reg_10993;
        sub_ln1246_3_reg_10993_pp0_iter22_reg <= sub_ln1246_3_reg_10993_pp0_iter21_reg;
        sub_ln1246_3_reg_10993_pp0_iter23_reg <= sub_ln1246_3_reg_10993_pp0_iter22_reg;
        sub_ln1246_4_reg_9663_pp0_iter11_reg <= sub_ln1246_4_reg_9663;
        sub_ln1246_6_reg_11017 <= sub_ln1246_6_fu_4510_p2;
        sub_ln1246_6_reg_11017_pp0_iter21_reg <= sub_ln1246_6_reg_11017;
        sub_ln1246_6_reg_11017_pp0_iter22_reg <= sub_ln1246_6_reg_11017_pp0_iter21_reg;
        sub_ln1246_6_reg_11017_pp0_iter23_reg <= sub_ln1246_6_reg_11017_pp0_iter22_reg;
        sub_ln1246_7_reg_11041 <= sub_ln1246_7_fu_4545_p2;
        sub_ln1246_7_reg_11041_pp0_iter21_reg <= sub_ln1246_7_reg_11041;
        sub_ln1246_7_reg_11041_pp0_iter22_reg <= sub_ln1246_7_reg_11041_pp0_iter21_reg;
        sub_ln1246_7_reg_11041_pp0_iter23_reg <= sub_ln1246_7_reg_11041_pp0_iter22_reg;
        sub_ln1246_8_reg_9701_pp0_iter11_reg <= sub_ln1246_8_reg_9701;
        sub_ln1246_reg_9625_pp0_iter11_reg <= sub_ln1246_reg_9625;
        tmp_100_reg_9311_pp0_iter10_reg <= tmp_100_reg_9311_pp0_iter9_reg;
        tmp_100_reg_9311_pp0_iter11_reg <= tmp_100_reg_9311_pp0_iter10_reg;
        tmp_100_reg_9311_pp0_iter12_reg <= tmp_100_reg_9311_pp0_iter11_reg;
        tmp_100_reg_9311_pp0_iter13_reg <= tmp_100_reg_9311_pp0_iter12_reg;
        tmp_100_reg_9311_pp0_iter14_reg <= tmp_100_reg_9311_pp0_iter13_reg;
        tmp_100_reg_9311_pp0_iter15_reg <= tmp_100_reg_9311_pp0_iter14_reg;
        tmp_100_reg_9311_pp0_iter16_reg <= tmp_100_reg_9311_pp0_iter15_reg;
        tmp_100_reg_9311_pp0_iter17_reg <= tmp_100_reg_9311_pp0_iter16_reg;
        tmp_100_reg_9311_pp0_iter18_reg <= tmp_100_reg_9311_pp0_iter17_reg;
        tmp_100_reg_9311_pp0_iter19_reg <= tmp_100_reg_9311_pp0_iter18_reg;
        tmp_100_reg_9311_pp0_iter2_reg <= tmp_100_reg_9311;
        tmp_100_reg_9311_pp0_iter3_reg <= tmp_100_reg_9311_pp0_iter2_reg;
        tmp_100_reg_9311_pp0_iter4_reg <= tmp_100_reg_9311_pp0_iter3_reg;
        tmp_100_reg_9311_pp0_iter5_reg <= tmp_100_reg_9311_pp0_iter4_reg;
        tmp_100_reg_9311_pp0_iter6_reg <= tmp_100_reg_9311_pp0_iter5_reg;
        tmp_100_reg_9311_pp0_iter7_reg <= tmp_100_reg_9311_pp0_iter6_reg;
        tmp_100_reg_9311_pp0_iter8_reg <= tmp_100_reg_9311_pp0_iter7_reg;
        tmp_100_reg_9311_pp0_iter9_reg <= tmp_100_reg_9311_pp0_iter8_reg;
        tmp_101_reg_9316_pp0_iter10_reg <= tmp_101_reg_9316_pp0_iter9_reg;
        tmp_101_reg_9316_pp0_iter11_reg <= tmp_101_reg_9316_pp0_iter10_reg;
        tmp_101_reg_9316_pp0_iter12_reg <= tmp_101_reg_9316_pp0_iter11_reg;
        tmp_101_reg_9316_pp0_iter13_reg <= tmp_101_reg_9316_pp0_iter12_reg;
        tmp_101_reg_9316_pp0_iter14_reg <= tmp_101_reg_9316_pp0_iter13_reg;
        tmp_101_reg_9316_pp0_iter15_reg <= tmp_101_reg_9316_pp0_iter14_reg;
        tmp_101_reg_9316_pp0_iter16_reg <= tmp_101_reg_9316_pp0_iter15_reg;
        tmp_101_reg_9316_pp0_iter17_reg <= tmp_101_reg_9316_pp0_iter16_reg;
        tmp_101_reg_9316_pp0_iter18_reg <= tmp_101_reg_9316_pp0_iter17_reg;
        tmp_101_reg_9316_pp0_iter19_reg <= tmp_101_reg_9316_pp0_iter18_reg;
        tmp_101_reg_9316_pp0_iter2_reg <= tmp_101_reg_9316;
        tmp_101_reg_9316_pp0_iter3_reg <= tmp_101_reg_9316_pp0_iter2_reg;
        tmp_101_reg_9316_pp0_iter4_reg <= tmp_101_reg_9316_pp0_iter3_reg;
        tmp_101_reg_9316_pp0_iter5_reg <= tmp_101_reg_9316_pp0_iter4_reg;
        tmp_101_reg_9316_pp0_iter6_reg <= tmp_101_reg_9316_pp0_iter5_reg;
        tmp_101_reg_9316_pp0_iter7_reg <= tmp_101_reg_9316_pp0_iter6_reg;
        tmp_101_reg_9316_pp0_iter8_reg <= tmp_101_reg_9316_pp0_iter7_reg;
        tmp_101_reg_9316_pp0_iter9_reg <= tmp_101_reg_9316_pp0_iter8_reg;
        tmp_102_reg_10000 <= add_ln1245_4_fu_1356_p2[32'd43];
        tmp_102_reg_10000_pp0_iter12_reg <= tmp_102_reg_10000;
        tmp_102_reg_10000_pp0_iter13_reg <= tmp_102_reg_10000_pp0_iter12_reg;
        tmp_105_reg_10013 <= add_ln709_2_fu_1362_p2[32'd42];
        tmp_105_reg_10013_pp0_iter12_reg <= tmp_105_reg_10013;
        tmp_105_reg_10013_pp0_iter13_reg <= tmp_105_reg_10013_pp0_iter12_reg;
        tmp_106_reg_10264 <= add_ln415_9_fu_1982_p2[32'd17];
        tmp_106_reg_10264_pp0_iter13_reg <= tmp_106_reg_10264;
        tmp_107_reg_11077 <= sub_ln1246_10_fu_4582_p2[32'd34];
        tmp_107_reg_11077_pp0_iter21_reg <= tmp_107_reg_11077;
        tmp_107_reg_11077_pp0_iter22_reg <= tmp_107_reg_11077_pp0_iter21_reg;
        tmp_107_reg_11077_pp0_iter23_reg <= tmp_107_reg_11077_pp0_iter22_reg;
        tmp_10_reg_9256_pp0_iter10_reg <= tmp_10_reg_9256_pp0_iter9_reg;
        tmp_10_reg_9256_pp0_iter11_reg <= tmp_10_reg_9256_pp0_iter10_reg;
        tmp_10_reg_9256_pp0_iter12_reg <= tmp_10_reg_9256_pp0_iter11_reg;
        tmp_10_reg_9256_pp0_iter13_reg <= tmp_10_reg_9256_pp0_iter12_reg;
        tmp_10_reg_9256_pp0_iter14_reg <= tmp_10_reg_9256_pp0_iter13_reg;
        tmp_10_reg_9256_pp0_iter15_reg <= tmp_10_reg_9256_pp0_iter14_reg;
        tmp_10_reg_9256_pp0_iter16_reg <= tmp_10_reg_9256_pp0_iter15_reg;
        tmp_10_reg_9256_pp0_iter17_reg <= tmp_10_reg_9256_pp0_iter16_reg;
        tmp_10_reg_9256_pp0_iter18_reg <= tmp_10_reg_9256_pp0_iter17_reg;
        tmp_10_reg_9256_pp0_iter19_reg <= tmp_10_reg_9256_pp0_iter18_reg;
        tmp_10_reg_9256_pp0_iter2_reg <= tmp_10_reg_9256;
        tmp_10_reg_9256_pp0_iter3_reg <= tmp_10_reg_9256_pp0_iter2_reg;
        tmp_10_reg_9256_pp0_iter4_reg <= tmp_10_reg_9256_pp0_iter3_reg;
        tmp_10_reg_9256_pp0_iter5_reg <= tmp_10_reg_9256_pp0_iter4_reg;
        tmp_10_reg_9256_pp0_iter6_reg <= tmp_10_reg_9256_pp0_iter5_reg;
        tmp_10_reg_9256_pp0_iter7_reg <= tmp_10_reg_9256_pp0_iter6_reg;
        tmp_10_reg_9256_pp0_iter8_reg <= tmp_10_reg_9256_pp0_iter7_reg;
        tmp_10_reg_9256_pp0_iter9_reg <= tmp_10_reg_9256_pp0_iter8_reg;
        tmp_111_reg_11506 <= add_ln415_10_fu_5821_p2[32'd15];
        tmp_111_reg_11506_pp0_iter23_reg <= tmp_111_reg_11506;
        tmp_114_reg_11101 <= sub_ln1246_11_fu_4617_p2[32'd34];
        tmp_114_reg_11101_pp0_iter21_reg <= tmp_114_reg_11101;
        tmp_114_reg_11101_pp0_iter22_reg <= tmp_114_reg_11101_pp0_iter21_reg;
        tmp_114_reg_11101_pp0_iter23_reg <= tmp_114_reg_11101_pp0_iter22_reg;
        tmp_118_reg_11523 <= add_ln415_11_fu_5864_p2[32'd15];
        tmp_118_reg_11523_pp0_iter23_reg <= tmp_118_reg_11523;
        tmp_121_reg_9384 <= {{grp_phase_sincos_LUT_fu_272_ap_return[51:36]}};
        tmp_122_reg_9746 <= grp_fu_8850_p3[32'd43];
        tmp_122_reg_9746_pp0_iter11_reg <= tmp_122_reg_9746;
        tmp_122_reg_9746_pp0_iter12_reg <= tmp_122_reg_9746_pp0_iter11_reg;
        tmp_122_reg_9746_pp0_iter13_reg <= tmp_122_reg_9746_pp0_iter12_reg;
        tmp_125_reg_9759 <= grp_fu_8850_p3[32'd42];
        tmp_125_reg_9759_pp0_iter11_reg <= tmp_125_reg_9759;
        tmp_125_reg_9759_pp0_iter12_reg <= tmp_125_reg_9759_pp0_iter11_reg;
        tmp_125_reg_9759_pp0_iter13_reg <= tmp_125_reg_9759_pp0_iter12_reg;
        tmp_126_reg_10282 <= add_ln415_12_fu_2038_p2[32'd17];
        tmp_126_reg_10282_pp0_iter13_reg <= tmp_126_reg_10282;
        tmp_127_reg_10030 <= add_ln1245_6_fu_1411_p2[32'd43];
        tmp_127_reg_10030_pp0_iter12_reg <= tmp_127_reg_10030;
        tmp_127_reg_10030_pp0_iter13_reg <= tmp_127_reg_10030_pp0_iter12_reg;
        tmp_130_reg_10043 <= add_ln709_3_fu_1417_p2[32'd42];
        tmp_130_reg_10043_pp0_iter12_reg <= tmp_130_reg_10043;
        tmp_130_reg_10043_pp0_iter13_reg <= tmp_130_reg_10043_pp0_iter12_reg;
        tmp_131_reg_10300 <= add_ln415_13_fu_2094_p2[32'd17];
        tmp_131_reg_10300_pp0_iter13_reg <= tmp_131_reg_10300;
        tmp_132_reg_11125 <= sub_ln1246_14_fu_4654_p2[32'd34];
        tmp_132_reg_11125_pp0_iter21_reg <= tmp_132_reg_11125;
        tmp_132_reg_11125_pp0_iter22_reg <= tmp_132_reg_11125_pp0_iter21_reg;
        tmp_132_reg_11125_pp0_iter23_reg <= tmp_132_reg_11125_pp0_iter22_reg;
        tmp_136_reg_11540 <= add_ln415_14_fu_5907_p2[32'd15];
        tmp_136_reg_11540_pp0_iter23_reg <= tmp_136_reg_11540;
        tmp_139_reg_11149 <= sub_ln1246_15_fu_4689_p2[32'd34];
        tmp_139_reg_11149_pp0_iter21_reg <= tmp_139_reg_11149;
        tmp_139_reg_11149_pp0_iter22_reg <= tmp_139_reg_11149_pp0_iter21_reg;
        tmp_139_reg_11149_pp0_iter23_reg <= tmp_139_reg_11149_pp0_iter22_reg;
        tmp_13_reg_9645 <= grp_fu_8796_p3[32'd42];
        tmp_13_reg_9645_pp0_iter11_reg <= tmp_13_reg_9645;
        tmp_13_reg_9645_pp0_iter12_reg <= tmp_13_reg_9645_pp0_iter11_reg;
        tmp_13_reg_9645_pp0_iter13_reg <= tmp_13_reg_9645_pp0_iter12_reg;
        tmp_143_reg_11557 <= add_ln415_15_fu_5950_p2[32'd15];
        tmp_143_reg_11557_pp0_iter23_reg <= tmp_143_reg_11557;
        tmp_146_reg_9401 <= {{grp_phase_sincos_LUT_fu_281_ap_return[51:36]}};
        tmp_147_reg_9784 <= grp_fu_8868_p3[32'd43];
        tmp_147_reg_9784_pp0_iter11_reg <= tmp_147_reg_9784;
        tmp_147_reg_9784_pp0_iter12_reg <= tmp_147_reg_9784_pp0_iter11_reg;
        tmp_147_reg_9784_pp0_iter13_reg <= tmp_147_reg_9784_pp0_iter12_reg;
        tmp_14_reg_11059 <= {{sub_ln1246_7_fu_4545_p2[34:33]}};
        tmp_14_reg_11059_pp0_iter21_reg <= tmp_14_reg_11059;
        tmp_14_reg_11059_pp0_iter22_reg <= tmp_14_reg_11059_pp0_iter21_reg;
        tmp_150_reg_9797 <= grp_fu_8868_p3[32'd42];
        tmp_150_reg_9797_pp0_iter11_reg <= tmp_150_reg_9797;
        tmp_150_reg_9797_pp0_iter12_reg <= tmp_150_reg_9797_pp0_iter11_reg;
        tmp_150_reg_9797_pp0_iter13_reg <= tmp_150_reg_9797_pp0_iter12_reg;
        tmp_151_reg_10318 <= add_ln415_16_fu_2150_p2[32'd17];
        tmp_151_reg_10318_pp0_iter13_reg <= tmp_151_reg_10318;
        tmp_152_reg_10060 <= add_ln1245_8_fu_1466_p2[32'd43];
        tmp_152_reg_10060_pp0_iter12_reg <= tmp_152_reg_10060;
        tmp_152_reg_10060_pp0_iter13_reg <= tmp_152_reg_10060_pp0_iter12_reg;
        tmp_155_reg_10073 <= add_ln709_4_fu_1472_p2[32'd42];
        tmp_155_reg_10073_pp0_iter12_reg <= tmp_155_reg_10073;
        tmp_155_reg_10073_pp0_iter13_reg <= tmp_155_reg_10073_pp0_iter12_reg;
        tmp_156_reg_10336 <= add_ln415_17_fu_2206_p2[32'd17];
        tmp_156_reg_10336_pp0_iter13_reg <= tmp_156_reg_10336;
        tmp_157_reg_11173 <= sub_ln1246_18_fu_4726_p2[32'd34];
        tmp_157_reg_11173_pp0_iter21_reg <= tmp_157_reg_11173;
        tmp_157_reg_11173_pp0_iter22_reg <= tmp_157_reg_11173_pp0_iter21_reg;
        tmp_157_reg_11173_pp0_iter23_reg <= tmp_157_reg_11173_pp0_iter22_reg;
        tmp_15_reg_10174 <= add_ln415_fu_1702_p2[32'd17];
        tmp_15_reg_10174_pp0_iter13_reg <= tmp_15_reg_10174;
        tmp_161_reg_11574 <= add_ln415_18_fu_5993_p2[32'd15];
        tmp_161_reg_11574_pp0_iter23_reg <= tmp_161_reg_11574;
        tmp_164_reg_11197 <= sub_ln1246_19_fu_4761_p2[32'd34];
        tmp_164_reg_11197_pp0_iter21_reg <= tmp_164_reg_11197;
        tmp_164_reg_11197_pp0_iter22_reg <= tmp_164_reg_11197_pp0_iter21_reg;
        tmp_164_reg_11197_pp0_iter23_reg <= tmp_164_reg_11197_pp0_iter22_reg;
        tmp_168_reg_11591 <= add_ln415_19_fu_6036_p2[32'd15];
        tmp_168_reg_11591_pp0_iter23_reg <= tmp_168_reg_11591;
        tmp_171_reg_9418 <= {{grp_phase_sincos_LUT_fu_290_ap_return[51:36]}};
        tmp_172_reg_9822 <= grp_fu_8886_p3[32'd43];
        tmp_172_reg_9822_pp0_iter11_reg <= tmp_172_reg_9822;
        tmp_172_reg_9822_pp0_iter12_reg <= tmp_172_reg_9822_pp0_iter11_reg;
        tmp_172_reg_9822_pp0_iter13_reg <= tmp_172_reg_9822_pp0_iter12_reg;
        tmp_175_reg_9835 <= grp_fu_8886_p3[32'd42];
        tmp_175_reg_9835_pp0_iter11_reg <= tmp_175_reg_9835;
        tmp_175_reg_9835_pp0_iter12_reg <= tmp_175_reg_9835_pp0_iter11_reg;
        tmp_175_reg_9835_pp0_iter13_reg <= tmp_175_reg_9835_pp0_iter12_reg;
        tmp_176_reg_10354 <= add_ln415_20_fu_2262_p2[32'd17];
        tmp_176_reg_10354_pp0_iter13_reg <= tmp_176_reg_10354;
        tmp_177_reg_10090 <= add_ln1245_10_fu_1521_p2[32'd43];
        tmp_177_reg_10090_pp0_iter12_reg <= tmp_177_reg_10090;
        tmp_177_reg_10090_pp0_iter13_reg <= tmp_177_reg_10090_pp0_iter12_reg;
        tmp_17_reg_9940 <= add_ln1245_fu_1246_p2[32'd43];
        tmp_17_reg_9940_pp0_iter12_reg <= tmp_17_reg_9940;
        tmp_17_reg_9940_pp0_iter13_reg <= tmp_17_reg_9940_pp0_iter12_reg;
        tmp_180_reg_10103 <= add_ln709_5_fu_1527_p2[32'd42];
        tmp_180_reg_10103_pp0_iter12_reg <= tmp_180_reg_10103;
        tmp_180_reg_10103_pp0_iter13_reg <= tmp_180_reg_10103_pp0_iter12_reg;
        tmp_181_reg_10372 <= add_ln415_21_fu_2318_p2[32'd17];
        tmp_181_reg_10372_pp0_iter13_reg <= tmp_181_reg_10372;
        tmp_182_reg_11221 <= sub_ln1246_22_fu_4798_p2[32'd34];
        tmp_182_reg_11221_pp0_iter21_reg <= tmp_182_reg_11221;
        tmp_182_reg_11221_pp0_iter22_reg <= tmp_182_reg_11221_pp0_iter21_reg;
        tmp_182_reg_11221_pp0_iter23_reg <= tmp_182_reg_11221_pp0_iter22_reg;
        tmp_186_reg_11608 <= add_ln415_22_fu_6079_p2[32'd15];
        tmp_186_reg_11608_pp0_iter23_reg <= tmp_186_reg_11608;
        tmp_189_reg_11245 <= sub_ln1246_23_fu_4833_p2[32'd34];
        tmp_189_reg_11245_pp0_iter21_reg <= tmp_189_reg_11245;
        tmp_189_reg_11245_pp0_iter22_reg <= tmp_189_reg_11245_pp0_iter21_reg;
        tmp_189_reg_11245_pp0_iter23_reg <= tmp_189_reg_11245_pp0_iter22_reg;
        tmp_18_reg_11083 <= {{sub_ln1246_10_fu_4582_p2[34:33]}};
        tmp_18_reg_11083_pp0_iter21_reg <= tmp_18_reg_11083;
        tmp_18_reg_11083_pp0_iter22_reg <= tmp_18_reg_11083_pp0_iter21_reg;
        tmp_193_reg_11625 <= add_ln415_23_fu_6122_p2[32'd15];
        tmp_193_reg_11625_pp0_iter23_reg <= tmp_193_reg_11625;
        tmp_196_reg_9435 <= {{grp_phase_sincos_LUT_fu_299_ap_return[51:36]}};
        tmp_197_reg_9860 <= grp_fu_8904_p3[32'd43];
        tmp_197_reg_9860_pp0_iter11_reg <= tmp_197_reg_9860;
        tmp_197_reg_9860_pp0_iter12_reg <= tmp_197_reg_9860_pp0_iter11_reg;
        tmp_197_reg_9860_pp0_iter13_reg <= tmp_197_reg_9860_pp0_iter12_reg;
        tmp_200_reg_9873 <= grp_fu_8904_p3[32'd42];
        tmp_200_reg_9873_pp0_iter11_reg <= tmp_200_reg_9873;
        tmp_200_reg_9873_pp0_iter12_reg <= tmp_200_reg_9873_pp0_iter11_reg;
        tmp_200_reg_9873_pp0_iter13_reg <= tmp_200_reg_9873_pp0_iter12_reg;
        tmp_201_reg_10390 <= add_ln415_24_fu_2374_p2[32'd17];
        tmp_201_reg_10390_pp0_iter13_reg <= tmp_201_reg_10390;
        tmp_202_reg_10120 <= add_ln1245_12_fu_1576_p2[32'd43];
        tmp_202_reg_10120_pp0_iter12_reg <= tmp_202_reg_10120;
        tmp_202_reg_10120_pp0_iter13_reg <= tmp_202_reg_10120_pp0_iter12_reg;
        tmp_205_reg_10133 <= add_ln709_6_fu_1582_p2[32'd42];
        tmp_205_reg_10133_pp0_iter12_reg <= tmp_205_reg_10133;
        tmp_205_reg_10133_pp0_iter13_reg <= tmp_205_reg_10133_pp0_iter12_reg;
        tmp_206_reg_10408 <= add_ln415_25_fu_2430_p2[32'd17];
        tmp_206_reg_10408_pp0_iter13_reg <= tmp_206_reg_10408;
        tmp_207_reg_11269 <= sub_ln1246_26_fu_4870_p2[32'd34];
        tmp_207_reg_11269_pp0_iter21_reg <= tmp_207_reg_11269;
        tmp_207_reg_11269_pp0_iter22_reg <= tmp_207_reg_11269_pp0_iter21_reg;
        tmp_207_reg_11269_pp0_iter23_reg <= tmp_207_reg_11269_pp0_iter22_reg;
        tmp_211_reg_11642 <= add_ln415_26_fu_6165_p2[32'd15];
        tmp_211_reg_11642_pp0_iter23_reg <= tmp_211_reg_11642;
        tmp_214_reg_11293 <= sub_ln1246_27_fu_4905_p2[32'd34];
        tmp_214_reg_11293_pp0_iter21_reg <= tmp_214_reg_11293;
        tmp_214_reg_11293_pp0_iter22_reg <= tmp_214_reg_11293_pp0_iter21_reg;
        tmp_214_reg_11293_pp0_iter23_reg <= tmp_214_reg_11293_pp0_iter22_reg;
        tmp_218_reg_11659 <= add_ln415_27_fu_6208_p2[32'd15];
        tmp_218_reg_11659_pp0_iter23_reg <= tmp_218_reg_11659;
        tmp_221_reg_9452 <= {{grp_phase_sincos_LUT_fu_308_ap_return[51:36]}};
        tmp_222_reg_9898 <= grp_fu_8922_p3[32'd43];
        tmp_222_reg_9898_pp0_iter11_reg <= tmp_222_reg_9898;
        tmp_222_reg_9898_pp0_iter12_reg <= tmp_222_reg_9898_pp0_iter11_reg;
        tmp_222_reg_9898_pp0_iter13_reg <= tmp_222_reg_9898_pp0_iter12_reg;
        tmp_225_reg_9911 <= grp_fu_8922_p3[32'd42];
        tmp_225_reg_9911_pp0_iter11_reg <= tmp_225_reg_9911;
        tmp_225_reg_9911_pp0_iter12_reg <= tmp_225_reg_9911_pp0_iter11_reg;
        tmp_225_reg_9911_pp0_iter13_reg <= tmp_225_reg_9911_pp0_iter12_reg;
        tmp_226_reg_10426 <= add_ln415_28_fu_2486_p2[32'd17];
        tmp_226_reg_10426_pp0_iter13_reg <= tmp_226_reg_10426;
        tmp_227_reg_10150 <= add_ln1245_14_fu_1631_p2[32'd43];
        tmp_227_reg_10150_pp0_iter12_reg <= tmp_227_reg_10150;
        tmp_227_reg_10150_pp0_iter13_reg <= tmp_227_reg_10150_pp0_iter12_reg;
        tmp_22_reg_11107 <= {{sub_ln1246_11_fu_4617_p2[34:33]}};
        tmp_22_reg_11107_pp0_iter21_reg <= tmp_22_reg_11107;
        tmp_22_reg_11107_pp0_iter22_reg <= tmp_22_reg_11107_pp0_iter21_reg;
        tmp_230_reg_10163 <= add_ln709_7_fu_1637_p2[32'd42];
        tmp_230_reg_10163_pp0_iter12_reg <= tmp_230_reg_10163;
        tmp_230_reg_10163_pp0_iter13_reg <= tmp_230_reg_10163_pp0_iter12_reg;
        tmp_231_reg_10444 <= add_ln415_29_fu_2542_p2[32'd17];
        tmp_231_reg_10444_pp0_iter13_reg <= tmp_231_reg_10444;
        tmp_232_reg_11317 <= sub_ln1246_30_fu_4942_p2[32'd34];
        tmp_232_reg_11317_pp0_iter21_reg <= tmp_232_reg_11317;
        tmp_232_reg_11317_pp0_iter22_reg <= tmp_232_reg_11317_pp0_iter21_reg;
        tmp_232_reg_11317_pp0_iter23_reg <= tmp_232_reg_11317_pp0_iter22_reg;
        tmp_236_reg_11676 <= add_ln415_30_fu_6251_p2[32'd15];
        tmp_236_reg_11676_pp0_iter23_reg <= tmp_236_reg_11676;
        tmp_239_reg_11341 <= sub_ln1246_31_fu_4977_p2[32'd34];
        tmp_239_reg_11341_pp0_iter21_reg <= tmp_239_reg_11341;
        tmp_239_reg_11341_pp0_iter22_reg <= tmp_239_reg_11341_pp0_iter21_reg;
        tmp_239_reg_11341_pp0_iter23_reg <= tmp_239_reg_11341_pp0_iter22_reg;
        tmp_23_reg_9953 <= add_ln709_fu_1252_p2[32'd42];
        tmp_23_reg_9953_pp0_iter12_reg <= tmp_23_reg_9953;
        tmp_23_reg_9953_pp0_iter13_reg <= tmp_23_reg_9953_pp0_iter12_reg;
        tmp_243_reg_11693 <= add_ln415_31_fu_6294_p2[32'd15];
        tmp_243_reg_11693_pp0_iter23_reg <= tmp_243_reg_11693;
        tmp_25_reg_10192 <= add_ln415_1_fu_1758_p2[32'd17];
        tmp_25_reg_10192_pp0_iter13_reg <= tmp_25_reg_10192;
        tmp_26_reg_11131 <= {{sub_ln1246_14_fu_4654_p2[34:33]}};
        tmp_26_reg_11131_pp0_iter21_reg <= tmp_26_reg_11131;
        tmp_26_reg_11131_pp0_iter22_reg <= tmp_26_reg_11131_pp0_iter21_reg;
        tmp_27_reg_10981 <= sub_ln1246_2_fu_4438_p2[32'd34];
        tmp_27_reg_10981_pp0_iter21_reg <= tmp_27_reg_10981;
        tmp_27_reg_10981_pp0_iter22_reg <= tmp_27_reg_10981_pp0_iter21_reg;
        tmp_27_reg_10981_pp0_iter23_reg <= tmp_27_reg_10981_pp0_iter22_reg;
        tmp_2_reg_9251_pp0_iter10_reg <= tmp_2_reg_9251_pp0_iter9_reg;
        tmp_2_reg_9251_pp0_iter11_reg <= tmp_2_reg_9251_pp0_iter10_reg;
        tmp_2_reg_9251_pp0_iter12_reg <= tmp_2_reg_9251_pp0_iter11_reg;
        tmp_2_reg_9251_pp0_iter13_reg <= tmp_2_reg_9251_pp0_iter12_reg;
        tmp_2_reg_9251_pp0_iter14_reg <= tmp_2_reg_9251_pp0_iter13_reg;
        tmp_2_reg_9251_pp0_iter15_reg <= tmp_2_reg_9251_pp0_iter14_reg;
        tmp_2_reg_9251_pp0_iter16_reg <= tmp_2_reg_9251_pp0_iter15_reg;
        tmp_2_reg_9251_pp0_iter17_reg <= tmp_2_reg_9251_pp0_iter16_reg;
        tmp_2_reg_9251_pp0_iter18_reg <= tmp_2_reg_9251_pp0_iter17_reg;
        tmp_2_reg_9251_pp0_iter19_reg <= tmp_2_reg_9251_pp0_iter18_reg;
        tmp_2_reg_9251_pp0_iter2_reg <= tmp_2_reg_9251;
        tmp_2_reg_9251_pp0_iter3_reg <= tmp_2_reg_9251_pp0_iter2_reg;
        tmp_2_reg_9251_pp0_iter4_reg <= tmp_2_reg_9251_pp0_iter3_reg;
        tmp_2_reg_9251_pp0_iter5_reg <= tmp_2_reg_9251_pp0_iter4_reg;
        tmp_2_reg_9251_pp0_iter6_reg <= tmp_2_reg_9251_pp0_iter5_reg;
        tmp_2_reg_9251_pp0_iter7_reg <= tmp_2_reg_9251_pp0_iter6_reg;
        tmp_2_reg_9251_pp0_iter8_reg <= tmp_2_reg_9251_pp0_iter7_reg;
        tmp_2_reg_9251_pp0_iter9_reg <= tmp_2_reg_9251_pp0_iter8_reg;
        tmp_30_reg_11155 <= {{sub_ln1246_15_fu_4689_p2[34:33]}};
        tmp_30_reg_11155_pp0_iter21_reg <= tmp_30_reg_11155;
        tmp_30_reg_11155_pp0_iter22_reg <= tmp_30_reg_11155_pp0_iter21_reg;
        tmp_34_reg_11179 <= {{sub_ln1246_18_fu_4726_p2[34:33]}};
        tmp_34_reg_11179_pp0_iter21_reg <= tmp_34_reg_11179;
        tmp_34_reg_11179_pp0_iter22_reg <= tmp_34_reg_11179_pp0_iter21_reg;
        tmp_35_reg_11438 <= add_ln415_2_fu_5649_p2[32'd15];
        tmp_35_reg_11438_pp0_iter23_reg <= tmp_35_reg_11438;
        tmp_38_reg_11203 <= {{sub_ln1246_19_fu_4761_p2[34:33]}};
        tmp_38_reg_11203_pp0_iter21_reg <= tmp_38_reg_11203;
        tmp_38_reg_11203_pp0_iter22_reg <= tmp_38_reg_11203_pp0_iter21_reg;
        tmp_3_reg_11011 <= {{sub_ln1246_3_fu_4473_p2[34:33]}};
        tmp_3_reg_11011_pp0_iter21_reg <= tmp_3_reg_11011;
        tmp_3_reg_11011_pp0_iter22_reg <= tmp_3_reg_11011_pp0_iter21_reg;
        tmp_41_reg_11005 <= sub_ln1246_3_fu_4473_p2[32'd34];
        tmp_41_reg_11005_pp0_iter21_reg <= tmp_41_reg_11005;
        tmp_41_reg_11005_pp0_iter22_reg <= tmp_41_reg_11005_pp0_iter21_reg;
        tmp_41_reg_11005_pp0_iter23_reg <= tmp_41_reg_11005_pp0_iter22_reg;
        tmp_42_reg_11227 <= {{sub_ln1246_22_fu_4798_p2[34:33]}};
        tmp_42_reg_11227_pp0_iter21_reg <= tmp_42_reg_11227;
        tmp_42_reg_11227_pp0_iter22_reg <= tmp_42_reg_11227_pp0_iter21_reg;
        tmp_46_reg_11251 <= {{sub_ln1246_23_fu_4833_p2[34:33]}};
        tmp_46_reg_11251_pp0_iter21_reg <= tmp_46_reg_11251;
        tmp_46_reg_11251_pp0_iter22_reg <= tmp_46_reg_11251_pp0_iter21_reg;
        tmp_49_reg_11455 <= add_ln415_3_fu_5692_p2[32'd15];
        tmp_49_reg_11455_pp0_iter23_reg <= tmp_49_reg_11455;
        tmp_4_reg_11035 <= {{sub_ln1246_6_fu_4510_p2[34:33]}};
        tmp_4_reg_11035_pp0_iter21_reg <= tmp_4_reg_11035;
        tmp_4_reg_11035_pp0_iter22_reg <= tmp_4_reg_11035_pp0_iter21_reg;
        tmp_50_reg_11275 <= {{sub_ln1246_26_fu_4870_p2[34:33]}};
        tmp_50_reg_11275_pp0_iter21_reg <= tmp_50_reg_11275;
        tmp_50_reg_11275_pp0_iter22_reg <= tmp_50_reg_11275_pp0_iter21_reg;
        tmp_54_reg_11299 <= {{sub_ln1246_27_fu_4905_p2[34:33]}};
        tmp_54_reg_11299_pp0_iter21_reg <= tmp_54_reg_11299;
        tmp_54_reg_11299_pp0_iter22_reg <= tmp_54_reg_11299_pp0_iter21_reg;
        tmp_55_reg_9350 <= {{grp_phase_sincos_LUT_fu_254_ap_return[51:36]}};
        tmp_57_reg_9670 <= grp_fu_8814_p3[32'd43];
        tmp_57_reg_9670_pp0_iter11_reg <= tmp_57_reg_9670;
        tmp_57_reg_9670_pp0_iter12_reg <= tmp_57_reg_9670_pp0_iter11_reg;
        tmp_57_reg_9670_pp0_iter13_reg <= tmp_57_reg_9670_pp0_iter12_reg;
        tmp_58_reg_11323 <= {{sub_ln1246_30_fu_4942_p2[34:33]}};
        tmp_58_reg_11323_pp0_iter21_reg <= tmp_58_reg_11323;
        tmp_58_reg_11323_pp0_iter22_reg <= tmp_58_reg_11323_pp0_iter21_reg;
        tmp_62_reg_11347 <= {{sub_ln1246_31_fu_4977_p2[34:33]}};
        tmp_62_reg_11347_pp0_iter21_reg <= tmp_62_reg_11347;
        tmp_62_reg_11347_pp0_iter22_reg <= tmp_62_reg_11347_pp0_iter21_reg;
        tmp_63_reg_9683 <= grp_fu_8814_p3[32'd42];
        tmp_63_reg_9683_pp0_iter11_reg <= tmp_63_reg_9683;
        tmp_63_reg_9683_pp0_iter12_reg <= tmp_63_reg_9683_pp0_iter11_reg;
        tmp_63_reg_9683_pp0_iter13_reg <= tmp_63_reg_9683_pp0_iter12_reg;
        tmp_64_reg_10210 <= add_ln415_4_fu_1814_p2[32'd17];
        tmp_64_reg_10210_pp0_iter13_reg <= tmp_64_reg_10210;
        tmp_65_reg_9970 <= add_ln1245_2_fu_1301_p2[32'd43];
        tmp_65_reg_9970_pp0_iter12_reg <= tmp_65_reg_9970;
        tmp_65_reg_9970_pp0_iter13_reg <= tmp_65_reg_9970_pp0_iter12_reg;
        tmp_68_reg_9983 <= add_ln709_1_fu_1307_p2[32'd42];
        tmp_68_reg_9983_pp0_iter12_reg <= tmp_68_reg_9983;
        tmp_68_reg_9983_pp0_iter13_reg <= tmp_68_reg_9983_pp0_iter12_reg;
        tmp_69_reg_10228 <= add_ln415_5_fu_1870_p2[32'd17];
        tmp_69_reg_10228_pp0_iter13_reg <= tmp_69_reg_10228;
        tmp_6_reg_9632 <= grp_fu_8796_p3[32'd43];
        tmp_6_reg_9632_pp0_iter11_reg <= tmp_6_reg_9632;
        tmp_6_reg_9632_pp0_iter12_reg <= tmp_6_reg_9632_pp0_iter11_reg;
        tmp_6_reg_9632_pp0_iter13_reg <= tmp_6_reg_9632_pp0_iter12_reg;
        tmp_70_reg_11029 <= sub_ln1246_6_fu_4510_p2[32'd34];
        tmp_70_reg_11029_pp0_iter21_reg <= tmp_70_reg_11029;
        tmp_70_reg_11029_pp0_iter22_reg <= tmp_70_reg_11029_pp0_iter21_reg;
        tmp_70_reg_11029_pp0_iter23_reg <= tmp_70_reg_11029_pp0_iter22_reg;
        tmp_74_reg_11472 <= add_ln415_6_fu_5735_p2[32'd15];
        tmp_74_reg_11472_pp0_iter23_reg <= tmp_74_reg_11472;
        tmp_77_reg_11053 <= sub_ln1246_7_fu_4545_p2[32'd34];
        tmp_77_reg_11053_pp0_iter21_reg <= tmp_77_reg_11053;
        tmp_77_reg_11053_pp0_iter22_reg <= tmp_77_reg_11053_pp0_iter21_reg;
        tmp_77_reg_11053_pp0_iter23_reg <= tmp_77_reg_11053_pp0_iter22_reg;
        tmp_80_reg_9261_pp0_iter10_reg <= tmp_80_reg_9261_pp0_iter9_reg;
        tmp_80_reg_9261_pp0_iter11_reg <= tmp_80_reg_9261_pp0_iter10_reg;
        tmp_80_reg_9261_pp0_iter12_reg <= tmp_80_reg_9261_pp0_iter11_reg;
        tmp_80_reg_9261_pp0_iter13_reg <= tmp_80_reg_9261_pp0_iter12_reg;
        tmp_80_reg_9261_pp0_iter14_reg <= tmp_80_reg_9261_pp0_iter13_reg;
        tmp_80_reg_9261_pp0_iter15_reg <= tmp_80_reg_9261_pp0_iter14_reg;
        tmp_80_reg_9261_pp0_iter16_reg <= tmp_80_reg_9261_pp0_iter15_reg;
        tmp_80_reg_9261_pp0_iter17_reg <= tmp_80_reg_9261_pp0_iter16_reg;
        tmp_80_reg_9261_pp0_iter18_reg <= tmp_80_reg_9261_pp0_iter17_reg;
        tmp_80_reg_9261_pp0_iter19_reg <= tmp_80_reg_9261_pp0_iter18_reg;
        tmp_80_reg_9261_pp0_iter2_reg <= tmp_80_reg_9261;
        tmp_80_reg_9261_pp0_iter3_reg <= tmp_80_reg_9261_pp0_iter2_reg;
        tmp_80_reg_9261_pp0_iter4_reg <= tmp_80_reg_9261_pp0_iter3_reg;
        tmp_80_reg_9261_pp0_iter5_reg <= tmp_80_reg_9261_pp0_iter4_reg;
        tmp_80_reg_9261_pp0_iter6_reg <= tmp_80_reg_9261_pp0_iter5_reg;
        tmp_80_reg_9261_pp0_iter7_reg <= tmp_80_reg_9261_pp0_iter6_reg;
        tmp_80_reg_9261_pp0_iter8_reg <= tmp_80_reg_9261_pp0_iter7_reg;
        tmp_80_reg_9261_pp0_iter9_reg <= tmp_80_reg_9261_pp0_iter8_reg;
        tmp_81_reg_9266_pp0_iter10_reg <= tmp_81_reg_9266_pp0_iter9_reg;
        tmp_81_reg_9266_pp0_iter11_reg <= tmp_81_reg_9266_pp0_iter10_reg;
        tmp_81_reg_9266_pp0_iter12_reg <= tmp_81_reg_9266_pp0_iter11_reg;
        tmp_81_reg_9266_pp0_iter13_reg <= tmp_81_reg_9266_pp0_iter12_reg;
        tmp_81_reg_9266_pp0_iter14_reg <= tmp_81_reg_9266_pp0_iter13_reg;
        tmp_81_reg_9266_pp0_iter15_reg <= tmp_81_reg_9266_pp0_iter14_reg;
        tmp_81_reg_9266_pp0_iter16_reg <= tmp_81_reg_9266_pp0_iter15_reg;
        tmp_81_reg_9266_pp0_iter17_reg <= tmp_81_reg_9266_pp0_iter16_reg;
        tmp_81_reg_9266_pp0_iter18_reg <= tmp_81_reg_9266_pp0_iter17_reg;
        tmp_81_reg_9266_pp0_iter19_reg <= tmp_81_reg_9266_pp0_iter18_reg;
        tmp_81_reg_9266_pp0_iter2_reg <= tmp_81_reg_9266;
        tmp_81_reg_9266_pp0_iter3_reg <= tmp_81_reg_9266_pp0_iter2_reg;
        tmp_81_reg_9266_pp0_iter4_reg <= tmp_81_reg_9266_pp0_iter3_reg;
        tmp_81_reg_9266_pp0_iter5_reg <= tmp_81_reg_9266_pp0_iter4_reg;
        tmp_81_reg_9266_pp0_iter6_reg <= tmp_81_reg_9266_pp0_iter5_reg;
        tmp_81_reg_9266_pp0_iter7_reg <= tmp_81_reg_9266_pp0_iter6_reg;
        tmp_81_reg_9266_pp0_iter8_reg <= tmp_81_reg_9266_pp0_iter7_reg;
        tmp_81_reg_9266_pp0_iter9_reg <= tmp_81_reg_9266_pp0_iter8_reg;
        tmp_83_reg_11489 <= add_ln415_7_fu_5778_p2[32'd15];
        tmp_83_reg_11489_pp0_iter23_reg <= tmp_83_reg_11489;
        tmp_84_reg_9271_pp0_iter10_reg <= tmp_84_reg_9271_pp0_iter9_reg;
        tmp_84_reg_9271_pp0_iter11_reg <= tmp_84_reg_9271_pp0_iter10_reg;
        tmp_84_reg_9271_pp0_iter12_reg <= tmp_84_reg_9271_pp0_iter11_reg;
        tmp_84_reg_9271_pp0_iter13_reg <= tmp_84_reg_9271_pp0_iter12_reg;
        tmp_84_reg_9271_pp0_iter14_reg <= tmp_84_reg_9271_pp0_iter13_reg;
        tmp_84_reg_9271_pp0_iter15_reg <= tmp_84_reg_9271_pp0_iter14_reg;
        tmp_84_reg_9271_pp0_iter16_reg <= tmp_84_reg_9271_pp0_iter15_reg;
        tmp_84_reg_9271_pp0_iter17_reg <= tmp_84_reg_9271_pp0_iter16_reg;
        tmp_84_reg_9271_pp0_iter18_reg <= tmp_84_reg_9271_pp0_iter17_reg;
        tmp_84_reg_9271_pp0_iter19_reg <= tmp_84_reg_9271_pp0_iter18_reg;
        tmp_84_reg_9271_pp0_iter2_reg <= tmp_84_reg_9271;
        tmp_84_reg_9271_pp0_iter3_reg <= tmp_84_reg_9271_pp0_iter2_reg;
        tmp_84_reg_9271_pp0_iter4_reg <= tmp_84_reg_9271_pp0_iter3_reg;
        tmp_84_reg_9271_pp0_iter5_reg <= tmp_84_reg_9271_pp0_iter4_reg;
        tmp_84_reg_9271_pp0_iter6_reg <= tmp_84_reg_9271_pp0_iter5_reg;
        tmp_84_reg_9271_pp0_iter7_reg <= tmp_84_reg_9271_pp0_iter6_reg;
        tmp_84_reg_9271_pp0_iter8_reg <= tmp_84_reg_9271_pp0_iter7_reg;
        tmp_84_reg_9271_pp0_iter9_reg <= tmp_84_reg_9271_pp0_iter8_reg;
        tmp_85_reg_9276_pp0_iter10_reg <= tmp_85_reg_9276_pp0_iter9_reg;
        tmp_85_reg_9276_pp0_iter11_reg <= tmp_85_reg_9276_pp0_iter10_reg;
        tmp_85_reg_9276_pp0_iter12_reg <= tmp_85_reg_9276_pp0_iter11_reg;
        tmp_85_reg_9276_pp0_iter13_reg <= tmp_85_reg_9276_pp0_iter12_reg;
        tmp_85_reg_9276_pp0_iter14_reg <= tmp_85_reg_9276_pp0_iter13_reg;
        tmp_85_reg_9276_pp0_iter15_reg <= tmp_85_reg_9276_pp0_iter14_reg;
        tmp_85_reg_9276_pp0_iter16_reg <= tmp_85_reg_9276_pp0_iter15_reg;
        tmp_85_reg_9276_pp0_iter17_reg <= tmp_85_reg_9276_pp0_iter16_reg;
        tmp_85_reg_9276_pp0_iter18_reg <= tmp_85_reg_9276_pp0_iter17_reg;
        tmp_85_reg_9276_pp0_iter19_reg <= tmp_85_reg_9276_pp0_iter18_reg;
        tmp_85_reg_9276_pp0_iter2_reg <= tmp_85_reg_9276;
        tmp_85_reg_9276_pp0_iter3_reg <= tmp_85_reg_9276_pp0_iter2_reg;
        tmp_85_reg_9276_pp0_iter4_reg <= tmp_85_reg_9276_pp0_iter3_reg;
        tmp_85_reg_9276_pp0_iter5_reg <= tmp_85_reg_9276_pp0_iter4_reg;
        tmp_85_reg_9276_pp0_iter6_reg <= tmp_85_reg_9276_pp0_iter5_reg;
        tmp_85_reg_9276_pp0_iter7_reg <= tmp_85_reg_9276_pp0_iter6_reg;
        tmp_85_reg_9276_pp0_iter8_reg <= tmp_85_reg_9276_pp0_iter7_reg;
        tmp_85_reg_9276_pp0_iter9_reg <= tmp_85_reg_9276_pp0_iter8_reg;
        tmp_88_reg_9281_pp0_iter10_reg <= tmp_88_reg_9281_pp0_iter9_reg;
        tmp_88_reg_9281_pp0_iter11_reg <= tmp_88_reg_9281_pp0_iter10_reg;
        tmp_88_reg_9281_pp0_iter12_reg <= tmp_88_reg_9281_pp0_iter11_reg;
        tmp_88_reg_9281_pp0_iter13_reg <= tmp_88_reg_9281_pp0_iter12_reg;
        tmp_88_reg_9281_pp0_iter14_reg <= tmp_88_reg_9281_pp0_iter13_reg;
        tmp_88_reg_9281_pp0_iter15_reg <= tmp_88_reg_9281_pp0_iter14_reg;
        tmp_88_reg_9281_pp0_iter16_reg <= tmp_88_reg_9281_pp0_iter15_reg;
        tmp_88_reg_9281_pp0_iter17_reg <= tmp_88_reg_9281_pp0_iter16_reg;
        tmp_88_reg_9281_pp0_iter18_reg <= tmp_88_reg_9281_pp0_iter17_reg;
        tmp_88_reg_9281_pp0_iter19_reg <= tmp_88_reg_9281_pp0_iter18_reg;
        tmp_88_reg_9281_pp0_iter2_reg <= tmp_88_reg_9281;
        tmp_88_reg_9281_pp0_iter3_reg <= tmp_88_reg_9281_pp0_iter2_reg;
        tmp_88_reg_9281_pp0_iter4_reg <= tmp_88_reg_9281_pp0_iter3_reg;
        tmp_88_reg_9281_pp0_iter5_reg <= tmp_88_reg_9281_pp0_iter4_reg;
        tmp_88_reg_9281_pp0_iter6_reg <= tmp_88_reg_9281_pp0_iter5_reg;
        tmp_88_reg_9281_pp0_iter7_reg <= tmp_88_reg_9281_pp0_iter6_reg;
        tmp_88_reg_9281_pp0_iter8_reg <= tmp_88_reg_9281_pp0_iter7_reg;
        tmp_88_reg_9281_pp0_iter9_reg <= tmp_88_reg_9281_pp0_iter8_reg;
        tmp_89_reg_9286_pp0_iter10_reg <= tmp_89_reg_9286_pp0_iter9_reg;
        tmp_89_reg_9286_pp0_iter11_reg <= tmp_89_reg_9286_pp0_iter10_reg;
        tmp_89_reg_9286_pp0_iter12_reg <= tmp_89_reg_9286_pp0_iter11_reg;
        tmp_89_reg_9286_pp0_iter13_reg <= tmp_89_reg_9286_pp0_iter12_reg;
        tmp_89_reg_9286_pp0_iter14_reg <= tmp_89_reg_9286_pp0_iter13_reg;
        tmp_89_reg_9286_pp0_iter15_reg <= tmp_89_reg_9286_pp0_iter14_reg;
        tmp_89_reg_9286_pp0_iter16_reg <= tmp_89_reg_9286_pp0_iter15_reg;
        tmp_89_reg_9286_pp0_iter17_reg <= tmp_89_reg_9286_pp0_iter16_reg;
        tmp_89_reg_9286_pp0_iter18_reg <= tmp_89_reg_9286_pp0_iter17_reg;
        tmp_89_reg_9286_pp0_iter19_reg <= tmp_89_reg_9286_pp0_iter18_reg;
        tmp_89_reg_9286_pp0_iter2_reg <= tmp_89_reg_9286;
        tmp_89_reg_9286_pp0_iter3_reg <= tmp_89_reg_9286_pp0_iter2_reg;
        tmp_89_reg_9286_pp0_iter4_reg <= tmp_89_reg_9286_pp0_iter3_reg;
        tmp_89_reg_9286_pp0_iter5_reg <= tmp_89_reg_9286_pp0_iter4_reg;
        tmp_89_reg_9286_pp0_iter6_reg <= tmp_89_reg_9286_pp0_iter5_reg;
        tmp_89_reg_9286_pp0_iter7_reg <= tmp_89_reg_9286_pp0_iter6_reg;
        tmp_89_reg_9286_pp0_iter8_reg <= tmp_89_reg_9286_pp0_iter7_reg;
        tmp_89_reg_9286_pp0_iter9_reg <= tmp_89_reg_9286_pp0_iter8_reg;
        tmp_90_reg_9367 <= {{grp_phase_sincos_LUT_fu_263_ap_return[51:36]}};
        tmp_91_reg_9708 <= grp_fu_8832_p3[32'd43];
        tmp_91_reg_9708_pp0_iter11_reg <= tmp_91_reg_9708;
        tmp_91_reg_9708_pp0_iter12_reg <= tmp_91_reg_9708_pp0_iter11_reg;
        tmp_91_reg_9708_pp0_iter13_reg <= tmp_91_reg_9708_pp0_iter12_reg;
        tmp_92_reg_9291_pp0_iter10_reg <= tmp_92_reg_9291_pp0_iter9_reg;
        tmp_92_reg_9291_pp0_iter11_reg <= tmp_92_reg_9291_pp0_iter10_reg;
        tmp_92_reg_9291_pp0_iter12_reg <= tmp_92_reg_9291_pp0_iter11_reg;
        tmp_92_reg_9291_pp0_iter13_reg <= tmp_92_reg_9291_pp0_iter12_reg;
        tmp_92_reg_9291_pp0_iter14_reg <= tmp_92_reg_9291_pp0_iter13_reg;
        tmp_92_reg_9291_pp0_iter15_reg <= tmp_92_reg_9291_pp0_iter14_reg;
        tmp_92_reg_9291_pp0_iter16_reg <= tmp_92_reg_9291_pp0_iter15_reg;
        tmp_92_reg_9291_pp0_iter17_reg <= tmp_92_reg_9291_pp0_iter16_reg;
        tmp_92_reg_9291_pp0_iter18_reg <= tmp_92_reg_9291_pp0_iter17_reg;
        tmp_92_reg_9291_pp0_iter19_reg <= tmp_92_reg_9291_pp0_iter18_reg;
        tmp_92_reg_9291_pp0_iter2_reg <= tmp_92_reg_9291;
        tmp_92_reg_9291_pp0_iter3_reg <= tmp_92_reg_9291_pp0_iter2_reg;
        tmp_92_reg_9291_pp0_iter4_reg <= tmp_92_reg_9291_pp0_iter3_reg;
        tmp_92_reg_9291_pp0_iter5_reg <= tmp_92_reg_9291_pp0_iter4_reg;
        tmp_92_reg_9291_pp0_iter6_reg <= tmp_92_reg_9291_pp0_iter5_reg;
        tmp_92_reg_9291_pp0_iter7_reg <= tmp_92_reg_9291_pp0_iter6_reg;
        tmp_92_reg_9291_pp0_iter8_reg <= tmp_92_reg_9291_pp0_iter7_reg;
        tmp_92_reg_9291_pp0_iter9_reg <= tmp_92_reg_9291_pp0_iter8_reg;
        tmp_93_reg_9296_pp0_iter10_reg <= tmp_93_reg_9296_pp0_iter9_reg;
        tmp_93_reg_9296_pp0_iter11_reg <= tmp_93_reg_9296_pp0_iter10_reg;
        tmp_93_reg_9296_pp0_iter12_reg <= tmp_93_reg_9296_pp0_iter11_reg;
        tmp_93_reg_9296_pp0_iter13_reg <= tmp_93_reg_9296_pp0_iter12_reg;
        tmp_93_reg_9296_pp0_iter14_reg <= tmp_93_reg_9296_pp0_iter13_reg;
        tmp_93_reg_9296_pp0_iter15_reg <= tmp_93_reg_9296_pp0_iter14_reg;
        tmp_93_reg_9296_pp0_iter16_reg <= tmp_93_reg_9296_pp0_iter15_reg;
        tmp_93_reg_9296_pp0_iter17_reg <= tmp_93_reg_9296_pp0_iter16_reg;
        tmp_93_reg_9296_pp0_iter18_reg <= tmp_93_reg_9296_pp0_iter17_reg;
        tmp_93_reg_9296_pp0_iter19_reg <= tmp_93_reg_9296_pp0_iter18_reg;
        tmp_93_reg_9296_pp0_iter2_reg <= tmp_93_reg_9296;
        tmp_93_reg_9296_pp0_iter3_reg <= tmp_93_reg_9296_pp0_iter2_reg;
        tmp_93_reg_9296_pp0_iter4_reg <= tmp_93_reg_9296_pp0_iter3_reg;
        tmp_93_reg_9296_pp0_iter5_reg <= tmp_93_reg_9296_pp0_iter4_reg;
        tmp_93_reg_9296_pp0_iter6_reg <= tmp_93_reg_9296_pp0_iter5_reg;
        tmp_93_reg_9296_pp0_iter7_reg <= tmp_93_reg_9296_pp0_iter6_reg;
        tmp_93_reg_9296_pp0_iter8_reg <= tmp_93_reg_9296_pp0_iter7_reg;
        tmp_93_reg_9296_pp0_iter9_reg <= tmp_93_reg_9296_pp0_iter8_reg;
        tmp_96_reg_9301_pp0_iter10_reg <= tmp_96_reg_9301_pp0_iter9_reg;
        tmp_96_reg_9301_pp0_iter11_reg <= tmp_96_reg_9301_pp0_iter10_reg;
        tmp_96_reg_9301_pp0_iter12_reg <= tmp_96_reg_9301_pp0_iter11_reg;
        tmp_96_reg_9301_pp0_iter13_reg <= tmp_96_reg_9301_pp0_iter12_reg;
        tmp_96_reg_9301_pp0_iter14_reg <= tmp_96_reg_9301_pp0_iter13_reg;
        tmp_96_reg_9301_pp0_iter15_reg <= tmp_96_reg_9301_pp0_iter14_reg;
        tmp_96_reg_9301_pp0_iter16_reg <= tmp_96_reg_9301_pp0_iter15_reg;
        tmp_96_reg_9301_pp0_iter17_reg <= tmp_96_reg_9301_pp0_iter16_reg;
        tmp_96_reg_9301_pp0_iter18_reg <= tmp_96_reg_9301_pp0_iter17_reg;
        tmp_96_reg_9301_pp0_iter19_reg <= tmp_96_reg_9301_pp0_iter18_reg;
        tmp_96_reg_9301_pp0_iter2_reg <= tmp_96_reg_9301;
        tmp_96_reg_9301_pp0_iter3_reg <= tmp_96_reg_9301_pp0_iter2_reg;
        tmp_96_reg_9301_pp0_iter4_reg <= tmp_96_reg_9301_pp0_iter3_reg;
        tmp_96_reg_9301_pp0_iter5_reg <= tmp_96_reg_9301_pp0_iter4_reg;
        tmp_96_reg_9301_pp0_iter6_reg <= tmp_96_reg_9301_pp0_iter5_reg;
        tmp_96_reg_9301_pp0_iter7_reg <= tmp_96_reg_9301_pp0_iter6_reg;
        tmp_96_reg_9301_pp0_iter8_reg <= tmp_96_reg_9301_pp0_iter7_reg;
        tmp_96_reg_9301_pp0_iter9_reg <= tmp_96_reg_9301_pp0_iter8_reg;
        tmp_97_reg_9306_pp0_iter10_reg <= tmp_97_reg_9306_pp0_iter9_reg;
        tmp_97_reg_9306_pp0_iter11_reg <= tmp_97_reg_9306_pp0_iter10_reg;
        tmp_97_reg_9306_pp0_iter12_reg <= tmp_97_reg_9306_pp0_iter11_reg;
        tmp_97_reg_9306_pp0_iter13_reg <= tmp_97_reg_9306_pp0_iter12_reg;
        tmp_97_reg_9306_pp0_iter14_reg <= tmp_97_reg_9306_pp0_iter13_reg;
        tmp_97_reg_9306_pp0_iter15_reg <= tmp_97_reg_9306_pp0_iter14_reg;
        tmp_97_reg_9306_pp0_iter16_reg <= tmp_97_reg_9306_pp0_iter15_reg;
        tmp_97_reg_9306_pp0_iter17_reg <= tmp_97_reg_9306_pp0_iter16_reg;
        tmp_97_reg_9306_pp0_iter18_reg <= tmp_97_reg_9306_pp0_iter17_reg;
        tmp_97_reg_9306_pp0_iter19_reg <= tmp_97_reg_9306_pp0_iter18_reg;
        tmp_97_reg_9306_pp0_iter2_reg <= tmp_97_reg_9306;
        tmp_97_reg_9306_pp0_iter3_reg <= tmp_97_reg_9306_pp0_iter2_reg;
        tmp_97_reg_9306_pp0_iter4_reg <= tmp_97_reg_9306_pp0_iter3_reg;
        tmp_97_reg_9306_pp0_iter5_reg <= tmp_97_reg_9306_pp0_iter4_reg;
        tmp_97_reg_9306_pp0_iter6_reg <= tmp_97_reg_9306_pp0_iter5_reg;
        tmp_97_reg_9306_pp0_iter7_reg <= tmp_97_reg_9306_pp0_iter6_reg;
        tmp_97_reg_9306_pp0_iter8_reg <= tmp_97_reg_9306_pp0_iter7_reg;
        tmp_97_reg_9306_pp0_iter9_reg <= tmp_97_reg_9306_pp0_iter8_reg;
        tmp_98_reg_9721 <= grp_fu_8832_p3[32'd42];
        tmp_98_reg_9721_pp0_iter11_reg <= tmp_98_reg_9721;
        tmp_98_reg_9721_pp0_iter12_reg <= tmp_98_reg_9721_pp0_iter11_reg;
        tmp_98_reg_9721_pp0_iter13_reg <= tmp_98_reg_9721_pp0_iter12_reg;
        tmp_99_reg_10246 <= add_ln415_8_fu_1926_p2[32'd17];
        tmp_99_reg_10246_pp0_iter13_reg <= tmp_99_reg_10246;
        tmp_9_reg_10987 <= {{sub_ln1246_2_fu_4438_p2[34:33]}};
        tmp_9_reg_10987_pp0_iter21_reg <= tmp_9_reg_10987;
        tmp_9_reg_10987_pp0_iter22_reg <= tmp_9_reg_10987_pp0_iter21_reg;
        tmp_reg_9333 <= {{grp_phase_sincos_LUT_fu_245_ap_return[51:36]}};
        tmp_s_reg_9246_pp0_iter10_reg <= tmp_s_reg_9246_pp0_iter9_reg;
        tmp_s_reg_9246_pp0_iter11_reg <= tmp_s_reg_9246_pp0_iter10_reg;
        tmp_s_reg_9246_pp0_iter12_reg <= tmp_s_reg_9246_pp0_iter11_reg;
        tmp_s_reg_9246_pp0_iter13_reg <= tmp_s_reg_9246_pp0_iter12_reg;
        tmp_s_reg_9246_pp0_iter14_reg <= tmp_s_reg_9246_pp0_iter13_reg;
        tmp_s_reg_9246_pp0_iter15_reg <= tmp_s_reg_9246_pp0_iter14_reg;
        tmp_s_reg_9246_pp0_iter16_reg <= tmp_s_reg_9246_pp0_iter15_reg;
        tmp_s_reg_9246_pp0_iter17_reg <= tmp_s_reg_9246_pp0_iter16_reg;
        tmp_s_reg_9246_pp0_iter18_reg <= tmp_s_reg_9246_pp0_iter17_reg;
        tmp_s_reg_9246_pp0_iter19_reg <= tmp_s_reg_9246_pp0_iter18_reg;
        tmp_s_reg_9246_pp0_iter2_reg <= tmp_s_reg_9246;
        tmp_s_reg_9246_pp0_iter3_reg <= tmp_s_reg_9246_pp0_iter2_reg;
        tmp_s_reg_9246_pp0_iter4_reg <= tmp_s_reg_9246_pp0_iter3_reg;
        tmp_s_reg_9246_pp0_iter5_reg <= tmp_s_reg_9246_pp0_iter4_reg;
        tmp_s_reg_9246_pp0_iter6_reg <= tmp_s_reg_9246_pp0_iter5_reg;
        tmp_s_reg_9246_pp0_iter7_reg <= tmp_s_reg_9246_pp0_iter6_reg;
        tmp_s_reg_9246_pp0_iter8_reg <= tmp_s_reg_9246_pp0_iter7_reg;
        tmp_s_reg_9246_pp0_iter9_reg <= tmp_s_reg_9246_pp0_iter8_reg;
        trunc_ln674_1_reg_9161_pp0_iter10_reg <= trunc_ln674_1_reg_9161_pp0_iter9_reg;
        trunc_ln674_1_reg_9161_pp0_iter11_reg <= trunc_ln674_1_reg_9161_pp0_iter10_reg;
        trunc_ln674_1_reg_9161_pp0_iter12_reg <= trunc_ln674_1_reg_9161_pp0_iter11_reg;
        trunc_ln674_1_reg_9161_pp0_iter13_reg <= trunc_ln674_1_reg_9161_pp0_iter12_reg;
        trunc_ln674_1_reg_9161_pp0_iter14_reg <= trunc_ln674_1_reg_9161_pp0_iter13_reg;
        trunc_ln674_1_reg_9161_pp0_iter2_reg <= trunc_ln674_1_reg_9161_pp0_iter1_reg;
        trunc_ln674_1_reg_9161_pp0_iter3_reg <= trunc_ln674_1_reg_9161_pp0_iter2_reg;
        trunc_ln674_1_reg_9161_pp0_iter4_reg <= trunc_ln674_1_reg_9161_pp0_iter3_reg;
        trunc_ln674_1_reg_9161_pp0_iter5_reg <= trunc_ln674_1_reg_9161_pp0_iter4_reg;
        trunc_ln674_1_reg_9161_pp0_iter6_reg <= trunc_ln674_1_reg_9161_pp0_iter5_reg;
        trunc_ln674_1_reg_9161_pp0_iter7_reg <= trunc_ln674_1_reg_9161_pp0_iter6_reg;
        trunc_ln674_1_reg_9161_pp0_iter8_reg <= trunc_ln674_1_reg_9161_pp0_iter7_reg;
        trunc_ln674_1_reg_9161_pp0_iter9_reg <= trunc_ln674_1_reg_9161_pp0_iter8_reg;
        trunc_ln727_10_reg_9830 <= trunc_ln727_10_fu_1171_p1;
        trunc_ln727_11_reg_9848 <= trunc_ln727_11_fu_1181_p1;
        trunc_ln727_12_reg_9868 <= trunc_ln727_12_fu_1191_p1;
        trunc_ln727_13_reg_9886 <= trunc_ln727_13_fu_1201_p1;
        trunc_ln727_14_reg_9906 <= trunc_ln727_14_fu_1211_p1;
        trunc_ln727_15_reg_9924 <= trunc_ln727_15_fu_1221_p1;
        trunc_ln727_1_reg_9658 <= trunc_ln727_1_fu_1081_p1;
        trunc_ln727_2_reg_9678 <= trunc_ln727_2_fu_1091_p1;
        trunc_ln727_3_reg_9696 <= trunc_ln727_3_fu_1101_p1;
        trunc_ln727_4_reg_9716 <= trunc_ln727_4_fu_1111_p1;
        trunc_ln727_5_reg_9734 <= trunc_ln727_5_fu_1121_p1;
        trunc_ln727_6_reg_9754 <= trunc_ln727_6_fu_1131_p1;
        trunc_ln727_7_reg_9772 <= trunc_ln727_7_fu_1141_p1;
        trunc_ln727_8_reg_9792 <= trunc_ln727_8_fu_1151_p1;
        trunc_ln727_9_reg_9810 <= trunc_ln727_9_fu_1161_p1;
        trunc_ln727_reg_9640 <= trunc_ln727_fu_1071_p1;
        trunc_ln737_reg_9241_pp0_iter10_reg <= trunc_ln737_reg_9241_pp0_iter9_reg;
        trunc_ln737_reg_9241_pp0_iter11_reg <= trunc_ln737_reg_9241_pp0_iter10_reg;
        trunc_ln737_reg_9241_pp0_iter12_reg <= trunc_ln737_reg_9241_pp0_iter11_reg;
        trunc_ln737_reg_9241_pp0_iter13_reg <= trunc_ln737_reg_9241_pp0_iter12_reg;
        trunc_ln737_reg_9241_pp0_iter14_reg <= trunc_ln737_reg_9241_pp0_iter13_reg;
        trunc_ln737_reg_9241_pp0_iter15_reg <= trunc_ln737_reg_9241_pp0_iter14_reg;
        trunc_ln737_reg_9241_pp0_iter16_reg <= trunc_ln737_reg_9241_pp0_iter15_reg;
        trunc_ln737_reg_9241_pp0_iter17_reg <= trunc_ln737_reg_9241_pp0_iter16_reg;
        trunc_ln737_reg_9241_pp0_iter18_reg <= trunc_ln737_reg_9241_pp0_iter17_reg;
        trunc_ln737_reg_9241_pp0_iter19_reg <= trunc_ln737_reg_9241_pp0_iter18_reg;
        trunc_ln737_reg_9241_pp0_iter2_reg <= trunc_ln737_reg_9241;
        trunc_ln737_reg_9241_pp0_iter3_reg <= trunc_ln737_reg_9241_pp0_iter2_reg;
        trunc_ln737_reg_9241_pp0_iter4_reg <= trunc_ln737_reg_9241_pp0_iter3_reg;
        trunc_ln737_reg_9241_pp0_iter5_reg <= trunc_ln737_reg_9241_pp0_iter4_reg;
        trunc_ln737_reg_9241_pp0_iter6_reg <= trunc_ln737_reg_9241_pp0_iter5_reg;
        trunc_ln737_reg_9241_pp0_iter7_reg <= trunc_ln737_reg_9241_pp0_iter6_reg;
        trunc_ln737_reg_9241_pp0_iter8_reg <= trunc_ln737_reg_9241_pp0_iter7_reg;
        trunc_ln737_reg_9241_pp0_iter9_reg <= trunc_ln737_reg_9241_pp0_iter8_reg;
        trunc_ln799_10_reg_10272 <= trunc_ln799_10_fu_1996_p1;
        trunc_ln799_11_reg_11513 <= trunc_ln799_11_fu_5835_p1;
        trunc_ln799_12_reg_11530 <= trunc_ln799_12_fu_5878_p1;
        trunc_ln799_13_reg_10290 <= trunc_ln799_13_fu_2052_p1;
        trunc_ln799_14_reg_10308 <= trunc_ln799_14_fu_2108_p1;
        trunc_ln799_15_reg_11547 <= trunc_ln799_15_fu_5921_p1;
        trunc_ln799_16_reg_11564 <= trunc_ln799_16_fu_5964_p1;
        trunc_ln799_17_reg_10326 <= trunc_ln799_17_fu_2164_p1;
        trunc_ln799_18_reg_10344 <= trunc_ln799_18_fu_2220_p1;
        trunc_ln799_19_reg_11581 <= trunc_ln799_19_fu_6007_p1;
        trunc_ln799_20_reg_11598 <= trunc_ln799_20_fu_6050_p1;
        trunc_ln799_21_reg_10362 <= trunc_ln799_21_fu_2276_p1;
        trunc_ln799_22_reg_10380 <= trunc_ln799_22_fu_2332_p1;
        trunc_ln799_23_reg_11615 <= trunc_ln799_23_fu_6093_p1;
        trunc_ln799_24_reg_11632 <= trunc_ln799_24_fu_6136_p1;
        trunc_ln799_25_reg_10398 <= trunc_ln799_25_fu_2388_p1;
        trunc_ln799_26_reg_10416 <= trunc_ln799_26_fu_2444_p1;
        trunc_ln799_27_reg_11649 <= trunc_ln799_27_fu_6179_p1;
        trunc_ln799_28_reg_11666 <= trunc_ln799_28_fu_6222_p1;
        trunc_ln799_29_reg_10434 <= trunc_ln799_29_fu_2500_p1;
        trunc_ln799_2_reg_10200 <= trunc_ln799_2_fu_1772_p1;
        trunc_ln799_30_reg_10452 <= trunc_ln799_30_fu_2556_p1;
        trunc_ln799_31_reg_11683 <= trunc_ln799_31_fu_6265_p1;
        trunc_ln799_32_reg_11700 <= trunc_ln799_32_fu_6308_p1;
        trunc_ln799_3_reg_11445 <= trunc_ln799_3_fu_5663_p1;
        trunc_ln799_4_reg_11462 <= trunc_ln799_4_fu_5706_p1;
        trunc_ln799_5_reg_10218 <= trunc_ln799_5_fu_1828_p1;
        trunc_ln799_6_reg_10236 <= trunc_ln799_6_fu_1884_p1;
        trunc_ln799_7_reg_11479 <= trunc_ln799_7_fu_5749_p1;
        trunc_ln799_8_reg_11496 <= trunc_ln799_8_fu_5792_p1;
        trunc_ln799_9_reg_10254 <= trunc_ln799_9_fu_1940_p1;
        trunc_ln799_reg_10182 <= trunc_ln799_fu_1716_p1;
        trunc_ln95_10_reg_9412 <= {{grp_phase_sincos_LUT_fu_290_ap_return[35:18]}};
        trunc_ln95_10_reg_9412_pp0_iter10_reg <= trunc_ln95_10_reg_9412_pp0_iter9_reg;
        trunc_ln95_10_reg_9412_pp0_iter7_reg <= trunc_ln95_10_reg_9412;
        trunc_ln95_10_reg_9412_pp0_iter8_reg <= trunc_ln95_10_reg_9412_pp0_iter7_reg;
        trunc_ln95_10_reg_9412_pp0_iter9_reg <= trunc_ln95_10_reg_9412_pp0_iter8_reg;
        trunc_ln95_11_reg_9423 <= trunc_ln95_11_fu_856_p1;
        trunc_ln95_11_reg_9423_pp0_iter7_reg <= trunc_ln95_11_reg_9423;
        trunc_ln95_11_reg_9423_pp0_iter8_reg <= trunc_ln95_11_reg_9423_pp0_iter7_reg;
        trunc_ln95_12_reg_9429 <= {{grp_phase_sincos_LUT_fu_299_ap_return[35:18]}};
        trunc_ln95_12_reg_9429_pp0_iter10_reg <= trunc_ln95_12_reg_9429_pp0_iter9_reg;
        trunc_ln95_12_reg_9429_pp0_iter7_reg <= trunc_ln95_12_reg_9429;
        trunc_ln95_12_reg_9429_pp0_iter8_reg <= trunc_ln95_12_reg_9429_pp0_iter7_reg;
        trunc_ln95_12_reg_9429_pp0_iter9_reg <= trunc_ln95_12_reg_9429_pp0_iter8_reg;
        trunc_ln95_13_reg_9440 <= trunc_ln95_13_fu_880_p1;
        trunc_ln95_13_reg_9440_pp0_iter7_reg <= trunc_ln95_13_reg_9440;
        trunc_ln95_13_reg_9440_pp0_iter8_reg <= trunc_ln95_13_reg_9440_pp0_iter7_reg;
        trunc_ln95_14_reg_9446 <= {{grp_phase_sincos_LUT_fu_308_ap_return[35:18]}};
        trunc_ln95_14_reg_9446_pp0_iter10_reg <= trunc_ln95_14_reg_9446_pp0_iter9_reg;
        trunc_ln95_14_reg_9446_pp0_iter7_reg <= trunc_ln95_14_reg_9446;
        trunc_ln95_14_reg_9446_pp0_iter8_reg <= trunc_ln95_14_reg_9446_pp0_iter7_reg;
        trunc_ln95_14_reg_9446_pp0_iter9_reg <= trunc_ln95_14_reg_9446_pp0_iter8_reg;
        trunc_ln95_1_reg_9327 <= {{grp_phase_sincos_LUT_fu_245_ap_return[35:18]}};
        trunc_ln95_1_reg_9327_pp0_iter10_reg <= trunc_ln95_1_reg_9327_pp0_iter9_reg;
        trunc_ln95_1_reg_9327_pp0_iter7_reg <= trunc_ln95_1_reg_9327;
        trunc_ln95_1_reg_9327_pp0_iter8_reg <= trunc_ln95_1_reg_9327_pp0_iter7_reg;
        trunc_ln95_1_reg_9327_pp0_iter9_reg <= trunc_ln95_1_reg_9327_pp0_iter8_reg;
        trunc_ln95_2_reg_9338 <= trunc_ln95_2_fu_736_p1;
        trunc_ln95_2_reg_9338_pp0_iter7_reg <= trunc_ln95_2_reg_9338;
        trunc_ln95_2_reg_9338_pp0_iter8_reg <= trunc_ln95_2_reg_9338_pp0_iter7_reg;
        trunc_ln95_3_reg_9355 <= trunc_ln95_3_fu_760_p1;
        trunc_ln95_3_reg_9355_pp0_iter7_reg <= trunc_ln95_3_reg_9355;
        trunc_ln95_3_reg_9355_pp0_iter8_reg <= trunc_ln95_3_reg_9355_pp0_iter7_reg;
        trunc_ln95_4_reg_9344 <= {{grp_phase_sincos_LUT_fu_254_ap_return[35:18]}};
        trunc_ln95_4_reg_9344_pp0_iter10_reg <= trunc_ln95_4_reg_9344_pp0_iter9_reg;
        trunc_ln95_4_reg_9344_pp0_iter7_reg <= trunc_ln95_4_reg_9344;
        trunc_ln95_4_reg_9344_pp0_iter8_reg <= trunc_ln95_4_reg_9344_pp0_iter7_reg;
        trunc_ln95_4_reg_9344_pp0_iter9_reg <= trunc_ln95_4_reg_9344_pp0_iter8_reg;
        trunc_ln95_5_reg_9372 <= trunc_ln95_5_fu_784_p1;
        trunc_ln95_5_reg_9372_pp0_iter7_reg <= trunc_ln95_5_reg_9372;
        trunc_ln95_5_reg_9372_pp0_iter8_reg <= trunc_ln95_5_reg_9372_pp0_iter7_reg;
        trunc_ln95_6_reg_9389 <= trunc_ln95_6_fu_808_p1;
        trunc_ln95_6_reg_9389_pp0_iter7_reg <= trunc_ln95_6_reg_9389;
        trunc_ln95_6_reg_9389_pp0_iter8_reg <= trunc_ln95_6_reg_9389_pp0_iter7_reg;
        trunc_ln95_7_reg_9361 <= {{grp_phase_sincos_LUT_fu_263_ap_return[35:18]}};
        trunc_ln95_7_reg_9361_pp0_iter10_reg <= trunc_ln95_7_reg_9361_pp0_iter9_reg;
        trunc_ln95_7_reg_9361_pp0_iter7_reg <= trunc_ln95_7_reg_9361;
        trunc_ln95_7_reg_9361_pp0_iter8_reg <= trunc_ln95_7_reg_9361_pp0_iter7_reg;
        trunc_ln95_7_reg_9361_pp0_iter9_reg <= trunc_ln95_7_reg_9361_pp0_iter8_reg;
        trunc_ln95_8_reg_9395 <= {{grp_phase_sincos_LUT_fu_281_ap_return[35:18]}};
        trunc_ln95_8_reg_9395_pp0_iter10_reg <= trunc_ln95_8_reg_9395_pp0_iter9_reg;
        trunc_ln95_8_reg_9395_pp0_iter7_reg <= trunc_ln95_8_reg_9395;
        trunc_ln95_8_reg_9395_pp0_iter8_reg <= trunc_ln95_8_reg_9395_pp0_iter7_reg;
        trunc_ln95_8_reg_9395_pp0_iter9_reg <= trunc_ln95_8_reg_9395_pp0_iter8_reg;
        trunc_ln95_9_reg_9406 <= trunc_ln95_9_fu_832_p1;
        trunc_ln95_9_reg_9406_pp0_iter7_reg <= trunc_ln95_9_reg_9406;
        trunc_ln95_9_reg_9406_pp0_iter8_reg <= trunc_ln95_9_reg_9406_pp0_iter7_reg;
        trunc_ln95_reg_9321 <= trunc_ln95_fu_712_p1;
        trunc_ln95_reg_9321_pp0_iter7_reg <= trunc_ln95_reg_9321;
        trunc_ln95_reg_9321_pp0_iter8_reg <= trunc_ln95_reg_9321_pp0_iter7_reg;
        trunc_ln95_s_reg_9378 <= {{grp_phase_sincos_LUT_fu_272_ap_return[35:18]}};
        trunc_ln95_s_reg_9378_pp0_iter10_reg <= trunc_ln95_s_reg_9378_pp0_iter9_reg;
        trunc_ln95_s_reg_9378_pp0_iter7_reg <= trunc_ln95_s_reg_9378;
        trunc_ln95_s_reg_9378_pp0_iter8_reg <= trunc_ln95_s_reg_9378_pp0_iter7_reg;
        trunc_ln95_s_reg_9378_pp0_iter9_reg <= trunc_ln95_s_reg_9378_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_8_reg_9166 <= {{in_r[31:16]}};
        p_Result_8_reg_9166_pp0_iter1_reg <= p_Result_8_reg_9166;
        p_Result_93_1_reg_9171 <= {{in_r[47:32]}};
        p_Result_93_1_reg_9171_pp0_iter1_reg <= p_Result_93_1_reg_9171;
        p_Result_93_2_reg_9181 <= {{in_r[79:64]}};
        p_Result_93_2_reg_9181_pp0_iter1_reg <= p_Result_93_2_reg_9181;
        p_Result_93_3_reg_9191 <= {{in_r[111:96]}};
        p_Result_93_3_reg_9191_pp0_iter1_reg <= p_Result_93_3_reg_9191;
        p_Result_93_4_reg_9201 <= {{in_r[143:128]}};
        p_Result_93_4_reg_9201_pp0_iter1_reg <= p_Result_93_4_reg_9201;
        p_Result_93_5_reg_9211 <= {{in_r[175:160]}};
        p_Result_93_5_reg_9211_pp0_iter1_reg <= p_Result_93_5_reg_9211;
        p_Result_93_6_reg_9221 <= {{in_r[207:192]}};
        p_Result_93_6_reg_9221_pp0_iter1_reg <= p_Result_93_6_reg_9221;
        p_Result_93_7_reg_9231 <= {{in_r[239:224]}};
        p_Result_93_7_reg_9231_pp0_iter1_reg <= p_Result_93_7_reg_9231;
        p_Result_95_1_reg_9176 <= {{in_r[63:48]}};
        p_Result_95_1_reg_9176_pp0_iter1_reg <= p_Result_95_1_reg_9176;
        p_Result_95_2_reg_9186 <= {{in_r[95:80]}};
        p_Result_95_2_reg_9186_pp0_iter1_reg <= p_Result_95_2_reg_9186;
        p_Result_95_3_reg_9196 <= {{in_r[127:112]}};
        p_Result_95_3_reg_9196_pp0_iter1_reg <= p_Result_95_3_reg_9196;
        p_Result_95_4_reg_9206 <= {{in_r[159:144]}};
        p_Result_95_4_reg_9206_pp0_iter1_reg <= p_Result_95_4_reg_9206;
        p_Result_95_5_reg_9216 <= {{in_r[191:176]}};
        p_Result_95_5_reg_9216_pp0_iter1_reg <= p_Result_95_5_reg_9216;
        p_Result_95_6_reg_9226 <= {{in_r[223:208]}};
        p_Result_95_6_reg_9226_pp0_iter1_reg <= p_Result_95_6_reg_9226;
        p_Result_95_7_reg_9236 <= {{in_r[255:240]}};
        p_Result_95_7_reg_9236_pp0_iter1_reg <= p_Result_95_7_reg_9236;
        tmp_100_reg_9311 <= {{centers_q0[239:224]}};
        tmp_101_reg_9316 <= {{centers_q0[255:240]}};
        tmp_10_reg_9256 <= {{centers_q0[63:48]}};
        tmp_2_reg_9251 <= {{centers_q0[47:32]}};
        tmp_80_reg_9261 <= {{centers_q0[79:64]}};
        tmp_81_reg_9266 <= {{centers_q0[95:80]}};
        tmp_84_reg_9271 <= {{centers_q0[111:96]}};
        tmp_85_reg_9276 <= {{centers_q0[127:112]}};
        tmp_88_reg_9281 <= {{centers_q0[143:128]}};
        tmp_89_reg_9286 <= {{centers_q0[159:144]}};
        tmp_92_reg_9291 <= {{centers_q0[175:160]}};
        tmp_93_reg_9296 <= {{centers_q0[191:176]}};
        tmp_96_reg_9301 <= {{centers_q0[207:192]}};
        tmp_97_reg_9306 <= {{centers_q0[223:208]}};
        tmp_s_reg_9246 <= {{centers_q0[31:16]}};
        trunc_ln674_1_reg_9161 <= trunc_ln674_1_fu_327_p1;
        trunc_ln674_1_reg_9161_pp0_iter1_reg <= trunc_ln674_1_reg_9161;
        trunc_ln737_reg_9241 <= trunc_ln737_fu_558_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln1246_12_reg_9739 <= grp_fu_8850_p3;
        sub_ln1246_16_reg_9777 <= grp_fu_8868_p3;
        sub_ln1246_20_reg_9815 <= grp_fu_8886_p3;
        sub_ln1246_24_reg_9853 <= grp_fu_8904_p3;
        sub_ln1246_28_reg_9891 <= grp_fu_8922_p3;
        sub_ln1246_4_reg_9663 <= grp_fu_8814_p3;
        sub_ln1246_8_reg_9701 <= grp_fu_8832_p3;
        sub_ln1246_reg_9625 <= grp_fu_8796_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to23 = 1'b1;
    end else begin
        ap_idle_pp0_0to23 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to23 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        centers_ce0 = 1'b1;
    end else begin
        centers_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8796_ce = 1'b1;
    end else begin
        grp_fu_8796_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8807_ce = 1'b1;
    end else begin
        grp_fu_8807_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8814_ce = 1'b1;
    end else begin
        grp_fu_8814_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8825_ce = 1'b1;
    end else begin
        grp_fu_8825_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8832_ce = 1'b1;
    end else begin
        grp_fu_8832_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8843_ce = 1'b1;
    end else begin
        grp_fu_8843_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8850_ce = 1'b1;
    end else begin
        grp_fu_8850_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8861_ce = 1'b1;
    end else begin
        grp_fu_8861_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8868_ce = 1'b1;
    end else begin
        grp_fu_8868_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8879_ce = 1'b1;
    end else begin
        grp_fu_8879_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8886_ce = 1'b1;
    end else begin
        grp_fu_8886_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8897_ce = 1'b1;
    end else begin
        grp_fu_8897_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8904_ce = 1'b1;
    end else begin
        grp_fu_8904_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8915_ce = 1'b1;
    end else begin
        grp_fu_8915_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8922_ce = 1'b1;
    end else begin
        grp_fu_8922_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8933_ce = 1'b1;
    end else begin
        grp_fu_8933_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8940_ce = 1'b1;
    end else begin
        grp_fu_8940_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8946_ce = 1'b1;
    end else begin
        grp_fu_8946_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8953_ce = 1'b1;
    end else begin
        grp_fu_8953_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8959_ce = 1'b1;
    end else begin
        grp_fu_8959_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8966_ce = 1'b1;
    end else begin
        grp_fu_8966_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8972_ce = 1'b1;
    end else begin
        grp_fu_8972_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8979_ce = 1'b1;
    end else begin
        grp_fu_8979_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8985_ce = 1'b1;
    end else begin
        grp_fu_8985_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8992_ce = 1'b1;
    end else begin
        grp_fu_8992_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8998_ce = 1'b1;
    end else begin
        grp_fu_8998_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9005_ce = 1'b1;
    end else begin
        grp_fu_9005_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9011_ce = 1'b1;
    end else begin
        grp_fu_9011_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9018_ce = 1'b1;
    end else begin
        grp_fu_9018_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9024_ce = 1'b1;
    end else begin
        grp_fu_9024_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9031_ce = 1'b1;
    end else begin
        grp_fu_9031_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9037_ce = 1'b1;
    end else begin
        grp_fu_9037_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9044_ce = 1'b1;
    end else begin
        grp_fu_9044_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9051_ce = 1'b1;
    end else begin
        grp_fu_9051_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9058_ce = 1'b1;
    end else begin
        grp_fu_9058_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9065_ce = 1'b1;
    end else begin
        grp_fu_9065_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9072_ce = 1'b1;
    end else begin
        grp_fu_9072_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9079_ce = 1'b1;
    end else begin
        grp_fu_9079_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9086_ce = 1'b1;
    end else begin
        grp_fu_9086_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9093_ce = 1'b1;
    end else begin
        grp_fu_9093_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9100_ce = 1'b1;
    end else begin
        grp_fu_9100_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9107_ce = 1'b1;
    end else begin
        grp_fu_9107_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9114_ce = 1'b1;
    end else begin
        grp_fu_9114_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9121_ce = 1'b1;
    end else begin
        grp_fu_9121_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9128_ce = 1'b1;
    end else begin
        grp_fu_9128_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9135_ce = 1'b1;
    end else begin
        grp_fu_9135_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9142_ce = 1'b1;
    end else begin
        grp_fu_9142_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9149_ce = 1'b1;
    end else begin
        grp_fu_9149_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp35))) begin
        grp_phase_sincos_LUT_fu_245_ap_ce = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_245_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_phase_sincos_LUT_fu_245_ap_start = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_245_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp39))) begin
        grp_phase_sincos_LUT_fu_254_ap_ce = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_254_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_phase_sincos_LUT_fu_254_ap_start = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_254_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp43))) begin
        grp_phase_sincos_LUT_fu_263_ap_ce = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_263_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_phase_sincos_LUT_fu_263_ap_start = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_263_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp47))) begin
        grp_phase_sincos_LUT_fu_272_ap_ce = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_272_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_phase_sincos_LUT_fu_272_ap_start = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_272_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp51))) begin
        grp_phase_sincos_LUT_fu_281_ap_ce = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_281_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_phase_sincos_LUT_fu_281_ap_start = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_281_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp55))) begin
        grp_phase_sincos_LUT_fu_290_ap_ce = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_290_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_phase_sincos_LUT_fu_290_ap_start = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_290_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp59))) begin
        grp_phase_sincos_LUT_fu_299_ap_ce = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_299_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_phase_sincos_LUT_fu_299_ap_start = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_299_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp63))) begin
        grp_phase_sincos_LUT_fu_308_ap_ce = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_308_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_phase_sincos_LUT_fu_308_ap_start = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_308_ap_start = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1245_10_fu_1521_p2 = ($signed(sext_ln712_32_fu_1511_p1) + $signed(sext_ln712_33_fu_1515_p1));

assign add_ln1245_12_fu_1576_p2 = ($signed(sext_ln712_38_fu_1566_p1) + $signed(sext_ln712_39_fu_1570_p1));

assign add_ln1245_14_fu_1631_p2 = ($signed(sext_ln712_44_fu_1621_p1) + $signed(sext_ln712_45_fu_1625_p1));

assign add_ln1245_2_fu_1301_p2 = ($signed(sext_ln712_8_fu_1291_p1) + $signed(sext_ln712_9_fu_1295_p1));

assign add_ln1245_4_fu_1356_p2 = ($signed(sext_ln712_14_fu_1346_p1) + $signed(sext_ln712_15_fu_1350_p1));

assign add_ln1245_6_fu_1411_p2 = ($signed(sext_ln712_20_fu_1401_p1) + $signed(sext_ln712_21_fu_1405_p1));

assign add_ln1245_8_fu_1466_p2 = ($signed(sext_ln712_26_fu_1456_p1) + $signed(sext_ln712_27_fu_1460_p1));

assign add_ln1245_fu_1246_p2 = ($signed(sext_ln712_3_fu_1236_p1) + $signed(sext_ln712_1_fu_1240_p1));

assign add_ln415_10_fu_5821_p2 = (trunc_ln717_s_fu_5796_p4 + zext_ln415_14_fu_5817_p1);

assign add_ln415_11_fu_5864_p2 = (trunc_ln717_10_fu_5839_p4 + zext_ln415_15_fu_5860_p1);

assign add_ln415_12_fu_2038_p2 = (trunc_ln717_11_fu_2000_p4 + zext_ln415_16_fu_2034_p1);

assign add_ln415_13_fu_2094_p2 = (trunc_ln717_12_fu_2056_p4 + zext_ln415_17_fu_2090_p1);

assign add_ln415_14_fu_5907_p2 = (trunc_ln717_13_fu_5882_p4 + zext_ln415_18_fu_5903_p1);

assign add_ln415_15_fu_5950_p2 = (trunc_ln717_14_fu_5925_p4 + zext_ln415_19_fu_5946_p1);

assign add_ln415_16_fu_2150_p2 = (trunc_ln717_15_fu_2112_p4 + zext_ln415_4_fu_2146_p1);

assign add_ln415_17_fu_2206_p2 = (trunc_ln717_16_fu_2168_p4 + zext_ln415_20_fu_2202_p1);

assign add_ln415_18_fu_5993_p2 = (trunc_ln717_17_fu_5968_p4 + zext_ln415_21_fu_5989_p1);

assign add_ln415_19_fu_6036_p2 = (trunc_ln717_18_fu_6011_p4 + zext_ln415_22_fu_6032_p1);

assign add_ln415_1_fu_1758_p2 = (trunc_ln717_1_fu_1720_p4 + zext_ln415_1_fu_1754_p1);

assign add_ln415_20_fu_2262_p2 = (trunc_ln717_19_fu_2224_p4 + zext_ln415_5_fu_2258_p1);

assign add_ln415_21_fu_2318_p2 = (trunc_ln717_20_fu_2280_p4 + zext_ln415_23_fu_2314_p1);

assign add_ln415_22_fu_6079_p2 = (trunc_ln717_21_fu_6054_p4 + zext_ln415_24_fu_6075_p1);

assign add_ln415_23_fu_6122_p2 = (trunc_ln717_22_fu_6097_p4 + zext_ln415_25_fu_6118_p1);

assign add_ln415_24_fu_2374_p2 = (trunc_ln717_23_fu_2336_p4 + zext_ln415_6_fu_2370_p1);

assign add_ln415_25_fu_2430_p2 = (trunc_ln717_24_fu_2392_p4 + zext_ln415_26_fu_2426_p1);

assign add_ln415_26_fu_6165_p2 = (trunc_ln717_25_fu_6140_p4 + zext_ln415_27_fu_6161_p1);

assign add_ln415_27_fu_6208_p2 = (trunc_ln717_26_fu_6183_p4 + zext_ln415_28_fu_6204_p1);

assign add_ln415_28_fu_2486_p2 = (trunc_ln717_27_fu_2448_p4 + zext_ln415_7_fu_2482_p1);

assign add_ln415_29_fu_2542_p2 = (trunc_ln717_28_fu_2504_p4 + zext_ln415_29_fu_2538_p1);

assign add_ln415_2_fu_5649_p2 = (trunc_ln717_2_fu_5624_p4 + zext_ln415_2_fu_5645_p1);

assign add_ln415_30_fu_6251_p2 = (trunc_ln717_29_fu_6226_p4 + zext_ln415_30_fu_6247_p1);

assign add_ln415_31_fu_6294_p2 = (trunc_ln717_30_fu_6269_p4 + zext_ln415_31_fu_6290_p1);

assign add_ln415_3_fu_5692_p2 = (trunc_ln717_3_fu_5667_p4 + zext_ln415_3_fu_5688_p1);

assign add_ln415_4_fu_1814_p2 = (trunc_ln717_4_fu_1776_p4 + zext_ln415_8_fu_1810_p1);

assign add_ln415_5_fu_1870_p2 = (trunc_ln717_5_fu_1832_p4 + zext_ln415_9_fu_1866_p1);

assign add_ln415_6_fu_5735_p2 = (trunc_ln717_6_fu_5710_p4 + zext_ln415_10_fu_5731_p1);

assign add_ln415_7_fu_5778_p2 = (trunc_ln717_7_fu_5753_p4 + zext_ln415_11_fu_5774_p1);

assign add_ln415_8_fu_1926_p2 = (trunc_ln717_8_fu_1888_p4 + zext_ln415_12_fu_1922_p1);

assign add_ln415_9_fu_1982_p2 = (trunc_ln717_9_fu_1944_p4 + zext_ln415_13_fu_1978_p1);

assign add_ln415_fu_1702_p2 = (trunc_ln2_fu_1664_p4 + zext_ln415_fu_1698_p1);

assign add_ln709_1_fu_1307_p2 = ($signed(shl_ln737_5_fu_1284_p3) + $signed(sext_ln1245_1_fu_1298_p1));

assign add_ln709_2_fu_1362_p2 = ($signed(shl_ln737_9_fu_1339_p3) + $signed(sext_ln1245_2_fu_1353_p1));

assign add_ln709_3_fu_1417_p2 = ($signed(shl_ln737_12_fu_1394_p3) + $signed(sext_ln1245_3_fu_1408_p1));

assign add_ln709_4_fu_1472_p2 = ($signed(shl_ln737_16_fu_1449_p3) + $signed(sext_ln1245_4_fu_1463_p1));

assign add_ln709_5_fu_1527_p2 = ($signed(shl_ln737_20_fu_1504_p3) + $signed(sext_ln1245_5_fu_1518_p1));

assign add_ln709_6_fu_1582_p2 = ($signed(shl_ln737_24_fu_1559_p3) + $signed(sext_ln1245_6_fu_1573_p1));

assign add_ln709_7_fu_1637_p2 = ($signed(shl_ln737_28_fu_1614_p3) + $signed(sext_ln1245_7_fu_1628_p1));

assign add_ln709_fu_1252_p2 = ($signed(shl_ln737_1_fu_1229_p3) + $signed(sext_ln1245_fu_1243_p1));

assign and_ln412_10_fu_5812_p2 = (tmp_109_fu_5805_p3 & icmp_ln412_4_reg_11373);

assign and_ln412_11_fu_5855_p2 = (tmp_116_fu_5848_p3 & icmp_ln412_5_reg_11378);

assign and_ln412_12_fu_2028_p2 = (tmp_124_fu_2016_p3 & or_ln412_3_fu_2023_p2);

assign and_ln412_13_fu_2084_p2 = (tmp_129_fu_2072_p3 & or_ln412_17_fu_2079_p2);

assign and_ln412_14_fu_5898_p2 = (tmp_134_fu_5891_p3 & icmp_ln412_6_reg_11383);

assign and_ln412_15_fu_5941_p2 = (tmp_141_fu_5934_p3 & icmp_ln412_7_reg_11388);

assign and_ln412_16_fu_2140_p2 = (tmp_149_fu_2128_p3 & or_ln412_4_fu_2135_p2);

assign and_ln412_17_fu_2196_p2 = (tmp_154_fu_2184_p3 & or_ln412_20_fu_2191_p2);

assign and_ln412_18_fu_5984_p2 = (tmp_159_fu_5977_p3 & icmp_ln412_8_reg_11393);

assign and_ln412_19_fu_6027_p2 = (tmp_166_fu_6020_p3 & icmp_ln412_9_reg_11398);

assign and_ln412_1_fu_1748_p2 = (tmp_21_fu_1736_p3 & or_ln412_1_fu_1743_p2);

assign and_ln412_20_fu_2252_p2 = (tmp_174_fu_2240_p3 & or_ln412_5_fu_2247_p2);

assign and_ln412_21_fu_2308_p2 = (tmp_179_fu_2296_p3 & or_ln412_23_fu_2303_p2);

assign and_ln412_22_fu_6070_p2 = (tmp_184_fu_6063_p3 & icmp_ln412_10_reg_11403);

assign and_ln412_23_fu_6113_p2 = (tmp_191_fu_6106_p3 & icmp_ln412_11_reg_11408);

assign and_ln412_24_fu_2364_p2 = (tmp_199_fu_2352_p3 & or_ln412_6_fu_2359_p2);

assign and_ln412_25_fu_2420_p2 = (tmp_204_fu_2408_p3 & or_ln412_26_fu_2415_p2);

assign and_ln412_26_fu_6156_p2 = (tmp_209_fu_6149_p3 & icmp_ln412_12_reg_11413);

assign and_ln412_27_fu_6199_p2 = (tmp_216_fu_6192_p3 & icmp_ln412_13_reg_11418);

assign and_ln412_28_fu_2476_p2 = (tmp_224_fu_2464_p3 & or_ln412_7_fu_2471_p2);

assign and_ln412_29_fu_2532_p2 = (tmp_229_fu_2520_p3 & or_ln412_29_fu_2527_p2);

assign and_ln412_2_fu_5640_p2 = (tmp_31_fu_5633_p3 & icmp_ln412_reg_11353);

assign and_ln412_30_fu_6242_p2 = (tmp_234_fu_6235_p3 & icmp_ln412_14_reg_11423);

assign and_ln412_31_fu_6285_p2 = (tmp_241_fu_6278_p3 & icmp_ln412_15_reg_11428);

assign and_ln412_3_fu_5683_p2 = (tmp_45_fu_5676_p3 & icmp_ln412_1_reg_11358);

assign and_ln412_4_fu_1804_p2 = (tmp_61_fu_1792_p3 & or_ln412_10_fu_1799_p2);

assign and_ln412_5_fu_1860_p2 = (tmp_67_fu_1848_p3 & or_ln412_11_fu_1855_p2);

assign and_ln412_6_fu_5726_p2 = (tmp_72_fu_5719_p3 & icmp_ln412_2_reg_11363);

assign and_ln412_7_fu_5769_p2 = (tmp_79_fu_5762_p3 & icmp_ln412_3_reg_11368);

assign and_ln412_8_fu_1916_p2 = (tmp_95_fu_1904_p3 & or_ln412_2_fu_1911_p2);

assign and_ln412_9_fu_1972_p2 = (tmp_104_fu_1960_p3 & or_ln412_14_fu_1967_p2);

assign and_ln412_fu_1692_p2 = (tmp_11_fu_1680_p3 & or_ln412_fu_1687_p2);

assign and_ln416_10_fu_7116_p2 = (xor_ln416_14_fu_7111_p2 & tmp_110_fu_7104_p3);

assign and_ln416_11_fu_7254_p2 = (xor_ln416_15_fu_7249_p2 & tmp_117_fu_7242_p3);

assign and_ln416_12_fu_3269_p2 = (xor_ln416_16_fu_3264_p2 & tmp_125_reg_9759_pp0_iter13_reg);

assign and_ln416_13_fu_3373_p2 = (xor_ln416_17_fu_3368_p2 & tmp_130_reg_10043_pp0_iter13_reg);

assign and_ln416_14_fu_7392_p2 = (xor_ln416_18_fu_7387_p2 & tmp_135_fu_7380_p3);

assign and_ln416_15_fu_7530_p2 = (xor_ln416_19_fu_7525_p2 & tmp_142_fu_7518_p3);

assign and_ln416_16_fu_3477_p2 = (xor_ln416_4_fu_3472_p2 & tmp_150_reg_9797_pp0_iter13_reg);

assign and_ln416_17_fu_3581_p2 = (xor_ln416_20_fu_3576_p2 & tmp_155_reg_10073_pp0_iter13_reg);

assign and_ln416_18_fu_7668_p2 = (xor_ln416_21_fu_7663_p2 & tmp_160_fu_7656_p3);

assign and_ln416_19_fu_7806_p2 = (xor_ln416_22_fu_7801_p2 & tmp_167_fu_7794_p3);

assign and_ln416_1_fu_2749_p2 = (xor_ln416_1_fu_2744_p2 & tmp_23_reg_9953_pp0_iter13_reg);

assign and_ln416_20_fu_3685_p2 = (xor_ln416_5_fu_3680_p2 & tmp_175_reg_9835_pp0_iter13_reg);

assign and_ln416_21_fu_3789_p2 = (xor_ln416_23_fu_3784_p2 & tmp_180_reg_10103_pp0_iter13_reg);

assign and_ln416_22_fu_7944_p2 = (xor_ln416_24_fu_7939_p2 & tmp_185_fu_7932_p3);

assign and_ln416_23_fu_8082_p2 = (xor_ln416_25_fu_8077_p2 & tmp_192_fu_8070_p3);

assign and_ln416_24_fu_3893_p2 = (xor_ln416_6_fu_3888_p2 & tmp_200_reg_9873_pp0_iter13_reg);

assign and_ln416_25_fu_3997_p2 = (xor_ln416_26_fu_3992_p2 & tmp_205_reg_10133_pp0_iter13_reg);

assign and_ln416_26_fu_8220_p2 = (xor_ln416_27_fu_8215_p2 & tmp_210_fu_8208_p3);

assign and_ln416_27_fu_8358_p2 = (xor_ln416_28_fu_8353_p2 & tmp_217_fu_8346_p3);

assign and_ln416_28_fu_4101_p2 = (xor_ln416_7_fu_4096_p2 & tmp_225_reg_9911_pp0_iter13_reg);

assign and_ln416_29_fu_4205_p2 = (xor_ln416_29_fu_4200_p2 & tmp_230_reg_10163_pp0_iter13_reg);

assign and_ln416_2_fu_6564_p2 = (xor_ln416_2_fu_6559_p2 & tmp_33_fu_6552_p3);

assign and_ln416_30_fu_8496_p2 = (xor_ln416_30_fu_8491_p2 & tmp_235_fu_8484_p3);

assign and_ln416_31_fu_8634_p2 = (xor_ln416_31_fu_8629_p2 & tmp_242_fu_8622_p3);

assign and_ln416_3_fu_6702_p2 = (xor_ln416_3_fu_6697_p2 & tmp_47_fu_6690_p3);

assign and_ln416_4_fu_2853_p2 = (xor_ln416_8_fu_2848_p2 & tmp_63_reg_9683_pp0_iter13_reg);

assign and_ln416_5_fu_2957_p2 = (xor_ln416_9_fu_2952_p2 & tmp_68_reg_9983_pp0_iter13_reg);

assign and_ln416_6_fu_6840_p2 = (xor_ln416_10_fu_6835_p2 & tmp_73_fu_6828_p3);

assign and_ln416_7_fu_6978_p2 = (xor_ln416_11_fu_6973_p2 & tmp_82_fu_6966_p3);

assign and_ln416_8_fu_3061_p2 = (xor_ln416_12_fu_3056_p2 & tmp_98_reg_9721_pp0_iter13_reg);

assign and_ln416_9_fu_3165_p2 = (xor_ln416_13_fu_3160_p2 & tmp_105_reg_10013_pp0_iter13_reg);

assign and_ln416_fu_2645_p2 = (xor_ln416_fu_2640_p2 & tmp_13_reg_9645_pp0_iter13_reg);

assign and_ln789_10_fu_7286_p2 = (xor_ln789_5_fu_7280_p2 & tmp_119_fu_7260_p3);

assign and_ln789_11_fu_7562_p2 = (xor_ln789_7_fu_7556_p2 & tmp_144_fu_7536_p3);

assign and_ln789_12_fu_7838_p2 = (xor_ln789_9_fu_7832_p2 & tmp_169_fu_7812_p3);

assign and_ln789_13_fu_8114_p2 = (xor_ln789_11_fu_8108_p2 & tmp_194_fu_8088_p3);

assign and_ln789_14_fu_8390_p2 = (xor_ln789_13_fu_8384_p2 & tmp_219_fu_8364_p3);

assign and_ln789_15_fu_8666_p2 = (xor_ln789_15_fu_8660_p2 & tmp_244_fu_8640_p3);

assign and_ln789_1_fu_6734_p2 = (xor_ln789_1_fu_6728_p2 & tmp_51_fu_6708_p3);

assign and_ln789_2_fu_7148_p2 = (xor_ln789_4_fu_7142_p2 & tmp_112_fu_7122_p3);

assign and_ln789_3_fu_7424_p2 = (xor_ln789_6_fu_7418_p2 & tmp_137_fu_7398_p3);

assign and_ln789_4_fu_7700_p2 = (xor_ln789_8_fu_7694_p2 & tmp_162_fu_7674_p3);

assign and_ln789_5_fu_7976_p2 = (xor_ln789_10_fu_7970_p2 & tmp_187_fu_7950_p3);

assign and_ln789_6_fu_8252_p2 = (xor_ln789_12_fu_8246_p2 & tmp_212_fu_8226_p3);

assign and_ln789_7_fu_8528_p2 = (xor_ln789_14_fu_8522_p2 & tmp_237_fu_8502_p3);

assign and_ln789_8_fu_6872_p2 = (xor_ln789_2_fu_6866_p2 & tmp_75_fu_6846_p3);

assign and_ln789_9_fu_7010_p2 = (xor_ln789_3_fu_7004_p2 & tmp_86_fu_6984_p3);

assign and_ln789_fu_6596_p2 = (xor_ln789_fu_6590_p2 & tmp_37_fu_6570_p3);

assign and_ln790_10_fu_7299_p2 = (icmp_ln1049_5_reg_11790 & and_ln416_11_fu_7254_p2);

assign and_ln790_11_fu_7575_p2 = (icmp_ln1049_7_reg_11824 & and_ln416_15_fu_7530_p2);

assign and_ln790_12_fu_7851_p2 = (icmp_ln1049_9_reg_11858 & and_ln416_19_fu_7806_p2);

assign and_ln790_13_fu_8127_p2 = (icmp_ln1049_11_reg_11892 & and_ln416_23_fu_8082_p2);

assign and_ln790_14_fu_8403_p2 = (icmp_ln1049_13_reg_11926 & and_ln416_27_fu_8358_p2);

assign and_ln790_15_fu_8679_p2 = (icmp_ln1049_15_reg_11960 & and_ln416_31_fu_8634_p2);

assign and_ln790_1_fu_6747_p2 = (icmp_ln1049_1_reg_11722 & and_ln416_3_fu_6702_p2);

assign and_ln790_2_fu_7161_p2 = (icmp_ln1049_4_reg_11773 & and_ln416_10_fu_7116_p2);

assign and_ln790_3_fu_7437_p2 = (icmp_ln1049_6_reg_11807 & and_ln416_14_fu_7392_p2);

assign and_ln790_4_fu_7713_p2 = (icmp_ln1049_8_reg_11841 & and_ln416_18_fu_7668_p2);

assign and_ln790_5_fu_7989_p2 = (icmp_ln1049_10_reg_11875 & and_ln416_22_fu_7944_p2);

assign and_ln790_6_fu_8265_p2 = (icmp_ln1049_12_reg_11909 & and_ln416_26_fu_8220_p2);

assign and_ln790_7_fu_8541_p2 = (icmp_ln1049_14_reg_11943 & and_ln416_30_fu_8496_p2);

assign and_ln790_8_fu_6885_p2 = (icmp_ln1049_2_reg_11739 & and_ln416_6_fu_6840_p2);

assign and_ln790_9_fu_7023_p2 = (icmp_ln1049_3_reg_11756 & and_ln416_7_fu_6978_p2);

assign and_ln790_fu_6609_p2 = (icmp_ln1049_reg_11705 & and_ln416_2_fu_6564_p2);

assign and_ln794_10_fu_7188_p2 = (xor_ln794_16_fu_7183_p2 & or_ln794_14_fu_7178_p2);

assign and_ln794_11_fu_7326_p2 = (xor_ln794_18_fu_7321_p2 & or_ln794_15_fu_7316_p2);

assign and_ln794_12_fu_3314_p2 = (xor_ln780_6_fu_3274_p2 & or_ln794_16_fu_3309_p2);

assign and_ln794_13_fu_3418_p2 = (xor_ln780_7_fu_3378_p2 & or_ln794_17_fu_3413_p2);

assign and_ln794_14_fu_7464_p2 = (xor_ln794_21_fu_7459_p2 & or_ln794_18_fu_7454_p2);

assign and_ln794_15_fu_7602_p2 = (xor_ln794_23_fu_7597_p2 & or_ln794_19_fu_7592_p2);

assign and_ln794_16_fu_3522_p2 = (xor_ln780_8_fu_3482_p2 & or_ln794_4_fu_3517_p2);

assign and_ln794_17_fu_3626_p2 = (xor_ln780_9_fu_3586_p2 & or_ln794_20_fu_3621_p2);

assign and_ln794_18_fu_7740_p2 = (xor_ln794_27_fu_7735_p2 & or_ln794_21_fu_7730_p2);

assign and_ln794_19_fu_7878_p2 = (xor_ln794_29_fu_7873_p2 & or_ln794_22_fu_7868_p2);

assign and_ln794_1_fu_2794_p2 = (xor_ln780_1_fu_2754_p2 & or_ln794_1_fu_2789_p2);

assign and_ln794_20_fu_3730_p2 = (xor_ln780_10_fu_3690_p2 & or_ln794_5_fu_3725_p2);

assign and_ln794_21_fu_3834_p2 = (xor_ln780_11_fu_3794_p2 & or_ln794_23_fu_3829_p2);

assign and_ln794_22_fu_8016_p2 = (xor_ln794_33_fu_8011_p2 & or_ln794_24_fu_8006_p2);

assign and_ln794_23_fu_8154_p2 = (xor_ln794_35_fu_8149_p2 & or_ln794_25_fu_8144_p2);

assign and_ln794_24_fu_3938_p2 = (xor_ln780_12_fu_3898_p2 & or_ln794_6_fu_3933_p2);

assign and_ln794_25_fu_4042_p2 = (xor_ln780_13_fu_4002_p2 & or_ln794_26_fu_4037_p2);

assign and_ln794_26_fu_8292_p2 = (xor_ln794_39_fu_8287_p2 & or_ln794_27_fu_8282_p2);

assign and_ln794_27_fu_8430_p2 = (xor_ln794_41_fu_8425_p2 & or_ln794_28_fu_8420_p2);

assign and_ln794_28_fu_4146_p2 = (xor_ln780_14_fu_4106_p2 & or_ln794_7_fu_4141_p2);

assign and_ln794_29_fu_4250_p2 = (xor_ln780_15_fu_4210_p2 & or_ln794_29_fu_4245_p2);

assign and_ln794_2_fu_6636_p2 = (xor_ln794_6_fu_6631_p2 & or_ln794_2_fu_6626_p2);

assign and_ln794_30_fu_8568_p2 = (xor_ln794_45_fu_8563_p2 & or_ln794_30_fu_8558_p2);

assign and_ln794_31_fu_8706_p2 = (xor_ln794_47_fu_8701_p2 & or_ln794_31_fu_8696_p2);

assign and_ln794_3_fu_6774_p2 = (xor_ln794_8_fu_6769_p2 & or_ln794_3_fu_6764_p2);

assign and_ln794_4_fu_2898_p2 = (xor_ln780_2_fu_2858_p2 & or_ln794_8_fu_2893_p2);

assign and_ln794_5_fu_3002_p2 = (xor_ln780_3_fu_2962_p2 & or_ln794_9_fu_2997_p2);

assign and_ln794_6_fu_6912_p2 = (xor_ln794_11_fu_6907_p2 & or_ln794_10_fu_6902_p2);

assign and_ln794_7_fu_7050_p2 = (xor_ln794_13_fu_7045_p2 & or_ln794_11_fu_7040_p2);

assign and_ln794_8_fu_3106_p2 = (xor_ln780_4_fu_3066_p2 & or_ln794_12_fu_3101_p2);

assign and_ln794_9_fu_3210_p2 = (xor_ln780_5_fu_3170_p2 & or_ln794_13_fu_3205_p2);

assign and_ln794_fu_2690_p2 = (xor_ln780_fu_2650_p2 & or_ln794_fu_2685_p2);

assign and_ln795_10_fu_7056_p2 = (tmp_83_reg_11489_pp0_iter23_reg & select_ln789_7_fu_7016_p3);

assign and_ln795_11_fu_3112_p2 = (tmp_99_reg_10246_pp0_iter13_reg & select_ln789_8_fu_3078_p3);

assign and_ln795_12_fu_3216_p2 = (tmp_106_reg_10264_pp0_iter13_reg & select_ln789_9_fu_3182_p3);

assign and_ln795_13_fu_7194_p2 = (tmp_111_reg_11506_pp0_iter23_reg & select_ln789_10_fu_7154_p3);

assign and_ln795_14_fu_7332_p2 = (tmp_118_reg_11523_pp0_iter23_reg & select_ln789_11_fu_7292_p3);

assign and_ln795_15_fu_3424_p2 = (tmp_131_reg_10300_pp0_iter13_reg & select_ln789_13_fu_3390_p3);

assign and_ln795_16_fu_7470_p2 = (tmp_136_reg_11540_pp0_iter23_reg & select_ln789_14_fu_7430_p3);

assign and_ln795_17_fu_7608_p2 = (tmp_143_reg_11557_pp0_iter23_reg & select_ln789_15_fu_7568_p3);

assign and_ln795_18_fu_3528_p2 = (tmp_151_reg_10318_pp0_iter13_reg & select_ln789_16_fu_3494_p3);

assign and_ln795_19_fu_3632_p2 = (tmp_156_reg_10336_pp0_iter13_reg & select_ln789_17_fu_3598_p3);

assign and_ln795_1_fu_2904_p2 = (tmp_64_reg_10210_pp0_iter13_reg & select_ln789_4_fu_2870_p3);

assign and_ln795_20_fu_7746_p2 = (tmp_161_reg_11574_pp0_iter23_reg & select_ln789_18_fu_7706_p3);

assign and_ln795_21_fu_7884_p2 = (tmp_168_reg_11591_pp0_iter23_reg & select_ln789_19_fu_7844_p3);

assign and_ln795_22_fu_3840_p2 = (tmp_181_reg_10372_pp0_iter13_reg & select_ln789_21_fu_3806_p3);

assign and_ln795_23_fu_8022_p2 = (tmp_186_reg_11608_pp0_iter23_reg & select_ln789_22_fu_7982_p3);

assign and_ln795_24_fu_8160_p2 = (tmp_193_reg_11625_pp0_iter23_reg & select_ln789_23_fu_8120_p3);

assign and_ln795_25_fu_3944_p2 = (tmp_201_reg_10390_pp0_iter13_reg & select_ln789_24_fu_3910_p3);

assign and_ln795_26_fu_4048_p2 = (tmp_206_reg_10408_pp0_iter13_reg & select_ln789_25_fu_4014_p3);

assign and_ln795_27_fu_8298_p2 = (tmp_211_reg_11642_pp0_iter23_reg & select_ln789_26_fu_8258_p3);

assign and_ln795_28_fu_8436_p2 = (tmp_218_reg_11659_pp0_iter23_reg & select_ln789_27_fu_8396_p3);

assign and_ln795_29_fu_4256_p2 = (tmp_231_reg_10444_pp0_iter13_reg & select_ln789_29_fu_4222_p3);

assign and_ln795_2_fu_2800_p2 = (tmp_25_reg_10192_pp0_iter13_reg & select_ln789_1_fu_2766_p3);

assign and_ln795_30_fu_8574_p2 = (tmp_236_reg_11676_pp0_iter23_reg & select_ln789_30_fu_8534_p3);

assign and_ln795_31_fu_8712_p2 = (tmp_243_reg_11693_pp0_iter23_reg & select_ln789_31_fu_8672_p3);

assign and_ln795_3_fu_3320_p2 = (tmp_126_reg_10282_pp0_iter13_reg & select_ln789_12_fu_3286_p3);

assign and_ln795_4_fu_6642_p2 = (tmp_35_reg_11438_pp0_iter23_reg & select_ln789_2_fu_6602_p3);

assign and_ln795_5_fu_3736_p2 = (tmp_176_reg_10354_pp0_iter13_reg & select_ln789_20_fu_3702_p3);

assign and_ln795_6_fu_6780_p2 = (tmp_49_reg_11455_pp0_iter23_reg & select_ln789_3_fu_6740_p3);

assign and_ln795_7_fu_4152_p2 = (tmp_226_reg_10426_pp0_iter13_reg & select_ln789_28_fu_4118_p3);

assign and_ln795_8_fu_3008_p2 = (tmp_69_reg_10228_pp0_iter13_reg & select_ln789_5_fu_2974_p3);

assign and_ln795_9_fu_6918_p2 = (tmp_74_reg_11472_pp0_iter23_reg & select_ln789_6_fu_6878_p3);

assign and_ln795_fu_2696_p2 = (tmp_15_reg_10174_pp0_iter13_reg & select_ln789_fu_2662_p3);

assign and_ln797_10_fu_3024_p2 = (or_ln797_5_fu_3019_p2 & or_ln790_9_fu_2986_p2);

assign and_ln797_11_fu_3030_p2 = (tmp_65_reg_9970_pp0_iter13_reg & and_ln797_10_fu_3024_p2);

assign and_ln797_12_fu_6934_p2 = (xor_ln790_10_fu_6890_p2 & or_ln797_6_fu_6929_p2);

assign and_ln797_13_fu_6940_p2 = (tmp_70_reg_11029_pp0_iter23_reg & and_ln797_12_fu_6934_p2);

assign and_ln797_14_fu_7072_p2 = (xor_ln790_11_fu_7028_p2 & or_ln797_7_fu_7067_p2);

assign and_ln797_15_fu_7078_p2 = (tmp_77_reg_11053_pp0_iter23_reg & and_ln797_14_fu_7072_p2);

assign and_ln797_16_fu_3128_p2 = (or_ln797_8_fu_3123_p2 & or_ln790_2_fu_3090_p2);

assign and_ln797_17_fu_3134_p2 = (tmp_91_reg_9708_pp0_iter13_reg & and_ln797_16_fu_3128_p2);

assign and_ln797_18_fu_3232_p2 = (or_ln797_9_fu_3227_p2 & or_ln790_10_fu_3194_p2);

assign and_ln797_19_fu_3238_p2 = (tmp_102_reg_10000_pp0_iter13_reg & and_ln797_18_fu_3232_p2);

assign and_ln797_1_fu_2718_p2 = (tmp_6_reg_9632_pp0_iter13_reg & and_ln797_fu_2712_p2);

assign and_ln797_20_fu_7210_p2 = (xor_ln790_14_fu_7166_p2 & or_ln797_10_fu_7205_p2);

assign and_ln797_21_fu_7216_p2 = (tmp_107_reg_11077_pp0_iter23_reg & and_ln797_20_fu_7210_p2);

assign and_ln797_22_fu_7348_p2 = (xor_ln790_15_fu_7304_p2 & or_ln797_11_fu_7343_p2);

assign and_ln797_23_fu_7354_p2 = (tmp_114_reg_11101_pp0_iter23_reg & and_ln797_22_fu_7348_p2);

assign and_ln797_24_fu_3336_p2 = (or_ln797_12_fu_3331_p2 & or_ln790_3_fu_3298_p2);

assign and_ln797_25_fu_3342_p2 = (tmp_122_reg_9746_pp0_iter13_reg & and_ln797_24_fu_3336_p2);

assign and_ln797_26_fu_3440_p2 = (or_ln797_13_fu_3435_p2 & or_ln790_11_fu_3402_p2);

assign and_ln797_27_fu_3446_p2 = (tmp_127_reg_10030_pp0_iter13_reg & and_ln797_26_fu_3440_p2);

assign and_ln797_28_fu_7486_p2 = (xor_ln790_18_fu_7442_p2 & or_ln797_14_fu_7481_p2);

assign and_ln797_29_fu_7492_p2 = (tmp_132_reg_11125_pp0_iter23_reg & and_ln797_28_fu_7486_p2);

assign and_ln797_2_fu_2816_p2 = (or_ln797_fu_2811_p2 & or_ln790_1_fu_2778_p2);

assign and_ln797_30_fu_7624_p2 = (xor_ln790_19_fu_7580_p2 & or_ln797_15_fu_7619_p2);

assign and_ln797_31_fu_7630_p2 = (tmp_139_reg_11149_pp0_iter23_reg & and_ln797_30_fu_7624_p2);

assign and_ln797_32_fu_3544_p2 = (or_ln797_16_fu_3539_p2 & or_ln790_4_fu_3506_p2);

assign and_ln797_33_fu_3550_p2 = (tmp_147_reg_9784_pp0_iter13_reg & and_ln797_32_fu_3544_p2);

assign and_ln797_34_fu_3648_p2 = (or_ln797_17_fu_3643_p2 & or_ln790_12_fu_3610_p2);

assign and_ln797_35_fu_3654_p2 = (tmp_152_reg_10060_pp0_iter13_reg & and_ln797_34_fu_3648_p2);

assign and_ln797_36_fu_7762_p2 = (xor_ln790_21_fu_7718_p2 & or_ln797_18_fu_7757_p2);

assign and_ln797_37_fu_7768_p2 = (tmp_157_reg_11173_pp0_iter23_reg & and_ln797_36_fu_7762_p2);

assign and_ln797_38_fu_7900_p2 = (xor_ln790_22_fu_7856_p2 & or_ln797_19_fu_7895_p2);

assign and_ln797_39_fu_7906_p2 = (tmp_164_reg_11197_pp0_iter23_reg & and_ln797_38_fu_7900_p2);

assign and_ln797_3_fu_2822_p2 = (tmp_17_reg_9940_pp0_iter13_reg & and_ln797_2_fu_2816_p2);

assign and_ln797_40_fu_3752_p2 = (or_ln797_20_fu_3747_p2 & or_ln790_5_fu_3714_p2);

assign and_ln797_41_fu_3758_p2 = (tmp_172_reg_9822_pp0_iter13_reg & and_ln797_40_fu_3752_p2);

assign and_ln797_42_fu_3856_p2 = (or_ln797_21_fu_3851_p2 & or_ln790_13_fu_3818_p2);

assign and_ln797_43_fu_3862_p2 = (tmp_177_reg_10090_pp0_iter13_reg & and_ln797_42_fu_3856_p2);

assign and_ln797_44_fu_8038_p2 = (xor_ln790_24_fu_7994_p2 & or_ln797_22_fu_8033_p2);

assign and_ln797_45_fu_8044_p2 = (tmp_182_reg_11221_pp0_iter23_reg & and_ln797_44_fu_8038_p2);

assign and_ln797_46_fu_8176_p2 = (xor_ln790_25_fu_8132_p2 & or_ln797_23_fu_8171_p2);

assign and_ln797_47_fu_8182_p2 = (tmp_189_reg_11245_pp0_iter23_reg & and_ln797_46_fu_8176_p2);

assign and_ln797_48_fu_3960_p2 = (or_ln797_24_fu_3955_p2 & or_ln790_6_fu_3922_p2);

assign and_ln797_49_fu_3966_p2 = (tmp_197_reg_9860_pp0_iter13_reg & and_ln797_48_fu_3960_p2);

assign and_ln797_4_fu_6658_p2 = (xor_ln790_2_fu_6614_p2 & or_ln797_2_fu_6653_p2);

assign and_ln797_50_fu_4064_p2 = (or_ln797_25_fu_4059_p2 & or_ln790_14_fu_4026_p2);

assign and_ln797_51_fu_4070_p2 = (tmp_202_reg_10120_pp0_iter13_reg & and_ln797_50_fu_4064_p2);

assign and_ln797_52_fu_8314_p2 = (xor_ln790_27_fu_8270_p2 & or_ln797_26_fu_8309_p2);

assign and_ln797_53_fu_8320_p2 = (tmp_207_reg_11269_pp0_iter23_reg & and_ln797_52_fu_8314_p2);

assign and_ln797_54_fu_8452_p2 = (xor_ln790_28_fu_8408_p2 & or_ln797_27_fu_8447_p2);

assign and_ln797_55_fu_8458_p2 = (tmp_214_reg_11293_pp0_iter23_reg & and_ln797_54_fu_8452_p2);

assign and_ln797_56_fu_4168_p2 = (or_ln797_28_fu_4163_p2 & or_ln790_7_fu_4130_p2);

assign and_ln797_57_fu_4174_p2 = (tmp_222_reg_9898_pp0_iter13_reg & and_ln797_56_fu_4168_p2);

assign and_ln797_58_fu_4272_p2 = (or_ln797_29_fu_4267_p2 & or_ln790_15_fu_4234_p2);

assign and_ln797_59_fu_4278_p2 = (tmp_227_reg_10150_pp0_iter13_reg & and_ln797_58_fu_4272_p2);

assign and_ln797_5_fu_6664_p2 = (tmp_27_reg_10981_pp0_iter23_reg & and_ln797_4_fu_6658_p2);

assign and_ln797_60_fu_8590_p2 = (xor_ln790_30_fu_8546_p2 & or_ln797_30_fu_8585_p2);

assign and_ln797_61_fu_8596_p2 = (tmp_232_reg_11317_pp0_iter23_reg & and_ln797_60_fu_8590_p2);

assign and_ln797_62_fu_8728_p2 = (xor_ln790_31_fu_8684_p2 & or_ln797_31_fu_8723_p2);

assign and_ln797_63_fu_8734_p2 = (tmp_239_reg_11341_pp0_iter23_reg & and_ln797_62_fu_8728_p2);

assign and_ln797_6_fu_6796_p2 = (xor_ln790_3_fu_6752_p2 & or_ln797_3_fu_6791_p2);

assign and_ln797_7_fu_6802_p2 = (tmp_41_reg_11005_pp0_iter23_reg & and_ln797_6_fu_6796_p2);

assign and_ln797_8_fu_2920_p2 = (or_ln797_4_fu_2915_p2 & or_ln790_8_fu_2882_p2);

assign and_ln797_9_fu_2926_p2 = (tmp_57_reg_9670_pp0_iter13_reg & and_ln797_8_fu_2920_p2);

assign and_ln797_fu_2712_p2 = (or_ln797_1_fu_2707_p2 & or_ln790_fu_2674_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp35 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp39 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp43 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp47 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp51 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp55 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp59 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp63 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call1147 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call1336 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call391 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call580 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call769 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call958 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = {{{{{{{{{{{{{{{{select_ln384_63_fu_8753_p3}, {select_ln384_61_fu_8615_p3}}, {select_ln384_56_fu_8477_p3}}, {select_ln384_54_fu_8339_p3}}, {select_ln384_48_fu_8201_p3}}, {select_ln384_46_fu_8063_p3}}, {select_ln384_40_fu_7925_p3}}, {select_ln384_38_fu_7787_p3}}, {select_ln384_32_fu_7649_p3}}, {select_ln384_30_fu_7511_p3}}, {select_ln384_25_fu_7373_p3}}, {select_ln384_23_fu_7235_p3}}, {select_ln384_18_fu_7097_p3}}, {select_ln384_16_fu_6959_p3}}, {select_ln384_11_fu_6821_p3}}, {select_ln384_9_fu_6683_p3}};

assign centers_address0 = zext_ln573_fu_317_p1;

assign grp_fu_8796_p1 = zext_ln1171_fu_907_p1;

assign grp_fu_8807_p0 = zext_ln1171_fu_907_p1;

assign grp_fu_8814_p1 = zext_ln1171_1_fu_916_p1;

assign grp_fu_8825_p0 = zext_ln1171_1_fu_916_p1;

assign grp_fu_8832_p1 = zext_ln1171_2_fu_925_p1;

assign grp_fu_8843_p0 = zext_ln1171_2_fu_925_p1;

assign grp_fu_8850_p1 = zext_ln1171_3_fu_934_p1;

assign grp_fu_8861_p0 = zext_ln1171_3_fu_934_p1;

assign grp_fu_8868_p1 = zext_ln1171_4_fu_943_p1;

assign grp_fu_8879_p0 = zext_ln1171_4_fu_943_p1;

assign grp_fu_8886_p1 = zext_ln1171_5_fu_952_p1;

assign grp_fu_8897_p0 = zext_ln1171_5_fu_952_p1;

assign grp_fu_8904_p1 = zext_ln1171_6_fu_961_p1;

assign grp_fu_8915_p0 = zext_ln1171_6_fu_961_p1;

assign grp_fu_8922_p1 = zext_ln1171_7_fu_970_p1;

assign grp_fu_8933_p0 = zext_ln1171_7_fu_970_p1;

assign grp_fu_8940_p1 = sext_ln1169_2_fu_4304_p1;

assign grp_fu_8946_p1 = sext_ln1169_2_fu_4304_p1;

assign grp_fu_8953_p1 = sext_ln1169_6_fu_4313_p1;

assign grp_fu_8959_p1 = sext_ln1169_6_fu_4313_p1;

assign grp_fu_8966_p1 = sext_ln1169_10_fu_4322_p1;

assign grp_fu_8972_p1 = sext_ln1169_10_fu_4322_p1;

assign grp_fu_8979_p1 = sext_ln1169_14_fu_4331_p1;

assign grp_fu_8985_p1 = sext_ln1169_14_fu_4331_p1;

assign grp_fu_8992_p1 = sext_ln1169_18_fu_4340_p1;

assign grp_fu_8998_p1 = sext_ln1169_18_fu_4340_p1;

assign grp_fu_9005_p1 = sext_ln1169_22_fu_4349_p1;

assign grp_fu_9011_p1 = sext_ln1169_22_fu_4349_p1;

assign grp_fu_9018_p1 = sext_ln1169_26_fu_4358_p1;

assign grp_fu_9024_p1 = sext_ln1169_26_fu_4358_p1;

assign grp_fu_9031_p1 = sext_ln1169_30_fu_4367_p1;

assign grp_fu_9037_p1 = sext_ln1169_30_fu_4367_p1;

assign grp_fu_9044_p0 = sext_ln1171_1_reg_10629;

assign grp_fu_9044_p1 = sext_ln1169_3_fu_4376_p1;

assign grp_fu_9051_p0 = sext_ln1171_reg_10623;

assign grp_fu_9051_p1 = sext_ln1169_3_fu_4376_p1;

assign grp_fu_9058_p0 = sext_ln1171_8_reg_10647;

assign grp_fu_9058_p1 = sext_ln1169_7_fu_4379_p1;

assign grp_fu_9065_p0 = sext_ln1171_2_reg_10641;

assign grp_fu_9065_p1 = sext_ln1169_7_fu_4379_p1;

assign grp_fu_9072_p0 = sext_ln1171_10_reg_10665;

assign grp_fu_9072_p1 = sext_ln1169_11_fu_4382_p1;

assign grp_fu_9079_p0 = sext_ln1171_9_reg_10659;

assign grp_fu_9079_p1 = sext_ln1169_11_fu_4382_p1;

assign grp_fu_9086_p0 = sext_ln1171_12_reg_10683;

assign grp_fu_9086_p1 = sext_ln1169_15_fu_4385_p1;

assign grp_fu_9093_p0 = sext_ln1171_11_reg_10677;

assign grp_fu_9093_p1 = sext_ln1169_15_fu_4385_p1;

assign grp_fu_9100_p0 = sext_ln1171_14_reg_10701;

assign grp_fu_9100_p1 = sext_ln1169_19_fu_4388_p1;

assign grp_fu_9107_p0 = sext_ln1171_13_reg_10695;

assign grp_fu_9107_p1 = sext_ln1169_19_fu_4388_p1;

assign grp_fu_9114_p0 = sext_ln1171_16_reg_10719;

assign grp_fu_9114_p1 = sext_ln1169_23_fu_4391_p1;

assign grp_fu_9121_p0 = sext_ln1171_15_reg_10713;

assign grp_fu_9121_p1 = sext_ln1169_23_fu_4391_p1;

assign grp_fu_9128_p0 = sext_ln1171_18_reg_10737;

assign grp_fu_9128_p1 = sext_ln1169_27_fu_4394_p1;

assign grp_fu_9135_p0 = sext_ln1171_17_reg_10731;

assign grp_fu_9135_p1 = sext_ln1169_27_fu_4394_p1;

assign grp_fu_9142_p0 = sext_ln1171_20_reg_10755;

assign grp_fu_9142_p1 = sext_ln1169_31_fu_4397_p1;

assign grp_fu_9149_p0 = sext_ln1171_19_reg_10749;

assign grp_fu_9149_p1 = sext_ln1169_31_fu_4397_p1;

assign grp_phase_sincos_LUT_fu_245_acc = accg[20:0];

assign grp_phase_sincos_LUT_fu_254_acc = {{accg[41:21]}};

assign grp_phase_sincos_LUT_fu_263_acc = {{accg[62:42]}};

assign grp_phase_sincos_LUT_fu_272_acc = {{accg[83:63]}};

assign grp_phase_sincos_LUT_fu_281_acc = {{accg[104:84]}};

assign grp_phase_sincos_LUT_fu_290_acc = {{accg[125:105]}};

assign grp_phase_sincos_LUT_fu_299_acc = {{accg[146:126]}};

assign grp_phase_sincos_LUT_fu_308_acc = {{accg[167:147]}};

assign icmp_ln1049_10_fu_6462_p2 = ((tmp_42_reg_11227_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_11_fu_6477_p2 = ((tmp_46_reg_11251_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_12_fu_6492_p2 = ((tmp_50_reg_11275_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_13_fu_6507_p2 = ((tmp_54_reg_11299_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_14_fu_6522_p2 = ((tmp_58_reg_11323_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_15_fu_6537_p2 = ((tmp_62_reg_11347_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_1_fu_6327_p2 = ((tmp_3_reg_11011_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_2_fu_6342_p2 = ((tmp_4_reg_11035_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_3_fu_6357_p2 = ((tmp_14_reg_11059_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_4_fu_6372_p2 = ((tmp_18_reg_11083_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_5_fu_6387_p2 = ((tmp_22_reg_11107_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_6_fu_6402_p2 = ((tmp_26_reg_11131_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_7_fu_6417_p2 = ((tmp_30_reg_11155_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_8_fu_6432_p2 = ((tmp_34_reg_11179_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_9_fu_6447_p2 = ((tmp_38_reg_11203_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_fu_6312_p2 = ((tmp_9_reg_10987_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln412_10_fu_5423_p2 = ((or_ln412_22_fu_5415_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_11_fu_5462_p2 = ((or_ln412_24_fu_5454_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_12_fu_5501_p2 = ((or_ln412_25_fu_5493_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_13_fu_5540_p2 = ((or_ln412_27_fu_5532_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_14_fu_5579_p2 = ((or_ln412_28_fu_5571_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_15_fu_5618_p2 = ((or_ln412_30_fu_5610_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_1_fu_5072_p2 = ((or_ln412_9_fu_5064_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_2_fu_5111_p2 = ((or_ln412_s_fu_5103_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_3_fu_5150_p2 = ((or_ln412_12_fu_5142_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_4_fu_5189_p2 = ((or_ln412_13_fu_5181_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_5_fu_5228_p2 = ((or_ln412_15_fu_5220_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_6_fu_5267_p2 = ((or_ln412_16_fu_5259_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_7_fu_5306_p2 = ((or_ln412_18_fu_5298_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_8_fu_5345_p2 = ((or_ln412_19_fu_5337_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_9_fu_5384_p2 = ((or_ln412_21_fu_5376_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_fu_5033_p2 = ((or_ln412_8_fu_5025_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_10_fu_1499_p2 = ((trunc_ln727_10_reg_9830 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_11_fu_1541_p2 = ((trunc_ln727_11_reg_9848 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_12_fu_1554_p2 = ((trunc_ln727_12_reg_9868 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_13_fu_1596_p2 = ((trunc_ln727_13_reg_9886 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_14_fu_1609_p2 = ((trunc_ln727_14_reg_9906 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_15_fu_1651_p2 = ((trunc_ln727_15_reg_9924 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_1_fu_1266_p2 = ((trunc_ln727_1_reg_9658 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_2_fu_1279_p2 = ((trunc_ln727_2_reg_9678 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_3_fu_1321_p2 = ((trunc_ln727_3_reg_9696 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_4_fu_1334_p2 = ((trunc_ln727_4_reg_9716 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_5_fu_1376_p2 = ((trunc_ln727_5_reg_9734 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_6_fu_1389_p2 = ((trunc_ln727_6_reg_9754 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_7_fu_1431_p2 = ((trunc_ln727_7_reg_9772 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_8_fu_1444_p2 = ((trunc_ln727_8_reg_9792 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_9_fu_1486_p2 = ((trunc_ln727_9_reg_9810 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_fu_1224_p2 = ((trunc_ln727_reg_9640 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_10_fu_6467_p2 = ((tmp_42_reg_11227_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_11_fu_6482_p2 = ((tmp_46_reg_11251_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_12_fu_6497_p2 = ((tmp_50_reg_11275_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_13_fu_6512_p2 = ((tmp_54_reg_11299_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_14_fu_6527_p2 = ((tmp_58_reg_11323_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_15_fu_6542_p2 = ((tmp_62_reg_11347_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_1_fu_6332_p2 = ((tmp_3_reg_11011_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_2_fu_6347_p2 = ((tmp_4_reg_11035_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_3_fu_6362_p2 = ((tmp_14_reg_11059_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_4_fu_6377_p2 = ((tmp_18_reg_11083_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_5_fu_6392_p2 = ((tmp_22_reg_11107_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_6_fu_6407_p2 = ((tmp_26_reg_11131_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_7_fu_6422_p2 = ((tmp_30_reg_11155_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_8_fu_6437_p2 = ((tmp_34_reg_11179_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_9_fu_6452_p2 = ((tmp_38_reg_11203_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_fu_6317_p2 = ((tmp_9_reg_10987_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_10_fu_6352_p2 = ((trunc_ln799_7_reg_11479 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_11_fu_6367_p2 = ((trunc_ln799_8_reg_11496 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_12_fu_2585_p2 = ((trunc_ln799_10_reg_10272 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_13_fu_6382_p2 = ((trunc_ln799_11_reg_11513 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_14_fu_6397_p2 = ((trunc_ln799_12_reg_11530 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_15_fu_2595_p2 = ((trunc_ln799_14_reg_10308 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_16_fu_6412_p2 = ((trunc_ln799_15_reg_11547 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_17_fu_6427_p2 = ((trunc_ln799_16_reg_11564 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_18_fu_2600_p2 = ((trunc_ln799_17_reg_10326 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_19_fu_2605_p2 = ((trunc_ln799_18_reg_10344 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_1_fu_2570_p2 = ((trunc_ln799_5_reg_10218 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_20_fu_6442_p2 = ((trunc_ln799_19_reg_11581 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_21_fu_6457_p2 = ((trunc_ln799_20_reg_11598 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_22_fu_2615_p2 = ((trunc_ln799_22_reg_10380 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_23_fu_6472_p2 = ((trunc_ln799_23_reg_11615 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_24_fu_6487_p2 = ((trunc_ln799_24_reg_11632 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_25_fu_2625_p2 = ((trunc_ln799_26_reg_10416 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_26_fu_6502_p2 = ((trunc_ln799_27_reg_11649 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_27_fu_6517_p2 = ((trunc_ln799_28_reg_11666 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_28_fu_2630_p2 = ((trunc_ln799_29_reg_10434 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_29_fu_2635_p2 = ((trunc_ln799_30_reg_10452 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_2_fu_2580_p2 = ((trunc_ln799_9_reg_10254 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_30_fu_6532_p2 = ((trunc_ln799_31_reg_11683 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_31_fu_6547_p2 = ((trunc_ln799_32_reg_11700 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_3_fu_2590_p2 = ((trunc_ln799_13_reg_10290 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_4_fu_2565_p2 = ((trunc_ln799_2_reg_10200 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_5_fu_2610_p2 = ((trunc_ln799_21_reg_10362 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_6_fu_2620_p2 = ((trunc_ln799_25_reg_10398 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_7_fu_6322_p2 = ((trunc_ln799_3_reg_11445 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_8_fu_6337_p2 = ((trunc_ln799_4_reg_11462 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_9_fu_2575_p2 = ((trunc_ln799_6_reg_10236 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_fu_2560_p2 = ((trunc_ln799_reg_10182 == 17'd0) ? 1'b1 : 1'b0);

assign or_ln384_10_fu_7229_p2 = (and_ln797_21_fu_7216_p2 | and_ln794_10_fu_7188_p2);

assign or_ln384_11_fu_7367_p2 = (and_ln797_23_fu_7354_p2 | and_ln794_11_fu_7326_p2);

assign or_ln384_12_fu_3355_p2 = (and_ln797_25_fu_3342_p2 | and_ln794_12_fu_3314_p2);

assign or_ln384_13_fu_3459_p2 = (and_ln797_27_fu_3446_p2 | and_ln794_13_fu_3418_p2);

assign or_ln384_14_fu_7505_p2 = (and_ln797_29_fu_7492_p2 | and_ln794_14_fu_7464_p2);

assign or_ln384_15_fu_7643_p2 = (and_ln797_31_fu_7630_p2 | and_ln794_15_fu_7602_p2);

assign or_ln384_16_fu_3563_p2 = (and_ln797_33_fu_3550_p2 | and_ln794_16_fu_3522_p2);

assign or_ln384_17_fu_3667_p2 = (and_ln797_35_fu_3654_p2 | and_ln794_17_fu_3626_p2);

assign or_ln384_18_fu_7781_p2 = (and_ln797_37_fu_7768_p2 | and_ln794_18_fu_7740_p2);

assign or_ln384_19_fu_7919_p2 = (and_ln797_39_fu_7906_p2 | and_ln794_19_fu_7878_p2);

assign or_ln384_1_fu_2835_p2 = (and_ln797_3_fu_2822_p2 | and_ln794_1_fu_2794_p2);

assign or_ln384_20_fu_3771_p2 = (and_ln797_41_fu_3758_p2 | and_ln794_20_fu_3730_p2);

assign or_ln384_21_fu_3875_p2 = (and_ln797_43_fu_3862_p2 | and_ln794_21_fu_3834_p2);

assign or_ln384_22_fu_8057_p2 = (and_ln797_45_fu_8044_p2 | and_ln794_22_fu_8016_p2);

assign or_ln384_23_fu_8195_p2 = (and_ln797_47_fu_8182_p2 | and_ln794_23_fu_8154_p2);

assign or_ln384_24_fu_3979_p2 = (and_ln797_49_fu_3966_p2 | and_ln794_24_fu_3938_p2);

assign or_ln384_25_fu_4083_p2 = (and_ln797_51_fu_4070_p2 | and_ln794_25_fu_4042_p2);

assign or_ln384_26_fu_8333_p2 = (and_ln797_53_fu_8320_p2 | and_ln794_26_fu_8292_p2);

assign or_ln384_27_fu_8471_p2 = (and_ln797_55_fu_8458_p2 | and_ln794_27_fu_8430_p2);

assign or_ln384_28_fu_4187_p2 = (and_ln797_57_fu_4174_p2 | and_ln794_28_fu_4146_p2);

assign or_ln384_29_fu_4291_p2 = (and_ln797_59_fu_4278_p2 | and_ln794_29_fu_4250_p2);

assign or_ln384_2_fu_6677_p2 = (and_ln797_5_fu_6664_p2 | and_ln794_2_fu_6636_p2);

assign or_ln384_30_fu_8609_p2 = (and_ln797_61_fu_8596_p2 | and_ln794_30_fu_8568_p2);

assign or_ln384_31_fu_8747_p2 = (and_ln797_63_fu_8734_p2 | and_ln794_31_fu_8706_p2);

assign or_ln384_3_fu_6815_p2 = (and_ln797_7_fu_6802_p2 | and_ln794_3_fu_6774_p2);

assign or_ln384_4_fu_2939_p2 = (and_ln797_9_fu_2926_p2 | and_ln794_4_fu_2898_p2);

assign or_ln384_5_fu_3043_p2 = (and_ln797_11_fu_3030_p2 | and_ln794_5_fu_3002_p2);

assign or_ln384_6_fu_6953_p2 = (and_ln797_13_fu_6940_p2 | and_ln794_6_fu_6912_p2);

assign or_ln384_7_fu_7091_p2 = (and_ln797_15_fu_7078_p2 | and_ln794_7_fu_7050_p2);

assign or_ln384_8_fu_3147_p2 = (and_ln797_17_fu_3134_p2 | and_ln794_8_fu_3106_p2);

assign or_ln384_9_fu_3251_p2 = (and_ln797_19_fu_3238_p2 | and_ln794_9_fu_3210_p2);

assign or_ln384_fu_2731_p2 = (and_ln797_1_fu_2718_p2 | and_ln794_fu_2690_p2);

assign or_ln412_10_fu_1799_p2 = (tmp_59_fu_1785_p3 | icmp_ln727_2_reg_9959);

assign or_ln412_11_fu_1855_p2 = (tmp_66_fu_1841_p3 | icmp_ln727_3_reg_9978);

assign or_ln412_12_fu_5142_p3 = {{tmp_12_fu_5133_p4}, {or_ln412_34_fu_5127_p2}};

assign or_ln412_13_fu_5181_p3 = {{tmp_16_fu_5172_p4}, {or_ln412_35_fu_5166_p2}};

assign or_ln412_14_fu_1967_p2 = (tmp_103_fu_1953_p3 | icmp_ln727_5_reg_10008);

assign or_ln412_15_fu_5220_p3 = {{tmp_20_fu_5211_p4}, {or_ln412_36_fu_5205_p2}};

assign or_ln412_16_fu_5259_p3 = {{tmp_24_fu_5250_p4}, {or_ln412_37_fu_5244_p2}};

assign or_ln412_17_fu_2079_p2 = (tmp_128_fu_2065_p3 | icmp_ln727_7_reg_10038);

assign or_ln412_18_fu_5298_p3 = {{tmp_28_fu_5289_p4}, {or_ln412_38_fu_5283_p2}};

assign or_ln412_19_fu_5337_p3 = {{tmp_32_fu_5328_p4}, {or_ln412_39_fu_5322_p2}};

assign or_ln412_1_fu_1743_p2 = (tmp_19_fu_1729_p3 | icmp_ln727_1_reg_9948);

assign or_ln412_20_fu_2191_p2 = (tmp_153_fu_2177_p3 | icmp_ln727_9_reg_10068);

assign or_ln412_21_fu_5376_p3 = {{tmp_36_fu_5367_p4}, {or_ln412_40_fu_5361_p2}};

assign or_ln412_22_fu_5415_p3 = {{tmp_40_fu_5406_p4}, {or_ln412_41_fu_5400_p2}};

assign or_ln412_23_fu_2303_p2 = (tmp_178_fu_2289_p3 | icmp_ln727_11_reg_10098);

assign or_ln412_24_fu_5454_p3 = {{tmp_44_fu_5445_p4}, {or_ln412_42_fu_5439_p2}};

assign or_ln412_25_fu_5493_p3 = {{tmp_48_fu_5484_p4}, {or_ln412_43_fu_5478_p2}};

assign or_ln412_26_fu_2415_p2 = (tmp_203_fu_2401_p3 | icmp_ln727_13_reg_10128);

assign or_ln412_27_fu_5532_p3 = {{tmp_52_fu_5523_p4}, {or_ln412_44_fu_5517_p2}};

assign or_ln412_28_fu_5571_p3 = {{tmp_56_fu_5562_p4}, {or_ln412_45_fu_5556_p2}};

assign or_ln412_29_fu_2527_p2 = (tmp_228_fu_2513_p3 | icmp_ln727_15_reg_10158);

assign or_ln412_2_fu_1911_p2 = (tmp_94_fu_1897_p3 | icmp_ln727_4_reg_9989);

assign or_ln412_30_fu_5610_p3 = {{tmp_60_fu_5601_p4}, {or_ln412_46_fu_5595_p2}};

assign or_ln412_31_fu_5010_p2 = (trunc_ln412_fu_5007_p1 | tmp_29_fu_5000_p3);

assign or_ln412_32_fu_5049_p2 = (trunc_ln412_1_fu_5046_p1 | tmp_43_fu_5039_p3);

assign or_ln412_33_fu_5088_p2 = (trunc_ln412_2_fu_5085_p1 | tmp_71_fu_5078_p3);

assign or_ln412_34_fu_5127_p2 = (trunc_ln412_3_fu_5124_p1 | tmp_78_fu_5117_p3);

assign or_ln412_35_fu_5166_p2 = (trunc_ln412_4_fu_5163_p1 | tmp_108_fu_5156_p3);

assign or_ln412_36_fu_5205_p2 = (trunc_ln412_5_fu_5202_p1 | tmp_115_fu_5195_p3);

assign or_ln412_37_fu_5244_p2 = (trunc_ln412_6_fu_5241_p1 | tmp_133_fu_5234_p3);

assign or_ln412_38_fu_5283_p2 = (trunc_ln412_7_fu_5280_p1 | tmp_140_fu_5273_p3);

assign or_ln412_39_fu_5322_p2 = (trunc_ln412_8_fu_5319_p1 | tmp_158_fu_5312_p3);

assign or_ln412_3_fu_2023_p2 = (tmp_123_fu_2009_p3 | icmp_ln727_6_reg_10019);

assign or_ln412_40_fu_5361_p2 = (trunc_ln412_9_fu_5358_p1 | tmp_165_fu_5351_p3);

assign or_ln412_41_fu_5400_p2 = (trunc_ln412_10_fu_5397_p1 | tmp_183_fu_5390_p3);

assign or_ln412_42_fu_5439_p2 = (trunc_ln412_11_fu_5436_p1 | tmp_190_fu_5429_p3);

assign or_ln412_43_fu_5478_p2 = (trunc_ln412_12_fu_5475_p1 | tmp_208_fu_5468_p3);

assign or_ln412_44_fu_5517_p2 = (trunc_ln412_13_fu_5514_p1 | tmp_215_fu_5507_p3);

assign or_ln412_45_fu_5556_p2 = (trunc_ln412_14_fu_5553_p1 | tmp_233_fu_5546_p3);

assign or_ln412_46_fu_5595_p2 = (trunc_ln412_15_fu_5592_p1 | tmp_240_fu_5585_p3);

assign or_ln412_4_fu_2135_p2 = (tmp_148_fu_2121_p3 | icmp_ln727_8_reg_10049);

assign or_ln412_5_fu_2247_p2 = (tmp_173_fu_2233_p3 | icmp_ln727_10_reg_10079);

assign or_ln412_6_fu_2359_p2 = (tmp_198_fu_2345_p3 | icmp_ln727_12_reg_10109);

assign or_ln412_7_fu_2471_p2 = (tmp_223_fu_2457_p3 | icmp_ln727_14_reg_10139);

assign or_ln412_8_fu_5025_p3 = {{tmp_7_fu_5016_p4}, {or_ln412_31_fu_5010_p2}};

assign or_ln412_9_fu_5064_p3 = {{tmp_1_fu_5055_p4}, {or_ln412_32_fu_5049_p2}};

assign or_ln412_fu_1687_p2 = (tmp_8_fu_1673_p3 | icmp_ln727_reg_9929);

assign or_ln412_s_fu_5103_p3 = {{tmp_5_fu_5094_p4}, {or_ln412_33_fu_5088_p2}};

assign or_ln790_10_fu_3194_p2 = (xor_ln790_13_fu_3189_p2 | tmp_106_reg_10264_pp0_iter13_reg);

assign or_ln790_11_fu_3402_p2 = (xor_ln790_17_fu_3397_p2 | tmp_131_reg_10300_pp0_iter13_reg);

assign or_ln790_12_fu_3610_p2 = (xor_ln790_20_fu_3605_p2 | tmp_156_reg_10336_pp0_iter13_reg);

assign or_ln790_13_fu_3818_p2 = (xor_ln790_23_fu_3813_p2 | tmp_181_reg_10372_pp0_iter13_reg);

assign or_ln790_14_fu_4026_p2 = (xor_ln790_26_fu_4021_p2 | tmp_206_reg_10408_pp0_iter13_reg);

assign or_ln790_15_fu_4234_p2 = (xor_ln790_29_fu_4229_p2 | tmp_231_reg_10444_pp0_iter13_reg);

assign or_ln790_1_fu_2778_p2 = (xor_ln790_1_fu_2773_p2 | tmp_25_reg_10192_pp0_iter13_reg);

assign or_ln790_2_fu_3090_p2 = (xor_ln790_12_fu_3085_p2 | tmp_99_reg_10246_pp0_iter13_reg);

assign or_ln790_3_fu_3298_p2 = (xor_ln790_16_fu_3293_p2 | tmp_126_reg_10282_pp0_iter13_reg);

assign or_ln790_4_fu_3506_p2 = (xor_ln790_4_fu_3501_p2 | tmp_151_reg_10318_pp0_iter13_reg);

assign or_ln790_5_fu_3714_p2 = (xor_ln790_5_fu_3709_p2 | tmp_176_reg_10354_pp0_iter13_reg);

assign or_ln790_6_fu_3922_p2 = (xor_ln790_6_fu_3917_p2 | tmp_201_reg_10390_pp0_iter13_reg);

assign or_ln790_7_fu_4130_p2 = (xor_ln790_7_fu_4125_p2 | tmp_226_reg_10426_pp0_iter13_reg);

assign or_ln790_8_fu_2882_p2 = (xor_ln790_8_fu_2877_p2 | tmp_64_reg_10210_pp0_iter13_reg);

assign or_ln790_9_fu_2986_p2 = (xor_ln790_9_fu_2981_p2 | tmp_69_reg_10228_pp0_iter13_reg);

assign or_ln790_fu_2674_p2 = (xor_ln790_fu_2669_p2 | tmp_15_reg_10174_pp0_iter13_reg);

assign or_ln794_10_fu_6902_p2 = (xor_ln794_10_fu_6896_p2 | tmp_74_reg_11472_pp0_iter23_reg);

assign or_ln794_11_fu_7040_p2 = (xor_ln794_12_fu_7034_p2 | tmp_83_reg_11489_pp0_iter23_reg);

assign or_ln794_12_fu_3101_p2 = (xor_ln794_2_fu_3095_p2 | tmp_99_reg_10246_pp0_iter13_reg);

assign or_ln794_13_fu_3205_p2 = (xor_ln794_14_fu_3199_p2 | tmp_106_reg_10264_pp0_iter13_reg);

assign or_ln794_14_fu_7178_p2 = (xor_ln794_15_fu_7172_p2 | tmp_111_reg_11506_pp0_iter23_reg);

assign or_ln794_15_fu_7316_p2 = (xor_ln794_17_fu_7310_p2 | tmp_118_reg_11523_pp0_iter23_reg);

assign or_ln794_16_fu_3309_p2 = (xor_ln794_3_fu_3303_p2 | tmp_126_reg_10282_pp0_iter13_reg);

assign or_ln794_17_fu_3413_p2 = (xor_ln794_19_fu_3407_p2 | tmp_131_reg_10300_pp0_iter13_reg);

assign or_ln794_18_fu_7454_p2 = (xor_ln794_20_fu_7448_p2 | tmp_136_reg_11540_pp0_iter23_reg);

assign or_ln794_19_fu_7592_p2 = (xor_ln794_22_fu_7586_p2 | tmp_143_reg_11557_pp0_iter23_reg);

assign or_ln794_1_fu_2789_p2 = (xor_ln794_4_fu_2783_p2 | tmp_25_reg_10192_pp0_iter13_reg);

assign or_ln794_20_fu_3621_p2 = (xor_ln794_25_fu_3615_p2 | tmp_156_reg_10336_pp0_iter13_reg);

assign or_ln794_21_fu_7730_p2 = (xor_ln794_26_fu_7724_p2 | tmp_161_reg_11574_pp0_iter23_reg);

assign or_ln794_22_fu_7868_p2 = (xor_ln794_28_fu_7862_p2 | tmp_168_reg_11591_pp0_iter23_reg);

assign or_ln794_23_fu_3829_p2 = (xor_ln794_31_fu_3823_p2 | tmp_181_reg_10372_pp0_iter13_reg);

assign or_ln794_24_fu_8006_p2 = (xor_ln794_32_fu_8000_p2 | tmp_186_reg_11608_pp0_iter23_reg);

assign or_ln794_25_fu_8144_p2 = (xor_ln794_34_fu_8138_p2 | tmp_193_reg_11625_pp0_iter23_reg);

assign or_ln794_26_fu_4037_p2 = (xor_ln794_37_fu_4031_p2 | tmp_206_reg_10408_pp0_iter13_reg);

assign or_ln794_27_fu_8282_p2 = (xor_ln794_38_fu_8276_p2 | tmp_211_reg_11642_pp0_iter23_reg);

assign or_ln794_28_fu_8420_p2 = (xor_ln794_40_fu_8414_p2 | tmp_218_reg_11659_pp0_iter23_reg);

assign or_ln794_29_fu_4245_p2 = (xor_ln794_43_fu_4239_p2 | tmp_231_reg_10444_pp0_iter13_reg);

assign or_ln794_2_fu_6626_p2 = (xor_ln794_5_fu_6620_p2 | tmp_35_reg_11438_pp0_iter23_reg);

assign or_ln794_30_fu_8558_p2 = (xor_ln794_44_fu_8552_p2 | tmp_236_reg_11676_pp0_iter23_reg);

assign or_ln794_31_fu_8696_p2 = (xor_ln794_46_fu_8690_p2 | tmp_243_reg_11693_pp0_iter23_reg);

assign or_ln794_3_fu_6764_p2 = (xor_ln794_7_fu_6758_p2 | tmp_49_reg_11455_pp0_iter23_reg);

assign or_ln794_4_fu_3517_p2 = (xor_ln794_24_fu_3511_p2 | tmp_151_reg_10318_pp0_iter13_reg);

assign or_ln794_5_fu_3725_p2 = (xor_ln794_30_fu_3719_p2 | tmp_176_reg_10354_pp0_iter13_reg);

assign or_ln794_6_fu_3933_p2 = (xor_ln794_36_fu_3927_p2 | tmp_201_reg_10390_pp0_iter13_reg);

assign or_ln794_7_fu_4141_p2 = (xor_ln794_42_fu_4135_p2 | tmp_226_reg_10426_pp0_iter13_reg);

assign or_ln794_8_fu_2893_p2 = (xor_ln794_1_fu_2887_p2 | tmp_64_reg_10210_pp0_iter13_reg);

assign or_ln794_9_fu_2997_p2 = (xor_ln794_9_fu_2991_p2 | tmp_69_reg_10228_pp0_iter13_reg);

assign or_ln794_fu_2685_p2 = (xor_ln794_fu_2679_p2 | tmp_15_reg_10174_pp0_iter13_reg);

assign or_ln797_10_fu_7205_p2 = (xor_ln795_12_fu_7199_p2 | icmp_ln799_13_reg_11785);

assign or_ln797_11_fu_7343_p2 = (xor_ln795_13_fu_7337_p2 | icmp_ln799_14_reg_11802);

assign or_ln797_12_fu_3331_p2 = (xor_ln795_3_fu_3325_p2 | icmp_ln799_3_reg_10487);

assign or_ln797_13_fu_3435_p2 = (xor_ln795_14_fu_3429_p2 | icmp_ln799_15_reg_10492);

assign or_ln797_14_fu_7481_p2 = (xor_ln795_15_fu_7475_p2 | icmp_ln799_16_reg_11819);

assign or_ln797_15_fu_7619_p2 = (xor_ln795_16_fu_7613_p2 | icmp_ln799_17_reg_11836);

assign or_ln797_16_fu_3539_p2 = (xor_ln795_17_fu_3533_p2 | icmp_ln799_18_reg_10497);

assign or_ln797_17_fu_3643_p2 = (xor_ln795_18_fu_3637_p2 | icmp_ln799_19_reg_10502);

assign or_ln797_18_fu_7757_p2 = (xor_ln795_19_fu_7751_p2 | icmp_ln799_20_reg_11853);

assign or_ln797_19_fu_7895_p2 = (xor_ln795_20_fu_7889_p2 | icmp_ln799_21_reg_11870);

assign or_ln797_1_fu_2707_p2 = (xor_ln795_fu_2701_p2 | icmp_ln799_reg_10457);

assign or_ln797_20_fu_3747_p2 = (xor_ln795_21_fu_3741_p2 | icmp_ln799_5_reg_10507);

assign or_ln797_21_fu_3851_p2 = (xor_ln795_22_fu_3845_p2 | icmp_ln799_22_reg_10512);

assign or_ln797_22_fu_8033_p2 = (xor_ln795_23_fu_8027_p2 | icmp_ln799_23_reg_11887);

assign or_ln797_23_fu_8171_p2 = (xor_ln795_24_fu_8165_p2 | icmp_ln799_24_reg_11904);

assign or_ln797_24_fu_3955_p2 = (xor_ln795_25_fu_3949_p2 | icmp_ln799_6_reg_10517);

assign or_ln797_25_fu_4059_p2 = (xor_ln795_26_fu_4053_p2 | icmp_ln799_25_reg_10522);

assign or_ln797_26_fu_8309_p2 = (xor_ln795_27_fu_8303_p2 | icmp_ln799_26_reg_11921);

assign or_ln797_27_fu_8447_p2 = (xor_ln795_28_fu_8441_p2 | icmp_ln799_27_reg_11938);

assign or_ln797_28_fu_4163_p2 = (xor_ln795_7_fu_4157_p2 | icmp_ln799_28_reg_10527);

assign or_ln797_29_fu_4267_p2 = (xor_ln795_29_fu_4261_p2 | icmp_ln799_29_reg_10532);

assign or_ln797_2_fu_6653_p2 = (xor_ln795_5_fu_6647_p2 | icmp_ln799_7_reg_11717);

assign or_ln797_30_fu_8585_p2 = (xor_ln795_30_fu_8579_p2 | icmp_ln799_30_reg_11955);

assign or_ln797_31_fu_8723_p2 = (xor_ln795_31_fu_8717_p2 | icmp_ln799_31_reg_11972);

assign or_ln797_3_fu_6791_p2 = (xor_ln795_6_fu_6785_p2 | icmp_ln799_8_reg_11734);

assign or_ln797_4_fu_2915_p2 = (xor_ln795_1_fu_2909_p2 | icmp_ln799_1_reg_10467);

assign or_ln797_5_fu_3019_p2 = (xor_ln795_8_fu_3013_p2 | icmp_ln799_9_reg_10472);

assign or_ln797_6_fu_6929_p2 = (xor_ln795_9_fu_6923_p2 | icmp_ln799_10_reg_11751);

assign or_ln797_7_fu_7067_p2 = (xor_ln795_10_fu_7061_p2 | icmp_ln799_11_reg_11768);

assign or_ln797_8_fu_3123_p2 = (xor_ln795_2_fu_3117_p2 | icmp_ln799_2_reg_10477);

assign or_ln797_9_fu_3227_p2 = (xor_ln795_11_fu_3221_p2 | icmp_ln799_12_reg_10482);

assign or_ln797_fu_2811_p2 = (xor_ln795_4_fu_2805_p2 | icmp_ln799_4_reg_10462);

assign select_ln384_10_fu_6807_p3 = ((and_ln794_3_fu_6774_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_11_fu_6821_p3 = ((or_ln384_3_fu_6815_p2[0:0] == 1'b1) ? select_ln384_10_fu_6807_p3 : add_ln415_3_reg_11450_pp0_iter23_reg);

assign select_ln384_12_fu_2931_p3 = ((and_ln794_4_fu_2898_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_13_fu_3035_p3 = ((and_ln794_5_fu_3002_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_14_fu_3049_p3 = ((or_ln384_5_fu_3043_p2[0:0] == 1'b1) ? select_ln384_13_fu_3035_p3 : add_ln415_5_reg_10223_pp0_iter13_reg);

assign select_ln384_15_fu_6945_p3 = ((and_ln794_6_fu_6912_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_16_fu_6959_p3 = ((or_ln384_6_fu_6953_p2[0:0] == 1'b1) ? select_ln384_15_fu_6945_p3 : add_ln415_6_reg_11467_pp0_iter23_reg);

assign select_ln384_17_fu_7083_p3 = ((and_ln794_7_fu_7050_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_18_fu_7097_p3 = ((or_ln384_7_fu_7091_p2[0:0] == 1'b1) ? select_ln384_17_fu_7083_p3 : add_ln415_7_reg_11484_pp0_iter23_reg);

assign select_ln384_19_fu_3139_p3 = ((and_ln794_8_fu_3106_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_1_fu_2945_p3 = ((or_ln384_4_fu_2939_p2[0:0] == 1'b1) ? select_ln384_12_fu_2931_p3 : add_ln415_4_reg_10205_pp0_iter13_reg);

assign select_ln384_20_fu_3243_p3 = ((and_ln794_9_fu_3210_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_21_fu_3257_p3 = ((or_ln384_9_fu_3251_p2[0:0] == 1'b1) ? select_ln384_20_fu_3243_p3 : add_ln415_9_reg_10259_pp0_iter13_reg);

assign select_ln384_22_fu_7221_p3 = ((and_ln794_10_fu_7188_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_23_fu_7235_p3 = ((or_ln384_10_fu_7229_p2[0:0] == 1'b1) ? select_ln384_22_fu_7221_p3 : add_ln415_10_reg_11501_pp0_iter23_reg);

assign select_ln384_24_fu_7359_p3 = ((and_ln794_11_fu_7326_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_25_fu_7373_p3 = ((or_ln384_11_fu_7367_p2[0:0] == 1'b1) ? select_ln384_24_fu_7359_p3 : add_ln415_11_reg_11518_pp0_iter23_reg);

assign select_ln384_26_fu_3347_p3 = ((and_ln794_12_fu_3314_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_27_fu_3451_p3 = ((and_ln794_13_fu_3418_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_28_fu_3465_p3 = ((or_ln384_13_fu_3459_p2[0:0] == 1'b1) ? select_ln384_27_fu_3451_p3 : add_ln415_13_reg_10295_pp0_iter13_reg);

assign select_ln384_29_fu_7497_p3 = ((and_ln794_14_fu_7464_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_2_fu_3153_p3 = ((or_ln384_8_fu_3147_p2[0:0] == 1'b1) ? select_ln384_19_fu_3139_p3 : add_ln415_8_reg_10241_pp0_iter13_reg);

assign select_ln384_30_fu_7511_p3 = ((or_ln384_14_fu_7505_p2[0:0] == 1'b1) ? select_ln384_29_fu_7497_p3 : add_ln415_14_reg_11535_pp0_iter23_reg);

assign select_ln384_31_fu_7635_p3 = ((and_ln794_15_fu_7602_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_32_fu_7649_p3 = ((or_ln384_15_fu_7643_p2[0:0] == 1'b1) ? select_ln384_31_fu_7635_p3 : add_ln415_15_reg_11552_pp0_iter23_reg);

assign select_ln384_33_fu_3555_p3 = ((and_ln794_16_fu_3522_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_34_fu_3569_p3 = ((or_ln384_16_fu_3563_p2[0:0] == 1'b1) ? select_ln384_33_fu_3555_p3 : add_ln415_16_reg_10313_pp0_iter13_reg);

assign select_ln384_35_fu_3659_p3 = ((and_ln794_17_fu_3626_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_36_fu_3673_p3 = ((or_ln384_17_fu_3667_p2[0:0] == 1'b1) ? select_ln384_35_fu_3659_p3 : add_ln415_17_reg_10331_pp0_iter13_reg);

assign select_ln384_37_fu_7773_p3 = ((and_ln794_18_fu_7740_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_38_fu_7787_p3 = ((or_ln384_18_fu_7781_p2[0:0] == 1'b1) ? select_ln384_37_fu_7773_p3 : add_ln415_18_reg_11569_pp0_iter23_reg);

assign select_ln384_39_fu_7911_p3 = ((and_ln794_19_fu_7878_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_3_fu_3361_p3 = ((or_ln384_12_fu_3355_p2[0:0] == 1'b1) ? select_ln384_26_fu_3347_p3 : add_ln415_12_reg_10277_pp0_iter13_reg);

assign select_ln384_40_fu_7925_p3 = ((or_ln384_19_fu_7919_p2[0:0] == 1'b1) ? select_ln384_39_fu_7911_p3 : add_ln415_19_reg_11586_pp0_iter23_reg);

assign select_ln384_41_fu_3763_p3 = ((and_ln794_20_fu_3730_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_42_fu_3777_p3 = ((or_ln384_20_fu_3771_p2[0:0] == 1'b1) ? select_ln384_41_fu_3763_p3 : add_ln415_20_reg_10349_pp0_iter13_reg);

assign select_ln384_43_fu_3867_p3 = ((and_ln794_21_fu_3834_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_44_fu_3881_p3 = ((or_ln384_21_fu_3875_p2[0:0] == 1'b1) ? select_ln384_43_fu_3867_p3 : add_ln415_21_reg_10367_pp0_iter13_reg);

assign select_ln384_45_fu_8049_p3 = ((and_ln794_22_fu_8016_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_46_fu_8063_p3 = ((or_ln384_22_fu_8057_p2[0:0] == 1'b1) ? select_ln384_45_fu_8049_p3 : add_ln415_22_reg_11603_pp0_iter23_reg);

assign select_ln384_47_fu_8187_p3 = ((and_ln794_23_fu_8154_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_48_fu_8201_p3 = ((or_ln384_23_fu_8195_p2[0:0] == 1'b1) ? select_ln384_47_fu_8187_p3 : add_ln415_23_reg_11620_pp0_iter23_reg);

assign select_ln384_49_fu_3971_p3 = ((and_ln794_24_fu_3938_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_4_fu_2737_p3 = ((or_ln384_fu_2731_p2[0:0] == 1'b1) ? select_ln384_fu_2723_p3 : add_ln415_reg_10169_pp0_iter13_reg);

assign select_ln384_50_fu_3985_p3 = ((or_ln384_24_fu_3979_p2[0:0] == 1'b1) ? select_ln384_49_fu_3971_p3 : add_ln415_24_reg_10385_pp0_iter13_reg);

assign select_ln384_51_fu_4075_p3 = ((and_ln794_25_fu_4042_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_52_fu_4089_p3 = ((or_ln384_25_fu_4083_p2[0:0] == 1'b1) ? select_ln384_51_fu_4075_p3 : add_ln415_25_reg_10403_pp0_iter13_reg);

assign select_ln384_53_fu_8325_p3 = ((and_ln794_26_fu_8292_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_54_fu_8339_p3 = ((or_ln384_26_fu_8333_p2[0:0] == 1'b1) ? select_ln384_53_fu_8325_p3 : add_ln415_26_reg_11637_pp0_iter23_reg);

assign select_ln384_55_fu_8463_p3 = ((and_ln794_27_fu_8430_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_56_fu_8477_p3 = ((or_ln384_27_fu_8471_p2[0:0] == 1'b1) ? select_ln384_55_fu_8463_p3 : add_ln415_27_reg_11654_pp0_iter23_reg);

assign select_ln384_57_fu_4179_p3 = ((and_ln794_28_fu_4146_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_58_fu_4283_p3 = ((and_ln794_29_fu_4250_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_59_fu_4297_p3 = ((or_ln384_29_fu_4291_p2[0:0] == 1'b1) ? select_ln384_58_fu_4283_p3 : add_ln415_29_reg_10439_pp0_iter13_reg);

assign select_ln384_5_fu_2827_p3 = ((and_ln794_1_fu_2794_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_60_fu_8601_p3 = ((and_ln794_30_fu_8568_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_61_fu_8615_p3 = ((or_ln384_30_fu_8609_p2[0:0] == 1'b1) ? select_ln384_60_fu_8601_p3 : add_ln415_30_reg_11671_pp0_iter23_reg);

assign select_ln384_62_fu_8739_p3 = ((and_ln794_31_fu_8706_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_63_fu_8753_p3 = ((or_ln384_31_fu_8747_p2[0:0] == 1'b1) ? select_ln384_62_fu_8739_p3 : add_ln415_31_reg_11688_pp0_iter23_reg);

assign select_ln384_6_fu_2841_p3 = ((or_ln384_1_fu_2835_p2[0:0] == 1'b1) ? select_ln384_5_fu_2827_p3 : add_ln415_1_reg_10187_pp0_iter13_reg);

assign select_ln384_7_fu_4193_p3 = ((or_ln384_28_fu_4187_p2[0:0] == 1'b1) ? select_ln384_57_fu_4179_p3 : add_ln415_28_reg_10421_pp0_iter13_reg);

assign select_ln384_8_fu_6669_p3 = ((and_ln794_2_fu_6636_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_9_fu_6683_p3 = ((or_ln384_2_fu_6677_p2[0:0] == 1'b1) ? select_ln384_8_fu_6669_p3 : add_ln415_2_reg_11433_pp0_iter23_reg);

assign select_ln384_fu_2723_p3 = ((and_ln794_fu_2690_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln787_10_fu_7129_p3 = ((and_ln416_10_fu_7116_p2[0:0] == 1'b1) ? icmp_ln1049_4_reg_11773 : icmp_ln777_4_reg_11780);

assign select_ln787_11_fu_7267_p3 = ((and_ln416_11_fu_7254_p2[0:0] == 1'b1) ? icmp_ln1049_5_reg_11790 : icmp_ln777_5_reg_11797);

assign select_ln787_12_fu_3279_p3 = ((and_ln416_12_fu_3269_p2[0:0] == 1'b1) ? tmp_122_reg_9746_pp0_iter13_reg : xor_ln780_6_fu_3274_p2);

assign select_ln787_13_fu_3383_p3 = ((and_ln416_13_fu_3373_p2[0:0] == 1'b1) ? tmp_127_reg_10030_pp0_iter13_reg : xor_ln780_7_fu_3378_p2);

assign select_ln787_14_fu_7405_p3 = ((and_ln416_14_fu_7392_p2[0:0] == 1'b1) ? icmp_ln1049_6_reg_11807 : icmp_ln777_6_reg_11814);

assign select_ln787_15_fu_7543_p3 = ((and_ln416_15_fu_7530_p2[0:0] == 1'b1) ? icmp_ln1049_7_reg_11824 : icmp_ln777_7_reg_11831);

assign select_ln787_16_fu_3487_p3 = ((and_ln416_16_fu_3477_p2[0:0] == 1'b1) ? tmp_147_reg_9784_pp0_iter13_reg : xor_ln780_8_fu_3482_p2);

assign select_ln787_17_fu_3591_p3 = ((and_ln416_17_fu_3581_p2[0:0] == 1'b1) ? tmp_152_reg_10060_pp0_iter13_reg : xor_ln780_9_fu_3586_p2);

assign select_ln787_18_fu_7681_p3 = ((and_ln416_18_fu_7668_p2[0:0] == 1'b1) ? icmp_ln1049_8_reg_11841 : icmp_ln777_8_reg_11848);

assign select_ln787_19_fu_7819_p3 = ((and_ln416_19_fu_7806_p2[0:0] == 1'b1) ? icmp_ln1049_9_reg_11858 : icmp_ln777_9_reg_11865);

assign select_ln787_1_fu_2759_p3 = ((and_ln416_1_fu_2749_p2[0:0] == 1'b1) ? tmp_17_reg_9940_pp0_iter13_reg : xor_ln780_1_fu_2754_p2);

assign select_ln787_20_fu_3695_p3 = ((and_ln416_20_fu_3685_p2[0:0] == 1'b1) ? tmp_172_reg_9822_pp0_iter13_reg : xor_ln780_10_fu_3690_p2);

assign select_ln787_21_fu_3799_p3 = ((and_ln416_21_fu_3789_p2[0:0] == 1'b1) ? tmp_177_reg_10090_pp0_iter13_reg : xor_ln780_11_fu_3794_p2);

assign select_ln787_22_fu_7957_p3 = ((and_ln416_22_fu_7944_p2[0:0] == 1'b1) ? icmp_ln1049_10_reg_11875 : icmp_ln777_10_reg_11882);

assign select_ln787_23_fu_8095_p3 = ((and_ln416_23_fu_8082_p2[0:0] == 1'b1) ? icmp_ln1049_11_reg_11892 : icmp_ln777_11_reg_11899);

assign select_ln787_24_fu_3903_p3 = ((and_ln416_24_fu_3893_p2[0:0] == 1'b1) ? tmp_197_reg_9860_pp0_iter13_reg : xor_ln780_12_fu_3898_p2);

assign select_ln787_25_fu_4007_p3 = ((and_ln416_25_fu_3997_p2[0:0] == 1'b1) ? tmp_202_reg_10120_pp0_iter13_reg : xor_ln780_13_fu_4002_p2);

assign select_ln787_26_fu_8233_p3 = ((and_ln416_26_fu_8220_p2[0:0] == 1'b1) ? icmp_ln1049_12_reg_11909 : icmp_ln777_12_reg_11916);

assign select_ln787_27_fu_8371_p3 = ((and_ln416_27_fu_8358_p2[0:0] == 1'b1) ? icmp_ln1049_13_reg_11926 : icmp_ln777_13_reg_11933);

assign select_ln787_28_fu_4111_p3 = ((and_ln416_28_fu_4101_p2[0:0] == 1'b1) ? tmp_222_reg_9898_pp0_iter13_reg : xor_ln780_14_fu_4106_p2);

assign select_ln787_29_fu_4215_p3 = ((and_ln416_29_fu_4205_p2[0:0] == 1'b1) ? tmp_227_reg_10150_pp0_iter13_reg : xor_ln780_15_fu_4210_p2);

assign select_ln787_2_fu_6577_p3 = ((and_ln416_2_fu_6564_p2[0:0] == 1'b1) ? icmp_ln1049_reg_11705 : icmp_ln777_reg_11712);

assign select_ln787_30_fu_8509_p3 = ((and_ln416_30_fu_8496_p2[0:0] == 1'b1) ? icmp_ln1049_14_reg_11943 : icmp_ln777_14_reg_11950);

assign select_ln787_31_fu_8647_p3 = ((and_ln416_31_fu_8634_p2[0:0] == 1'b1) ? icmp_ln1049_15_reg_11960 : icmp_ln777_15_reg_11967);

assign select_ln787_3_fu_6715_p3 = ((and_ln416_3_fu_6702_p2[0:0] == 1'b1) ? icmp_ln1049_1_reg_11722 : icmp_ln777_1_reg_11729);

assign select_ln787_4_fu_2863_p3 = ((and_ln416_4_fu_2853_p2[0:0] == 1'b1) ? tmp_57_reg_9670_pp0_iter13_reg : xor_ln780_2_fu_2858_p2);

assign select_ln787_5_fu_2967_p3 = ((and_ln416_5_fu_2957_p2[0:0] == 1'b1) ? tmp_65_reg_9970_pp0_iter13_reg : xor_ln780_3_fu_2962_p2);

assign select_ln787_6_fu_6853_p3 = ((and_ln416_6_fu_6840_p2[0:0] == 1'b1) ? icmp_ln1049_2_reg_11739 : icmp_ln777_2_reg_11746);

assign select_ln787_7_fu_6991_p3 = ((and_ln416_7_fu_6978_p2[0:0] == 1'b1) ? icmp_ln1049_3_reg_11756 : icmp_ln777_3_reg_11763);

assign select_ln787_8_fu_3071_p3 = ((and_ln416_8_fu_3061_p2[0:0] == 1'b1) ? tmp_91_reg_9708_pp0_iter13_reg : xor_ln780_4_fu_3066_p2);

assign select_ln787_9_fu_3175_p3 = ((and_ln416_9_fu_3165_p2[0:0] == 1'b1) ? tmp_102_reg_10000_pp0_iter13_reg : xor_ln780_5_fu_3170_p2);

assign select_ln787_fu_2655_p3 = ((and_ln416_fu_2645_p2[0:0] == 1'b1) ? tmp_6_reg_9632_pp0_iter13_reg : xor_ln780_fu_2650_p2);

assign select_ln789_10_fu_7154_p3 = ((and_ln416_10_fu_7116_p2[0:0] == 1'b1) ? and_ln789_2_fu_7148_p2 : icmp_ln1049_4_reg_11773);

assign select_ln789_11_fu_7292_p3 = ((and_ln416_11_fu_7254_p2[0:0] == 1'b1) ? and_ln789_10_fu_7286_p2 : icmp_ln1049_5_reg_11790);

assign select_ln789_12_fu_3286_p3 = ((and_ln416_12_fu_3269_p2[0:0] == 1'b1) ? xor_ln780_6_fu_3274_p2 : tmp_122_reg_9746_pp0_iter13_reg);

assign select_ln789_13_fu_3390_p3 = ((and_ln416_13_fu_3373_p2[0:0] == 1'b1) ? xor_ln780_7_fu_3378_p2 : tmp_127_reg_10030_pp0_iter13_reg);

assign select_ln789_14_fu_7430_p3 = ((and_ln416_14_fu_7392_p2[0:0] == 1'b1) ? and_ln789_3_fu_7424_p2 : icmp_ln1049_6_reg_11807);

assign select_ln789_15_fu_7568_p3 = ((and_ln416_15_fu_7530_p2[0:0] == 1'b1) ? and_ln789_11_fu_7562_p2 : icmp_ln1049_7_reg_11824);

assign select_ln789_16_fu_3494_p3 = ((and_ln416_16_fu_3477_p2[0:0] == 1'b1) ? xor_ln780_8_fu_3482_p2 : tmp_147_reg_9784_pp0_iter13_reg);

assign select_ln789_17_fu_3598_p3 = ((and_ln416_17_fu_3581_p2[0:0] == 1'b1) ? xor_ln780_9_fu_3586_p2 : tmp_152_reg_10060_pp0_iter13_reg);

assign select_ln789_18_fu_7706_p3 = ((and_ln416_18_fu_7668_p2[0:0] == 1'b1) ? and_ln789_4_fu_7700_p2 : icmp_ln1049_8_reg_11841);

assign select_ln789_19_fu_7844_p3 = ((and_ln416_19_fu_7806_p2[0:0] == 1'b1) ? and_ln789_12_fu_7838_p2 : icmp_ln1049_9_reg_11858);

assign select_ln789_1_fu_2766_p3 = ((and_ln416_1_fu_2749_p2[0:0] == 1'b1) ? xor_ln780_1_fu_2754_p2 : tmp_17_reg_9940_pp0_iter13_reg);

assign select_ln789_20_fu_3702_p3 = ((and_ln416_20_fu_3685_p2[0:0] == 1'b1) ? xor_ln780_10_fu_3690_p2 : tmp_172_reg_9822_pp0_iter13_reg);

assign select_ln789_21_fu_3806_p3 = ((and_ln416_21_fu_3789_p2[0:0] == 1'b1) ? xor_ln780_11_fu_3794_p2 : tmp_177_reg_10090_pp0_iter13_reg);

assign select_ln789_22_fu_7982_p3 = ((and_ln416_22_fu_7944_p2[0:0] == 1'b1) ? and_ln789_5_fu_7976_p2 : icmp_ln1049_10_reg_11875);

assign select_ln789_23_fu_8120_p3 = ((and_ln416_23_fu_8082_p2[0:0] == 1'b1) ? and_ln789_13_fu_8114_p2 : icmp_ln1049_11_reg_11892);

assign select_ln789_24_fu_3910_p3 = ((and_ln416_24_fu_3893_p2[0:0] == 1'b1) ? xor_ln780_12_fu_3898_p2 : tmp_197_reg_9860_pp0_iter13_reg);

assign select_ln789_25_fu_4014_p3 = ((and_ln416_25_fu_3997_p2[0:0] == 1'b1) ? xor_ln780_13_fu_4002_p2 : tmp_202_reg_10120_pp0_iter13_reg);

assign select_ln789_26_fu_8258_p3 = ((and_ln416_26_fu_8220_p2[0:0] == 1'b1) ? and_ln789_6_fu_8252_p2 : icmp_ln1049_12_reg_11909);

assign select_ln789_27_fu_8396_p3 = ((and_ln416_27_fu_8358_p2[0:0] == 1'b1) ? and_ln789_14_fu_8390_p2 : icmp_ln1049_13_reg_11926);

assign select_ln789_28_fu_4118_p3 = ((and_ln416_28_fu_4101_p2[0:0] == 1'b1) ? xor_ln780_14_fu_4106_p2 : tmp_222_reg_9898_pp0_iter13_reg);

assign select_ln789_29_fu_4222_p3 = ((and_ln416_29_fu_4205_p2[0:0] == 1'b1) ? xor_ln780_15_fu_4210_p2 : tmp_227_reg_10150_pp0_iter13_reg);

assign select_ln789_2_fu_6602_p3 = ((and_ln416_2_fu_6564_p2[0:0] == 1'b1) ? and_ln789_fu_6596_p2 : icmp_ln1049_reg_11705);

assign select_ln789_30_fu_8534_p3 = ((and_ln416_30_fu_8496_p2[0:0] == 1'b1) ? and_ln789_7_fu_8528_p2 : icmp_ln1049_14_reg_11943);

assign select_ln789_31_fu_8672_p3 = ((and_ln416_31_fu_8634_p2[0:0] == 1'b1) ? and_ln789_15_fu_8666_p2 : icmp_ln1049_15_reg_11960);

assign select_ln789_3_fu_6740_p3 = ((and_ln416_3_fu_6702_p2[0:0] == 1'b1) ? and_ln789_1_fu_6734_p2 : icmp_ln1049_1_reg_11722);

assign select_ln789_4_fu_2870_p3 = ((and_ln416_4_fu_2853_p2[0:0] == 1'b1) ? xor_ln780_2_fu_2858_p2 : tmp_57_reg_9670_pp0_iter13_reg);

assign select_ln789_5_fu_2974_p3 = ((and_ln416_5_fu_2957_p2[0:0] == 1'b1) ? xor_ln780_3_fu_2962_p2 : tmp_65_reg_9970_pp0_iter13_reg);

assign select_ln789_6_fu_6878_p3 = ((and_ln416_6_fu_6840_p2[0:0] == 1'b1) ? and_ln789_8_fu_6872_p2 : icmp_ln1049_2_reg_11739);

assign select_ln789_7_fu_7016_p3 = ((and_ln416_7_fu_6978_p2[0:0] == 1'b1) ? and_ln789_9_fu_7010_p2 : icmp_ln1049_3_reg_11756);

assign select_ln789_8_fu_3078_p3 = ((and_ln416_8_fu_3061_p2[0:0] == 1'b1) ? xor_ln780_4_fu_3066_p2 : tmp_91_reg_9708_pp0_iter13_reg);

assign select_ln789_9_fu_3182_p3 = ((and_ln416_9_fu_3165_p2[0:0] == 1'b1) ? xor_ln780_5_fu_3170_p2 : tmp_102_reg_10000_pp0_iter13_reg);

assign select_ln789_fu_2662_p3 = ((and_ln416_fu_2645_p2[0:0] == 1'b1) ? xor_ln780_fu_2650_p2 : tmp_6_reg_9632_pp0_iter13_reg);

assign sext_ln1169_10_fu_4322_p1 = $signed(p_Result_93_2_reg_9181_pp0_iter14_reg);

assign sext_ln1169_11_fu_4382_p1 = $signed(p_Result_95_2_reg_9186_pp0_iter15_reg);

assign sext_ln1169_14_fu_4331_p1 = $signed(p_Result_93_3_reg_9191_pp0_iter14_reg);

assign sext_ln1169_15_fu_4385_p1 = $signed(p_Result_95_3_reg_9196_pp0_iter15_reg);

assign sext_ln1169_18_fu_4340_p1 = $signed(p_Result_93_4_reg_9201_pp0_iter14_reg);

assign sext_ln1169_19_fu_4388_p1 = $signed(p_Result_95_4_reg_9206_pp0_iter15_reg);

assign sext_ln1169_22_fu_4349_p1 = $signed(p_Result_93_5_reg_9211_pp0_iter14_reg);

assign sext_ln1169_23_fu_4391_p1 = $signed(p_Result_95_5_reg_9216_pp0_iter15_reg);

assign sext_ln1169_26_fu_4358_p1 = $signed(p_Result_93_6_reg_9221_pp0_iter14_reg);

assign sext_ln1169_27_fu_4394_p1 = $signed(p_Result_95_6_reg_9226_pp0_iter15_reg);

assign sext_ln1169_2_fu_4304_p1 = $signed(trunc_ln674_1_reg_9161_pp0_iter14_reg);

assign sext_ln1169_30_fu_4367_p1 = $signed(p_Result_93_7_reg_9231_pp0_iter14_reg);

assign sext_ln1169_31_fu_4397_p1 = $signed(p_Result_95_7_reg_9236_pp0_iter15_reg);

assign sext_ln1169_3_fu_4376_p1 = $signed(p_Result_8_reg_9166_pp0_iter15_reg);

assign sext_ln1169_6_fu_4313_p1 = $signed(p_Result_93_1_reg_9171_pp0_iter14_reg);

assign sext_ln1169_7_fu_4379_p1 = $signed(p_Result_95_1_reg_9176_pp0_iter15_reg);

assign sext_ln1171_10_fu_4328_p1 = select_ln384_21_reg_10562;

assign sext_ln1171_11_fu_4334_p1 = select_ln384_3_reg_10567;

assign sext_ln1171_12_fu_4337_p1 = select_ln384_28_reg_10572;

assign sext_ln1171_13_fu_4343_p1 = select_ln384_34_reg_10577;

assign sext_ln1171_14_fu_4346_p1 = select_ln384_36_reg_10582;

assign sext_ln1171_15_fu_4352_p1 = select_ln384_42_reg_10587;

assign sext_ln1171_16_fu_4355_p1 = select_ln384_44_reg_10592;

assign sext_ln1171_17_fu_4361_p1 = select_ln384_50_reg_10597;

assign sext_ln1171_18_fu_4364_p1 = select_ln384_52_reg_10602;

assign sext_ln1171_19_fu_4370_p1 = select_ln384_7_reg_10607;

assign sext_ln1171_1_fu_4310_p1 = select_ln384_6_reg_10542;

assign sext_ln1171_20_fu_4373_p1 = select_ln384_59_reg_10612;

assign sext_ln1171_2_fu_4316_p1 = select_ln384_1_reg_10547;

assign sext_ln1171_8_fu_4319_p1 = select_ln384_14_reg_10552;

assign sext_ln1171_9_fu_4325_p1 = select_ln384_2_reg_10557;

assign sext_ln1171_fu_4307_p1 = select_ln384_4_reg_10537;

assign sext_ln1245_1_fu_1298_p1 = mul_ln1171_7_reg_9689;

assign sext_ln1245_2_fu_1353_p1 = mul_ln1171_13_reg_9727;

assign sext_ln1245_3_fu_1408_p1 = mul_ln1171_19_reg_9765;

assign sext_ln1245_4_fu_1463_p1 = mul_ln1171_25_reg_9803;

assign sext_ln1245_5_fu_1518_p1 = mul_ln1171_31_reg_9841;

assign sext_ln1245_6_fu_1573_p1 = mul_ln1171_37_reg_9879;

assign sext_ln1245_7_fu_1628_p1 = mul_ln1171_43_reg_9917;

assign sext_ln1245_fu_1243_p1 = mul_ln1171_1_reg_9651;

assign sext_ln1246_10_fu_4794_p1 = $signed(shl_ln737_21_fu_4787_p3);

assign sext_ln1246_11_fu_4829_p1 = $signed(shl_ln737_22_fu_4822_p3);

assign sext_ln1246_12_fu_4866_p1 = $signed(shl_ln737_25_fu_4859_p3);

assign sext_ln1246_13_fu_4901_p1 = $signed(shl_ln737_26_fu_4894_p3);

assign sext_ln1246_14_fu_4938_p1 = $signed(shl_ln737_29_fu_4931_p3);

assign sext_ln1246_15_fu_4973_p1 = $signed(shl_ln737_30_fu_4966_p3);

assign sext_ln1246_1_fu_4469_p1 = $signed(shl_ln737_3_fu_4462_p3);

assign sext_ln1246_2_fu_4506_p1 = $signed(shl_ln737_6_fu_4499_p3);

assign sext_ln1246_3_fu_4541_p1 = $signed(shl_ln737_7_fu_4534_p3);

assign sext_ln1246_4_fu_4578_p1 = $signed(shl_ln737_s_fu_4571_p3);

assign sext_ln1246_5_fu_4613_p1 = $signed(shl_ln737_10_fu_4606_p3);

assign sext_ln1246_6_fu_4650_p1 = $signed(shl_ln737_13_fu_4643_p3);

assign sext_ln1246_7_fu_4685_p1 = $signed(shl_ln737_14_fu_4678_p3);

assign sext_ln1246_8_fu_4722_p1 = $signed(shl_ln737_17_fu_4715_p3);

assign sext_ln1246_9_fu_4757_p1 = $signed(shl_ln737_18_fu_4750_p3);

assign sext_ln1246_fu_4434_p1 = $signed(shl_ln737_2_fu_4427_p3);

assign sext_ln712_14_fu_1346_p1 = shl_ln737_9_fu_1339_p3;

assign sext_ln712_15_fu_1350_p1 = mul_ln1171_13_reg_9727;

assign sext_ln712_1_fu_1240_p1 = mul_ln1171_1_reg_9651;

assign sext_ln712_20_fu_1401_p1 = shl_ln737_12_fu_1394_p3;

assign sext_ln712_21_fu_1405_p1 = mul_ln1171_19_reg_9765;

assign sext_ln712_26_fu_1456_p1 = shl_ln737_16_fu_1449_p3;

assign sext_ln712_27_fu_1460_p1 = mul_ln1171_25_reg_9803;

assign sext_ln712_32_fu_1511_p1 = shl_ln737_20_fu_1504_p3;

assign sext_ln712_33_fu_1515_p1 = mul_ln1171_31_reg_9841;

assign sext_ln712_38_fu_1566_p1 = shl_ln737_24_fu_1559_p3;

assign sext_ln712_39_fu_1570_p1 = mul_ln1171_37_reg_9879;

assign sext_ln712_3_fu_1236_p1 = shl_ln737_1_fu_1229_p3;

assign sext_ln712_44_fu_1621_p1 = shl_ln737_28_fu_1614_p3;

assign sext_ln712_45_fu_1625_p1 = mul_ln1171_43_reg_9917;

assign sext_ln712_8_fu_1291_p1 = shl_ln737_5_fu_1284_p3;

assign sext_ln712_9_fu_1295_p1 = mul_ln1171_7_reg_9689;

assign sext_ln736_1_fu_4496_p1 = sub_ln1246_5_reg_10899;

assign sext_ln736_2_fu_4568_p1 = sub_ln1246_9_reg_10909;

assign sext_ln736_3_fu_4640_p1 = sub_ln1246_13_reg_10919;

assign sext_ln736_4_fu_4712_p1 = sub_ln1246_17_reg_10929;

assign sext_ln736_5_fu_4784_p1 = sub_ln1246_21_reg_10939;

assign sext_ln736_6_fu_4856_p1 = sub_ln1246_25_reg_10949;

assign sext_ln736_7_fu_4928_p1 = sub_ln1246_29_reg_10959;

assign sext_ln736_fu_4424_p1 = sub_ln1246_1_reg_10889;

assign shl_ln737_10_fu_4606_p3 = {{tmp_81_reg_9266_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_11_fu_1009_p3 = {{trunc_ln95_5_reg_9372_pp0_iter8_reg}, {25'd0}};

assign shl_ln737_12_fu_1394_p3 = {{trunc_ln95_s_reg_9378_pp0_iter10_reg}, {25'd0}};

assign shl_ln737_13_fu_4643_p3 = {{tmp_84_reg_9271_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_14_fu_4678_p3 = {{tmp_85_reg_9276_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_15_fu_1020_p3 = {{trunc_ln95_6_reg_9389_pp0_iter8_reg}, {25'd0}};

assign shl_ln737_16_fu_1449_p3 = {{trunc_ln95_8_reg_9395_pp0_iter10_reg}, {25'd0}};

assign shl_ln737_17_fu_4715_p3 = {{tmp_88_reg_9281_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_18_fu_4750_p3 = {{tmp_89_reg_9286_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_19_fu_1031_p3 = {{trunc_ln95_9_reg_9406_pp0_iter8_reg}, {25'd0}};

assign shl_ln737_1_fu_1229_p3 = {{trunc_ln95_1_reg_9327_pp0_iter10_reg}, {25'd0}};

assign shl_ln737_20_fu_1504_p3 = {{trunc_ln95_10_reg_9412_pp0_iter10_reg}, {25'd0}};

assign shl_ln737_21_fu_4787_p3 = {{tmp_92_reg_9291_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_22_fu_4822_p3 = {{tmp_93_reg_9296_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_23_fu_1042_p3 = {{trunc_ln95_11_reg_9423_pp0_iter8_reg}, {25'd0}};

assign shl_ln737_24_fu_1559_p3 = {{trunc_ln95_12_reg_9429_pp0_iter10_reg}, {25'd0}};

assign shl_ln737_25_fu_4859_p3 = {{tmp_96_reg_9301_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_26_fu_4894_p3 = {{tmp_97_reg_9306_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_27_fu_1053_p3 = {{trunc_ln95_13_reg_9440_pp0_iter8_reg}, {25'd0}};

assign shl_ln737_28_fu_1614_p3 = {{trunc_ln95_14_reg_9446_pp0_iter10_reg}, {25'd0}};

assign shl_ln737_29_fu_4931_p3 = {{tmp_100_reg_9311_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_2_fu_4427_p3 = {{trunc_ln737_reg_9241_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_30_fu_4966_p3 = {{tmp_101_reg_9316_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_3_fu_4462_p3 = {{tmp_s_reg_9246_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_4_fu_987_p3 = {{trunc_ln95_2_reg_9338_pp0_iter8_reg}, {25'd0}};

assign shl_ln737_5_fu_1284_p3 = {{trunc_ln95_4_reg_9344_pp0_iter10_reg}, {25'd0}};

assign shl_ln737_6_fu_4499_p3 = {{tmp_2_reg_9251_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_7_fu_4534_p3 = {{tmp_10_reg_9256_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_8_fu_998_p3 = {{trunc_ln95_3_reg_9355_pp0_iter8_reg}, {25'd0}};

assign shl_ln737_9_fu_1339_p3 = {{trunc_ln95_7_reg_9361_pp0_iter10_reg}, {25'd0}};

assign shl_ln737_s_fu_4571_p3 = {{tmp_80_reg_9261_pp0_iter19_reg}, {17'd0}};

assign shl_ln_fu_976_p3 = {{trunc_ln95_reg_9321_pp0_iter8_reg}, {25'd0}};

assign sub_ln1246_10_fu_4582_p2 = ($signed(sext_ln736_2_fu_4568_p1) - $signed(sext_ln1246_4_fu_4578_p1));

assign sub_ln1246_11_fu_4617_p2 = ($signed(add_ln1245_5_reg_10914) - $signed(sext_ln1246_5_fu_4613_p1));

assign sub_ln1246_14_fu_4654_p2 = ($signed(sext_ln736_3_fu_4640_p1) - $signed(sext_ln1246_6_fu_4650_p1));

assign sub_ln1246_15_fu_4689_p2 = ($signed(add_ln1245_7_reg_10924) - $signed(sext_ln1246_7_fu_4685_p1));

assign sub_ln1246_18_fu_4726_p2 = ($signed(sext_ln736_4_fu_4712_p1) - $signed(sext_ln1246_8_fu_4722_p1));

assign sub_ln1246_19_fu_4761_p2 = ($signed(add_ln1245_9_reg_10934) - $signed(sext_ln1246_9_fu_4757_p1));

assign sub_ln1246_22_fu_4798_p2 = ($signed(sext_ln736_5_fu_4784_p1) - $signed(sext_ln1246_10_fu_4794_p1));

assign sub_ln1246_23_fu_4833_p2 = ($signed(add_ln1245_11_reg_10944) - $signed(sext_ln1246_11_fu_4829_p1));

assign sub_ln1246_26_fu_4870_p2 = ($signed(sext_ln736_6_fu_4856_p1) - $signed(sext_ln1246_12_fu_4866_p1));

assign sub_ln1246_27_fu_4905_p2 = ($signed(add_ln1245_13_reg_10954) - $signed(sext_ln1246_13_fu_4901_p1));

assign sub_ln1246_2_fu_4438_p2 = ($signed(sext_ln736_fu_4424_p1) - $signed(sext_ln1246_fu_4434_p1));

assign sub_ln1246_30_fu_4942_p2 = ($signed(sext_ln736_7_fu_4928_p1) - $signed(sext_ln1246_14_fu_4938_p1));

assign sub_ln1246_31_fu_4977_p2 = ($signed(add_ln1245_15_reg_10964) - $signed(sext_ln1246_15_fu_4973_p1));

assign sub_ln1246_3_fu_4473_p2 = ($signed(add_ln1245_1_reg_10894) - $signed(sext_ln1246_1_fu_4469_p1));

assign sub_ln1246_6_fu_4510_p2 = ($signed(sext_ln736_1_fu_4496_p1) - $signed(sext_ln1246_2_fu_4506_p1));

assign sub_ln1246_7_fu_4545_p2 = ($signed(add_ln1245_3_reg_10904) - $signed(sext_ln1246_3_fu_4541_p1));

assign tmp_103_fu_1953_p3 = add_ln709_2_reg_9994[32'd25];

assign tmp_104_fu_1960_p3 = mul_ln1171_13_reg_9727_pp0_iter11_reg[32'd24];

assign tmp_108_fu_5156_p3 = sub_ln1246_10_reg_11065[32'd17];

assign tmp_109_fu_5805_p3 = sub_ln1246_10_reg_11065_pp0_iter21_reg[32'd16];

assign tmp_110_fu_7104_p3 = sub_ln1246_10_reg_11065_pp0_iter23_reg[32'd32];

assign tmp_112_fu_7122_p3 = sub_ln1246_10_reg_11065_pp0_iter23_reg[32'd34];

assign tmp_113_fu_7135_p3 = sub_ln1246_10_reg_11065_pp0_iter23_reg[32'd33];

assign tmp_115_fu_5195_p3 = sub_ln1246_11_reg_11089[32'd17];

assign tmp_116_fu_5848_p3 = sub_ln1246_11_reg_11089_pp0_iter21_reg[32'd16];

assign tmp_117_fu_7242_p3 = sub_ln1246_11_reg_11089_pp0_iter23_reg[32'd32];

assign tmp_119_fu_7260_p3 = sub_ln1246_11_reg_11089_pp0_iter23_reg[32'd34];

assign tmp_11_fu_1680_p3 = sub_ln1246_reg_9625_pp0_iter11_reg[32'd24];

assign tmp_120_fu_7273_p3 = sub_ln1246_11_reg_11089_pp0_iter23_reg[32'd33];

assign tmp_123_fu_2009_p3 = sub_ln1246_12_reg_9739_pp0_iter11_reg[32'd25];

assign tmp_124_fu_2016_p3 = sub_ln1246_12_reg_9739_pp0_iter11_reg[32'd24];

assign tmp_128_fu_2065_p3 = add_ln709_3_reg_10024[32'd25];

assign tmp_129_fu_2072_p3 = mul_ln1171_19_reg_9765_pp0_iter11_reg[32'd24];

assign tmp_12_fu_5133_p4 = {{sub_ln1246_7_reg_11041[15:1]}};

assign tmp_133_fu_5234_p3 = sub_ln1246_14_reg_11113[32'd17];

assign tmp_134_fu_5891_p3 = sub_ln1246_14_reg_11113_pp0_iter21_reg[32'd16];

assign tmp_135_fu_7380_p3 = sub_ln1246_14_reg_11113_pp0_iter23_reg[32'd32];

assign tmp_137_fu_7398_p3 = sub_ln1246_14_reg_11113_pp0_iter23_reg[32'd34];

assign tmp_138_fu_7411_p3 = sub_ln1246_14_reg_11113_pp0_iter23_reg[32'd33];

assign tmp_140_fu_5273_p3 = sub_ln1246_15_reg_11137[32'd17];

assign tmp_141_fu_5934_p3 = sub_ln1246_15_reg_11137_pp0_iter21_reg[32'd16];

assign tmp_142_fu_7518_p3 = sub_ln1246_15_reg_11137_pp0_iter23_reg[32'd32];

assign tmp_144_fu_7536_p3 = sub_ln1246_15_reg_11137_pp0_iter23_reg[32'd34];

assign tmp_145_fu_7549_p3 = sub_ln1246_15_reg_11137_pp0_iter23_reg[32'd33];

assign tmp_148_fu_2121_p3 = sub_ln1246_16_reg_9777_pp0_iter11_reg[32'd25];

assign tmp_149_fu_2128_p3 = sub_ln1246_16_reg_9777_pp0_iter11_reg[32'd24];

assign tmp_153_fu_2177_p3 = add_ln709_4_reg_10054[32'd25];

assign tmp_154_fu_2184_p3 = mul_ln1171_25_reg_9803_pp0_iter11_reg[32'd24];

assign tmp_158_fu_5312_p3 = sub_ln1246_18_reg_11161[32'd17];

assign tmp_159_fu_5977_p3 = sub_ln1246_18_reg_11161_pp0_iter21_reg[32'd16];

assign tmp_160_fu_7656_p3 = sub_ln1246_18_reg_11161_pp0_iter23_reg[32'd32];

assign tmp_162_fu_7674_p3 = sub_ln1246_18_reg_11161_pp0_iter23_reg[32'd34];

assign tmp_163_fu_7687_p3 = sub_ln1246_18_reg_11161_pp0_iter23_reg[32'd33];

assign tmp_165_fu_5351_p3 = sub_ln1246_19_reg_11185[32'd17];

assign tmp_166_fu_6020_p3 = sub_ln1246_19_reg_11185_pp0_iter21_reg[32'd16];

assign tmp_167_fu_7794_p3 = sub_ln1246_19_reg_11185_pp0_iter23_reg[32'd32];

assign tmp_169_fu_7812_p3 = sub_ln1246_19_reg_11185_pp0_iter23_reg[32'd34];

assign tmp_16_fu_5172_p4 = {{sub_ln1246_10_reg_11065[15:1]}};

assign tmp_170_fu_7825_p3 = sub_ln1246_19_reg_11185_pp0_iter23_reg[32'd33];

assign tmp_173_fu_2233_p3 = sub_ln1246_20_reg_9815_pp0_iter11_reg[32'd25];

assign tmp_174_fu_2240_p3 = sub_ln1246_20_reg_9815_pp0_iter11_reg[32'd24];

assign tmp_178_fu_2289_p3 = add_ln709_5_reg_10084[32'd25];

assign tmp_179_fu_2296_p3 = mul_ln1171_31_reg_9841_pp0_iter11_reg[32'd24];

assign tmp_183_fu_5390_p3 = sub_ln1246_22_reg_11209[32'd17];

assign tmp_184_fu_6063_p3 = sub_ln1246_22_reg_11209_pp0_iter21_reg[32'd16];

assign tmp_185_fu_7932_p3 = sub_ln1246_22_reg_11209_pp0_iter23_reg[32'd32];

assign tmp_187_fu_7950_p3 = sub_ln1246_22_reg_11209_pp0_iter23_reg[32'd34];

assign tmp_188_fu_7963_p3 = sub_ln1246_22_reg_11209_pp0_iter23_reg[32'd33];

assign tmp_190_fu_5429_p3 = sub_ln1246_23_reg_11233[32'd17];

assign tmp_191_fu_6106_p3 = sub_ln1246_23_reg_11233_pp0_iter21_reg[32'd16];

assign tmp_192_fu_8070_p3 = sub_ln1246_23_reg_11233_pp0_iter23_reg[32'd32];

assign tmp_194_fu_8088_p3 = sub_ln1246_23_reg_11233_pp0_iter23_reg[32'd34];

assign tmp_195_fu_8101_p3 = sub_ln1246_23_reg_11233_pp0_iter23_reg[32'd33];

assign tmp_198_fu_2345_p3 = sub_ln1246_24_reg_9853_pp0_iter11_reg[32'd25];

assign tmp_199_fu_2352_p3 = sub_ln1246_24_reg_9853_pp0_iter11_reg[32'd24];

assign tmp_19_fu_1729_p3 = add_ln709_reg_9934[32'd25];

assign tmp_1_fu_5055_p4 = {{sub_ln1246_3_reg_10993[15:1]}};

assign tmp_203_fu_2401_p3 = add_ln709_6_reg_10114[32'd25];

assign tmp_204_fu_2408_p3 = mul_ln1171_37_reg_9879_pp0_iter11_reg[32'd24];

assign tmp_208_fu_5468_p3 = sub_ln1246_26_reg_11257[32'd17];

assign tmp_209_fu_6149_p3 = sub_ln1246_26_reg_11257_pp0_iter21_reg[32'd16];

assign tmp_20_fu_5211_p4 = {{sub_ln1246_11_reg_11089[15:1]}};

assign tmp_210_fu_8208_p3 = sub_ln1246_26_reg_11257_pp0_iter23_reg[32'd32];

assign tmp_212_fu_8226_p3 = sub_ln1246_26_reg_11257_pp0_iter23_reg[32'd34];

assign tmp_213_fu_8239_p3 = sub_ln1246_26_reg_11257_pp0_iter23_reg[32'd33];

assign tmp_215_fu_5507_p3 = sub_ln1246_27_reg_11281[32'd17];

assign tmp_216_fu_6192_p3 = sub_ln1246_27_reg_11281_pp0_iter21_reg[32'd16];

assign tmp_217_fu_8346_p3 = sub_ln1246_27_reg_11281_pp0_iter23_reg[32'd32];

assign tmp_219_fu_8364_p3 = sub_ln1246_27_reg_11281_pp0_iter23_reg[32'd34];

assign tmp_21_fu_1736_p3 = mul_ln1171_1_reg_9651_pp0_iter11_reg[32'd24];

assign tmp_220_fu_8377_p3 = sub_ln1246_27_reg_11281_pp0_iter23_reg[32'd33];

assign tmp_223_fu_2457_p3 = sub_ln1246_28_reg_9891_pp0_iter11_reg[32'd25];

assign tmp_224_fu_2464_p3 = sub_ln1246_28_reg_9891_pp0_iter11_reg[32'd24];

assign tmp_228_fu_2513_p3 = add_ln709_7_reg_10144[32'd25];

assign tmp_229_fu_2520_p3 = mul_ln1171_43_reg_9917_pp0_iter11_reg[32'd24];

assign tmp_233_fu_5546_p3 = sub_ln1246_30_reg_11305[32'd17];

assign tmp_234_fu_6235_p3 = sub_ln1246_30_reg_11305_pp0_iter21_reg[32'd16];

assign tmp_235_fu_8484_p3 = sub_ln1246_30_reg_11305_pp0_iter23_reg[32'd32];

assign tmp_237_fu_8502_p3 = sub_ln1246_30_reg_11305_pp0_iter23_reg[32'd34];

assign tmp_238_fu_8515_p3 = sub_ln1246_30_reg_11305_pp0_iter23_reg[32'd33];

assign tmp_240_fu_5585_p3 = sub_ln1246_31_reg_11329[32'd17];

assign tmp_241_fu_6278_p3 = sub_ln1246_31_reg_11329_pp0_iter21_reg[32'd16];

assign tmp_242_fu_8622_p3 = sub_ln1246_31_reg_11329_pp0_iter23_reg[32'd32];

assign tmp_244_fu_8640_p3 = sub_ln1246_31_reg_11329_pp0_iter23_reg[32'd34];

assign tmp_245_fu_8653_p3 = sub_ln1246_31_reg_11329_pp0_iter23_reg[32'd33];

assign tmp_24_fu_5250_p4 = {{sub_ln1246_14_reg_11113[15:1]}};

assign tmp_28_fu_5289_p4 = {{sub_ln1246_15_reg_11137[15:1]}};

assign tmp_29_fu_5000_p3 = sub_ln1246_2_reg_10969[32'd17];

assign tmp_31_fu_5633_p3 = sub_ln1246_2_reg_10969_pp0_iter21_reg[32'd16];

assign tmp_32_fu_5328_p4 = {{sub_ln1246_18_reg_11161[15:1]}};

assign tmp_33_fu_6552_p3 = sub_ln1246_2_reg_10969_pp0_iter23_reg[32'd32];

assign tmp_36_fu_5367_p4 = {{sub_ln1246_19_reg_11185[15:1]}};

assign tmp_37_fu_6570_p3 = sub_ln1246_2_reg_10969_pp0_iter23_reg[32'd34];

assign tmp_39_fu_6583_p3 = sub_ln1246_2_reg_10969_pp0_iter23_reg[32'd33];

assign tmp_40_fu_5406_p4 = {{sub_ln1246_22_reg_11209[15:1]}};

assign tmp_43_fu_5039_p3 = sub_ln1246_3_reg_10993[32'd17];

assign tmp_44_fu_5445_p4 = {{sub_ln1246_23_reg_11233[15:1]}};

assign tmp_45_fu_5676_p3 = sub_ln1246_3_reg_10993_pp0_iter21_reg[32'd16];

assign tmp_47_fu_6690_p3 = sub_ln1246_3_reg_10993_pp0_iter23_reg[32'd32];

assign tmp_48_fu_5484_p4 = {{sub_ln1246_26_reg_11257[15:1]}};

assign tmp_51_fu_6708_p3 = sub_ln1246_3_reg_10993_pp0_iter23_reg[32'd34];

assign tmp_52_fu_5523_p4 = {{sub_ln1246_27_reg_11281[15:1]}};

assign tmp_53_fu_6721_p3 = sub_ln1246_3_reg_10993_pp0_iter23_reg[32'd33];

assign tmp_56_fu_5562_p4 = {{sub_ln1246_30_reg_11305[15:1]}};

assign tmp_59_fu_1785_p3 = sub_ln1246_4_reg_9663_pp0_iter11_reg[32'd25];

assign tmp_5_fu_5094_p4 = {{sub_ln1246_6_reg_11017[15:1]}};

assign tmp_60_fu_5601_p4 = {{sub_ln1246_31_reg_11329[15:1]}};

assign tmp_61_fu_1792_p3 = sub_ln1246_4_reg_9663_pp0_iter11_reg[32'd24];

assign tmp_66_fu_1841_p3 = add_ln709_1_reg_9964[32'd25];

assign tmp_67_fu_1848_p3 = mul_ln1171_7_reg_9689_pp0_iter11_reg[32'd24];

assign tmp_71_fu_5078_p3 = sub_ln1246_6_reg_11017[32'd17];

assign tmp_72_fu_5719_p3 = sub_ln1246_6_reg_11017_pp0_iter21_reg[32'd16];

assign tmp_73_fu_6828_p3 = sub_ln1246_6_reg_11017_pp0_iter23_reg[32'd32];

assign tmp_75_fu_6846_p3 = sub_ln1246_6_reg_11017_pp0_iter23_reg[32'd34];

assign tmp_76_fu_6859_p3 = sub_ln1246_6_reg_11017_pp0_iter23_reg[32'd33];

assign tmp_78_fu_5117_p3 = sub_ln1246_7_reg_11041[32'd17];

assign tmp_79_fu_5762_p3 = sub_ln1246_7_reg_11041_pp0_iter21_reg[32'd16];

assign tmp_7_fu_5016_p4 = {{sub_ln1246_2_reg_10969[15:1]}};

assign tmp_82_fu_6966_p3 = sub_ln1246_7_reg_11041_pp0_iter23_reg[32'd32];

assign tmp_86_fu_6984_p3 = sub_ln1246_7_reg_11041_pp0_iter23_reg[32'd34];

assign tmp_87_fu_6997_p3 = sub_ln1246_7_reg_11041_pp0_iter23_reg[32'd33];

assign tmp_8_fu_1673_p3 = sub_ln1246_reg_9625_pp0_iter11_reg[32'd25];

assign tmp_94_fu_1897_p3 = sub_ln1246_8_reg_9701_pp0_iter11_reg[32'd25];

assign tmp_95_fu_1904_p3 = sub_ln1246_8_reg_9701_pp0_iter11_reg[32'd24];

assign trunc_ln2_fu_1664_p4 = {{sub_ln1246_reg_9625_pp0_iter11_reg[42:25]}};

assign trunc_ln412_10_fu_5397_p1 = sub_ln1246_22_reg_11209[0:0];

assign trunc_ln412_11_fu_5436_p1 = sub_ln1246_23_reg_11233[0:0];

assign trunc_ln412_12_fu_5475_p1 = sub_ln1246_26_reg_11257[0:0];

assign trunc_ln412_13_fu_5514_p1 = sub_ln1246_27_reg_11281[0:0];

assign trunc_ln412_14_fu_5553_p1 = sub_ln1246_30_reg_11305[0:0];

assign trunc_ln412_15_fu_5592_p1 = sub_ln1246_31_reg_11329[0:0];

assign trunc_ln412_1_fu_5046_p1 = sub_ln1246_3_reg_10993[0:0];

assign trunc_ln412_2_fu_5085_p1 = sub_ln1246_6_reg_11017[0:0];

assign trunc_ln412_3_fu_5124_p1 = sub_ln1246_7_reg_11041[0:0];

assign trunc_ln412_4_fu_5163_p1 = sub_ln1246_10_reg_11065[0:0];

assign trunc_ln412_5_fu_5202_p1 = sub_ln1246_11_reg_11089[0:0];

assign trunc_ln412_6_fu_5241_p1 = sub_ln1246_14_reg_11113[0:0];

assign trunc_ln412_7_fu_5280_p1 = sub_ln1246_15_reg_11137[0:0];

assign trunc_ln412_8_fu_5319_p1 = sub_ln1246_18_reg_11161[0:0];

assign trunc_ln412_9_fu_5358_p1 = sub_ln1246_19_reg_11185[0:0];

assign trunc_ln412_fu_5007_p1 = sub_ln1246_2_reg_10969[0:0];

assign trunc_ln674_1_fu_327_p1 = in_r[15:0];

assign trunc_ln717_10_fu_5839_p4 = {{sub_ln1246_11_reg_11089_pp0_iter21_reg[32:17]}};

assign trunc_ln717_11_fu_2000_p4 = {{sub_ln1246_12_reg_9739_pp0_iter11_reg[42:25]}};

assign trunc_ln717_12_fu_2056_p4 = {{add_ln709_3_reg_10024[42:25]}};

assign trunc_ln717_13_fu_5882_p4 = {{sub_ln1246_14_reg_11113_pp0_iter21_reg[32:17]}};

assign trunc_ln717_14_fu_5925_p4 = {{sub_ln1246_15_reg_11137_pp0_iter21_reg[32:17]}};

assign trunc_ln717_15_fu_2112_p4 = {{sub_ln1246_16_reg_9777_pp0_iter11_reg[42:25]}};

assign trunc_ln717_16_fu_2168_p4 = {{add_ln709_4_reg_10054[42:25]}};

assign trunc_ln717_17_fu_5968_p4 = {{sub_ln1246_18_reg_11161_pp0_iter21_reg[32:17]}};

assign trunc_ln717_18_fu_6011_p4 = {{sub_ln1246_19_reg_11185_pp0_iter21_reg[32:17]}};

assign trunc_ln717_19_fu_2224_p4 = {{sub_ln1246_20_reg_9815_pp0_iter11_reg[42:25]}};

assign trunc_ln717_1_fu_1720_p4 = {{add_ln709_reg_9934[42:25]}};

assign trunc_ln717_20_fu_2280_p4 = {{add_ln709_5_reg_10084[42:25]}};

assign trunc_ln717_21_fu_6054_p4 = {{sub_ln1246_22_reg_11209_pp0_iter21_reg[32:17]}};

assign trunc_ln717_22_fu_6097_p4 = {{sub_ln1246_23_reg_11233_pp0_iter21_reg[32:17]}};

assign trunc_ln717_23_fu_2336_p4 = {{sub_ln1246_24_reg_9853_pp0_iter11_reg[42:25]}};

assign trunc_ln717_24_fu_2392_p4 = {{add_ln709_6_reg_10114[42:25]}};

assign trunc_ln717_25_fu_6140_p4 = {{sub_ln1246_26_reg_11257_pp0_iter21_reg[32:17]}};

assign trunc_ln717_26_fu_6183_p4 = {{sub_ln1246_27_reg_11281_pp0_iter21_reg[32:17]}};

assign trunc_ln717_27_fu_2448_p4 = {{sub_ln1246_28_reg_9891_pp0_iter11_reg[42:25]}};

assign trunc_ln717_28_fu_2504_p4 = {{add_ln709_7_reg_10144[42:25]}};

assign trunc_ln717_29_fu_6226_p4 = {{sub_ln1246_30_reg_11305_pp0_iter21_reg[32:17]}};

assign trunc_ln717_2_fu_5624_p4 = {{sub_ln1246_2_reg_10969_pp0_iter21_reg[32:17]}};

assign trunc_ln717_30_fu_6269_p4 = {{sub_ln1246_31_reg_11329_pp0_iter21_reg[32:17]}};

assign trunc_ln717_3_fu_5667_p4 = {{sub_ln1246_3_reg_10993_pp0_iter21_reg[32:17]}};

assign trunc_ln717_4_fu_1776_p4 = {{sub_ln1246_4_reg_9663_pp0_iter11_reg[42:25]}};

assign trunc_ln717_5_fu_1832_p4 = {{add_ln709_1_reg_9964[42:25]}};

assign trunc_ln717_6_fu_5710_p4 = {{sub_ln1246_6_reg_11017_pp0_iter21_reg[32:17]}};

assign trunc_ln717_7_fu_5753_p4 = {{sub_ln1246_7_reg_11041_pp0_iter21_reg[32:17]}};

assign trunc_ln717_8_fu_1888_p4 = {{sub_ln1246_8_reg_9701_pp0_iter11_reg[42:25]}};

assign trunc_ln717_9_fu_1944_p4 = {{add_ln709_2_reg_9994[42:25]}};

assign trunc_ln717_s_fu_5796_p4 = {{sub_ln1246_10_reg_11065_pp0_iter21_reg[32:17]}};

assign trunc_ln727_10_fu_1171_p1 = grp_fu_8886_p3[23:0];

assign trunc_ln727_11_fu_1181_p1 = grp_fu_8897_p2[23:0];

assign trunc_ln727_12_fu_1191_p1 = grp_fu_8904_p3[23:0];

assign trunc_ln727_13_fu_1201_p1 = grp_fu_8915_p2[23:0];

assign trunc_ln727_14_fu_1211_p1 = grp_fu_8922_p3[23:0];

assign trunc_ln727_15_fu_1221_p1 = grp_fu_8933_p2[23:0];

assign trunc_ln727_1_fu_1081_p1 = grp_fu_8807_p2[23:0];

assign trunc_ln727_2_fu_1091_p1 = grp_fu_8814_p3[23:0];

assign trunc_ln727_3_fu_1101_p1 = grp_fu_8825_p2[23:0];

assign trunc_ln727_4_fu_1111_p1 = grp_fu_8832_p3[23:0];

assign trunc_ln727_5_fu_1121_p1 = grp_fu_8843_p2[23:0];

assign trunc_ln727_6_fu_1131_p1 = grp_fu_8850_p3[23:0];

assign trunc_ln727_7_fu_1141_p1 = grp_fu_8861_p2[23:0];

assign trunc_ln727_8_fu_1151_p1 = grp_fu_8868_p3[23:0];

assign trunc_ln727_9_fu_1161_p1 = grp_fu_8879_p2[23:0];

assign trunc_ln727_fu_1071_p1 = grp_fu_8796_p3[23:0];

assign trunc_ln737_fu_558_p1 = centers_q0[15:0];

assign trunc_ln799_10_fu_1996_p1 = add_ln415_9_fu_1982_p2[16:0];

assign trunc_ln799_11_fu_5835_p1 = add_ln415_10_fu_5821_p2[14:0];

assign trunc_ln799_12_fu_5878_p1 = add_ln415_11_fu_5864_p2[14:0];

assign trunc_ln799_13_fu_2052_p1 = add_ln415_12_fu_2038_p2[16:0];

assign trunc_ln799_14_fu_2108_p1 = add_ln415_13_fu_2094_p2[16:0];

assign trunc_ln799_15_fu_5921_p1 = add_ln415_14_fu_5907_p2[14:0];

assign trunc_ln799_16_fu_5964_p1 = add_ln415_15_fu_5950_p2[14:0];

assign trunc_ln799_17_fu_2164_p1 = add_ln415_16_fu_2150_p2[16:0];

assign trunc_ln799_18_fu_2220_p1 = add_ln415_17_fu_2206_p2[16:0];

assign trunc_ln799_19_fu_6007_p1 = add_ln415_18_fu_5993_p2[14:0];

assign trunc_ln799_20_fu_6050_p1 = add_ln415_19_fu_6036_p2[14:0];

assign trunc_ln799_21_fu_2276_p1 = add_ln415_20_fu_2262_p2[16:0];

assign trunc_ln799_22_fu_2332_p1 = add_ln415_21_fu_2318_p2[16:0];

assign trunc_ln799_23_fu_6093_p1 = add_ln415_22_fu_6079_p2[14:0];

assign trunc_ln799_24_fu_6136_p1 = add_ln415_23_fu_6122_p2[14:0];

assign trunc_ln799_25_fu_2388_p1 = add_ln415_24_fu_2374_p2[16:0];

assign trunc_ln799_26_fu_2444_p1 = add_ln415_25_fu_2430_p2[16:0];

assign trunc_ln799_27_fu_6179_p1 = add_ln415_26_fu_6165_p2[14:0];

assign trunc_ln799_28_fu_6222_p1 = add_ln415_27_fu_6208_p2[14:0];

assign trunc_ln799_29_fu_2500_p1 = add_ln415_28_fu_2486_p2[16:0];

assign trunc_ln799_2_fu_1772_p1 = add_ln415_1_fu_1758_p2[16:0];

assign trunc_ln799_30_fu_2556_p1 = add_ln415_29_fu_2542_p2[16:0];

assign trunc_ln799_31_fu_6265_p1 = add_ln415_30_fu_6251_p2[14:0];

assign trunc_ln799_32_fu_6308_p1 = add_ln415_31_fu_6294_p2[14:0];

assign trunc_ln799_3_fu_5663_p1 = add_ln415_2_fu_5649_p2[14:0];

assign trunc_ln799_4_fu_5706_p1 = add_ln415_3_fu_5692_p2[14:0];

assign trunc_ln799_5_fu_1828_p1 = add_ln415_4_fu_1814_p2[16:0];

assign trunc_ln799_6_fu_1884_p1 = add_ln415_5_fu_1870_p2[16:0];

assign trunc_ln799_7_fu_5749_p1 = add_ln415_6_fu_5735_p2[14:0];

assign trunc_ln799_8_fu_5792_p1 = add_ln415_7_fu_5778_p2[14:0];

assign trunc_ln799_9_fu_1940_p1 = add_ln415_8_fu_1926_p2[16:0];

assign trunc_ln799_fu_1716_p1 = add_ln415_fu_1702_p2[16:0];

assign trunc_ln95_11_fu_856_p1 = grp_phase_sincos_LUT_fu_299_ap_return[17:0];

assign trunc_ln95_13_fu_880_p1 = grp_phase_sincos_LUT_fu_308_ap_return[17:0];

assign trunc_ln95_2_fu_736_p1 = grp_phase_sincos_LUT_fu_254_ap_return[17:0];

assign trunc_ln95_3_fu_760_p1 = grp_phase_sincos_LUT_fu_263_ap_return[17:0];

assign trunc_ln95_5_fu_784_p1 = grp_phase_sincos_LUT_fu_272_ap_return[17:0];

assign trunc_ln95_6_fu_808_p1 = grp_phase_sincos_LUT_fu_281_ap_return[17:0];

assign trunc_ln95_9_fu_832_p1 = grp_phase_sincos_LUT_fu_290_ap_return[17:0];

assign trunc_ln95_fu_712_p1 = grp_phase_sincos_LUT_fu_245_ap_return[17:0];

assign xor_ln416_10_fu_6835_p2 = (tmp_74_reg_11472_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_11_fu_6973_p2 = (tmp_83_reg_11489_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_12_fu_3056_p2 = (tmp_99_reg_10246_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_13_fu_3160_p2 = (tmp_106_reg_10264_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_14_fu_7111_p2 = (tmp_111_reg_11506_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_15_fu_7249_p2 = (tmp_118_reg_11523_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_16_fu_3264_p2 = (tmp_126_reg_10282_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_17_fu_3368_p2 = (tmp_131_reg_10300_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_18_fu_7387_p2 = (tmp_136_reg_11540_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_19_fu_7525_p2 = (tmp_143_reg_11557_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_1_fu_2744_p2 = (tmp_25_reg_10192_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_20_fu_3576_p2 = (tmp_156_reg_10336_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_21_fu_7663_p2 = (tmp_161_reg_11574_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_22_fu_7801_p2 = (tmp_168_reg_11591_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_23_fu_3784_p2 = (tmp_181_reg_10372_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_24_fu_7939_p2 = (tmp_186_reg_11608_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_25_fu_8077_p2 = (tmp_193_reg_11625_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_26_fu_3992_p2 = (tmp_206_reg_10408_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_27_fu_8215_p2 = (tmp_211_reg_11642_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_28_fu_8353_p2 = (tmp_218_reg_11659_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_29_fu_4200_p2 = (tmp_231_reg_10444_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_2_fu_6559_p2 = (tmp_35_reg_11438_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_30_fu_8491_p2 = (tmp_236_reg_11676_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_31_fu_8629_p2 = (tmp_243_reg_11693_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_3_fu_6697_p2 = (tmp_49_reg_11455_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_4_fu_3472_p2 = (tmp_151_reg_10318_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_5_fu_3680_p2 = (tmp_176_reg_10354_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_6_fu_3888_p2 = (tmp_201_reg_10390_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_7_fu_4096_p2 = (tmp_226_reg_10426_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_8_fu_2848_p2 = (tmp_64_reg_10210_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_9_fu_2952_p2 = (tmp_69_reg_10228_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_fu_2640_p2 = (tmp_15_reg_10174_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_10_fu_3690_p2 = (tmp_172_reg_9822_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_11_fu_3794_p2 = (tmp_177_reg_10090_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_12_fu_3898_p2 = (tmp_197_reg_9860_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_13_fu_4002_p2 = (tmp_202_reg_10120_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_14_fu_4106_p2 = (tmp_222_reg_9898_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_15_fu_4210_p2 = (tmp_227_reg_10150_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_1_fu_2754_p2 = (tmp_17_reg_9940_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_2_fu_2858_p2 = (tmp_57_reg_9670_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_3_fu_2962_p2 = (tmp_65_reg_9970_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_4_fu_3066_p2 = (tmp_91_reg_9708_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_5_fu_3170_p2 = (tmp_102_reg_10000_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_6_fu_3274_p2 = (tmp_122_reg_9746_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_7_fu_3378_p2 = (tmp_127_reg_10030_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_8_fu_3482_p2 = (tmp_147_reg_9784_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_9_fu_3586_p2 = (tmp_152_reg_10060_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_fu_2650_p2 = (tmp_6_reg_9632_pp0_iter13_reg ^ 1'd1);

assign xor_ln789_10_fu_7970_p2 = (tmp_188_fu_7963_p3 ^ 1'd1);

assign xor_ln789_11_fu_8108_p2 = (tmp_195_fu_8101_p3 ^ 1'd1);

assign xor_ln789_12_fu_8246_p2 = (tmp_213_fu_8239_p3 ^ 1'd1);

assign xor_ln789_13_fu_8384_p2 = (tmp_220_fu_8377_p3 ^ 1'd1);

assign xor_ln789_14_fu_8522_p2 = (tmp_238_fu_8515_p3 ^ 1'd1);

assign xor_ln789_15_fu_8660_p2 = (tmp_245_fu_8653_p3 ^ 1'd1);

assign xor_ln789_1_fu_6728_p2 = (tmp_53_fu_6721_p3 ^ 1'd1);

assign xor_ln789_2_fu_6866_p2 = (tmp_76_fu_6859_p3 ^ 1'd1);

assign xor_ln789_3_fu_7004_p2 = (tmp_87_fu_6997_p3 ^ 1'd1);

assign xor_ln789_4_fu_7142_p2 = (tmp_113_fu_7135_p3 ^ 1'd1);

assign xor_ln789_5_fu_7280_p2 = (tmp_120_fu_7273_p3 ^ 1'd1);

assign xor_ln789_6_fu_7418_p2 = (tmp_138_fu_7411_p3 ^ 1'd1);

assign xor_ln789_7_fu_7556_p2 = (tmp_145_fu_7549_p3 ^ 1'd1);

assign xor_ln789_8_fu_7694_p2 = (tmp_163_fu_7687_p3 ^ 1'd1);

assign xor_ln789_9_fu_7832_p2 = (tmp_170_fu_7825_p3 ^ 1'd1);

assign xor_ln789_fu_6590_p2 = (tmp_39_fu_6583_p3 ^ 1'd1);

assign xor_ln790_10_fu_6890_p2 = (1'd1 ^ and_ln790_8_fu_6885_p2);

assign xor_ln790_11_fu_7028_p2 = (1'd1 ^ and_ln790_9_fu_7023_p2);

assign xor_ln790_12_fu_3085_p2 = (tmp_98_reg_9721_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_13_fu_3189_p2 = (tmp_105_reg_10013_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_14_fu_7166_p2 = (1'd1 ^ and_ln790_2_fu_7161_p2);

assign xor_ln790_15_fu_7304_p2 = (1'd1 ^ and_ln790_10_fu_7299_p2);

assign xor_ln790_16_fu_3293_p2 = (tmp_125_reg_9759_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_17_fu_3397_p2 = (tmp_130_reg_10043_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_18_fu_7442_p2 = (1'd1 ^ and_ln790_3_fu_7437_p2);

assign xor_ln790_19_fu_7580_p2 = (1'd1 ^ and_ln790_11_fu_7575_p2);

assign xor_ln790_1_fu_2773_p2 = (tmp_23_reg_9953_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_20_fu_3605_p2 = (tmp_155_reg_10073_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_21_fu_7718_p2 = (1'd1 ^ and_ln790_4_fu_7713_p2);

assign xor_ln790_22_fu_7856_p2 = (1'd1 ^ and_ln790_12_fu_7851_p2);

assign xor_ln790_23_fu_3813_p2 = (tmp_180_reg_10103_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_24_fu_7994_p2 = (1'd1 ^ and_ln790_5_fu_7989_p2);

assign xor_ln790_25_fu_8132_p2 = (1'd1 ^ and_ln790_13_fu_8127_p2);

assign xor_ln790_26_fu_4021_p2 = (tmp_205_reg_10133_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_27_fu_8270_p2 = (1'd1 ^ and_ln790_6_fu_8265_p2);

assign xor_ln790_28_fu_8408_p2 = (1'd1 ^ and_ln790_14_fu_8403_p2);

assign xor_ln790_29_fu_4229_p2 = (tmp_230_reg_10163_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_2_fu_6614_p2 = (1'd1 ^ and_ln790_fu_6609_p2);

assign xor_ln790_30_fu_8546_p2 = (1'd1 ^ and_ln790_7_fu_8541_p2);

assign xor_ln790_31_fu_8684_p2 = (1'd1 ^ and_ln790_15_fu_8679_p2);

assign xor_ln790_3_fu_6752_p2 = (1'd1 ^ and_ln790_1_fu_6747_p2);

assign xor_ln790_4_fu_3501_p2 = (tmp_150_reg_9797_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_5_fu_3709_p2 = (tmp_175_reg_9835_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_6_fu_3917_p2 = (tmp_200_reg_9873_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_7_fu_4125_p2 = (tmp_225_reg_9911_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_8_fu_2877_p2 = (tmp_63_reg_9683_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_9_fu_2981_p2 = (tmp_68_reg_9983_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_fu_2669_p2 = (tmp_13_reg_9645_pp0_iter13_reg ^ 1'd1);

assign xor_ln794_10_fu_6896_p2 = (select_ln787_6_fu_6853_p3 ^ 1'd1);

assign xor_ln794_11_fu_6907_p2 = (tmp_70_reg_11029_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_12_fu_7034_p2 = (select_ln787_7_fu_6991_p3 ^ 1'd1);

assign xor_ln794_13_fu_7045_p2 = (tmp_77_reg_11053_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_14_fu_3199_p2 = (select_ln787_9_fu_3175_p3 ^ 1'd1);

assign xor_ln794_15_fu_7172_p2 = (select_ln787_10_fu_7129_p3 ^ 1'd1);

assign xor_ln794_16_fu_7183_p2 = (tmp_107_reg_11077_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_17_fu_7310_p2 = (select_ln787_11_fu_7267_p3 ^ 1'd1);

assign xor_ln794_18_fu_7321_p2 = (tmp_114_reg_11101_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_19_fu_3407_p2 = (select_ln787_13_fu_3383_p3 ^ 1'd1);

assign xor_ln794_1_fu_2887_p2 = (select_ln787_4_fu_2863_p3 ^ 1'd1);

assign xor_ln794_20_fu_7448_p2 = (select_ln787_14_fu_7405_p3 ^ 1'd1);

assign xor_ln794_21_fu_7459_p2 = (tmp_132_reg_11125_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_22_fu_7586_p2 = (select_ln787_15_fu_7543_p3 ^ 1'd1);

assign xor_ln794_23_fu_7597_p2 = (tmp_139_reg_11149_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_24_fu_3511_p2 = (select_ln787_16_fu_3487_p3 ^ 1'd1);

assign xor_ln794_25_fu_3615_p2 = (select_ln787_17_fu_3591_p3 ^ 1'd1);

assign xor_ln794_26_fu_7724_p2 = (select_ln787_18_fu_7681_p3 ^ 1'd1);

assign xor_ln794_27_fu_7735_p2 = (tmp_157_reg_11173_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_28_fu_7862_p2 = (select_ln787_19_fu_7819_p3 ^ 1'd1);

assign xor_ln794_29_fu_7873_p2 = (tmp_164_reg_11197_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_2_fu_3095_p2 = (select_ln787_8_fu_3071_p3 ^ 1'd1);

assign xor_ln794_30_fu_3719_p2 = (select_ln787_20_fu_3695_p3 ^ 1'd1);

assign xor_ln794_31_fu_3823_p2 = (select_ln787_21_fu_3799_p3 ^ 1'd1);

assign xor_ln794_32_fu_8000_p2 = (select_ln787_22_fu_7957_p3 ^ 1'd1);

assign xor_ln794_33_fu_8011_p2 = (tmp_182_reg_11221_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_34_fu_8138_p2 = (select_ln787_23_fu_8095_p3 ^ 1'd1);

assign xor_ln794_35_fu_8149_p2 = (tmp_189_reg_11245_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_36_fu_3927_p2 = (select_ln787_24_fu_3903_p3 ^ 1'd1);

assign xor_ln794_37_fu_4031_p2 = (select_ln787_25_fu_4007_p3 ^ 1'd1);

assign xor_ln794_38_fu_8276_p2 = (select_ln787_26_fu_8233_p3 ^ 1'd1);

assign xor_ln794_39_fu_8287_p2 = (tmp_207_reg_11269_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_3_fu_3303_p2 = (select_ln787_12_fu_3279_p3 ^ 1'd1);

assign xor_ln794_40_fu_8414_p2 = (select_ln787_27_fu_8371_p3 ^ 1'd1);

assign xor_ln794_41_fu_8425_p2 = (tmp_214_reg_11293_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_42_fu_4135_p2 = (select_ln787_28_fu_4111_p3 ^ 1'd1);

assign xor_ln794_43_fu_4239_p2 = (select_ln787_29_fu_4215_p3 ^ 1'd1);

assign xor_ln794_44_fu_8552_p2 = (select_ln787_30_fu_8509_p3 ^ 1'd1);

assign xor_ln794_45_fu_8563_p2 = (tmp_232_reg_11317_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_46_fu_8690_p2 = (select_ln787_31_fu_8647_p3 ^ 1'd1);

assign xor_ln794_47_fu_8701_p2 = (tmp_239_reg_11341_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_4_fu_2783_p2 = (select_ln787_1_fu_2759_p3 ^ 1'd1);

assign xor_ln794_5_fu_6620_p2 = (select_ln787_2_fu_6577_p3 ^ 1'd1);

assign xor_ln794_6_fu_6631_p2 = (tmp_27_reg_10981_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_7_fu_6758_p2 = (select_ln787_3_fu_6715_p3 ^ 1'd1);

assign xor_ln794_8_fu_6769_p2 = (tmp_41_reg_11005_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_9_fu_2991_p2 = (select_ln787_5_fu_2967_p3 ^ 1'd1);

assign xor_ln794_fu_2679_p2 = (select_ln787_fu_2655_p3 ^ 1'd1);

assign xor_ln795_10_fu_7061_p2 = (1'd1 ^ and_ln795_10_fu_7056_p2);

assign xor_ln795_11_fu_3221_p2 = (1'd1 ^ and_ln795_12_fu_3216_p2);

assign xor_ln795_12_fu_7199_p2 = (1'd1 ^ and_ln795_13_fu_7194_p2);

assign xor_ln795_13_fu_7337_p2 = (1'd1 ^ and_ln795_14_fu_7332_p2);

assign xor_ln795_14_fu_3429_p2 = (1'd1 ^ and_ln795_15_fu_3424_p2);

assign xor_ln795_15_fu_7475_p2 = (1'd1 ^ and_ln795_16_fu_7470_p2);

assign xor_ln795_16_fu_7613_p2 = (1'd1 ^ and_ln795_17_fu_7608_p2);

assign xor_ln795_17_fu_3533_p2 = (1'd1 ^ and_ln795_18_fu_3528_p2);

assign xor_ln795_18_fu_3637_p2 = (1'd1 ^ and_ln795_19_fu_3632_p2);

assign xor_ln795_19_fu_7751_p2 = (1'd1 ^ and_ln795_20_fu_7746_p2);

assign xor_ln795_1_fu_2909_p2 = (1'd1 ^ and_ln795_1_fu_2904_p2);

assign xor_ln795_20_fu_7889_p2 = (1'd1 ^ and_ln795_21_fu_7884_p2);

assign xor_ln795_21_fu_3741_p2 = (1'd1 ^ and_ln795_5_fu_3736_p2);

assign xor_ln795_22_fu_3845_p2 = (1'd1 ^ and_ln795_22_fu_3840_p2);

assign xor_ln795_23_fu_8027_p2 = (1'd1 ^ and_ln795_23_fu_8022_p2);

assign xor_ln795_24_fu_8165_p2 = (1'd1 ^ and_ln795_24_fu_8160_p2);

assign xor_ln795_25_fu_3949_p2 = (1'd1 ^ and_ln795_25_fu_3944_p2);

assign xor_ln795_26_fu_4053_p2 = (1'd1 ^ and_ln795_26_fu_4048_p2);

assign xor_ln795_27_fu_8303_p2 = (1'd1 ^ and_ln795_27_fu_8298_p2);

assign xor_ln795_28_fu_8441_p2 = (1'd1 ^ and_ln795_28_fu_8436_p2);

assign xor_ln795_29_fu_4261_p2 = (1'd1 ^ and_ln795_29_fu_4256_p2);

assign xor_ln795_2_fu_3117_p2 = (1'd1 ^ and_ln795_11_fu_3112_p2);

assign xor_ln795_30_fu_8579_p2 = (1'd1 ^ and_ln795_30_fu_8574_p2);

assign xor_ln795_31_fu_8717_p2 = (1'd1 ^ and_ln795_31_fu_8712_p2);

assign xor_ln795_3_fu_3325_p2 = (1'd1 ^ and_ln795_3_fu_3320_p2);

assign xor_ln795_4_fu_2805_p2 = (1'd1 ^ and_ln795_2_fu_2800_p2);

assign xor_ln795_5_fu_6647_p2 = (1'd1 ^ and_ln795_4_fu_6642_p2);

assign xor_ln795_6_fu_6785_p2 = (1'd1 ^ and_ln795_6_fu_6780_p2);

assign xor_ln795_7_fu_4157_p2 = (1'd1 ^ and_ln795_7_fu_4152_p2);

assign xor_ln795_8_fu_3013_p2 = (1'd1 ^ and_ln795_8_fu_3008_p2);

assign xor_ln795_9_fu_6923_p2 = (1'd1 ^ and_ln795_9_fu_6918_p2);

assign xor_ln795_fu_2701_p2 = (1'd1 ^ and_ln795_fu_2696_p2);

assign zext_ln1171_1_fu_916_p1 = tmp_55_reg_9350;

assign zext_ln1171_2_fu_925_p1 = tmp_90_reg_9367;

assign zext_ln1171_3_fu_934_p1 = tmp_121_reg_9384;

assign zext_ln1171_4_fu_943_p1 = tmp_146_reg_9401;

assign zext_ln1171_5_fu_952_p1 = tmp_171_reg_9418;

assign zext_ln1171_6_fu_961_p1 = tmp_196_reg_9435;

assign zext_ln1171_7_fu_970_p1 = tmp_221_reg_9452;

assign zext_ln1171_fu_907_p1 = tmp_reg_9333;

assign zext_ln415_10_fu_5731_p1 = and_ln412_6_fu_5726_p2;

assign zext_ln415_11_fu_5774_p1 = and_ln412_7_fu_5769_p2;

assign zext_ln415_12_fu_1922_p1 = and_ln412_8_fu_1916_p2;

assign zext_ln415_13_fu_1978_p1 = and_ln412_9_fu_1972_p2;

assign zext_ln415_14_fu_5817_p1 = and_ln412_10_fu_5812_p2;

assign zext_ln415_15_fu_5860_p1 = and_ln412_11_fu_5855_p2;

assign zext_ln415_16_fu_2034_p1 = and_ln412_12_fu_2028_p2;

assign zext_ln415_17_fu_2090_p1 = and_ln412_13_fu_2084_p2;

assign zext_ln415_18_fu_5903_p1 = and_ln412_14_fu_5898_p2;

assign zext_ln415_19_fu_5946_p1 = and_ln412_15_fu_5941_p2;

assign zext_ln415_1_fu_1754_p1 = and_ln412_1_fu_1748_p2;

assign zext_ln415_20_fu_2202_p1 = and_ln412_17_fu_2196_p2;

assign zext_ln415_21_fu_5989_p1 = and_ln412_18_fu_5984_p2;

assign zext_ln415_22_fu_6032_p1 = and_ln412_19_fu_6027_p2;

assign zext_ln415_23_fu_2314_p1 = and_ln412_21_fu_2308_p2;

assign zext_ln415_24_fu_6075_p1 = and_ln412_22_fu_6070_p2;

assign zext_ln415_25_fu_6118_p1 = and_ln412_23_fu_6113_p2;

assign zext_ln415_26_fu_2426_p1 = and_ln412_25_fu_2420_p2;

assign zext_ln415_27_fu_6161_p1 = and_ln412_26_fu_6156_p2;

assign zext_ln415_28_fu_6204_p1 = and_ln412_27_fu_6199_p2;

assign zext_ln415_29_fu_2538_p1 = and_ln412_29_fu_2532_p2;

assign zext_ln415_2_fu_5645_p1 = and_ln412_2_fu_5640_p2;

assign zext_ln415_30_fu_6247_p1 = and_ln412_30_fu_6242_p2;

assign zext_ln415_31_fu_6290_p1 = and_ln412_31_fu_6285_p2;

assign zext_ln415_3_fu_5688_p1 = and_ln412_3_fu_5683_p2;

assign zext_ln415_4_fu_2146_p1 = and_ln412_16_fu_2140_p2;

assign zext_ln415_5_fu_2258_p1 = and_ln412_20_fu_2252_p2;

assign zext_ln415_6_fu_2370_p1 = and_ln412_24_fu_2364_p2;

assign zext_ln415_7_fu_2482_p1 = and_ln412_28_fu_2476_p2;

assign zext_ln415_8_fu_1810_p1 = and_ln412_4_fu_1804_p2;

assign zext_ln415_9_fu_1866_p1 = and_ln412_5_fu_1860_p2;

assign zext_ln415_fu_1698_p1 = and_ln412_fu_1692_p2;

assign zext_ln573_fu_317_p1 = group_r;

endmodule //resonator_ddc_ddsddc
