Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Apr 14 15:23:26 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file us_arm_control_wrapper_timing_summary_routed.rpt -pb us_arm_control_wrapper_timing_summary_routed.pb -rpx us_arm_control_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : us_arm_control_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 195 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/FSM_sequential_state_ff_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/FSM_sequential_state_ff_reg[1]/Q (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/FSM_sequential_state_ff_reg[1]_rep__0/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[10]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[11]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[12]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[13]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[14]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[15]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[16]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[17]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[18]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[19]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[20]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[21]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[22]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[23]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[24]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[25]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[26]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[27]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[28]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[29]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[30]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[31]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[32]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[33]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[34]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[35]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[36]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[37]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[38]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[39]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[40]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[41]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[42]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[43]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[44]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[45]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[46]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[47]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[48]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[49]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[4]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[50]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[51]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[52]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[53]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[54]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[55]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[56]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[57]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[58]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[59]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[5]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[60]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[61]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[62]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[63]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[6]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[7]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[8]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[9]/Q (HIGH)

 There are 195 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/FSM_sequential_state_ff_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/FSM_sequential_state_ff_reg[1]/Q (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/FSM_sequential_state_ff_reg[1]_rep__0/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[10]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[11]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[12]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[13]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[14]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[15]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[16]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[17]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[18]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[19]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[20]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[21]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[22]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[23]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[24]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[25]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[26]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[27]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[28]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[29]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[30]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[31]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[32]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[33]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[34]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[35]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[36]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[37]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[38]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[39]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[40]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[41]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[42]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[43]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[44]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[45]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[46]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[47]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[48]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[49]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[4]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[50]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[51]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[52]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[53]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[54]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[55]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[56]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[57]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[58]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[59]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[5]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[60]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[61]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[62]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[63]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[6]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[7]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[8]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: us_sensor_2_i/FSM_sequential_state_ff_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: us_sensor_2_i/FSM_sequential_state_ff_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: us_sensor_3_i/FSM_sequential_state_ff_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: us_sensor_3_i/FSM_sequential_state_ff_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: us_sensor_4_i/FSM_sequential_state_ff_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: us_sensor_4_i/FSM_sequential_state_ff_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: us_sensor_5_i/FSM_sequential_state_ff_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: us_sensor_5_i/FSM_sequential_state_ff_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 394 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.543        0.000                      0                 1380        0.081        0.000                      0                 1380        4.500        0.000                       0                  1641  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.543        0.000                      0                 1380        0.081        0.000                      0                 1380        4.500        0.000                       0                  1641  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 5.080ns (61.259%)  route 3.213ns (38.741%))
  Logic Levels:           27  (CARRY4=24 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.726     5.800    us_sensor_1_i/clk_IBUF_BUFG
    SLICE_X68Y34         FDCE                                         r  us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDCE (Prop_fdce_C_Q)         0.456     6.256 f  us_sensor_1_i/echo_pulse_out_ff_reg[4]/Q
                         net (fo=2, routed)           0.727     6.983    us_sensor_1_i/echo_pulse_ff_1[4]
    SLICE_X69Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.107 r  us_sensor_1_i/object_det_OBUF_inst_i_89/O
                         net (fo=1, routed)           0.000     7.107    us_sensor_1_i/object_det_OBUF_inst_i_89_n_4
    SLICE_X69Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.639 r  us_sensor_1_i/object_det_OBUF_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.639    us_sensor_1_i/object_det_OBUF_inst_i_67_n_4
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.753 r  us_sensor_1_i/object_det_OBUF_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.753    us_sensor_1_i/object_det_OBUF_inst_i_55_n_4
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  us_sensor_1_i/object_det_OBUF_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.867    us_sensor_1_i/object_det_OBUF_inst_i_45_n_4
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  us_sensor_1_i/object_det_OBUF_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.981    us_sensor_1_i/object_det_OBUF_inst_i_35_n_4
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  us_sensor_1_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.095    us_sensor_1_i/object_det_OBUF_inst_i_25_n_4
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  us_sensor_1_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.209    us_sensor_1_i/object_det_OBUF_inst_i_15_n_4
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.323 r  us_sensor_1_i/object_det_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.323    us_sensor_1_i/object_det_OBUF_inst_i_7_n_4
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.480 r  us_sensor_1_i/object_det_OBUF_inst_i_3/CO[1]
                         net (fo=5, routed)           1.533    10.013    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_1[0]
    SLICE_X40Y42         LUT4 (Prop_lut4_I2_O)        0.329    10.342 r  test_proc_i/pwm_hightime_base_ff[3]_i_10/O
                         net (fo=1, routed)           0.000    10.342    test_proc_i/pwm_hightime_base_ff[3]_i_10_n_4
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.874 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.874    test_proc_i/pwm_hightime_base_ff_reg[3]_i_3_n_4
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.988    test_proc_i/pwm_hightime_base_ff_reg[7]_i_3_n_4
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.102    test_proc_i/pwm_hightime_base_ff_reg[11]_i_3_n_4
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.216    test_proc_i/pwm_hightime_base_ff_reg[15]_i_3_n_4
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.330    test_proc_i/pwm_hightime_base_ff_reg[19]_i_3_n_4
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.444    test_proc_i/pwm_hightime_base_ff_reg[23]_i_3_n_4
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.558 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.558    test_proc_i/pwm_hightime_base_ff_reg[27]_i_3_n_4
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.672 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.001    11.673    test_proc_i/pwm_hightime_base_ff_reg[31]_i_3_n_4
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.787 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.787    test_proc_i/pwm_hightime_base_ff_reg[35]_i_3_n_4
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.901 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.901    test_proc_i/pwm_hightime_base_ff_reg[39]_i_3_n_4
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.015    test_proc_i/pwm_hightime_base_ff_reg[43]_i_3_n_4
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.129 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.129    test_proc_i/pwm_hightime_base_ff_reg[47]_i_3_n_4
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.243 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.243    test_proc_i/pwm_hightime_base_ff_reg[51]_i_3_n_4
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.357 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.357    test_proc_i/pwm_hightime_base_ff_reg[55]_i_3_n_4
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.471 r  test_proc_i/pwm_hightime_base_ff_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.471    test_proc_i/pwm_hightime_base_ff_reg[59]_i_3_n_4
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.805 r  test_proc_i/pwm_hightime_base_ff_reg[63]_i_3/O[1]
                         net (fo=1, routed)           0.952    13.756    test_proc_i/in5[61]
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.336    14.092 r  test_proc_i/pwm_hightime_base_ff[61]_i_1/O
                         net (fo=1, routed)           0.000    14.092    test_proc_i/pwm_hightime_base_ff[61]_i_1_n_4
    SLICE_X42Y55         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.479    15.243    test_proc_i/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[61]/C
                         clock pessimism              0.309    15.552    
                         clock uncertainty           -0.035    15.517    
    SLICE_X42Y55         FDCE (Setup_fdce_C_D)        0.118    15.635    test_proc_i/pwm_hightime_base_ff_reg[61]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.229ns  (logic 4.983ns (60.554%)  route 3.246ns (39.446%))
  Logic Levels:           27  (CARRY4=24 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.726     5.800    us_sensor_1_i/clk_IBUF_BUFG
    SLICE_X68Y34         FDCE                                         r  us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDCE (Prop_fdce_C_Q)         0.456     6.256 f  us_sensor_1_i/echo_pulse_out_ff_reg[4]/Q
                         net (fo=2, routed)           0.727     6.983    us_sensor_1_i/echo_pulse_ff_1[4]
    SLICE_X69Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.107 r  us_sensor_1_i/object_det_OBUF_inst_i_89/O
                         net (fo=1, routed)           0.000     7.107    us_sensor_1_i/object_det_OBUF_inst_i_89_n_4
    SLICE_X69Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.639 r  us_sensor_1_i/object_det_OBUF_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.639    us_sensor_1_i/object_det_OBUF_inst_i_67_n_4
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.753 r  us_sensor_1_i/object_det_OBUF_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.753    us_sensor_1_i/object_det_OBUF_inst_i_55_n_4
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  us_sensor_1_i/object_det_OBUF_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.867    us_sensor_1_i/object_det_OBUF_inst_i_45_n_4
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  us_sensor_1_i/object_det_OBUF_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.981    us_sensor_1_i/object_det_OBUF_inst_i_35_n_4
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  us_sensor_1_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.095    us_sensor_1_i/object_det_OBUF_inst_i_25_n_4
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  us_sensor_1_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.209    us_sensor_1_i/object_det_OBUF_inst_i_15_n_4
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.323 r  us_sensor_1_i/object_det_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.323    us_sensor_1_i/object_det_OBUF_inst_i_7_n_4
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.480 r  us_sensor_1_i/object_det_OBUF_inst_i_3/CO[1]
                         net (fo=5, routed)           1.533    10.013    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_1[0]
    SLICE_X40Y42         LUT4 (Prop_lut4_I2_O)        0.329    10.342 r  test_proc_i/pwm_hightime_base_ff[3]_i_10/O
                         net (fo=1, routed)           0.000    10.342    test_proc_i/pwm_hightime_base_ff[3]_i_10_n_4
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.874 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.874    test_proc_i/pwm_hightime_base_ff_reg[3]_i_3_n_4
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.988    test_proc_i/pwm_hightime_base_ff_reg[7]_i_3_n_4
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.102    test_proc_i/pwm_hightime_base_ff_reg[11]_i_3_n_4
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.216    test_proc_i/pwm_hightime_base_ff_reg[15]_i_3_n_4
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.330    test_proc_i/pwm_hightime_base_ff_reg[19]_i_3_n_4
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.444    test_proc_i/pwm_hightime_base_ff_reg[23]_i_3_n_4
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.558 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.558    test_proc_i/pwm_hightime_base_ff_reg[27]_i_3_n_4
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.672 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.001    11.673    test_proc_i/pwm_hightime_base_ff_reg[31]_i_3_n_4
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.787 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.787    test_proc_i/pwm_hightime_base_ff_reg[35]_i_3_n_4
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.901 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.901    test_proc_i/pwm_hightime_base_ff_reg[39]_i_3_n_4
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.015    test_proc_i/pwm_hightime_base_ff_reg[43]_i_3_n_4
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.129 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.129    test_proc_i/pwm_hightime_base_ff_reg[47]_i_3_n_4
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.243 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.243    test_proc_i/pwm_hightime_base_ff_reg[51]_i_3_n_4
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.357 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.357    test_proc_i/pwm_hightime_base_ff_reg[55]_i_3_n_4
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.471 r  test_proc_i/pwm_hightime_base_ff_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.471    test_proc_i/pwm_hightime_base_ff_reg[59]_i_3_n_4
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.710 r  test_proc_i/pwm_hightime_base_ff_reg[63]_i_3/O[2]
                         net (fo=1, routed)           0.985    13.695    test_proc_i/in5[62]
    SLICE_X42Y54         LUT3 (Prop_lut3_I2_O)        0.334    14.029 r  test_proc_i/pwm_hightime_base_ff[62]_i_1/O
                         net (fo=1, routed)           0.000    14.029    test_proc_i/pwm_hightime_base_ff[62]_i_1_n_4
    SLICE_X42Y54         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.479    15.243    test_proc_i/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[62]/C
                         clock pessimism              0.309    15.552    
                         clock uncertainty           -0.035    15.517    
    SLICE_X42Y54         FDCE (Setup_fdce_C_D)        0.118    15.635    test_proc_i/pwm_hightime_base_ff_reg[62]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -14.029    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.208ns  (logic 4.957ns (60.390%)  route 3.251ns (39.610%))
  Logic Levels:           27  (CARRY4=24 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.726     5.800    us_sensor_1_i/clk_IBUF_BUFG
    SLICE_X68Y34         FDCE                                         r  us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDCE (Prop_fdce_C_Q)         0.456     6.256 f  us_sensor_1_i/echo_pulse_out_ff_reg[4]/Q
                         net (fo=2, routed)           0.727     6.983    us_sensor_1_i/echo_pulse_ff_1[4]
    SLICE_X69Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.107 r  us_sensor_1_i/object_det_OBUF_inst_i_89/O
                         net (fo=1, routed)           0.000     7.107    us_sensor_1_i/object_det_OBUF_inst_i_89_n_4
    SLICE_X69Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.639 r  us_sensor_1_i/object_det_OBUF_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.639    us_sensor_1_i/object_det_OBUF_inst_i_67_n_4
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.753 r  us_sensor_1_i/object_det_OBUF_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.753    us_sensor_1_i/object_det_OBUF_inst_i_55_n_4
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  us_sensor_1_i/object_det_OBUF_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.867    us_sensor_1_i/object_det_OBUF_inst_i_45_n_4
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  us_sensor_1_i/object_det_OBUF_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.981    us_sensor_1_i/object_det_OBUF_inst_i_35_n_4
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  us_sensor_1_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.095    us_sensor_1_i/object_det_OBUF_inst_i_25_n_4
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  us_sensor_1_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.209    us_sensor_1_i/object_det_OBUF_inst_i_15_n_4
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.323 r  us_sensor_1_i/object_det_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.323    us_sensor_1_i/object_det_OBUF_inst_i_7_n_4
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.480 r  us_sensor_1_i/object_det_OBUF_inst_i_3/CO[1]
                         net (fo=5, routed)           1.533    10.013    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_1[0]
    SLICE_X40Y42         LUT4 (Prop_lut4_I2_O)        0.329    10.342 r  test_proc_i/pwm_hightime_base_ff[3]_i_10/O
                         net (fo=1, routed)           0.000    10.342    test_proc_i/pwm_hightime_base_ff[3]_i_10_n_4
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.874 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.874    test_proc_i/pwm_hightime_base_ff_reg[3]_i_3_n_4
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.988    test_proc_i/pwm_hightime_base_ff_reg[7]_i_3_n_4
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.102    test_proc_i/pwm_hightime_base_ff_reg[11]_i_3_n_4
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.216    test_proc_i/pwm_hightime_base_ff_reg[15]_i_3_n_4
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.330    test_proc_i/pwm_hightime_base_ff_reg[19]_i_3_n_4
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.444    test_proc_i/pwm_hightime_base_ff_reg[23]_i_3_n_4
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.558 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.558    test_proc_i/pwm_hightime_base_ff_reg[27]_i_3_n_4
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.672 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.001    11.673    test_proc_i/pwm_hightime_base_ff_reg[31]_i_3_n_4
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.787 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.787    test_proc_i/pwm_hightime_base_ff_reg[35]_i_3_n_4
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.901 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.901    test_proc_i/pwm_hightime_base_ff_reg[39]_i_3_n_4
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.015    test_proc_i/pwm_hightime_base_ff_reg[43]_i_3_n_4
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.129 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.129    test_proc_i/pwm_hightime_base_ff_reg[47]_i_3_n_4
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.243 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.243    test_proc_i/pwm_hightime_base_ff_reg[51]_i_3_n_4
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.357 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.357    test_proc_i/pwm_hightime_base_ff_reg[55]_i_3_n_4
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.471 r  test_proc_i/pwm_hightime_base_ff_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.471    test_proc_i/pwm_hightime_base_ff_reg[59]_i_3_n_4
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.693 r  test_proc_i/pwm_hightime_base_ff_reg[63]_i_3/O[0]
                         net (fo=1, routed)           0.990    13.683    test_proc_i/in5[60]
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.325    14.008 r  test_proc_i/pwm_hightime_base_ff[60]_i_1/O
                         net (fo=1, routed)           0.000    14.008    test_proc_i/pwm_hightime_base_ff[60]_i_1_n_4
    SLICE_X42Y55         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.479    15.243    test_proc_i/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[60]/C
                         clock pessimism              0.309    15.552    
                         clock uncertainty           -0.035    15.517    
    SLICE_X42Y55         FDCE (Setup_fdce_C_D)        0.118    15.635    test_proc_i/pwm_hightime_base_ff_reg[60]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 4.827ns (59.716%)  route 3.256ns (40.284%))
  Logic Levels:           25  (CARRY4=22 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.726     5.800    us_sensor_1_i/clk_IBUF_BUFG
    SLICE_X68Y34         FDCE                                         r  us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDCE (Prop_fdce_C_Q)         0.456     6.256 f  us_sensor_1_i/echo_pulse_out_ff_reg[4]/Q
                         net (fo=2, routed)           0.727     6.983    us_sensor_1_i/echo_pulse_ff_1[4]
    SLICE_X69Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.107 r  us_sensor_1_i/object_det_OBUF_inst_i_89/O
                         net (fo=1, routed)           0.000     7.107    us_sensor_1_i/object_det_OBUF_inst_i_89_n_4
    SLICE_X69Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.639 r  us_sensor_1_i/object_det_OBUF_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.639    us_sensor_1_i/object_det_OBUF_inst_i_67_n_4
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.753 r  us_sensor_1_i/object_det_OBUF_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.753    us_sensor_1_i/object_det_OBUF_inst_i_55_n_4
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  us_sensor_1_i/object_det_OBUF_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.867    us_sensor_1_i/object_det_OBUF_inst_i_45_n_4
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  us_sensor_1_i/object_det_OBUF_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.981    us_sensor_1_i/object_det_OBUF_inst_i_35_n_4
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  us_sensor_1_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.095    us_sensor_1_i/object_det_OBUF_inst_i_25_n_4
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  us_sensor_1_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.209    us_sensor_1_i/object_det_OBUF_inst_i_15_n_4
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.323 r  us_sensor_1_i/object_det_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.323    us_sensor_1_i/object_det_OBUF_inst_i_7_n_4
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.480 r  us_sensor_1_i/object_det_OBUF_inst_i_3/CO[1]
                         net (fo=5, routed)           1.533    10.013    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_1[0]
    SLICE_X40Y42         LUT4 (Prop_lut4_I2_O)        0.329    10.342 r  test_proc_i/pwm_hightime_base_ff[3]_i_10/O
                         net (fo=1, routed)           0.000    10.342    test_proc_i/pwm_hightime_base_ff[3]_i_10_n_4
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.874 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.874    test_proc_i/pwm_hightime_base_ff_reg[3]_i_3_n_4
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.988    test_proc_i/pwm_hightime_base_ff_reg[7]_i_3_n_4
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.102    test_proc_i/pwm_hightime_base_ff_reg[11]_i_3_n_4
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.216    test_proc_i/pwm_hightime_base_ff_reg[15]_i_3_n_4
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.330    test_proc_i/pwm_hightime_base_ff_reg[19]_i_3_n_4
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.444    test_proc_i/pwm_hightime_base_ff_reg[23]_i_3_n_4
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.558 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.558    test_proc_i/pwm_hightime_base_ff_reg[27]_i_3_n_4
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.672 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.001    11.673    test_proc_i/pwm_hightime_base_ff_reg[31]_i_3_n_4
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.787 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.787    test_proc_i/pwm_hightime_base_ff_reg[35]_i_3_n_4
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.901 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.901    test_proc_i/pwm_hightime_base_ff_reg[39]_i_3_n_4
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.015    test_proc_i/pwm_hightime_base_ff_reg[43]_i_3_n_4
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.129 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.129    test_proc_i/pwm_hightime_base_ff_reg[47]_i_3_n_4
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.243 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.243    test_proc_i/pwm_hightime_base_ff_reg[51]_i_3_n_4
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.556 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_3/O[3]
                         net (fo=1, routed)           0.995    13.551    test_proc_i/in5[55]
    SLICE_X44Y54         LUT3 (Prop_lut3_I2_O)        0.332    13.883 r  test_proc_i/pwm_hightime_base_ff[55]_i_1/O
                         net (fo=1, routed)           0.000    13.883    test_proc_i/pwm_hightime_base_ff[55]_i_1_n_4
    SLICE_X44Y54         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.478    15.242    test_proc_i/clk_IBUF_BUFG
    SLICE_X44Y54         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[55]/C
                         clock pessimism              0.309    15.551    
                         clock uncertainty           -0.035    15.516    
    SLICE_X44Y54         FDCE (Setup_fdce_C_D)        0.075    15.591    test_proc_i/pwm_hightime_base_ff_reg[55]
  -------------------------------------------------------------------
                         required time                         15.591    
                         arrival time                         -13.883    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.072ns  (logic 5.058ns (62.658%)  route 3.014ns (37.342%))
  Logic Levels:           27  (CARRY4=24 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.726     5.800    us_sensor_1_i/clk_IBUF_BUFG
    SLICE_X68Y34         FDCE                                         r  us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDCE (Prop_fdce_C_Q)         0.456     6.256 f  us_sensor_1_i/echo_pulse_out_ff_reg[4]/Q
                         net (fo=2, routed)           0.727     6.983    us_sensor_1_i/echo_pulse_ff_1[4]
    SLICE_X69Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.107 r  us_sensor_1_i/object_det_OBUF_inst_i_89/O
                         net (fo=1, routed)           0.000     7.107    us_sensor_1_i/object_det_OBUF_inst_i_89_n_4
    SLICE_X69Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.639 r  us_sensor_1_i/object_det_OBUF_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.639    us_sensor_1_i/object_det_OBUF_inst_i_67_n_4
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.753 r  us_sensor_1_i/object_det_OBUF_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.753    us_sensor_1_i/object_det_OBUF_inst_i_55_n_4
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  us_sensor_1_i/object_det_OBUF_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.867    us_sensor_1_i/object_det_OBUF_inst_i_45_n_4
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  us_sensor_1_i/object_det_OBUF_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.981    us_sensor_1_i/object_det_OBUF_inst_i_35_n_4
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  us_sensor_1_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.095    us_sensor_1_i/object_det_OBUF_inst_i_25_n_4
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  us_sensor_1_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.209    us_sensor_1_i/object_det_OBUF_inst_i_15_n_4
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.323 r  us_sensor_1_i/object_det_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.323    us_sensor_1_i/object_det_OBUF_inst_i_7_n_4
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.480 r  us_sensor_1_i/object_det_OBUF_inst_i_3/CO[1]
                         net (fo=5, routed)           1.533    10.013    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_1[0]
    SLICE_X40Y42         LUT4 (Prop_lut4_I2_O)        0.329    10.342 r  test_proc_i/pwm_hightime_base_ff[3]_i_10/O
                         net (fo=1, routed)           0.000    10.342    test_proc_i/pwm_hightime_base_ff[3]_i_10_n_4
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.874 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.874    test_proc_i/pwm_hightime_base_ff_reg[3]_i_3_n_4
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.988    test_proc_i/pwm_hightime_base_ff_reg[7]_i_3_n_4
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.102    test_proc_i/pwm_hightime_base_ff_reg[11]_i_3_n_4
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.216    test_proc_i/pwm_hightime_base_ff_reg[15]_i_3_n_4
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.330    test_proc_i/pwm_hightime_base_ff_reg[19]_i_3_n_4
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.444    test_proc_i/pwm_hightime_base_ff_reg[23]_i_3_n_4
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.558 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.558    test_proc_i/pwm_hightime_base_ff_reg[27]_i_3_n_4
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.672 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.001    11.673    test_proc_i/pwm_hightime_base_ff_reg[31]_i_3_n_4
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.787 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.787    test_proc_i/pwm_hightime_base_ff_reg[35]_i_3_n_4
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.901 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.901    test_proc_i/pwm_hightime_base_ff_reg[39]_i_3_n_4
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.015    test_proc_i/pwm_hightime_base_ff_reg[43]_i_3_n_4
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.129 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.129    test_proc_i/pwm_hightime_base_ff_reg[47]_i_3_n_4
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.243 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.243    test_proc_i/pwm_hightime_base_ff_reg[51]_i_3_n_4
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.357 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.357    test_proc_i/pwm_hightime_base_ff_reg[55]_i_3_n_4
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.471 r  test_proc_i/pwm_hightime_base_ff_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.471    test_proc_i/pwm_hightime_base_ff_reg[59]_i_3_n_4
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.784 r  test_proc_i/pwm_hightime_base_ff_reg[63]_i_3/O[3]
                         net (fo=1, routed)           0.753    13.537    test_proc_i/in5[63]
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.335    13.872 r  test_proc_i/pwm_hightime_base_ff[63]_i_1/O
                         net (fo=1, routed)           0.000    13.872    test_proc_i/pwm_hightime_base_ff[63]_i_1_n_4
    SLICE_X42Y55         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.479    15.243    test_proc_i/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[63]/C
                         clock pessimism              0.309    15.552    
                         clock uncertainty           -0.035    15.517    
    SLICE_X42Y55         FDCE (Setup_fdce_C_D)        0.118    15.635    test_proc_i/pwm_hightime_base_ff_reg[63]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -13.872    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 4.959ns (61.550%)  route 3.098ns (38.450%))
  Logic Levels:           26  (CARRY4=23 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.726     5.800    us_sensor_1_i/clk_IBUF_BUFG
    SLICE_X68Y34         FDCE                                         r  us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDCE (Prop_fdce_C_Q)         0.456     6.256 f  us_sensor_1_i/echo_pulse_out_ff_reg[4]/Q
                         net (fo=2, routed)           0.727     6.983    us_sensor_1_i/echo_pulse_ff_1[4]
    SLICE_X69Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.107 r  us_sensor_1_i/object_det_OBUF_inst_i_89/O
                         net (fo=1, routed)           0.000     7.107    us_sensor_1_i/object_det_OBUF_inst_i_89_n_4
    SLICE_X69Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.639 r  us_sensor_1_i/object_det_OBUF_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.639    us_sensor_1_i/object_det_OBUF_inst_i_67_n_4
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.753 r  us_sensor_1_i/object_det_OBUF_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.753    us_sensor_1_i/object_det_OBUF_inst_i_55_n_4
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  us_sensor_1_i/object_det_OBUF_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.867    us_sensor_1_i/object_det_OBUF_inst_i_45_n_4
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  us_sensor_1_i/object_det_OBUF_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.981    us_sensor_1_i/object_det_OBUF_inst_i_35_n_4
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  us_sensor_1_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.095    us_sensor_1_i/object_det_OBUF_inst_i_25_n_4
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  us_sensor_1_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.209    us_sensor_1_i/object_det_OBUF_inst_i_15_n_4
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.323 r  us_sensor_1_i/object_det_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.323    us_sensor_1_i/object_det_OBUF_inst_i_7_n_4
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.480 r  us_sensor_1_i/object_det_OBUF_inst_i_3/CO[1]
                         net (fo=5, routed)           1.533    10.013    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_1[0]
    SLICE_X40Y42         LUT4 (Prop_lut4_I2_O)        0.329    10.342 r  test_proc_i/pwm_hightime_base_ff[3]_i_10/O
                         net (fo=1, routed)           0.000    10.342    test_proc_i/pwm_hightime_base_ff[3]_i_10_n_4
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.874 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.874    test_proc_i/pwm_hightime_base_ff_reg[3]_i_3_n_4
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.988    test_proc_i/pwm_hightime_base_ff_reg[7]_i_3_n_4
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.102    test_proc_i/pwm_hightime_base_ff_reg[11]_i_3_n_4
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.216    test_proc_i/pwm_hightime_base_ff_reg[15]_i_3_n_4
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.330    test_proc_i/pwm_hightime_base_ff_reg[19]_i_3_n_4
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.444    test_proc_i/pwm_hightime_base_ff_reg[23]_i_3_n_4
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.558 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.558    test_proc_i/pwm_hightime_base_ff_reg[27]_i_3_n_4
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.672 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.001    11.673    test_proc_i/pwm_hightime_base_ff_reg[31]_i_3_n_4
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.787 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.787    test_proc_i/pwm_hightime_base_ff_reg[35]_i_3_n_4
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.901 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.901    test_proc_i/pwm_hightime_base_ff_reg[39]_i_3_n_4
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.015    test_proc_i/pwm_hightime_base_ff_reg[43]_i_3_n_4
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.129 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.129    test_proc_i/pwm_hightime_base_ff_reg[47]_i_3_n_4
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.243 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.243    test_proc_i/pwm_hightime_base_ff_reg[51]_i_3_n_4
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.357 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.357    test_proc_i/pwm_hightime_base_ff_reg[55]_i_3_n_4
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.691 r  test_proc_i/pwm_hightime_base_ff_reg[59]_i_3/O[1]
                         net (fo=1, routed)           0.837    13.528    test_proc_i/in5[57]
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.329    13.857 r  test_proc_i/pwm_hightime_base_ff[57]_i_1/O
                         net (fo=1, routed)           0.000    13.857    test_proc_i/pwm_hightime_base_ff[57]_i_1_n_4
    SLICE_X42Y55         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.479    15.243    test_proc_i/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[57]/C
                         clock pessimism              0.309    15.552    
                         clock uncertainty           -0.035    15.517    
    SLICE_X42Y55         FDCE (Setup_fdce_C_D)        0.118    15.635    test_proc_i/pwm_hightime_base_ff_reg[57]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.052ns  (logic 4.843ns (60.147%)  route 3.209ns (39.853%))
  Logic Levels:           26  (CARRY4=23 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.726     5.800    us_sensor_1_i/clk_IBUF_BUFG
    SLICE_X68Y34         FDCE                                         r  us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDCE (Prop_fdce_C_Q)         0.456     6.256 f  us_sensor_1_i/echo_pulse_out_ff_reg[4]/Q
                         net (fo=2, routed)           0.727     6.983    us_sensor_1_i/echo_pulse_ff_1[4]
    SLICE_X69Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.107 r  us_sensor_1_i/object_det_OBUF_inst_i_89/O
                         net (fo=1, routed)           0.000     7.107    us_sensor_1_i/object_det_OBUF_inst_i_89_n_4
    SLICE_X69Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.639 r  us_sensor_1_i/object_det_OBUF_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.639    us_sensor_1_i/object_det_OBUF_inst_i_67_n_4
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.753 r  us_sensor_1_i/object_det_OBUF_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.753    us_sensor_1_i/object_det_OBUF_inst_i_55_n_4
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  us_sensor_1_i/object_det_OBUF_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.867    us_sensor_1_i/object_det_OBUF_inst_i_45_n_4
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  us_sensor_1_i/object_det_OBUF_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.981    us_sensor_1_i/object_det_OBUF_inst_i_35_n_4
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  us_sensor_1_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.095    us_sensor_1_i/object_det_OBUF_inst_i_25_n_4
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  us_sensor_1_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.209    us_sensor_1_i/object_det_OBUF_inst_i_15_n_4
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.323 r  us_sensor_1_i/object_det_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.323    us_sensor_1_i/object_det_OBUF_inst_i_7_n_4
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.480 r  us_sensor_1_i/object_det_OBUF_inst_i_3/CO[1]
                         net (fo=5, routed)           1.533    10.013    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_1[0]
    SLICE_X40Y42         LUT4 (Prop_lut4_I2_O)        0.329    10.342 r  test_proc_i/pwm_hightime_base_ff[3]_i_10/O
                         net (fo=1, routed)           0.000    10.342    test_proc_i/pwm_hightime_base_ff[3]_i_10_n_4
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.874 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.874    test_proc_i/pwm_hightime_base_ff_reg[3]_i_3_n_4
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.988    test_proc_i/pwm_hightime_base_ff_reg[7]_i_3_n_4
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.102    test_proc_i/pwm_hightime_base_ff_reg[11]_i_3_n_4
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.216    test_proc_i/pwm_hightime_base_ff_reg[15]_i_3_n_4
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.330    test_proc_i/pwm_hightime_base_ff_reg[19]_i_3_n_4
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.444    test_proc_i/pwm_hightime_base_ff_reg[23]_i_3_n_4
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.558 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.558    test_proc_i/pwm_hightime_base_ff_reg[27]_i_3_n_4
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.672 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.001    11.673    test_proc_i/pwm_hightime_base_ff_reg[31]_i_3_n_4
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.787 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.787    test_proc_i/pwm_hightime_base_ff_reg[35]_i_3_n_4
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.901 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.901    test_proc_i/pwm_hightime_base_ff_reg[39]_i_3_n_4
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.015    test_proc_i/pwm_hightime_base_ff_reg[43]_i_3_n_4
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.129 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.129    test_proc_i/pwm_hightime_base_ff_reg[47]_i_3_n_4
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.243 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.243    test_proc_i/pwm_hightime_base_ff_reg[51]_i_3_n_4
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.357 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.357    test_proc_i/pwm_hightime_base_ff_reg[55]_i_3_n_4
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.579 r  test_proc_i/pwm_hightime_base_ff_reg[59]_i_3/O[0]
                         net (fo=1, routed)           0.948    13.527    test_proc_i/in5[56]
    SLICE_X42Y54         LUT3 (Prop_lut3_I2_O)        0.325    13.852 r  test_proc_i/pwm_hightime_base_ff[56]_i_1/O
                         net (fo=1, routed)           0.000    13.852    test_proc_i/pwm_hightime_base_ff[56]_i_1_n_4
    SLICE_X42Y54         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.479    15.243    test_proc_i/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[56]/C
                         clock pessimism              0.309    15.552    
                         clock uncertainty           -0.035    15.517    
    SLICE_X42Y54         FDCE (Setup_fdce_C_D)        0.118    15.635    test_proc_i/pwm_hightime_base_ff_reg[56]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -13.852    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 4.943ns (61.955%)  route 3.035ns (38.045%))
  Logic Levels:           26  (CARRY4=23 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.726     5.800    us_sensor_1_i/clk_IBUF_BUFG
    SLICE_X68Y34         FDCE                                         r  us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDCE (Prop_fdce_C_Q)         0.456     6.256 f  us_sensor_1_i/echo_pulse_out_ff_reg[4]/Q
                         net (fo=2, routed)           0.727     6.983    us_sensor_1_i/echo_pulse_ff_1[4]
    SLICE_X69Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.107 r  us_sensor_1_i/object_det_OBUF_inst_i_89/O
                         net (fo=1, routed)           0.000     7.107    us_sensor_1_i/object_det_OBUF_inst_i_89_n_4
    SLICE_X69Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.639 r  us_sensor_1_i/object_det_OBUF_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.639    us_sensor_1_i/object_det_OBUF_inst_i_67_n_4
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.753 r  us_sensor_1_i/object_det_OBUF_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.753    us_sensor_1_i/object_det_OBUF_inst_i_55_n_4
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  us_sensor_1_i/object_det_OBUF_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.867    us_sensor_1_i/object_det_OBUF_inst_i_45_n_4
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  us_sensor_1_i/object_det_OBUF_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.981    us_sensor_1_i/object_det_OBUF_inst_i_35_n_4
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  us_sensor_1_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.095    us_sensor_1_i/object_det_OBUF_inst_i_25_n_4
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  us_sensor_1_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.209    us_sensor_1_i/object_det_OBUF_inst_i_15_n_4
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.323 r  us_sensor_1_i/object_det_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.323    us_sensor_1_i/object_det_OBUF_inst_i_7_n_4
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.480 r  us_sensor_1_i/object_det_OBUF_inst_i_3/CO[1]
                         net (fo=5, routed)           1.355     9.835    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_1[0]
    SLICE_X43Y42         LUT4 (Prop_lut4_I2_O)        0.329    10.164 r  test_proc_i/pwm_hightime_base_ff[3]_i_9/O
                         net (fo=1, routed)           0.000    10.164    test_proc_i/pwm_hightime_base_ff[3]_i_9_n_4
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.696 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.696    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_n_4
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.810 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.810    test_proc_i/pwm_hightime_base_ff_reg[7]_i_2_n_4
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.924 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.924    test_proc_i/pwm_hightime_base_ff_reg[11]_i_2_n_4
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.038 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.038    test_proc_i/pwm_hightime_base_ff_reg[15]_i_2_n_4
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.152    test_proc_i/pwm_hightime_base_ff_reg[19]_i_2_n_4
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.266 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.266    test_proc_i/pwm_hightime_base_ff_reg[23]_i_2_n_4
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.380 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.380    test_proc_i/pwm_hightime_base_ff_reg[27]_i_2_n_4
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.494 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.495    test_proc_i/pwm_hightime_base_ff_reg[31]_i_2_n_4
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.609 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.609    test_proc_i/pwm_hightime_base_ff_reg[35]_i_2_n_4
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.723 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.723    test_proc_i/pwm_hightime_base_ff_reg[39]_i_2_n_4
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.837 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.837    test_proc_i/pwm_hightime_base_ff_reg[43]_i_2_n_4
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.951 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.951    test_proc_i/pwm_hightime_base_ff_reg[47]_i_2_n_4
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.065 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.065    test_proc_i/pwm_hightime_base_ff_reg[51]_i_2_n_4
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.179 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.179    test_proc_i/pwm_hightime_base_ff_reg[55]_i_2_n_4
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.492 r  test_proc_i/pwm_hightime_base_ff_reg[59]_i_2/O[3]
                         net (fo=1, routed)           0.952    13.444    test_proc_i/in6[59]
    SLICE_X44Y54         LUT3 (Prop_lut3_I0_O)        0.334    13.778 r  test_proc_i/pwm_hightime_base_ff[59]_i_1/O
                         net (fo=1, routed)           0.000    13.778    test_proc_i/pwm_hightime_base_ff[59]_i_1_n_4
    SLICE_X44Y54         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.478    15.242    test_proc_i/clk_IBUF_BUFG
    SLICE_X44Y54         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[59]/C
                         clock pessimism              0.309    15.551    
                         clock uncertainty           -0.035    15.516    
    SLICE_X44Y54         FDCE (Setup_fdce_C_D)        0.075    15.591    test_proc_i/pwm_hightime_base_ff_reg[59]
  -------------------------------------------------------------------
                         required time                         15.591    
                         arrival time                         -13.778    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.943ns  (logic 4.845ns (60.998%)  route 3.098ns (39.002%))
  Logic Levels:           25  (CARRY4=22 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.726     5.800    us_sensor_1_i/clk_IBUF_BUFG
    SLICE_X68Y34         FDCE                                         r  us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDCE (Prop_fdce_C_Q)         0.456     6.256 f  us_sensor_1_i/echo_pulse_out_ff_reg[4]/Q
                         net (fo=2, routed)           0.727     6.983    us_sensor_1_i/echo_pulse_ff_1[4]
    SLICE_X69Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.107 r  us_sensor_1_i/object_det_OBUF_inst_i_89/O
                         net (fo=1, routed)           0.000     7.107    us_sensor_1_i/object_det_OBUF_inst_i_89_n_4
    SLICE_X69Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.639 r  us_sensor_1_i/object_det_OBUF_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.639    us_sensor_1_i/object_det_OBUF_inst_i_67_n_4
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.753 r  us_sensor_1_i/object_det_OBUF_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.753    us_sensor_1_i/object_det_OBUF_inst_i_55_n_4
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  us_sensor_1_i/object_det_OBUF_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.867    us_sensor_1_i/object_det_OBUF_inst_i_45_n_4
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  us_sensor_1_i/object_det_OBUF_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.981    us_sensor_1_i/object_det_OBUF_inst_i_35_n_4
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  us_sensor_1_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.095    us_sensor_1_i/object_det_OBUF_inst_i_25_n_4
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  us_sensor_1_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.209    us_sensor_1_i/object_det_OBUF_inst_i_15_n_4
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.323 r  us_sensor_1_i/object_det_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.323    us_sensor_1_i/object_det_OBUF_inst_i_7_n_4
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.480 r  us_sensor_1_i/object_det_OBUF_inst_i_3/CO[1]
                         net (fo=5, routed)           1.533    10.013    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_1[0]
    SLICE_X40Y42         LUT4 (Prop_lut4_I2_O)        0.329    10.342 r  test_proc_i/pwm_hightime_base_ff[3]_i_10/O
                         net (fo=1, routed)           0.000    10.342    test_proc_i/pwm_hightime_base_ff[3]_i_10_n_4
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.874 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.874    test_proc_i/pwm_hightime_base_ff_reg[3]_i_3_n_4
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.988    test_proc_i/pwm_hightime_base_ff_reg[7]_i_3_n_4
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.102    test_proc_i/pwm_hightime_base_ff_reg[11]_i_3_n_4
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.216    test_proc_i/pwm_hightime_base_ff_reg[15]_i_3_n_4
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.330    test_proc_i/pwm_hightime_base_ff_reg[19]_i_3_n_4
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.444    test_proc_i/pwm_hightime_base_ff_reg[23]_i_3_n_4
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.558 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.558    test_proc_i/pwm_hightime_base_ff_reg[27]_i_3_n_4
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.672 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.001    11.673    test_proc_i/pwm_hightime_base_ff_reg[31]_i_3_n_4
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.787 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.787    test_proc_i/pwm_hightime_base_ff_reg[35]_i_3_n_4
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.901 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.901    test_proc_i/pwm_hightime_base_ff_reg[39]_i_3_n_4
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.015    test_proc_i/pwm_hightime_base_ff_reg[43]_i_3_n_4
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.129 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.129    test_proc_i/pwm_hightime_base_ff_reg[47]_i_3_n_4
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.243 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.243    test_proc_i/pwm_hightime_base_ff_reg[51]_i_3_n_4
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.577 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_3/O[1]
                         net (fo=1, routed)           0.837    13.413    test_proc_i/in5[53]
    SLICE_X42Y54         LUT3 (Prop_lut3_I2_O)        0.329    13.743 r  test_proc_i/pwm_hightime_base_ff[53]_i_1/O
                         net (fo=1, routed)           0.000    13.743    test_proc_i/pwm_hightime_base_ff[53]_i_1_n_4
    SLICE_X42Y54         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.479    15.243    test_proc_i/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[53]/C
                         clock pessimism              0.309    15.552    
                         clock uncertainty           -0.035    15.517    
    SLICE_X42Y54         FDCE (Setup_fdce_C_D)        0.118    15.635    test_proc_i/pwm_hightime_base_ff_reg[53]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 4.866ns (61.427%)  route 3.056ns (38.573%))
  Logic Levels:           26  (CARRY4=23 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.726     5.800    us_sensor_1_i/clk_IBUF_BUFG
    SLICE_X68Y34         FDCE                                         r  us_sensor_1_i/echo_pulse_out_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDCE (Prop_fdce_C_Q)         0.456     6.256 f  us_sensor_1_i/echo_pulse_out_ff_reg[4]/Q
                         net (fo=2, routed)           0.727     6.983    us_sensor_1_i/echo_pulse_ff_1[4]
    SLICE_X69Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.107 r  us_sensor_1_i/object_det_OBUF_inst_i_89/O
                         net (fo=1, routed)           0.000     7.107    us_sensor_1_i/object_det_OBUF_inst_i_89_n_4
    SLICE_X69Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.639 r  us_sensor_1_i/object_det_OBUF_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.639    us_sensor_1_i/object_det_OBUF_inst_i_67_n_4
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.753 r  us_sensor_1_i/object_det_OBUF_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.753    us_sensor_1_i/object_det_OBUF_inst_i_55_n_4
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  us_sensor_1_i/object_det_OBUF_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.867    us_sensor_1_i/object_det_OBUF_inst_i_45_n_4
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  us_sensor_1_i/object_det_OBUF_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.981    us_sensor_1_i/object_det_OBUF_inst_i_35_n_4
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  us_sensor_1_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.095    us_sensor_1_i/object_det_OBUF_inst_i_25_n_4
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  us_sensor_1_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.209    us_sensor_1_i/object_det_OBUF_inst_i_15_n_4
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.323 r  us_sensor_1_i/object_det_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.323    us_sensor_1_i/object_det_OBUF_inst_i_7_n_4
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.480 r  us_sensor_1_i/object_det_OBUF_inst_i_3/CO[1]
                         net (fo=5, routed)           1.533    10.013    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_1[0]
    SLICE_X40Y42         LUT4 (Prop_lut4_I2_O)        0.329    10.342 r  test_proc_i/pwm_hightime_base_ff[3]_i_10/O
                         net (fo=1, routed)           0.000    10.342    test_proc_i/pwm_hightime_base_ff[3]_i_10_n_4
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.874 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.874    test_proc_i/pwm_hightime_base_ff_reg[3]_i_3_n_4
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.988    test_proc_i/pwm_hightime_base_ff_reg[7]_i_3_n_4
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.102    test_proc_i/pwm_hightime_base_ff_reg[11]_i_3_n_4
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.216    test_proc_i/pwm_hightime_base_ff_reg[15]_i_3_n_4
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.330    test_proc_i/pwm_hightime_base_ff_reg[19]_i_3_n_4
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.444    test_proc_i/pwm_hightime_base_ff_reg[23]_i_3_n_4
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.558 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.558    test_proc_i/pwm_hightime_base_ff_reg[27]_i_3_n_4
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.672 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.001    11.673    test_proc_i/pwm_hightime_base_ff_reg[31]_i_3_n_4
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.787 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.787    test_proc_i/pwm_hightime_base_ff_reg[35]_i_3_n_4
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.901 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.901    test_proc_i/pwm_hightime_base_ff_reg[39]_i_3_n_4
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.015    test_proc_i/pwm_hightime_base_ff_reg[43]_i_3_n_4
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.129 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.129    test_proc_i/pwm_hightime_base_ff_reg[47]_i_3_n_4
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.243 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.243    test_proc_i/pwm_hightime_base_ff_reg[51]_i_3_n_4
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.357 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.357    test_proc_i/pwm_hightime_base_ff_reg[55]_i_3_n_4
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.596 r  test_proc_i/pwm_hightime_base_ff_reg[59]_i_3/O[2]
                         net (fo=1, routed)           0.794    13.390    test_proc_i/in5[58]
    SLICE_X42Y54         LUT3 (Prop_lut3_I2_O)        0.331    13.721 r  test_proc_i/pwm_hightime_base_ff[58]_i_1/O
                         net (fo=1, routed)           0.000    13.721    test_proc_i/pwm_hightime_base_ff[58]_i_1_n_4
    SLICE_X42Y54         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.479    15.243    test_proc_i/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[58]/C
                         clock pessimism              0.309    15.552    
                         clock uncertainty           -0.035    15.517    
    SLICE_X42Y54         FDCE (Setup_fdce_C_D)        0.118    15.635    test_proc_i/pwm_hightime_base_ff_reg[58]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                  1.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 test_proc_i/delay_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/delay_ff_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.246ns (53.192%)  route 0.216ns (46.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.556     1.642    test_proc_i/clk_IBUF_BUFG
    SLICE_X46Y53         FDCE                                         r  test_proc_i/delay_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDCE (Prop_fdce_C_Q)         0.148     1.790 r  test_proc_i/delay_ff_reg[0]/Q
                         net (fo=8, routed)           0.216     2.007    test_proc_i/delay_ff_reg_n_4_[0]
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.098     2.105 r  test_proc_i/delay_ff[4]_i_1/O
                         net (fo=1, routed)           0.000     2.105    test_proc_i/delay_ff[4]_i_1_n_4
    SLICE_X50Y52         FDCE                                         r  test_proc_i/delay_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.821     2.163    test_proc_i/clk_IBUF_BUFG
    SLICE_X50Y52         FDCE                                         r  test_proc_i/delay_ff_reg[4]/C
                         clock pessimism             -0.261     1.902    
    SLICE_X50Y52         FDCE (Hold_fdce_C_D)         0.121     2.023    test_proc_i/delay_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 test_proc_i/delay_ff_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/delay_ff_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.552     1.638    test_proc_i/clk_IBUF_BUFG
    SLICE_X51Y53         FDCE                                         r  test_proc_i/delay_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDCE (Prop_fdce_C_Q)         0.141     1.779 r  test_proc_i/delay_ff_reg[6]/Q
                         net (fo=7, routed)           0.125     1.905    test_proc_i/delay_ff_reg_n_4_[6]
    SLICE_X50Y53         LUT5 (Prop_lut5_I3_O)        0.048     1.953 r  test_proc_i/delay_ff[8]_i_1/O
                         net (fo=1, routed)           0.000     1.953    test_proc_i/delay_ff[8]_i_1_n_4
    SLICE_X50Y53         FDCE                                         r  test_proc_i/delay_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.820     2.162    test_proc_i/clk_IBUF_BUFG
    SLICE_X50Y53         FDCE                                         r  test_proc_i/delay_ff_reg[8]/C
                         clock pessimism             -0.511     1.651    
    SLICE_X50Y53         FDCE (Hold_fdce_C_D)         0.131     1.782    test_proc_i/delay_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 test_proc_i/delay_ff_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/delay_ff_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.552     1.638    test_proc_i/clk_IBUF_BUFG
    SLICE_X51Y53         FDCE                                         r  test_proc_i/delay_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDCE (Prop_fdce_C_Q)         0.141     1.779 r  test_proc_i/delay_ff_reg[6]/Q
                         net (fo=7, routed)           0.125     1.905    test_proc_i/delay_ff_reg_n_4_[6]
    SLICE_X50Y53         LUT4 (Prop_lut4_I2_O)        0.045     1.950 r  test_proc_i/delay_ff[7]_i_1/O
                         net (fo=1, routed)           0.000     1.950    test_proc_i/delay_ff[7]_i_1_n_4
    SLICE_X50Y53         FDCE                                         r  test_proc_i/delay_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.820     2.162    test_proc_i/clk_IBUF_BUFG
    SLICE_X50Y53         FDCE                                         r  test_proc_i/delay_ff_reg[7]/C
                         clock pessimism             -0.511     1.651    
    SLICE_X50Y53         FDCE (Hold_fdce_C_D)         0.121     1.772    test_proc_i/delay_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 us_sensor_0_i/FSM_sequential_state_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.378%)  route 0.112ns (37.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.561     1.647    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X44Y41         FDCE                                         r  us_sensor_0_i/FSM_sequential_state_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  us_sensor_0_i/FSM_sequential_state_ff_reg[1]/Q
                         net (fo=67, routed)          0.112     1.900    us_sensor_0_i/FSM_sequential_state_ff_reg_n_4_[1]
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.045     1.945 r  us_sensor_0_i/FSM_sequential_state_ff[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.945    us_sensor_0_i/FSM_sequential_state_ff[0]_rep__0_i_1_n_4
    SLICE_X45Y41         FDCE                                         r  us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.828     2.170    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X45Y41         FDCE                                         r  us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep__0/C
                         clock pessimism             -0.510     1.660    
    SLICE_X45Y41         FDCE (Hold_fdce_C_D)         0.091     1.751    us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 us_sensor_4_i/FSM_sequential_state_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_4_i/after_echo_count_ff_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.394%)  route 0.097ns (31.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.621     1.707    us_sensor_4_i/clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  us_sensor_4_i/FSM_sequential_state_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.164     1.871 f  us_sensor_4_i/FSM_sequential_state_ff_reg[1]/Q
                         net (fo=131, routed)         0.097     1.968    us_sensor_4_i/FSM_sequential_state_ff_reg_n_4_[1]
    SLICE_X1Y14          LUT4 (Prop_lut4_I2_O)        0.045     2.013 r  us_sensor_4_i/after_echo_count_nxt_inferred_i_12__3/O
                         net (fo=1, routed)           0.000     2.013    us_sensor_4_i/after_echo_count_nxt[52]
    SLICE_X1Y14          FDCE                                         r  us_sensor_4_i/after_echo_count_ff_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.890     2.232    us_sensor_4_i/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  us_sensor_4_i/after_echo_count_ff_reg[52]/C
                         clock pessimism             -0.512     1.720    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.092     1.812    us_sensor_4_i/after_echo_count_ff_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 us_sensor_3_i/FSM_sequential_state_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_3_i/delay_ff_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.189ns (54.480%)  route 0.158ns (45.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.621     1.707    us_sensor_3_i/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  us_sensor_3_i/FSM_sequential_state_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     1.848 f  us_sensor_3_i/FSM_sequential_state_ff_reg[0]/Q
                         net (fo=131, routed)         0.158     2.006    us_sensor_3_i/FSM_sequential_state_ff_reg_n_4_[0]
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.048     2.054 r  us_sensor_3_i/delay_ff[49]_i_1__2/O
                         net (fo=1, routed)           0.000     2.054    us_sensor_3_i/delay_nxt[49]
    SLICE_X6Y14          FDCE                                         r  us_sensor_3_i/delay_ff_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.889     2.231    us_sensor_3_i/clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  us_sensor_3_i/delay_ff_reg[49]/C
                         clock pessimism             -0.511     1.720    
    SLICE_X6Y14          FDCE (Hold_fdce_C_D)         0.131     1.851    us_sensor_3_i/delay_ff_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_0_i/counter_ff_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.192ns (55.521%)  route 0.154ns (44.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.561     1.647    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X45Y41         FDCE                                         r  us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.141     1.788 f  us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep__0/Q
                         net (fo=65, routed)          0.154     1.942    us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep__0_n_4
    SLICE_X43Y40         LUT2 (Prop_lut2_I1_O)        0.051     1.993 r  us_sensor_0_i/counter_ff[48]_i_1/O
                         net (fo=1, routed)           0.000     1.993    us_sensor_0_i/counter_nxt[48]
    SLICE_X43Y40         FDCE                                         r  us_sensor_0_i/counter_ff_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.828     2.170    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X43Y40         FDCE                                         r  us_sensor_0_i/counter_ff_reg[48]/C
                         clock pessimism             -0.489     1.681    
    SLICE_X43Y40         FDCE (Hold_fdce_C_D)         0.107     1.788    us_sensor_0_i/counter_ff_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 us_sensor_3_i/FSM_sequential_state_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_3_i/delay_ff_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.189ns (53.859%)  route 0.162ns (46.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.621     1.707    us_sensor_3_i/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  us_sensor_3_i/FSM_sequential_state_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     1.848 f  us_sensor_3_i/FSM_sequential_state_ff_reg[0]/Q
                         net (fo=131, routed)         0.162     2.010    us_sensor_3_i/FSM_sequential_state_ff_reg_n_4_[0]
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.048     2.058 r  us_sensor_3_i/delay_ff[53]_i_1__2/O
                         net (fo=1, routed)           0.000     2.058    us_sensor_3_i/delay_nxt[53]
    SLICE_X6Y14          FDCE                                         r  us_sensor_3_i/delay_ff_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.889     2.231    us_sensor_3_i/clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  us_sensor_3_i/delay_ff_reg[53]/C
                         clock pessimism             -0.511     1.720    
    SLICE_X6Y14          FDCE (Hold_fdce_C_D)         0.131     1.851    us_sensor_3_i/delay_ff_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 us_sensor_5_i/FSM_sequential_state_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_5_i/delay_ff_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.189ns (53.850%)  route 0.162ns (46.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.591     1.677    us_sensor_5_i/clk_IBUF_BUFG
    SLICE_X19Y14         FDCE                                         r  us_sensor_5_i/FSM_sequential_state_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDCE (Prop_fdce_C_Q)         0.141     1.818 f  us_sensor_5_i/FSM_sequential_state_ff_reg[0]/Q
                         net (fo=131, routed)         0.162     1.980    us_sensor_5_i/FSM_sequential_state_ff_reg_n_4_[0]
    SLICE_X18Y14         LUT4 (Prop_lut4_I2_O)        0.048     2.028 r  us_sensor_5_i/delay_ff[57]_i_1__4/O
                         net (fo=1, routed)           0.000     2.028    us_sensor_5_i/delay_nxt[57]
    SLICE_X18Y14         FDCE                                         r  us_sensor_5_i/delay_ff_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.860     2.202    us_sensor_5_i/clk_IBUF_BUFG
    SLICE_X18Y14         FDCE                                         r  us_sensor_5_i/delay_ff_reg[57]/C
                         clock pessimism             -0.512     1.690    
    SLICE_X18Y14         FDCE (Hold_fdce_C_D)         0.131     1.821    us_sensor_5_i/delay_ff_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 us_sensor_3_i/FSM_sequential_state_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_3_i/delay_ff_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.083%)  route 0.158ns (45.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.621     1.707    us_sensor_3_i/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  us_sensor_3_i/FSM_sequential_state_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     1.848 f  us_sensor_3_i/FSM_sequential_state_ff_reg[0]/Q
                         net (fo=131, routed)         0.158     2.006    us_sensor_3_i/FSM_sequential_state_ff_reg_n_4_[0]
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.045     2.051 r  us_sensor_3_i/delay_ff[46]_i_1__2/O
                         net (fo=1, routed)           0.000     2.051    us_sensor_3_i/delay_nxt[46]
    SLICE_X6Y14          FDCE                                         r  us_sensor_3_i/delay_ff_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.889     2.231    us_sensor_3_i/clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  us_sensor_3_i/delay_ff_reg[46]/C
                         clock pessimism             -0.511     1.720    
    SLICE_X6Y14          FDCE (Hold_fdce_C_D)         0.120     1.840    us_sensor_3_i/delay_ff_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y86   arm_controller_i_claw_servo/counter_i/counter_out_reg[60]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y86   arm_controller_i_claw_servo/counter_i/counter_out_reg[61]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y86   arm_controller_i_claw_servo/counter_i/counter_out_reg[62]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y86   arm_controller_i_claw_servo/counter_i/counter_out_reg[63]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y73   arm_controller_i_claw_servo/counter_i/counter_out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y73   arm_controller_i_claw_servo/counter_i/counter_out_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y73   arm_controller_i_claw_servo/counter_i/counter_out_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y75   arm_controller_i_claw_servo/counter_i/counter_out_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43    us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y34    us_sensor_0_i/echo_pulse_out_ff_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y34    us_sensor_0_i/echo_pulse_out_ff_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34    us_sensor_0_i/echo_pulse_out_ff_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y34    us_sensor_0_i/echo_pulse_out_ff_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y37    us_sensor_0_i/after_echo_count_ff_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y63   arm_controller_i_shoulder_servo/counter_i/counter_out_reg[45]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y63   arm_controller_i_shoulder_servo/counter_i/counter_out_reg[46]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y63   arm_controller_i_shoulder_servo/counter_i/counter_out_reg[47]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y63   arm_controller_i_shoulder_servo/counter_i/counter_out_reg[48]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y64   arm_controller_i_shoulder_servo/counter_i/counter_out_reg[49]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y86   arm_controller_i_claw_servo/counter_i/counter_out_reg[60]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y86   arm_controller_i_claw_servo/counter_i/counter_out_reg[61]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y86   arm_controller_i_claw_servo/counter_i/counter_out_reg[62]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y86   arm_controller_i_claw_servo/counter_i/counter_out_reg[63]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y73   arm_controller_i_claw_servo/counter_i/counter_out_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y73   arm_controller_i_claw_servo/counter_i/counter_out_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y73   arm_controller_i_claw_servo/counter_i/counter_out_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y73   arm_controller_i_claw_servo/counter_i/counter_out_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y73   arm_controller_i_claw_servo/counter_i/counter_out_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y73   arm_controller_i_claw_servo/counter_i/counter_out_reg[8]/C



