Record=SubProject|ProjectPath=Embedded\LCD.PrjEmb
Record=TopLevelDocument|FileName=NiosII_LCD.SchDoc
Record=NEXUS_CORE|ComponentDesignator=U_MCU1|BaseComponentDesignator=U_MCU1|DocumentName=NiosII_LCD.SchDoc|LibraryReference=Nios2|SubProjectPath=Embedded\LCD.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=QVBPIBPG|Description=Nios2 RISC Processor|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=NIos2|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=16|ConfigurationParameters={}Version[1.0]{}Option_Processor[5]{}Option_Memory[3]{}Option_MDU[1]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf#page=6|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=Nios2|Memory_Configuration=Record[NEXUS_CORE]{}ComponentDesignator[U_MCU1]{}Memory_Depth[8192]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[NB_SRAM_ROM]{}Memory_Depth[0x20000]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x01000000]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_MEM]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[NB_SRAM_RAM]{}Memory_Depth[0x20000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x01020000]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[CODE_EXPORT]{}ExportType[1]{n}Record[PERIPHERAL]{}ComponentDesignator[LCD]{}Memory_Depth[2]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x70000000]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=0|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U_MCU1|DocumentName=NiosII_LCD.SchDoc|LibraryReference=Nios2|SubProjectPath=Embedded\LCD.PrjEmb|Configuration= |Description=Nios2 RISC Processor|SubPartUniqueId1=QVBPIBPG|SubPartDocPath1=NiosII_LCD.SchDoc|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=NIos2|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=16|ConfigurationParameters={}Version[1.0]{}Option_Processor[5]{}Option_Memory[3]{}Option_MDU[1]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf#page=6|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=Nios2|Memory_Configuration=Record[NEXUS_CORE]{}ComponentDesignator[U_MCU1]{}Memory_Depth[8192]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[NB_SRAM_ROM]{}Memory_Depth[0x20000]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x01000000]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_MEM]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[NB_SRAM_RAM]{}Memory_Depth[0x20000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x01020000]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[CODE_EXPORT]{}ExportType[1]{n}Record[PERIPHERAL]{}ComponentDesignator[LCD]{}Memory_Depth[2]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x70000000]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=0|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=Configuration|Name=Cyclone-12_NB1|DeviceName=EP1C12Q240C6
Record=Configuration|Name=Cyclone-20_NB1|DeviceName=EP1C20F400C8
Record=Configuration|Name=Stratix-10_NB1|DeviceName=EP1S10F780C7
