
USB_OTG_FS_Deneme.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c5dc  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d0  0800c764  0800c764  0000d764  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc34  0800cc34  0000e168  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cc34  0800cc34  0000dc34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc3c  0800cc3c  0000e168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc3c  0800cc3c  0000dc3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cc40  0800cc40  0000dc40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000168  20000000  0800cc44  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e168  2**0
                  CONTENTS
 10 .bss          0000c8e4  20000168  20000168  0000e168  2**2
                  ALLOC
 11 ._user_heap_stack 00002004  2000ca4c  2000ca4c  0000e168  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e168  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019d4e  00000000  00000000  0000e198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000045be  00000000  00000000  00027ee6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001698  00000000  00000000  0002c4a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001132  00000000  00000000  0002db40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026b7b  00000000  00000000  0002ec72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e86c  00000000  00000000  000557ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dad8b  00000000  00000000  00074059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014ede4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006090  00000000  00000000  0014ee28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000048  00000000  00000000  00154eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000168 	.word	0x20000168
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800c74c 	.word	0x0800c74c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000016c 	.word	0x2000016c
 80001c4:	0800c74c 	.word	0x0800c74c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2f>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a7c:	bf24      	itt	cs
 8000a7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a86:	d90d      	bls.n	8000aa4 <__aeabi_d2f+0x30>
 8000a88:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a94:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a9c:	bf08      	it	eq
 8000a9e:	f020 0001 	biceq.w	r0, r0, #1
 8000aa2:	4770      	bx	lr
 8000aa4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000aa8:	d121      	bne.n	8000aee <__aeabi_d2f+0x7a>
 8000aaa:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000aae:	bfbc      	itt	lt
 8000ab0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ab4:	4770      	bxlt	lr
 8000ab6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000abe:	f1c2 0218 	rsb	r2, r2, #24
 8000ac2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ac6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aca:	fa20 f002 	lsr.w	r0, r0, r2
 8000ace:	bf18      	it	ne
 8000ad0:	f040 0001 	orrne.w	r0, r0, #1
 8000ad4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000adc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae0:	ea40 000c 	orr.w	r0, r0, ip
 8000ae4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aec:	e7cc      	b.n	8000a88 <__aeabi_d2f+0x14>
 8000aee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af2:	d107      	bne.n	8000b04 <__aeabi_d2f+0x90>
 8000af4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af8:	bf1e      	ittt	ne
 8000afa:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000afe:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b02:	4770      	bxne	lr
 8000b04:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_uldivmod>:
 8000b14:	b953      	cbnz	r3, 8000b2c <__aeabi_uldivmod+0x18>
 8000b16:	b94a      	cbnz	r2, 8000b2c <__aeabi_uldivmod+0x18>
 8000b18:	2900      	cmp	r1, #0
 8000b1a:	bf08      	it	eq
 8000b1c:	2800      	cmpeq	r0, #0
 8000b1e:	bf1c      	itt	ne
 8000b20:	f04f 31ff 	movne.w	r1, #4294967295
 8000b24:	f04f 30ff 	movne.w	r0, #4294967295
 8000b28:	f000 b988 	b.w	8000e3c <__aeabi_idiv0>
 8000b2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b34:	f000 f806 	bl	8000b44 <__udivmoddi4>
 8000b38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b40:	b004      	add	sp, #16
 8000b42:	4770      	bx	lr

08000b44 <__udivmoddi4>:
 8000b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b48:	9d08      	ldr	r5, [sp, #32]
 8000b4a:	468e      	mov	lr, r1
 8000b4c:	4604      	mov	r4, r0
 8000b4e:	4688      	mov	r8, r1
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d14a      	bne.n	8000bea <__udivmoddi4+0xa6>
 8000b54:	428a      	cmp	r2, r1
 8000b56:	4617      	mov	r7, r2
 8000b58:	d962      	bls.n	8000c20 <__udivmoddi4+0xdc>
 8000b5a:	fab2 f682 	clz	r6, r2
 8000b5e:	b14e      	cbz	r6, 8000b74 <__udivmoddi4+0x30>
 8000b60:	f1c6 0320 	rsb	r3, r6, #32
 8000b64:	fa01 f806 	lsl.w	r8, r1, r6
 8000b68:	fa20 f303 	lsr.w	r3, r0, r3
 8000b6c:	40b7      	lsls	r7, r6
 8000b6e:	ea43 0808 	orr.w	r8, r3, r8
 8000b72:	40b4      	lsls	r4, r6
 8000b74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b78:	fa1f fc87 	uxth.w	ip, r7
 8000b7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b80:	0c23      	lsrs	r3, r4, #16
 8000b82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000b8e:	429a      	cmp	r2, r3
 8000b90:	d909      	bls.n	8000ba6 <__udivmoddi4+0x62>
 8000b92:	18fb      	adds	r3, r7, r3
 8000b94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b98:	f080 80ea 	bcs.w	8000d70 <__udivmoddi4+0x22c>
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	f240 80e7 	bls.w	8000d70 <__udivmoddi4+0x22c>
 8000ba2:	3902      	subs	r1, #2
 8000ba4:	443b      	add	r3, r7
 8000ba6:	1a9a      	subs	r2, r3, r2
 8000ba8:	b2a3      	uxth	r3, r4
 8000baa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bb6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bba:	459c      	cmp	ip, r3
 8000bbc:	d909      	bls.n	8000bd2 <__udivmoddi4+0x8e>
 8000bbe:	18fb      	adds	r3, r7, r3
 8000bc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bc4:	f080 80d6 	bcs.w	8000d74 <__udivmoddi4+0x230>
 8000bc8:	459c      	cmp	ip, r3
 8000bca:	f240 80d3 	bls.w	8000d74 <__udivmoddi4+0x230>
 8000bce:	443b      	add	r3, r7
 8000bd0:	3802      	subs	r0, #2
 8000bd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bd6:	eba3 030c 	sub.w	r3, r3, ip
 8000bda:	2100      	movs	r1, #0
 8000bdc:	b11d      	cbz	r5, 8000be6 <__udivmoddi4+0xa2>
 8000bde:	40f3      	lsrs	r3, r6
 8000be0:	2200      	movs	r2, #0
 8000be2:	e9c5 3200 	strd	r3, r2, [r5]
 8000be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bea:	428b      	cmp	r3, r1
 8000bec:	d905      	bls.n	8000bfa <__udivmoddi4+0xb6>
 8000bee:	b10d      	cbz	r5, 8000bf4 <__udivmoddi4+0xb0>
 8000bf0:	e9c5 0100 	strd	r0, r1, [r5]
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	4608      	mov	r0, r1
 8000bf8:	e7f5      	b.n	8000be6 <__udivmoddi4+0xa2>
 8000bfa:	fab3 f183 	clz	r1, r3
 8000bfe:	2900      	cmp	r1, #0
 8000c00:	d146      	bne.n	8000c90 <__udivmoddi4+0x14c>
 8000c02:	4573      	cmp	r3, lr
 8000c04:	d302      	bcc.n	8000c0c <__udivmoddi4+0xc8>
 8000c06:	4282      	cmp	r2, r0
 8000c08:	f200 8105 	bhi.w	8000e16 <__udivmoddi4+0x2d2>
 8000c0c:	1a84      	subs	r4, r0, r2
 8000c0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c12:	2001      	movs	r0, #1
 8000c14:	4690      	mov	r8, r2
 8000c16:	2d00      	cmp	r5, #0
 8000c18:	d0e5      	beq.n	8000be6 <__udivmoddi4+0xa2>
 8000c1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000c1e:	e7e2      	b.n	8000be6 <__udivmoddi4+0xa2>
 8000c20:	2a00      	cmp	r2, #0
 8000c22:	f000 8090 	beq.w	8000d46 <__udivmoddi4+0x202>
 8000c26:	fab2 f682 	clz	r6, r2
 8000c2a:	2e00      	cmp	r6, #0
 8000c2c:	f040 80a4 	bne.w	8000d78 <__udivmoddi4+0x234>
 8000c30:	1a8a      	subs	r2, r1, r2
 8000c32:	0c03      	lsrs	r3, r0, #16
 8000c34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c38:	b280      	uxth	r0, r0
 8000c3a:	b2bc      	uxth	r4, r7
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d907      	bls.n	8000c62 <__udivmoddi4+0x11e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c58:	d202      	bcs.n	8000c60 <__udivmoddi4+0x11c>
 8000c5a:	429a      	cmp	r2, r3
 8000c5c:	f200 80e0 	bhi.w	8000e20 <__udivmoddi4+0x2dc>
 8000c60:	46c4      	mov	ip, r8
 8000c62:	1a9b      	subs	r3, r3, r2
 8000c64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c70:	fb02 f404 	mul.w	r4, r2, r4
 8000c74:	429c      	cmp	r4, r3
 8000c76:	d907      	bls.n	8000c88 <__udivmoddi4+0x144>
 8000c78:	18fb      	adds	r3, r7, r3
 8000c7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c7e:	d202      	bcs.n	8000c86 <__udivmoddi4+0x142>
 8000c80:	429c      	cmp	r4, r3
 8000c82:	f200 80ca 	bhi.w	8000e1a <__udivmoddi4+0x2d6>
 8000c86:	4602      	mov	r2, r0
 8000c88:	1b1b      	subs	r3, r3, r4
 8000c8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c8e:	e7a5      	b.n	8000bdc <__udivmoddi4+0x98>
 8000c90:	f1c1 0620 	rsb	r6, r1, #32
 8000c94:	408b      	lsls	r3, r1
 8000c96:	fa22 f706 	lsr.w	r7, r2, r6
 8000c9a:	431f      	orrs	r7, r3
 8000c9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ca0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ca4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ca8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cac:	4323      	orrs	r3, r4
 8000cae:	fa00 f801 	lsl.w	r8, r0, r1
 8000cb2:	fa1f fc87 	uxth.w	ip, r7
 8000cb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000cba:	0c1c      	lsrs	r4, r3, #16
 8000cbc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000cc0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000cc4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000cc8:	45a6      	cmp	lr, r4
 8000cca:	fa02 f201 	lsl.w	r2, r2, r1
 8000cce:	d909      	bls.n	8000ce4 <__udivmoddi4+0x1a0>
 8000cd0:	193c      	adds	r4, r7, r4
 8000cd2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cd6:	f080 809c 	bcs.w	8000e12 <__udivmoddi4+0x2ce>
 8000cda:	45a6      	cmp	lr, r4
 8000cdc:	f240 8099 	bls.w	8000e12 <__udivmoddi4+0x2ce>
 8000ce0:	3802      	subs	r0, #2
 8000ce2:	443c      	add	r4, r7
 8000ce4:	eba4 040e 	sub.w	r4, r4, lr
 8000ce8:	fa1f fe83 	uxth.w	lr, r3
 8000cec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cf0:	fb09 4413 	mls	r4, r9, r3, r4
 8000cf4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cf8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cfc:	45a4      	cmp	ip, r4
 8000cfe:	d908      	bls.n	8000d12 <__udivmoddi4+0x1ce>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d06:	f080 8082 	bcs.w	8000e0e <__udivmoddi4+0x2ca>
 8000d0a:	45a4      	cmp	ip, r4
 8000d0c:	d97f      	bls.n	8000e0e <__udivmoddi4+0x2ca>
 8000d0e:	3b02      	subs	r3, #2
 8000d10:	443c      	add	r4, r7
 8000d12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d16:	eba4 040c 	sub.w	r4, r4, ip
 8000d1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d1e:	4564      	cmp	r4, ip
 8000d20:	4673      	mov	r3, lr
 8000d22:	46e1      	mov	r9, ip
 8000d24:	d362      	bcc.n	8000dec <__udivmoddi4+0x2a8>
 8000d26:	d05f      	beq.n	8000de8 <__udivmoddi4+0x2a4>
 8000d28:	b15d      	cbz	r5, 8000d42 <__udivmoddi4+0x1fe>
 8000d2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000d2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000d32:	fa04 f606 	lsl.w	r6, r4, r6
 8000d36:	fa22 f301 	lsr.w	r3, r2, r1
 8000d3a:	431e      	orrs	r6, r3
 8000d3c:	40cc      	lsrs	r4, r1
 8000d3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000d42:	2100      	movs	r1, #0
 8000d44:	e74f      	b.n	8000be6 <__udivmoddi4+0xa2>
 8000d46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d4a:	0c01      	lsrs	r1, r0, #16
 8000d4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d50:	b280      	uxth	r0, r0
 8000d52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d56:	463b      	mov	r3, r7
 8000d58:	4638      	mov	r0, r7
 8000d5a:	463c      	mov	r4, r7
 8000d5c:	46b8      	mov	r8, r7
 8000d5e:	46be      	mov	lr, r7
 8000d60:	2620      	movs	r6, #32
 8000d62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d66:	eba2 0208 	sub.w	r2, r2, r8
 8000d6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d6e:	e766      	b.n	8000c3e <__udivmoddi4+0xfa>
 8000d70:	4601      	mov	r1, r0
 8000d72:	e718      	b.n	8000ba6 <__udivmoddi4+0x62>
 8000d74:	4610      	mov	r0, r2
 8000d76:	e72c      	b.n	8000bd2 <__udivmoddi4+0x8e>
 8000d78:	f1c6 0220 	rsb	r2, r6, #32
 8000d7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000d80:	40b7      	lsls	r7, r6
 8000d82:	40b1      	lsls	r1, r6
 8000d84:	fa20 f202 	lsr.w	r2, r0, r2
 8000d88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8c:	430a      	orrs	r2, r1
 8000d8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d92:	b2bc      	uxth	r4, r7
 8000d94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d98:	0c11      	lsrs	r1, r2, #16
 8000d9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d9e:	fb08 f904 	mul.w	r9, r8, r4
 8000da2:	40b0      	lsls	r0, r6
 8000da4:	4589      	cmp	r9, r1
 8000da6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000daa:	b280      	uxth	r0, r0
 8000dac:	d93e      	bls.n	8000e2c <__udivmoddi4+0x2e8>
 8000dae:	1879      	adds	r1, r7, r1
 8000db0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000db4:	d201      	bcs.n	8000dba <__udivmoddi4+0x276>
 8000db6:	4589      	cmp	r9, r1
 8000db8:	d81f      	bhi.n	8000dfa <__udivmoddi4+0x2b6>
 8000dba:	eba1 0109 	sub.w	r1, r1, r9
 8000dbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dc2:	fb09 f804 	mul.w	r8, r9, r4
 8000dc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dca:	b292      	uxth	r2, r2
 8000dcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000dd0:	4542      	cmp	r2, r8
 8000dd2:	d229      	bcs.n	8000e28 <__udivmoddi4+0x2e4>
 8000dd4:	18ba      	adds	r2, r7, r2
 8000dd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000dda:	d2c4      	bcs.n	8000d66 <__udivmoddi4+0x222>
 8000ddc:	4542      	cmp	r2, r8
 8000dde:	d2c2      	bcs.n	8000d66 <__udivmoddi4+0x222>
 8000de0:	f1a9 0102 	sub.w	r1, r9, #2
 8000de4:	443a      	add	r2, r7
 8000de6:	e7be      	b.n	8000d66 <__udivmoddi4+0x222>
 8000de8:	45f0      	cmp	r8, lr
 8000dea:	d29d      	bcs.n	8000d28 <__udivmoddi4+0x1e4>
 8000dec:	ebbe 0302 	subs.w	r3, lr, r2
 8000df0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000df4:	3801      	subs	r0, #1
 8000df6:	46e1      	mov	r9, ip
 8000df8:	e796      	b.n	8000d28 <__udivmoddi4+0x1e4>
 8000dfa:	eba7 0909 	sub.w	r9, r7, r9
 8000dfe:	4449      	add	r1, r9
 8000e00:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e04:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e08:	fb09 f804 	mul.w	r8, r9, r4
 8000e0c:	e7db      	b.n	8000dc6 <__udivmoddi4+0x282>
 8000e0e:	4673      	mov	r3, lr
 8000e10:	e77f      	b.n	8000d12 <__udivmoddi4+0x1ce>
 8000e12:	4650      	mov	r0, sl
 8000e14:	e766      	b.n	8000ce4 <__udivmoddi4+0x1a0>
 8000e16:	4608      	mov	r0, r1
 8000e18:	e6fd      	b.n	8000c16 <__udivmoddi4+0xd2>
 8000e1a:	443b      	add	r3, r7
 8000e1c:	3a02      	subs	r2, #2
 8000e1e:	e733      	b.n	8000c88 <__udivmoddi4+0x144>
 8000e20:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e24:	443b      	add	r3, r7
 8000e26:	e71c      	b.n	8000c62 <__udivmoddi4+0x11e>
 8000e28:	4649      	mov	r1, r9
 8000e2a:	e79c      	b.n	8000d66 <__udivmoddi4+0x222>
 8000e2c:	eba1 0109 	sub.w	r1, r1, r9
 8000e30:	46c4      	mov	ip, r8
 8000e32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e36:	fb09 f804 	mul.w	r8, r9, r4
 8000e3a:	e7c4      	b.n	8000dc6 <__udivmoddi4+0x282>

08000e3c <__aeabi_idiv0>:
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop

08000e40 <Generate_Sine_Segment>:
volatile float volume_factor = 0.0f;

uint32_t t_short = 200;

/* --- DSP Fonksiyonu 1: Ham Ses Ãœretimi (Ses Sabit) --- */
void Generate_Sine_Segment(int16_t *buffer, uint32_t start_index, uint32_t length, float freq) {
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b088      	sub	sp, #32
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	60f8      	str	r0, [r7, #12]
 8000e48:	60b9      	str	r1, [r7, #8]
 8000e4a:	607a      	str	r2, [r7, #4]
 8000e4c:	ed87 0a00 	vstr	s0, [r7]
    float phase_increment = (2.0f * M_PI * freq) / (float)SAMPLING_FREQ;
 8000e50:	6838      	ldr	r0, [r7, #0]
 8000e52:	f7ff fb1d 	bl	8000490 <__aeabi_f2d>
 8000e56:	a33e      	add	r3, pc, #248	@ (adr r3, 8000f50 <Generate_Sine_Segment+0x110>)
 8000e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e5c:	f7ff fb70 	bl	8000540 <__aeabi_dmul>
 8000e60:	4602      	mov	r2, r0
 8000e62:	460b      	mov	r3, r1
 8000e64:	4610      	mov	r0, r2
 8000e66:	4619      	mov	r1, r3
 8000e68:	a33d      	add	r3, pc, #244	@ (adr r3, 8000f60 <Generate_Sine_Segment+0x120>)
 8000e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e6e:	f7ff fc91 	bl	8000794 <__aeabi_ddiv>
 8000e72:	4602      	mov	r2, r0
 8000e74:	460b      	mov	r3, r1
 8000e76:	4610      	mov	r0, r2
 8000e78:	4619      	mov	r1, r3
 8000e7a:	f7ff fdfb 	bl	8000a74 <__aeabi_d2f>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	61bb      	str	r3, [r7, #24]

    for (uint32_t i = start_index; i < start_index + length; i += 2) {
 8000e82:	68bb      	ldr	r3, [r7, #8]
 8000e84:	61fb      	str	r3, [r7, #28]
 8000e86:	e055      	b.n	8000f34 <Generate_Sine_Segment+0xf4>
        current_phase += phase_increment;
 8000e88:	4b33      	ldr	r3, [pc, #204]	@ (8000f58 <Generate_Sine_Segment+0x118>)
 8000e8a:	ed93 7a00 	vldr	s14, [r3]
 8000e8e:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e96:	4b30      	ldr	r3, [pc, #192]	@ (8000f58 <Generate_Sine_Segment+0x118>)
 8000e98:	edc3 7a00 	vstr	s15, [r3]
        if (current_phase >= 2.0f * M_PI) current_phase -= 2.0f * M_PI;
 8000e9c:	4b2e      	ldr	r3, [pc, #184]	@ (8000f58 <Generate_Sine_Segment+0x118>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff faf5 	bl	8000490 <__aeabi_f2d>
 8000ea6:	a32a      	add	r3, pc, #168	@ (adr r3, 8000f50 <Generate_Sine_Segment+0x110>)
 8000ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eac:	f7ff fdce 	bl	8000a4c <__aeabi_dcmpge>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d012      	beq.n	8000edc <Generate_Sine_Segment+0x9c>
 8000eb6:	4b28      	ldr	r3, [pc, #160]	@ (8000f58 <Generate_Sine_Segment+0x118>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff fae8 	bl	8000490 <__aeabi_f2d>
 8000ec0:	a323      	add	r3, pc, #140	@ (adr r3, 8000f50 <Generate_Sine_Segment+0x110>)
 8000ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ec6:	f7ff f983 	bl	80001d0 <__aeabi_dsub>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	460b      	mov	r3, r1
 8000ece:	4610      	mov	r0, r2
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	f7ff fdcf 	bl	8000a74 <__aeabi_d2f>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	4a1f      	ldr	r2, [pc, #124]	@ (8000f58 <Generate_Sine_Segment+0x118>)
 8000eda:	6013      	str	r3, [r2, #0]

        // Ses hep maksimum seviyede Ã¼retiliyor (20000 sabit)
        int16_t val = (freq == 0) ? 0 : (int16_t)(20000.0f * sinf(current_phase));
 8000edc:	edd7 7a00 	vldr	s15, [r7]
 8000ee0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ee8:	d012      	beq.n	8000f10 <Generate_Sine_Segment+0xd0>
 8000eea:	4b1b      	ldr	r3, [pc, #108]	@ (8000f58 <Generate_Sine_Segment+0x118>)
 8000eec:	edd3 7a00 	vldr	s15, [r3]
 8000ef0:	eeb0 0a67 	vmov.f32	s0, s15
 8000ef4:	f00a fefa 	bl	800bcec <sinf>
 8000ef8:	eef0 7a40 	vmov.f32	s15, s0
 8000efc:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8000f5c <Generate_Sine_Segment+0x11c>
 8000f00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f08:	ee17 3a90 	vmov	r3, s15
 8000f0c:	b21b      	sxth	r3, r3
 8000f0e:	e000      	b.n	8000f12 <Generate_Sine_Segment+0xd2>
 8000f10:	2300      	movs	r3, #0
 8000f12:	82fb      	strh	r3, [r7, #22]

        buffer[i]     = val;
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	005b      	lsls	r3, r3, #1
 8000f18:	68fa      	ldr	r2, [r7, #12]
 8000f1a:	4413      	add	r3, r2
 8000f1c:	8afa      	ldrh	r2, [r7, #22]
 8000f1e:	801a      	strh	r2, [r3, #0]
        buffer[i + 1] = val;
 8000f20:	69fb      	ldr	r3, [r7, #28]
 8000f22:	3301      	adds	r3, #1
 8000f24:	005b      	lsls	r3, r3, #1
 8000f26:	68fa      	ldr	r2, [r7, #12]
 8000f28:	4413      	add	r3, r2
 8000f2a:	8afa      	ldrh	r2, [r7, #22]
 8000f2c:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = start_index; i < start_index + length; i += 2) {
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	3302      	adds	r3, #2
 8000f32:	61fb      	str	r3, [r7, #28]
 8000f34:	68ba      	ldr	r2, [r7, #8]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4413      	add	r3, r2
 8000f3a:	69fa      	ldr	r2, [r7, #28]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	d3a3      	bcc.n	8000e88 <Generate_Sine_Segment+0x48>
    }
}
 8000f40:	bf00      	nop
 8000f42:	bf00      	nop
 8000f44:	3720      	adds	r7, #32
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	f3af 8000 	nop.w
 8000f50:	54442d18 	.word	0x54442d18
 8000f54:	401921fb 	.word	0x401921fb
 8000f58:	20008184 	.word	0x20008184
 8000f5c:	469c4000 	.word	0x469c4000
 8000f60:	00000000 	.word	0x00000000
 8000f64:	40e77000 	.word	0x40e77000

08000f68 <Apply_Volume_Filter>:

/* --- DSP Fonksiyonu 2: Filtre/Volume Ä°ÅŸlemi (Pot Burada Devrede) --- */
void Apply_Volume_Filter(int16_t *input_buf, int16_t *output_buf, uint32_t start_index, uint32_t length) {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	60f8      	str	r0, [r7, #12]
 8000f70:	60b9      	str	r1, [r7, #8]
 8000f72:	607a      	str	r2, [r7, #4]
 8000f74:	603b      	str	r3, [r7, #0]

    // ADC Okuma ve YumuÅŸatma
    HAL_ADC_Start(&hadc1);
 8000f76:	482b      	ldr	r0, [pc, #172]	@ (8001024 <Apply_Volume_Filter+0xbc>)
 8000f78:	f001 fdac 	bl	8002ad4 <HAL_ADC_Start>
    if(HAL_ADC_PollForConversion(&hadc1, 5) == HAL_OK) {
 8000f7c:	2105      	movs	r1, #5
 8000f7e:	4829      	ldr	r0, [pc, #164]	@ (8001024 <Apply_Volume_Filter+0xbc>)
 8000f80:	f001 fead 	bl	8002cde <HAL_ADC_PollForConversion>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d11e      	bne.n	8000fc8 <Apply_Volume_Filter+0x60>
        float raw_adc = (float)HAL_ADC_GetValue(&hadc1) / 4095.0f;
 8000f8a:	4826      	ldr	r0, [pc, #152]	@ (8001024 <Apply_Volume_Filter+0xbc>)
 8000f8c:	f001 ff32 	bl	8002df4 <HAL_ADC_GetValue>
 8000f90:	ee07 0a90 	vmov	s15, r0
 8000f94:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f98:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8001028 <Apply_Volume_Filter+0xc0>
 8000f9c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fa0:	edc7 7a04 	vstr	s15, [r7, #16]
        volume_factor = (volume_factor * 0.9f) + (raw_adc * 0.1f);
 8000fa4:	4b21      	ldr	r3, [pc, #132]	@ (800102c <Apply_Volume_Filter+0xc4>)
 8000fa6:	edd3 7a00 	vldr	s15, [r3]
 8000faa:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001030 <Apply_Volume_Filter+0xc8>
 8000fae:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000fb2:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fb6:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001034 <Apply_Volume_Filter+0xcc>
 8000fba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000fbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fc2:	4b1a      	ldr	r3, [pc, #104]	@ (800102c <Apply_Volume_Filter+0xc4>)
 8000fc4:	edc3 7a00 	vstr	s15, [r3]
    }
    HAL_ADC_Stop(&hadc1);
 8000fc8:	4816      	ldr	r0, [pc, #88]	@ (8001024 <Apply_Volume_Filter+0xbc>)
 8000fca:	f001 fe55 	bl	8002c78 <HAL_ADC_Stop>

    // Ham sesi al, pot Ã§arpanÄ±yla iÅŸle ve Ã§Ä±kÄ±ÅŸ tamponuna yaz
    for (uint32_t i = start_index; i < start_index + length; i++) {
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	617b      	str	r3, [r7, #20]
 8000fd2:	e01b      	b.n	800100c <Apply_Volume_Filter+0xa4>
        output_buf[i] = (int16_t)((float)input_buf[i] * volume_factor);
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	68fa      	ldr	r2, [r7, #12]
 8000fda:	4413      	add	r3, r2
 8000fdc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fe0:	ee07 3a90 	vmov	s15, r3
 8000fe4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fe8:	4b10      	ldr	r3, [pc, #64]	@ (800102c <Apply_Volume_Filter+0xc4>)
 8000fea:	edd3 7a00 	vldr	s15, [r3]
 8000fee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	005b      	lsls	r3, r3, #1
 8000ff6:	68ba      	ldr	r2, [r7, #8]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ffe:	ee17 2a90 	vmov	r2, s15
 8001002:	b212      	sxth	r2, r2
 8001004:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = start_index; i < start_index + length; i++) {
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	3301      	adds	r3, #1
 800100a:	617b      	str	r3, [r7, #20]
 800100c:	687a      	ldr	r2, [r7, #4]
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	4413      	add	r3, r2
 8001012:	697a      	ldr	r2, [r7, #20]
 8001014:	429a      	cmp	r2, r3
 8001016:	d3dd      	bcc.n	8000fd4 <Apply_Volume_Filter+0x6c>
    }
}
 8001018:	bf00      	nop
 800101a:	bf00      	nop
 800101c:	3718      	adds	r7, #24
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	20008194 	.word	0x20008194
 8001028:	457ff000 	.word	0x457ff000
 800102c:	2000818c 	.word	0x2000818c
 8001030:	3f666666 	.word	0x3f666666
 8001034:	3dcccccd 	.word	0x3dcccccd

08001038 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:

/* --- DMA Callbacks --- */
void BSP_AUDIO_OUT_HalfTransfer_CallBack(void) {
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
    // 1. Ã–nce Ã¼retilmiÅŸ olan ham sesi filtrele (VolÃ¼mÃ¼ uygula)
    Apply_Volume_Filter(Audio_Ring_Buffer, Filter_Ring_Buffer, 0, RING_BUFFER_SIZE / 2);
 800103c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001040:	2200      	movs	r2, #0
 8001042:	4908      	ldr	r1, [pc, #32]	@ (8001064 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x2c>)
 8001044:	4808      	ldr	r0, [pc, #32]	@ (8001068 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x30>)
 8001046:	f7ff ff8f 	bl	8000f68 <Apply_Volume_Filter>

    // 2. Bir sonraki tur iÃ§in ham sesi (sabit seviyede) Ã¼ret
    Generate_Sine_Segment(Audio_Ring_Buffer, 0, RING_BUFFER_SIZE / 2, target_frequency);
 800104a:	4b08      	ldr	r3, [pc, #32]	@ (800106c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x34>)
 800104c:	edd3 7a00 	vldr	s15, [r3]
 8001050:	eeb0 0a67 	vmov.f32	s0, s15
 8001054:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001058:	2100      	movs	r1, #0
 800105a:	4803      	ldr	r0, [pc, #12]	@ (8001068 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x30>)
 800105c:	f7ff fef0 	bl	8000e40 <Generate_Sine_Segment>
}
 8001060:	bf00      	nop
 8001062:	bd80      	pop	{r7, pc}
 8001064:	20004184 	.word	0x20004184
 8001068:	20000184 	.word	0x20000184
 800106c:	20008188 	.word	0x20008188

08001070 <BSP_AUDIO_OUT_TransferComplete_CallBack>:

void BSP_AUDIO_OUT_TransferComplete_CallBack(void) {
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
    // 1. Ä°kinci yarÄ±yÄ± filtrele
    Apply_Volume_Filter(Audio_Ring_Buffer, Filter_Ring_Buffer, RING_BUFFER_SIZE / 2, RING_BUFFER_SIZE / 2);
 8001074:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001078:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800107c:	4908      	ldr	r1, [pc, #32]	@ (80010a0 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x30>)
 800107e:	4809      	ldr	r0, [pc, #36]	@ (80010a4 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x34>)
 8001080:	f7ff ff72 	bl	8000f68 <Apply_Volume_Filter>

    // 2. Bir sonraki tur iÃ§in ham sesi Ã¼ret
    Generate_Sine_Segment(Audio_Ring_Buffer, RING_BUFFER_SIZE / 2, RING_BUFFER_SIZE / 2, target_frequency);
 8001084:	4b08      	ldr	r3, [pc, #32]	@ (80010a8 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x38>)
 8001086:	edd3 7a00 	vldr	s15, [r3]
 800108a:	eeb0 0a67 	vmov.f32	s0, s15
 800108e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001092:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001096:	4803      	ldr	r0, [pc, #12]	@ (80010a4 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x34>)
 8001098:	f7ff fed2 	bl	8000e40 <Generate_Sine_Segment>
}
 800109c:	bf00      	nop
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	20004184 	.word	0x20004184
 80010a4:	20000184 	.word	0x20000184
 80010a8:	20008188 	.word	0x20008188

080010ac <App_Init>:

/* --- Uygulama BaÅŸlatma --- */
void App_Init(void) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 80010b0:	2200      	movs	r2, #0
 80010b2:	2110      	movs	r1, #16
 80010b4:	4813      	ldr	r0, [pc, #76]	@ (8001104 <App_Init+0x58>)
 80010b6:	f003 f841 	bl	800413c <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80010ba:	2032      	movs	r0, #50	@ 0x32
 80010bc:	f001 fca2 	bl	8002a04 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 80010c0:	2201      	movs	r2, #1
 80010c2:	2110      	movs	r1, #16
 80010c4:	480f      	ldr	r0, [pc, #60]	@ (8001104 <App_Init+0x58>)
 80010c6:	f003 f839 	bl	800413c <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80010ca:	2032      	movs	r0, #50	@ 0x32
 80010cc:	f001 fc9a 	bl	8002a04 <HAL_Delay>

    if (BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, 90, SAMPLING_FREQ) != AUDIO_OK) {
 80010d0:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80010d4:	215a      	movs	r1, #90	@ 0x5a
 80010d6:	2002      	movs	r0, #2
 80010d8:	f000 ff8c 	bl	8001ff4 <BSP_AUDIO_OUT_Init>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <App_Init+0x3a>
        Error_Handler();
 80010e2:	f000 fe35 	bl	8001d50 <Error_Handler>
    }

    // BaÅŸlangÄ±Ã§ta tamponlarÄ± hazÄ±rla
    Generate_Sine_Segment(Audio_Ring_Buffer, 0, RING_BUFFER_SIZE, 0);
 80010e6:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8001108 <App_Init+0x5c>
 80010ea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010ee:	2100      	movs	r1, #0
 80010f0:	4806      	ldr	r0, [pc, #24]	@ (800110c <App_Init+0x60>)
 80010f2:	f7ff fea5 	bl	8000e40 <Generate_Sine_Segment>
    // Ã‡alarken Filter_Ring_Buffer (iÅŸlenmiÅŸ ses) kullanÄ±lÄ±r
    BSP_AUDIO_OUT_Play((uint16_t*)Filter_Ring_Buffer, RING_BUFFER_SIZE * sizeof(int16_t));
 80010f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010fa:	4805      	ldr	r0, [pc, #20]	@ (8001110 <App_Init+0x64>)
 80010fc:	f000 ffc8 	bl	8002090 <BSP_AUDIO_OUT_Play>
}
 8001100:	bf00      	nop
 8001102:	bd80      	pop	{r7, pc}
 8001104:	40020c00 	.word	0x40020c00
 8001108:	00000000 	.word	0x00000000
 800110c:	20000184 	.word	0x20000184
 8001110:	20004184 	.word	0x20004184

08001114 <App_Loop>:

/* --- Ana Melodi DÃ¶ngÃ¼sÃ¼ --- */
void App_Loop(void) {
 8001114:	b5b0      	push	{r4, r5, r7, lr}
 8001116:	b092      	sub	sp, #72	@ 0x48
 8001118:	af00      	add	r7, sp, #0
    for(int i=0; i<2; i++) {
 800111a:	2300      	movs	r3, #0
 800111c:	647b      	str	r3, [r7, #68]	@ 0x44
 800111e:	e021      	b.n	8001164 <App_Loop+0x50>
        float verse[] = {NOTE_CS4, NOTE_CS4, NOTE_D4, NOTE_D4, NOTE_E4, NOTE_E4, NOTE_E4};
 8001120:	4b2c      	ldr	r3, [pc, #176]	@ (80011d4 <App_Loop+0xc0>)
 8001122:	1d3c      	adds	r4, r7, #4
 8001124:	461d      	mov	r5, r3
 8001126:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001128:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800112a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800112e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        for(int j=0; j<7; j++) {
 8001132:	2300      	movs	r3, #0
 8001134:	643b      	str	r3, [r7, #64]	@ 0x40
 8001136:	e00f      	b.n	8001158 <App_Loop+0x44>
            target_frequency = verse[j]; HAL_Delay(t_short);
 8001138:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	3348      	adds	r3, #72	@ 0x48
 800113e:	443b      	add	r3, r7
 8001140:	3b44      	subs	r3, #68	@ 0x44
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a24      	ldr	r2, [pc, #144]	@ (80011d8 <App_Loop+0xc4>)
 8001146:	6013      	str	r3, [r2, #0]
 8001148:	4b24      	ldr	r3, [pc, #144]	@ (80011dc <App_Loop+0xc8>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4618      	mov	r0, r3
 800114e:	f001 fc59 	bl	8002a04 <HAL_Delay>
        for(int j=0; j<7; j++) {
 8001152:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001154:	3301      	adds	r3, #1
 8001156:	643b      	str	r3, [r7, #64]	@ 0x40
 8001158:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800115a:	2b06      	cmp	r3, #6
 800115c:	ddec      	ble.n	8001138 <App_Loop+0x24>
    for(int i=0; i<2; i++) {
 800115e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001160:	3301      	adds	r3, #1
 8001162:	647b      	str	r3, [r7, #68]	@ 0x44
 8001164:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001166:	2b01      	cmp	r3, #1
 8001168:	ddda      	ble.n	8001120 <App_Loop+0xc>
        }
    }
    float chorus_end[] = {NOTE_CS4, NOTE_CS4, NOTE_D4, NOTE_D4, NOTE_E4, NOTE_D4, NOTE_CS4};
 800116a:	4b1d      	ldr	r3, [pc, #116]	@ (80011e0 <App_Loop+0xcc>)
 800116c:	f107 0420 	add.w	r4, r7, #32
 8001170:	461d      	mov	r5, r3
 8001172:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001174:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001176:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800117a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    for(int j=0; j<7; j++) {
 800117e:	2300      	movs	r3, #0
 8001180:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001182:	e00f      	b.n	80011a4 <App_Loop+0x90>
        target_frequency = chorus_end[j]; HAL_Delay(t_short);
 8001184:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001186:	009b      	lsls	r3, r3, #2
 8001188:	3348      	adds	r3, #72	@ 0x48
 800118a:	443b      	add	r3, r7
 800118c:	3b28      	subs	r3, #40	@ 0x28
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a11      	ldr	r2, [pc, #68]	@ (80011d8 <App_Loop+0xc4>)
 8001192:	6013      	str	r3, [r2, #0]
 8001194:	4b11      	ldr	r3, [pc, #68]	@ (80011dc <App_Loop+0xc8>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4618      	mov	r0, r3
 800119a:	f001 fc33 	bl	8002a04 <HAL_Delay>
    for(int j=0; j<7; j++) {
 800119e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011a0:	3301      	adds	r3, #1
 80011a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80011a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011a6:	2b06      	cmp	r3, #6
 80011a8:	ddec      	ble.n	8001184 <App_Loop+0x70>
    }
    target_frequency = NOTE_B3;  HAL_Delay(t_short * 2);
 80011aa:	4b0b      	ldr	r3, [pc, #44]	@ (80011d8 <App_Loop+0xc4>)
 80011ac:	4a0d      	ldr	r2, [pc, #52]	@ (80011e4 <App_Loop+0xd0>)
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	4b0a      	ldr	r3, [pc, #40]	@ (80011dc <App_Loop+0xc8>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	4618      	mov	r0, r3
 80011b8:	f001 fc24 	bl	8002a04 <HAL_Delay>
    target_frequency = 0;        HAL_Delay(1000);
 80011bc:	4b06      	ldr	r3, [pc, #24]	@ (80011d8 <App_Loop+0xc4>)
 80011be:	f04f 0200 	mov.w	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011c8:	f001 fc1c 	bl	8002a04 <HAL_Delay>
}
 80011cc:	bf00      	nop
 80011ce:	3748      	adds	r7, #72	@ 0x48
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bdb0      	pop	{r4, r5, r7, pc}
 80011d4:	0800c764 	.word	0x0800c764
 80011d8:	20008188 	.word	0x20008188
 80011dc:	20000000 	.word	0x20000000
 80011e0:	0800c780 	.word	0x0800c780
 80011e4:	4376f0a4 	.word	0x4376f0a4

080011e8 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b086      	sub	sp, #24
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	607b      	str	r3, [r7, #4]
 80011f0:	4603      	mov	r3, r0
 80011f2:	81fb      	strh	r3, [r7, #14]
 80011f4:	460b      	mov	r3, r1
 80011f6:	81bb      	strh	r3, [r7, #12]
 80011f8:	4613      	mov	r3, r2
 80011fa:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 80011fc:	2300      	movs	r3, #0
 80011fe:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8001200:	f000 fe92 	bl	8001f28 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8001204:	89fb      	ldrh	r3, [r7, #14]
 8001206:	b2db      	uxtb	r3, r3
 8001208:	2201      	movs	r2, #1
 800120a:	2102      	movs	r1, #2
 800120c:	4618      	mov	r0, r3
 800120e:	f000 fb01 	bl	8001814 <CODEC_IO_Write>
 8001212:	4603      	mov	r3, r0
 8001214:	461a      	mov	r2, r3
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	4413      	add	r3, r2
 800121a:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 800121c:	89bb      	ldrh	r3, [r7, #12]
 800121e:	3b01      	subs	r3, #1
 8001220:	2b03      	cmp	r3, #3
 8001222:	d81b      	bhi.n	800125c <cs43l22_Init+0x74>
 8001224:	a201      	add	r2, pc, #4	@ (adr r2, 800122c <cs43l22_Init+0x44>)
 8001226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800122a:	bf00      	nop
 800122c:	0800123d 	.word	0x0800123d
 8001230:	08001245 	.word	0x08001245
 8001234:	0800124d 	.word	0x0800124d
 8001238:	08001255 	.word	0x08001255
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 800123c:	4b5b      	ldr	r3, [pc, #364]	@ (80013ac <cs43l22_Init+0x1c4>)
 800123e:	22fa      	movs	r2, #250	@ 0xfa
 8001240:	701a      	strb	r2, [r3, #0]
    break;
 8001242:	e00f      	b.n	8001264 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8001244:	4b59      	ldr	r3, [pc, #356]	@ (80013ac <cs43l22_Init+0x1c4>)
 8001246:	22af      	movs	r2, #175	@ 0xaf
 8001248:	701a      	strb	r2, [r3, #0]
    break;
 800124a:	e00b      	b.n	8001264 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 800124c:	4b57      	ldr	r3, [pc, #348]	@ (80013ac <cs43l22_Init+0x1c4>)
 800124e:	22aa      	movs	r2, #170	@ 0xaa
 8001250:	701a      	strb	r2, [r3, #0]
    break;
 8001252:	e007      	b.n	8001264 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8001254:	4b55      	ldr	r3, [pc, #340]	@ (80013ac <cs43l22_Init+0x1c4>)
 8001256:	2205      	movs	r2, #5
 8001258:	701a      	strb	r2, [r3, #0]
    break;    
 800125a:	e003      	b.n	8001264 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 800125c:	4b53      	ldr	r3, [pc, #332]	@ (80013ac <cs43l22_Init+0x1c4>)
 800125e:	2205      	movs	r2, #5
 8001260:	701a      	strb	r2, [r3, #0]
    break;    
 8001262:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001264:	89fb      	ldrh	r3, [r7, #14]
 8001266:	b2db      	uxtb	r3, r3
 8001268:	4a50      	ldr	r2, [pc, #320]	@ (80013ac <cs43l22_Init+0x1c4>)
 800126a:	7812      	ldrb	r2, [r2, #0]
 800126c:	b2d2      	uxtb	r2, r2
 800126e:	2104      	movs	r1, #4
 8001270:	4618      	mov	r0, r3
 8001272:	f000 facf 	bl	8001814 <CODEC_IO_Write>
 8001276:	4603      	mov	r3, r0
 8001278:	461a      	mov	r2, r3
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	4413      	add	r3, r2
 800127e:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8001280:	89fb      	ldrh	r3, [r7, #14]
 8001282:	b2db      	uxtb	r3, r3
 8001284:	2281      	movs	r2, #129	@ 0x81
 8001286:	2105      	movs	r1, #5
 8001288:	4618      	mov	r0, r3
 800128a:	f000 fac3 	bl	8001814 <CODEC_IO_Write>
 800128e:	4603      	mov	r3, r0
 8001290:	461a      	mov	r2, r3
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	4413      	add	r3, r2
 8001296:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8001298:	89fb      	ldrh	r3, [r7, #14]
 800129a:	b2db      	uxtb	r3, r3
 800129c:	2204      	movs	r2, #4
 800129e:	2106      	movs	r1, #6
 80012a0:	4618      	mov	r0, r3
 80012a2:	f000 fab7 	bl	8001814 <CODEC_IO_Write>
 80012a6:	4603      	mov	r3, r0
 80012a8:	461a      	mov	r2, r3
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	4413      	add	r3, r2
 80012ae:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 80012b0:	7afa      	ldrb	r2, [r7, #11]
 80012b2:	89fb      	ldrh	r3, [r7, #14]
 80012b4:	4611      	mov	r1, r2
 80012b6:	4618      	mov	r0, r3
 80012b8:	f000 f964 	bl	8001584 <cs43l22_SetVolume>
 80012bc:	4602      	mov	r2, r0
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	4413      	add	r3, r2
 80012c2:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 80012c4:	89bb      	ldrh	r3, [r7, #12]
 80012c6:	2b02      	cmp	r3, #2
 80012c8:	d023      	beq.n	8001312 <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 80012ca:	89fb      	ldrh	r3, [r7, #14]
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	2206      	movs	r2, #6
 80012d0:	210f      	movs	r1, #15
 80012d2:	4618      	mov	r0, r3
 80012d4:	f000 fa9e 	bl	8001814 <CODEC_IO_Write>
 80012d8:	4603      	mov	r3, r0
 80012da:	461a      	mov	r2, r3
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	4413      	add	r3, r2
 80012e0:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 80012e2:	89fb      	ldrh	r3, [r7, #14]
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	2200      	movs	r2, #0
 80012e8:	2124      	movs	r1, #36	@ 0x24
 80012ea:	4618      	mov	r0, r3
 80012ec:	f000 fa92 	bl	8001814 <CODEC_IO_Write>
 80012f0:	4603      	mov	r3, r0
 80012f2:	461a      	mov	r2, r3
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	4413      	add	r3, r2
 80012f8:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 80012fa:	89fb      	ldrh	r3, [r7, #14]
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	2200      	movs	r2, #0
 8001300:	2125      	movs	r1, #37	@ 0x25
 8001302:	4618      	mov	r0, r3
 8001304:	f000 fa86 	bl	8001814 <CODEC_IO_Write>
 8001308:	4603      	mov	r3, r0
 800130a:	461a      	mov	r2, r3
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	4413      	add	r3, r2
 8001310:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8001312:	89fb      	ldrh	r3, [r7, #14]
 8001314:	b2db      	uxtb	r3, r3
 8001316:	2200      	movs	r2, #0
 8001318:	210a      	movs	r1, #10
 800131a:	4618      	mov	r0, r3
 800131c:	f000 fa7a 	bl	8001814 <CODEC_IO_Write>
 8001320:	4603      	mov	r3, r0
 8001322:	461a      	mov	r2, r3
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	4413      	add	r3, r2
 8001328:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800132a:	89fb      	ldrh	r3, [r7, #14]
 800132c:	b2db      	uxtb	r3, r3
 800132e:	2204      	movs	r2, #4
 8001330:	210e      	movs	r1, #14
 8001332:	4618      	mov	r0, r3
 8001334:	f000 fa6e 	bl	8001814 <CODEC_IO_Write>
 8001338:	4603      	mov	r3, r0
 800133a:	461a      	mov	r2, r3
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	4413      	add	r3, r2
 8001340:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8001342:	89fb      	ldrh	r3, [r7, #14]
 8001344:	b2db      	uxtb	r3, r3
 8001346:	2200      	movs	r2, #0
 8001348:	2127      	movs	r1, #39	@ 0x27
 800134a:	4618      	mov	r0, r3
 800134c:	f000 fa62 	bl	8001814 <CODEC_IO_Write>
 8001350:	4603      	mov	r3, r0
 8001352:	461a      	mov	r2, r3
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	4413      	add	r3, r2
 8001358:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 800135a:	89fb      	ldrh	r3, [r7, #14]
 800135c:	b2db      	uxtb	r3, r3
 800135e:	220f      	movs	r2, #15
 8001360:	211f      	movs	r1, #31
 8001362:	4618      	mov	r0, r3
 8001364:	f000 fa56 	bl	8001814 <CODEC_IO_Write>
 8001368:	4603      	mov	r3, r0
 800136a:	461a      	mov	r2, r3
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	4413      	add	r3, r2
 8001370:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8001372:	89fb      	ldrh	r3, [r7, #14]
 8001374:	b2db      	uxtb	r3, r3
 8001376:	220a      	movs	r2, #10
 8001378:	211a      	movs	r1, #26
 800137a:	4618      	mov	r0, r3
 800137c:	f000 fa4a 	bl	8001814 <CODEC_IO_Write>
 8001380:	4603      	mov	r3, r0
 8001382:	461a      	mov	r2, r3
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	4413      	add	r3, r2
 8001388:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 800138a:	89fb      	ldrh	r3, [r7, #14]
 800138c:	b2db      	uxtb	r3, r3
 800138e:	220a      	movs	r2, #10
 8001390:	211b      	movs	r1, #27
 8001392:	4618      	mov	r0, r3
 8001394:	f000 fa3e 	bl	8001814 <CODEC_IO_Write>
 8001398:	4603      	mov	r3, r0
 800139a:	461a      	mov	r2, r3
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	4413      	add	r3, r2
 80013a0:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 80013a2:	697b      	ldr	r3, [r7, #20]
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3718      	adds	r7, #24
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	20008190 	.word	0x20008190

080013b0 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 80013b4:	f000 fdf0 	bl	8001f98 <AUDIO_IO_DeInit>
}
 80013b8:	bf00      	nop
 80013ba:	bd80      	pop	{r7, pc}

080013bc <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 80013c6:	f000 fdaf 	bl	8001f28 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 80013ca:	88fb      	ldrh	r3, [r7, #6]
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2101      	movs	r1, #1
 80013d0:	4618      	mov	r0, r3
 80013d2:	f000 fdfb 	bl	8001fcc <AUDIO_IO_Read>
 80013d6:	4603      	mov	r3, r0
 80013d8:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 80013da:	7bfb      	ldrb	r3, [r7, #15]
 80013dc:	f023 0307 	bic.w	r3, r3, #7
 80013e0:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 80013e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3710      	adds	r7, #16
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}

080013ec <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	6039      	str	r1, [r7, #0]
 80013f6:	80fb      	strh	r3, [r7, #6]
 80013f8:	4613      	mov	r3, r2
 80013fa:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 80013fc:	2300      	movs	r3, #0
 80013fe:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8001400:	4b16      	ldr	r3, [pc, #88]	@ (800145c <cs43l22_Play+0x70>)
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	2b01      	cmp	r3, #1
 8001406:	d123      	bne.n	8001450 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8001408:	88fb      	ldrh	r3, [r7, #6]
 800140a:	b2db      	uxtb	r3, r3
 800140c:	2206      	movs	r2, #6
 800140e:	210e      	movs	r1, #14
 8001410:	4618      	mov	r0, r3
 8001412:	f000 f9ff 	bl	8001814 <CODEC_IO_Write>
 8001416:	4603      	mov	r3, r0
 8001418:	461a      	mov	r2, r3
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	4413      	add	r3, r2
 800141e:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001420:	88fb      	ldrh	r3, [r7, #6]
 8001422:	2100      	movs	r1, #0
 8001424:	4618      	mov	r0, r3
 8001426:	f000 f919 	bl	800165c <cs43l22_SetMute>
 800142a:	4602      	mov	r2, r0
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	4413      	add	r3, r2
 8001430:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 8001432:	88fb      	ldrh	r3, [r7, #6]
 8001434:	b2db      	uxtb	r3, r3
 8001436:	229e      	movs	r2, #158	@ 0x9e
 8001438:	2102      	movs	r1, #2
 800143a:	4618      	mov	r0, r3
 800143c:	f000 f9ea 	bl	8001814 <CODEC_IO_Write>
 8001440:	4603      	mov	r3, r0
 8001442:	461a      	mov	r2, r3
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	4413      	add	r3, r2
 8001448:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 800144a:	4b04      	ldr	r3, [pc, #16]	@ (800145c <cs43l22_Play+0x70>)
 800144c:	2200      	movs	r2, #0
 800144e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8001450:	68fb      	ldr	r3, [r7, #12]
}
 8001452:	4618      	mov	r0, r3
 8001454:	3710      	adds	r7, #16
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20000034 	.word	0x20000034

08001460 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800146e:	88fb      	ldrh	r3, [r7, #6]
 8001470:	2101      	movs	r1, #1
 8001472:	4618      	mov	r0, r3
 8001474:	f000 f8f2 	bl	800165c <cs43l22_SetMute>
 8001478:	4602      	mov	r2, r0
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	4413      	add	r3, r2
 800147e:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8001480:	88fb      	ldrh	r3, [r7, #6]
 8001482:	b2db      	uxtb	r3, r3
 8001484:	2201      	movs	r2, #1
 8001486:	2102      	movs	r1, #2
 8001488:	4618      	mov	r0, r3
 800148a:	f000 f9c3 	bl	8001814 <CODEC_IO_Write>
 800148e:	4603      	mov	r3, r0
 8001490:	461a      	mov	r2, r3
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	4413      	add	r3, r2
 8001496:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8001498:	68fb      	ldr	r3, [r7, #12]
}
 800149a:	4618      	mov	r0, r3
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
	...

080014a4 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80014ae:	2300      	movs	r3, #0
 80014b0:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 80014b2:	2300      	movs	r3, #0
 80014b4:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80014b6:	88fb      	ldrh	r3, [r7, #6]
 80014b8:	2100      	movs	r1, #0
 80014ba:	4618      	mov	r0, r3
 80014bc:	f000 f8ce 	bl	800165c <cs43l22_SetMute>
 80014c0:	4602      	mov	r2, r0
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	4413      	add	r3, r2
 80014c6:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 80014c8:	2300      	movs	r3, #0
 80014ca:	60bb      	str	r3, [r7, #8]
 80014cc:	e002      	b.n	80014d4 <cs43l22_Resume+0x30>
 80014ce:	68bb      	ldr	r3, [r7, #8]
 80014d0:	3301      	adds	r3, #1
 80014d2:	60bb      	str	r3, [r7, #8]
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	2bfe      	cmp	r3, #254	@ 0xfe
 80014d8:	d9f9      	bls.n	80014ce <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80014da:	88fb      	ldrh	r3, [r7, #6]
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	4a0e      	ldr	r2, [pc, #56]	@ (8001518 <cs43l22_Resume+0x74>)
 80014e0:	7812      	ldrb	r2, [r2, #0]
 80014e2:	b2d2      	uxtb	r2, r2
 80014e4:	2104      	movs	r1, #4
 80014e6:	4618      	mov	r0, r3
 80014e8:	f000 f994 	bl	8001814 <CODEC_IO_Write>
 80014ec:	4603      	mov	r3, r0
 80014ee:	461a      	mov	r2, r3
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	4413      	add	r3, r2
 80014f4:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 80014f6:	88fb      	ldrh	r3, [r7, #6]
 80014f8:	b2db      	uxtb	r3, r3
 80014fa:	229e      	movs	r2, #158	@ 0x9e
 80014fc:	2102      	movs	r1, #2
 80014fe:	4618      	mov	r0, r3
 8001500:	f000 f988 	bl	8001814 <CODEC_IO_Write>
 8001504:	4603      	mov	r3, r0
 8001506:	461a      	mov	r2, r3
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	4413      	add	r3, r2
 800150c:	60fb      	str	r3, [r7, #12]
  
  return counter;
 800150e:	68fb      	ldr	r3, [r7, #12]
}
 8001510:	4618      	mov	r0, r3
 8001512:	3710      	adds	r7, #16
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20008190 	.word	0x20008190

0800151c <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	4603      	mov	r3, r0
 8001524:	6039      	str	r1, [r7, #0]
 8001526:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001528:	2300      	movs	r3, #0
 800152a:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800152c:	88fb      	ldrh	r3, [r7, #6]
 800152e:	2101      	movs	r1, #1
 8001530:	4618      	mov	r0, r3
 8001532:	f000 f893 	bl	800165c <cs43l22_SetMute>
 8001536:	4602      	mov	r2, r0
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	4413      	add	r3, r2
 800153c:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800153e:	88fb      	ldrh	r3, [r7, #6]
 8001540:	b2db      	uxtb	r3, r3
 8001542:	2204      	movs	r2, #4
 8001544:	210e      	movs	r1, #14
 8001546:	4618      	mov	r0, r3
 8001548:	f000 f964 	bl	8001814 <CODEC_IO_Write>
 800154c:	4603      	mov	r3, r0
 800154e:	461a      	mov	r2, r3
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	4413      	add	r3, r2
 8001554:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 8001556:	88fb      	ldrh	r3, [r7, #6]
 8001558:	b2db      	uxtb	r3, r3
 800155a:	229f      	movs	r2, #159	@ 0x9f
 800155c:	2102      	movs	r1, #2
 800155e:	4618      	mov	r0, r3
 8001560:	f000 f958 	bl	8001814 <CODEC_IO_Write>
 8001564:	4603      	mov	r3, r0
 8001566:	461a      	mov	r2, r3
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	4413      	add	r3, r2
 800156c:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 800156e:	4b04      	ldr	r3, [pc, #16]	@ (8001580 <cs43l22_Stop+0x64>)
 8001570:	2201      	movs	r2, #1
 8001572:	701a      	strb	r2, [r3, #0]
  return counter;    
 8001574:	68fb      	ldr	r3, [r7, #12]
}
 8001576:	4618      	mov	r0, r3
 8001578:	3710      	adds	r7, #16
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	20000034 	.word	0x20000034

08001584 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b084      	sub	sp, #16
 8001588:	af00      	add	r7, sp, #0
 800158a:	4603      	mov	r3, r0
 800158c:	460a      	mov	r2, r1
 800158e:	80fb      	strh	r3, [r7, #6]
 8001590:	4613      	mov	r3, r2
 8001592:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8001594:	2300      	movs	r3, #0
 8001596:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8001598:	797b      	ldrb	r3, [r7, #5]
 800159a:	2b64      	cmp	r3, #100	@ 0x64
 800159c:	d80b      	bhi.n	80015b6 <cs43l22_SetVolume+0x32>
 800159e:	797a      	ldrb	r2, [r7, #5]
 80015a0:	4613      	mov	r3, r2
 80015a2:	021b      	lsls	r3, r3, #8
 80015a4:	1a9b      	subs	r3, r3, r2
 80015a6:	4a25      	ldr	r2, [pc, #148]	@ (800163c <cs43l22_SetVolume+0xb8>)
 80015a8:	fb82 1203 	smull	r1, r2, r2, r3
 80015ac:	1152      	asrs	r2, r2, #5
 80015ae:	17db      	asrs	r3, r3, #31
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	e000      	b.n	80015b8 <cs43l22_SetVolume+0x34>
 80015b6:	23ff      	movs	r3, #255	@ 0xff
 80015b8:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 80015ba:	7afb      	ldrb	r3, [r7, #11]
 80015bc:	2be6      	cmp	r3, #230	@ 0xe6
 80015be:	d91c      	bls.n	80015fa <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 80015c0:	88fb      	ldrh	r3, [r7, #6]
 80015c2:	b2d8      	uxtb	r0, r3
 80015c4:	7afb      	ldrb	r3, [r7, #11]
 80015c6:	3319      	adds	r3, #25
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	461a      	mov	r2, r3
 80015cc:	2120      	movs	r1, #32
 80015ce:	f000 f921 	bl	8001814 <CODEC_IO_Write>
 80015d2:	4603      	mov	r3, r0
 80015d4:	461a      	mov	r2, r3
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	4413      	add	r3, r2
 80015da:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 80015dc:	88fb      	ldrh	r3, [r7, #6]
 80015de:	b2d8      	uxtb	r0, r3
 80015e0:	7afb      	ldrb	r3, [r7, #11]
 80015e2:	3319      	adds	r3, #25
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	461a      	mov	r2, r3
 80015e8:	2121      	movs	r1, #33	@ 0x21
 80015ea:	f000 f913 	bl	8001814 <CODEC_IO_Write>
 80015ee:	4603      	mov	r3, r0
 80015f0:	461a      	mov	r2, r3
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	4413      	add	r3, r2
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	e01b      	b.n	8001632 <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 80015fa:	88fb      	ldrh	r3, [r7, #6]
 80015fc:	b2d8      	uxtb	r0, r3
 80015fe:	7afb      	ldrb	r3, [r7, #11]
 8001600:	3319      	adds	r3, #25
 8001602:	b2db      	uxtb	r3, r3
 8001604:	461a      	mov	r2, r3
 8001606:	2120      	movs	r1, #32
 8001608:	f000 f904 	bl	8001814 <CODEC_IO_Write>
 800160c:	4603      	mov	r3, r0
 800160e:	461a      	mov	r2, r3
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	4413      	add	r3, r2
 8001614:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 8001616:	88fb      	ldrh	r3, [r7, #6]
 8001618:	b2d8      	uxtb	r0, r3
 800161a:	7afb      	ldrb	r3, [r7, #11]
 800161c:	3319      	adds	r3, #25
 800161e:	b2db      	uxtb	r3, r3
 8001620:	461a      	mov	r2, r3
 8001622:	2121      	movs	r1, #33	@ 0x21
 8001624:	f000 f8f6 	bl	8001814 <CODEC_IO_Write>
 8001628:	4603      	mov	r3, r0
 800162a:	461a      	mov	r2, r3
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	4413      	add	r3, r2
 8001630:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8001632:	68fb      	ldr	r3, [r7, #12]
}
 8001634:	4618      	mov	r0, r3
 8001636:	3710      	adds	r7, #16
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	51eb851f 	.word	0x51eb851f

08001640 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	6039      	str	r1, [r7, #0]
 800164a:	80fb      	strh	r3, [r7, #6]
  return 0;
 800164c:	2300      	movs	r3, #0
}
 800164e:	4618      	mov	r0, r3
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
	...

0800165c <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	6039      	str	r1, [r7, #0]
 8001666:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001668:	2300      	movs	r3, #0
 800166a:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	2b01      	cmp	r3, #1
 8001670:	d124      	bne.n	80016bc <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8001672:	88fb      	ldrh	r3, [r7, #6]
 8001674:	b2db      	uxtb	r3, r3
 8001676:	22ff      	movs	r2, #255	@ 0xff
 8001678:	2104      	movs	r1, #4
 800167a:	4618      	mov	r0, r3
 800167c:	f000 f8ca 	bl	8001814 <CODEC_IO_Write>
 8001680:	4603      	mov	r3, r0
 8001682:	461a      	mov	r2, r3
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	4413      	add	r3, r2
 8001688:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 800168a:	88fb      	ldrh	r3, [r7, #6]
 800168c:	b2db      	uxtb	r3, r3
 800168e:	2201      	movs	r2, #1
 8001690:	2122      	movs	r1, #34	@ 0x22
 8001692:	4618      	mov	r0, r3
 8001694:	f000 f8be 	bl	8001814 <CODEC_IO_Write>
 8001698:	4603      	mov	r3, r0
 800169a:	461a      	mov	r2, r3
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	4413      	add	r3, r2
 80016a0:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 80016a2:	88fb      	ldrh	r3, [r7, #6]
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	2201      	movs	r2, #1
 80016a8:	2123      	movs	r1, #35	@ 0x23
 80016aa:	4618      	mov	r0, r3
 80016ac:	f000 f8b2 	bl	8001814 <CODEC_IO_Write>
 80016b0:	4603      	mov	r3, r0
 80016b2:	461a      	mov	r2, r3
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	4413      	add	r3, r2
 80016b8:	60fb      	str	r3, [r7, #12]
 80016ba:	e025      	b.n	8001708 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 80016bc:	88fb      	ldrh	r3, [r7, #6]
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	2200      	movs	r2, #0
 80016c2:	2122      	movs	r1, #34	@ 0x22
 80016c4:	4618      	mov	r0, r3
 80016c6:	f000 f8a5 	bl	8001814 <CODEC_IO_Write>
 80016ca:	4603      	mov	r3, r0
 80016cc:	461a      	mov	r2, r3
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	4413      	add	r3, r2
 80016d2:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 80016d4:	88fb      	ldrh	r3, [r7, #6]
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	2200      	movs	r2, #0
 80016da:	2123      	movs	r1, #35	@ 0x23
 80016dc:	4618      	mov	r0, r3
 80016de:	f000 f899 	bl	8001814 <CODEC_IO_Write>
 80016e2:	4603      	mov	r3, r0
 80016e4:	461a      	mov	r2, r3
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	4413      	add	r3, r2
 80016ea:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80016ec:	88fb      	ldrh	r3, [r7, #6]
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	4a08      	ldr	r2, [pc, #32]	@ (8001714 <cs43l22_SetMute+0xb8>)
 80016f2:	7812      	ldrb	r2, [r2, #0]
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	2104      	movs	r1, #4
 80016f8:	4618      	mov	r0, r3
 80016fa:	f000 f88b 	bl	8001814 <CODEC_IO_Write>
 80016fe:	4603      	mov	r3, r0
 8001700:	461a      	mov	r2, r3
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	4413      	add	r3, r2
 8001706:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8001708:	68fb      	ldr	r3, [r7, #12]
}
 800170a:	4618      	mov	r0, r3
 800170c:	3710      	adds	r7, #16
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20008190 	.word	0x20008190

08001718 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	4603      	mov	r3, r0
 8001720:	460a      	mov	r2, r1
 8001722:	80fb      	strh	r3, [r7, #6]
 8001724:	4613      	mov	r3, r2
 8001726:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8001728:	2300      	movs	r3, #0
 800172a:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 800172c:	797b      	ldrb	r3, [r7, #5]
 800172e:	3b01      	subs	r3, #1
 8001730:	2b03      	cmp	r3, #3
 8001732:	d84b      	bhi.n	80017cc <cs43l22_SetOutputMode+0xb4>
 8001734:	a201      	add	r2, pc, #4	@ (adr r2, 800173c <cs43l22_SetOutputMode+0x24>)
 8001736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800173a:	bf00      	nop
 800173c:	0800174d 	.word	0x0800174d
 8001740:	0800176d 	.word	0x0800176d
 8001744:	0800178d 	.word	0x0800178d
 8001748:	080017ad 	.word	0x080017ad
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 800174c:	88fb      	ldrh	r3, [r7, #6]
 800174e:	b2db      	uxtb	r3, r3
 8001750:	22fa      	movs	r2, #250	@ 0xfa
 8001752:	2104      	movs	r1, #4
 8001754:	4618      	mov	r0, r3
 8001756:	f000 f85d 	bl	8001814 <CODEC_IO_Write>
 800175a:	4603      	mov	r3, r0
 800175c:	461a      	mov	r2, r3
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	4413      	add	r3, r2
 8001762:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8001764:	4b24      	ldr	r3, [pc, #144]	@ (80017f8 <cs43l22_SetOutputMode+0xe0>)
 8001766:	22fa      	movs	r2, #250	@ 0xfa
 8001768:	701a      	strb	r2, [r3, #0]
      break;
 800176a:	e03f      	b.n	80017ec <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 800176c:	88fb      	ldrh	r3, [r7, #6]
 800176e:	b2db      	uxtb	r3, r3
 8001770:	22af      	movs	r2, #175	@ 0xaf
 8001772:	2104      	movs	r1, #4
 8001774:	4618      	mov	r0, r3
 8001776:	f000 f84d 	bl	8001814 <CODEC_IO_Write>
 800177a:	4603      	mov	r3, r0
 800177c:	461a      	mov	r2, r3
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	4413      	add	r3, r2
 8001782:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8001784:	4b1c      	ldr	r3, [pc, #112]	@ (80017f8 <cs43l22_SetOutputMode+0xe0>)
 8001786:	22af      	movs	r2, #175	@ 0xaf
 8001788:	701a      	strb	r2, [r3, #0]
      break;
 800178a:	e02f      	b.n	80017ec <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 800178c:	88fb      	ldrh	r3, [r7, #6]
 800178e:	b2db      	uxtb	r3, r3
 8001790:	22aa      	movs	r2, #170	@ 0xaa
 8001792:	2104      	movs	r1, #4
 8001794:	4618      	mov	r0, r3
 8001796:	f000 f83d 	bl	8001814 <CODEC_IO_Write>
 800179a:	4603      	mov	r3, r0
 800179c:	461a      	mov	r2, r3
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	4413      	add	r3, r2
 80017a2:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 80017a4:	4b14      	ldr	r3, [pc, #80]	@ (80017f8 <cs43l22_SetOutputMode+0xe0>)
 80017a6:	22aa      	movs	r2, #170	@ 0xaa
 80017a8:	701a      	strb	r2, [r3, #0]
      break;
 80017aa:	e01f      	b.n	80017ec <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80017ac:	88fb      	ldrh	r3, [r7, #6]
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	2205      	movs	r2, #5
 80017b2:	2104      	movs	r1, #4
 80017b4:	4618      	mov	r0, r3
 80017b6:	f000 f82d 	bl	8001814 <CODEC_IO_Write>
 80017ba:	4603      	mov	r3, r0
 80017bc:	461a      	mov	r2, r3
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	4413      	add	r3, r2
 80017c2:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80017c4:	4b0c      	ldr	r3, [pc, #48]	@ (80017f8 <cs43l22_SetOutputMode+0xe0>)
 80017c6:	2205      	movs	r2, #5
 80017c8:	701a      	strb	r2, [r3, #0]
      break;    
 80017ca:	e00f      	b.n	80017ec <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80017cc:	88fb      	ldrh	r3, [r7, #6]
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	2205      	movs	r2, #5
 80017d2:	2104      	movs	r1, #4
 80017d4:	4618      	mov	r0, r3
 80017d6:	f000 f81d 	bl	8001814 <CODEC_IO_Write>
 80017da:	4603      	mov	r3, r0
 80017dc:	461a      	mov	r2, r3
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	4413      	add	r3, r2
 80017e2:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80017e4:	4b04      	ldr	r3, [pc, #16]	@ (80017f8 <cs43l22_SetOutputMode+0xe0>)
 80017e6:	2205      	movs	r2, #5
 80017e8:	701a      	strb	r2, [r3, #0]
      break;
 80017ea:	bf00      	nop
  }  
  return counter;
 80017ec:	68fb      	ldr	r3, [r7, #12]
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	20008190 	.word	0x20008190

080017fc <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001806:	2300      	movs	r3, #0
}
 8001808:	4618      	mov	r0, r3
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b084      	sub	sp, #16
 8001818:	af00      	add	r7, sp, #0
 800181a:	4603      	mov	r3, r0
 800181c:	71fb      	strb	r3, [r7, #7]
 800181e:	460b      	mov	r3, r1
 8001820:	71bb      	strb	r3, [r7, #6]
 8001822:	4613      	mov	r3, r2
 8001824:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8001826:	2300      	movs	r3, #0
 8001828:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 800182a:	797a      	ldrb	r2, [r7, #5]
 800182c:	79b9      	ldrb	r1, [r7, #6]
 800182e:	79fb      	ldrb	r3, [r7, #7]
 8001830:	4618      	mov	r0, r3
 8001832:	f000 fbb8 	bl	8001fa6 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	b2db      	uxtb	r3, r3
}
 800183a:	4618      	mov	r0, r3
 800183c:	3710      	adds	r7, #16
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001842:	b580      	push	{r7, lr}
 8001844:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001846:	f001 f86b 	bl	8002920 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800184a:	f000 f815 	bl	8001878 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800184e:	f000 f981 	bl	8001b54 <MX_GPIO_Init>
  MX_DMA_Init();
 8001852:	f000 f95f 	bl	8001b14 <MX_DMA_Init>
  MX_I2C1_Init();
 8001856:	f000 f8cb 	bl	80019f0 <MX_I2C1_Init>
  MX_I2S3_Init();
 800185a:	f000 f8f7 	bl	8001a4c <MX_I2S3_Init>
  MX_SPI1_Init();
 800185e:	f000 f923 	bl	8001aa8 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8001862:	f009 fd61 	bl	800b328 <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 8001866:	f000 f871 	bl	800194c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
	  App_Init(); // UygulamayÄ± baÅŸlat
 800186a:	f7ff fc1f 	bl	80010ac <App_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	  App_Loop(); // Melodiyi Ã§al
 800186e:	f7ff fc51 	bl	8001114 <App_Loop>
 8001872:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 8001874:	4618      	mov	r0, r3
 8001876:	bd80      	pop	{r7, pc}

08001878 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b094      	sub	sp, #80	@ 0x50
 800187c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800187e:	f107 0320 	add.w	r3, r7, #32
 8001882:	2230      	movs	r2, #48	@ 0x30
 8001884:	2100      	movs	r1, #0
 8001886:	4618      	mov	r0, r3
 8001888:	f00a fa04 	bl	800bc94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800188c:	f107 030c 	add.w	r3, r7, #12
 8001890:	2200      	movs	r2, #0
 8001892:	601a      	str	r2, [r3, #0]
 8001894:	605a      	str	r2, [r3, #4]
 8001896:	609a      	str	r2, [r3, #8]
 8001898:	60da      	str	r2, [r3, #12]
 800189a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800189c:	2300      	movs	r3, #0
 800189e:	60bb      	str	r3, [r7, #8]
 80018a0:	4b28      	ldr	r3, [pc, #160]	@ (8001944 <SystemClock_Config+0xcc>)
 80018a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a4:	4a27      	ldr	r2, [pc, #156]	@ (8001944 <SystemClock_Config+0xcc>)
 80018a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80018ac:	4b25      	ldr	r3, [pc, #148]	@ (8001944 <SystemClock_Config+0xcc>)
 80018ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018b4:	60bb      	str	r3, [r7, #8]
 80018b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018b8:	2300      	movs	r3, #0
 80018ba:	607b      	str	r3, [r7, #4]
 80018bc:	4b22      	ldr	r3, [pc, #136]	@ (8001948 <SystemClock_Config+0xd0>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a21      	ldr	r2, [pc, #132]	@ (8001948 <SystemClock_Config+0xd0>)
 80018c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018c6:	6013      	str	r3, [r2, #0]
 80018c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001948 <SystemClock_Config+0xd0>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018d0:	607b      	str	r3, [r7, #4]
 80018d2:	687b      	ldr	r3, [r7, #4]

  /** Inializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018d4:	2301      	movs	r3, #1
 80018d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018dc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018de:	2302      	movs	r3, #2
 80018e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018e2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80018e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80018e8:	2304      	movs	r3, #4
 80018ea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 80018ec:	2390      	movs	r3, #144	@ 0x90
 80018ee:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018f0:	2302      	movs	r3, #2
 80018f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80018f4:	2306      	movs	r3, #6
 80018f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018f8:	f107 0320 	add.w	r3, r7, #32
 80018fc:	4618      	mov	r0, r3
 80018fe:	f005 fc7f 	bl	8007200 <HAL_RCC_OscConfig>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001908:	f000 fa22 	bl	8001d50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800190c:	230f      	movs	r3, #15
 800190e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001910:	2302      	movs	r3, #2
 8001912:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001914:	2300      	movs	r3, #0
 8001916:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001918:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800191c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800191e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001922:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001924:	f107 030c 	add.w	r3, r7, #12
 8001928:	2104      	movs	r1, #4
 800192a:	4618      	mov	r0, r3
 800192c:	f005 fee0 	bl	80076f0 <HAL_RCC_ClockConfig>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001936:	f000 fa0b 	bl	8001d50 <Error_Handler>
  }
}
 800193a:	bf00      	nop
 800193c:	3750      	adds	r7, #80	@ 0x50
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40023800 	.word	0x40023800
 8001948:	40007000 	.word	0x40007000

0800194c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001952:	463b      	mov	r3, r7
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800195e:	4b21      	ldr	r3, [pc, #132]	@ (80019e4 <MX_ADC1_Init+0x98>)
 8001960:	4a21      	ldr	r2, [pc, #132]	@ (80019e8 <MX_ADC1_Init+0x9c>)
 8001962:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001964:	4b1f      	ldr	r3, [pc, #124]	@ (80019e4 <MX_ADC1_Init+0x98>)
 8001966:	2200      	movs	r2, #0
 8001968:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800196a:	4b1e      	ldr	r3, [pc, #120]	@ (80019e4 <MX_ADC1_Init+0x98>)
 800196c:	2200      	movs	r2, #0
 800196e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001970:	4b1c      	ldr	r3, [pc, #112]	@ (80019e4 <MX_ADC1_Init+0x98>)
 8001972:	2200      	movs	r2, #0
 8001974:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001976:	4b1b      	ldr	r3, [pc, #108]	@ (80019e4 <MX_ADC1_Init+0x98>)
 8001978:	2201      	movs	r2, #1
 800197a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800197c:	4b19      	ldr	r3, [pc, #100]	@ (80019e4 <MX_ADC1_Init+0x98>)
 800197e:	2200      	movs	r2, #0
 8001980:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001984:	4b17      	ldr	r3, [pc, #92]	@ (80019e4 <MX_ADC1_Init+0x98>)
 8001986:	2200      	movs	r2, #0
 8001988:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800198a:	4b16      	ldr	r3, [pc, #88]	@ (80019e4 <MX_ADC1_Init+0x98>)
 800198c:	4a17      	ldr	r2, [pc, #92]	@ (80019ec <MX_ADC1_Init+0xa0>)
 800198e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001990:	4b14      	ldr	r3, [pc, #80]	@ (80019e4 <MX_ADC1_Init+0x98>)
 8001992:	2200      	movs	r2, #0
 8001994:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001996:	4b13      	ldr	r3, [pc, #76]	@ (80019e4 <MX_ADC1_Init+0x98>)
 8001998:	2201      	movs	r2, #1
 800199a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800199c:	4b11      	ldr	r3, [pc, #68]	@ (80019e4 <MX_ADC1_Init+0x98>)
 800199e:	2200      	movs	r2, #0
 80019a0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80019a4:	4b0f      	ldr	r3, [pc, #60]	@ (80019e4 <MX_ADC1_Init+0x98>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019aa:	480e      	ldr	r0, [pc, #56]	@ (80019e4 <MX_ADC1_Init+0x98>)
 80019ac:	f001 f84e 	bl	8002a4c <HAL_ADC_Init>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80019b6:	f000 f9cb 	bl	8001d50 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80019ba:	230b      	movs	r3, #11
 80019bc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80019be:	2301      	movs	r3, #1
 80019c0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80019c2:	2300      	movs	r3, #0
 80019c4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019c6:	463b      	mov	r3, r7
 80019c8:	4619      	mov	r1, r3
 80019ca:	4806      	ldr	r0, [pc, #24]	@ (80019e4 <MX_ADC1_Init+0x98>)
 80019cc:	f001 fa20 	bl	8002e10 <HAL_ADC_ConfigChannel>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80019d6:	f000 f9bb 	bl	8001d50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80019da:	bf00      	nop
 80019dc:	3710      	adds	r7, #16
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	20008194 	.word	0x20008194
 80019e8:	40012000 	.word	0x40012000
 80019ec:	0f000001 	.word	0x0f000001

080019f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019f4:	4b12      	ldr	r3, [pc, #72]	@ (8001a40 <MX_I2C1_Init+0x50>)
 80019f6:	4a13      	ldr	r2, [pc, #76]	@ (8001a44 <MX_I2C1_Init+0x54>)
 80019f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80019fa:	4b11      	ldr	r3, [pc, #68]	@ (8001a40 <MX_I2C1_Init+0x50>)
 80019fc:	4a12      	ldr	r2, [pc, #72]	@ (8001a48 <MX_I2C1_Init+0x58>)
 80019fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a00:	4b0f      	ldr	r3, [pc, #60]	@ (8001a40 <MX_I2C1_Init+0x50>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a06:	4b0e      	ldr	r3, [pc, #56]	@ (8001a40 <MX_I2C1_Init+0x50>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a40 <MX_I2C1_Init+0x50>)
 8001a0e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a12:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a14:	4b0a      	ldr	r3, [pc, #40]	@ (8001a40 <MX_I2C1_Init+0x50>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a1a:	4b09      	ldr	r3, [pc, #36]	@ (8001a40 <MX_I2C1_Init+0x50>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a20:	4b07      	ldr	r3, [pc, #28]	@ (8001a40 <MX_I2C1_Init+0x50>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a26:	4b06      	ldr	r3, [pc, #24]	@ (8001a40 <MX_I2C1_Init+0x50>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a2c:	4804      	ldr	r0, [pc, #16]	@ (8001a40 <MX_I2C1_Init+0x50>)
 8001a2e:	f002 fb9f 	bl	8004170 <HAL_I2C_Init>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a38:	f000 f98a 	bl	8001d50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 8001a3c:	bf00      	nop
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	200081dc 	.word	0x200081dc
 8001a44:	40005400 	.word	0x40005400
 8001a48:	000186a0 	.word	0x000186a0

08001a4c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2S3_Init 0 */
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */
  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001a50:	4b13      	ldr	r3, [pc, #76]	@ (8001aa0 <MX_I2S3_Init+0x54>)
 8001a52:	4a14      	ldr	r2, [pc, #80]	@ (8001aa4 <MX_I2S3_Init+0x58>)
 8001a54:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001a56:	4b12      	ldr	r3, [pc, #72]	@ (8001aa0 <MX_I2S3_Init+0x54>)
 8001a58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a5c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001a5e:	4b10      	ldr	r3, [pc, #64]	@ (8001aa0 <MX_I2S3_Init+0x54>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001a64:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa0 <MX_I2S3_Init+0x54>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001a6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001aa0 <MX_I2S3_Init+0x54>)
 8001a6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a70:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8001a72:	4b0b      	ldr	r3, [pc, #44]	@ (8001aa0 <MX_I2S3_Init+0x54>)
 8001a74:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8001a78:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001a7a:	4b09      	ldr	r3, [pc, #36]	@ (8001aa0 <MX_I2S3_Init+0x54>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001a80:	4b07      	ldr	r3, [pc, #28]	@ (8001aa0 <MX_I2S3_Init+0x54>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001a86:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <MX_I2S3_Init+0x54>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001a8c:	4804      	ldr	r0, [pc, #16]	@ (8001aa0 <MX_I2S3_Init+0x54>)
 8001a8e:	f003 fbd1 	bl	8005234 <HAL_I2S_Init>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001a98:	f000 f95a 	bl	8001d50 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */
  /* USER CODE END I2S3_Init 2 */

}
 8001a9c:	bf00      	nop
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	20008230 	.word	0x20008230
 8001aa4:	40003c00 	.word	0x40003c00

08001aa8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */
  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001aac:	4b17      	ldr	r3, [pc, #92]	@ (8001b0c <MX_SPI1_Init+0x64>)
 8001aae:	4a18      	ldr	r2, [pc, #96]	@ (8001b10 <MX_SPI1_Init+0x68>)
 8001ab0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ab2:	4b16      	ldr	r3, [pc, #88]	@ (8001b0c <MX_SPI1_Init+0x64>)
 8001ab4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ab8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001aba:	4b14      	ldr	r3, [pc, #80]	@ (8001b0c <MX_SPI1_Init+0x64>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ac0:	4b12      	ldr	r3, [pc, #72]	@ (8001b0c <MX_SPI1_Init+0x64>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ac6:	4b11      	ldr	r3, [pc, #68]	@ (8001b0c <MX_SPI1_Init+0x64>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001acc:	4b0f      	ldr	r3, [pc, #60]	@ (8001b0c <MX_SPI1_Init+0x64>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8001b0c <MX_SPI1_Init+0x64>)
 8001ad4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ad8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ada:	4b0c      	ldr	r3, [pc, #48]	@ (8001b0c <MX_SPI1_Init+0x64>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8001b0c <MX_SPI1_Init+0x64>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ae6:	4b09      	ldr	r3, [pc, #36]	@ (8001b0c <MX_SPI1_Init+0x64>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001aec:	4b07      	ldr	r3, [pc, #28]	@ (8001b0c <MX_SPI1_Init+0x64>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001af2:	4b06      	ldr	r3, [pc, #24]	@ (8001b0c <MX_SPI1_Init+0x64>)
 8001af4:	220a      	movs	r2, #10
 8001af6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001af8:	4804      	ldr	r0, [pc, #16]	@ (8001b0c <MX_SPI1_Init+0x64>)
 8001afa:	f006 f973 	bl	8007de4 <HAL_SPI_Init>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001b04:	f000 f924 	bl	8001d50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  /* USER CODE END SPI1_Init 2 */

}
 8001b08:	bf00      	nop
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	200082d8 	.word	0x200082d8
 8001b10:	40013000 	.word	0x40013000

08001b14 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	607b      	str	r3, [r7, #4]
 8001b1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b50 <MX_DMA_Init+0x3c>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b22:	4a0b      	ldr	r2, [pc, #44]	@ (8001b50 <MX_DMA_Init+0x3c>)
 8001b24:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b2a:	4b09      	ldr	r3, [pc, #36]	@ (8001b50 <MX_DMA_Init+0x3c>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b32:	607b      	str	r3, [r7, #4]
 8001b34:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001b36:	2200      	movs	r2, #0
 8001b38:	2100      	movs	r1, #0
 8001b3a:	2010      	movs	r0, #16
 8001b3c:	f001 fc61 	bl	8003402 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001b40:	2010      	movs	r0, #16
 8001b42:	f001 fc7a 	bl	800343a <HAL_NVIC_EnableIRQ>

}
 8001b46:	bf00      	nop
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40023800 	.word	0x40023800

08001b54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b08c      	sub	sp, #48	@ 0x30
 8001b58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5a:	f107 031c 	add.w	r3, r7, #28
 8001b5e:	2200      	movs	r2, #0
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	605a      	str	r2, [r3, #4]
 8001b64:	609a      	str	r2, [r3, #8]
 8001b66:	60da      	str	r2, [r3, #12]
 8001b68:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	61bb      	str	r3, [r7, #24]
 8001b6e:	4b72      	ldr	r3, [pc, #456]	@ (8001d38 <MX_GPIO_Init+0x1e4>)
 8001b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b72:	4a71      	ldr	r2, [pc, #452]	@ (8001d38 <MX_GPIO_Init+0x1e4>)
 8001b74:	f043 0310 	orr.w	r3, r3, #16
 8001b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b7a:	4b6f      	ldr	r3, [pc, #444]	@ (8001d38 <MX_GPIO_Init+0x1e4>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7e:	f003 0310 	and.w	r3, r3, #16
 8001b82:	61bb      	str	r3, [r7, #24]
 8001b84:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b86:	2300      	movs	r3, #0
 8001b88:	617b      	str	r3, [r7, #20]
 8001b8a:	4b6b      	ldr	r3, [pc, #428]	@ (8001d38 <MX_GPIO_Init+0x1e4>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b8e:	4a6a      	ldr	r2, [pc, #424]	@ (8001d38 <MX_GPIO_Init+0x1e4>)
 8001b90:	f043 0304 	orr.w	r3, r3, #4
 8001b94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b96:	4b68      	ldr	r3, [pc, #416]	@ (8001d38 <MX_GPIO_Init+0x1e4>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9a:	f003 0304 	and.w	r3, r3, #4
 8001b9e:	617b      	str	r3, [r7, #20]
 8001ba0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	613b      	str	r3, [r7, #16]
 8001ba6:	4b64      	ldr	r3, [pc, #400]	@ (8001d38 <MX_GPIO_Init+0x1e4>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001baa:	4a63      	ldr	r2, [pc, #396]	@ (8001d38 <MX_GPIO_Init+0x1e4>)
 8001bac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bb2:	4b61      	ldr	r3, [pc, #388]	@ (8001d38 <MX_GPIO_Init+0x1e4>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bba:	613b      	str	r3, [r7, #16]
 8001bbc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60fb      	str	r3, [r7, #12]
 8001bc2:	4b5d      	ldr	r3, [pc, #372]	@ (8001d38 <MX_GPIO_Init+0x1e4>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc6:	4a5c      	ldr	r2, [pc, #368]	@ (8001d38 <MX_GPIO_Init+0x1e4>)
 8001bc8:	f043 0301 	orr.w	r3, r3, #1
 8001bcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bce:	4b5a      	ldr	r3, [pc, #360]	@ (8001d38 <MX_GPIO_Init+0x1e4>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd2:	f003 0301 	and.w	r3, r3, #1
 8001bd6:	60fb      	str	r3, [r7, #12]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	60bb      	str	r3, [r7, #8]
 8001bde:	4b56      	ldr	r3, [pc, #344]	@ (8001d38 <MX_GPIO_Init+0x1e4>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be2:	4a55      	ldr	r2, [pc, #340]	@ (8001d38 <MX_GPIO_Init+0x1e4>)
 8001be4:	f043 0302 	orr.w	r3, r3, #2
 8001be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bea:	4b53      	ldr	r3, [pc, #332]	@ (8001d38 <MX_GPIO_Init+0x1e4>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bee:	f003 0302 	and.w	r3, r3, #2
 8001bf2:	60bb      	str	r3, [r7, #8]
 8001bf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	607b      	str	r3, [r7, #4]
 8001bfa:	4b4f      	ldr	r3, [pc, #316]	@ (8001d38 <MX_GPIO_Init+0x1e4>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfe:	4a4e      	ldr	r2, [pc, #312]	@ (8001d38 <MX_GPIO_Init+0x1e4>)
 8001c00:	f043 0308 	orr.w	r3, r3, #8
 8001c04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c06:	4b4c      	ldr	r3, [pc, #304]	@ (8001d38 <MX_GPIO_Init+0x1e4>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0a:	f003 0308 	and.w	r3, r3, #8
 8001c0e:	607b      	str	r3, [r7, #4]
 8001c10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001c12:	2200      	movs	r2, #0
 8001c14:	2108      	movs	r1, #8
 8001c16:	4849      	ldr	r0, [pc, #292]	@ (8001d3c <MX_GPIO_Init+0x1e8>)
 8001c18:	f002 fa90 	bl	800413c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	2101      	movs	r1, #1
 8001c20:	4847      	ldr	r0, [pc, #284]	@ (8001d40 <MX_GPIO_Init+0x1ec>)
 8001c22:	f002 fa8b 	bl	800413c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001c26:	2200      	movs	r2, #0
 8001c28:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001c2c:	4845      	ldr	r0, [pc, #276]	@ (8001d44 <MX_GPIO_Init+0x1f0>)
 8001c2e:	f002 fa85 	bl	800413c <HAL_GPIO_WritePin>
                          |GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001c32:	2308      	movs	r3, #8
 8001c34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c36:	2301      	movs	r3, #1
 8001c38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001c42:	f107 031c 	add.w	r3, r7, #28
 8001c46:	4619      	mov	r1, r3
 8001c48:	483c      	ldr	r0, [pc, #240]	@ (8001d3c <MX_GPIO_Init+0x1e8>)
 8001c4a:	f001 ffdf 	bl	8003c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c52:	2301      	movs	r3, #1
 8001c54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c56:	2300      	movs	r3, #0
 8001c58:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001c5e:	f107 031c 	add.w	r3, r7, #28
 8001c62:	4619      	mov	r1, r3
 8001c64:	4836      	ldr	r0, [pc, #216]	@ (8001d40 <MX_GPIO_Init+0x1ec>)
 8001c66:	f001 ffd1 	bl	8003c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001c6a:	2308      	movs	r3, #8
 8001c6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6e:	2302      	movs	r3, #2
 8001c70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c72:	2300      	movs	r3, #0
 8001c74:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c76:	2300      	movs	r3, #0
 8001c78:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c7a:	2305      	movs	r3, #5
 8001c7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001c7e:	f107 031c 	add.w	r3, r7, #28
 8001c82:	4619      	mov	r1, r3
 8001c84:	482e      	ldr	r0, [pc, #184]	@ (8001d40 <MX_GPIO_Init+0x1ec>)
 8001c86:	f001 ffc1 	bl	8003c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c8e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001c92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c94:	2300      	movs	r3, #0
 8001c96:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001c98:	f107 031c 	add.w	r3, r7, #28
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	482a      	ldr	r0, [pc, #168]	@ (8001d48 <MX_GPIO_Init+0x1f4>)
 8001ca0:	f001 ffb4 	bl	8003c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001ca4:	2304      	movs	r3, #4
 8001ca6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cac:	2300      	movs	r3, #0
 8001cae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001cb0:	f107 031c 	add.w	r3, r7, #28
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	4825      	ldr	r0, [pc, #148]	@ (8001d4c <MX_GPIO_Init+0x1f8>)
 8001cb8:	f001 ffa8 	bl	8003c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001cbc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001cc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001cce:	2305      	movs	r3, #5
 8001cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001cd2:	f107 031c 	add.w	r3, r7, #28
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	481c      	ldr	r0, [pc, #112]	@ (8001d4c <MX_GPIO_Init+0x1f8>)
 8001cda:	f001 ff97 	bl	8003c0c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           PD4 */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001cde:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001ce2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cec:	2300      	movs	r3, #0
 8001cee:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cf0:	f107 031c 	add.w	r3, r7, #28
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4813      	ldr	r0, [pc, #76]	@ (8001d44 <MX_GPIO_Init+0x1f0>)
 8001cf8:	f001 ff88 	bl	8003c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001cfc:	2320      	movs	r3, #32
 8001cfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d00:	2300      	movs	r3, #0
 8001d02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d04:	2300      	movs	r3, #0
 8001d06:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001d08:	f107 031c 	add.w	r3, r7, #28
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	480d      	ldr	r0, [pc, #52]	@ (8001d44 <MX_GPIO_Init+0x1f0>)
 8001d10:	f001 ff7c 	bl	8003c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001d14:	2302      	movs	r3, #2
 8001d16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001d18:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001d1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001d22:	f107 031c 	add.w	r3, r7, #28
 8001d26:	4619      	mov	r1, r3
 8001d28:	4804      	ldr	r0, [pc, #16]	@ (8001d3c <MX_GPIO_Init+0x1e8>)
 8001d2a:	f001 ff6f 	bl	8003c0c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d2e:	bf00      	nop
 8001d30:	3730      	adds	r7, #48	@ 0x30
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40023800 	.word	0x40023800
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	40020800 	.word	0x40020800
 8001d44:	40020c00 	.word	0x40020c00
 8001d48:	40020000 	.word	0x40020000
 8001d4c:	40020400 	.word	0x40020400

08001d50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8001d54:	bf00      	nop
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
	...

08001d60 <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8001d64:	480e      	ldr	r0, [pc, #56]	@ (8001da0 <I2Cx_Init+0x40>)
 8001d66:	f002 fea3 	bl	8004ab0 <HAL_I2C_GetState>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d114      	bne.n	8001d9a <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 8001d70:	4b0b      	ldr	r3, [pc, #44]	@ (8001da0 <I2Cx_Init+0x40>)
 8001d72:	4a0c      	ldr	r2, [pc, #48]	@ (8001da4 <I2Cx_Init+0x44>)
 8001d74:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d76:	4b0a      	ldr	r3, [pc, #40]	@ (8001da0 <I2Cx_Init+0x40>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 8001d7c:	4b08      	ldr	r3, [pc, #32]	@ (8001da0 <I2Cx_Init+0x40>)
 8001d7e:	2233      	movs	r2, #51	@ 0x33
 8001d80:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d82:	4b07      	ldr	r3, [pc, #28]	@ (8001da0 <I2Cx_Init+0x40>)
 8001d84:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d88:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 8001d8a:	4b05      	ldr	r3, [pc, #20]	@ (8001da0 <I2Cx_Init+0x40>)
 8001d8c:	4a06      	ldr	r2, [pc, #24]	@ (8001da8 <I2Cx_Init+0x48>)
 8001d8e:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 8001d90:	f000 f876 	bl	8001e80 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8001d94:	4802      	ldr	r0, [pc, #8]	@ (8001da0 <I2Cx_Init+0x40>)
 8001d96:	f002 f9eb 	bl	8004170 <HAL_I2C_Init>
  }
}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	20008330 	.word	0x20008330
 8001da4:	000186a0 	.word	0x000186a0
 8001da8:	40005400 	.word	0x40005400

08001dac <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b088      	sub	sp, #32
 8001db0:	af04      	add	r7, sp, #16
 8001db2:	4603      	mov	r3, r0
 8001db4:	71fb      	strb	r3, [r7, #7]
 8001db6:	460b      	mov	r3, r1
 8001db8:	71bb      	strb	r3, [r7, #6]
 8001dba:	4613      	mov	r3, r2
 8001dbc:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 8001dc2:	79fb      	ldrb	r3, [r7, #7]
 8001dc4:	b299      	uxth	r1, r3
 8001dc6:	79bb      	ldrb	r3, [r7, #6]
 8001dc8:	b29a      	uxth	r2, r3
 8001dca:	4b0c      	ldr	r3, [pc, #48]	@ (8001dfc <I2Cx_WriteData+0x50>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	9302      	str	r3, [sp, #8]
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	9301      	str	r3, [sp, #4]
 8001dd4:	1d7b      	adds	r3, r7, #5
 8001dd6:	9300      	str	r3, [sp, #0]
 8001dd8:	2301      	movs	r3, #1
 8001dda:	4809      	ldr	r0, [pc, #36]	@ (8001e00 <I2Cx_WriteData+0x54>)
 8001ddc:	f002 fb3c 	bl	8004458 <HAL_I2C_Mem_Write>
 8001de0:	4603      	mov	r3, r0
 8001de2:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001de4:	7bfb      	ldrb	r3, [r7, #15]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d003      	beq.n	8001df2 <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8001dea:	79fb      	ldrb	r3, [r7, #7]
 8001dec:	4618      	mov	r0, r3
 8001dee:	f000 f837 	bl	8001e60 <I2Cx_Error>
  }
}
 8001df2:	bf00      	nop
 8001df4:	3710      	adds	r7, #16
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	20000038 	.word	0x20000038
 8001e00:	20008330 	.word	0x20008330

08001e04 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b088      	sub	sp, #32
 8001e08:	af04      	add	r7, sp, #16
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	460a      	mov	r2, r1
 8001e0e:	71fb      	strb	r3, [r7, #7]
 8001e10:	4613      	mov	r3, r2
 8001e12:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001e14:	2300      	movs	r3, #0
 8001e16:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	b299      	uxth	r1, r3
 8001e20:	79bb      	ldrb	r3, [r7, #6]
 8001e22:	b29a      	uxth	r2, r3
 8001e24:	4b0c      	ldr	r3, [pc, #48]	@ (8001e58 <I2Cx_ReadData+0x54>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	9302      	str	r3, [sp, #8]
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	9301      	str	r3, [sp, #4]
 8001e2e:	f107 030e 	add.w	r3, r7, #14
 8001e32:	9300      	str	r3, [sp, #0]
 8001e34:	2301      	movs	r3, #1
 8001e36:	4809      	ldr	r0, [pc, #36]	@ (8001e5c <I2Cx_ReadData+0x58>)
 8001e38:	f002 fc08 	bl	800464c <HAL_I2C_Mem_Read>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001e40:	7bfb      	ldrb	r3, [r7, #15]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d003      	beq.n	8001e4e <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8001e46:	79fb      	ldrb	r3, [r7, #7]
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f000 f809 	bl	8001e60 <I2Cx_Error>
  }
  return value;
 8001e4e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3710      	adds	r7, #16
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	20000038 	.word	0x20000038
 8001e5c:	20008330 	.word	0x20008330

08001e60 <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 8001e6a:	4804      	ldr	r0, [pc, #16]	@ (8001e7c <I2Cx_Error+0x1c>)
 8001e6c:	f002 fac4 	bl	80043f8 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 8001e70:	f7ff ff76 	bl	8001d60 <I2Cx_Init>
}
 8001e74:	bf00      	nop
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20008330 	.word	0x20008330

08001e80 <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b088      	sub	sp, #32
 8001e84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001e86:	2300      	movs	r3, #0
 8001e88:	60bb      	str	r3, [r7, #8]
 8001e8a:	4b25      	ldr	r3, [pc, #148]	@ (8001f20 <I2Cx_MspInit+0xa0>)
 8001e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e8e:	4a24      	ldr	r2, [pc, #144]	@ (8001f20 <I2Cx_MspInit+0xa0>)
 8001e90:	f043 0302 	orr.w	r3, r3, #2
 8001e94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e96:	4b22      	ldr	r3, [pc, #136]	@ (8001f20 <I2Cx_MspInit+0xa0>)
 8001e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9a:	f003 0302 	and.w	r3, r3, #2
 8001e9e:	60bb      	str	r3, [r7, #8]
 8001ea0:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 8001ea2:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001ea6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ea8:	2312      	movs	r3, #18
 8001eaa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001eac:	2302      	movs	r3, #2
 8001eae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001eb4:	2304      	movs	r3, #4
 8001eb6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 8001eb8:	f107 030c 	add.w	r3, r7, #12
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4819      	ldr	r0, [pc, #100]	@ (8001f24 <I2Cx_MspInit+0xa4>)
 8001ec0:	f001 fea4 	bl	8003c0c <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	607b      	str	r3, [r7, #4]
 8001ec8:	4b15      	ldr	r3, [pc, #84]	@ (8001f20 <I2Cx_MspInit+0xa0>)
 8001eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ecc:	4a14      	ldr	r2, [pc, #80]	@ (8001f20 <I2Cx_MspInit+0xa0>)
 8001ece:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ed2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ed4:	4b12      	ldr	r3, [pc, #72]	@ (8001f20 <I2Cx_MspInit+0xa0>)
 8001ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001edc:	607b      	str	r3, [r7, #4]
 8001ede:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8001ee0:	4b0f      	ldr	r3, [pc, #60]	@ (8001f20 <I2Cx_MspInit+0xa0>)
 8001ee2:	6a1b      	ldr	r3, [r3, #32]
 8001ee4:	4a0e      	ldr	r2, [pc, #56]	@ (8001f20 <I2Cx_MspInit+0xa0>)
 8001ee6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001eea:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001eec:	4b0c      	ldr	r3, [pc, #48]	@ (8001f20 <I2Cx_MspInit+0xa0>)
 8001eee:	6a1b      	ldr	r3, [r3, #32]
 8001ef0:	4a0b      	ldr	r2, [pc, #44]	@ (8001f20 <I2Cx_MspInit+0xa0>)
 8001ef2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001ef6:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 8001ef8:	2200      	movs	r2, #0
 8001efa:	2100      	movs	r1, #0
 8001efc:	201f      	movs	r0, #31
 8001efe:	f001 fa80 	bl	8003402 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001f02:	201f      	movs	r0, #31
 8001f04:	f001 fa99 	bl	800343a <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 8001f08:	2200      	movs	r2, #0
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	2020      	movs	r0, #32
 8001f0e:	f001 fa78 	bl	8003402 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 8001f12:	2020      	movs	r0, #32
 8001f14:	f001 fa91 	bl	800343a <HAL_NVIC_EnableIRQ>
}
 8001f18:	bf00      	nop
 8001f1a:	3720      	adds	r7, #32
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	40023800 	.word	0x40023800
 8001f24:	40020400 	.word	0x40020400

08001f28 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8001f2e:	2300      	movs	r3, #0
 8001f30:	603b      	str	r3, [r7, #0]
 8001f32:	4b17      	ldr	r3, [pc, #92]	@ (8001f90 <AUDIO_IO_Init+0x68>)
 8001f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f36:	4a16      	ldr	r2, [pc, #88]	@ (8001f90 <AUDIO_IO_Init+0x68>)
 8001f38:	f043 0308 	orr.w	r3, r3, #8
 8001f3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f3e:	4b14      	ldr	r3, [pc, #80]	@ (8001f90 <AUDIO_IO_Init+0x68>)
 8001f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f42:	f003 0308 	and.w	r3, r3, #8
 8001f46:	603b      	str	r3, [r7, #0]
 8001f48:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 8001f4a:	2310      	movs	r3, #16
 8001f4c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001f52:	2302      	movs	r3, #2
 8001f54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001f56:	2300      	movs	r3, #0
 8001f58:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 8001f5a:	1d3b      	adds	r3, r7, #4
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	480d      	ldr	r0, [pc, #52]	@ (8001f94 <AUDIO_IO_Init+0x6c>)
 8001f60:	f001 fe54 	bl	8003c0c <HAL_GPIO_Init>
  
  I2Cx_Init();
 8001f64:	f7ff fefc 	bl	8001d60 <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8001f68:	2200      	movs	r2, #0
 8001f6a:	2110      	movs	r1, #16
 8001f6c:	4809      	ldr	r0, [pc, #36]	@ (8001f94 <AUDIO_IO_Init+0x6c>)
 8001f6e:	f002 f8e5 	bl	800413c <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8001f72:	2005      	movs	r0, #5
 8001f74:	f000 fd46 	bl	8002a04 <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8001f78:	2201      	movs	r2, #1
 8001f7a:	2110      	movs	r1, #16
 8001f7c:	4805      	ldr	r0, [pc, #20]	@ (8001f94 <AUDIO_IO_Init+0x6c>)
 8001f7e:	f002 f8dd 	bl	800413c <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8001f82:	2005      	movs	r0, #5
 8001f84:	f000 fd3e 	bl	8002a04 <HAL_Delay>
}
 8001f88:	bf00      	nop
 8001f8a:	3718      	adds	r7, #24
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	40023800 	.word	0x40023800
 8001f94:	40020c00 	.word	0x40020c00

08001f98 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  
}
 8001f9c:	bf00      	nop
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr

08001fa6 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	b082      	sub	sp, #8
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	4603      	mov	r3, r0
 8001fae:	71fb      	strb	r3, [r7, #7]
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	71bb      	strb	r3, [r7, #6]
 8001fb4:	4613      	mov	r3, r2
 8001fb6:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8001fb8:	797a      	ldrb	r2, [r7, #5]
 8001fba:	79b9      	ldrb	r1, [r7, #6]
 8001fbc:	79fb      	ldrb	r3, [r7, #7]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff fef4 	bl	8001dac <I2Cx_WriteData>
}
 8001fc4:	bf00      	nop
 8001fc6:	3708      	adds	r7, #8
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	460a      	mov	r2, r1
 8001fd6:	71fb      	strb	r3, [r7, #7]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8001fdc:	79ba      	ldrb	r2, [r7, #6]
 8001fde:	79fb      	ldrb	r3, [r7, #7]
 8001fe0:	4611      	mov	r1, r2
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7ff ff0e 	bl	8001e04 <I2Cx_ReadData>
 8001fe8:	4603      	mov	r3, r0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
	...

08001ff4 <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8001ff4:	b590      	push	{r4, r7, lr}
 8001ff6:	b085      	sub	sp, #20
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	603a      	str	r2, [r7, #0]
 8001ffe:	80fb      	strh	r3, [r7, #6]
 8002000:	460b      	mov	r3, r1
 8002002:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8002004:	2300      	movs	r3, #0
 8002006:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8002008:	2200      	movs	r2, #0
 800200a:	6839      	ldr	r1, [r7, #0]
 800200c:	481c      	ldr	r0, [pc, #112]	@ (8002080 <BSP_AUDIO_OUT_Init+0x8c>)
 800200e:	f000 f88d 	bl	800212c <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 8002012:	4b1b      	ldr	r3, [pc, #108]	@ (8002080 <BSP_AUDIO_OUT_Init+0x8c>)
 8002014:	4a1b      	ldr	r2, [pc, #108]	@ (8002084 <BSP_AUDIO_OUT_Init+0x90>)
 8002016:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8002018:	4819      	ldr	r0, [pc, #100]	@ (8002080 <BSP_AUDIO_OUT_Init+0x8c>)
 800201a:	f003 fafb 	bl	8005614 <HAL_I2S_GetState>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d103      	bne.n	800202c <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8002024:	2100      	movs	r1, #0
 8002026:	4816      	ldr	r0, [pc, #88]	@ (8002080 <BSP_AUDIO_OUT_Init+0x8c>)
 8002028:	f000 f8da 	bl	80021e0 <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 800202c:	6838      	ldr	r0, [r7, #0]
 800202e:	f000 f99f 	bl	8002370 <I2S3_Init>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 800203c:	7bfb      	ldrb	r3, [r7, #15]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d10e      	bne.n	8002060 <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retrieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 8002042:	4b11      	ldr	r3, [pc, #68]	@ (8002088 <BSP_AUDIO_OUT_Init+0x94>)
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	2094      	movs	r0, #148	@ 0x94
 8002048:	4798      	blx	r3
 800204a:	4603      	mov	r3, r0
 800204c:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8002050:	2be0      	cmp	r3, #224	@ 0xe0
 8002052:	d103      	bne.n	800205c <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 8002054:	4b0d      	ldr	r3, [pc, #52]	@ (800208c <BSP_AUDIO_OUT_Init+0x98>)
 8002056:	4a0c      	ldr	r2, [pc, #48]	@ (8002088 <BSP_AUDIO_OUT_Init+0x94>)
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	e001      	b.n	8002060 <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 8002060:	7bfb      	ldrb	r3, [r7, #15]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d107      	bne.n	8002076 <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8002066:	4b09      	ldr	r3, [pc, #36]	@ (800208c <BSP_AUDIO_OUT_Init+0x98>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	681c      	ldr	r4, [r3, #0]
 800206c:	797a      	ldrb	r2, [r7, #5]
 800206e:	88f9      	ldrh	r1, [r7, #6]
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	2094      	movs	r0, #148	@ 0x94
 8002074:	47a0      	blx	r4
  }
  
  return ret;
 8002076:	7bfb      	ldrb	r3, [r7, #15]
}
 8002078:	4618      	mov	r0, r3
 800207a:	3714      	adds	r7, #20
 800207c:	46bd      	mov	sp, r7
 800207e:	bd90      	pop	{r4, r7, pc}
 8002080:	20008388 	.word	0x20008388
 8002084:	40003c00 	.word	0x40003c00
 8002088:	20000004 	.word	0x20000004
 800208c:	20008384 	.word	0x20008384

08002090 <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 800209a:	4b10      	ldr	r3, [pc, #64]	@ (80020dc <BSP_AUDIO_OUT_Play+0x4c>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	683a      	ldr	r2, [r7, #0]
 80020a2:	b292      	uxth	r2, r2
 80020a4:	6879      	ldr	r1, [r7, #4]
 80020a6:	2094      	movs	r0, #148	@ 0x94
 80020a8:	4798      	blx	r3
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e00f      	b.n	80020d4 <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80020ba:	d203      	bcs.n	80020c4 <BSP_AUDIO_OUT_Play+0x34>
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	085b      	lsrs	r3, r3, #1
 80020c0:	b29b      	uxth	r3, r3
 80020c2:	e001      	b.n	80020c8 <BSP_AUDIO_OUT_Play+0x38>
 80020c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80020c8:	461a      	mov	r2, r3
 80020ca:	6879      	ldr	r1, [r7, #4]
 80020cc:	4804      	ldr	r0, [pc, #16]	@ (80020e0 <BSP_AUDIO_OUT_Play+0x50>)
 80020ce:	f003 f9f1 	bl	80054b4 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80020d2:	2300      	movs	r3, #0
  }
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3708      	adds	r7, #8
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	20008384 	.word	0x20008384
 80020e0:	20008388 	.word	0x20008388

080020e4 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a04      	ldr	r2, [pc, #16]	@ (8002104 <HAL_I2S_TxCpltCallback+0x20>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d101      	bne.n	80020fa <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 80020f6:	f7fe ffbb 	bl	8001070 <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 80020fa:	bf00      	nop
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40003c00 	.word	0x40003c00

08002108 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a04      	ldr	r2, [pc, #16]	@ (8002128 <HAL_I2S_TxHalfCpltCallback+0x20>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d101      	bne.n	800211e <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 800211a:	f7fe ff8d 	bl	8001038 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 800211e:	bf00      	nop
 8002120:	3708      	adds	r7, #8
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	40003c00 	.word	0x40003c00

0800212c <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 800212c:	b580      	push	{r7, lr}
 800212e:	b08a      	sub	sp, #40	@ 0x28
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 8002138:	2300      	movs	r3, #0
 800213a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800213e:	23ff      	movs	r3, #255	@ 0xff
 8002140:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  
  for(index = 0; index < 8; index++)
 8002144:	2300      	movs	r3, #0
 8002146:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800214a:	e010      	b.n	800216e <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 800214c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002150:	4a20      	ldr	r2, [pc, #128]	@ (80021d4 <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 8002152:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002156:	68ba      	ldr	r2, [r7, #8]
 8002158:	429a      	cmp	r2, r3
 800215a:	d103      	bne.n	8002164 <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 800215c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002160:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  for(index = 0; index < 8; index++)
 8002164:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002168:	3301      	adds	r3, #1
 800216a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800216e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002172:	2b07      	cmp	r3, #7
 8002174:	d9ea      	bls.n	800214c <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8002176:	f107 0314 	add.w	r3, r7, #20
 800217a:	4618      	mov	r0, r3
 800217c:	f005 fda6 	bl	8007ccc <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8002180:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002184:	f003 0307 	and.w	r3, r3, #7
 8002188:	2b00      	cmp	r3, #0
 800218a:	d113      	bne.n	80021b4 <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) × (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800218c:	2301      	movs	r3, #1
 800218e:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8002190:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002194:	4a10      	ldr	r2, [pc, #64]	@ (80021d8 <BSP_AUDIO_OUT_ClockConfig+0xac>)
 8002196:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800219a:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 800219c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80021a0:	4a0e      	ldr	r2, [pc, #56]	@ (80021dc <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 80021a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021a6:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80021a8:	f107 0314 	add.w	r3, r7, #20
 80021ac:	4618      	mov	r0, r3
 80021ae:	f005 fcab 	bl	8007b08 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 80021b2:	e00b      	b.n	80021cc <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80021b4:	2301      	movs	r3, #1
 80021b6:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 80021b8:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80021bc:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 80021be:	2303      	movs	r3, #3
 80021c0:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80021c2:	f107 0314 	add.w	r3, r7, #20
 80021c6:	4618      	mov	r0, r3
 80021c8:	f005 fc9e 	bl	8007b08 <HAL_RCCEx_PeriphCLKConfig>
}
 80021cc:	bf00      	nop
 80021ce:	3728      	adds	r7, #40	@ 0x28
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	0800c7e4 	.word	0x0800c7e4
 80021d8:	0800c804 	.word	0x0800c804
 80021dc:	0800c824 	.word	0x0800c824

080021e0 <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b08c      	sub	sp, #48	@ 0x30
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	61bb      	str	r3, [r7, #24]
 80021ee:	4b56      	ldr	r3, [pc, #344]	@ (8002348 <BSP_AUDIO_OUT_MspInit+0x168>)
 80021f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f2:	4a55      	ldr	r2, [pc, #340]	@ (8002348 <BSP_AUDIO_OUT_MspInit+0x168>)
 80021f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80021fa:	4b53      	ldr	r3, [pc, #332]	@ (8002348 <BSP_AUDIO_OUT_MspInit+0x168>)
 80021fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002202:	61bb      	str	r3, [r7, #24]
 8002204:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 8002206:	2300      	movs	r3, #0
 8002208:	617b      	str	r3, [r7, #20]
 800220a:	4b4f      	ldr	r3, [pc, #316]	@ (8002348 <BSP_AUDIO_OUT_MspInit+0x168>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220e:	4a4e      	ldr	r2, [pc, #312]	@ (8002348 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002210:	f043 0304 	orr.w	r3, r3, #4
 8002214:	6313      	str	r3, [r2, #48]	@ 0x30
 8002216:	4b4c      	ldr	r3, [pc, #304]	@ (8002348 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221a:	f003 0304 	and.w	r3, r3, #4
 800221e:	617b      	str	r3, [r7, #20]
 8002220:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	613b      	str	r3, [r7, #16]
 8002226:	4b48      	ldr	r3, [pc, #288]	@ (8002348 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222a:	4a47      	ldr	r2, [pc, #284]	@ (8002348 <BSP_AUDIO_OUT_MspInit+0x168>)
 800222c:	f043 0301 	orr.w	r3, r3, #1
 8002230:	6313      	str	r3, [r2, #48]	@ 0x30
 8002232:	4b45      	ldr	r3, [pc, #276]	@ (8002348 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002236:	f003 0301 	and.w	r3, r3, #1
 800223a:	613b      	str	r3, [r7, #16]
 800223c:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 800223e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002242:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8002244:	2302      	movs	r3, #2
 8002246:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8002248:	2300      	movs	r3, #0
 800224a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 800224c:	2302      	movs	r3, #2
 800224e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8002250:	2306      	movs	r3, #6
 8002252:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 8002254:	f107 031c 	add.w	r3, r7, #28
 8002258:	4619      	mov	r1, r3
 800225a:	483c      	ldr	r0, [pc, #240]	@ (800234c <BSP_AUDIO_OUT_MspInit+0x16c>)
 800225c:	f001 fcd6 	bl	8003c0c <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8002260:	2310      	movs	r3, #16
 8002262:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8002264:	f107 031c 	add.w	r3, r7, #28
 8002268:	4619      	mov	r1, r3
 800226a:	4839      	ldr	r0, [pc, #228]	@ (8002350 <BSP_AUDIO_OUT_MspInit+0x170>)
 800226c:	f001 fcce 	bl	8003c0c <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8002270:	2300      	movs	r3, #0
 8002272:	60fb      	str	r3, [r7, #12]
 8002274:	4b34      	ldr	r3, [pc, #208]	@ (8002348 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002278:	4a33      	ldr	r2, [pc, #204]	@ (8002348 <BSP_AUDIO_OUT_MspInit+0x168>)
 800227a:	f043 0304 	orr.w	r3, r3, #4
 800227e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002280:	4b31      	ldr	r3, [pc, #196]	@ (8002348 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002284:	f003 0304 	and.w	r3, r3, #4
 8002288:	60fb      	str	r3, [r7, #12]
 800228a:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 800228c:	2380      	movs	r3, #128	@ 0x80
 800228e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8002290:	f107 031c 	add.w	r3, r7, #28
 8002294:	4619      	mov	r1, r3
 8002296:	482d      	ldr	r0, [pc, #180]	@ (800234c <BSP_AUDIO_OUT_MspInit+0x16c>)
 8002298:	f001 fcb8 	bl	8003c0c <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 800229c:	2300      	movs	r3, #0
 800229e:	60bb      	str	r3, [r7, #8]
 80022a0:	4b29      	ldr	r3, [pc, #164]	@ (8002348 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a4:	4a28      	ldr	r2, [pc, #160]	@ (8002348 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022a6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ac:	4b26      	ldr	r3, [pc, #152]	@ (8002348 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022b4:	60bb      	str	r3, [r7, #8]
 80022b6:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a25      	ldr	r2, [pc, #148]	@ (8002354 <BSP_AUDIO_OUT_MspInit+0x174>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d136      	bne.n	8002330 <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 80022c2:	4b25      	ldr	r3, [pc, #148]	@ (8002358 <BSP_AUDIO_OUT_MspInit+0x178>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 80022c8:	4b23      	ldr	r3, [pc, #140]	@ (8002358 <BSP_AUDIO_OUT_MspInit+0x178>)
 80022ca:	2240      	movs	r2, #64	@ 0x40
 80022cc:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80022ce:	4b22      	ldr	r3, [pc, #136]	@ (8002358 <BSP_AUDIO_OUT_MspInit+0x178>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 80022d4:	4b20      	ldr	r3, [pc, #128]	@ (8002358 <BSP_AUDIO_OUT_MspInit+0x178>)
 80022d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022da:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 80022dc:	4b1e      	ldr	r3, [pc, #120]	@ (8002358 <BSP_AUDIO_OUT_MspInit+0x178>)
 80022de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80022e2:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 80022e4:	4b1c      	ldr	r3, [pc, #112]	@ (8002358 <BSP_AUDIO_OUT_MspInit+0x178>)
 80022e6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022ea:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 80022ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002358 <BSP_AUDIO_OUT_MspInit+0x178>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 80022f2:	4b19      	ldr	r3, [pc, #100]	@ (8002358 <BSP_AUDIO_OUT_MspInit+0x178>)
 80022f4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80022f8:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 80022fa:	4b17      	ldr	r3, [pc, #92]	@ (8002358 <BSP_AUDIO_OUT_MspInit+0x178>)
 80022fc:	2204      	movs	r2, #4
 80022fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002300:	4b15      	ldr	r3, [pc, #84]	@ (8002358 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002302:	2203      	movs	r2, #3
 8002304:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002306:	4b14      	ldr	r3, [pc, #80]	@ (8002358 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002308:	2200      	movs	r2, #0
 800230a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800230c:	4b12      	ldr	r3, [pc, #72]	@ (8002358 <BSP_AUDIO_OUT_MspInit+0x178>)
 800230e:	2200      	movs	r2, #0
 8002310:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 8002312:	4b11      	ldr	r3, [pc, #68]	@ (8002358 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002314:	4a11      	ldr	r2, [pc, #68]	@ (800235c <BSP_AUDIO_OUT_MspInit+0x17c>)
 8002316:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	4a0f      	ldr	r2, [pc, #60]	@ (8002358 <BSP_AUDIO_OUT_MspInit+0x178>)
 800231c:	639a      	str	r2, [r3, #56]	@ 0x38
 800231e:	4a0e      	ldr	r2, [pc, #56]	@ (8002358 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 8002324:	480c      	ldr	r0, [pc, #48]	@ (8002358 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002326:	f001 f951 	bl	80035cc <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 800232a:	480b      	ldr	r0, [pc, #44]	@ (8002358 <BSP_AUDIO_OUT_MspInit+0x178>)
 800232c:	f001 f8a0 	bl	8003470 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8002330:	2200      	movs	r2, #0
 8002332:	210e      	movs	r1, #14
 8002334:	202f      	movs	r0, #47	@ 0x2f
 8002336:	f001 f864 	bl	8003402 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 800233a:	202f      	movs	r0, #47	@ 0x2f
 800233c:	f001 f87d 	bl	800343a <HAL_NVIC_EnableIRQ>
}
 8002340:	bf00      	nop
 8002342:	3730      	adds	r7, #48	@ 0x30
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	40023800 	.word	0x40023800
 800234c:	40020800 	.word	0x40020800
 8002350:	40020000 	.word	0x40020000
 8002354:	40003c00 	.word	0x40003c00
 8002358:	200083d0 	.word	0x200083d0
 800235c:	400260b8 	.word	0x400260b8

08002360 <BSP_AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
}
 8002364:	bf00      	nop
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
	...

08002370 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8002378:	4b17      	ldr	r3, [pc, #92]	@ (80023d8 <I2S3_Init+0x68>)
 800237a:	4a18      	ldr	r2, [pc, #96]	@ (80023dc <I2S3_Init+0x6c>)
 800237c:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 800237e:	4b16      	ldr	r3, [pc, #88]	@ (80023d8 <I2S3_Init+0x68>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	69da      	ldr	r2, [r3, #28]
 8002384:	4b14      	ldr	r3, [pc, #80]	@ (80023d8 <I2S3_Init+0x68>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800238c:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 800238e:	4a12      	ldr	r2, [pc, #72]	@ (80023d8 <I2S3_Init+0x68>)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8002394:	4b10      	ldr	r3, [pc, #64]	@ (80023d8 <I2S3_Init+0x68>)
 8002396:	2200      	movs	r2, #0
 8002398:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 800239a:	4b0f      	ldr	r3, [pc, #60]	@ (80023d8 <I2S3_Init+0x68>)
 800239c:	2200      	movs	r2, #0
 800239e:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 80023a0:	4b0d      	ldr	r3, [pc, #52]	@ (80023d8 <I2S3_Init+0x68>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 80023a6:	4b0c      	ldr	r3, [pc, #48]	@ (80023d8 <I2S3_Init+0x68>)
 80023a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023ac:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 80023ae:	4b0a      	ldr	r3, [pc, #40]	@ (80023d8 <I2S3_Init+0x68>)
 80023b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023b4:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 80023b6:	4b08      	ldr	r3, [pc, #32]	@ (80023d8 <I2S3_Init+0x68>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 80023bc:	4806      	ldr	r0, [pc, #24]	@ (80023d8 <I2S3_Init+0x68>)
 80023be:	f002 ff39 	bl	8005234 <HAL_I2S_Init>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e000      	b.n	80023ce <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 80023cc:	2300      	movs	r3, #0
  }
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	20008388 	.word	0x20008388
 80023dc:	40003c00 	.word	0x40003c00

080023e0 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 80023e8:	f000 f804 	bl	80023f4 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 80023ec:	bf00      	nop
 80023ee:	3708      	adds	r7, #8
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 80023f8:	bf00      	nop
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr

08002402 <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 8002402:	b480      	push	{r7}
 8002404:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8002406:	bf00      	nop
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a07      	ldr	r2, [pc, #28]	@ (800243c <HAL_I2S_ErrorCallback+0x2c>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d101      	bne.n	8002426 <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8002422:	f7ff ff9d 	bl	8002360 <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a05      	ldr	r2, [pc, #20]	@ (8002440 <HAL_I2S_ErrorCallback+0x30>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d101      	bne.n	8002434 <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 8002430:	f7ff ffe7 	bl	8002402 <BSP_AUDIO_IN_Error_Callback>
  }
}
 8002434:	bf00      	nop
 8002436:	3708      	adds	r7, #8
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	40003c00 	.word	0x40003c00
 8002440:	40003800 	.word	0x40003800

08002444 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800244a:	2300      	movs	r3, #0
 800244c:	607b      	str	r3, [r7, #4]
 800244e:	4b10      	ldr	r3, [pc, #64]	@ (8002490 <HAL_MspInit+0x4c>)
 8002450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002452:	4a0f      	ldr	r2, [pc, #60]	@ (8002490 <HAL_MspInit+0x4c>)
 8002454:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002458:	6453      	str	r3, [r2, #68]	@ 0x44
 800245a:	4b0d      	ldr	r3, [pc, #52]	@ (8002490 <HAL_MspInit+0x4c>)
 800245c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800245e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002462:	607b      	str	r3, [r7, #4]
 8002464:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002466:	2300      	movs	r3, #0
 8002468:	603b      	str	r3, [r7, #0]
 800246a:	4b09      	ldr	r3, [pc, #36]	@ (8002490 <HAL_MspInit+0x4c>)
 800246c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246e:	4a08      	ldr	r2, [pc, #32]	@ (8002490 <HAL_MspInit+0x4c>)
 8002470:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002474:	6413      	str	r3, [r2, #64]	@ 0x40
 8002476:	4b06      	ldr	r3, [pc, #24]	@ (8002490 <HAL_MspInit+0x4c>)
 8002478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800247e:	603b      	str	r3, [r7, #0]
 8002480:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002482:	2007      	movs	r0, #7
 8002484:	f000 ffb2 	bl	80033ec <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002488:	bf00      	nop
 800248a:	3708      	adds	r7, #8
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	40023800 	.word	0x40023800

08002494 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b08a      	sub	sp, #40	@ 0x28
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800249c:	f107 0314 	add.w	r3, r7, #20
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]
 80024a4:	605a      	str	r2, [r3, #4]
 80024a6:	609a      	str	r2, [r3, #8]
 80024a8:	60da      	str	r2, [r3, #12]
 80024aa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a17      	ldr	r2, [pc, #92]	@ (8002510 <HAL_ADC_MspInit+0x7c>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d127      	bne.n	8002506 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024b6:	2300      	movs	r3, #0
 80024b8:	613b      	str	r3, [r7, #16]
 80024ba:	4b16      	ldr	r3, [pc, #88]	@ (8002514 <HAL_ADC_MspInit+0x80>)
 80024bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024be:	4a15      	ldr	r2, [pc, #84]	@ (8002514 <HAL_ADC_MspInit+0x80>)
 80024c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80024c6:	4b13      	ldr	r3, [pc, #76]	@ (8002514 <HAL_ADC_MspInit+0x80>)
 80024c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024ce:	613b      	str	r3, [r7, #16]
 80024d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024d2:	2300      	movs	r3, #0
 80024d4:	60fb      	str	r3, [r7, #12]
 80024d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002514 <HAL_ADC_MspInit+0x80>)
 80024d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024da:	4a0e      	ldr	r2, [pc, #56]	@ (8002514 <HAL_ADC_MspInit+0x80>)
 80024dc:	f043 0304 	orr.w	r3, r3, #4
 80024e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002514 <HAL_ADC_MspInit+0x80>)
 80024e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e6:	f003 0304 	and.w	r3, r3, #4
 80024ea:	60fb      	str	r3, [r7, #12]
 80024ec:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80024ee:	2302      	movs	r3, #2
 80024f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024f2:	2303      	movs	r3, #3
 80024f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f6:	2300      	movs	r3, #0
 80024f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024fa:	f107 0314 	add.w	r3, r7, #20
 80024fe:	4619      	mov	r1, r3
 8002500:	4805      	ldr	r0, [pc, #20]	@ (8002518 <HAL_ADC_MspInit+0x84>)
 8002502:	f001 fb83 	bl	8003c0c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002506:	bf00      	nop
 8002508:	3728      	adds	r7, #40	@ 0x28
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	40012000 	.word	0x40012000
 8002514:	40023800 	.word	0x40023800
 8002518:	40020800 	.word	0x40020800

0800251c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b08a      	sub	sp, #40	@ 0x28
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002524:	f107 0314 	add.w	r3, r7, #20
 8002528:	2200      	movs	r2, #0
 800252a:	601a      	str	r2, [r3, #0]
 800252c:	605a      	str	r2, [r3, #4]
 800252e:	609a      	str	r2, [r3, #8]
 8002530:	60da      	str	r2, [r3, #12]
 8002532:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a19      	ldr	r2, [pc, #100]	@ (80025a0 <HAL_I2C_MspInit+0x84>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d12c      	bne.n	8002598 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800253e:	2300      	movs	r3, #0
 8002540:	613b      	str	r3, [r7, #16]
 8002542:	4b18      	ldr	r3, [pc, #96]	@ (80025a4 <HAL_I2C_MspInit+0x88>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002546:	4a17      	ldr	r2, [pc, #92]	@ (80025a4 <HAL_I2C_MspInit+0x88>)
 8002548:	f043 0302 	orr.w	r3, r3, #2
 800254c:	6313      	str	r3, [r2, #48]	@ 0x30
 800254e:	4b15      	ldr	r3, [pc, #84]	@ (80025a4 <HAL_I2C_MspInit+0x88>)
 8002550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002552:	f003 0302 	and.w	r3, r3, #2
 8002556:	613b      	str	r3, [r7, #16]
 8002558:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800255a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800255e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002560:	2312      	movs	r3, #18
 8002562:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002564:	2301      	movs	r3, #1
 8002566:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002568:	2300      	movs	r3, #0
 800256a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800256c:	2304      	movs	r3, #4
 800256e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002570:	f107 0314 	add.w	r3, r7, #20
 8002574:	4619      	mov	r1, r3
 8002576:	480c      	ldr	r0, [pc, #48]	@ (80025a8 <HAL_I2C_MspInit+0x8c>)
 8002578:	f001 fb48 	bl	8003c0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800257c:	2300      	movs	r3, #0
 800257e:	60fb      	str	r3, [r7, #12]
 8002580:	4b08      	ldr	r3, [pc, #32]	@ (80025a4 <HAL_I2C_MspInit+0x88>)
 8002582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002584:	4a07      	ldr	r2, [pc, #28]	@ (80025a4 <HAL_I2C_MspInit+0x88>)
 8002586:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800258a:	6413      	str	r3, [r2, #64]	@ 0x40
 800258c:	4b05      	ldr	r3, [pc, #20]	@ (80025a4 <HAL_I2C_MspInit+0x88>)
 800258e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002590:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002594:	60fb      	str	r3, [r7, #12]
 8002596:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002598:	bf00      	nop
 800259a:	3728      	adds	r7, #40	@ 0x28
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	40005400 	.word	0x40005400
 80025a4:	40023800 	.word	0x40023800
 80025a8:	40020400 	.word	0x40020400

080025ac <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a0a      	ldr	r2, [pc, #40]	@ (80025e4 <HAL_I2C_MspDeInit+0x38>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d10e      	bne.n	80025dc <HAL_I2C_MspDeInit+0x30>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80025be:	4b0a      	ldr	r3, [pc, #40]	@ (80025e8 <HAL_I2C_MspDeInit+0x3c>)
 80025c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c2:	4a09      	ldr	r2, [pc, #36]	@ (80025e8 <HAL_I2C_MspDeInit+0x3c>)
 80025c4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80025c8:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 80025ca:	2140      	movs	r1, #64	@ 0x40
 80025cc:	4807      	ldr	r0, [pc, #28]	@ (80025ec <HAL_I2C_MspDeInit+0x40>)
 80025ce:	f001 fcb9 	bl	8003f44 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 80025d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80025d6:	4805      	ldr	r0, [pc, #20]	@ (80025ec <HAL_I2C_MspDeInit+0x40>)
 80025d8:	f001 fcb4 	bl	8003f44 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80025dc:	bf00      	nop
 80025de:	3708      	adds	r7, #8
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	40005400 	.word	0x40005400
 80025e8:	40023800 	.word	0x40023800
 80025ec:	40020400 	.word	0x40020400

080025f0 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b08e      	sub	sp, #56	@ 0x38
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025fc:	2200      	movs	r2, #0
 80025fe:	601a      	str	r2, [r3, #0]
 8002600:	605a      	str	r2, [r3, #4]
 8002602:	609a      	str	r2, [r3, #8]
 8002604:	60da      	str	r2, [r3, #12]
 8002606:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002608:	f107 0314 	add.w	r3, r7, #20
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	605a      	str	r2, [r3, #4]
 8002612:	609a      	str	r2, [r3, #8]
 8002614:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a52      	ldr	r2, [pc, #328]	@ (8002764 <HAL_I2S_MspInit+0x174>)
 800261c:	4293      	cmp	r3, r2
 800261e:	f040 809d 	bne.w	800275c <HAL_I2S_MspInit+0x16c>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002622:	2301      	movs	r3, #1
 8002624:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 129;
 8002626:	2381      	movs	r3, #129	@ 0x81
 8002628:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 3;
 800262a:	2303      	movs	r3, #3
 800262c:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800262e:	f107 0314 	add.w	r3, r7, #20
 8002632:	4618      	mov	r0, r3
 8002634:	f005 fa68 	bl	8007b08 <HAL_RCCEx_PeriphCLKConfig>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 800263e:	f7ff fb87 	bl	8001d50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002642:	2300      	movs	r3, #0
 8002644:	613b      	str	r3, [r7, #16]
 8002646:	4b48      	ldr	r3, [pc, #288]	@ (8002768 <HAL_I2S_MspInit+0x178>)
 8002648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800264a:	4a47      	ldr	r2, [pc, #284]	@ (8002768 <HAL_I2S_MspInit+0x178>)
 800264c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002650:	6413      	str	r3, [r2, #64]	@ 0x40
 8002652:	4b45      	ldr	r3, [pc, #276]	@ (8002768 <HAL_I2S_MspInit+0x178>)
 8002654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002656:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800265a:	613b      	str	r3, [r7, #16]
 800265c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800265e:	2300      	movs	r3, #0
 8002660:	60fb      	str	r3, [r7, #12]
 8002662:	4b41      	ldr	r3, [pc, #260]	@ (8002768 <HAL_I2S_MspInit+0x178>)
 8002664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002666:	4a40      	ldr	r2, [pc, #256]	@ (8002768 <HAL_I2S_MspInit+0x178>)
 8002668:	f043 0301 	orr.w	r3, r3, #1
 800266c:	6313      	str	r3, [r2, #48]	@ 0x30
 800266e:	4b3e      	ldr	r3, [pc, #248]	@ (8002768 <HAL_I2S_MspInit+0x178>)
 8002670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002672:	f003 0301 	and.w	r3, r3, #1
 8002676:	60fb      	str	r3, [r7, #12]
 8002678:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	60bb      	str	r3, [r7, #8]
 800267e:	4b3a      	ldr	r3, [pc, #232]	@ (8002768 <HAL_I2S_MspInit+0x178>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002682:	4a39      	ldr	r2, [pc, #228]	@ (8002768 <HAL_I2S_MspInit+0x178>)
 8002684:	f043 0304 	orr.w	r3, r3, #4
 8002688:	6313      	str	r3, [r2, #48]	@ 0x30
 800268a:	4b37      	ldr	r3, [pc, #220]	@ (8002768 <HAL_I2S_MspInit+0x178>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268e:	f003 0304 	and.w	r3, r3, #4
 8002692:	60bb      	str	r3, [r7, #8]
 8002694:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8002696:	2310      	movs	r3, #16
 8002698:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800269a:	2302      	movs	r3, #2
 800269c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269e:	2300      	movs	r3, #0
 80026a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a2:	2300      	movs	r3, #0
 80026a4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80026a6:	2306      	movs	r3, #6
 80026a8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80026aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026ae:	4619      	mov	r1, r3
 80026b0:	482e      	ldr	r0, [pc, #184]	@ (800276c <HAL_I2S_MspInit+0x17c>)
 80026b2:	f001 faab 	bl	8003c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80026b6:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80026ba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026bc:	2302      	movs	r3, #2
 80026be:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c0:	2300      	movs	r3, #0
 80026c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026c4:	2300      	movs	r3, #0
 80026c6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80026c8:	2306      	movs	r3, #6
 80026ca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026d0:	4619      	mov	r1, r3
 80026d2:	4827      	ldr	r0, [pc, #156]	@ (8002770 <HAL_I2S_MspInit+0x180>)
 80026d4:	f001 fa9a 	bl	8003c0c <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80026d8:	4b26      	ldr	r3, [pc, #152]	@ (8002774 <HAL_I2S_MspInit+0x184>)
 80026da:	4a27      	ldr	r2, [pc, #156]	@ (8002778 <HAL_I2S_MspInit+0x188>)
 80026dc:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80026de:	4b25      	ldr	r3, [pc, #148]	@ (8002774 <HAL_I2S_MspInit+0x184>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026e4:	4b23      	ldr	r3, [pc, #140]	@ (8002774 <HAL_I2S_MspInit+0x184>)
 80026e6:	2240      	movs	r2, #64	@ 0x40
 80026e8:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026ea:	4b22      	ldr	r3, [pc, #136]	@ (8002774 <HAL_I2S_MspInit+0x184>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026f0:	4b20      	ldr	r3, [pc, #128]	@ (8002774 <HAL_I2S_MspInit+0x184>)
 80026f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026f6:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80026f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002774 <HAL_I2S_MspInit+0x184>)
 80026fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80026fe:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002700:	4b1c      	ldr	r3, [pc, #112]	@ (8002774 <HAL_I2S_MspInit+0x184>)
 8002702:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002706:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8002708:	4b1a      	ldr	r3, [pc, #104]	@ (8002774 <HAL_I2S_MspInit+0x184>)
 800270a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800270e:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002710:	4b18      	ldr	r3, [pc, #96]	@ (8002774 <HAL_I2S_MspInit+0x184>)
 8002712:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002716:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002718:	4b16      	ldr	r3, [pc, #88]	@ (8002774 <HAL_I2S_MspInit+0x184>)
 800271a:	2204      	movs	r2, #4
 800271c:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800271e:	4b15      	ldr	r3, [pc, #84]	@ (8002774 <HAL_I2S_MspInit+0x184>)
 8002720:	2203      	movs	r2, #3
 8002722:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8002724:	4b13      	ldr	r3, [pc, #76]	@ (8002774 <HAL_I2S_MspInit+0x184>)
 8002726:	2200      	movs	r2, #0
 8002728:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800272a:	4b12      	ldr	r3, [pc, #72]	@ (8002774 <HAL_I2S_MspInit+0x184>)
 800272c:	2200      	movs	r2, #0
 800272e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8002730:	4810      	ldr	r0, [pc, #64]	@ (8002774 <HAL_I2S_MspInit+0x184>)
 8002732:	f000 fe9d 	bl	8003470 <HAL_DMA_Init>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <HAL_I2S_MspInit+0x150>
    {
      Error_Handler();
 800273c:	f7ff fb08 	bl	8001d50 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	4a0c      	ldr	r2, [pc, #48]	@ (8002774 <HAL_I2S_MspInit+0x184>)
 8002744:	639a      	str	r2, [r3, #56]	@ 0x38
 8002746:	4a0b      	ldr	r2, [pc, #44]	@ (8002774 <HAL_I2S_MspInit+0x184>)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 800274c:	2200      	movs	r2, #0
 800274e:	2100      	movs	r1, #0
 8002750:	2033      	movs	r0, #51	@ 0x33
 8002752:	f000 fe56 	bl	8003402 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002756:	2033      	movs	r0, #51	@ 0x33
 8002758:	f000 fe6f 	bl	800343a <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 800275c:	bf00      	nop
 800275e:	3738      	adds	r7, #56	@ 0x38
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	40003c00 	.word	0x40003c00
 8002768:	40023800 	.word	0x40023800
 800276c:	40020000 	.word	0x40020000
 8002770:	40020800 	.word	0x40020800
 8002774:	20008278 	.word	0x20008278
 8002778:	40026088 	.word	0x40026088

0800277c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b08a      	sub	sp, #40	@ 0x28
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002784:	f107 0314 	add.w	r3, r7, #20
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]
 800278c:	605a      	str	r2, [r3, #4]
 800278e:	609a      	str	r2, [r3, #8]
 8002790:	60da      	str	r2, [r3, #12]
 8002792:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a19      	ldr	r2, [pc, #100]	@ (8002800 <HAL_SPI_MspInit+0x84>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d12b      	bne.n	80027f6 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800279e:	2300      	movs	r3, #0
 80027a0:	613b      	str	r3, [r7, #16]
 80027a2:	4b18      	ldr	r3, [pc, #96]	@ (8002804 <HAL_SPI_MspInit+0x88>)
 80027a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a6:	4a17      	ldr	r2, [pc, #92]	@ (8002804 <HAL_SPI_MspInit+0x88>)
 80027a8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80027ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80027ae:	4b15      	ldr	r3, [pc, #84]	@ (8002804 <HAL_SPI_MspInit+0x88>)
 80027b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027b6:	613b      	str	r3, [r7, #16]
 80027b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ba:	2300      	movs	r3, #0
 80027bc:	60fb      	str	r3, [r7, #12]
 80027be:	4b11      	ldr	r3, [pc, #68]	@ (8002804 <HAL_SPI_MspInit+0x88>)
 80027c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c2:	4a10      	ldr	r2, [pc, #64]	@ (8002804 <HAL_SPI_MspInit+0x88>)
 80027c4:	f043 0301 	orr.w	r3, r3, #1
 80027c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002804 <HAL_SPI_MspInit+0x88>)
 80027cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ce:	f003 0301 	and.w	r3, r3, #1
 80027d2:	60fb      	str	r3, [r7, #12]
 80027d4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80027d6:	23e0      	movs	r3, #224	@ 0xe0
 80027d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027da:	2302      	movs	r3, #2
 80027dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027de:	2300      	movs	r3, #0
 80027e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e2:	2300      	movs	r3, #0
 80027e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80027e6:	2305      	movs	r3, #5
 80027e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ea:	f107 0314 	add.w	r3, r7, #20
 80027ee:	4619      	mov	r1, r3
 80027f0:	4805      	ldr	r0, [pc, #20]	@ (8002808 <HAL_SPI_MspInit+0x8c>)
 80027f2:	f001 fa0b 	bl	8003c0c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80027f6:	bf00      	nop
 80027f8:	3728      	adds	r7, #40	@ 0x28
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	40013000 	.word	0x40013000
 8002804:	40023800 	.word	0x40023800
 8002808:	40020000 	.word	0x40020000

0800280c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002810:	bf00      	nop
 8002812:	e7fd      	b.n	8002810 <NMI_Handler+0x4>

08002814 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002818:	bf00      	nop
 800281a:	e7fd      	b.n	8002818 <HardFault_Handler+0x4>

0800281c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002820:	bf00      	nop
 8002822:	e7fd      	b.n	8002820 <MemManage_Handler+0x4>

08002824 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002828:	bf00      	nop
 800282a:	e7fd      	b.n	8002828 <BusFault_Handler+0x4>

0800282c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002830:	bf00      	nop
 8002832:	e7fd      	b.n	8002830 <UsageFault_Handler+0x4>

08002834 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002838:	bf00      	nop
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr

08002842 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002842:	b480      	push	{r7}
 8002844:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002846:	bf00      	nop
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002854:	bf00      	nop
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr

0800285e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800285e:	b580      	push	{r7, lr}
 8002860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002862:	f000 f8af 	bl	80029c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002866:	bf00      	nop
 8002868:	bd80      	pop	{r7, pc}
	...

0800286c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8002870:	4802      	ldr	r0, [pc, #8]	@ (800287c <DMA1_Stream5_IRQHandler+0x10>)
 8002872:	f000 ff61 	bl	8003738 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002876:	bf00      	nop
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	20008278 	.word	0x20008278

08002880 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s3);
 8002884:	4802      	ldr	r0, [pc, #8]	@ (8002890 <SPI3_IRQHandler+0x10>)
 8002886:	f002 feb9 	bl	80055fc <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800288a:	bf00      	nop
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	20008230 	.word	0x20008230

08002894 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002898:	4802      	ldr	r0, [pc, #8]	@ (80028a4 <OTG_FS_IRQHandler+0x10>)
 800289a:	f003 fba3 	bl	8005fe4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800289e:	bf00      	nop
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	20008914 	.word	0x20008914

080028a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028ac:	4b06      	ldr	r3, [pc, #24]	@ (80028c8 <SystemInit+0x20>)
 80028ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028b2:	4a05      	ldr	r2, [pc, #20]	@ (80028c8 <SystemInit+0x20>)
 80028b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80028b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028bc:	bf00      	nop
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	e000ed00 	.word	0xe000ed00

080028cc <Reset_Handler>:

}

void BSP_AUDIO_OUT_TransferComplete_CallBack(void) {
	//for loop kullanÄ±larak audio ring buffer'dan filter ring buffer'a veri kopyalanacak.
	for (uint32_t i = RING_BUFFER_SIZE/2; i < RING_BUFFER_SIZE ; i++)
 80028cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002904 <LoopFillZerobss+0xe>
	    {
	    	Filter_Ring_Buffer[i] = Audio_Ring_Buffer[i];
	    }
 80028d0:	f7ff ffea 	bl	80028a8 <SystemInit>

    Generate_Sine_Segment(Audio_Ring_Buffer, RING_BUFFER_SIZE / 2, RING_BUFFER_SIZE / 2, target_frequency);
}
 80028d4:	480c      	ldr	r0, [pc, #48]	@ (8002908 <LoopFillZerobss+0x12>)

 80028d6:	490d      	ldr	r1, [pc, #52]	@ (800290c <LoopFillZerobss+0x16>)

 80028d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002910 <LoopFillZerobss+0x1a>)
/* --- Uygulama BaÅŸlatma --- */
 80028da:	2300      	movs	r3, #0
void App_Init(void) {
 80028dc:	e002      	b.n	80028e4 <LoopCopyDataInit>

080028de <CopyDataInit>:
    // DAC Reset
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
    HAL_Delay(50);
 80028de:	58d4      	ldr	r4, [r2, r3]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 80028e0:	50c4      	str	r4, [r0, r3]
    HAL_Delay(50);
 80028e2:	3304      	adds	r3, #4

080028e4 <LoopCopyDataInit>:

    if (BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, 100, SAMPLING_FREQ) != AUDIO_OK) {
        Error_Handler();
 80028e4:	18c4      	adds	r4, r0, r3
    }
 80028e6:	428c      	cmp	r4, r1

 80028e8:	d3f9      	bcc.n	80028de <CopyDataInit>
    Generate_Sine_Segment(Audio_Ring_Buffer, 0, RING_BUFFER_SIZE, 0);
    BSP_AUDIO_OUT_Play((uint16_t*)Filter_Ring_Buffer, RING_BUFFER_SIZE * sizeof(int16_t));
}
 80028ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002914 <LoopFillZerobss+0x1e>)

 80028ec:	4c0a      	ldr	r4, [pc, #40]	@ (8002918 <LoopFillZerobss+0x22>)
/* --- Ana Melodi DÃ¶ngÃ¼sÃ¼ --- */
 80028ee:	2300      	movs	r3, #0
void App_Loop(void) {
 80028f0:	e001      	b.n	80028f6 <LoopFillZerobss>

080028f2 <FillZerobss>:
    // --- Ä°LK 3 TEKRAR ---
    for(int i=0; i<2; i++) {
        float verse[] = {NOTE_CS4, NOTE_CS4, NOTE_D4, NOTE_D4, NOTE_E4, NOTE_E4, NOTE_E4};
 80028f2:	6013      	str	r3, [r2, #0]
        for(int j=0; j<7; j++) {
 80028f4:	3204      	adds	r2, #4

080028f6 <LoopFillZerobss>:
            target_frequency = verse[j]; HAL_Delay(t_short);
        }
    }
 80028f6:	42a2      	cmp	r2, r4

 80028f8:	d3fb      	bcc.n	80028f2 <FillZerobss>
    // --- SON SATIR ---
    float chorus_end[] = {NOTE_CS4, NOTE_CS4, NOTE_D4, NOTE_D4, NOTE_E4, NOTE_D4, NOTE_CS4};
    for(int j=0; j<7; j++) {
 80028fa:	f009 f9d3 	bl	800bca4 <__libc_init_array>
        target_frequency = chorus_end[j]; HAL_Delay(t_short);
    }
 80028fe:	f7fe ffa0 	bl	8001842 <main>
    target_frequency = NOTE_B3;  HAL_Delay(t_short * 2);
 8002902:	4770      	bx	lr
	for (uint32_t i = RING_BUFFER_SIZE/2; i < RING_BUFFER_SIZE ; i++)
 8002904:	20020000 	.word	0x20020000
}
 8002908:	20000000 	.word	0x20000000

 800290c:	20000168 	.word	0x20000168

 8002910:	0800cc44 	.word	0x0800cc44
}
 8002914:	20000168 	.word	0x20000168

 8002918:	2000ca4c 	.word	0x2000ca4c

0800291c <ADC_IRQHandler>:
 800291c:	e7fe      	b.n	800291c <ADC_IRQHandler>
	...

08002920 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002924:	4b0e      	ldr	r3, [pc, #56]	@ (8002960 <HAL_Init+0x40>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a0d      	ldr	r2, [pc, #52]	@ (8002960 <HAL_Init+0x40>)
 800292a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800292e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002930:	4b0b      	ldr	r3, [pc, #44]	@ (8002960 <HAL_Init+0x40>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a0a      	ldr	r2, [pc, #40]	@ (8002960 <HAL_Init+0x40>)
 8002936:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800293a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800293c:	4b08      	ldr	r3, [pc, #32]	@ (8002960 <HAL_Init+0x40>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a07      	ldr	r2, [pc, #28]	@ (8002960 <HAL_Init+0x40>)
 8002942:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002946:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002948:	2003      	movs	r0, #3
 800294a:	f000 fd4f 	bl	80033ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800294e:	2000      	movs	r0, #0
 8002950:	f000 f808 	bl	8002964 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002954:	f7ff fd76 	bl	8002444 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	40023c00 	.word	0x40023c00

08002964 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800296c:	4b12      	ldr	r3, [pc, #72]	@ (80029b8 <HAL_InitTick+0x54>)
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	4b12      	ldr	r3, [pc, #72]	@ (80029bc <HAL_InitTick+0x58>)
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	4619      	mov	r1, r3
 8002976:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800297a:	fbb3 f3f1 	udiv	r3, r3, r1
 800297e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002982:	4618      	mov	r0, r3
 8002984:	f000 fd67 	bl	8003456 <HAL_SYSTICK_Config>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e00e      	b.n	80029b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2b0f      	cmp	r3, #15
 8002996:	d80a      	bhi.n	80029ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002998:	2200      	movs	r2, #0
 800299a:	6879      	ldr	r1, [r7, #4]
 800299c:	f04f 30ff 	mov.w	r0, #4294967295
 80029a0:	f000 fd2f 	bl	8003402 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029a4:	4a06      	ldr	r2, [pc, #24]	@ (80029c0 <HAL_InitTick+0x5c>)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029aa:	2300      	movs	r3, #0
 80029ac:	e000      	b.n	80029b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3708      	adds	r7, #8
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	2000003c 	.word	0x2000003c
 80029bc:	20000044 	.word	0x20000044
 80029c0:	20000040 	.word	0x20000040

080029c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029c8:	4b06      	ldr	r3, [pc, #24]	@ (80029e4 <HAL_IncTick+0x20>)
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	461a      	mov	r2, r3
 80029ce:	4b06      	ldr	r3, [pc, #24]	@ (80029e8 <HAL_IncTick+0x24>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4413      	add	r3, r2
 80029d4:	4a04      	ldr	r2, [pc, #16]	@ (80029e8 <HAL_IncTick+0x24>)
 80029d6:	6013      	str	r3, [r2, #0]
}
 80029d8:	bf00      	nop
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	20000044 	.word	0x20000044
 80029e8:	20008430 	.word	0x20008430

080029ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  return uwTick;
 80029f0:	4b03      	ldr	r3, [pc, #12]	@ (8002a00 <HAL_GetTick+0x14>)
 80029f2:	681b      	ldr	r3, [r3, #0]
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	20008430 	.word	0x20008430

08002a04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a0c:	f7ff ffee 	bl	80029ec <HAL_GetTick>
 8002a10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a1c:	d005      	beq.n	8002a2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a1e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a48 <HAL_Delay+0x44>)
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	461a      	mov	r2, r3
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	4413      	add	r3, r2
 8002a28:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a2a:	bf00      	nop
 8002a2c:	f7ff ffde 	bl	80029ec <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	68fa      	ldr	r2, [r7, #12]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d8f7      	bhi.n	8002a2c <HAL_Delay+0x28>
  {
  }
}
 8002a3c:	bf00      	nop
 8002a3e:	bf00      	nop
 8002a40:	3710      	adds	r7, #16
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	20000044 	.word	0x20000044

08002a4c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a54:	2300      	movs	r3, #0
 8002a56:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d101      	bne.n	8002a62 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e033      	b.n	8002aca <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d109      	bne.n	8002a7e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f7ff fd12 	bl	8002494 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a82:	f003 0310 	and.w	r3, r3, #16
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d118      	bne.n	8002abc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a92:	f023 0302 	bic.w	r3, r3, #2
 8002a96:	f043 0202 	orr.w	r2, r3, #2
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f000 fad8 	bl	8003054 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aae:	f023 0303 	bic.w	r3, r3, #3
 8002ab2:	f043 0201 	orr.w	r2, r3, #1
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	641a      	str	r2, [r3, #64]	@ 0x40
 8002aba:	e001      	b.n	8002ac0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
	...

08002ad4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b085      	sub	sp, #20
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002adc:	2300      	movs	r3, #0
 8002ade:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d101      	bne.n	8002aee <HAL_ADC_Start+0x1a>
 8002aea:	2302      	movs	r3, #2
 8002aec:	e0b2      	b.n	8002c54 <HAL_ADC_Start+0x180>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2201      	movs	r2, #1
 8002af2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f003 0301 	and.w	r3, r3, #1
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d018      	beq.n	8002b36 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	689a      	ldr	r2, [r3, #8]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f042 0201 	orr.w	r2, r2, #1
 8002b12:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b14:	4b52      	ldr	r3, [pc, #328]	@ (8002c60 <HAL_ADC_Start+0x18c>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a52      	ldr	r2, [pc, #328]	@ (8002c64 <HAL_ADC_Start+0x190>)
 8002b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b1e:	0c9a      	lsrs	r2, r3, #18
 8002b20:	4613      	mov	r3, r2
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	4413      	add	r3, r2
 8002b26:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002b28:	e002      	b.n	8002b30 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	3b01      	subs	r3, #1
 8002b2e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d1f9      	bne.n	8002b2a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	f003 0301 	and.w	r3, r3, #1
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d17a      	bne.n	8002c3a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b48:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002b4c:	f023 0301 	bic.w	r3, r3, #1
 8002b50:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d007      	beq.n	8002b76 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b6a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002b6e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b82:	d106      	bne.n	8002b92 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b88:	f023 0206 	bic.w	r2, r3, #6
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	645a      	str	r2, [r3, #68]	@ 0x44
 8002b90:	e002      	b.n	8002b98 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ba0:	4b31      	ldr	r3, [pc, #196]	@ (8002c68 <HAL_ADC_Start+0x194>)
 8002ba2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002bac:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f003 031f 	and.w	r3, r3, #31
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d12a      	bne.n	8002c10 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a2b      	ldr	r2, [pc, #172]	@ (8002c6c <HAL_ADC_Start+0x198>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d015      	beq.n	8002bf0 <HAL_ADC_Start+0x11c>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a29      	ldr	r2, [pc, #164]	@ (8002c70 <HAL_ADC_Start+0x19c>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d105      	bne.n	8002bda <HAL_ADC_Start+0x106>
 8002bce:	4b26      	ldr	r3, [pc, #152]	@ (8002c68 <HAL_ADC_Start+0x194>)
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	f003 031f 	and.w	r3, r3, #31
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00a      	beq.n	8002bf0 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a25      	ldr	r2, [pc, #148]	@ (8002c74 <HAL_ADC_Start+0x1a0>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d136      	bne.n	8002c52 <HAL_ADC_Start+0x17e>
 8002be4:	4b20      	ldr	r3, [pc, #128]	@ (8002c68 <HAL_ADC_Start+0x194>)
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f003 0310 	and.w	r3, r3, #16
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d130      	bne.n	8002c52 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d129      	bne.n	8002c52 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689a      	ldr	r2, [r3, #8]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002c0c:	609a      	str	r2, [r3, #8]
 8002c0e:	e020      	b.n	8002c52 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a15      	ldr	r2, [pc, #84]	@ (8002c6c <HAL_ADC_Start+0x198>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d11b      	bne.n	8002c52 <HAL_ADC_Start+0x17e>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d114      	bne.n	8002c52 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	689a      	ldr	r2, [r3, #8]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002c36:	609a      	str	r2, [r3, #8]
 8002c38:	e00b      	b.n	8002c52 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c3e:	f043 0210 	orr.w	r2, r3, #16
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c4a:	f043 0201 	orr.w	r2, r3, #1
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002c52:	2300      	movs	r3, #0
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3714      	adds	r7, #20
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr
 8002c60:	2000003c 	.word	0x2000003c
 8002c64:	431bde83 	.word	0x431bde83
 8002c68:	40012300 	.word	0x40012300
 8002c6c:	40012000 	.word	0x40012000
 8002c70:	40012100 	.word	0x40012100
 8002c74:	40012200 	.word	0x40012200

08002c78 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d101      	bne.n	8002c8e <HAL_ADC_Stop+0x16>
 8002c8a:	2302      	movs	r3, #2
 8002c8c:	e021      	b.n	8002cd2 <HAL_ADC_Stop+0x5a>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2201      	movs	r2, #1
 8002c92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	689a      	ldr	r2, [r3, #8]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f022 0201 	bic.w	r2, r2, #1
 8002ca4:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	f003 0301 	and.w	r3, r3, #1
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d109      	bne.n	8002cc8 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002cbc:	f023 0301 	bic.w	r3, r3, #1
 8002cc0:	f043 0201 	orr.w	r2, r3, #1
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002cd0:	2300      	movs	r3, #0
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	370c      	adds	r7, #12
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr

08002cde <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002cde:	b580      	push	{r7, lr}
 8002ce0:	b084      	sub	sp, #16
 8002ce2:	af00      	add	r7, sp, #0
 8002ce4:	6078      	str	r0, [r7, #4]
 8002ce6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cf6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cfa:	d113      	bne.n	8002d24 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002d06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d0a:	d10b      	bne.n	8002d24 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d10:	f043 0220 	orr.w	r2, r3, #32
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e063      	b.n	8002dec <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d24:	f7ff fe62 	bl	80029ec <HAL_GetTick>
 8002d28:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d2a:	e021      	b.n	8002d70 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d32:	d01d      	beq.n	8002d70 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d007      	beq.n	8002d4a <HAL_ADC_PollForConversion+0x6c>
 8002d3a:	f7ff fe57 	bl	80029ec <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	683a      	ldr	r2, [r7, #0]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d212      	bcs.n	8002d70 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0302 	and.w	r3, r3, #2
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	d00b      	beq.n	8002d70 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d5c:	f043 0204 	orr.w	r2, r3, #4
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	e03d      	b.n	8002dec <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d1d6      	bne.n	8002d2c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f06f 0212 	mvn.w	r2, #18
 8002d86:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d8c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d123      	bne.n	8002dea <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d11f      	bne.n	8002dea <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d006      	beq.n	8002dc6 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d111      	bne.n	8002dea <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dca:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d105      	bne.n	8002dea <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de2:	f043 0201 	orr.w	r2, r3, #1
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002dea:	2300      	movs	r3, #0
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3710      	adds	r7, #16
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	370c      	adds	r7, #12
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr
	...

08002e10 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
 8002e18:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	d101      	bne.n	8002e2c <HAL_ADC_ConfigChannel+0x1c>
 8002e28:	2302      	movs	r3, #2
 8002e2a:	e105      	b.n	8003038 <HAL_ADC_ConfigChannel+0x228>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2b09      	cmp	r3, #9
 8002e3a:	d925      	bls.n	8002e88 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	68d9      	ldr	r1, [r3, #12]
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	461a      	mov	r2, r3
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	005b      	lsls	r3, r3, #1
 8002e4e:	4413      	add	r3, r2
 8002e50:	3b1e      	subs	r3, #30
 8002e52:	2207      	movs	r2, #7
 8002e54:	fa02 f303 	lsl.w	r3, r2, r3
 8002e58:	43da      	mvns	r2, r3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	400a      	ands	r2, r1
 8002e60:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	68d9      	ldr	r1, [r3, #12]
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	689a      	ldr	r2, [r3, #8]
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	4618      	mov	r0, r3
 8002e74:	4603      	mov	r3, r0
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	4403      	add	r3, r0
 8002e7a:	3b1e      	subs	r3, #30
 8002e7c:	409a      	lsls	r2, r3
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	430a      	orrs	r2, r1
 8002e84:	60da      	str	r2, [r3, #12]
 8002e86:	e022      	b.n	8002ece <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	6919      	ldr	r1, [r3, #16]
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	b29b      	uxth	r3, r3
 8002e94:	461a      	mov	r2, r3
 8002e96:	4613      	mov	r3, r2
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	4413      	add	r3, r2
 8002e9c:	2207      	movs	r2, #7
 8002e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea2:	43da      	mvns	r2, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	400a      	ands	r2, r1
 8002eaa:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	6919      	ldr	r1, [r3, #16]
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	689a      	ldr	r2, [r3, #8]
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	4403      	add	r3, r0
 8002ec4:	409a      	lsls	r2, r3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	430a      	orrs	r2, r1
 8002ecc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	2b06      	cmp	r3, #6
 8002ed4:	d824      	bhi.n	8002f20 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	685a      	ldr	r2, [r3, #4]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	4413      	add	r3, r2
 8002ee6:	3b05      	subs	r3, #5
 8002ee8:	221f      	movs	r2, #31
 8002eea:	fa02 f303 	lsl.w	r3, r2, r3
 8002eee:	43da      	mvns	r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	400a      	ands	r2, r1
 8002ef6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	4618      	mov	r0, r3
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	685a      	ldr	r2, [r3, #4]
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	4413      	add	r3, r2
 8002f10:	3b05      	subs	r3, #5
 8002f12:	fa00 f203 	lsl.w	r2, r0, r3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	635a      	str	r2, [r3, #52]	@ 0x34
 8002f1e:	e04c      	b.n	8002fba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	2b0c      	cmp	r3, #12
 8002f26:	d824      	bhi.n	8002f72 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	685a      	ldr	r2, [r3, #4]
 8002f32:	4613      	mov	r3, r2
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	4413      	add	r3, r2
 8002f38:	3b23      	subs	r3, #35	@ 0x23
 8002f3a:	221f      	movs	r2, #31
 8002f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f40:	43da      	mvns	r2, r3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	400a      	ands	r2, r1
 8002f48:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	4618      	mov	r0, r3
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685a      	ldr	r2, [r3, #4]
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	4413      	add	r3, r2
 8002f62:	3b23      	subs	r3, #35	@ 0x23
 8002f64:	fa00 f203 	lsl.w	r2, r0, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002f70:	e023      	b.n	8002fba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	685a      	ldr	r2, [r3, #4]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	009b      	lsls	r3, r3, #2
 8002f80:	4413      	add	r3, r2
 8002f82:	3b41      	subs	r3, #65	@ 0x41
 8002f84:	221f      	movs	r2, #31
 8002f86:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8a:	43da      	mvns	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	400a      	ands	r2, r1
 8002f92:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	685a      	ldr	r2, [r3, #4]
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	4413      	add	r3, r2
 8002fac:	3b41      	subs	r3, #65	@ 0x41
 8002fae:	fa00 f203 	lsl.w	r2, r0, r3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	430a      	orrs	r2, r1
 8002fb8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fba:	4b22      	ldr	r3, [pc, #136]	@ (8003044 <HAL_ADC_ConfigChannel+0x234>)
 8002fbc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a21      	ldr	r2, [pc, #132]	@ (8003048 <HAL_ADC_ConfigChannel+0x238>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d109      	bne.n	8002fdc <HAL_ADC_ConfigChannel+0x1cc>
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	2b12      	cmp	r3, #18
 8002fce:	d105      	bne.n	8002fdc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a19      	ldr	r2, [pc, #100]	@ (8003048 <HAL_ADC_ConfigChannel+0x238>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d123      	bne.n	800302e <HAL_ADC_ConfigChannel+0x21e>
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2b10      	cmp	r3, #16
 8002fec:	d003      	beq.n	8002ff6 <HAL_ADC_ConfigChannel+0x1e6>
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2b11      	cmp	r3, #17
 8002ff4:	d11b      	bne.n	800302e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	2b10      	cmp	r3, #16
 8003008:	d111      	bne.n	800302e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800300a:	4b10      	ldr	r3, [pc, #64]	@ (800304c <HAL_ADC_ConfigChannel+0x23c>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a10      	ldr	r2, [pc, #64]	@ (8003050 <HAL_ADC_ConfigChannel+0x240>)
 8003010:	fba2 2303 	umull	r2, r3, r2, r3
 8003014:	0c9a      	lsrs	r2, r3, #18
 8003016:	4613      	mov	r3, r2
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	4413      	add	r3, r2
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003020:	e002      	b.n	8003028 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	3b01      	subs	r3, #1
 8003026:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d1f9      	bne.n	8003022 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003036:	2300      	movs	r3, #0
}
 8003038:	4618      	mov	r0, r3
 800303a:	3714      	adds	r7, #20
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr
 8003044:	40012300 	.word	0x40012300
 8003048:	40012000 	.word	0x40012000
 800304c:	2000003c 	.word	0x2000003c
 8003050:	431bde83 	.word	0x431bde83

08003054 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003054:	b480      	push	{r7}
 8003056:	b085      	sub	sp, #20
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800305c:	4b79      	ldr	r3, [pc, #484]	@ (8003244 <ADC_Init+0x1f0>)
 800305e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	685a      	ldr	r2, [r3, #4]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	431a      	orrs	r2, r3
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	685a      	ldr	r2, [r3, #4]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003088:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	6859      	ldr	r1, [r3, #4]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	021a      	lsls	r2, r3, #8
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	430a      	orrs	r2, r1
 800309c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	685a      	ldr	r2, [r3, #4]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80030ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	6859      	ldr	r1, [r3, #4]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	689a      	ldr	r2, [r3, #8]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	430a      	orrs	r2, r1
 80030be:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	689a      	ldr	r2, [r3, #8]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	6899      	ldr	r1, [r3, #8]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	68da      	ldr	r2, [r3, #12]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	430a      	orrs	r2, r1
 80030e0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e6:	4a58      	ldr	r2, [pc, #352]	@ (8003248 <ADC_Init+0x1f4>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d022      	beq.n	8003132 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	689a      	ldr	r2, [r3, #8]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80030fa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	6899      	ldr	r1, [r3, #8]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	430a      	orrs	r2, r1
 800310c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	689a      	ldr	r2, [r3, #8]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800311c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	6899      	ldr	r1, [r3, #8]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	430a      	orrs	r2, r1
 800312e:	609a      	str	r2, [r3, #8]
 8003130:	e00f      	b.n	8003152 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	689a      	ldr	r2, [r3, #8]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003140:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	689a      	ldr	r2, [r3, #8]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003150:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689a      	ldr	r2, [r3, #8]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f022 0202 	bic.w	r2, r2, #2
 8003160:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	6899      	ldr	r1, [r3, #8]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	7e1b      	ldrb	r3, [r3, #24]
 800316c:	005a      	lsls	r2, r3, #1
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	430a      	orrs	r2, r1
 8003174:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f893 3020 	ldrb.w	r3, [r3, #32]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d01b      	beq.n	80031b8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	685a      	ldr	r2, [r3, #4]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800318e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	685a      	ldr	r2, [r3, #4]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800319e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	6859      	ldr	r1, [r3, #4]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031aa:	3b01      	subs	r3, #1
 80031ac:	035a      	lsls	r2, r3, #13
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	430a      	orrs	r2, r1
 80031b4:	605a      	str	r2, [r3, #4]
 80031b6:	e007      	b.n	80031c8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	685a      	ldr	r2, [r3, #4]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031c6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80031d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	69db      	ldr	r3, [r3, #28]
 80031e2:	3b01      	subs	r3, #1
 80031e4:	051a      	lsls	r2, r3, #20
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	430a      	orrs	r2, r1
 80031ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	689a      	ldr	r2, [r3, #8]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80031fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	6899      	ldr	r1, [r3, #8]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800320a:	025a      	lsls	r2, r3, #9
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	430a      	orrs	r2, r1
 8003212:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	689a      	ldr	r2, [r3, #8]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003222:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	6899      	ldr	r1, [r3, #8]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	695b      	ldr	r3, [r3, #20]
 800322e:	029a      	lsls	r2, r3, #10
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	430a      	orrs	r2, r1
 8003236:	609a      	str	r2, [r3, #8]
}
 8003238:	bf00      	nop
 800323a:	3714      	adds	r7, #20
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr
 8003244:	40012300 	.word	0x40012300
 8003248:	0f000001 	.word	0x0f000001

0800324c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800324c:	b480      	push	{r7}
 800324e:	b085      	sub	sp, #20
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f003 0307 	and.w	r3, r3, #7
 800325a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800325c:	4b0c      	ldr	r3, [pc, #48]	@ (8003290 <__NVIC_SetPriorityGrouping+0x44>)
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003262:	68ba      	ldr	r2, [r7, #8]
 8003264:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003268:	4013      	ands	r3, r2
 800326a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003274:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003278:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800327c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800327e:	4a04      	ldr	r2, [pc, #16]	@ (8003290 <__NVIC_SetPriorityGrouping+0x44>)
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	60d3      	str	r3, [r2, #12]
}
 8003284:	bf00      	nop
 8003286:	3714      	adds	r7, #20
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr
 8003290:	e000ed00 	.word	0xe000ed00

08003294 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003294:	b480      	push	{r7}
 8003296:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003298:	4b04      	ldr	r3, [pc, #16]	@ (80032ac <__NVIC_GetPriorityGrouping+0x18>)
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	0a1b      	lsrs	r3, r3, #8
 800329e:	f003 0307 	and.w	r3, r3, #7
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr
 80032ac:	e000ed00 	.word	0xe000ed00

080032b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	4603      	mov	r3, r0
 80032b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	db0b      	blt.n	80032da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032c2:	79fb      	ldrb	r3, [r7, #7]
 80032c4:	f003 021f 	and.w	r2, r3, #31
 80032c8:	4907      	ldr	r1, [pc, #28]	@ (80032e8 <__NVIC_EnableIRQ+0x38>)
 80032ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ce:	095b      	lsrs	r3, r3, #5
 80032d0:	2001      	movs	r0, #1
 80032d2:	fa00 f202 	lsl.w	r2, r0, r2
 80032d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80032da:	bf00      	nop
 80032dc:	370c      	adds	r7, #12
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	e000e100 	.word	0xe000e100

080032ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	4603      	mov	r3, r0
 80032f4:	6039      	str	r1, [r7, #0]
 80032f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	db0a      	blt.n	8003316 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	b2da      	uxtb	r2, r3
 8003304:	490c      	ldr	r1, [pc, #48]	@ (8003338 <__NVIC_SetPriority+0x4c>)
 8003306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330a:	0112      	lsls	r2, r2, #4
 800330c:	b2d2      	uxtb	r2, r2
 800330e:	440b      	add	r3, r1
 8003310:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003314:	e00a      	b.n	800332c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	b2da      	uxtb	r2, r3
 800331a:	4908      	ldr	r1, [pc, #32]	@ (800333c <__NVIC_SetPriority+0x50>)
 800331c:	79fb      	ldrb	r3, [r7, #7]
 800331e:	f003 030f 	and.w	r3, r3, #15
 8003322:	3b04      	subs	r3, #4
 8003324:	0112      	lsls	r2, r2, #4
 8003326:	b2d2      	uxtb	r2, r2
 8003328:	440b      	add	r3, r1
 800332a:	761a      	strb	r2, [r3, #24]
}
 800332c:	bf00      	nop
 800332e:	370c      	adds	r7, #12
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr
 8003338:	e000e100 	.word	0xe000e100
 800333c:	e000ed00 	.word	0xe000ed00

08003340 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003340:	b480      	push	{r7}
 8003342:	b089      	sub	sp, #36	@ 0x24
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f003 0307 	and.w	r3, r3, #7
 8003352:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	f1c3 0307 	rsb	r3, r3, #7
 800335a:	2b04      	cmp	r3, #4
 800335c:	bf28      	it	cs
 800335e:	2304      	movcs	r3, #4
 8003360:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	3304      	adds	r3, #4
 8003366:	2b06      	cmp	r3, #6
 8003368:	d902      	bls.n	8003370 <NVIC_EncodePriority+0x30>
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	3b03      	subs	r3, #3
 800336e:	e000      	b.n	8003372 <NVIC_EncodePriority+0x32>
 8003370:	2300      	movs	r3, #0
 8003372:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003374:	f04f 32ff 	mov.w	r2, #4294967295
 8003378:	69bb      	ldr	r3, [r7, #24]
 800337a:	fa02 f303 	lsl.w	r3, r2, r3
 800337e:	43da      	mvns	r2, r3
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	401a      	ands	r2, r3
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003388:	f04f 31ff 	mov.w	r1, #4294967295
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	fa01 f303 	lsl.w	r3, r1, r3
 8003392:	43d9      	mvns	r1, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003398:	4313      	orrs	r3, r2
         );
}
 800339a:	4618      	mov	r0, r3
 800339c:	3724      	adds	r7, #36	@ 0x24
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
	...

080033a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	3b01      	subs	r3, #1
 80033b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033b8:	d301      	bcc.n	80033be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033ba:	2301      	movs	r3, #1
 80033bc:	e00f      	b.n	80033de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033be:	4a0a      	ldr	r2, [pc, #40]	@ (80033e8 <SysTick_Config+0x40>)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	3b01      	subs	r3, #1
 80033c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033c6:	210f      	movs	r1, #15
 80033c8:	f04f 30ff 	mov.w	r0, #4294967295
 80033cc:	f7ff ff8e 	bl	80032ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033d0:	4b05      	ldr	r3, [pc, #20]	@ (80033e8 <SysTick_Config+0x40>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033d6:	4b04      	ldr	r3, [pc, #16]	@ (80033e8 <SysTick_Config+0x40>)
 80033d8:	2207      	movs	r2, #7
 80033da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033dc:	2300      	movs	r3, #0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3708      	adds	r7, #8
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	bf00      	nop
 80033e8:	e000e010 	.word	0xe000e010

080033ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f7ff ff29 	bl	800324c <__NVIC_SetPriorityGrouping>
}
 80033fa:	bf00      	nop
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}

08003402 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003402:	b580      	push	{r7, lr}
 8003404:	b086      	sub	sp, #24
 8003406:	af00      	add	r7, sp, #0
 8003408:	4603      	mov	r3, r0
 800340a:	60b9      	str	r1, [r7, #8]
 800340c:	607a      	str	r2, [r7, #4]
 800340e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003410:	2300      	movs	r3, #0
 8003412:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003414:	f7ff ff3e 	bl	8003294 <__NVIC_GetPriorityGrouping>
 8003418:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	68b9      	ldr	r1, [r7, #8]
 800341e:	6978      	ldr	r0, [r7, #20]
 8003420:	f7ff ff8e 	bl	8003340 <NVIC_EncodePriority>
 8003424:	4602      	mov	r2, r0
 8003426:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800342a:	4611      	mov	r1, r2
 800342c:	4618      	mov	r0, r3
 800342e:	f7ff ff5d 	bl	80032ec <__NVIC_SetPriority>
}
 8003432:	bf00      	nop
 8003434:	3718      	adds	r7, #24
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}

0800343a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800343a:	b580      	push	{r7, lr}
 800343c:	b082      	sub	sp, #8
 800343e:	af00      	add	r7, sp, #0
 8003440:	4603      	mov	r3, r0
 8003442:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003444:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003448:	4618      	mov	r0, r3
 800344a:	f7ff ff31 	bl	80032b0 <__NVIC_EnableIRQ>
}
 800344e:	bf00      	nop
 8003450:	3708      	adds	r7, #8
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}

08003456 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003456:	b580      	push	{r7, lr}
 8003458:	b082      	sub	sp, #8
 800345a:	af00      	add	r7, sp, #0
 800345c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f7ff ffa2 	bl	80033a8 <SysTick_Config>
 8003464:	4603      	mov	r3, r0
}
 8003466:	4618      	mov	r0, r3
 8003468:	3708      	adds	r7, #8
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
	...

08003470 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b086      	sub	sp, #24
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003478:	2300      	movs	r3, #0
 800347a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800347c:	f7ff fab6 	bl	80029ec <HAL_GetTick>
 8003480:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d101      	bne.n	800348c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e099      	b.n	80035c0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2202      	movs	r2, #2
 8003490:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f022 0201 	bic.w	r2, r2, #1
 80034aa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034ac:	e00f      	b.n	80034ce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034ae:	f7ff fa9d 	bl	80029ec <HAL_GetTick>
 80034b2:	4602      	mov	r2, r0
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	2b05      	cmp	r3, #5
 80034ba:	d908      	bls.n	80034ce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2220      	movs	r2, #32
 80034c0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2203      	movs	r2, #3
 80034c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e078      	b.n	80035c0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0301 	and.w	r3, r3, #1
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d1e8      	bne.n	80034ae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80034e4:	697a      	ldr	r2, [r7, #20]
 80034e6:	4b38      	ldr	r3, [pc, #224]	@ (80035c8 <HAL_DMA_Init+0x158>)
 80034e8:	4013      	ands	r3, r2
 80034ea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	685a      	ldr	r2, [r3, #4]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	691b      	ldr	r3, [r3, #16]
 8003500:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003506:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	699b      	ldr	r3, [r3, #24]
 800350c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003512:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6a1b      	ldr	r3, [r3, #32]
 8003518:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800351a:	697a      	ldr	r2, [r7, #20]
 800351c:	4313      	orrs	r3, r2
 800351e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003524:	2b04      	cmp	r3, #4
 8003526:	d107      	bne.n	8003538 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003530:	4313      	orrs	r3, r2
 8003532:	697a      	ldr	r2, [r7, #20]
 8003534:	4313      	orrs	r3, r2
 8003536:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	697a      	ldr	r2, [r7, #20]
 800353e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	695b      	ldr	r3, [r3, #20]
 8003546:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	f023 0307 	bic.w	r3, r3, #7
 800354e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003554:	697a      	ldr	r2, [r7, #20]
 8003556:	4313      	orrs	r3, r2
 8003558:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355e:	2b04      	cmp	r3, #4
 8003560:	d117      	bne.n	8003592 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003566:	697a      	ldr	r2, [r7, #20]
 8003568:	4313      	orrs	r3, r2
 800356a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003570:	2b00      	cmp	r3, #0
 8003572:	d00e      	beq.n	8003592 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f000 facd 	bl	8003b14 <DMA_CheckFifoParam>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d008      	beq.n	8003592 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2240      	movs	r2, #64	@ 0x40
 8003584:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2201      	movs	r2, #1
 800358a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800358e:	2301      	movs	r3, #1
 8003590:	e016      	b.n	80035c0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	697a      	ldr	r2, [r7, #20]
 8003598:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f000 fa84 	bl	8003aa8 <DMA_CalcBaseAndBitshift>
 80035a0:	4603      	mov	r3, r0
 80035a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a8:	223f      	movs	r2, #63	@ 0x3f
 80035aa:	409a      	lsls	r2, r3
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2201      	movs	r2, #1
 80035ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80035be:	2300      	movs	r3, #0
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3718      	adds	r7, #24
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	f010803f 	.word	0xf010803f

080035cc <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b084      	sub	sp, #16
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d101      	bne.n	80035de <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e050      	b.n	8003680 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d101      	bne.n	80035ee <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80035ea:	2302      	movs	r3, #2
 80035ec:	e048      	b.n	8003680 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f022 0201 	bic.w	r2, r2, #1
 80035fc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2200      	movs	r2, #0
 8003604:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2200      	movs	r2, #0
 800360c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	2200      	movs	r2, #0
 8003614:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	2200      	movs	r2, #0
 800361c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	2200      	movs	r2, #0
 8003624:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	2221      	movs	r2, #33	@ 0x21
 800362c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f000 fa3a 	bl	8003aa8 <DMA_CalcBaseAndBitshift>
 8003634:	4603      	mov	r3, r0
 8003636:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2200      	movs	r2, #0
 8003648:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2200      	movs	r2, #0
 8003654:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003660:	223f      	movs	r2, #63	@ 0x3f
 8003662:	409a      	lsls	r2, r3
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2200      	movs	r2, #0
 800366c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800367e:	2300      	movs	r3, #0
}
 8003680:	4618      	mov	r0, r3
 8003682:	3710      	adds	r7, #16
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}

08003688 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b086      	sub	sp, #24
 800368c:	af00      	add	r7, sp, #0
 800368e:	60f8      	str	r0, [r7, #12]
 8003690:	60b9      	str	r1, [r7, #8]
 8003692:	607a      	str	r2, [r7, #4]
 8003694:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003696:	2300      	movs	r3, #0
 8003698:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800369e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d101      	bne.n	80036ae <HAL_DMA_Start_IT+0x26>
 80036aa:	2302      	movs	r3, #2
 80036ac:	e040      	b.n	8003730 <HAL_DMA_Start_IT+0xa8>
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2201      	movs	r2, #1
 80036b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d12f      	bne.n	8003722 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2202      	movs	r2, #2
 80036c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2200      	movs	r2, #0
 80036ce:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	687a      	ldr	r2, [r7, #4]
 80036d4:	68b9      	ldr	r1, [r7, #8]
 80036d6:	68f8      	ldr	r0, [r7, #12]
 80036d8:	f000 f9b8 	bl	8003a4c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036e0:	223f      	movs	r2, #63	@ 0x3f
 80036e2:	409a      	lsls	r2, r3
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f042 0216 	orr.w	r2, r2, #22
 80036f6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d007      	beq.n	8003710 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f042 0208 	orr.w	r2, r2, #8
 800370e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f042 0201 	orr.w	r2, r2, #1
 800371e:	601a      	str	r2, [r3, #0]
 8003720:	e005      	b.n	800372e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2200      	movs	r2, #0
 8003726:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800372a:	2302      	movs	r3, #2
 800372c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800372e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003730:	4618      	mov	r0, r3
 8003732:	3718      	adds	r7, #24
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}

08003738 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b086      	sub	sp, #24
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003740:	2300      	movs	r3, #0
 8003742:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003744:	4b8e      	ldr	r3, [pc, #568]	@ (8003980 <HAL_DMA_IRQHandler+0x248>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a8e      	ldr	r2, [pc, #568]	@ (8003984 <HAL_DMA_IRQHandler+0x24c>)
 800374a:	fba2 2303 	umull	r2, r3, r2, r3
 800374e:	0a9b      	lsrs	r3, r3, #10
 8003750:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003756:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003762:	2208      	movs	r2, #8
 8003764:	409a      	lsls	r2, r3
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	4013      	ands	r3, r2
 800376a:	2b00      	cmp	r3, #0
 800376c:	d01a      	beq.n	80037a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0304 	and.w	r3, r3, #4
 8003778:	2b00      	cmp	r3, #0
 800377a:	d013      	beq.n	80037a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f022 0204 	bic.w	r2, r2, #4
 800378a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003790:	2208      	movs	r2, #8
 8003792:	409a      	lsls	r2, r3
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800379c:	f043 0201 	orr.w	r2, r3, #1
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037a8:	2201      	movs	r2, #1
 80037aa:	409a      	lsls	r2, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	4013      	ands	r3, r2
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d012      	beq.n	80037da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d00b      	beq.n	80037da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037c6:	2201      	movs	r2, #1
 80037c8:	409a      	lsls	r2, r3
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037d2:	f043 0202 	orr.w	r2, r3, #2
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037de:	2204      	movs	r2, #4
 80037e0:	409a      	lsls	r2, r3
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	4013      	ands	r3, r2
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d012      	beq.n	8003810 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0302 	and.w	r3, r3, #2
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d00b      	beq.n	8003810 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037fc:	2204      	movs	r2, #4
 80037fe:	409a      	lsls	r2, r3
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003808:	f043 0204 	orr.w	r2, r3, #4
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003814:	2210      	movs	r2, #16
 8003816:	409a      	lsls	r2, r3
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	4013      	ands	r3, r2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d043      	beq.n	80038a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0308 	and.w	r3, r3, #8
 800382a:	2b00      	cmp	r3, #0
 800382c:	d03c      	beq.n	80038a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003832:	2210      	movs	r2, #16
 8003834:	409a      	lsls	r2, r3
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d018      	beq.n	800387a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d108      	bne.n	8003868 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385a:	2b00      	cmp	r3, #0
 800385c:	d024      	beq.n	80038a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	4798      	blx	r3
 8003866:	e01f      	b.n	80038a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800386c:	2b00      	cmp	r3, #0
 800386e:	d01b      	beq.n	80038a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	4798      	blx	r3
 8003878:	e016      	b.n	80038a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003884:	2b00      	cmp	r3, #0
 8003886:	d107      	bne.n	8003898 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f022 0208 	bic.w	r2, r2, #8
 8003896:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389c:	2b00      	cmp	r3, #0
 800389e:	d003      	beq.n	80038a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ac:	2220      	movs	r2, #32
 80038ae:	409a      	lsls	r2, r3
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	4013      	ands	r3, r2
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	f000 808f 	beq.w	80039d8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 0310 	and.w	r3, r3, #16
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	f000 8087 	beq.w	80039d8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ce:	2220      	movs	r2, #32
 80038d0:	409a      	lsls	r2, r3
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b05      	cmp	r3, #5
 80038e0:	d136      	bne.n	8003950 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f022 0216 	bic.w	r2, r2, #22
 80038f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	695a      	ldr	r2, [r3, #20]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003900:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003906:	2b00      	cmp	r3, #0
 8003908:	d103      	bne.n	8003912 <HAL_DMA_IRQHandler+0x1da>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800390e:	2b00      	cmp	r3, #0
 8003910:	d007      	beq.n	8003922 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f022 0208 	bic.w	r2, r2, #8
 8003920:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003926:	223f      	movs	r2, #63	@ 0x3f
 8003928:	409a      	lsls	r2, r3
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2201      	movs	r2, #1
 8003932:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003942:	2b00      	cmp	r3, #0
 8003944:	d07e      	beq.n	8003a44 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	4798      	blx	r3
        }
        return;
 800394e:	e079      	b.n	8003a44 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800395a:	2b00      	cmp	r3, #0
 800395c:	d01d      	beq.n	800399a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003968:	2b00      	cmp	r3, #0
 800396a:	d10d      	bne.n	8003988 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003970:	2b00      	cmp	r3, #0
 8003972:	d031      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	4798      	blx	r3
 800397c:	e02c      	b.n	80039d8 <HAL_DMA_IRQHandler+0x2a0>
 800397e:	bf00      	nop
 8003980:	2000003c 	.word	0x2000003c
 8003984:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800398c:	2b00      	cmp	r3, #0
 800398e:	d023      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	4798      	blx	r3
 8003998:	e01e      	b.n	80039d8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d10f      	bne.n	80039c8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f022 0210 	bic.w	r2, r2, #16
 80039b6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d003      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d032      	beq.n	8003a46 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039e4:	f003 0301 	and.w	r3, r3, #1
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d022      	beq.n	8003a32 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2205      	movs	r2, #5
 80039f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f022 0201 	bic.w	r2, r2, #1
 8003a02:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	3301      	adds	r3, #1
 8003a08:	60bb      	str	r3, [r7, #8]
 8003a0a:	697a      	ldr	r2, [r7, #20]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d307      	bcc.n	8003a20 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0301 	and.w	r3, r3, #1
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d1f2      	bne.n	8003a04 <HAL_DMA_IRQHandler+0x2cc>
 8003a1e:	e000      	b.n	8003a22 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003a20:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d005      	beq.n	8003a46 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	4798      	blx	r3
 8003a42:	e000      	b.n	8003a46 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003a44:	bf00      	nop
    }
  }
}
 8003a46:	3718      	adds	r7, #24
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}

08003a4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b085      	sub	sp, #20
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	60b9      	str	r1, [r7, #8]
 8003a56:	607a      	str	r2, [r7, #4]
 8003a58:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003a68:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	683a      	ldr	r2, [r7, #0]
 8003a70:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	2b40      	cmp	r3, #64	@ 0x40
 8003a78:	d108      	bne.n	8003a8c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	68ba      	ldr	r2, [r7, #8]
 8003a88:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003a8a:	e007      	b.n	8003a9c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	68ba      	ldr	r2, [r7, #8]
 8003a92:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	60da      	str	r2, [r3, #12]
}
 8003a9c:	bf00      	nop
 8003a9e:	3714      	adds	r7, #20
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr

08003aa8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b085      	sub	sp, #20
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	3b10      	subs	r3, #16
 8003ab8:	4a14      	ldr	r2, [pc, #80]	@ (8003b0c <DMA_CalcBaseAndBitshift+0x64>)
 8003aba:	fba2 2303 	umull	r2, r3, r2, r3
 8003abe:	091b      	lsrs	r3, r3, #4
 8003ac0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003ac2:	4a13      	ldr	r2, [pc, #76]	@ (8003b10 <DMA_CalcBaseAndBitshift+0x68>)
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	4413      	add	r3, r2
 8003ac8:	781b      	ldrb	r3, [r3, #0]
 8003aca:	461a      	mov	r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2b03      	cmp	r3, #3
 8003ad4:	d909      	bls.n	8003aea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003ade:	f023 0303 	bic.w	r3, r3, #3
 8003ae2:	1d1a      	adds	r2, r3, #4
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	659a      	str	r2, [r3, #88]	@ 0x58
 8003ae8:	e007      	b.n	8003afa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003af2:	f023 0303 	bic.w	r3, r3, #3
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3714      	adds	r7, #20
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr
 8003b0a:	bf00      	nop
 8003b0c:	aaaaaaab 	.word	0xaaaaaaab
 8003b10:	0800c85c 	.word	0x0800c85c

08003b14 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b085      	sub	sp, #20
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b24:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	699b      	ldr	r3, [r3, #24]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d11f      	bne.n	8003b6e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	2b03      	cmp	r3, #3
 8003b32:	d856      	bhi.n	8003be2 <DMA_CheckFifoParam+0xce>
 8003b34:	a201      	add	r2, pc, #4	@ (adr r2, 8003b3c <DMA_CheckFifoParam+0x28>)
 8003b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b3a:	bf00      	nop
 8003b3c:	08003b4d 	.word	0x08003b4d
 8003b40:	08003b5f 	.word	0x08003b5f
 8003b44:	08003b4d 	.word	0x08003b4d
 8003b48:	08003be3 	.word	0x08003be3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b50:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d046      	beq.n	8003be6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b5c:	e043      	b.n	8003be6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b62:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b66:	d140      	bne.n	8003bea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b6c:	e03d      	b.n	8003bea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	699b      	ldr	r3, [r3, #24]
 8003b72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b76:	d121      	bne.n	8003bbc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	2b03      	cmp	r3, #3
 8003b7c:	d837      	bhi.n	8003bee <DMA_CheckFifoParam+0xda>
 8003b7e:	a201      	add	r2, pc, #4	@ (adr r2, 8003b84 <DMA_CheckFifoParam+0x70>)
 8003b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b84:	08003b95 	.word	0x08003b95
 8003b88:	08003b9b 	.word	0x08003b9b
 8003b8c:	08003b95 	.word	0x08003b95
 8003b90:	08003bad 	.word	0x08003bad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	73fb      	strb	r3, [r7, #15]
      break;
 8003b98:	e030      	b.n	8003bfc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b9e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d025      	beq.n	8003bf2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003baa:	e022      	b.n	8003bf2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bb0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003bb4:	d11f      	bne.n	8003bf6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003bba:	e01c      	b.n	8003bf6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	2b02      	cmp	r3, #2
 8003bc0:	d903      	bls.n	8003bca <DMA_CheckFifoParam+0xb6>
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	2b03      	cmp	r3, #3
 8003bc6:	d003      	beq.n	8003bd0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003bc8:	e018      	b.n	8003bfc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	73fb      	strb	r3, [r7, #15]
      break;
 8003bce:	e015      	b.n	8003bfc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00e      	beq.n	8003bfa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	73fb      	strb	r3, [r7, #15]
      break;
 8003be0:	e00b      	b.n	8003bfa <DMA_CheckFifoParam+0xe6>
      break;
 8003be2:	bf00      	nop
 8003be4:	e00a      	b.n	8003bfc <DMA_CheckFifoParam+0xe8>
      break;
 8003be6:	bf00      	nop
 8003be8:	e008      	b.n	8003bfc <DMA_CheckFifoParam+0xe8>
      break;
 8003bea:	bf00      	nop
 8003bec:	e006      	b.n	8003bfc <DMA_CheckFifoParam+0xe8>
      break;
 8003bee:	bf00      	nop
 8003bf0:	e004      	b.n	8003bfc <DMA_CheckFifoParam+0xe8>
      break;
 8003bf2:	bf00      	nop
 8003bf4:	e002      	b.n	8003bfc <DMA_CheckFifoParam+0xe8>
      break;   
 8003bf6:	bf00      	nop
 8003bf8:	e000      	b.n	8003bfc <DMA_CheckFifoParam+0xe8>
      break;
 8003bfa:	bf00      	nop
    }
  } 
  
  return status; 
 8003bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3714      	adds	r7, #20
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop

08003c0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b089      	sub	sp, #36	@ 0x24
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003c16:	2300      	movs	r3, #0
 8003c18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c22:	2300      	movs	r3, #0
 8003c24:	61fb      	str	r3, [r7, #28]
 8003c26:	e16b      	b.n	8003f00 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c28:	2201      	movs	r2, #1
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	697a      	ldr	r2, [r7, #20]
 8003c38:	4013      	ands	r3, r2
 8003c3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c3c:	693a      	ldr	r2, [r7, #16]
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	429a      	cmp	r2, r3
 8003c42:	f040 815a 	bne.w	8003efa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	f003 0303 	and.w	r3, r3, #3
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d005      	beq.n	8003c5e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d130      	bne.n	8003cc0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	005b      	lsls	r3, r3, #1
 8003c68:	2203      	movs	r2, #3
 8003c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c6e:	43db      	mvns	r3, r3
 8003c70:	69ba      	ldr	r2, [r7, #24]
 8003c72:	4013      	ands	r3, r2
 8003c74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	68da      	ldr	r2, [r3, #12]
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	005b      	lsls	r3, r3, #1
 8003c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c82:	69ba      	ldr	r2, [r7, #24]
 8003c84:	4313      	orrs	r3, r2
 8003c86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	69ba      	ldr	r2, [r7, #24]
 8003c8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c94:	2201      	movs	r2, #1
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9c:	43db      	mvns	r3, r3
 8003c9e:	69ba      	ldr	r2, [r7, #24]
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	091b      	lsrs	r3, r3, #4
 8003caa:	f003 0201 	and.w	r2, r3, #1
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb4:	69ba      	ldr	r2, [r7, #24]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f003 0303 	and.w	r3, r3, #3
 8003cc8:	2b03      	cmp	r3, #3
 8003cca:	d017      	beq.n	8003cfc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	2203      	movs	r2, #3
 8003cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cdc:	43db      	mvns	r3, r3
 8003cde:	69ba      	ldr	r2, [r7, #24]
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	689a      	ldr	r2, [r3, #8]
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	005b      	lsls	r3, r3, #1
 8003cec:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf0:	69ba      	ldr	r2, [r7, #24]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	69ba      	ldr	r2, [r7, #24]
 8003cfa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	f003 0303 	and.w	r3, r3, #3
 8003d04:	2b02      	cmp	r3, #2
 8003d06:	d123      	bne.n	8003d50 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	08da      	lsrs	r2, r3, #3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	3208      	adds	r2, #8
 8003d10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d14:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	f003 0307 	and.w	r3, r3, #7
 8003d1c:	009b      	lsls	r3, r3, #2
 8003d1e:	220f      	movs	r2, #15
 8003d20:	fa02 f303 	lsl.w	r3, r2, r3
 8003d24:	43db      	mvns	r3, r3
 8003d26:	69ba      	ldr	r2, [r7, #24]
 8003d28:	4013      	ands	r3, r2
 8003d2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	691a      	ldr	r2, [r3, #16]
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	f003 0307 	and.w	r3, r3, #7
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3c:	69ba      	ldr	r2, [r7, #24]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	08da      	lsrs	r2, r3, #3
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	3208      	adds	r2, #8
 8003d4a:	69b9      	ldr	r1, [r7, #24]
 8003d4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d56:	69fb      	ldr	r3, [r7, #28]
 8003d58:	005b      	lsls	r3, r3, #1
 8003d5a:	2203      	movs	r2, #3
 8003d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d60:	43db      	mvns	r3, r3
 8003d62:	69ba      	ldr	r2, [r7, #24]
 8003d64:	4013      	ands	r3, r2
 8003d66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f003 0203 	and.w	r2, r3, #3
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	005b      	lsls	r3, r3, #1
 8003d74:	fa02 f303 	lsl.w	r3, r2, r3
 8003d78:	69ba      	ldr	r2, [r7, #24]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	69ba      	ldr	r2, [r7, #24]
 8003d82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	f000 80b4 	beq.w	8003efa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d92:	2300      	movs	r3, #0
 8003d94:	60fb      	str	r3, [r7, #12]
 8003d96:	4b60      	ldr	r3, [pc, #384]	@ (8003f18 <HAL_GPIO_Init+0x30c>)
 8003d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d9a:	4a5f      	ldr	r2, [pc, #380]	@ (8003f18 <HAL_GPIO_Init+0x30c>)
 8003d9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003da0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003da2:	4b5d      	ldr	r3, [pc, #372]	@ (8003f18 <HAL_GPIO_Init+0x30c>)
 8003da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003da6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003daa:	60fb      	str	r3, [r7, #12]
 8003dac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003dae:	4a5b      	ldr	r2, [pc, #364]	@ (8003f1c <HAL_GPIO_Init+0x310>)
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	089b      	lsrs	r3, r3, #2
 8003db4:	3302      	adds	r3, #2
 8003db6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	f003 0303 	and.w	r3, r3, #3
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	220f      	movs	r2, #15
 8003dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dca:	43db      	mvns	r3, r3
 8003dcc:	69ba      	ldr	r2, [r7, #24]
 8003dce:	4013      	ands	r3, r2
 8003dd0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4a52      	ldr	r2, [pc, #328]	@ (8003f20 <HAL_GPIO_Init+0x314>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d02b      	beq.n	8003e32 <HAL_GPIO_Init+0x226>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a51      	ldr	r2, [pc, #324]	@ (8003f24 <HAL_GPIO_Init+0x318>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d025      	beq.n	8003e2e <HAL_GPIO_Init+0x222>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4a50      	ldr	r2, [pc, #320]	@ (8003f28 <HAL_GPIO_Init+0x31c>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d01f      	beq.n	8003e2a <HAL_GPIO_Init+0x21e>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4a4f      	ldr	r2, [pc, #316]	@ (8003f2c <HAL_GPIO_Init+0x320>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d019      	beq.n	8003e26 <HAL_GPIO_Init+0x21a>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a4e      	ldr	r2, [pc, #312]	@ (8003f30 <HAL_GPIO_Init+0x324>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d013      	beq.n	8003e22 <HAL_GPIO_Init+0x216>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	4a4d      	ldr	r2, [pc, #308]	@ (8003f34 <HAL_GPIO_Init+0x328>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d00d      	beq.n	8003e1e <HAL_GPIO_Init+0x212>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a4c      	ldr	r2, [pc, #304]	@ (8003f38 <HAL_GPIO_Init+0x32c>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d007      	beq.n	8003e1a <HAL_GPIO_Init+0x20e>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a4b      	ldr	r2, [pc, #300]	@ (8003f3c <HAL_GPIO_Init+0x330>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d101      	bne.n	8003e16 <HAL_GPIO_Init+0x20a>
 8003e12:	2307      	movs	r3, #7
 8003e14:	e00e      	b.n	8003e34 <HAL_GPIO_Init+0x228>
 8003e16:	2308      	movs	r3, #8
 8003e18:	e00c      	b.n	8003e34 <HAL_GPIO_Init+0x228>
 8003e1a:	2306      	movs	r3, #6
 8003e1c:	e00a      	b.n	8003e34 <HAL_GPIO_Init+0x228>
 8003e1e:	2305      	movs	r3, #5
 8003e20:	e008      	b.n	8003e34 <HAL_GPIO_Init+0x228>
 8003e22:	2304      	movs	r3, #4
 8003e24:	e006      	b.n	8003e34 <HAL_GPIO_Init+0x228>
 8003e26:	2303      	movs	r3, #3
 8003e28:	e004      	b.n	8003e34 <HAL_GPIO_Init+0x228>
 8003e2a:	2302      	movs	r3, #2
 8003e2c:	e002      	b.n	8003e34 <HAL_GPIO_Init+0x228>
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e000      	b.n	8003e34 <HAL_GPIO_Init+0x228>
 8003e32:	2300      	movs	r3, #0
 8003e34:	69fa      	ldr	r2, [r7, #28]
 8003e36:	f002 0203 	and.w	r2, r2, #3
 8003e3a:	0092      	lsls	r2, r2, #2
 8003e3c:	4093      	lsls	r3, r2
 8003e3e:	69ba      	ldr	r2, [r7, #24]
 8003e40:	4313      	orrs	r3, r2
 8003e42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e44:	4935      	ldr	r1, [pc, #212]	@ (8003f1c <HAL_GPIO_Init+0x310>)
 8003e46:	69fb      	ldr	r3, [r7, #28]
 8003e48:	089b      	lsrs	r3, r3, #2
 8003e4a:	3302      	adds	r3, #2
 8003e4c:	69ba      	ldr	r2, [r7, #24]
 8003e4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e52:	4b3b      	ldr	r3, [pc, #236]	@ (8003f40 <HAL_GPIO_Init+0x334>)
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	43db      	mvns	r3, r3
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	4013      	ands	r3, r2
 8003e60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d003      	beq.n	8003e76 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003e6e:	69ba      	ldr	r2, [r7, #24]
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e76:	4a32      	ldr	r2, [pc, #200]	@ (8003f40 <HAL_GPIO_Init+0x334>)
 8003e78:	69bb      	ldr	r3, [r7, #24]
 8003e7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e7c:	4b30      	ldr	r3, [pc, #192]	@ (8003f40 <HAL_GPIO_Init+0x334>)
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	43db      	mvns	r3, r3
 8003e86:	69ba      	ldr	r2, [r7, #24]
 8003e88:	4013      	ands	r3, r2
 8003e8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d003      	beq.n	8003ea0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003e98:	69ba      	ldr	r2, [r7, #24]
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ea0:	4a27      	ldr	r2, [pc, #156]	@ (8003f40 <HAL_GPIO_Init+0x334>)
 8003ea2:	69bb      	ldr	r3, [r7, #24]
 8003ea4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ea6:	4b26      	ldr	r3, [pc, #152]	@ (8003f40 <HAL_GPIO_Init+0x334>)
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	43db      	mvns	r3, r3
 8003eb0:	69ba      	ldr	r2, [r7, #24]
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d003      	beq.n	8003eca <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003ec2:	69ba      	ldr	r2, [r7, #24]
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003eca:	4a1d      	ldr	r2, [pc, #116]	@ (8003f40 <HAL_GPIO_Init+0x334>)
 8003ecc:	69bb      	ldr	r3, [r7, #24]
 8003ece:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ed0:	4b1b      	ldr	r3, [pc, #108]	@ (8003f40 <HAL_GPIO_Init+0x334>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	43db      	mvns	r3, r3
 8003eda:	69ba      	ldr	r2, [r7, #24]
 8003edc:	4013      	ands	r3, r2
 8003ede:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d003      	beq.n	8003ef4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003eec:	69ba      	ldr	r2, [r7, #24]
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ef4:	4a12      	ldr	r2, [pc, #72]	@ (8003f40 <HAL_GPIO_Init+0x334>)
 8003ef6:	69bb      	ldr	r3, [r7, #24]
 8003ef8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003efa:	69fb      	ldr	r3, [r7, #28]
 8003efc:	3301      	adds	r3, #1
 8003efe:	61fb      	str	r3, [r7, #28]
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	2b0f      	cmp	r3, #15
 8003f04:	f67f ae90 	bls.w	8003c28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f08:	bf00      	nop
 8003f0a:	bf00      	nop
 8003f0c:	3724      	adds	r7, #36	@ 0x24
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr
 8003f16:	bf00      	nop
 8003f18:	40023800 	.word	0x40023800
 8003f1c:	40013800 	.word	0x40013800
 8003f20:	40020000 	.word	0x40020000
 8003f24:	40020400 	.word	0x40020400
 8003f28:	40020800 	.word	0x40020800
 8003f2c:	40020c00 	.word	0x40020c00
 8003f30:	40021000 	.word	0x40021000
 8003f34:	40021400 	.word	0x40021400
 8003f38:	40021800 	.word	0x40021800
 8003f3c:	40021c00 	.word	0x40021c00
 8003f40:	40013c00 	.word	0x40013c00

08003f44 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b087      	sub	sp, #28
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003f52:	2300      	movs	r3, #0
 8003f54:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003f56:	2300      	movs	r3, #0
 8003f58:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	617b      	str	r3, [r7, #20]
 8003f5e:	e0cd      	b.n	80040fc <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003f60:	2201      	movs	r2, #1
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	fa02 f303 	lsl.w	r3, r2, r3
 8003f68:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003f6a:	683a      	ldr	r2, [r7, #0]
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	4013      	ands	r3, r2
 8003f70:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003f72:	68fa      	ldr	r2, [r7, #12]
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	429a      	cmp	r2, r3
 8003f78:	f040 80bd 	bne.w	80040f6 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003f7c:	4a65      	ldr	r2, [pc, #404]	@ (8004114 <HAL_GPIO_DeInit+0x1d0>)
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	089b      	lsrs	r3, r3, #2
 8003f82:	3302      	adds	r3, #2
 8003f84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f88:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	f003 0303 	and.w	r3, r3, #3
 8003f90:	009b      	lsls	r3, r3, #2
 8003f92:	220f      	movs	r2, #15
 8003f94:	fa02 f303 	lsl.w	r3, r2, r3
 8003f98:	68ba      	ldr	r2, [r7, #8]
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	4a5d      	ldr	r2, [pc, #372]	@ (8004118 <HAL_GPIO_DeInit+0x1d4>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d02b      	beq.n	8003ffe <HAL_GPIO_DeInit+0xba>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	4a5c      	ldr	r2, [pc, #368]	@ (800411c <HAL_GPIO_DeInit+0x1d8>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d025      	beq.n	8003ffa <HAL_GPIO_DeInit+0xb6>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4a5b      	ldr	r2, [pc, #364]	@ (8004120 <HAL_GPIO_DeInit+0x1dc>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d01f      	beq.n	8003ff6 <HAL_GPIO_DeInit+0xb2>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	4a5a      	ldr	r2, [pc, #360]	@ (8004124 <HAL_GPIO_DeInit+0x1e0>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d019      	beq.n	8003ff2 <HAL_GPIO_DeInit+0xae>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a59      	ldr	r2, [pc, #356]	@ (8004128 <HAL_GPIO_DeInit+0x1e4>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d013      	beq.n	8003fee <HAL_GPIO_DeInit+0xaa>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a58      	ldr	r2, [pc, #352]	@ (800412c <HAL_GPIO_DeInit+0x1e8>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d00d      	beq.n	8003fea <HAL_GPIO_DeInit+0xa6>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a57      	ldr	r2, [pc, #348]	@ (8004130 <HAL_GPIO_DeInit+0x1ec>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d007      	beq.n	8003fe6 <HAL_GPIO_DeInit+0xa2>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a56      	ldr	r2, [pc, #344]	@ (8004134 <HAL_GPIO_DeInit+0x1f0>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d101      	bne.n	8003fe2 <HAL_GPIO_DeInit+0x9e>
 8003fde:	2307      	movs	r3, #7
 8003fe0:	e00e      	b.n	8004000 <HAL_GPIO_DeInit+0xbc>
 8003fe2:	2308      	movs	r3, #8
 8003fe4:	e00c      	b.n	8004000 <HAL_GPIO_DeInit+0xbc>
 8003fe6:	2306      	movs	r3, #6
 8003fe8:	e00a      	b.n	8004000 <HAL_GPIO_DeInit+0xbc>
 8003fea:	2305      	movs	r3, #5
 8003fec:	e008      	b.n	8004000 <HAL_GPIO_DeInit+0xbc>
 8003fee:	2304      	movs	r3, #4
 8003ff0:	e006      	b.n	8004000 <HAL_GPIO_DeInit+0xbc>
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e004      	b.n	8004000 <HAL_GPIO_DeInit+0xbc>
 8003ff6:	2302      	movs	r3, #2
 8003ff8:	e002      	b.n	8004000 <HAL_GPIO_DeInit+0xbc>
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e000      	b.n	8004000 <HAL_GPIO_DeInit+0xbc>
 8003ffe:	2300      	movs	r3, #0
 8004000:	697a      	ldr	r2, [r7, #20]
 8004002:	f002 0203 	and.w	r2, r2, #3
 8004006:	0092      	lsls	r2, r2, #2
 8004008:	4093      	lsls	r3, r2
 800400a:	68ba      	ldr	r2, [r7, #8]
 800400c:	429a      	cmp	r2, r3
 800400e:	d132      	bne.n	8004076 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004010:	4b49      	ldr	r3, [pc, #292]	@ (8004138 <HAL_GPIO_DeInit+0x1f4>)
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	43db      	mvns	r3, r3
 8004018:	4947      	ldr	r1, [pc, #284]	@ (8004138 <HAL_GPIO_DeInit+0x1f4>)
 800401a:	4013      	ands	r3, r2
 800401c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800401e:	4b46      	ldr	r3, [pc, #280]	@ (8004138 <HAL_GPIO_DeInit+0x1f4>)
 8004020:	685a      	ldr	r2, [r3, #4]
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	43db      	mvns	r3, r3
 8004026:	4944      	ldr	r1, [pc, #272]	@ (8004138 <HAL_GPIO_DeInit+0x1f4>)
 8004028:	4013      	ands	r3, r2
 800402a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800402c:	4b42      	ldr	r3, [pc, #264]	@ (8004138 <HAL_GPIO_DeInit+0x1f4>)
 800402e:	68da      	ldr	r2, [r3, #12]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	43db      	mvns	r3, r3
 8004034:	4940      	ldr	r1, [pc, #256]	@ (8004138 <HAL_GPIO_DeInit+0x1f4>)
 8004036:	4013      	ands	r3, r2
 8004038:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800403a:	4b3f      	ldr	r3, [pc, #252]	@ (8004138 <HAL_GPIO_DeInit+0x1f4>)
 800403c:	689a      	ldr	r2, [r3, #8]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	43db      	mvns	r3, r3
 8004042:	493d      	ldr	r1, [pc, #244]	@ (8004138 <HAL_GPIO_DeInit+0x1f4>)
 8004044:	4013      	ands	r3, r2
 8004046:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	f003 0303 	and.w	r3, r3, #3
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	220f      	movs	r2, #15
 8004052:	fa02 f303 	lsl.w	r3, r2, r3
 8004056:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004058:	4a2e      	ldr	r2, [pc, #184]	@ (8004114 <HAL_GPIO_DeInit+0x1d0>)
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	089b      	lsrs	r3, r3, #2
 800405e:	3302      	adds	r3, #2
 8004060:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	43da      	mvns	r2, r3
 8004068:	482a      	ldr	r0, [pc, #168]	@ (8004114 <HAL_GPIO_DeInit+0x1d0>)
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	089b      	lsrs	r3, r3, #2
 800406e:	400a      	ands	r2, r1
 8004070:	3302      	adds	r3, #2
 8004072:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	005b      	lsls	r3, r3, #1
 800407e:	2103      	movs	r1, #3
 8004080:	fa01 f303 	lsl.w	r3, r1, r3
 8004084:	43db      	mvns	r3, r3
 8004086:	401a      	ands	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	08da      	lsrs	r2, r3, #3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	3208      	adds	r2, #8
 8004094:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	f003 0307 	and.w	r3, r3, #7
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	220f      	movs	r2, #15
 80040a2:	fa02 f303 	lsl.w	r3, r2, r3
 80040a6:	43db      	mvns	r3, r3
 80040a8:	697a      	ldr	r2, [r7, #20]
 80040aa:	08d2      	lsrs	r2, r2, #3
 80040ac:	4019      	ands	r1, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	3208      	adds	r2, #8
 80040b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	68da      	ldr	r2, [r3, #12]
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	005b      	lsls	r3, r3, #1
 80040be:	2103      	movs	r1, #3
 80040c0:	fa01 f303 	lsl.w	r3, r1, r3
 80040c4:	43db      	mvns	r3, r3
 80040c6:	401a      	ands	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685a      	ldr	r2, [r3, #4]
 80040d0:	2101      	movs	r1, #1
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	fa01 f303 	lsl.w	r3, r1, r3
 80040d8:	43db      	mvns	r3, r3
 80040da:	401a      	ands	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	689a      	ldr	r2, [r3, #8]
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	005b      	lsls	r3, r3, #1
 80040e8:	2103      	movs	r1, #3
 80040ea:	fa01 f303 	lsl.w	r3, r1, r3
 80040ee:	43db      	mvns	r3, r3
 80040f0:	401a      	ands	r2, r3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	3301      	adds	r3, #1
 80040fa:	617b      	str	r3, [r7, #20]
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	2b0f      	cmp	r3, #15
 8004100:	f67f af2e 	bls.w	8003f60 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004104:	bf00      	nop
 8004106:	bf00      	nop
 8004108:	371c      	adds	r7, #28
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr
 8004112:	bf00      	nop
 8004114:	40013800 	.word	0x40013800
 8004118:	40020000 	.word	0x40020000
 800411c:	40020400 	.word	0x40020400
 8004120:	40020800 	.word	0x40020800
 8004124:	40020c00 	.word	0x40020c00
 8004128:	40021000 	.word	0x40021000
 800412c:	40021400 	.word	0x40021400
 8004130:	40021800 	.word	0x40021800
 8004134:	40021c00 	.word	0x40021c00
 8004138:	40013c00 	.word	0x40013c00

0800413c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800413c:	b480      	push	{r7}
 800413e:	b083      	sub	sp, #12
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	460b      	mov	r3, r1
 8004146:	807b      	strh	r3, [r7, #2]
 8004148:	4613      	mov	r3, r2
 800414a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800414c:	787b      	ldrb	r3, [r7, #1]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d003      	beq.n	800415a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004152:	887a      	ldrh	r2, [r7, #2]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004158:	e003      	b.n	8004162 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800415a:	887b      	ldrh	r3, [r7, #2]
 800415c:	041a      	lsls	r2, r3, #16
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	619a      	str	r2, [r3, #24]
}
 8004162:	bf00      	nop
 8004164:	370c      	adds	r7, #12
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr
	...

08004170 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d101      	bne.n	8004182 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e12b      	b.n	80043da <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004188:	b2db      	uxtb	r3, r3
 800418a:	2b00      	cmp	r3, #0
 800418c:	d106      	bne.n	800419c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2200      	movs	r2, #0
 8004192:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f7fe f9c0 	bl	800251c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2224      	movs	r2, #36	@ 0x24
 80041a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f022 0201 	bic.w	r2, r2, #1
 80041b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80041c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80041d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80041d4:	f003 fc84 	bl	8007ae0 <HAL_RCC_GetPCLK1Freq>
 80041d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	4a81      	ldr	r2, [pc, #516]	@ (80043e4 <HAL_I2C_Init+0x274>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d807      	bhi.n	80041f4 <HAL_I2C_Init+0x84>
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	4a80      	ldr	r2, [pc, #512]	@ (80043e8 <HAL_I2C_Init+0x278>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	bf94      	ite	ls
 80041ec:	2301      	movls	r3, #1
 80041ee:	2300      	movhi	r3, #0
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	e006      	b.n	8004202 <HAL_I2C_Init+0x92>
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	4a7d      	ldr	r2, [pc, #500]	@ (80043ec <HAL_I2C_Init+0x27c>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	bf94      	ite	ls
 80041fc:	2301      	movls	r3, #1
 80041fe:	2300      	movhi	r3, #0
 8004200:	b2db      	uxtb	r3, r3
 8004202:	2b00      	cmp	r3, #0
 8004204:	d001      	beq.n	800420a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	e0e7      	b.n	80043da <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	4a78      	ldr	r2, [pc, #480]	@ (80043f0 <HAL_I2C_Init+0x280>)
 800420e:	fba2 2303 	umull	r2, r3, r2, r3
 8004212:	0c9b      	lsrs	r3, r3, #18
 8004214:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	68ba      	ldr	r2, [r7, #8]
 8004226:	430a      	orrs	r2, r1
 8004228:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	6a1b      	ldr	r3, [r3, #32]
 8004230:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	4a6a      	ldr	r2, [pc, #424]	@ (80043e4 <HAL_I2C_Init+0x274>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d802      	bhi.n	8004244 <HAL_I2C_Init+0xd4>
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	3301      	adds	r3, #1
 8004242:	e009      	b.n	8004258 <HAL_I2C_Init+0xe8>
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800424a:	fb02 f303 	mul.w	r3, r2, r3
 800424e:	4a69      	ldr	r2, [pc, #420]	@ (80043f4 <HAL_I2C_Init+0x284>)
 8004250:	fba2 2303 	umull	r2, r3, r2, r3
 8004254:	099b      	lsrs	r3, r3, #6
 8004256:	3301      	adds	r3, #1
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	6812      	ldr	r2, [r2, #0]
 800425c:	430b      	orrs	r3, r1
 800425e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	69db      	ldr	r3, [r3, #28]
 8004266:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800426a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	495c      	ldr	r1, [pc, #368]	@ (80043e4 <HAL_I2C_Init+0x274>)
 8004274:	428b      	cmp	r3, r1
 8004276:	d819      	bhi.n	80042ac <HAL_I2C_Init+0x13c>
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	1e59      	subs	r1, r3, #1
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	005b      	lsls	r3, r3, #1
 8004282:	fbb1 f3f3 	udiv	r3, r1, r3
 8004286:	1c59      	adds	r1, r3, #1
 8004288:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800428c:	400b      	ands	r3, r1
 800428e:	2b00      	cmp	r3, #0
 8004290:	d00a      	beq.n	80042a8 <HAL_I2C_Init+0x138>
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	1e59      	subs	r1, r3, #1
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	005b      	lsls	r3, r3, #1
 800429c:	fbb1 f3f3 	udiv	r3, r1, r3
 80042a0:	3301      	adds	r3, #1
 80042a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042a6:	e051      	b.n	800434c <HAL_I2C_Init+0x1dc>
 80042a8:	2304      	movs	r3, #4
 80042aa:	e04f      	b.n	800434c <HAL_I2C_Init+0x1dc>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d111      	bne.n	80042d8 <HAL_I2C_Init+0x168>
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	1e58      	subs	r0, r3, #1
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6859      	ldr	r1, [r3, #4]
 80042bc:	460b      	mov	r3, r1
 80042be:	005b      	lsls	r3, r3, #1
 80042c0:	440b      	add	r3, r1
 80042c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80042c6:	3301      	adds	r3, #1
 80042c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	bf0c      	ite	eq
 80042d0:	2301      	moveq	r3, #1
 80042d2:	2300      	movne	r3, #0
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	e012      	b.n	80042fe <HAL_I2C_Init+0x18e>
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	1e58      	subs	r0, r3, #1
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6859      	ldr	r1, [r3, #4]
 80042e0:	460b      	mov	r3, r1
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	440b      	add	r3, r1
 80042e6:	0099      	lsls	r1, r3, #2
 80042e8:	440b      	add	r3, r1
 80042ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80042ee:	3301      	adds	r3, #1
 80042f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	bf0c      	ite	eq
 80042f8:	2301      	moveq	r3, #1
 80042fa:	2300      	movne	r3, #0
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d001      	beq.n	8004306 <HAL_I2C_Init+0x196>
 8004302:	2301      	movs	r3, #1
 8004304:	e022      	b.n	800434c <HAL_I2C_Init+0x1dc>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d10e      	bne.n	800432c <HAL_I2C_Init+0x1bc>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	1e58      	subs	r0, r3, #1
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6859      	ldr	r1, [r3, #4]
 8004316:	460b      	mov	r3, r1
 8004318:	005b      	lsls	r3, r3, #1
 800431a:	440b      	add	r3, r1
 800431c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004320:	3301      	adds	r3, #1
 8004322:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004326:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800432a:	e00f      	b.n	800434c <HAL_I2C_Init+0x1dc>
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	1e58      	subs	r0, r3, #1
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6859      	ldr	r1, [r3, #4]
 8004334:	460b      	mov	r3, r1
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	440b      	add	r3, r1
 800433a:	0099      	lsls	r1, r3, #2
 800433c:	440b      	add	r3, r1
 800433e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004342:	3301      	adds	r3, #1
 8004344:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004348:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800434c:	6879      	ldr	r1, [r7, #4]
 800434e:	6809      	ldr	r1, [r1, #0]
 8004350:	4313      	orrs	r3, r2
 8004352:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	69da      	ldr	r2, [r3, #28]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a1b      	ldr	r3, [r3, #32]
 8004366:	431a      	orrs	r2, r3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	430a      	orrs	r2, r1
 800436e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800437a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	6911      	ldr	r1, [r2, #16]
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	68d2      	ldr	r2, [r2, #12]
 8004386:	4311      	orrs	r1, r2
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	6812      	ldr	r2, [r2, #0]
 800438c:	430b      	orrs	r3, r1
 800438e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	695a      	ldr	r2, [r3, #20]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	699b      	ldr	r3, [r3, #24]
 80043a2:	431a      	orrs	r2, r3
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	430a      	orrs	r2, r1
 80043aa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f042 0201 	orr.w	r2, r2, #1
 80043ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2200      	movs	r2, #0
 80043c0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2220      	movs	r2, #32
 80043c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80043d8:	2300      	movs	r3, #0
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3710      	adds	r7, #16
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}
 80043e2:	bf00      	nop
 80043e4:	000186a0 	.word	0x000186a0
 80043e8:	001e847f 	.word	0x001e847f
 80043ec:	003d08ff 	.word	0x003d08ff
 80043f0:	431bde83 	.word	0x431bde83
 80043f4:	10624dd3 	.word	0x10624dd3

080043f8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d101      	bne.n	800440a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e021      	b.n	800444e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2224      	movs	r2, #36	@ 0x24
 800440e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f022 0201 	bic.w	r2, r2, #1
 8004420:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f7fe f8c2 	bl	80025ac <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3708      	adds	r7, #8
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
	...

08004458 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b088      	sub	sp, #32
 800445c:	af02      	add	r7, sp, #8
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	4608      	mov	r0, r1
 8004462:	4611      	mov	r1, r2
 8004464:	461a      	mov	r2, r3
 8004466:	4603      	mov	r3, r0
 8004468:	817b      	strh	r3, [r7, #10]
 800446a:	460b      	mov	r3, r1
 800446c:	813b      	strh	r3, [r7, #8]
 800446e:	4613      	mov	r3, r2
 8004470:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004472:	f7fe fabb 	bl	80029ec <HAL_GetTick>
 8004476:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800447e:	b2db      	uxtb	r3, r3
 8004480:	2b20      	cmp	r3, #32
 8004482:	f040 80d9 	bne.w	8004638 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	9300      	str	r3, [sp, #0]
 800448a:	2319      	movs	r3, #25
 800448c:	2201      	movs	r2, #1
 800448e:	496d      	ldr	r1, [pc, #436]	@ (8004644 <HAL_I2C_Mem_Write+0x1ec>)
 8004490:	68f8      	ldr	r0, [r7, #12]
 8004492:	f000 fc99 	bl	8004dc8 <I2C_WaitOnFlagUntilTimeout>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d001      	beq.n	80044a0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800449c:	2302      	movs	r3, #2
 800449e:	e0cc      	b.n	800463a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d101      	bne.n	80044ae <HAL_I2C_Mem_Write+0x56>
 80044aa:	2302      	movs	r3, #2
 80044ac:	e0c5      	b.n	800463a <HAL_I2C_Mem_Write+0x1e2>
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0301 	and.w	r3, r3, #1
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d007      	beq.n	80044d4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f042 0201 	orr.w	r2, r2, #1
 80044d2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80044e2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2221      	movs	r2, #33	@ 0x21
 80044e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2240      	movs	r2, #64	@ 0x40
 80044f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2200      	movs	r2, #0
 80044f8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6a3a      	ldr	r2, [r7, #32]
 80044fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004504:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800450a:	b29a      	uxth	r2, r3
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	4a4d      	ldr	r2, [pc, #308]	@ (8004648 <HAL_I2C_Mem_Write+0x1f0>)
 8004514:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004516:	88f8      	ldrh	r0, [r7, #6]
 8004518:	893a      	ldrh	r2, [r7, #8]
 800451a:	8979      	ldrh	r1, [r7, #10]
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	9301      	str	r3, [sp, #4]
 8004520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004522:	9300      	str	r3, [sp, #0]
 8004524:	4603      	mov	r3, r0
 8004526:	68f8      	ldr	r0, [r7, #12]
 8004528:	f000 fad0 	bl	8004acc <I2C_RequestMemoryWrite>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d052      	beq.n	80045d8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e081      	b.n	800463a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004536:	697a      	ldr	r2, [r7, #20]
 8004538:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800453a:	68f8      	ldr	r0, [r7, #12]
 800453c:	f000 fd5e 	bl	8004ffc <I2C_WaitOnTXEFlagUntilTimeout>
 8004540:	4603      	mov	r3, r0
 8004542:	2b00      	cmp	r3, #0
 8004544:	d00d      	beq.n	8004562 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800454a:	2b04      	cmp	r3, #4
 800454c:	d107      	bne.n	800455e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800455c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e06b      	b.n	800463a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004566:	781a      	ldrb	r2, [r3, #0]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004572:	1c5a      	adds	r2, r3, #1
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800457c:	3b01      	subs	r3, #1
 800457e:	b29a      	uxth	r2, r3
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004588:	b29b      	uxth	r3, r3
 800458a:	3b01      	subs	r3, #1
 800458c:	b29a      	uxth	r2, r3
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	695b      	ldr	r3, [r3, #20]
 8004598:	f003 0304 	and.w	r3, r3, #4
 800459c:	2b04      	cmp	r3, #4
 800459e:	d11b      	bne.n	80045d8 <HAL_I2C_Mem_Write+0x180>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d017      	beq.n	80045d8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ac:	781a      	ldrb	r2, [r3, #0]
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b8:	1c5a      	adds	r2, r3, #1
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045c2:	3b01      	subs	r3, #1
 80045c4:	b29a      	uxth	r2, r3
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	3b01      	subs	r3, #1
 80045d2:	b29a      	uxth	r2, r3
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d1aa      	bne.n	8004536 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045e0:	697a      	ldr	r2, [r7, #20]
 80045e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045e4:	68f8      	ldr	r0, [r7, #12]
 80045e6:	f000 fd51 	bl	800508c <I2C_WaitOnBTFFlagUntilTimeout>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d00d      	beq.n	800460c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f4:	2b04      	cmp	r3, #4
 80045f6:	d107      	bne.n	8004608 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004606:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e016      	b.n	800463a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800461a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2220      	movs	r2, #32
 8004620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2200      	movs	r2, #0
 8004628:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004634:	2300      	movs	r3, #0
 8004636:	e000      	b.n	800463a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004638:	2302      	movs	r3, #2
  }
}
 800463a:	4618      	mov	r0, r3
 800463c:	3718      	adds	r7, #24
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}
 8004642:	bf00      	nop
 8004644:	00100002 	.word	0x00100002
 8004648:	ffff0000 	.word	0xffff0000

0800464c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b08c      	sub	sp, #48	@ 0x30
 8004650:	af02      	add	r7, sp, #8
 8004652:	60f8      	str	r0, [r7, #12]
 8004654:	4608      	mov	r0, r1
 8004656:	4611      	mov	r1, r2
 8004658:	461a      	mov	r2, r3
 800465a:	4603      	mov	r3, r0
 800465c:	817b      	strh	r3, [r7, #10]
 800465e:	460b      	mov	r3, r1
 8004660:	813b      	strh	r3, [r7, #8]
 8004662:	4613      	mov	r3, r2
 8004664:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004666:	f7fe f9c1 	bl	80029ec <HAL_GetTick>
 800466a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004672:	b2db      	uxtb	r3, r3
 8004674:	2b20      	cmp	r3, #32
 8004676:	f040 8214 	bne.w	8004aa2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800467a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467c:	9300      	str	r3, [sp, #0]
 800467e:	2319      	movs	r3, #25
 8004680:	2201      	movs	r2, #1
 8004682:	497b      	ldr	r1, [pc, #492]	@ (8004870 <HAL_I2C_Mem_Read+0x224>)
 8004684:	68f8      	ldr	r0, [r7, #12]
 8004686:	f000 fb9f 	bl	8004dc8 <I2C_WaitOnFlagUntilTimeout>
 800468a:	4603      	mov	r3, r0
 800468c:	2b00      	cmp	r3, #0
 800468e:	d001      	beq.n	8004694 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004690:	2302      	movs	r3, #2
 8004692:	e207      	b.n	8004aa4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800469a:	2b01      	cmp	r3, #1
 800469c:	d101      	bne.n	80046a2 <HAL_I2C_Mem_Read+0x56>
 800469e:	2302      	movs	r3, #2
 80046a0:	e200      	b.n	8004aa4 <HAL_I2C_Mem_Read+0x458>
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2201      	movs	r2, #1
 80046a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d007      	beq.n	80046c8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f042 0201 	orr.w	r2, r2, #1
 80046c6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046d6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2222      	movs	r2, #34	@ 0x22
 80046dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2240      	movs	r2, #64	@ 0x40
 80046e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2200      	movs	r2, #0
 80046ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80046f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046fe:	b29a      	uxth	r2, r3
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	4a5b      	ldr	r2, [pc, #364]	@ (8004874 <HAL_I2C_Mem_Read+0x228>)
 8004708:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800470a:	88f8      	ldrh	r0, [r7, #6]
 800470c:	893a      	ldrh	r2, [r7, #8]
 800470e:	8979      	ldrh	r1, [r7, #10]
 8004710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004712:	9301      	str	r3, [sp, #4]
 8004714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004716:	9300      	str	r3, [sp, #0]
 8004718:	4603      	mov	r3, r0
 800471a:	68f8      	ldr	r0, [r7, #12]
 800471c:	f000 fa6c 	bl	8004bf8 <I2C_RequestMemoryRead>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d001      	beq.n	800472a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e1bc      	b.n	8004aa4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800472e:	2b00      	cmp	r3, #0
 8004730:	d113      	bne.n	800475a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004732:	2300      	movs	r3, #0
 8004734:	623b      	str	r3, [r7, #32]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	695b      	ldr	r3, [r3, #20]
 800473c:	623b      	str	r3, [r7, #32]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	699b      	ldr	r3, [r3, #24]
 8004744:	623b      	str	r3, [r7, #32]
 8004746:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004756:	601a      	str	r2, [r3, #0]
 8004758:	e190      	b.n	8004a7c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800475e:	2b01      	cmp	r3, #1
 8004760:	d11b      	bne.n	800479a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004770:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004772:	2300      	movs	r3, #0
 8004774:	61fb      	str	r3, [r7, #28]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	695b      	ldr	r3, [r3, #20]
 800477c:	61fb      	str	r3, [r7, #28]
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	699b      	ldr	r3, [r3, #24]
 8004784:	61fb      	str	r3, [r7, #28]
 8004786:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004796:	601a      	str	r2, [r3, #0]
 8004798:	e170      	b.n	8004a7c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d11b      	bne.n	80047da <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047b0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047c2:	2300      	movs	r3, #0
 80047c4:	61bb      	str	r3, [r7, #24]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	695b      	ldr	r3, [r3, #20]
 80047cc:	61bb      	str	r3, [r7, #24]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	699b      	ldr	r3, [r3, #24]
 80047d4:	61bb      	str	r3, [r7, #24]
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	e150      	b.n	8004a7c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047da:	2300      	movs	r3, #0
 80047dc:	617b      	str	r3, [r7, #20]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	695b      	ldr	r3, [r3, #20]
 80047e4:	617b      	str	r3, [r7, #20]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	699b      	ldr	r3, [r3, #24]
 80047ec:	617b      	str	r3, [r7, #20]
 80047ee:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80047f0:	e144      	b.n	8004a7c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047f6:	2b03      	cmp	r3, #3
 80047f8:	f200 80f1 	bhi.w	80049de <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004800:	2b01      	cmp	r3, #1
 8004802:	d123      	bne.n	800484c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004804:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004806:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004808:	68f8      	ldr	r0, [r7, #12]
 800480a:	f000 fc87 	bl	800511c <I2C_WaitOnRXNEFlagUntilTimeout>
 800480e:	4603      	mov	r3, r0
 8004810:	2b00      	cmp	r3, #0
 8004812:	d001      	beq.n	8004818 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	e145      	b.n	8004aa4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	691a      	ldr	r2, [r3, #16]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004822:	b2d2      	uxtb	r2, r2
 8004824:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800482a:	1c5a      	adds	r2, r3, #1
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004834:	3b01      	subs	r3, #1
 8004836:	b29a      	uxth	r2, r3
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004840:	b29b      	uxth	r3, r3
 8004842:	3b01      	subs	r3, #1
 8004844:	b29a      	uxth	r2, r3
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800484a:	e117      	b.n	8004a7c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004850:	2b02      	cmp	r3, #2
 8004852:	d14e      	bne.n	80048f2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004856:	9300      	str	r3, [sp, #0]
 8004858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800485a:	2200      	movs	r2, #0
 800485c:	4906      	ldr	r1, [pc, #24]	@ (8004878 <HAL_I2C_Mem_Read+0x22c>)
 800485e:	68f8      	ldr	r0, [r7, #12]
 8004860:	f000 fab2 	bl	8004dc8 <I2C_WaitOnFlagUntilTimeout>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	d008      	beq.n	800487c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e11a      	b.n	8004aa4 <HAL_I2C_Mem_Read+0x458>
 800486e:	bf00      	nop
 8004870:	00100002 	.word	0x00100002
 8004874:	ffff0000 	.word	0xffff0000
 8004878:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800488a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	691a      	ldr	r2, [r3, #16]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004896:	b2d2      	uxtb	r2, r2
 8004898:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800489e:	1c5a      	adds	r2, r3, #1
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048a8:	3b01      	subs	r3, #1
 80048aa:	b29a      	uxth	r2, r3
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	3b01      	subs	r3, #1
 80048b8:	b29a      	uxth	r2, r3
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	691a      	ldr	r2, [r3, #16]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c8:	b2d2      	uxtb	r2, r2
 80048ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d0:	1c5a      	adds	r2, r3, #1
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048da:	3b01      	subs	r3, #1
 80048dc:	b29a      	uxth	r2, r3
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	3b01      	subs	r3, #1
 80048ea:	b29a      	uxth	r2, r3
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80048f0:	e0c4      	b.n	8004a7c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80048f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f4:	9300      	str	r3, [sp, #0]
 80048f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048f8:	2200      	movs	r2, #0
 80048fa:	496c      	ldr	r1, [pc, #432]	@ (8004aac <HAL_I2C_Mem_Read+0x460>)
 80048fc:	68f8      	ldr	r0, [r7, #12]
 80048fe:	f000 fa63 	bl	8004dc8 <I2C_WaitOnFlagUntilTimeout>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d001      	beq.n	800490c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e0cb      	b.n	8004aa4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800491a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	691a      	ldr	r2, [r3, #16]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004926:	b2d2      	uxtb	r2, r2
 8004928:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800492e:	1c5a      	adds	r2, r3, #1
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004938:	3b01      	subs	r3, #1
 800493a:	b29a      	uxth	r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004944:	b29b      	uxth	r3, r3
 8004946:	3b01      	subs	r3, #1
 8004948:	b29a      	uxth	r2, r3
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800494e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004950:	9300      	str	r3, [sp, #0]
 8004952:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004954:	2200      	movs	r2, #0
 8004956:	4955      	ldr	r1, [pc, #340]	@ (8004aac <HAL_I2C_Mem_Read+0x460>)
 8004958:	68f8      	ldr	r0, [r7, #12]
 800495a:	f000 fa35 	bl	8004dc8 <I2C_WaitOnFlagUntilTimeout>
 800495e:	4603      	mov	r3, r0
 8004960:	2b00      	cmp	r3, #0
 8004962:	d001      	beq.n	8004968 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	e09d      	b.n	8004aa4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004976:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	691a      	ldr	r2, [r3, #16]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004982:	b2d2      	uxtb	r2, r2
 8004984:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498a:	1c5a      	adds	r2, r3, #1
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004994:	3b01      	subs	r3, #1
 8004996:	b29a      	uxth	r2, r3
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	3b01      	subs	r3, #1
 80049a4:	b29a      	uxth	r2, r3
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	691a      	ldr	r2, [r3, #16]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b4:	b2d2      	uxtb	r2, r2
 80049b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049bc:	1c5a      	adds	r2, r3, #1
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049c6:	3b01      	subs	r3, #1
 80049c8:	b29a      	uxth	r2, r3
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	3b01      	subs	r3, #1
 80049d6:	b29a      	uxth	r2, r3
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80049dc:	e04e      	b.n	8004a7c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049e0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80049e2:	68f8      	ldr	r0, [r7, #12]
 80049e4:	f000 fb9a 	bl	800511c <I2C_WaitOnRXNEFlagUntilTimeout>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d001      	beq.n	80049f2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e058      	b.n	8004aa4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	691a      	ldr	r2, [r3, #16]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049fc:	b2d2      	uxtb	r2, r2
 80049fe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a04:	1c5a      	adds	r2, r3, #1
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a0e:	3b01      	subs	r3, #1
 8004a10:	b29a      	uxth	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	3b01      	subs	r3, #1
 8004a1e:	b29a      	uxth	r2, r3
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	f003 0304 	and.w	r3, r3, #4
 8004a2e:	2b04      	cmp	r3, #4
 8004a30:	d124      	bne.n	8004a7c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a36:	2b03      	cmp	r3, #3
 8004a38:	d107      	bne.n	8004a4a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a48:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	691a      	ldr	r2, [r3, #16]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a54:	b2d2      	uxtb	r2, r2
 8004a56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a5c:	1c5a      	adds	r2, r3, #1
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a66:	3b01      	subs	r3, #1
 8004a68:	b29a      	uxth	r2, r3
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	3b01      	subs	r3, #1
 8004a76:	b29a      	uxth	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	f47f aeb6 	bne.w	80047f2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2220      	movs	r2, #32
 8004a8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	e000      	b.n	8004aa4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004aa2:	2302      	movs	r3, #2
  }
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3728      	adds	r7, #40	@ 0x28
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	00010004 	.word	0x00010004

08004ab0 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004abe:	b2db      	uxtb	r3, r3
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr

08004acc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b088      	sub	sp, #32
 8004ad0:	af02      	add	r7, sp, #8
 8004ad2:	60f8      	str	r0, [r7, #12]
 8004ad4:	4608      	mov	r0, r1
 8004ad6:	4611      	mov	r1, r2
 8004ad8:	461a      	mov	r2, r3
 8004ada:	4603      	mov	r3, r0
 8004adc:	817b      	strh	r3, [r7, #10]
 8004ade:	460b      	mov	r3, r1
 8004ae0:	813b      	strh	r3, [r7, #8]
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004af4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af8:	9300      	str	r3, [sp, #0]
 8004afa:	6a3b      	ldr	r3, [r7, #32]
 8004afc:	2200      	movs	r2, #0
 8004afe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004b02:	68f8      	ldr	r0, [r7, #12]
 8004b04:	f000 f960 	bl	8004dc8 <I2C_WaitOnFlagUntilTimeout>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d00d      	beq.n	8004b2a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b1c:	d103      	bne.n	8004b26 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b24:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e05f      	b.n	8004bea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004b2a:	897b      	ldrh	r3, [r7, #10]
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	461a      	mov	r2, r3
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004b38:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b3c:	6a3a      	ldr	r2, [r7, #32]
 8004b3e:	492d      	ldr	r1, [pc, #180]	@ (8004bf4 <I2C_RequestMemoryWrite+0x128>)
 8004b40:	68f8      	ldr	r0, [r7, #12]
 8004b42:	f000 f9bb 	bl	8004ebc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b46:	4603      	mov	r3, r0
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d001      	beq.n	8004b50 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e04c      	b.n	8004bea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b50:	2300      	movs	r3, #0
 8004b52:	617b      	str	r3, [r7, #20]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	695b      	ldr	r3, [r3, #20]
 8004b5a:	617b      	str	r3, [r7, #20]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	699b      	ldr	r3, [r3, #24]
 8004b62:	617b      	str	r3, [r7, #20]
 8004b64:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b68:	6a39      	ldr	r1, [r7, #32]
 8004b6a:	68f8      	ldr	r0, [r7, #12]
 8004b6c:	f000 fa46 	bl	8004ffc <I2C_WaitOnTXEFlagUntilTimeout>
 8004b70:	4603      	mov	r3, r0
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d00d      	beq.n	8004b92 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b7a:	2b04      	cmp	r3, #4
 8004b7c:	d107      	bne.n	8004b8e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b8c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	e02b      	b.n	8004bea <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b92:	88fb      	ldrh	r3, [r7, #6]
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d105      	bne.n	8004ba4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b98:	893b      	ldrh	r3, [r7, #8]
 8004b9a:	b2da      	uxtb	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	611a      	str	r2, [r3, #16]
 8004ba2:	e021      	b.n	8004be8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004ba4:	893b      	ldrh	r3, [r7, #8]
 8004ba6:	0a1b      	lsrs	r3, r3, #8
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	b2da      	uxtb	r2, r3
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bb4:	6a39      	ldr	r1, [r7, #32]
 8004bb6:	68f8      	ldr	r0, [r7, #12]
 8004bb8:	f000 fa20 	bl	8004ffc <I2C_WaitOnTXEFlagUntilTimeout>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00d      	beq.n	8004bde <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc6:	2b04      	cmp	r3, #4
 8004bc8:	d107      	bne.n	8004bda <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bd8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e005      	b.n	8004bea <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004bde:	893b      	ldrh	r3, [r7, #8]
 8004be0:	b2da      	uxtb	r2, r3
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004be8:	2300      	movs	r3, #0
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3718      	adds	r7, #24
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop
 8004bf4:	00010002 	.word	0x00010002

08004bf8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b088      	sub	sp, #32
 8004bfc:	af02      	add	r7, sp, #8
 8004bfe:	60f8      	str	r0, [r7, #12]
 8004c00:	4608      	mov	r0, r1
 8004c02:	4611      	mov	r1, r2
 8004c04:	461a      	mov	r2, r3
 8004c06:	4603      	mov	r3, r0
 8004c08:	817b      	strh	r3, [r7, #10]
 8004c0a:	460b      	mov	r3, r1
 8004c0c:	813b      	strh	r3, [r7, #8]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c20:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c30:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c34:	9300      	str	r3, [sp, #0]
 8004c36:	6a3b      	ldr	r3, [r7, #32]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004c3e:	68f8      	ldr	r0, [r7, #12]
 8004c40:	f000 f8c2 	bl	8004dc8 <I2C_WaitOnFlagUntilTimeout>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00d      	beq.n	8004c66 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c58:	d103      	bne.n	8004c62 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c60:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004c62:	2303      	movs	r3, #3
 8004c64:	e0aa      	b.n	8004dbc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c66:	897b      	ldrh	r3, [r7, #10]
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004c74:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c78:	6a3a      	ldr	r2, [r7, #32]
 8004c7a:	4952      	ldr	r1, [pc, #328]	@ (8004dc4 <I2C_RequestMemoryRead+0x1cc>)
 8004c7c:	68f8      	ldr	r0, [r7, #12]
 8004c7e:	f000 f91d 	bl	8004ebc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c82:	4603      	mov	r3, r0
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d001      	beq.n	8004c8c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	e097      	b.n	8004dbc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	617b      	str	r3, [r7, #20]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	695b      	ldr	r3, [r3, #20]
 8004c96:	617b      	str	r3, [r7, #20]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	699b      	ldr	r3, [r3, #24]
 8004c9e:	617b      	str	r3, [r7, #20]
 8004ca0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ca2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ca4:	6a39      	ldr	r1, [r7, #32]
 8004ca6:	68f8      	ldr	r0, [r7, #12]
 8004ca8:	f000 f9a8 	bl	8004ffc <I2C_WaitOnTXEFlagUntilTimeout>
 8004cac:	4603      	mov	r3, r0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d00d      	beq.n	8004cce <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb6:	2b04      	cmp	r3, #4
 8004cb8:	d107      	bne.n	8004cca <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cc8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e076      	b.n	8004dbc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004cce:	88fb      	ldrh	r3, [r7, #6]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d105      	bne.n	8004ce0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004cd4:	893b      	ldrh	r3, [r7, #8]
 8004cd6:	b2da      	uxtb	r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	611a      	str	r2, [r3, #16]
 8004cde:	e021      	b.n	8004d24 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004ce0:	893b      	ldrh	r3, [r7, #8]
 8004ce2:	0a1b      	lsrs	r3, r3, #8
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	b2da      	uxtb	r2, r3
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cf0:	6a39      	ldr	r1, [r7, #32]
 8004cf2:	68f8      	ldr	r0, [r7, #12]
 8004cf4:	f000 f982 	bl	8004ffc <I2C_WaitOnTXEFlagUntilTimeout>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d00d      	beq.n	8004d1a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d02:	2b04      	cmp	r3, #4
 8004d04:	d107      	bne.n	8004d16 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d14:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	e050      	b.n	8004dbc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d1a:	893b      	ldrh	r3, [r7, #8]
 8004d1c:	b2da      	uxtb	r2, r3
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d26:	6a39      	ldr	r1, [r7, #32]
 8004d28:	68f8      	ldr	r0, [r7, #12]
 8004d2a:	f000 f967 	bl	8004ffc <I2C_WaitOnTXEFlagUntilTimeout>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d00d      	beq.n	8004d50 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d38:	2b04      	cmp	r3, #4
 8004d3a:	d107      	bne.n	8004d4c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d4a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e035      	b.n	8004dbc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d5e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d62:	9300      	str	r3, [sp, #0]
 8004d64:	6a3b      	ldr	r3, [r7, #32]
 8004d66:	2200      	movs	r2, #0
 8004d68:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004d6c:	68f8      	ldr	r0, [r7, #12]
 8004d6e:	f000 f82b 	bl	8004dc8 <I2C_WaitOnFlagUntilTimeout>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d00d      	beq.n	8004d94 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d86:	d103      	bne.n	8004d90 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d8e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	e013      	b.n	8004dbc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004d94:	897b      	ldrh	r3, [r7, #10]
 8004d96:	b2db      	uxtb	r3, r3
 8004d98:	f043 0301 	orr.w	r3, r3, #1
 8004d9c:	b2da      	uxtb	r2, r3
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da6:	6a3a      	ldr	r2, [r7, #32]
 8004da8:	4906      	ldr	r1, [pc, #24]	@ (8004dc4 <I2C_RequestMemoryRead+0x1cc>)
 8004daa:	68f8      	ldr	r0, [r7, #12]
 8004dac:	f000 f886 	bl	8004ebc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004db0:	4603      	mov	r3, r0
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d001      	beq.n	8004dba <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	e000      	b.n	8004dbc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004dba:	2300      	movs	r3, #0
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	3718      	adds	r7, #24
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}
 8004dc4:	00010002 	.word	0x00010002

08004dc8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b084      	sub	sp, #16
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	60b9      	str	r1, [r7, #8]
 8004dd2:	603b      	str	r3, [r7, #0]
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004dd8:	e048      	b.n	8004e6c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004de0:	d044      	beq.n	8004e6c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004de2:	f7fd fe03 	bl	80029ec <HAL_GetTick>
 8004de6:	4602      	mov	r2, r0
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	1ad3      	subs	r3, r2, r3
 8004dec:	683a      	ldr	r2, [r7, #0]
 8004dee:	429a      	cmp	r2, r3
 8004df0:	d302      	bcc.n	8004df8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d139      	bne.n	8004e6c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	0c1b      	lsrs	r3, r3, #16
 8004dfc:	b2db      	uxtb	r3, r3
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d10d      	bne.n	8004e1e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	695b      	ldr	r3, [r3, #20]
 8004e08:	43da      	mvns	r2, r3
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	bf0c      	ite	eq
 8004e14:	2301      	moveq	r3, #1
 8004e16:	2300      	movne	r3, #0
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	e00c      	b.n	8004e38 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	699b      	ldr	r3, [r3, #24]
 8004e24:	43da      	mvns	r2, r3
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	4013      	ands	r3, r2
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	bf0c      	ite	eq
 8004e30:	2301      	moveq	r3, #1
 8004e32:	2300      	movne	r3, #0
 8004e34:	b2db      	uxtb	r3, r3
 8004e36:	461a      	mov	r2, r3
 8004e38:	79fb      	ldrb	r3, [r7, #7]
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d116      	bne.n	8004e6c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	2200      	movs	r2, #0
 8004e42:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2220      	movs	r2, #32
 8004e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e58:	f043 0220 	orr.w	r2, r3, #32
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e023      	b.n	8004eb4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	0c1b      	lsrs	r3, r3, #16
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	2b01      	cmp	r3, #1
 8004e74:	d10d      	bne.n	8004e92 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	695b      	ldr	r3, [r3, #20]
 8004e7c:	43da      	mvns	r2, r3
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	4013      	ands	r3, r2
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	bf0c      	ite	eq
 8004e88:	2301      	moveq	r3, #1
 8004e8a:	2300      	movne	r3, #0
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	461a      	mov	r2, r3
 8004e90:	e00c      	b.n	8004eac <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	699b      	ldr	r3, [r3, #24]
 8004e98:	43da      	mvns	r2, r3
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	bf0c      	ite	eq
 8004ea4:	2301      	moveq	r3, #1
 8004ea6:	2300      	movne	r3, #0
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	461a      	mov	r2, r3
 8004eac:	79fb      	ldrb	r3, [r7, #7]
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d093      	beq.n	8004dda <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004eb2:	2300      	movs	r3, #0
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3710      	adds	r7, #16
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}

08004ebc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	60b9      	str	r1, [r7, #8]
 8004ec6:	607a      	str	r2, [r7, #4]
 8004ec8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004eca:	e071      	b.n	8004fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	695b      	ldr	r3, [r3, #20]
 8004ed2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ed6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004eda:	d123      	bne.n	8004f24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004eea:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004ef4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2220      	movs	r2, #32
 8004f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2200      	movs	r2, #0
 8004f08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f10:	f043 0204 	orr.w	r2, r3, #4
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e067      	b.n	8004ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f2a:	d041      	beq.n	8004fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f2c:	f7fd fd5e 	bl	80029ec <HAL_GetTick>
 8004f30:	4602      	mov	r2, r0
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	1ad3      	subs	r3, r2, r3
 8004f36:	687a      	ldr	r2, [r7, #4]
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d302      	bcc.n	8004f42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d136      	bne.n	8004fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	0c1b      	lsrs	r3, r3, #16
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d10c      	bne.n	8004f66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	695b      	ldr	r3, [r3, #20]
 8004f52:	43da      	mvns	r2, r3
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	4013      	ands	r3, r2
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	bf14      	ite	ne
 8004f5e:	2301      	movne	r3, #1
 8004f60:	2300      	moveq	r3, #0
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	e00b      	b.n	8004f7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	699b      	ldr	r3, [r3, #24]
 8004f6c:	43da      	mvns	r2, r3
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	4013      	ands	r3, r2
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	bf14      	ite	ne
 8004f78:	2301      	movne	r3, #1
 8004f7a:	2300      	moveq	r3, #0
 8004f7c:	b2db      	uxtb	r3, r3
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d016      	beq.n	8004fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2200      	movs	r2, #0
 8004f86:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2220      	movs	r2, #32
 8004f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f9c:	f043 0220 	orr.w	r2, r3, #32
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	e021      	b.n	8004ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	0c1b      	lsrs	r3, r3, #16
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d10c      	bne.n	8004fd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	695b      	ldr	r3, [r3, #20]
 8004fc0:	43da      	mvns	r2, r3
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	bf14      	ite	ne
 8004fcc:	2301      	movne	r3, #1
 8004fce:	2300      	moveq	r3, #0
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	e00b      	b.n	8004fec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	699b      	ldr	r3, [r3, #24]
 8004fda:	43da      	mvns	r2, r3
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	4013      	ands	r3, r2
 8004fe0:	b29b      	uxth	r3, r3
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	bf14      	ite	ne
 8004fe6:	2301      	movne	r3, #1
 8004fe8:	2300      	moveq	r3, #0
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	f47f af6d 	bne.w	8004ecc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004ff2:	2300      	movs	r3, #0
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	3710      	adds	r7, #16
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	60b9      	str	r1, [r7, #8]
 8005006:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005008:	e034      	b.n	8005074 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800500a:	68f8      	ldr	r0, [r7, #12]
 800500c:	f000 f8e3 	bl	80051d6 <I2C_IsAcknowledgeFailed>
 8005010:	4603      	mov	r3, r0
 8005012:	2b00      	cmp	r3, #0
 8005014:	d001      	beq.n	800501a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e034      	b.n	8005084 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005020:	d028      	beq.n	8005074 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005022:	f7fd fce3 	bl	80029ec <HAL_GetTick>
 8005026:	4602      	mov	r2, r0
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	1ad3      	subs	r3, r2, r3
 800502c:	68ba      	ldr	r2, [r7, #8]
 800502e:	429a      	cmp	r2, r3
 8005030:	d302      	bcc.n	8005038 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d11d      	bne.n	8005074 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	695b      	ldr	r3, [r3, #20]
 800503e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005042:	2b80      	cmp	r3, #128	@ 0x80
 8005044:	d016      	beq.n	8005074 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2200      	movs	r2, #0
 800504a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2220      	movs	r2, #32
 8005050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2200      	movs	r2, #0
 8005058:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005060:	f043 0220 	orr.w	r2, r3, #32
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2200      	movs	r2, #0
 800506c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e007      	b.n	8005084 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	695b      	ldr	r3, [r3, #20]
 800507a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800507e:	2b80      	cmp	r3, #128	@ 0x80
 8005080:	d1c3      	bne.n	800500a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005082:	2300      	movs	r3, #0
}
 8005084:	4618      	mov	r0, r3
 8005086:	3710      	adds	r7, #16
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b084      	sub	sp, #16
 8005090:	af00      	add	r7, sp, #0
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	60b9      	str	r1, [r7, #8]
 8005096:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005098:	e034      	b.n	8005104 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800509a:	68f8      	ldr	r0, [r7, #12]
 800509c:	f000 f89b 	bl	80051d6 <I2C_IsAcknowledgeFailed>
 80050a0:	4603      	mov	r3, r0
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d001      	beq.n	80050aa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80050a6:	2301      	movs	r3, #1
 80050a8:	e034      	b.n	8005114 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b0:	d028      	beq.n	8005104 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050b2:	f7fd fc9b 	bl	80029ec <HAL_GetTick>
 80050b6:	4602      	mov	r2, r0
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	1ad3      	subs	r3, r2, r3
 80050bc:	68ba      	ldr	r2, [r7, #8]
 80050be:	429a      	cmp	r2, r3
 80050c0:	d302      	bcc.n	80050c8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d11d      	bne.n	8005104 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	f003 0304 	and.w	r3, r3, #4
 80050d2:	2b04      	cmp	r3, #4
 80050d4:	d016      	beq.n	8005104 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2200      	movs	r2, #0
 80050da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2220      	movs	r2, #32
 80050e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2200      	movs	r2, #0
 80050e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050f0:	f043 0220 	orr.w	r2, r3, #32
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2200      	movs	r2, #0
 80050fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e007      	b.n	8005114 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	695b      	ldr	r3, [r3, #20]
 800510a:	f003 0304 	and.w	r3, r3, #4
 800510e:	2b04      	cmp	r3, #4
 8005110:	d1c3      	bne.n	800509a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005112:	2300      	movs	r3, #0
}
 8005114:	4618      	mov	r0, r3
 8005116:	3710      	adds	r7, #16
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}

0800511c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b084      	sub	sp, #16
 8005120:	af00      	add	r7, sp, #0
 8005122:	60f8      	str	r0, [r7, #12]
 8005124:	60b9      	str	r1, [r7, #8]
 8005126:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005128:	e049      	b.n	80051be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	695b      	ldr	r3, [r3, #20]
 8005130:	f003 0310 	and.w	r3, r3, #16
 8005134:	2b10      	cmp	r3, #16
 8005136:	d119      	bne.n	800516c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f06f 0210 	mvn.w	r2, #16
 8005140:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2200      	movs	r2, #0
 8005146:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2220      	movs	r2, #32
 800514c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2200      	movs	r2, #0
 8005164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	e030      	b.n	80051ce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800516c:	f7fd fc3e 	bl	80029ec <HAL_GetTick>
 8005170:	4602      	mov	r2, r0
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	1ad3      	subs	r3, r2, r3
 8005176:	68ba      	ldr	r2, [r7, #8]
 8005178:	429a      	cmp	r2, r3
 800517a:	d302      	bcc.n	8005182 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d11d      	bne.n	80051be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	695b      	ldr	r3, [r3, #20]
 8005188:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800518c:	2b40      	cmp	r3, #64	@ 0x40
 800518e:	d016      	beq.n	80051be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2200      	movs	r2, #0
 8005194:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2220      	movs	r2, #32
 800519a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2200      	movs	r2, #0
 80051a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051aa:	f043 0220 	orr.w	r2, r3, #32
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e007      	b.n	80051ce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	695b      	ldr	r3, [r3, #20]
 80051c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051c8:	2b40      	cmp	r3, #64	@ 0x40
 80051ca:	d1ae      	bne.n	800512a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80051cc:	2300      	movs	r3, #0
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3710      	adds	r7, #16
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}

080051d6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80051d6:	b480      	push	{r7}
 80051d8:	b083      	sub	sp, #12
 80051da:	af00      	add	r7, sp, #0
 80051dc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	695b      	ldr	r3, [r3, #20]
 80051e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051ec:	d11b      	bne.n	8005226 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80051f6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2200      	movs	r2, #0
 80051fc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2220      	movs	r2, #32
 8005202:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2200      	movs	r2, #0
 800520a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005212:	f043 0204 	orr.w	r2, r3, #4
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005222:	2301      	movs	r3, #1
 8005224:	e000      	b.n	8005228 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005226:	2300      	movs	r3, #0
}
 8005228:	4618      	mov	r0, r3
 800522a:	370c      	adds	r7, #12
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr

08005234 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b088      	sub	sp, #32
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d101      	bne.n	8005246 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e128      	b.n	8005498 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800524c:	b2db      	uxtb	r3, r3
 800524e:	2b00      	cmp	r3, #0
 8005250:	d109      	bne.n	8005266 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	4a90      	ldr	r2, [pc, #576]	@ (80054a0 <HAL_I2S_Init+0x26c>)
 800525e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005260:	6878      	ldr	r0, [r7, #4]
 8005262:	f7fd f9c5 	bl	80025f0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2202      	movs	r2, #2
 800526a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	69db      	ldr	r3, [r3, #28]
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	6812      	ldr	r2, [r2, #0]
 8005278:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800527c:	f023 030f 	bic.w	r3, r3, #15
 8005280:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2202      	movs	r2, #2
 8005288:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	695b      	ldr	r3, [r3, #20]
 800528e:	2b02      	cmp	r3, #2
 8005290:	d060      	beq.n	8005354 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	68db      	ldr	r3, [r3, #12]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d102      	bne.n	80052a0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800529a:	2310      	movs	r3, #16
 800529c:	617b      	str	r3, [r7, #20]
 800529e:	e001      	b.n	80052a4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80052a0:	2320      	movs	r3, #32
 80052a2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	2b20      	cmp	r3, #32
 80052aa:	d802      	bhi.n	80052b2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	005b      	lsls	r3, r3, #1
 80052b0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80052b2:	2001      	movs	r0, #1
 80052b4:	f002 fd36 	bl	8007d24 <HAL_RCCEx_GetPeriphCLKFreq>
 80052b8:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	691b      	ldr	r3, [r3, #16]
 80052be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052c2:	d125      	bne.n	8005310 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	68db      	ldr	r3, [r3, #12]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d010      	beq.n	80052ee <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	009b      	lsls	r3, r3, #2
 80052d0:	68fa      	ldr	r2, [r7, #12]
 80052d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80052d6:	4613      	mov	r3, r2
 80052d8:	009b      	lsls	r3, r3, #2
 80052da:	4413      	add	r3, r2
 80052dc:	005b      	lsls	r3, r3, #1
 80052de:	461a      	mov	r2, r3
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	695b      	ldr	r3, [r3, #20]
 80052e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80052e8:	3305      	adds	r3, #5
 80052ea:	613b      	str	r3, [r7, #16]
 80052ec:	e01f      	b.n	800532e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	00db      	lsls	r3, r3, #3
 80052f2:	68fa      	ldr	r2, [r7, #12]
 80052f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80052f8:	4613      	mov	r3, r2
 80052fa:	009b      	lsls	r3, r3, #2
 80052fc:	4413      	add	r3, r2
 80052fe:	005b      	lsls	r3, r3, #1
 8005300:	461a      	mov	r2, r3
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	695b      	ldr	r3, [r3, #20]
 8005306:	fbb2 f3f3 	udiv	r3, r2, r3
 800530a:	3305      	adds	r3, #5
 800530c:	613b      	str	r3, [r7, #16]
 800530e:	e00e      	b.n	800532e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005310:	68fa      	ldr	r2, [r7, #12]
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	fbb2 f2f3 	udiv	r2, r2, r3
 8005318:	4613      	mov	r3, r2
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	4413      	add	r3, r2
 800531e:	005b      	lsls	r3, r3, #1
 8005320:	461a      	mov	r2, r3
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	695b      	ldr	r3, [r3, #20]
 8005326:	fbb2 f3f3 	udiv	r3, r2, r3
 800532a:	3305      	adds	r3, #5
 800532c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	4a5c      	ldr	r2, [pc, #368]	@ (80054a4 <HAL_I2S_Init+0x270>)
 8005332:	fba2 2303 	umull	r2, r3, r2, r3
 8005336:	08db      	lsrs	r3, r3, #3
 8005338:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	f003 0301 	and.w	r3, r3, #1
 8005340:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005342:	693a      	ldr	r2, [r7, #16]
 8005344:	69bb      	ldr	r3, [r7, #24]
 8005346:	1ad3      	subs	r3, r2, r3
 8005348:	085b      	lsrs	r3, r3, #1
 800534a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800534c:	69bb      	ldr	r3, [r7, #24]
 800534e:	021b      	lsls	r3, r3, #8
 8005350:	61bb      	str	r3, [r7, #24]
 8005352:	e003      	b.n	800535c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005354:	2302      	movs	r3, #2
 8005356:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005358:	2300      	movs	r3, #0
 800535a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800535c:	69fb      	ldr	r3, [r7, #28]
 800535e:	2b01      	cmp	r3, #1
 8005360:	d902      	bls.n	8005368 <HAL_I2S_Init+0x134>
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	2bff      	cmp	r3, #255	@ 0xff
 8005366:	d907      	bls.n	8005378 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800536c:	f043 0210 	orr.w	r2, r3, #16
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8005374:	2301      	movs	r3, #1
 8005376:	e08f      	b.n	8005498 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	691a      	ldr	r2, [r3, #16]
 800537c:	69bb      	ldr	r3, [r7, #24]
 800537e:	ea42 0103 	orr.w	r1, r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	69fa      	ldr	r2, [r7, #28]
 8005388:	430a      	orrs	r2, r1
 800538a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	69db      	ldr	r3, [r3, #28]
 8005392:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005396:	f023 030f 	bic.w	r3, r3, #15
 800539a:	687a      	ldr	r2, [r7, #4]
 800539c:	6851      	ldr	r1, [r2, #4]
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	6892      	ldr	r2, [r2, #8]
 80053a2:	4311      	orrs	r1, r2
 80053a4:	687a      	ldr	r2, [r7, #4]
 80053a6:	68d2      	ldr	r2, [r2, #12]
 80053a8:	4311      	orrs	r1, r2
 80053aa:	687a      	ldr	r2, [r7, #4]
 80053ac:	6992      	ldr	r2, [r2, #24]
 80053ae:	430a      	orrs	r2, r1
 80053b0:	431a      	orrs	r2, r3
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053ba:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6a1b      	ldr	r3, [r3, #32]
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d161      	bne.n	8005488 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	4a38      	ldr	r2, [pc, #224]	@ (80054a8 <HAL_I2S_Init+0x274>)
 80053c8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a37      	ldr	r2, [pc, #220]	@ (80054ac <HAL_I2S_Init+0x278>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d101      	bne.n	80053d8 <HAL_I2S_Init+0x1a4>
 80053d4:	4b36      	ldr	r3, [pc, #216]	@ (80054b0 <HAL_I2S_Init+0x27c>)
 80053d6:	e001      	b.n	80053dc <HAL_I2S_Init+0x1a8>
 80053d8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80053dc:	69db      	ldr	r3, [r3, #28]
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	6812      	ldr	r2, [r2, #0]
 80053e2:	4932      	ldr	r1, [pc, #200]	@ (80054ac <HAL_I2S_Init+0x278>)
 80053e4:	428a      	cmp	r2, r1
 80053e6:	d101      	bne.n	80053ec <HAL_I2S_Init+0x1b8>
 80053e8:	4a31      	ldr	r2, [pc, #196]	@ (80054b0 <HAL_I2S_Init+0x27c>)
 80053ea:	e001      	b.n	80053f0 <HAL_I2S_Init+0x1bc>
 80053ec:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80053f0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80053f4:	f023 030f 	bic.w	r3, r3, #15
 80053f8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a2b      	ldr	r2, [pc, #172]	@ (80054ac <HAL_I2S_Init+0x278>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d101      	bne.n	8005408 <HAL_I2S_Init+0x1d4>
 8005404:	4b2a      	ldr	r3, [pc, #168]	@ (80054b0 <HAL_I2S_Init+0x27c>)
 8005406:	e001      	b.n	800540c <HAL_I2S_Init+0x1d8>
 8005408:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800540c:	2202      	movs	r2, #2
 800540e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a25      	ldr	r2, [pc, #148]	@ (80054ac <HAL_I2S_Init+0x278>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d101      	bne.n	800541e <HAL_I2S_Init+0x1ea>
 800541a:	4b25      	ldr	r3, [pc, #148]	@ (80054b0 <HAL_I2S_Init+0x27c>)
 800541c:	e001      	b.n	8005422 <HAL_I2S_Init+0x1ee>
 800541e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005422:	69db      	ldr	r3, [r3, #28]
 8005424:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800542e:	d003      	beq.n	8005438 <HAL_I2S_Init+0x204>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d103      	bne.n	8005440 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005438:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800543c:	613b      	str	r3, [r7, #16]
 800543e:	e001      	b.n	8005444 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005440:	2300      	movs	r3, #0
 8005442:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800544e:	4313      	orrs	r3, r2
 8005450:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005458:	4313      	orrs	r3, r2
 800545a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	699b      	ldr	r3, [r3, #24]
 8005460:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005462:	4313      	orrs	r3, r2
 8005464:	b29a      	uxth	r2, r3
 8005466:	897b      	ldrh	r3, [r7, #10]
 8005468:	4313      	orrs	r3, r2
 800546a:	b29b      	uxth	r3, r3
 800546c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005470:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a0d      	ldr	r2, [pc, #52]	@ (80054ac <HAL_I2S_Init+0x278>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d101      	bne.n	8005480 <HAL_I2S_Init+0x24c>
 800547c:	4b0c      	ldr	r3, [pc, #48]	@ (80054b0 <HAL_I2S_Init+0x27c>)
 800547e:	e001      	b.n	8005484 <HAL_I2S_Init+0x250>
 8005480:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005484:	897a      	ldrh	r2, [r7, #10]
 8005486:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2200      	movs	r2, #0
 800548c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2201      	movs	r2, #1
 8005492:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8005496:	2300      	movs	r3, #0
}
 8005498:	4618      	mov	r0, r3
 800549a:	3720      	adds	r7, #32
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}
 80054a0:	08005795 	.word	0x08005795
 80054a4:	cccccccd 	.word	0xcccccccd
 80054a8:	080058a9 	.word	0x080058a9
 80054ac:	40003800 	.word	0x40003800
 80054b0:	40003400 	.word	0x40003400

080054b4 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b086      	sub	sp, #24
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	60f8      	str	r0, [r7, #12]
 80054bc:	60b9      	str	r1, [r7, #8]
 80054be:	4613      	mov	r3, r2
 80054c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d002      	beq.n	80054ce <HAL_I2S_Transmit_DMA+0x1a>
 80054c8:	88fb      	ldrh	r3, [r7, #6]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d101      	bne.n	80054d2 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e08a      	b.n	80055e8 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d001      	beq.n	80054e2 <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 80054de:	2302      	movs	r3, #2
 80054e0:	e082      	b.n	80055e8 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d101      	bne.n	80054f2 <HAL_I2S_Transmit_DMA+0x3e>
 80054ee:	2302      	movs	r3, #2
 80054f0:	e07a      	b.n	80055e8 <HAL_I2S_Transmit_DMA+0x134>
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2201      	movs	r2, #1
 80054f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2203      	movs	r2, #3
 80054fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2200      	movs	r2, #0
 8005506:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	68ba      	ldr	r2, [r7, #8]
 800550c:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	69db      	ldr	r3, [r3, #28]
 8005514:	f003 0307 	and.w	r3, r3, #7
 8005518:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	2b03      	cmp	r3, #3
 800551e:	d002      	beq.n	8005526 <HAL_I2S_Transmit_DMA+0x72>
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	2b05      	cmp	r3, #5
 8005524:	d10a      	bne.n	800553c <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8005526:	88fb      	ldrh	r3, [r7, #6]
 8005528:	005b      	lsls	r3, r3, #1
 800552a:	b29a      	uxth	r2, r3
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8005530:	88fb      	ldrh	r3, [r7, #6]
 8005532:	005b      	lsls	r3, r3, #1
 8005534:	b29a      	uxth	r2, r3
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800553a:	e005      	b.n	8005548 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	88fa      	ldrh	r2, [r7, #6]
 8005540:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	88fa      	ldrh	r2, [r7, #6]
 8005546:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800554c:	4a28      	ldr	r2, [pc, #160]	@ (80055f0 <HAL_I2S_Transmit_DMA+0x13c>)
 800554e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005554:	4a27      	ldr	r2, [pc, #156]	@ (80055f4 <HAL_I2S_Transmit_DMA+0x140>)
 8005556:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800555c:	4a26      	ldr	r2, [pc, #152]	@ (80055f8 <HAL_I2S_Transmit_DMA+0x144>)
 800555e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005568:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005570:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005576:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005578:	f7fe f886 	bl	8003688 <HAL_DMA_Start_IT>
 800557c:	4603      	mov	r3, r0
 800557e:	2b00      	cmp	r3, #0
 8005580:	d00f      	beq.n	80055a2 <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005586:	f043 0208 	orr.w	r2, r3, #8
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2201      	movs	r2, #1
 8005592:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2200      	movs	r2, #0
 800559a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	e022      	b.n	80055e8 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	f003 0302 	and.w	r3, r3, #2
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d107      	bne.n	80055c8 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	685a      	ldr	r2, [r3, #4]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f042 0202 	orr.w	r2, r2, #2
 80055c6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	69db      	ldr	r3, [r3, #28]
 80055ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d107      	bne.n	80055e6 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	69da      	ldr	r2, [r3, #28]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80055e4:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 80055e6:	2300      	movs	r3, #0
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	3718      	adds	r7, #24
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}
 80055f0:	08005673 	.word	0x08005673
 80055f4:	08005631 	.word	0x08005631
 80055f8:	0800568f 	.word	0x0800568f

080055fc <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b082      	sub	sp, #8
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005608:	6878      	ldr	r0, [r7, #4]
 800560a:	4798      	blx	r3
}
 800560c:	bf00      	nop
 800560e:	3708      	adds	r7, #8
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}

08005614 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(const I2S_HandleTypeDef *hi2s)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005622:	b2db      	uxtb	r3, r3
}
 8005624:	4618      	mov	r0, r3
 8005626:	370c      	adds	r7, #12
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr

08005630 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b084      	sub	sp, #16
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800563c:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	69db      	ldr	r3, [r3, #28]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d10e      	bne.n	8005664 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	685a      	ldr	r2, [r3, #4]
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f022 0202 	bic.w	r2, r2, #2
 8005654:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2200      	movs	r2, #0
 800565a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8005664:	68f8      	ldr	r0, [r7, #12]
 8005666:	f7fc fd3d 	bl	80020e4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800566a:	bf00      	nop
 800566c:	3710      	adds	r7, #16
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}

08005672 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005672:	b580      	push	{r7, lr}
 8005674:	b084      	sub	sp, #16
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800567e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8005680:	68f8      	ldr	r0, [r7, #12]
 8005682:	f7fc fd41 	bl	8002108 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005686:	bf00      	nop
 8005688:	3710      	adds	r7, #16
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}

0800568e <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800568e:	b580      	push	{r7, lr}
 8005690:	b084      	sub	sp, #16
 8005692:	af00      	add	r7, sp, #0
 8005694:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800569a:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	685a      	ldr	r2, [r3, #4]
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f022 0203 	bic.w	r2, r2, #3
 80056aa:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2200      	movs	r2, #0
 80056b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2200      	movs	r2, #0
 80056b6:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056c4:	f043 0208 	orr.w	r2, r3, #8
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80056cc:	68f8      	ldr	r0, [r7, #12]
 80056ce:	f7fc fe9f 	bl	8002410 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80056d2:	bf00      	nop
 80056d4:	3710      	adds	r7, #16
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}

080056da <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80056da:	b580      	push	{r7, lr}
 80056dc:	b082      	sub	sp, #8
 80056de:	af00      	add	r7, sp, #0
 80056e0:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056e6:	881a      	ldrh	r2, [r3, #0]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f2:	1c9a      	adds	r2, r3, #2
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	3b01      	subs	r3, #1
 8005700:	b29a      	uxth	r2, r3
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800570a:	b29b      	uxth	r3, r3
 800570c:	2b00      	cmp	r3, #0
 800570e:	d10e      	bne.n	800572e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	685a      	ldr	r2, [r3, #4]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800571e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2201      	movs	r2, #1
 8005724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f7fc fcdb 	bl	80020e4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800572e:	bf00      	nop
 8005730:	3708      	adds	r7, #8
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}

08005736 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005736:	b580      	push	{r7, lr}
 8005738:	b082      	sub	sp, #8
 800573a:	af00      	add	r7, sp, #0
 800573c:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	68da      	ldr	r2, [r3, #12]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005748:	b292      	uxth	r2, r2
 800574a:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005750:	1c9a      	adds	r2, r3, #2
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800575a:	b29b      	uxth	r3, r3
 800575c:	3b01      	subs	r3, #1
 800575e:	b29a      	uxth	r2, r3
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005768:	b29b      	uxth	r3, r3
 800576a:	2b00      	cmp	r3, #0
 800576c:	d10e      	bne.n	800578c <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	685a      	ldr	r2, [r3, #4]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800577c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2201      	movs	r2, #1
 8005782:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	f7fc fe2a 	bl	80023e0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800578c:	bf00      	nop
 800578e:	3708      	adds	r7, #8
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}

08005794 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b086      	sub	sp, #24
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	2b04      	cmp	r3, #4
 80057ae:	d13a      	bne.n	8005826 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	f003 0301 	and.w	r3, r3, #1
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d109      	bne.n	80057ce <I2S_IRQHandler+0x3a>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057c4:	2b40      	cmp	r3, #64	@ 0x40
 80057c6:	d102      	bne.n	80057ce <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f7ff ffb4 	bl	8005736 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057d4:	2b40      	cmp	r3, #64	@ 0x40
 80057d6:	d126      	bne.n	8005826 <I2S_IRQHandler+0x92>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	f003 0320 	and.w	r3, r3, #32
 80057e2:	2b20      	cmp	r3, #32
 80057e4:	d11f      	bne.n	8005826 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	685a      	ldr	r2, [r3, #4]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80057f4:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80057f6:	2300      	movs	r3, #0
 80057f8:	613b      	str	r3, [r7, #16]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	613b      	str	r3, [r7, #16]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	613b      	str	r3, [r7, #16]
 800580a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005818:	f043 0202 	orr.w	r2, r3, #2
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005820:	6878      	ldr	r0, [r7, #4]
 8005822:	f7fc fdf5 	bl	8002410 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800582c:	b2db      	uxtb	r3, r3
 800582e:	2b03      	cmp	r3, #3
 8005830:	d136      	bne.n	80058a0 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	f003 0302 	and.w	r3, r3, #2
 8005838:	2b02      	cmp	r3, #2
 800583a:	d109      	bne.n	8005850 <I2S_IRQHandler+0xbc>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005846:	2b80      	cmp	r3, #128	@ 0x80
 8005848:	d102      	bne.n	8005850 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f7ff ff45 	bl	80056da <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	f003 0308 	and.w	r3, r3, #8
 8005856:	2b08      	cmp	r3, #8
 8005858:	d122      	bne.n	80058a0 <I2S_IRQHandler+0x10c>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	f003 0320 	and.w	r3, r3, #32
 8005864:	2b20      	cmp	r3, #32
 8005866:	d11b      	bne.n	80058a0 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	685a      	ldr	r2, [r3, #4]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005876:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005878:	2300      	movs	r3, #0
 800587a:	60fb      	str	r3, [r7, #12]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	60fb      	str	r3, [r7, #12]
 8005884:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2201      	movs	r2, #1
 800588a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005892:	f043 0204 	orr.w	r2, r3, #4
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f7fc fdb8 	bl	8002410 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80058a0:	bf00      	nop
 80058a2:	3718      	adds	r7, #24
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b088      	sub	sp, #32
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a92      	ldr	r2, [pc, #584]	@ (8005b08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d101      	bne.n	80058c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80058c2:	4b92      	ldr	r3, [pc, #584]	@ (8005b0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80058c4:	e001      	b.n	80058ca <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80058c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a8b      	ldr	r2, [pc, #556]	@ (8005b08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d101      	bne.n	80058e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80058e0:	4b8a      	ldr	r3, [pc, #552]	@ (8005b0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80058e2:	e001      	b.n	80058e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80058e4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058f4:	d004      	beq.n	8005900 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	f040 8099 	bne.w	8005a32 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8005900:	69fb      	ldr	r3, [r7, #28]
 8005902:	f003 0302 	and.w	r3, r3, #2
 8005906:	2b02      	cmp	r3, #2
 8005908:	d107      	bne.n	800591a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005910:	2b00      	cmp	r3, #0
 8005912:	d002      	beq.n	800591a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f000 f925 	bl	8005b64 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800591a:	69bb      	ldr	r3, [r7, #24]
 800591c:	f003 0301 	and.w	r3, r3, #1
 8005920:	2b01      	cmp	r3, #1
 8005922:	d107      	bne.n	8005934 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800592a:	2b00      	cmp	r3, #0
 800592c:	d002      	beq.n	8005934 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f000 f9c8 	bl	8005cc4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005934:	69bb      	ldr	r3, [r7, #24]
 8005936:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800593a:	2b40      	cmp	r3, #64	@ 0x40
 800593c:	d13a      	bne.n	80059b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	f003 0320 	and.w	r3, r3, #32
 8005944:	2b00      	cmp	r3, #0
 8005946:	d035      	beq.n	80059b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a6e      	ldr	r2, [pc, #440]	@ (8005b08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d101      	bne.n	8005956 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8005952:	4b6e      	ldr	r3, [pc, #440]	@ (8005b0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005954:	e001      	b.n	800595a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005956:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800595a:	685a      	ldr	r2, [r3, #4]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4969      	ldr	r1, [pc, #420]	@ (8005b08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005962:	428b      	cmp	r3, r1
 8005964:	d101      	bne.n	800596a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8005966:	4b69      	ldr	r3, [pc, #420]	@ (8005b0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005968:	e001      	b.n	800596e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800596a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800596e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005972:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	685a      	ldr	r2, [r3, #4]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005982:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005984:	2300      	movs	r3, #0
 8005986:	60fb      	str	r3, [r7, #12]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	60fb      	str	r3, [r7, #12]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	60fb      	str	r3, [r7, #12]
 8005998:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2201      	movs	r2, #1
 800599e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059a6:	f043 0202 	orr.w	r2, r3, #2
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f7fc fd2e 	bl	8002410 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80059b4:	69fb      	ldr	r3, [r7, #28]
 80059b6:	f003 0308 	and.w	r3, r3, #8
 80059ba:	2b08      	cmp	r3, #8
 80059bc:	f040 80c3 	bne.w	8005b46 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	f003 0320 	and.w	r3, r3, #32
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	f000 80bd 	beq.w	8005b46 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	685a      	ldr	r2, [r3, #4]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80059da:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a49      	ldr	r2, [pc, #292]	@ (8005b08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d101      	bne.n	80059ea <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80059e6:	4b49      	ldr	r3, [pc, #292]	@ (8005b0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80059e8:	e001      	b.n	80059ee <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80059ea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80059ee:	685a      	ldr	r2, [r3, #4]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4944      	ldr	r1, [pc, #272]	@ (8005b08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80059f6:	428b      	cmp	r3, r1
 80059f8:	d101      	bne.n	80059fe <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80059fa:	4b44      	ldr	r3, [pc, #272]	@ (8005b0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80059fc:	e001      	b.n	8005a02 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80059fe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a02:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005a06:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005a08:	2300      	movs	r3, #0
 8005a0a:	60bb      	str	r3, [r7, #8]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	60bb      	str	r3, [r7, #8]
 8005a14:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a22:	f043 0204 	orr.w	r2, r3, #4
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f7fc fcf0 	bl	8002410 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005a30:	e089      	b.n	8005b46 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005a32:	69bb      	ldr	r3, [r7, #24]
 8005a34:	f003 0302 	and.w	r3, r3, #2
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d107      	bne.n	8005a4c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d002      	beq.n	8005a4c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f000 f8be 	bl	8005bc8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	f003 0301 	and.w	r3, r3, #1
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d107      	bne.n	8005a66 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d002      	beq.n	8005a66 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f000 f8fd 	bl	8005c60 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a6c:	2b40      	cmp	r3, #64	@ 0x40
 8005a6e:	d12f      	bne.n	8005ad0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	f003 0320 	and.w	r3, r3, #32
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d02a      	beq.n	8005ad0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	685a      	ldr	r2, [r3, #4]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005a88:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a1e      	ldr	r2, [pc, #120]	@ (8005b08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d101      	bne.n	8005a98 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8005a94:	4b1d      	ldr	r3, [pc, #116]	@ (8005b0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005a96:	e001      	b.n	8005a9c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005a98:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a9c:	685a      	ldr	r2, [r3, #4]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4919      	ldr	r1, [pc, #100]	@ (8005b08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005aa4:	428b      	cmp	r3, r1
 8005aa6:	d101      	bne.n	8005aac <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005aa8:	4b18      	ldr	r3, [pc, #96]	@ (8005b0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005aaa:	e001      	b.n	8005ab0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8005aac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005ab0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005ab4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2201      	movs	r2, #1
 8005aba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ac2:	f043 0202 	orr.w	r2, r3, #2
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f7fc fca0 	bl	8002410 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	f003 0308 	and.w	r3, r3, #8
 8005ad6:	2b08      	cmp	r3, #8
 8005ad8:	d136      	bne.n	8005b48 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	f003 0320 	and.w	r3, r3, #32
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d031      	beq.n	8005b48 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a07      	ldr	r2, [pc, #28]	@ (8005b08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d101      	bne.n	8005af2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8005aee:	4b07      	ldr	r3, [pc, #28]	@ (8005b0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005af0:	e001      	b.n	8005af6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8005af2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005af6:	685a      	ldr	r2, [r3, #4]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4902      	ldr	r1, [pc, #8]	@ (8005b08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005afe:	428b      	cmp	r3, r1
 8005b00:	d106      	bne.n	8005b10 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8005b02:	4b02      	ldr	r3, [pc, #8]	@ (8005b0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005b04:	e006      	b.n	8005b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8005b06:	bf00      	nop
 8005b08:	40003800 	.word	0x40003800
 8005b0c:	40003400 	.word	0x40003400
 8005b10:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005b14:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005b18:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	685a      	ldr	r2, [r3, #4]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005b28:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b36:	f043 0204 	orr.w	r2, r3, #4
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f7fc fc66 	bl	8002410 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005b44:	e000      	b.n	8005b48 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005b46:	bf00      	nop
}
 8005b48:	bf00      	nop
 8005b4a:	3720      	adds	r7, #32
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}

08005b50 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b083      	sub	sp, #12
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005b58:	bf00      	nop
 8005b5a:	370c      	adds	r7, #12
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr

08005b64 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b082      	sub	sp, #8
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b70:	1c99      	adds	r1, r3, #2
 8005b72:	687a      	ldr	r2, [r7, #4]
 8005b74:	6251      	str	r1, [r2, #36]	@ 0x24
 8005b76:	881a      	ldrh	r2, [r3, #0]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	3b01      	subs	r3, #1
 8005b86:	b29a      	uxth	r2, r3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b90:	b29b      	uxth	r3, r3
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d113      	bne.n	8005bbe <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	685a      	ldr	r2, [r3, #4]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005ba4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005baa:	b29b      	uxth	r3, r3
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d106      	bne.n	8005bbe <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f7ff ffc9 	bl	8005b50 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005bbe:	bf00      	nop
 8005bc0:	3708      	adds	r7, #8
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}
	...

08005bc8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b082      	sub	sp, #8
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bd4:	1c99      	adds	r1, r3, #2
 8005bd6:	687a      	ldr	r2, [r7, #4]
 8005bd8:	6251      	str	r1, [r2, #36]	@ 0x24
 8005bda:	8819      	ldrh	r1, [r3, #0]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a1d      	ldr	r2, [pc, #116]	@ (8005c58 <I2SEx_TxISR_I2SExt+0x90>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d101      	bne.n	8005bea <I2SEx_TxISR_I2SExt+0x22>
 8005be6:	4b1d      	ldr	r3, [pc, #116]	@ (8005c5c <I2SEx_TxISR_I2SExt+0x94>)
 8005be8:	e001      	b.n	8005bee <I2SEx_TxISR_I2SExt+0x26>
 8005bea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005bee:	460a      	mov	r2, r1
 8005bf0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	3b01      	subs	r3, #1
 8005bfa:	b29a      	uxth	r2, r3
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d121      	bne.n	8005c4e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a12      	ldr	r2, [pc, #72]	@ (8005c58 <I2SEx_TxISR_I2SExt+0x90>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d101      	bne.n	8005c18 <I2SEx_TxISR_I2SExt+0x50>
 8005c14:	4b11      	ldr	r3, [pc, #68]	@ (8005c5c <I2SEx_TxISR_I2SExt+0x94>)
 8005c16:	e001      	b.n	8005c1c <I2SEx_TxISR_I2SExt+0x54>
 8005c18:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005c1c:	685a      	ldr	r2, [r3, #4]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	490d      	ldr	r1, [pc, #52]	@ (8005c58 <I2SEx_TxISR_I2SExt+0x90>)
 8005c24:	428b      	cmp	r3, r1
 8005c26:	d101      	bne.n	8005c2c <I2SEx_TxISR_I2SExt+0x64>
 8005c28:	4b0c      	ldr	r3, [pc, #48]	@ (8005c5c <I2SEx_TxISR_I2SExt+0x94>)
 8005c2a:	e001      	b.n	8005c30 <I2SEx_TxISR_I2SExt+0x68>
 8005c2c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005c30:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005c34:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005c3a:	b29b      	uxth	r3, r3
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d106      	bne.n	8005c4e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f7ff ff81 	bl	8005b50 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005c4e:	bf00      	nop
 8005c50:	3708      	adds	r7, #8
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop
 8005c58:	40003800 	.word	0x40003800
 8005c5c:	40003400 	.word	0x40003400

08005c60 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b082      	sub	sp, #8
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	68d8      	ldr	r0, [r3, #12]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c72:	1c99      	adds	r1, r3, #2
 8005c74:	687a      	ldr	r2, [r7, #4]
 8005c76:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005c78:	b282      	uxth	r2, r0
 8005c7a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	3b01      	subs	r3, #1
 8005c84:	b29a      	uxth	r2, r3
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d113      	bne.n	8005cbc <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	685a      	ldr	r2, [r3, #4]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005ca2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d106      	bne.n	8005cbc <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f7ff ff4a 	bl	8005b50 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005cbc:	bf00      	nop
 8005cbe:	3708      	adds	r7, #8
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}

08005cc4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b082      	sub	sp, #8
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a20      	ldr	r2, [pc, #128]	@ (8005d54 <I2SEx_RxISR_I2SExt+0x90>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d101      	bne.n	8005cda <I2SEx_RxISR_I2SExt+0x16>
 8005cd6:	4b20      	ldr	r3, [pc, #128]	@ (8005d58 <I2SEx_RxISR_I2SExt+0x94>)
 8005cd8:	e001      	b.n	8005cde <I2SEx_RxISR_I2SExt+0x1a>
 8005cda:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005cde:	68d8      	ldr	r0, [r3, #12]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ce4:	1c99      	adds	r1, r3, #2
 8005ce6:	687a      	ldr	r2, [r7, #4]
 8005ce8:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005cea:	b282      	uxth	r2, r0
 8005cec:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	3b01      	subs	r3, #1
 8005cf6:	b29a      	uxth	r2, r3
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d121      	bne.n	8005d4a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a12      	ldr	r2, [pc, #72]	@ (8005d54 <I2SEx_RxISR_I2SExt+0x90>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d101      	bne.n	8005d14 <I2SEx_RxISR_I2SExt+0x50>
 8005d10:	4b11      	ldr	r3, [pc, #68]	@ (8005d58 <I2SEx_RxISR_I2SExt+0x94>)
 8005d12:	e001      	b.n	8005d18 <I2SEx_RxISR_I2SExt+0x54>
 8005d14:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005d18:	685a      	ldr	r2, [r3, #4]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	490d      	ldr	r1, [pc, #52]	@ (8005d54 <I2SEx_RxISR_I2SExt+0x90>)
 8005d20:	428b      	cmp	r3, r1
 8005d22:	d101      	bne.n	8005d28 <I2SEx_RxISR_I2SExt+0x64>
 8005d24:	4b0c      	ldr	r3, [pc, #48]	@ (8005d58 <I2SEx_RxISR_I2SExt+0x94>)
 8005d26:	e001      	b.n	8005d2c <I2SEx_RxISR_I2SExt+0x68>
 8005d28:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005d2c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005d30:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d36:	b29b      	uxth	r3, r3
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d106      	bne.n	8005d4a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	f7ff ff03 	bl	8005b50 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005d4a:	bf00      	nop
 8005d4c:	3708      	adds	r7, #8
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop
 8005d54:	40003800 	.word	0x40003800
 8005d58:	40003400 	.word	0x40003400

08005d5c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b086      	sub	sp, #24
 8005d60:	af02      	add	r7, sp, #8
 8005d62:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d101      	bne.n	8005d6e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e101      	b.n	8005f72 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d106      	bne.n	8005d8e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2200      	movs	r2, #0
 8005d84:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005d88:	6878      	ldr	r0, [r7, #4]
 8005d8a:	f005 fc61 	bl	800b650 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2203      	movs	r2, #3
 8005d92:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d9c:	d102      	bne.n	8005da4 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4618      	mov	r0, r3
 8005daa:	f002 f9bc 	bl	8008126 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6818      	ldr	r0, [r3, #0]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	7c1a      	ldrb	r2, [r3, #16]
 8005db6:	f88d 2000 	strb.w	r2, [sp]
 8005dba:	3304      	adds	r3, #4
 8005dbc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005dbe:	f002 f89a 	bl	8007ef6 <USB_CoreInit>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d005      	beq.n	8005dd4 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2202      	movs	r2, #2
 8005dcc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	e0ce      	b.n	8005f72 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	2100      	movs	r1, #0
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f002 f9b4 	bl	8008148 <USB_SetCurrentMode>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d005      	beq.n	8005df2 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2202      	movs	r2, #2
 8005dea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	e0bf      	b.n	8005f72 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005df2:	2300      	movs	r3, #0
 8005df4:	73fb      	strb	r3, [r7, #15]
 8005df6:	e04a      	b.n	8005e8e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005df8:	7bfa      	ldrb	r2, [r7, #15]
 8005dfa:	6879      	ldr	r1, [r7, #4]
 8005dfc:	4613      	mov	r3, r2
 8005dfe:	00db      	lsls	r3, r3, #3
 8005e00:	4413      	add	r3, r2
 8005e02:	009b      	lsls	r3, r3, #2
 8005e04:	440b      	add	r3, r1
 8005e06:	3315      	adds	r3, #21
 8005e08:	2201      	movs	r2, #1
 8005e0a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005e0c:	7bfa      	ldrb	r2, [r7, #15]
 8005e0e:	6879      	ldr	r1, [r7, #4]
 8005e10:	4613      	mov	r3, r2
 8005e12:	00db      	lsls	r3, r3, #3
 8005e14:	4413      	add	r3, r2
 8005e16:	009b      	lsls	r3, r3, #2
 8005e18:	440b      	add	r3, r1
 8005e1a:	3314      	adds	r3, #20
 8005e1c:	7bfa      	ldrb	r2, [r7, #15]
 8005e1e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005e20:	7bfa      	ldrb	r2, [r7, #15]
 8005e22:	7bfb      	ldrb	r3, [r7, #15]
 8005e24:	b298      	uxth	r0, r3
 8005e26:	6879      	ldr	r1, [r7, #4]
 8005e28:	4613      	mov	r3, r2
 8005e2a:	00db      	lsls	r3, r3, #3
 8005e2c:	4413      	add	r3, r2
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	440b      	add	r3, r1
 8005e32:	332e      	adds	r3, #46	@ 0x2e
 8005e34:	4602      	mov	r2, r0
 8005e36:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005e38:	7bfa      	ldrb	r2, [r7, #15]
 8005e3a:	6879      	ldr	r1, [r7, #4]
 8005e3c:	4613      	mov	r3, r2
 8005e3e:	00db      	lsls	r3, r3, #3
 8005e40:	4413      	add	r3, r2
 8005e42:	009b      	lsls	r3, r3, #2
 8005e44:	440b      	add	r3, r1
 8005e46:	3318      	adds	r3, #24
 8005e48:	2200      	movs	r2, #0
 8005e4a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005e4c:	7bfa      	ldrb	r2, [r7, #15]
 8005e4e:	6879      	ldr	r1, [r7, #4]
 8005e50:	4613      	mov	r3, r2
 8005e52:	00db      	lsls	r3, r3, #3
 8005e54:	4413      	add	r3, r2
 8005e56:	009b      	lsls	r3, r3, #2
 8005e58:	440b      	add	r3, r1
 8005e5a:	331c      	adds	r3, #28
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005e60:	7bfa      	ldrb	r2, [r7, #15]
 8005e62:	6879      	ldr	r1, [r7, #4]
 8005e64:	4613      	mov	r3, r2
 8005e66:	00db      	lsls	r3, r3, #3
 8005e68:	4413      	add	r3, r2
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	440b      	add	r3, r1
 8005e6e:	3320      	adds	r3, #32
 8005e70:	2200      	movs	r2, #0
 8005e72:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005e74:	7bfa      	ldrb	r2, [r7, #15]
 8005e76:	6879      	ldr	r1, [r7, #4]
 8005e78:	4613      	mov	r3, r2
 8005e7a:	00db      	lsls	r3, r3, #3
 8005e7c:	4413      	add	r3, r2
 8005e7e:	009b      	lsls	r3, r3, #2
 8005e80:	440b      	add	r3, r1
 8005e82:	3324      	adds	r3, #36	@ 0x24
 8005e84:	2200      	movs	r2, #0
 8005e86:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e88:	7bfb      	ldrb	r3, [r7, #15]
 8005e8a:	3301      	adds	r3, #1
 8005e8c:	73fb      	strb	r3, [r7, #15]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	791b      	ldrb	r3, [r3, #4]
 8005e92:	7bfa      	ldrb	r2, [r7, #15]
 8005e94:	429a      	cmp	r2, r3
 8005e96:	d3af      	bcc.n	8005df8 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e98:	2300      	movs	r3, #0
 8005e9a:	73fb      	strb	r3, [r7, #15]
 8005e9c:	e044      	b.n	8005f28 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005e9e:	7bfa      	ldrb	r2, [r7, #15]
 8005ea0:	6879      	ldr	r1, [r7, #4]
 8005ea2:	4613      	mov	r3, r2
 8005ea4:	00db      	lsls	r3, r3, #3
 8005ea6:	4413      	add	r3, r2
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	440b      	add	r3, r1
 8005eac:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005eb4:	7bfa      	ldrb	r2, [r7, #15]
 8005eb6:	6879      	ldr	r1, [r7, #4]
 8005eb8:	4613      	mov	r3, r2
 8005eba:	00db      	lsls	r3, r3, #3
 8005ebc:	4413      	add	r3, r2
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	440b      	add	r3, r1
 8005ec2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005ec6:	7bfa      	ldrb	r2, [r7, #15]
 8005ec8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005eca:	7bfa      	ldrb	r2, [r7, #15]
 8005ecc:	6879      	ldr	r1, [r7, #4]
 8005ece:	4613      	mov	r3, r2
 8005ed0:	00db      	lsls	r3, r3, #3
 8005ed2:	4413      	add	r3, r2
 8005ed4:	009b      	lsls	r3, r3, #2
 8005ed6:	440b      	add	r3, r1
 8005ed8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005edc:	2200      	movs	r2, #0
 8005ede:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005ee0:	7bfa      	ldrb	r2, [r7, #15]
 8005ee2:	6879      	ldr	r1, [r7, #4]
 8005ee4:	4613      	mov	r3, r2
 8005ee6:	00db      	lsls	r3, r3, #3
 8005ee8:	4413      	add	r3, r2
 8005eea:	009b      	lsls	r3, r3, #2
 8005eec:	440b      	add	r3, r1
 8005eee:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005ef6:	7bfa      	ldrb	r2, [r7, #15]
 8005ef8:	6879      	ldr	r1, [r7, #4]
 8005efa:	4613      	mov	r3, r2
 8005efc:	00db      	lsls	r3, r3, #3
 8005efe:	4413      	add	r3, r2
 8005f00:	009b      	lsls	r3, r3, #2
 8005f02:	440b      	add	r3, r1
 8005f04:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005f08:	2200      	movs	r2, #0
 8005f0a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005f0c:	7bfa      	ldrb	r2, [r7, #15]
 8005f0e:	6879      	ldr	r1, [r7, #4]
 8005f10:	4613      	mov	r3, r2
 8005f12:	00db      	lsls	r3, r3, #3
 8005f14:	4413      	add	r3, r2
 8005f16:	009b      	lsls	r3, r3, #2
 8005f18:	440b      	add	r3, r1
 8005f1a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005f1e:	2200      	movs	r2, #0
 8005f20:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f22:	7bfb      	ldrb	r3, [r7, #15]
 8005f24:	3301      	adds	r3, #1
 8005f26:	73fb      	strb	r3, [r7, #15]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	791b      	ldrb	r3, [r3, #4]
 8005f2c:	7bfa      	ldrb	r2, [r7, #15]
 8005f2e:	429a      	cmp	r2, r3
 8005f30:	d3b5      	bcc.n	8005e9e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6818      	ldr	r0, [r3, #0]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	7c1a      	ldrb	r2, [r3, #16]
 8005f3a:	f88d 2000 	strb.w	r2, [sp]
 8005f3e:	3304      	adds	r3, #4
 8005f40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005f42:	f002 f94d 	bl	80081e0 <USB_DevInit>
 8005f46:	4603      	mov	r3, r0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d005      	beq.n	8005f58 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2202      	movs	r2, #2
 8005f50:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	e00c      	b.n	8005f72 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2201      	movs	r2, #1
 8005f62:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f003 f997 	bl	800929e <USB_DevDisconnect>

  return HAL_OK;
 8005f70:	2300      	movs	r3, #0
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3710      	adds	r7, #16
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}

08005f7a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005f7a:	b580      	push	{r7, lr}
 8005f7c:	b084      	sub	sp, #16
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005f8e:	2b01      	cmp	r3, #1
 8005f90:	d101      	bne.n	8005f96 <HAL_PCD_Start+0x1c>
 8005f92:	2302      	movs	r3, #2
 8005f94:	e022      	b.n	8005fdc <HAL_PCD_Start+0x62>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2201      	movs	r2, #1
 8005f9a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	68db      	ldr	r3, [r3, #12]
 8005fa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d009      	beq.n	8005fbe <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d105      	bne.n	8005fbe <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fb6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f002 f89e 	bl	8008104 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4618      	mov	r0, r3
 8005fce:	f003 f945 	bl	800925c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005fda:	2300      	movs	r3, #0
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	3710      	adds	r7, #16
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	bd80      	pop	{r7, pc}

08005fe4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005fe4:	b590      	push	{r4, r7, lr}
 8005fe6:	b08d      	sub	sp, #52	@ 0x34
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ff2:	6a3b      	ldr	r3, [r7, #32]
 8005ff4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f003 fa03 	bl	8009406 <USB_GetMode>
 8006000:	4603      	mov	r3, r0
 8006002:	2b00      	cmp	r3, #0
 8006004:	f040 848c 	bne.w	8006920 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4618      	mov	r0, r3
 800600e:	f003 f967 	bl	80092e0 <USB_ReadInterrupts>
 8006012:	4603      	mov	r3, r0
 8006014:	2b00      	cmp	r3, #0
 8006016:	f000 8482 	beq.w	800691e <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	0a1b      	lsrs	r3, r3, #8
 8006024:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4618      	mov	r0, r3
 8006034:	f003 f954 	bl	80092e0 <USB_ReadInterrupts>
 8006038:	4603      	mov	r3, r0
 800603a:	f003 0302 	and.w	r3, r3, #2
 800603e:	2b02      	cmp	r3, #2
 8006040:	d107      	bne.n	8006052 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	695a      	ldr	r2, [r3, #20]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f002 0202 	and.w	r2, r2, #2
 8006050:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4618      	mov	r0, r3
 8006058:	f003 f942 	bl	80092e0 <USB_ReadInterrupts>
 800605c:	4603      	mov	r3, r0
 800605e:	f003 0310 	and.w	r3, r3, #16
 8006062:	2b10      	cmp	r3, #16
 8006064:	d161      	bne.n	800612a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	699a      	ldr	r2, [r3, #24]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f022 0210 	bic.w	r2, r2, #16
 8006074:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8006076:	6a3b      	ldr	r3, [r7, #32]
 8006078:	6a1b      	ldr	r3, [r3, #32]
 800607a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800607c:	69bb      	ldr	r3, [r7, #24]
 800607e:	f003 020f 	and.w	r2, r3, #15
 8006082:	4613      	mov	r3, r2
 8006084:	00db      	lsls	r3, r3, #3
 8006086:	4413      	add	r3, r2
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800608e:	687a      	ldr	r2, [r7, #4]
 8006090:	4413      	add	r3, r2
 8006092:	3304      	adds	r3, #4
 8006094:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006096:	69bb      	ldr	r3, [r7, #24]
 8006098:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800609c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80060a0:	d124      	bne.n	80060ec <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80060a2:	69ba      	ldr	r2, [r7, #24]
 80060a4:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80060a8:	4013      	ands	r3, r2
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d035      	beq.n	800611a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80060b2:	69bb      	ldr	r3, [r7, #24]
 80060b4:	091b      	lsrs	r3, r3, #4
 80060b6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80060b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80060bc:	b29b      	uxth	r3, r3
 80060be:	461a      	mov	r2, r3
 80060c0:	6a38      	ldr	r0, [r7, #32]
 80060c2:	f002 ff79 	bl	8008fb8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	68da      	ldr	r2, [r3, #12]
 80060ca:	69bb      	ldr	r3, [r7, #24]
 80060cc:	091b      	lsrs	r3, r3, #4
 80060ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80060d2:	441a      	add	r2, r3
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	695a      	ldr	r2, [r3, #20]
 80060dc:	69bb      	ldr	r3, [r7, #24]
 80060de:	091b      	lsrs	r3, r3, #4
 80060e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80060e4:	441a      	add	r2, r3
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	615a      	str	r2, [r3, #20]
 80060ea:	e016      	b.n	800611a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80060ec:	69bb      	ldr	r3, [r7, #24]
 80060ee:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80060f2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80060f6:	d110      	bne.n	800611a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80060fe:	2208      	movs	r2, #8
 8006100:	4619      	mov	r1, r3
 8006102:	6a38      	ldr	r0, [r7, #32]
 8006104:	f002 ff58 	bl	8008fb8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	695a      	ldr	r2, [r3, #20]
 800610c:	69bb      	ldr	r3, [r7, #24]
 800610e:	091b      	lsrs	r3, r3, #4
 8006110:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006114:	441a      	add	r2, r3
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	699a      	ldr	r2, [r3, #24]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f042 0210 	orr.w	r2, r2, #16
 8006128:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4618      	mov	r0, r3
 8006130:	f003 f8d6 	bl	80092e0 <USB_ReadInterrupts>
 8006134:	4603      	mov	r3, r0
 8006136:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800613a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800613e:	f040 80a7 	bne.w	8006290 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8006142:	2300      	movs	r3, #0
 8006144:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4618      	mov	r0, r3
 800614c:	f003 f8db 	bl	8009306 <USB_ReadDevAllOutEpInterrupt>
 8006150:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8006152:	e099      	b.n	8006288 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006156:	f003 0301 	and.w	r3, r3, #1
 800615a:	2b00      	cmp	r3, #0
 800615c:	f000 808e 	beq.w	800627c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006166:	b2d2      	uxtb	r2, r2
 8006168:	4611      	mov	r1, r2
 800616a:	4618      	mov	r0, r3
 800616c:	f003 f8ff 	bl	800936e <USB_ReadDevOutEPInterrupt>
 8006170:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	f003 0301 	and.w	r3, r3, #1
 8006178:	2b00      	cmp	r3, #0
 800617a:	d00c      	beq.n	8006196 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800617c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800617e:	015a      	lsls	r2, r3, #5
 8006180:	69fb      	ldr	r3, [r7, #28]
 8006182:	4413      	add	r3, r2
 8006184:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006188:	461a      	mov	r2, r3
 800618a:	2301      	movs	r3, #1
 800618c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800618e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	f000 fea3 	bl	8006edc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	f003 0308 	and.w	r3, r3, #8
 800619c:	2b00      	cmp	r3, #0
 800619e:	d00c      	beq.n	80061ba <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80061a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a2:	015a      	lsls	r2, r3, #5
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	4413      	add	r3, r2
 80061a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061ac:	461a      	mov	r2, r3
 80061ae:	2308      	movs	r3, #8
 80061b0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80061b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	f000 ff79 	bl	80070ac <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	f003 0310 	and.w	r3, r3, #16
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d008      	beq.n	80061d6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80061c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c6:	015a      	lsls	r2, r3, #5
 80061c8:	69fb      	ldr	r3, [r7, #28]
 80061ca:	4413      	add	r3, r2
 80061cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061d0:	461a      	mov	r2, r3
 80061d2:	2310      	movs	r3, #16
 80061d4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80061d6:	693b      	ldr	r3, [r7, #16]
 80061d8:	f003 0302 	and.w	r3, r3, #2
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d030      	beq.n	8006242 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80061e0:	6a3b      	ldr	r3, [r7, #32]
 80061e2:	695b      	ldr	r3, [r3, #20]
 80061e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061e8:	2b80      	cmp	r3, #128	@ 0x80
 80061ea:	d109      	bne.n	8006200 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80061ec:	69fb      	ldr	r3, [r7, #28]
 80061ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	69fa      	ldr	r2, [r7, #28]
 80061f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80061fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80061fe:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8006200:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006202:	4613      	mov	r3, r2
 8006204:	00db      	lsls	r3, r3, #3
 8006206:	4413      	add	r3, r2
 8006208:	009b      	lsls	r3, r3, #2
 800620a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800620e:	687a      	ldr	r2, [r7, #4]
 8006210:	4413      	add	r3, r2
 8006212:	3304      	adds	r3, #4
 8006214:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	78db      	ldrb	r3, [r3, #3]
 800621a:	2b01      	cmp	r3, #1
 800621c:	d108      	bne.n	8006230 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	2200      	movs	r2, #0
 8006222:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006226:	b2db      	uxtb	r3, r3
 8006228:	4619      	mov	r1, r3
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f005 fb24 	bl	800b878 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8006230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006232:	015a      	lsls	r2, r3, #5
 8006234:	69fb      	ldr	r3, [r7, #28]
 8006236:	4413      	add	r3, r2
 8006238:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800623c:	461a      	mov	r2, r3
 800623e:	2302      	movs	r3, #2
 8006240:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	f003 0320 	and.w	r3, r3, #32
 8006248:	2b00      	cmp	r3, #0
 800624a:	d008      	beq.n	800625e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800624c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800624e:	015a      	lsls	r2, r3, #5
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	4413      	add	r3, r2
 8006254:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006258:	461a      	mov	r2, r3
 800625a:	2320      	movs	r3, #32
 800625c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006264:	2b00      	cmp	r3, #0
 8006266:	d009      	beq.n	800627c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626a:	015a      	lsls	r2, r3, #5
 800626c:	69fb      	ldr	r3, [r7, #28]
 800626e:	4413      	add	r3, r2
 8006270:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006274:	461a      	mov	r2, r3
 8006276:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800627a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800627c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800627e:	3301      	adds	r3, #1
 8006280:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006284:	085b      	lsrs	r3, r3, #1
 8006286:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800628a:	2b00      	cmp	r3, #0
 800628c:	f47f af62 	bne.w	8006154 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4618      	mov	r0, r3
 8006296:	f003 f823 	bl	80092e0 <USB_ReadInterrupts>
 800629a:	4603      	mov	r3, r0
 800629c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80062a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80062a4:	f040 80db 	bne.w	800645e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4618      	mov	r0, r3
 80062ae:	f003 f844 	bl	800933a <USB_ReadDevAllInEpInterrupt>
 80062b2:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80062b4:	2300      	movs	r3, #0
 80062b6:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80062b8:	e0cd      	b.n	8006456 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80062ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062bc:	f003 0301 	and.w	r3, r3, #1
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	f000 80c2 	beq.w	800644a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062cc:	b2d2      	uxtb	r2, r2
 80062ce:	4611      	mov	r1, r2
 80062d0:	4618      	mov	r0, r3
 80062d2:	f003 f86a 	bl	80093aa <USB_ReadDevInEPInterrupt>
 80062d6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	f003 0301 	and.w	r3, r3, #1
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d057      	beq.n	8006392 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80062e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e4:	f003 030f 	and.w	r3, r3, #15
 80062e8:	2201      	movs	r2, #1
 80062ea:	fa02 f303 	lsl.w	r3, r2, r3
 80062ee:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	43db      	mvns	r3, r3
 80062fc:	69f9      	ldr	r1, [r7, #28]
 80062fe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006302:	4013      	ands	r3, r2
 8006304:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006308:	015a      	lsls	r2, r3, #5
 800630a:	69fb      	ldr	r3, [r7, #28]
 800630c:	4413      	add	r3, r2
 800630e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006312:	461a      	mov	r2, r3
 8006314:	2301      	movs	r3, #1
 8006316:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	799b      	ldrb	r3, [r3, #6]
 800631c:	2b01      	cmp	r3, #1
 800631e:	d132      	bne.n	8006386 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006320:	6879      	ldr	r1, [r7, #4]
 8006322:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006324:	4613      	mov	r3, r2
 8006326:	00db      	lsls	r3, r3, #3
 8006328:	4413      	add	r3, r2
 800632a:	009b      	lsls	r3, r3, #2
 800632c:	440b      	add	r3, r1
 800632e:	3320      	adds	r3, #32
 8006330:	6819      	ldr	r1, [r3, #0]
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006336:	4613      	mov	r3, r2
 8006338:	00db      	lsls	r3, r3, #3
 800633a:	4413      	add	r3, r2
 800633c:	009b      	lsls	r3, r3, #2
 800633e:	4403      	add	r3, r0
 8006340:	331c      	adds	r3, #28
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4419      	add	r1, r3
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800634a:	4613      	mov	r3, r2
 800634c:	00db      	lsls	r3, r3, #3
 800634e:	4413      	add	r3, r2
 8006350:	009b      	lsls	r3, r3, #2
 8006352:	4403      	add	r3, r0
 8006354:	3320      	adds	r3, #32
 8006356:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800635a:	2b00      	cmp	r3, #0
 800635c:	d113      	bne.n	8006386 <HAL_PCD_IRQHandler+0x3a2>
 800635e:	6879      	ldr	r1, [r7, #4]
 8006360:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006362:	4613      	mov	r3, r2
 8006364:	00db      	lsls	r3, r3, #3
 8006366:	4413      	add	r3, r2
 8006368:	009b      	lsls	r3, r3, #2
 800636a:	440b      	add	r3, r1
 800636c:	3324      	adds	r3, #36	@ 0x24
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d108      	bne.n	8006386 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6818      	ldr	r0, [r3, #0]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800637e:	461a      	mov	r2, r3
 8006380:	2101      	movs	r1, #1
 8006382:	f003 f871 	bl	8009468 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006388:	b2db      	uxtb	r3, r3
 800638a:	4619      	mov	r1, r3
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f005 f9ee 	bl	800b76e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	f003 0308 	and.w	r3, r3, #8
 8006398:	2b00      	cmp	r3, #0
 800639a:	d008      	beq.n	80063ae <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800639c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800639e:	015a      	lsls	r2, r3, #5
 80063a0:	69fb      	ldr	r3, [r7, #28]
 80063a2:	4413      	add	r3, r2
 80063a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063a8:	461a      	mov	r2, r3
 80063aa:	2308      	movs	r3, #8
 80063ac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	f003 0310 	and.w	r3, r3, #16
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d008      	beq.n	80063ca <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80063b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ba:	015a      	lsls	r2, r3, #5
 80063bc:	69fb      	ldr	r3, [r7, #28]
 80063be:	4413      	add	r3, r2
 80063c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063c4:	461a      	mov	r2, r3
 80063c6:	2310      	movs	r3, #16
 80063c8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80063ca:	693b      	ldr	r3, [r7, #16]
 80063cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d008      	beq.n	80063e6 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80063d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d6:	015a      	lsls	r2, r3, #5
 80063d8:	69fb      	ldr	r3, [r7, #28]
 80063da:	4413      	add	r3, r2
 80063dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063e0:	461a      	mov	r2, r3
 80063e2:	2340      	movs	r3, #64	@ 0x40
 80063e4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	f003 0302 	and.w	r3, r3, #2
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d023      	beq.n	8006438 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80063f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80063f2:	6a38      	ldr	r0, [r7, #32]
 80063f4:	f002 f858 	bl	80084a8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80063f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063fa:	4613      	mov	r3, r2
 80063fc:	00db      	lsls	r3, r3, #3
 80063fe:	4413      	add	r3, r2
 8006400:	009b      	lsls	r3, r3, #2
 8006402:	3310      	adds	r3, #16
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	4413      	add	r3, r2
 8006408:	3304      	adds	r3, #4
 800640a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	78db      	ldrb	r3, [r3, #3]
 8006410:	2b01      	cmp	r3, #1
 8006412:	d108      	bne.n	8006426 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	2200      	movs	r2, #0
 8006418:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800641a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800641c:	b2db      	uxtb	r3, r3
 800641e:	4619      	mov	r1, r3
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f005 fa3b 	bl	800b89c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006428:	015a      	lsls	r2, r3, #5
 800642a:	69fb      	ldr	r3, [r7, #28]
 800642c:	4413      	add	r3, r2
 800642e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006432:	461a      	mov	r2, r3
 8006434:	2302      	movs	r3, #2
 8006436:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800643e:	2b00      	cmp	r3, #0
 8006440:	d003      	beq.n	800644a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006442:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006444:	6878      	ldr	r0, [r7, #4]
 8006446:	f000 fcbd 	bl	8006dc4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800644a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800644c:	3301      	adds	r3, #1
 800644e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006452:	085b      	lsrs	r3, r3, #1
 8006454:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006458:	2b00      	cmp	r3, #0
 800645a:	f47f af2e 	bne.w	80062ba <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4618      	mov	r0, r3
 8006464:	f002 ff3c 	bl	80092e0 <USB_ReadInterrupts>
 8006468:	4603      	mov	r3, r0
 800646a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800646e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006472:	d122      	bne.n	80064ba <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006474:	69fb      	ldr	r3, [r7, #28]
 8006476:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	69fa      	ldr	r2, [r7, #28]
 800647e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006482:	f023 0301 	bic.w	r3, r3, #1
 8006486:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800648e:	2b01      	cmp	r3, #1
 8006490:	d108      	bne.n	80064a4 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2200      	movs	r2, #0
 8006496:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800649a:	2100      	movs	r1, #0
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f000 fea3 	bl	80071e8 <HAL_PCDEx_LPM_Callback>
 80064a2:	e002      	b.n	80064aa <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80064a4:	6878      	ldr	r0, [r7, #4]
 80064a6:	f005 f9d9 	bl	800b85c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	695a      	ldr	r2, [r3, #20]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80064b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4618      	mov	r0, r3
 80064c0:	f002 ff0e 	bl	80092e0 <USB_ReadInterrupts>
 80064c4:	4603      	mov	r3, r0
 80064c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064ce:	d112      	bne.n	80064f6 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80064d0:	69fb      	ldr	r3, [r7, #28]
 80064d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064d6:	689b      	ldr	r3, [r3, #8]
 80064d8:	f003 0301 	and.w	r3, r3, #1
 80064dc:	2b01      	cmp	r3, #1
 80064de:	d102      	bne.n	80064e6 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	f005 f995 	bl	800b810 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	695a      	ldr	r2, [r3, #20]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80064f4:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4618      	mov	r0, r3
 80064fc:	f002 fef0 	bl	80092e0 <USB_ReadInterrupts>
 8006500:	4603      	mov	r3, r0
 8006502:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006506:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800650a:	f040 80b7 	bne.w	800667c <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800650e:	69fb      	ldr	r3, [r7, #28]
 8006510:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	69fa      	ldr	r2, [r7, #28]
 8006518:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800651c:	f023 0301 	bic.w	r3, r3, #1
 8006520:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	2110      	movs	r1, #16
 8006528:	4618      	mov	r0, r3
 800652a:	f001 ffbd 	bl	80084a8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800652e:	2300      	movs	r3, #0
 8006530:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006532:	e046      	b.n	80065c2 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006536:	015a      	lsls	r2, r3, #5
 8006538:	69fb      	ldr	r3, [r7, #28]
 800653a:	4413      	add	r3, r2
 800653c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006540:	461a      	mov	r2, r3
 8006542:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006546:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800654a:	015a      	lsls	r2, r3, #5
 800654c:	69fb      	ldr	r3, [r7, #28]
 800654e:	4413      	add	r3, r2
 8006550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006558:	0151      	lsls	r1, r2, #5
 800655a:	69fa      	ldr	r2, [r7, #28]
 800655c:	440a      	add	r2, r1
 800655e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006562:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006566:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800656a:	015a      	lsls	r2, r3, #5
 800656c:	69fb      	ldr	r3, [r7, #28]
 800656e:	4413      	add	r3, r2
 8006570:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006574:	461a      	mov	r2, r3
 8006576:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800657a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800657c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800657e:	015a      	lsls	r2, r3, #5
 8006580:	69fb      	ldr	r3, [r7, #28]
 8006582:	4413      	add	r3, r2
 8006584:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800658c:	0151      	lsls	r1, r2, #5
 800658e:	69fa      	ldr	r2, [r7, #28]
 8006590:	440a      	add	r2, r1
 8006592:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006596:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800659a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800659c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800659e:	015a      	lsls	r2, r3, #5
 80065a0:	69fb      	ldr	r3, [r7, #28]
 80065a2:	4413      	add	r3, r2
 80065a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80065ac:	0151      	lsls	r1, r2, #5
 80065ae:	69fa      	ldr	r2, [r7, #28]
 80065b0:	440a      	add	r2, r1
 80065b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065b6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80065ba:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80065bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065be:	3301      	adds	r3, #1
 80065c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	791b      	ldrb	r3, [r3, #4]
 80065c6:	461a      	mov	r2, r3
 80065c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d3b2      	bcc.n	8006534 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80065ce:	69fb      	ldr	r3, [r7, #28]
 80065d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065d4:	69db      	ldr	r3, [r3, #28]
 80065d6:	69fa      	ldr	r2, [r7, #28]
 80065d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80065dc:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80065e0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	7bdb      	ldrb	r3, [r3, #15]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d016      	beq.n	8006618 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80065ea:	69fb      	ldr	r3, [r7, #28]
 80065ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065f4:	69fa      	ldr	r2, [r7, #28]
 80065f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80065fa:	f043 030b 	orr.w	r3, r3, #11
 80065fe:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006602:	69fb      	ldr	r3, [r7, #28]
 8006604:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800660a:	69fa      	ldr	r2, [r7, #28]
 800660c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006610:	f043 030b 	orr.w	r3, r3, #11
 8006614:	6453      	str	r3, [r2, #68]	@ 0x44
 8006616:	e015      	b.n	8006644 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006618:	69fb      	ldr	r3, [r7, #28]
 800661a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800661e:	695b      	ldr	r3, [r3, #20]
 8006620:	69fa      	ldr	r2, [r7, #28]
 8006622:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006626:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800662a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800662e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006630:	69fb      	ldr	r3, [r7, #28]
 8006632:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006636:	691b      	ldr	r3, [r3, #16]
 8006638:	69fa      	ldr	r2, [r7, #28]
 800663a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800663e:	f043 030b 	orr.w	r3, r3, #11
 8006642:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006644:	69fb      	ldr	r3, [r7, #28]
 8006646:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	69fa      	ldr	r2, [r7, #28]
 800664e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006652:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006656:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6818      	ldr	r0, [r3, #0]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006666:	461a      	mov	r2, r3
 8006668:	f002 fefe 	bl	8009468 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	695a      	ldr	r2, [r3, #20]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800667a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4618      	mov	r0, r3
 8006682:	f002 fe2d 	bl	80092e0 <USB_ReadInterrupts>
 8006686:	4603      	mov	r3, r0
 8006688:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800668c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006690:	d123      	bne.n	80066da <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4618      	mov	r0, r3
 8006698:	f002 fec3 	bl	8009422 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4618      	mov	r0, r3
 80066a2:	f001 ff7a 	bl	800859a <USB_GetDevSpeed>
 80066a6:	4603      	mov	r3, r0
 80066a8:	461a      	mov	r2, r3
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681c      	ldr	r4, [r3, #0]
 80066b2:	f001 fa09 	bl	8007ac8 <HAL_RCC_GetHCLKFreq>
 80066b6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80066bc:	461a      	mov	r2, r3
 80066be:	4620      	mov	r0, r4
 80066c0:	f001 fc7e 	bl	8007fc0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80066c4:	6878      	ldr	r0, [r7, #4]
 80066c6:	f005 f87a 	bl	800b7be <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	695a      	ldr	r2, [r3, #20]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80066d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4618      	mov	r0, r3
 80066e0:	f002 fdfe 	bl	80092e0 <USB_ReadInterrupts>
 80066e4:	4603      	mov	r3, r0
 80066e6:	f003 0308 	and.w	r3, r3, #8
 80066ea:	2b08      	cmp	r3, #8
 80066ec:	d10a      	bne.n	8006704 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f005 f857 	bl	800b7a2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	695a      	ldr	r2, [r3, #20]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f002 0208 	and.w	r2, r2, #8
 8006702:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4618      	mov	r0, r3
 800670a:	f002 fde9 	bl	80092e0 <USB_ReadInterrupts>
 800670e:	4603      	mov	r3, r0
 8006710:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006714:	2b80      	cmp	r3, #128	@ 0x80
 8006716:	d123      	bne.n	8006760 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8006718:	6a3b      	ldr	r3, [r7, #32]
 800671a:	699b      	ldr	r3, [r3, #24]
 800671c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006720:	6a3b      	ldr	r3, [r7, #32]
 8006722:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006724:	2301      	movs	r3, #1
 8006726:	627b      	str	r3, [r7, #36]	@ 0x24
 8006728:	e014      	b.n	8006754 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800672a:	6879      	ldr	r1, [r7, #4]
 800672c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800672e:	4613      	mov	r3, r2
 8006730:	00db      	lsls	r3, r3, #3
 8006732:	4413      	add	r3, r2
 8006734:	009b      	lsls	r3, r3, #2
 8006736:	440b      	add	r3, r1
 8006738:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800673c:	781b      	ldrb	r3, [r3, #0]
 800673e:	2b01      	cmp	r3, #1
 8006740:	d105      	bne.n	800674e <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8006742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006744:	b2db      	uxtb	r3, r3
 8006746:	4619      	mov	r1, r3
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f000 fb0a 	bl	8006d62 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800674e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006750:	3301      	adds	r3, #1
 8006752:	627b      	str	r3, [r7, #36]	@ 0x24
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	791b      	ldrb	r3, [r3, #4]
 8006758:	461a      	mov	r2, r3
 800675a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800675c:	4293      	cmp	r3, r2
 800675e:	d3e4      	bcc.n	800672a <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4618      	mov	r0, r3
 8006766:	f002 fdbb 	bl	80092e0 <USB_ReadInterrupts>
 800676a:	4603      	mov	r3, r0
 800676c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006770:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006774:	d13c      	bne.n	80067f0 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006776:	2301      	movs	r3, #1
 8006778:	627b      	str	r3, [r7, #36]	@ 0x24
 800677a:	e02b      	b.n	80067d4 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800677c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800677e:	015a      	lsls	r2, r3, #5
 8006780:	69fb      	ldr	r3, [r7, #28]
 8006782:	4413      	add	r3, r2
 8006784:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800678c:	6879      	ldr	r1, [r7, #4]
 800678e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006790:	4613      	mov	r3, r2
 8006792:	00db      	lsls	r3, r3, #3
 8006794:	4413      	add	r3, r2
 8006796:	009b      	lsls	r3, r3, #2
 8006798:	440b      	add	r3, r1
 800679a:	3318      	adds	r3, #24
 800679c:	781b      	ldrb	r3, [r3, #0]
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d115      	bne.n	80067ce <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80067a2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	da12      	bge.n	80067ce <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80067a8:	6879      	ldr	r1, [r7, #4]
 80067aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067ac:	4613      	mov	r3, r2
 80067ae:	00db      	lsls	r3, r3, #3
 80067b0:	4413      	add	r3, r2
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	440b      	add	r3, r1
 80067b6:	3317      	adds	r3, #23
 80067b8:	2201      	movs	r2, #1
 80067ba:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80067bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067be:	b2db      	uxtb	r3, r3
 80067c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80067c4:	b2db      	uxtb	r3, r3
 80067c6:	4619      	mov	r1, r3
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f000 faca 	bl	8006d62 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80067ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067d0:	3301      	adds	r3, #1
 80067d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	791b      	ldrb	r3, [r3, #4]
 80067d8:	461a      	mov	r2, r3
 80067da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067dc:	4293      	cmp	r3, r2
 80067de:	d3cd      	bcc.n	800677c <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	695a      	ldr	r2, [r3, #20]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80067ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4618      	mov	r0, r3
 80067f6:	f002 fd73 	bl	80092e0 <USB_ReadInterrupts>
 80067fa:	4603      	mov	r3, r0
 80067fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006800:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006804:	d156      	bne.n	80068b4 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006806:	2301      	movs	r3, #1
 8006808:	627b      	str	r3, [r7, #36]	@ 0x24
 800680a:	e045      	b.n	8006898 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800680c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800680e:	015a      	lsls	r2, r3, #5
 8006810:	69fb      	ldr	r3, [r7, #28]
 8006812:	4413      	add	r3, r2
 8006814:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800681c:	6879      	ldr	r1, [r7, #4]
 800681e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006820:	4613      	mov	r3, r2
 8006822:	00db      	lsls	r3, r3, #3
 8006824:	4413      	add	r3, r2
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	440b      	add	r3, r1
 800682a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800682e:	781b      	ldrb	r3, [r3, #0]
 8006830:	2b01      	cmp	r3, #1
 8006832:	d12e      	bne.n	8006892 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006834:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006836:	2b00      	cmp	r3, #0
 8006838:	da2b      	bge.n	8006892 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800683a:	69bb      	ldr	r3, [r7, #24]
 800683c:	0c1a      	lsrs	r2, r3, #16
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8006844:	4053      	eors	r3, r2
 8006846:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800684a:	2b00      	cmp	r3, #0
 800684c:	d121      	bne.n	8006892 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800684e:	6879      	ldr	r1, [r7, #4]
 8006850:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006852:	4613      	mov	r3, r2
 8006854:	00db      	lsls	r3, r3, #3
 8006856:	4413      	add	r3, r2
 8006858:	009b      	lsls	r3, r3, #2
 800685a:	440b      	add	r3, r1
 800685c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006860:	2201      	movs	r2, #1
 8006862:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8006864:	6a3b      	ldr	r3, [r7, #32]
 8006866:	699b      	ldr	r3, [r3, #24]
 8006868:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800686c:	6a3b      	ldr	r3, [r7, #32]
 800686e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8006870:	6a3b      	ldr	r3, [r7, #32]
 8006872:	695b      	ldr	r3, [r3, #20]
 8006874:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006878:	2b00      	cmp	r3, #0
 800687a:	d10a      	bne.n	8006892 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800687c:	69fb      	ldr	r3, [r7, #28]
 800687e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	69fa      	ldr	r2, [r7, #28]
 8006886:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800688a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800688e:	6053      	str	r3, [r2, #4]
            break;
 8006890:	e008      	b.n	80068a4 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006894:	3301      	adds	r3, #1
 8006896:	627b      	str	r3, [r7, #36]	@ 0x24
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	791b      	ldrb	r3, [r3, #4]
 800689c:	461a      	mov	r2, r3
 800689e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d3b3      	bcc.n	800680c <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	695a      	ldr	r2, [r3, #20]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80068b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	4618      	mov	r0, r3
 80068ba:	f002 fd11 	bl	80092e0 <USB_ReadInterrupts>
 80068be:	4603      	mov	r3, r0
 80068c0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80068c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068c8:	d10a      	bne.n	80068e0 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80068ca:	6878      	ldr	r0, [r7, #4]
 80068cc:	f004 fff8 	bl	800b8c0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	695a      	ldr	r2, [r3, #20]
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80068de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4618      	mov	r0, r3
 80068e6:	f002 fcfb 	bl	80092e0 <USB_ReadInterrupts>
 80068ea:	4603      	mov	r3, r0
 80068ec:	f003 0304 	and.w	r3, r3, #4
 80068f0:	2b04      	cmp	r3, #4
 80068f2:	d115      	bne.n	8006920 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80068fc:	69bb      	ldr	r3, [r7, #24]
 80068fe:	f003 0304 	and.w	r3, r3, #4
 8006902:	2b00      	cmp	r3, #0
 8006904:	d002      	beq.n	800690c <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f004 ffe8 	bl	800b8dc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	6859      	ldr	r1, [r3, #4]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	69ba      	ldr	r2, [r7, #24]
 8006918:	430a      	orrs	r2, r1
 800691a:	605a      	str	r2, [r3, #4]
 800691c:	e000      	b.n	8006920 <HAL_PCD_IRQHandler+0x93c>
      return;
 800691e:	bf00      	nop
    }
  }
}
 8006920:	3734      	adds	r7, #52	@ 0x34
 8006922:	46bd      	mov	sp, r7
 8006924:	bd90      	pop	{r4, r7, pc}

08006926 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006926:	b580      	push	{r7, lr}
 8006928:	b082      	sub	sp, #8
 800692a:	af00      	add	r7, sp, #0
 800692c:	6078      	str	r0, [r7, #4]
 800692e:	460b      	mov	r3, r1
 8006930:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006938:	2b01      	cmp	r3, #1
 800693a:	d101      	bne.n	8006940 <HAL_PCD_SetAddress+0x1a>
 800693c:	2302      	movs	r3, #2
 800693e:	e012      	b.n	8006966 <HAL_PCD_SetAddress+0x40>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2201      	movs	r2, #1
 8006944:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	78fa      	ldrb	r2, [r7, #3]
 800694c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	78fa      	ldrb	r2, [r7, #3]
 8006954:	4611      	mov	r1, r2
 8006956:	4618      	mov	r0, r3
 8006958:	f002 fc5a 	bl	8009210 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006964:	2300      	movs	r3, #0
}
 8006966:	4618      	mov	r0, r3
 8006968:	3708      	adds	r7, #8
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}

0800696e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800696e:	b580      	push	{r7, lr}
 8006970:	b084      	sub	sp, #16
 8006972:	af00      	add	r7, sp, #0
 8006974:	6078      	str	r0, [r7, #4]
 8006976:	4608      	mov	r0, r1
 8006978:	4611      	mov	r1, r2
 800697a:	461a      	mov	r2, r3
 800697c:	4603      	mov	r3, r0
 800697e:	70fb      	strb	r3, [r7, #3]
 8006980:	460b      	mov	r3, r1
 8006982:	803b      	strh	r3, [r7, #0]
 8006984:	4613      	mov	r3, r2
 8006986:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006988:	2300      	movs	r3, #0
 800698a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800698c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006990:	2b00      	cmp	r3, #0
 8006992:	da0f      	bge.n	80069b4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006994:	78fb      	ldrb	r3, [r7, #3]
 8006996:	f003 020f 	and.w	r2, r3, #15
 800699a:	4613      	mov	r3, r2
 800699c:	00db      	lsls	r3, r3, #3
 800699e:	4413      	add	r3, r2
 80069a0:	009b      	lsls	r3, r3, #2
 80069a2:	3310      	adds	r3, #16
 80069a4:	687a      	ldr	r2, [r7, #4]
 80069a6:	4413      	add	r3, r2
 80069a8:	3304      	adds	r3, #4
 80069aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2201      	movs	r2, #1
 80069b0:	705a      	strb	r2, [r3, #1]
 80069b2:	e00f      	b.n	80069d4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80069b4:	78fb      	ldrb	r3, [r7, #3]
 80069b6:	f003 020f 	and.w	r2, r3, #15
 80069ba:	4613      	mov	r3, r2
 80069bc:	00db      	lsls	r3, r3, #3
 80069be:	4413      	add	r3, r2
 80069c0:	009b      	lsls	r3, r3, #2
 80069c2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	4413      	add	r3, r2
 80069ca:	3304      	adds	r3, #4
 80069cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2200      	movs	r2, #0
 80069d2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80069d4:	78fb      	ldrb	r3, [r7, #3]
 80069d6:	f003 030f 	and.w	r3, r3, #15
 80069da:	b2da      	uxtb	r2, r3
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80069e0:	883b      	ldrh	r3, [r7, #0]
 80069e2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	78ba      	ldrb	r2, [r7, #2]
 80069ee:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	785b      	ldrb	r3, [r3, #1]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d004      	beq.n	8006a02 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	781b      	ldrb	r3, [r3, #0]
 80069fc:	461a      	mov	r2, r3
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006a02:	78bb      	ldrb	r3, [r7, #2]
 8006a04:	2b02      	cmp	r3, #2
 8006a06:	d102      	bne.n	8006a0e <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006a14:	2b01      	cmp	r3, #1
 8006a16:	d101      	bne.n	8006a1c <HAL_PCD_EP_Open+0xae>
 8006a18:	2302      	movs	r3, #2
 8006a1a:	e00e      	b.n	8006a3a <HAL_PCD_EP_Open+0xcc>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2201      	movs	r2, #1
 8006a20:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	68f9      	ldr	r1, [r7, #12]
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f001 fdda 	bl	80085e4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8006a38:	7afb      	ldrb	r3, [r7, #11]
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3710      	adds	r7, #16
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}

08006a42 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006a42:	b580      	push	{r7, lr}
 8006a44:	b084      	sub	sp, #16
 8006a46:	af00      	add	r7, sp, #0
 8006a48:	6078      	str	r0, [r7, #4]
 8006a4a:	460b      	mov	r3, r1
 8006a4c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006a4e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	da0f      	bge.n	8006a76 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006a56:	78fb      	ldrb	r3, [r7, #3]
 8006a58:	f003 020f 	and.w	r2, r3, #15
 8006a5c:	4613      	mov	r3, r2
 8006a5e:	00db      	lsls	r3, r3, #3
 8006a60:	4413      	add	r3, r2
 8006a62:	009b      	lsls	r3, r3, #2
 8006a64:	3310      	adds	r3, #16
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	4413      	add	r3, r2
 8006a6a:	3304      	adds	r3, #4
 8006a6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	2201      	movs	r2, #1
 8006a72:	705a      	strb	r2, [r3, #1]
 8006a74:	e00f      	b.n	8006a96 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006a76:	78fb      	ldrb	r3, [r7, #3]
 8006a78:	f003 020f 	and.w	r2, r3, #15
 8006a7c:	4613      	mov	r3, r2
 8006a7e:	00db      	lsls	r3, r3, #3
 8006a80:	4413      	add	r3, r2
 8006a82:	009b      	lsls	r3, r3, #2
 8006a84:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006a88:	687a      	ldr	r2, [r7, #4]
 8006a8a:	4413      	add	r3, r2
 8006a8c:	3304      	adds	r3, #4
 8006a8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2200      	movs	r2, #0
 8006a94:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006a96:	78fb      	ldrb	r3, [r7, #3]
 8006a98:	f003 030f 	and.w	r3, r3, #15
 8006a9c:	b2da      	uxtb	r2, r3
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d101      	bne.n	8006ab0 <HAL_PCD_EP_Close+0x6e>
 8006aac:	2302      	movs	r3, #2
 8006aae:	e00e      	b.n	8006ace <HAL_PCD_EP_Close+0x8c>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	68f9      	ldr	r1, [r7, #12]
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f001 fe18 	bl	80086f4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8006acc:	2300      	movs	r3, #0
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3710      	adds	r7, #16
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}

08006ad6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006ad6:	b580      	push	{r7, lr}
 8006ad8:	b086      	sub	sp, #24
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	60f8      	str	r0, [r7, #12]
 8006ade:	607a      	str	r2, [r7, #4]
 8006ae0:	603b      	str	r3, [r7, #0]
 8006ae2:	460b      	mov	r3, r1
 8006ae4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006ae6:	7afb      	ldrb	r3, [r7, #11]
 8006ae8:	f003 020f 	and.w	r2, r3, #15
 8006aec:	4613      	mov	r3, r2
 8006aee:	00db      	lsls	r3, r3, #3
 8006af0:	4413      	add	r3, r2
 8006af2:	009b      	lsls	r3, r3, #2
 8006af4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006af8:	68fa      	ldr	r2, [r7, #12]
 8006afa:	4413      	add	r3, r2
 8006afc:	3304      	adds	r3, #4
 8006afe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	687a      	ldr	r2, [r7, #4]
 8006b04:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	683a      	ldr	r2, [r7, #0]
 8006b0a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	2200      	movs	r2, #0
 8006b16:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006b18:	7afb      	ldrb	r3, [r7, #11]
 8006b1a:	f003 030f 	and.w	r3, r3, #15
 8006b1e:	b2da      	uxtb	r2, r3
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	799b      	ldrb	r3, [r3, #6]
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d102      	bne.n	8006b32 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	6818      	ldr	r0, [r3, #0]
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	799b      	ldrb	r3, [r3, #6]
 8006b3a:	461a      	mov	r2, r3
 8006b3c:	6979      	ldr	r1, [r7, #20]
 8006b3e:	f001 feb5 	bl	80088ac <USB_EPStartXfer>

  return HAL_OK;
 8006b42:	2300      	movs	r3, #0
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3718      	adds	r7, #24
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}

08006b4c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b083      	sub	sp, #12
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	460b      	mov	r3, r1
 8006b56:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006b58:	78fb      	ldrb	r3, [r7, #3]
 8006b5a:	f003 020f 	and.w	r2, r3, #15
 8006b5e:	6879      	ldr	r1, [r7, #4]
 8006b60:	4613      	mov	r3, r2
 8006b62:	00db      	lsls	r3, r3, #3
 8006b64:	4413      	add	r3, r2
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	440b      	add	r3, r1
 8006b6a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8006b6e:	681b      	ldr	r3, [r3, #0]
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	370c      	adds	r7, #12
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr

08006b7c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b086      	sub	sp, #24
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	60f8      	str	r0, [r7, #12]
 8006b84:	607a      	str	r2, [r7, #4]
 8006b86:	603b      	str	r3, [r7, #0]
 8006b88:	460b      	mov	r3, r1
 8006b8a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006b8c:	7afb      	ldrb	r3, [r7, #11]
 8006b8e:	f003 020f 	and.w	r2, r3, #15
 8006b92:	4613      	mov	r3, r2
 8006b94:	00db      	lsls	r3, r3, #3
 8006b96:	4413      	add	r3, r2
 8006b98:	009b      	lsls	r3, r3, #2
 8006b9a:	3310      	adds	r3, #16
 8006b9c:	68fa      	ldr	r2, [r7, #12]
 8006b9e:	4413      	add	r3, r2
 8006ba0:	3304      	adds	r3, #4
 8006ba2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006ba4:	697b      	ldr	r3, [r7, #20]
 8006ba6:	687a      	ldr	r2, [r7, #4]
 8006ba8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	683a      	ldr	r2, [r7, #0]
 8006bae:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	2201      	movs	r2, #1
 8006bba:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006bbc:	7afb      	ldrb	r3, [r7, #11]
 8006bbe:	f003 030f 	and.w	r3, r3, #15
 8006bc2:	b2da      	uxtb	r2, r3
 8006bc4:	697b      	ldr	r3, [r7, #20]
 8006bc6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	799b      	ldrb	r3, [r3, #6]
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d102      	bne.n	8006bd6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006bd0:	687a      	ldr	r2, [r7, #4]
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6818      	ldr	r0, [r3, #0]
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	799b      	ldrb	r3, [r3, #6]
 8006bde:	461a      	mov	r2, r3
 8006be0:	6979      	ldr	r1, [r7, #20]
 8006be2:	f001 fe63 	bl	80088ac <USB_EPStartXfer>

  return HAL_OK;
 8006be6:	2300      	movs	r3, #0
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3718      	adds	r7, #24
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}

08006bf0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b084      	sub	sp, #16
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	460b      	mov	r3, r1
 8006bfa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006bfc:	78fb      	ldrb	r3, [r7, #3]
 8006bfe:	f003 030f 	and.w	r3, r3, #15
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	7912      	ldrb	r2, [r2, #4]
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d901      	bls.n	8006c0e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e04f      	b.n	8006cae <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006c0e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	da0f      	bge.n	8006c36 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006c16:	78fb      	ldrb	r3, [r7, #3]
 8006c18:	f003 020f 	and.w	r2, r3, #15
 8006c1c:	4613      	mov	r3, r2
 8006c1e:	00db      	lsls	r3, r3, #3
 8006c20:	4413      	add	r3, r2
 8006c22:	009b      	lsls	r3, r3, #2
 8006c24:	3310      	adds	r3, #16
 8006c26:	687a      	ldr	r2, [r7, #4]
 8006c28:	4413      	add	r3, r2
 8006c2a:	3304      	adds	r3, #4
 8006c2c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	2201      	movs	r2, #1
 8006c32:	705a      	strb	r2, [r3, #1]
 8006c34:	e00d      	b.n	8006c52 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006c36:	78fa      	ldrb	r2, [r7, #3]
 8006c38:	4613      	mov	r3, r2
 8006c3a:	00db      	lsls	r3, r3, #3
 8006c3c:	4413      	add	r3, r2
 8006c3e:	009b      	lsls	r3, r3, #2
 8006c40:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006c44:	687a      	ldr	r2, [r7, #4]
 8006c46:	4413      	add	r3, r2
 8006c48:	3304      	adds	r3, #4
 8006c4a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	2201      	movs	r2, #1
 8006c56:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006c58:	78fb      	ldrb	r3, [r7, #3]
 8006c5a:	f003 030f 	and.w	r3, r3, #15
 8006c5e:	b2da      	uxtb	r2, r3
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006c6a:	2b01      	cmp	r3, #1
 8006c6c:	d101      	bne.n	8006c72 <HAL_PCD_EP_SetStall+0x82>
 8006c6e:	2302      	movs	r3, #2
 8006c70:	e01d      	b.n	8006cae <HAL_PCD_EP_SetStall+0xbe>
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2201      	movs	r2, #1
 8006c76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	68f9      	ldr	r1, [r7, #12]
 8006c80:	4618      	mov	r0, r3
 8006c82:	f002 f9f1 	bl	8009068 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006c86:	78fb      	ldrb	r3, [r7, #3]
 8006c88:	f003 030f 	and.w	r3, r3, #15
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d109      	bne.n	8006ca4 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6818      	ldr	r0, [r3, #0]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	7999      	ldrb	r1, [r3, #6]
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006c9e:	461a      	mov	r2, r3
 8006ca0:	f002 fbe2 	bl	8009468 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006cac:	2300      	movs	r3, #0
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3710      	adds	r7, #16
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}

08006cb6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006cb6:	b580      	push	{r7, lr}
 8006cb8:	b084      	sub	sp, #16
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	6078      	str	r0, [r7, #4]
 8006cbe:	460b      	mov	r3, r1
 8006cc0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006cc2:	78fb      	ldrb	r3, [r7, #3]
 8006cc4:	f003 030f 	and.w	r3, r3, #15
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	7912      	ldrb	r2, [r2, #4]
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d901      	bls.n	8006cd4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	e042      	b.n	8006d5a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006cd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	da0f      	bge.n	8006cfc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006cdc:	78fb      	ldrb	r3, [r7, #3]
 8006cde:	f003 020f 	and.w	r2, r3, #15
 8006ce2:	4613      	mov	r3, r2
 8006ce4:	00db      	lsls	r3, r3, #3
 8006ce6:	4413      	add	r3, r2
 8006ce8:	009b      	lsls	r3, r3, #2
 8006cea:	3310      	adds	r3, #16
 8006cec:	687a      	ldr	r2, [r7, #4]
 8006cee:	4413      	add	r3, r2
 8006cf0:	3304      	adds	r3, #4
 8006cf2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	705a      	strb	r2, [r3, #1]
 8006cfa:	e00f      	b.n	8006d1c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006cfc:	78fb      	ldrb	r3, [r7, #3]
 8006cfe:	f003 020f 	and.w	r2, r3, #15
 8006d02:	4613      	mov	r3, r2
 8006d04:	00db      	lsls	r3, r3, #3
 8006d06:	4413      	add	r3, r2
 8006d08:	009b      	lsls	r3, r3, #2
 8006d0a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006d0e:	687a      	ldr	r2, [r7, #4]
 8006d10:	4413      	add	r3, r2
 8006d12:	3304      	adds	r3, #4
 8006d14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006d22:	78fb      	ldrb	r3, [r7, #3]
 8006d24:	f003 030f 	and.w	r3, r3, #15
 8006d28:	b2da      	uxtb	r2, r3
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d101      	bne.n	8006d3c <HAL_PCD_EP_ClrStall+0x86>
 8006d38:	2302      	movs	r3, #2
 8006d3a:	e00e      	b.n	8006d5a <HAL_PCD_EP_ClrStall+0xa4>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2201      	movs	r2, #1
 8006d40:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	68f9      	ldr	r1, [r7, #12]
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f002 f9fa 	bl	8009144 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2200      	movs	r2, #0
 8006d54:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006d58:	2300      	movs	r3, #0
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3710      	adds	r7, #16
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}

08006d62 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006d62:	b580      	push	{r7, lr}
 8006d64:	b084      	sub	sp, #16
 8006d66:	af00      	add	r7, sp, #0
 8006d68:	6078      	str	r0, [r7, #4]
 8006d6a:	460b      	mov	r3, r1
 8006d6c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006d6e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	da0c      	bge.n	8006d90 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006d76:	78fb      	ldrb	r3, [r7, #3]
 8006d78:	f003 020f 	and.w	r2, r3, #15
 8006d7c:	4613      	mov	r3, r2
 8006d7e:	00db      	lsls	r3, r3, #3
 8006d80:	4413      	add	r3, r2
 8006d82:	009b      	lsls	r3, r3, #2
 8006d84:	3310      	adds	r3, #16
 8006d86:	687a      	ldr	r2, [r7, #4]
 8006d88:	4413      	add	r3, r2
 8006d8a:	3304      	adds	r3, #4
 8006d8c:	60fb      	str	r3, [r7, #12]
 8006d8e:	e00c      	b.n	8006daa <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006d90:	78fb      	ldrb	r3, [r7, #3]
 8006d92:	f003 020f 	and.w	r2, r3, #15
 8006d96:	4613      	mov	r3, r2
 8006d98:	00db      	lsls	r3, r3, #3
 8006d9a:	4413      	add	r3, r2
 8006d9c:	009b      	lsls	r3, r3, #2
 8006d9e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006da2:	687a      	ldr	r2, [r7, #4]
 8006da4:	4413      	add	r3, r2
 8006da6:	3304      	adds	r3, #4
 8006da8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	68f9      	ldr	r1, [r7, #12]
 8006db0:	4618      	mov	r0, r3
 8006db2:	f002 f819 	bl	8008de8 <USB_EPStopXfer>
 8006db6:	4603      	mov	r3, r0
 8006db8:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006dba:	7afb      	ldrb	r3, [r7, #11]
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3710      	adds	r7, #16
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}

08006dc4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b08a      	sub	sp, #40	@ 0x28
 8006dc8:	af02      	add	r7, sp, #8
 8006dca:	6078      	str	r0, [r7, #4]
 8006dcc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006dd8:	683a      	ldr	r2, [r7, #0]
 8006dda:	4613      	mov	r3, r2
 8006ddc:	00db      	lsls	r3, r3, #3
 8006dde:	4413      	add	r3, r2
 8006de0:	009b      	lsls	r3, r3, #2
 8006de2:	3310      	adds	r3, #16
 8006de4:	687a      	ldr	r2, [r7, #4]
 8006de6:	4413      	add	r3, r2
 8006de8:	3304      	adds	r3, #4
 8006dea:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	695a      	ldr	r2, [r3, #20]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	691b      	ldr	r3, [r3, #16]
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d901      	bls.n	8006dfc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	e06b      	b.n	8006ed4 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	691a      	ldr	r2, [r3, #16]
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	695b      	ldr	r3, [r3, #20]
 8006e04:	1ad3      	subs	r3, r2, r3
 8006e06:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	689b      	ldr	r3, [r3, #8]
 8006e0c:	69fa      	ldr	r2, [r7, #28]
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d902      	bls.n	8006e18 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006e18:	69fb      	ldr	r3, [r7, #28]
 8006e1a:	3303      	adds	r3, #3
 8006e1c:	089b      	lsrs	r3, r3, #2
 8006e1e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006e20:	e02a      	b.n	8006e78 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	691a      	ldr	r2, [r3, #16]
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	695b      	ldr	r3, [r3, #20]
 8006e2a:	1ad3      	subs	r3, r2, r3
 8006e2c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	689b      	ldr	r3, [r3, #8]
 8006e32:	69fa      	ldr	r2, [r7, #28]
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d902      	bls.n	8006e3e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006e3e:	69fb      	ldr	r3, [r7, #28]
 8006e40:	3303      	adds	r3, #3
 8006e42:	089b      	lsrs	r3, r3, #2
 8006e44:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	68d9      	ldr	r1, [r3, #12]
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	b2da      	uxtb	r2, r3
 8006e4e:	69fb      	ldr	r3, [r7, #28]
 8006e50:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006e56:	9300      	str	r3, [sp, #0]
 8006e58:	4603      	mov	r3, r0
 8006e5a:	6978      	ldr	r0, [r7, #20]
 8006e5c:	f002 f86e 	bl	8008f3c <USB_WritePacket>

    ep->xfer_buff  += len;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	68da      	ldr	r2, [r3, #12]
 8006e64:	69fb      	ldr	r3, [r7, #28]
 8006e66:	441a      	add	r2, r3
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	695a      	ldr	r2, [r3, #20]
 8006e70:	69fb      	ldr	r3, [r7, #28]
 8006e72:	441a      	add	r2, r3
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	015a      	lsls	r2, r3, #5
 8006e7c:	693b      	ldr	r3, [r7, #16]
 8006e7e:	4413      	add	r3, r2
 8006e80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e84:	699b      	ldr	r3, [r3, #24]
 8006e86:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006e88:	69ba      	ldr	r2, [r7, #24]
 8006e8a:	429a      	cmp	r2, r3
 8006e8c:	d809      	bhi.n	8006ea2 <PCD_WriteEmptyTxFifo+0xde>
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	695a      	ldr	r2, [r3, #20]
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006e96:	429a      	cmp	r2, r3
 8006e98:	d203      	bcs.n	8006ea2 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	691b      	ldr	r3, [r3, #16]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d1bf      	bne.n	8006e22 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	691a      	ldr	r2, [r3, #16]
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	695b      	ldr	r3, [r3, #20]
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d811      	bhi.n	8006ed2 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	f003 030f 	and.w	r3, r3, #15
 8006eb4:	2201      	movs	r2, #1
 8006eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8006eba:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006ebc:	693b      	ldr	r3, [r7, #16]
 8006ebe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ec2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	43db      	mvns	r3, r3
 8006ec8:	6939      	ldr	r1, [r7, #16]
 8006eca:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ece:	4013      	ands	r3, r2
 8006ed0:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8006ed2:	2300      	movs	r3, #0
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	3720      	adds	r7, #32
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	bd80      	pop	{r7, pc}

08006edc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b088      	sub	sp, #32
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
 8006ee4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006eec:	69fb      	ldr	r3, [r7, #28]
 8006eee:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006ef0:	69fb      	ldr	r3, [r7, #28]
 8006ef2:	333c      	adds	r3, #60	@ 0x3c
 8006ef4:	3304      	adds	r3, #4
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	015a      	lsls	r2, r3, #5
 8006efe:	69bb      	ldr	r3, [r7, #24]
 8006f00:	4413      	add	r3, r2
 8006f02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f06:	689b      	ldr	r3, [r3, #8]
 8006f08:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	799b      	ldrb	r3, [r3, #6]
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	d17b      	bne.n	800700a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	f003 0308 	and.w	r3, r3, #8
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d015      	beq.n	8006f48 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	4a61      	ldr	r2, [pc, #388]	@ (80070a4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	f240 80b9 	bls.w	8007098 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	f000 80b3 	beq.w	8007098 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	015a      	lsls	r2, r3, #5
 8006f36:	69bb      	ldr	r3, [r7, #24]
 8006f38:	4413      	add	r3, r2
 8006f3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f3e:	461a      	mov	r2, r3
 8006f40:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f44:	6093      	str	r3, [r2, #8]
 8006f46:	e0a7      	b.n	8007098 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	f003 0320 	and.w	r3, r3, #32
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d009      	beq.n	8006f66 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	015a      	lsls	r2, r3, #5
 8006f56:	69bb      	ldr	r3, [r7, #24]
 8006f58:	4413      	add	r3, r2
 8006f5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f5e:	461a      	mov	r2, r3
 8006f60:	2320      	movs	r3, #32
 8006f62:	6093      	str	r3, [r2, #8]
 8006f64:	e098      	b.n	8007098 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	f040 8093 	bne.w	8007098 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	4a4b      	ldr	r2, [pc, #300]	@ (80070a4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d90f      	bls.n	8006f9a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d00a      	beq.n	8006f9a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	015a      	lsls	r2, r3, #5
 8006f88:	69bb      	ldr	r3, [r7, #24]
 8006f8a:	4413      	add	r3, r2
 8006f8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f90:	461a      	mov	r2, r3
 8006f92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f96:	6093      	str	r3, [r2, #8]
 8006f98:	e07e      	b.n	8007098 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006f9a:	683a      	ldr	r2, [r7, #0]
 8006f9c:	4613      	mov	r3, r2
 8006f9e:	00db      	lsls	r3, r3, #3
 8006fa0:	4413      	add	r3, r2
 8006fa2:	009b      	lsls	r3, r3, #2
 8006fa4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006fa8:	687a      	ldr	r2, [r7, #4]
 8006faa:	4413      	add	r3, r2
 8006fac:	3304      	adds	r3, #4
 8006fae:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	6a1a      	ldr	r2, [r3, #32]
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	0159      	lsls	r1, r3, #5
 8006fb8:	69bb      	ldr	r3, [r7, #24]
 8006fba:	440b      	add	r3, r1
 8006fbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fc0:	691b      	ldr	r3, [r3, #16]
 8006fc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fc6:	1ad2      	subs	r2, r2, r3
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d114      	bne.n	8006ffc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	691b      	ldr	r3, [r3, #16]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d109      	bne.n	8006fee <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6818      	ldr	r0, [r3, #0]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006fe4:	461a      	mov	r2, r3
 8006fe6:	2101      	movs	r1, #1
 8006fe8:	f002 fa3e 	bl	8009468 <USB_EP0_OutStart>
 8006fec:	e006      	b.n	8006ffc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	68da      	ldr	r2, [r3, #12]
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	695b      	ldr	r3, [r3, #20]
 8006ff6:	441a      	add	r2, r3
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	b2db      	uxtb	r3, r3
 8007000:	4619      	mov	r1, r3
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f004 fb98 	bl	800b738 <HAL_PCD_DataOutStageCallback>
 8007008:	e046      	b.n	8007098 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	4a26      	ldr	r2, [pc, #152]	@ (80070a8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d124      	bne.n	800705c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007012:	693b      	ldr	r3, [r7, #16]
 8007014:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007018:	2b00      	cmp	r3, #0
 800701a:	d00a      	beq.n	8007032 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	015a      	lsls	r2, r3, #5
 8007020:	69bb      	ldr	r3, [r7, #24]
 8007022:	4413      	add	r3, r2
 8007024:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007028:	461a      	mov	r2, r3
 800702a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800702e:	6093      	str	r3, [r2, #8]
 8007030:	e032      	b.n	8007098 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	f003 0320 	and.w	r3, r3, #32
 8007038:	2b00      	cmp	r3, #0
 800703a:	d008      	beq.n	800704e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	015a      	lsls	r2, r3, #5
 8007040:	69bb      	ldr	r3, [r7, #24]
 8007042:	4413      	add	r3, r2
 8007044:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007048:	461a      	mov	r2, r3
 800704a:	2320      	movs	r3, #32
 800704c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	b2db      	uxtb	r3, r3
 8007052:	4619      	mov	r1, r3
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f004 fb6f 	bl	800b738 <HAL_PCD_DataOutStageCallback>
 800705a:	e01d      	b.n	8007098 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d114      	bne.n	800708c <PCD_EP_OutXfrComplete_int+0x1b0>
 8007062:	6879      	ldr	r1, [r7, #4]
 8007064:	683a      	ldr	r2, [r7, #0]
 8007066:	4613      	mov	r3, r2
 8007068:	00db      	lsls	r3, r3, #3
 800706a:	4413      	add	r3, r2
 800706c:	009b      	lsls	r3, r3, #2
 800706e:	440b      	add	r3, r1
 8007070:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d108      	bne.n	800708c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6818      	ldr	r0, [r3, #0]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007084:	461a      	mov	r2, r3
 8007086:	2100      	movs	r1, #0
 8007088:	f002 f9ee 	bl	8009468 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	b2db      	uxtb	r3, r3
 8007090:	4619      	mov	r1, r3
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f004 fb50 	bl	800b738 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007098:	2300      	movs	r3, #0
}
 800709a:	4618      	mov	r0, r3
 800709c:	3720      	adds	r7, #32
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}
 80070a2:	bf00      	nop
 80070a4:	4f54300a 	.word	0x4f54300a
 80070a8:	4f54310a 	.word	0x4f54310a

080070ac <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b086      	sub	sp, #24
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	333c      	adds	r3, #60	@ 0x3c
 80070c4:	3304      	adds	r3, #4
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	015a      	lsls	r2, r3, #5
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	4413      	add	r3, r2
 80070d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070d6:	689b      	ldr	r3, [r3, #8]
 80070d8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	4a15      	ldr	r2, [pc, #84]	@ (8007134 <PCD_EP_OutSetupPacket_int+0x88>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d90e      	bls.n	8007100 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d009      	beq.n	8007100 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	015a      	lsls	r2, r3, #5
 80070f0:	693b      	ldr	r3, [r7, #16]
 80070f2:	4413      	add	r3, r2
 80070f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070f8:	461a      	mov	r2, r3
 80070fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070fe:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f004 fb07 	bl	800b714 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	4a0a      	ldr	r2, [pc, #40]	@ (8007134 <PCD_EP_OutSetupPacket_int+0x88>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d90c      	bls.n	8007128 <PCD_EP_OutSetupPacket_int+0x7c>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	799b      	ldrb	r3, [r3, #6]
 8007112:	2b01      	cmp	r3, #1
 8007114:	d108      	bne.n	8007128 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6818      	ldr	r0, [r3, #0]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007120:	461a      	mov	r2, r3
 8007122:	2101      	movs	r1, #1
 8007124:	f002 f9a0 	bl	8009468 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007128:	2300      	movs	r3, #0
}
 800712a:	4618      	mov	r0, r3
 800712c:	3718      	adds	r7, #24
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}
 8007132:	bf00      	nop
 8007134:	4f54300a 	.word	0x4f54300a

08007138 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007138:	b480      	push	{r7}
 800713a:	b085      	sub	sp, #20
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
 8007140:	460b      	mov	r3, r1
 8007142:	70fb      	strb	r3, [r7, #3]
 8007144:	4613      	mov	r3, r2
 8007146:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800714e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007150:	78fb      	ldrb	r3, [r7, #3]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d107      	bne.n	8007166 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007156:	883b      	ldrh	r3, [r7, #0]
 8007158:	0419      	lsls	r1, r3, #16
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	68ba      	ldr	r2, [r7, #8]
 8007160:	430a      	orrs	r2, r1
 8007162:	629a      	str	r2, [r3, #40]	@ 0x28
 8007164:	e028      	b.n	80071b8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800716c:	0c1b      	lsrs	r3, r3, #16
 800716e:	68ba      	ldr	r2, [r7, #8]
 8007170:	4413      	add	r3, r2
 8007172:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007174:	2300      	movs	r3, #0
 8007176:	73fb      	strb	r3, [r7, #15]
 8007178:	e00d      	b.n	8007196 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	7bfb      	ldrb	r3, [r7, #15]
 8007180:	3340      	adds	r3, #64	@ 0x40
 8007182:	009b      	lsls	r3, r3, #2
 8007184:	4413      	add	r3, r2
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	0c1b      	lsrs	r3, r3, #16
 800718a:	68ba      	ldr	r2, [r7, #8]
 800718c:	4413      	add	r3, r2
 800718e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007190:	7bfb      	ldrb	r3, [r7, #15]
 8007192:	3301      	adds	r3, #1
 8007194:	73fb      	strb	r3, [r7, #15]
 8007196:	7bfa      	ldrb	r2, [r7, #15]
 8007198:	78fb      	ldrb	r3, [r7, #3]
 800719a:	3b01      	subs	r3, #1
 800719c:	429a      	cmp	r2, r3
 800719e:	d3ec      	bcc.n	800717a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80071a0:	883b      	ldrh	r3, [r7, #0]
 80071a2:	0418      	lsls	r0, r3, #16
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6819      	ldr	r1, [r3, #0]
 80071a8:	78fb      	ldrb	r3, [r7, #3]
 80071aa:	3b01      	subs	r3, #1
 80071ac:	68ba      	ldr	r2, [r7, #8]
 80071ae:	4302      	orrs	r2, r0
 80071b0:	3340      	adds	r3, #64	@ 0x40
 80071b2:	009b      	lsls	r3, r3, #2
 80071b4:	440b      	add	r3, r1
 80071b6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80071b8:	2300      	movs	r3, #0
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3714      	adds	r7, #20
 80071be:	46bd      	mov	sp, r7
 80071c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c4:	4770      	bx	lr

080071c6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80071c6:	b480      	push	{r7}
 80071c8:	b083      	sub	sp, #12
 80071ca:	af00      	add	r7, sp, #0
 80071cc:	6078      	str	r0, [r7, #4]
 80071ce:	460b      	mov	r3, r1
 80071d0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	887a      	ldrh	r2, [r7, #2]
 80071d8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80071da:	2300      	movs	r3, #0
}
 80071dc:	4618      	mov	r0, r3
 80071de:	370c      	adds	r7, #12
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr

080071e8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b083      	sub	sp, #12
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	460b      	mov	r3, r1
 80071f2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80071f4:	bf00      	nop
 80071f6:	370c      	adds	r7, #12
 80071f8:	46bd      	mov	sp, r7
 80071fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fe:	4770      	bx	lr

08007200 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b086      	sub	sp, #24
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d101      	bne.n	8007212 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800720e:	2301      	movs	r3, #1
 8007210:	e267      	b.n	80076e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f003 0301 	and.w	r3, r3, #1
 800721a:	2b00      	cmp	r3, #0
 800721c:	d075      	beq.n	800730a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800721e:	4b88      	ldr	r3, [pc, #544]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 8007220:	689b      	ldr	r3, [r3, #8]
 8007222:	f003 030c 	and.w	r3, r3, #12
 8007226:	2b04      	cmp	r3, #4
 8007228:	d00c      	beq.n	8007244 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800722a:	4b85      	ldr	r3, [pc, #532]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007232:	2b08      	cmp	r3, #8
 8007234:	d112      	bne.n	800725c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007236:	4b82      	ldr	r3, [pc, #520]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800723e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007242:	d10b      	bne.n	800725c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007244:	4b7e      	ldr	r3, [pc, #504]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800724c:	2b00      	cmp	r3, #0
 800724e:	d05b      	beq.n	8007308 <HAL_RCC_OscConfig+0x108>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d157      	bne.n	8007308 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007258:	2301      	movs	r3, #1
 800725a:	e242      	b.n	80076e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007264:	d106      	bne.n	8007274 <HAL_RCC_OscConfig+0x74>
 8007266:	4b76      	ldr	r3, [pc, #472]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a75      	ldr	r2, [pc, #468]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 800726c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007270:	6013      	str	r3, [r2, #0]
 8007272:	e01d      	b.n	80072b0 <HAL_RCC_OscConfig+0xb0>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800727c:	d10c      	bne.n	8007298 <HAL_RCC_OscConfig+0x98>
 800727e:	4b70      	ldr	r3, [pc, #448]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4a6f      	ldr	r2, [pc, #444]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 8007284:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007288:	6013      	str	r3, [r2, #0]
 800728a:	4b6d      	ldr	r3, [pc, #436]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a6c      	ldr	r2, [pc, #432]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 8007290:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007294:	6013      	str	r3, [r2, #0]
 8007296:	e00b      	b.n	80072b0 <HAL_RCC_OscConfig+0xb0>
 8007298:	4b69      	ldr	r3, [pc, #420]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a68      	ldr	r2, [pc, #416]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 800729e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80072a2:	6013      	str	r3, [r2, #0]
 80072a4:	4b66      	ldr	r3, [pc, #408]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a65      	ldr	r2, [pc, #404]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 80072aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80072ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d013      	beq.n	80072e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072b8:	f7fb fb98 	bl	80029ec <HAL_GetTick>
 80072bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072be:	e008      	b.n	80072d2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80072c0:	f7fb fb94 	bl	80029ec <HAL_GetTick>
 80072c4:	4602      	mov	r2, r0
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	1ad3      	subs	r3, r2, r3
 80072ca:	2b64      	cmp	r3, #100	@ 0x64
 80072cc:	d901      	bls.n	80072d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80072ce:	2303      	movs	r3, #3
 80072d0:	e207      	b.n	80076e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072d2:	4b5b      	ldr	r3, [pc, #364]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d0f0      	beq.n	80072c0 <HAL_RCC_OscConfig+0xc0>
 80072de:	e014      	b.n	800730a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072e0:	f7fb fb84 	bl	80029ec <HAL_GetTick>
 80072e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80072e6:	e008      	b.n	80072fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80072e8:	f7fb fb80 	bl	80029ec <HAL_GetTick>
 80072ec:	4602      	mov	r2, r0
 80072ee:	693b      	ldr	r3, [r7, #16]
 80072f0:	1ad3      	subs	r3, r2, r3
 80072f2:	2b64      	cmp	r3, #100	@ 0x64
 80072f4:	d901      	bls.n	80072fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80072f6:	2303      	movs	r3, #3
 80072f8:	e1f3      	b.n	80076e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80072fa:	4b51      	ldr	r3, [pc, #324]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007302:	2b00      	cmp	r3, #0
 8007304:	d1f0      	bne.n	80072e8 <HAL_RCC_OscConfig+0xe8>
 8007306:	e000      	b.n	800730a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007308:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f003 0302 	and.w	r3, r3, #2
 8007312:	2b00      	cmp	r3, #0
 8007314:	d063      	beq.n	80073de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007316:	4b4a      	ldr	r3, [pc, #296]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 8007318:	689b      	ldr	r3, [r3, #8]
 800731a:	f003 030c 	and.w	r3, r3, #12
 800731e:	2b00      	cmp	r3, #0
 8007320:	d00b      	beq.n	800733a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007322:	4b47      	ldr	r3, [pc, #284]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800732a:	2b08      	cmp	r3, #8
 800732c:	d11c      	bne.n	8007368 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800732e:	4b44      	ldr	r3, [pc, #272]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007336:	2b00      	cmp	r3, #0
 8007338:	d116      	bne.n	8007368 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800733a:	4b41      	ldr	r3, [pc, #260]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f003 0302 	and.w	r3, r3, #2
 8007342:	2b00      	cmp	r3, #0
 8007344:	d005      	beq.n	8007352 <HAL_RCC_OscConfig+0x152>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	68db      	ldr	r3, [r3, #12]
 800734a:	2b01      	cmp	r3, #1
 800734c:	d001      	beq.n	8007352 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800734e:	2301      	movs	r3, #1
 8007350:	e1c7      	b.n	80076e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007352:	4b3b      	ldr	r3, [pc, #236]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	691b      	ldr	r3, [r3, #16]
 800735e:	00db      	lsls	r3, r3, #3
 8007360:	4937      	ldr	r1, [pc, #220]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 8007362:	4313      	orrs	r3, r2
 8007364:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007366:	e03a      	b.n	80073de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	68db      	ldr	r3, [r3, #12]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d020      	beq.n	80073b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007370:	4b34      	ldr	r3, [pc, #208]	@ (8007444 <HAL_RCC_OscConfig+0x244>)
 8007372:	2201      	movs	r2, #1
 8007374:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007376:	f7fb fb39 	bl	80029ec <HAL_GetTick>
 800737a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800737c:	e008      	b.n	8007390 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800737e:	f7fb fb35 	bl	80029ec <HAL_GetTick>
 8007382:	4602      	mov	r2, r0
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	1ad3      	subs	r3, r2, r3
 8007388:	2b02      	cmp	r3, #2
 800738a:	d901      	bls.n	8007390 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800738c:	2303      	movs	r3, #3
 800738e:	e1a8      	b.n	80076e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007390:	4b2b      	ldr	r3, [pc, #172]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f003 0302 	and.w	r3, r3, #2
 8007398:	2b00      	cmp	r3, #0
 800739a:	d0f0      	beq.n	800737e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800739c:	4b28      	ldr	r3, [pc, #160]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	691b      	ldr	r3, [r3, #16]
 80073a8:	00db      	lsls	r3, r3, #3
 80073aa:	4925      	ldr	r1, [pc, #148]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 80073ac:	4313      	orrs	r3, r2
 80073ae:	600b      	str	r3, [r1, #0]
 80073b0:	e015      	b.n	80073de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80073b2:	4b24      	ldr	r3, [pc, #144]	@ (8007444 <HAL_RCC_OscConfig+0x244>)
 80073b4:	2200      	movs	r2, #0
 80073b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073b8:	f7fb fb18 	bl	80029ec <HAL_GetTick>
 80073bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80073be:	e008      	b.n	80073d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073c0:	f7fb fb14 	bl	80029ec <HAL_GetTick>
 80073c4:	4602      	mov	r2, r0
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	1ad3      	subs	r3, r2, r3
 80073ca:	2b02      	cmp	r3, #2
 80073cc:	d901      	bls.n	80073d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80073ce:	2303      	movs	r3, #3
 80073d0:	e187      	b.n	80076e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80073d2:	4b1b      	ldr	r3, [pc, #108]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f003 0302 	and.w	r3, r3, #2
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d1f0      	bne.n	80073c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f003 0308 	and.w	r3, r3, #8
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d036      	beq.n	8007458 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	695b      	ldr	r3, [r3, #20]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d016      	beq.n	8007420 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80073f2:	4b15      	ldr	r3, [pc, #84]	@ (8007448 <HAL_RCC_OscConfig+0x248>)
 80073f4:	2201      	movs	r2, #1
 80073f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073f8:	f7fb faf8 	bl	80029ec <HAL_GetTick>
 80073fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80073fe:	e008      	b.n	8007412 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007400:	f7fb faf4 	bl	80029ec <HAL_GetTick>
 8007404:	4602      	mov	r2, r0
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	1ad3      	subs	r3, r2, r3
 800740a:	2b02      	cmp	r3, #2
 800740c:	d901      	bls.n	8007412 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800740e:	2303      	movs	r3, #3
 8007410:	e167      	b.n	80076e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007412:	4b0b      	ldr	r3, [pc, #44]	@ (8007440 <HAL_RCC_OscConfig+0x240>)
 8007414:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007416:	f003 0302 	and.w	r3, r3, #2
 800741a:	2b00      	cmp	r3, #0
 800741c:	d0f0      	beq.n	8007400 <HAL_RCC_OscConfig+0x200>
 800741e:	e01b      	b.n	8007458 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007420:	4b09      	ldr	r3, [pc, #36]	@ (8007448 <HAL_RCC_OscConfig+0x248>)
 8007422:	2200      	movs	r2, #0
 8007424:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007426:	f7fb fae1 	bl	80029ec <HAL_GetTick>
 800742a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800742c:	e00e      	b.n	800744c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800742e:	f7fb fadd 	bl	80029ec <HAL_GetTick>
 8007432:	4602      	mov	r2, r0
 8007434:	693b      	ldr	r3, [r7, #16]
 8007436:	1ad3      	subs	r3, r2, r3
 8007438:	2b02      	cmp	r3, #2
 800743a:	d907      	bls.n	800744c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800743c:	2303      	movs	r3, #3
 800743e:	e150      	b.n	80076e2 <HAL_RCC_OscConfig+0x4e2>
 8007440:	40023800 	.word	0x40023800
 8007444:	42470000 	.word	0x42470000
 8007448:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800744c:	4b88      	ldr	r3, [pc, #544]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 800744e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007450:	f003 0302 	and.w	r3, r3, #2
 8007454:	2b00      	cmp	r3, #0
 8007456:	d1ea      	bne.n	800742e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f003 0304 	and.w	r3, r3, #4
 8007460:	2b00      	cmp	r3, #0
 8007462:	f000 8097 	beq.w	8007594 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007466:	2300      	movs	r3, #0
 8007468:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800746a:	4b81      	ldr	r3, [pc, #516]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 800746c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800746e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007472:	2b00      	cmp	r3, #0
 8007474:	d10f      	bne.n	8007496 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007476:	2300      	movs	r3, #0
 8007478:	60bb      	str	r3, [r7, #8]
 800747a:	4b7d      	ldr	r3, [pc, #500]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 800747c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800747e:	4a7c      	ldr	r2, [pc, #496]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 8007480:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007484:	6413      	str	r3, [r2, #64]	@ 0x40
 8007486:	4b7a      	ldr	r3, [pc, #488]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 8007488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800748a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800748e:	60bb      	str	r3, [r7, #8]
 8007490:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007492:	2301      	movs	r3, #1
 8007494:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007496:	4b77      	ldr	r3, [pc, #476]	@ (8007674 <HAL_RCC_OscConfig+0x474>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d118      	bne.n	80074d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80074a2:	4b74      	ldr	r3, [pc, #464]	@ (8007674 <HAL_RCC_OscConfig+0x474>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a73      	ldr	r2, [pc, #460]	@ (8007674 <HAL_RCC_OscConfig+0x474>)
 80074a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80074ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80074ae:	f7fb fa9d 	bl	80029ec <HAL_GetTick>
 80074b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074b4:	e008      	b.n	80074c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80074b6:	f7fb fa99 	bl	80029ec <HAL_GetTick>
 80074ba:	4602      	mov	r2, r0
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	1ad3      	subs	r3, r2, r3
 80074c0:	2b02      	cmp	r3, #2
 80074c2:	d901      	bls.n	80074c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80074c4:	2303      	movs	r3, #3
 80074c6:	e10c      	b.n	80076e2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074c8:	4b6a      	ldr	r3, [pc, #424]	@ (8007674 <HAL_RCC_OscConfig+0x474>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d0f0      	beq.n	80074b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	2b01      	cmp	r3, #1
 80074da:	d106      	bne.n	80074ea <HAL_RCC_OscConfig+0x2ea>
 80074dc:	4b64      	ldr	r3, [pc, #400]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 80074de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074e0:	4a63      	ldr	r2, [pc, #396]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 80074e2:	f043 0301 	orr.w	r3, r3, #1
 80074e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80074e8:	e01c      	b.n	8007524 <HAL_RCC_OscConfig+0x324>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	2b05      	cmp	r3, #5
 80074f0:	d10c      	bne.n	800750c <HAL_RCC_OscConfig+0x30c>
 80074f2:	4b5f      	ldr	r3, [pc, #380]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 80074f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074f6:	4a5e      	ldr	r2, [pc, #376]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 80074f8:	f043 0304 	orr.w	r3, r3, #4
 80074fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80074fe:	4b5c      	ldr	r3, [pc, #368]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 8007500:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007502:	4a5b      	ldr	r2, [pc, #364]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 8007504:	f043 0301 	orr.w	r3, r3, #1
 8007508:	6713      	str	r3, [r2, #112]	@ 0x70
 800750a:	e00b      	b.n	8007524 <HAL_RCC_OscConfig+0x324>
 800750c:	4b58      	ldr	r3, [pc, #352]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 800750e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007510:	4a57      	ldr	r2, [pc, #348]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 8007512:	f023 0301 	bic.w	r3, r3, #1
 8007516:	6713      	str	r3, [r2, #112]	@ 0x70
 8007518:	4b55      	ldr	r3, [pc, #340]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 800751a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800751c:	4a54      	ldr	r2, [pc, #336]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 800751e:	f023 0304 	bic.w	r3, r3, #4
 8007522:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	689b      	ldr	r3, [r3, #8]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d015      	beq.n	8007558 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800752c:	f7fb fa5e 	bl	80029ec <HAL_GetTick>
 8007530:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007532:	e00a      	b.n	800754a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007534:	f7fb fa5a 	bl	80029ec <HAL_GetTick>
 8007538:	4602      	mov	r2, r0
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	1ad3      	subs	r3, r2, r3
 800753e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007542:	4293      	cmp	r3, r2
 8007544:	d901      	bls.n	800754a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007546:	2303      	movs	r3, #3
 8007548:	e0cb      	b.n	80076e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800754a:	4b49      	ldr	r3, [pc, #292]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 800754c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800754e:	f003 0302 	and.w	r3, r3, #2
 8007552:	2b00      	cmp	r3, #0
 8007554:	d0ee      	beq.n	8007534 <HAL_RCC_OscConfig+0x334>
 8007556:	e014      	b.n	8007582 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007558:	f7fb fa48 	bl	80029ec <HAL_GetTick>
 800755c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800755e:	e00a      	b.n	8007576 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007560:	f7fb fa44 	bl	80029ec <HAL_GetTick>
 8007564:	4602      	mov	r2, r0
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	1ad3      	subs	r3, r2, r3
 800756a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800756e:	4293      	cmp	r3, r2
 8007570:	d901      	bls.n	8007576 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007572:	2303      	movs	r3, #3
 8007574:	e0b5      	b.n	80076e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007576:	4b3e      	ldr	r3, [pc, #248]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 8007578:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800757a:	f003 0302 	and.w	r3, r3, #2
 800757e:	2b00      	cmp	r3, #0
 8007580:	d1ee      	bne.n	8007560 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007582:	7dfb      	ldrb	r3, [r7, #23]
 8007584:	2b01      	cmp	r3, #1
 8007586:	d105      	bne.n	8007594 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007588:	4b39      	ldr	r3, [pc, #228]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 800758a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800758c:	4a38      	ldr	r2, [pc, #224]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 800758e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007592:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	699b      	ldr	r3, [r3, #24]
 8007598:	2b00      	cmp	r3, #0
 800759a:	f000 80a1 	beq.w	80076e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800759e:	4b34      	ldr	r3, [pc, #208]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 80075a0:	689b      	ldr	r3, [r3, #8]
 80075a2:	f003 030c 	and.w	r3, r3, #12
 80075a6:	2b08      	cmp	r3, #8
 80075a8:	d05c      	beq.n	8007664 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	699b      	ldr	r3, [r3, #24]
 80075ae:	2b02      	cmp	r3, #2
 80075b0:	d141      	bne.n	8007636 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075b2:	4b31      	ldr	r3, [pc, #196]	@ (8007678 <HAL_RCC_OscConfig+0x478>)
 80075b4:	2200      	movs	r2, #0
 80075b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075b8:	f7fb fa18 	bl	80029ec <HAL_GetTick>
 80075bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80075be:	e008      	b.n	80075d2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075c0:	f7fb fa14 	bl	80029ec <HAL_GetTick>
 80075c4:	4602      	mov	r2, r0
 80075c6:	693b      	ldr	r3, [r7, #16]
 80075c8:	1ad3      	subs	r3, r2, r3
 80075ca:	2b02      	cmp	r3, #2
 80075cc:	d901      	bls.n	80075d2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80075ce:	2303      	movs	r3, #3
 80075d0:	e087      	b.n	80076e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80075d2:	4b27      	ldr	r3, [pc, #156]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d1f0      	bne.n	80075c0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	69da      	ldr	r2, [r3, #28]
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6a1b      	ldr	r3, [r3, #32]
 80075e6:	431a      	orrs	r2, r3
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075ec:	019b      	lsls	r3, r3, #6
 80075ee:	431a      	orrs	r2, r3
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075f4:	085b      	lsrs	r3, r3, #1
 80075f6:	3b01      	subs	r3, #1
 80075f8:	041b      	lsls	r3, r3, #16
 80075fa:	431a      	orrs	r2, r3
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007600:	061b      	lsls	r3, r3, #24
 8007602:	491b      	ldr	r1, [pc, #108]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 8007604:	4313      	orrs	r3, r2
 8007606:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007608:	4b1b      	ldr	r3, [pc, #108]	@ (8007678 <HAL_RCC_OscConfig+0x478>)
 800760a:	2201      	movs	r2, #1
 800760c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800760e:	f7fb f9ed 	bl	80029ec <HAL_GetTick>
 8007612:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007614:	e008      	b.n	8007628 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007616:	f7fb f9e9 	bl	80029ec <HAL_GetTick>
 800761a:	4602      	mov	r2, r0
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	1ad3      	subs	r3, r2, r3
 8007620:	2b02      	cmp	r3, #2
 8007622:	d901      	bls.n	8007628 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007624:	2303      	movs	r3, #3
 8007626:	e05c      	b.n	80076e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007628:	4b11      	ldr	r3, [pc, #68]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007630:	2b00      	cmp	r3, #0
 8007632:	d0f0      	beq.n	8007616 <HAL_RCC_OscConfig+0x416>
 8007634:	e054      	b.n	80076e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007636:	4b10      	ldr	r3, [pc, #64]	@ (8007678 <HAL_RCC_OscConfig+0x478>)
 8007638:	2200      	movs	r2, #0
 800763a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800763c:	f7fb f9d6 	bl	80029ec <HAL_GetTick>
 8007640:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007642:	e008      	b.n	8007656 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007644:	f7fb f9d2 	bl	80029ec <HAL_GetTick>
 8007648:	4602      	mov	r2, r0
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	1ad3      	subs	r3, r2, r3
 800764e:	2b02      	cmp	r3, #2
 8007650:	d901      	bls.n	8007656 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007652:	2303      	movs	r3, #3
 8007654:	e045      	b.n	80076e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007656:	4b06      	ldr	r3, [pc, #24]	@ (8007670 <HAL_RCC_OscConfig+0x470>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800765e:	2b00      	cmp	r3, #0
 8007660:	d1f0      	bne.n	8007644 <HAL_RCC_OscConfig+0x444>
 8007662:	e03d      	b.n	80076e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	699b      	ldr	r3, [r3, #24]
 8007668:	2b01      	cmp	r3, #1
 800766a:	d107      	bne.n	800767c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800766c:	2301      	movs	r3, #1
 800766e:	e038      	b.n	80076e2 <HAL_RCC_OscConfig+0x4e2>
 8007670:	40023800 	.word	0x40023800
 8007674:	40007000 	.word	0x40007000
 8007678:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800767c:	4b1b      	ldr	r3, [pc, #108]	@ (80076ec <HAL_RCC_OscConfig+0x4ec>)
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	699b      	ldr	r3, [r3, #24]
 8007686:	2b01      	cmp	r3, #1
 8007688:	d028      	beq.n	80076dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007694:	429a      	cmp	r2, r3
 8007696:	d121      	bne.n	80076dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076a2:	429a      	cmp	r2, r3
 80076a4:	d11a      	bne.n	80076dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80076a6:	68fa      	ldr	r2, [r7, #12]
 80076a8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80076ac:	4013      	ands	r3, r2
 80076ae:	687a      	ldr	r2, [r7, #4]
 80076b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80076b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d111      	bne.n	80076dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076c2:	085b      	lsrs	r3, r3, #1
 80076c4:	3b01      	subs	r3, #1
 80076c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80076c8:	429a      	cmp	r2, r3
 80076ca:	d107      	bne.n	80076dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80076d8:	429a      	cmp	r2, r3
 80076da:	d001      	beq.n	80076e0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80076dc:	2301      	movs	r3, #1
 80076de:	e000      	b.n	80076e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80076e0:	2300      	movs	r3, #0
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3718      	adds	r7, #24
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}
 80076ea:	bf00      	nop
 80076ec:	40023800 	.word	0x40023800

080076f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b084      	sub	sp, #16
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d101      	bne.n	8007704 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007700:	2301      	movs	r3, #1
 8007702:	e0cc      	b.n	800789e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007704:	4b68      	ldr	r3, [pc, #416]	@ (80078a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f003 0307 	and.w	r3, r3, #7
 800770c:	683a      	ldr	r2, [r7, #0]
 800770e:	429a      	cmp	r2, r3
 8007710:	d90c      	bls.n	800772c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007712:	4b65      	ldr	r3, [pc, #404]	@ (80078a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007714:	683a      	ldr	r2, [r7, #0]
 8007716:	b2d2      	uxtb	r2, r2
 8007718:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800771a:	4b63      	ldr	r3, [pc, #396]	@ (80078a8 <HAL_RCC_ClockConfig+0x1b8>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f003 0307 	and.w	r3, r3, #7
 8007722:	683a      	ldr	r2, [r7, #0]
 8007724:	429a      	cmp	r2, r3
 8007726:	d001      	beq.n	800772c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007728:	2301      	movs	r3, #1
 800772a:	e0b8      	b.n	800789e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f003 0302 	and.w	r3, r3, #2
 8007734:	2b00      	cmp	r3, #0
 8007736:	d020      	beq.n	800777a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f003 0304 	and.w	r3, r3, #4
 8007740:	2b00      	cmp	r3, #0
 8007742:	d005      	beq.n	8007750 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007744:	4b59      	ldr	r3, [pc, #356]	@ (80078ac <HAL_RCC_ClockConfig+0x1bc>)
 8007746:	689b      	ldr	r3, [r3, #8]
 8007748:	4a58      	ldr	r2, [pc, #352]	@ (80078ac <HAL_RCC_ClockConfig+0x1bc>)
 800774a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800774e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f003 0308 	and.w	r3, r3, #8
 8007758:	2b00      	cmp	r3, #0
 800775a:	d005      	beq.n	8007768 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800775c:	4b53      	ldr	r3, [pc, #332]	@ (80078ac <HAL_RCC_ClockConfig+0x1bc>)
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	4a52      	ldr	r2, [pc, #328]	@ (80078ac <HAL_RCC_ClockConfig+0x1bc>)
 8007762:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007766:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007768:	4b50      	ldr	r3, [pc, #320]	@ (80078ac <HAL_RCC_ClockConfig+0x1bc>)
 800776a:	689b      	ldr	r3, [r3, #8]
 800776c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	689b      	ldr	r3, [r3, #8]
 8007774:	494d      	ldr	r1, [pc, #308]	@ (80078ac <HAL_RCC_ClockConfig+0x1bc>)
 8007776:	4313      	orrs	r3, r2
 8007778:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f003 0301 	and.w	r3, r3, #1
 8007782:	2b00      	cmp	r3, #0
 8007784:	d044      	beq.n	8007810 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	2b01      	cmp	r3, #1
 800778c:	d107      	bne.n	800779e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800778e:	4b47      	ldr	r3, [pc, #284]	@ (80078ac <HAL_RCC_ClockConfig+0x1bc>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007796:	2b00      	cmp	r3, #0
 8007798:	d119      	bne.n	80077ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800779a:	2301      	movs	r3, #1
 800779c:	e07f      	b.n	800789e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	2b02      	cmp	r3, #2
 80077a4:	d003      	beq.n	80077ae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80077aa:	2b03      	cmp	r3, #3
 80077ac:	d107      	bne.n	80077be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80077ae:	4b3f      	ldr	r3, [pc, #252]	@ (80078ac <HAL_RCC_ClockConfig+0x1bc>)
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d109      	bne.n	80077ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80077ba:	2301      	movs	r3, #1
 80077bc:	e06f      	b.n	800789e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077be:	4b3b      	ldr	r3, [pc, #236]	@ (80078ac <HAL_RCC_ClockConfig+0x1bc>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f003 0302 	and.w	r3, r3, #2
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d101      	bne.n	80077ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80077ca:	2301      	movs	r3, #1
 80077cc:	e067      	b.n	800789e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80077ce:	4b37      	ldr	r3, [pc, #220]	@ (80078ac <HAL_RCC_ClockConfig+0x1bc>)
 80077d0:	689b      	ldr	r3, [r3, #8]
 80077d2:	f023 0203 	bic.w	r2, r3, #3
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	685b      	ldr	r3, [r3, #4]
 80077da:	4934      	ldr	r1, [pc, #208]	@ (80078ac <HAL_RCC_ClockConfig+0x1bc>)
 80077dc:	4313      	orrs	r3, r2
 80077de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80077e0:	f7fb f904 	bl	80029ec <HAL_GetTick>
 80077e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80077e6:	e00a      	b.n	80077fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80077e8:	f7fb f900 	bl	80029ec <HAL_GetTick>
 80077ec:	4602      	mov	r2, r0
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	1ad3      	subs	r3, r2, r3
 80077f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d901      	bls.n	80077fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80077fa:	2303      	movs	r3, #3
 80077fc:	e04f      	b.n	800789e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80077fe:	4b2b      	ldr	r3, [pc, #172]	@ (80078ac <HAL_RCC_ClockConfig+0x1bc>)
 8007800:	689b      	ldr	r3, [r3, #8]
 8007802:	f003 020c 	and.w	r2, r3, #12
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	009b      	lsls	r3, r3, #2
 800780c:	429a      	cmp	r2, r3
 800780e:	d1eb      	bne.n	80077e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007810:	4b25      	ldr	r3, [pc, #148]	@ (80078a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f003 0307 	and.w	r3, r3, #7
 8007818:	683a      	ldr	r2, [r7, #0]
 800781a:	429a      	cmp	r2, r3
 800781c:	d20c      	bcs.n	8007838 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800781e:	4b22      	ldr	r3, [pc, #136]	@ (80078a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007820:	683a      	ldr	r2, [r7, #0]
 8007822:	b2d2      	uxtb	r2, r2
 8007824:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007826:	4b20      	ldr	r3, [pc, #128]	@ (80078a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f003 0307 	and.w	r3, r3, #7
 800782e:	683a      	ldr	r2, [r7, #0]
 8007830:	429a      	cmp	r2, r3
 8007832:	d001      	beq.n	8007838 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007834:	2301      	movs	r3, #1
 8007836:	e032      	b.n	800789e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f003 0304 	and.w	r3, r3, #4
 8007840:	2b00      	cmp	r3, #0
 8007842:	d008      	beq.n	8007856 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007844:	4b19      	ldr	r3, [pc, #100]	@ (80078ac <HAL_RCC_ClockConfig+0x1bc>)
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	4916      	ldr	r1, [pc, #88]	@ (80078ac <HAL_RCC_ClockConfig+0x1bc>)
 8007852:	4313      	orrs	r3, r2
 8007854:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f003 0308 	and.w	r3, r3, #8
 800785e:	2b00      	cmp	r3, #0
 8007860:	d009      	beq.n	8007876 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007862:	4b12      	ldr	r3, [pc, #72]	@ (80078ac <HAL_RCC_ClockConfig+0x1bc>)
 8007864:	689b      	ldr	r3, [r3, #8]
 8007866:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	691b      	ldr	r3, [r3, #16]
 800786e:	00db      	lsls	r3, r3, #3
 8007870:	490e      	ldr	r1, [pc, #56]	@ (80078ac <HAL_RCC_ClockConfig+0x1bc>)
 8007872:	4313      	orrs	r3, r2
 8007874:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007876:	f000 f821 	bl	80078bc <HAL_RCC_GetSysClockFreq>
 800787a:	4602      	mov	r2, r0
 800787c:	4b0b      	ldr	r3, [pc, #44]	@ (80078ac <HAL_RCC_ClockConfig+0x1bc>)
 800787e:	689b      	ldr	r3, [r3, #8]
 8007880:	091b      	lsrs	r3, r3, #4
 8007882:	f003 030f 	and.w	r3, r3, #15
 8007886:	490a      	ldr	r1, [pc, #40]	@ (80078b0 <HAL_RCC_ClockConfig+0x1c0>)
 8007888:	5ccb      	ldrb	r3, [r1, r3]
 800788a:	fa22 f303 	lsr.w	r3, r2, r3
 800788e:	4a09      	ldr	r2, [pc, #36]	@ (80078b4 <HAL_RCC_ClockConfig+0x1c4>)
 8007890:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007892:	4b09      	ldr	r3, [pc, #36]	@ (80078b8 <HAL_RCC_ClockConfig+0x1c8>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	4618      	mov	r0, r3
 8007898:	f7fb f864 	bl	8002964 <HAL_InitTick>

  return HAL_OK;
 800789c:	2300      	movs	r3, #0
}
 800789e:	4618      	mov	r0, r3
 80078a0:	3710      	adds	r7, #16
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bd80      	pop	{r7, pc}
 80078a6:	bf00      	nop
 80078a8:	40023c00 	.word	0x40023c00
 80078ac:	40023800 	.word	0x40023800
 80078b0:	0800c844 	.word	0x0800c844
 80078b4:	2000003c 	.word	0x2000003c
 80078b8:	20000040 	.word	0x20000040

080078bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80078bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80078c0:	b094      	sub	sp, #80	@ 0x50
 80078c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80078c4:	2300      	movs	r3, #0
 80078c6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80078c8:	2300      	movs	r3, #0
 80078ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80078cc:	2300      	movs	r3, #0
 80078ce:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80078d0:	2300      	movs	r3, #0
 80078d2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80078d4:	4b79      	ldr	r3, [pc, #484]	@ (8007abc <HAL_RCC_GetSysClockFreq+0x200>)
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	f003 030c 	and.w	r3, r3, #12
 80078dc:	2b08      	cmp	r3, #8
 80078de:	d00d      	beq.n	80078fc <HAL_RCC_GetSysClockFreq+0x40>
 80078e0:	2b08      	cmp	r3, #8
 80078e2:	f200 80e1 	bhi.w	8007aa8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d002      	beq.n	80078f0 <HAL_RCC_GetSysClockFreq+0x34>
 80078ea:	2b04      	cmp	r3, #4
 80078ec:	d003      	beq.n	80078f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80078ee:	e0db      	b.n	8007aa8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80078f0:	4b73      	ldr	r3, [pc, #460]	@ (8007ac0 <HAL_RCC_GetSysClockFreq+0x204>)
 80078f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80078f4:	e0db      	b.n	8007aae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80078f6:	4b73      	ldr	r3, [pc, #460]	@ (8007ac4 <HAL_RCC_GetSysClockFreq+0x208>)
 80078f8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80078fa:	e0d8      	b.n	8007aae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80078fc:	4b6f      	ldr	r3, [pc, #444]	@ (8007abc <HAL_RCC_GetSysClockFreq+0x200>)
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007904:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007906:	4b6d      	ldr	r3, [pc, #436]	@ (8007abc <HAL_RCC_GetSysClockFreq+0x200>)
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800790e:	2b00      	cmp	r3, #0
 8007910:	d063      	beq.n	80079da <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007912:	4b6a      	ldr	r3, [pc, #424]	@ (8007abc <HAL_RCC_GetSysClockFreq+0x200>)
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	099b      	lsrs	r3, r3, #6
 8007918:	2200      	movs	r2, #0
 800791a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800791c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800791e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007920:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007924:	633b      	str	r3, [r7, #48]	@ 0x30
 8007926:	2300      	movs	r3, #0
 8007928:	637b      	str	r3, [r7, #52]	@ 0x34
 800792a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800792e:	4622      	mov	r2, r4
 8007930:	462b      	mov	r3, r5
 8007932:	f04f 0000 	mov.w	r0, #0
 8007936:	f04f 0100 	mov.w	r1, #0
 800793a:	0159      	lsls	r1, r3, #5
 800793c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007940:	0150      	lsls	r0, r2, #5
 8007942:	4602      	mov	r2, r0
 8007944:	460b      	mov	r3, r1
 8007946:	4621      	mov	r1, r4
 8007948:	1a51      	subs	r1, r2, r1
 800794a:	6139      	str	r1, [r7, #16]
 800794c:	4629      	mov	r1, r5
 800794e:	eb63 0301 	sbc.w	r3, r3, r1
 8007952:	617b      	str	r3, [r7, #20]
 8007954:	f04f 0200 	mov.w	r2, #0
 8007958:	f04f 0300 	mov.w	r3, #0
 800795c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007960:	4659      	mov	r1, fp
 8007962:	018b      	lsls	r3, r1, #6
 8007964:	4651      	mov	r1, sl
 8007966:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800796a:	4651      	mov	r1, sl
 800796c:	018a      	lsls	r2, r1, #6
 800796e:	4651      	mov	r1, sl
 8007970:	ebb2 0801 	subs.w	r8, r2, r1
 8007974:	4659      	mov	r1, fp
 8007976:	eb63 0901 	sbc.w	r9, r3, r1
 800797a:	f04f 0200 	mov.w	r2, #0
 800797e:	f04f 0300 	mov.w	r3, #0
 8007982:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007986:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800798a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800798e:	4690      	mov	r8, r2
 8007990:	4699      	mov	r9, r3
 8007992:	4623      	mov	r3, r4
 8007994:	eb18 0303 	adds.w	r3, r8, r3
 8007998:	60bb      	str	r3, [r7, #8]
 800799a:	462b      	mov	r3, r5
 800799c:	eb49 0303 	adc.w	r3, r9, r3
 80079a0:	60fb      	str	r3, [r7, #12]
 80079a2:	f04f 0200 	mov.w	r2, #0
 80079a6:	f04f 0300 	mov.w	r3, #0
 80079aa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80079ae:	4629      	mov	r1, r5
 80079b0:	024b      	lsls	r3, r1, #9
 80079b2:	4621      	mov	r1, r4
 80079b4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80079b8:	4621      	mov	r1, r4
 80079ba:	024a      	lsls	r2, r1, #9
 80079bc:	4610      	mov	r0, r2
 80079be:	4619      	mov	r1, r3
 80079c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079c2:	2200      	movs	r2, #0
 80079c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80079c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80079cc:	f7f9 f8a2 	bl	8000b14 <__aeabi_uldivmod>
 80079d0:	4602      	mov	r2, r0
 80079d2:	460b      	mov	r3, r1
 80079d4:	4613      	mov	r3, r2
 80079d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079d8:	e058      	b.n	8007a8c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079da:	4b38      	ldr	r3, [pc, #224]	@ (8007abc <HAL_RCC_GetSysClockFreq+0x200>)
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	099b      	lsrs	r3, r3, #6
 80079e0:	2200      	movs	r2, #0
 80079e2:	4618      	mov	r0, r3
 80079e4:	4611      	mov	r1, r2
 80079e6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80079ea:	623b      	str	r3, [r7, #32]
 80079ec:	2300      	movs	r3, #0
 80079ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80079f0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80079f4:	4642      	mov	r2, r8
 80079f6:	464b      	mov	r3, r9
 80079f8:	f04f 0000 	mov.w	r0, #0
 80079fc:	f04f 0100 	mov.w	r1, #0
 8007a00:	0159      	lsls	r1, r3, #5
 8007a02:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007a06:	0150      	lsls	r0, r2, #5
 8007a08:	4602      	mov	r2, r0
 8007a0a:	460b      	mov	r3, r1
 8007a0c:	4641      	mov	r1, r8
 8007a0e:	ebb2 0a01 	subs.w	sl, r2, r1
 8007a12:	4649      	mov	r1, r9
 8007a14:	eb63 0b01 	sbc.w	fp, r3, r1
 8007a18:	f04f 0200 	mov.w	r2, #0
 8007a1c:	f04f 0300 	mov.w	r3, #0
 8007a20:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007a24:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007a28:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007a2c:	ebb2 040a 	subs.w	r4, r2, sl
 8007a30:	eb63 050b 	sbc.w	r5, r3, fp
 8007a34:	f04f 0200 	mov.w	r2, #0
 8007a38:	f04f 0300 	mov.w	r3, #0
 8007a3c:	00eb      	lsls	r3, r5, #3
 8007a3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a42:	00e2      	lsls	r2, r4, #3
 8007a44:	4614      	mov	r4, r2
 8007a46:	461d      	mov	r5, r3
 8007a48:	4643      	mov	r3, r8
 8007a4a:	18e3      	adds	r3, r4, r3
 8007a4c:	603b      	str	r3, [r7, #0]
 8007a4e:	464b      	mov	r3, r9
 8007a50:	eb45 0303 	adc.w	r3, r5, r3
 8007a54:	607b      	str	r3, [r7, #4]
 8007a56:	f04f 0200 	mov.w	r2, #0
 8007a5a:	f04f 0300 	mov.w	r3, #0
 8007a5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007a62:	4629      	mov	r1, r5
 8007a64:	028b      	lsls	r3, r1, #10
 8007a66:	4621      	mov	r1, r4
 8007a68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007a6c:	4621      	mov	r1, r4
 8007a6e:	028a      	lsls	r2, r1, #10
 8007a70:	4610      	mov	r0, r2
 8007a72:	4619      	mov	r1, r3
 8007a74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a76:	2200      	movs	r2, #0
 8007a78:	61bb      	str	r3, [r7, #24]
 8007a7a:	61fa      	str	r2, [r7, #28]
 8007a7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007a80:	f7f9 f848 	bl	8000b14 <__aeabi_uldivmod>
 8007a84:	4602      	mov	r2, r0
 8007a86:	460b      	mov	r3, r1
 8007a88:	4613      	mov	r3, r2
 8007a8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8007abc <HAL_RCC_GetSysClockFreq+0x200>)
 8007a8e:	685b      	ldr	r3, [r3, #4]
 8007a90:	0c1b      	lsrs	r3, r3, #16
 8007a92:	f003 0303 	and.w	r3, r3, #3
 8007a96:	3301      	adds	r3, #1
 8007a98:	005b      	lsls	r3, r3, #1
 8007a9a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007a9c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007a9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007aa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007aa4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007aa6:	e002      	b.n	8007aae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007aa8:	4b05      	ldr	r3, [pc, #20]	@ (8007ac0 <HAL_RCC_GetSysClockFreq+0x204>)
 8007aaa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007aac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007aae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	3750      	adds	r7, #80	@ 0x50
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007aba:	bf00      	nop
 8007abc:	40023800 	.word	0x40023800
 8007ac0:	00f42400 	.word	0x00f42400
 8007ac4:	007a1200 	.word	0x007a1200

08007ac8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007acc:	4b03      	ldr	r3, [pc, #12]	@ (8007adc <HAL_RCC_GetHCLKFreq+0x14>)
 8007ace:	681b      	ldr	r3, [r3, #0]
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad8:	4770      	bx	lr
 8007ada:	bf00      	nop
 8007adc:	2000003c 	.word	0x2000003c

08007ae0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007ae4:	f7ff fff0 	bl	8007ac8 <HAL_RCC_GetHCLKFreq>
 8007ae8:	4602      	mov	r2, r0
 8007aea:	4b05      	ldr	r3, [pc, #20]	@ (8007b00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	0a9b      	lsrs	r3, r3, #10
 8007af0:	f003 0307 	and.w	r3, r3, #7
 8007af4:	4903      	ldr	r1, [pc, #12]	@ (8007b04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007af6:	5ccb      	ldrb	r3, [r1, r3]
 8007af8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	bd80      	pop	{r7, pc}
 8007b00:	40023800 	.word	0x40023800
 8007b04:	0800c854 	.word	0x0800c854

08007b08 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b086      	sub	sp, #24
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007b10:	2300      	movs	r3, #0
 8007b12:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007b14:	2300      	movs	r3, #0
 8007b16:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f003 0301 	and.w	r3, r3, #1
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d105      	bne.n	8007b30 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d035      	beq.n	8007b9c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007b30:	4b62      	ldr	r3, [pc, #392]	@ (8007cbc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007b32:	2200      	movs	r2, #0
 8007b34:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007b36:	f7fa ff59 	bl	80029ec <HAL_GetTick>
 8007b3a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007b3c:	e008      	b.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007b3e:	f7fa ff55 	bl	80029ec <HAL_GetTick>
 8007b42:	4602      	mov	r2, r0
 8007b44:	697b      	ldr	r3, [r7, #20]
 8007b46:	1ad3      	subs	r3, r2, r3
 8007b48:	2b02      	cmp	r3, #2
 8007b4a:	d901      	bls.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007b4c:	2303      	movs	r3, #3
 8007b4e:	e0b0      	b.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007b50:	4b5b      	ldr	r3, [pc, #364]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d1f0      	bne.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	019a      	lsls	r2, r3, #6
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	689b      	ldr	r3, [r3, #8]
 8007b66:	071b      	lsls	r3, r3, #28
 8007b68:	4955      	ldr	r1, [pc, #340]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007b70:	4b52      	ldr	r3, [pc, #328]	@ (8007cbc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007b72:	2201      	movs	r2, #1
 8007b74:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007b76:	f7fa ff39 	bl	80029ec <HAL_GetTick>
 8007b7a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007b7c:	e008      	b.n	8007b90 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007b7e:	f7fa ff35 	bl	80029ec <HAL_GetTick>
 8007b82:	4602      	mov	r2, r0
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	1ad3      	subs	r3, r2, r3
 8007b88:	2b02      	cmp	r3, #2
 8007b8a:	d901      	bls.n	8007b90 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007b8c:	2303      	movs	r3, #3
 8007b8e:	e090      	b.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007b90:	4b4b      	ldr	r3, [pc, #300]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d0f0      	beq.n	8007b7e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f003 0302 	and.w	r3, r3, #2
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	f000 8083 	beq.w	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007baa:	2300      	movs	r3, #0
 8007bac:	60fb      	str	r3, [r7, #12]
 8007bae:	4b44      	ldr	r3, [pc, #272]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bb2:	4a43      	ldr	r2, [pc, #268]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007bb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8007bba:	4b41      	ldr	r3, [pc, #260]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007bc2:	60fb      	str	r3, [r7, #12]
 8007bc4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007bc6:	4b3f      	ldr	r3, [pc, #252]	@ (8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a3e      	ldr	r2, [pc, #248]	@ (8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007bcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007bd0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007bd2:	f7fa ff0b 	bl	80029ec <HAL_GetTick>
 8007bd6:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007bd8:	e008      	b.n	8007bec <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007bda:	f7fa ff07 	bl	80029ec <HAL_GetTick>
 8007bde:	4602      	mov	r2, r0
 8007be0:	697b      	ldr	r3, [r7, #20]
 8007be2:	1ad3      	subs	r3, r2, r3
 8007be4:	2b02      	cmp	r3, #2
 8007be6:	d901      	bls.n	8007bec <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8007be8:	2303      	movs	r3, #3
 8007bea:	e062      	b.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007bec:	4b35      	ldr	r3, [pc, #212]	@ (8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d0f0      	beq.n	8007bda <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007bf8:	4b31      	ldr	r3, [pc, #196]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007bfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bfc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c00:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d02f      	beq.n	8007c68 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	68db      	ldr	r3, [r3, #12]
 8007c0c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c10:	693a      	ldr	r2, [r7, #16]
 8007c12:	429a      	cmp	r2, r3
 8007c14:	d028      	beq.n	8007c68 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007c16:	4b2a      	ldr	r3, [pc, #168]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c1e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007c20:	4b29      	ldr	r3, [pc, #164]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007c22:	2201      	movs	r2, #1
 8007c24:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007c26:	4b28      	ldr	r3, [pc, #160]	@ (8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007c28:	2200      	movs	r2, #0
 8007c2a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007c2c:	4a24      	ldr	r2, [pc, #144]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007c32:	4b23      	ldr	r3, [pc, #140]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c36:	f003 0301 	and.w	r3, r3, #1
 8007c3a:	2b01      	cmp	r3, #1
 8007c3c:	d114      	bne.n	8007c68 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007c3e:	f7fa fed5 	bl	80029ec <HAL_GetTick>
 8007c42:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c44:	e00a      	b.n	8007c5c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c46:	f7fa fed1 	bl	80029ec <HAL_GetTick>
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	1ad3      	subs	r3, r2, r3
 8007c50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d901      	bls.n	8007c5c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007c58:	2303      	movs	r3, #3
 8007c5a:	e02a      	b.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c5c:	4b18      	ldr	r3, [pc, #96]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c60:	f003 0302 	and.w	r3, r3, #2
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d0ee      	beq.n	8007c46 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	68db      	ldr	r3, [r3, #12]
 8007c6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c70:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c74:	d10d      	bne.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007c76:	4b12      	ldr	r3, [pc, #72]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c78:	689b      	ldr	r3, [r3, #8]
 8007c7a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	68db      	ldr	r3, [r3, #12]
 8007c82:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007c86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c8a:	490d      	ldr	r1, [pc, #52]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	608b      	str	r3, [r1, #8]
 8007c90:	e005      	b.n	8007c9e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007c92:	4b0b      	ldr	r3, [pc, #44]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c94:	689b      	ldr	r3, [r3, #8]
 8007c96:	4a0a      	ldr	r2, [pc, #40]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c98:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007c9c:	6093      	str	r3, [r2, #8]
 8007c9e:	4b08      	ldr	r3, [pc, #32]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007ca0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	68db      	ldr	r3, [r3, #12]
 8007ca6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007caa:	4905      	ldr	r1, [pc, #20]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007cac:	4313      	orrs	r3, r2
 8007cae:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007cb0:	2300      	movs	r3, #0
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3718      	adds	r7, #24
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}
 8007cba:	bf00      	nop
 8007cbc:	42470068 	.word	0x42470068
 8007cc0:	40023800 	.word	0x40023800
 8007cc4:	40007000 	.word	0x40007000
 8007cc8:	42470e40 	.word	0x42470e40

08007ccc <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b085      	sub	sp, #20
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2203      	movs	r2, #3
 8007cd8:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8007cda:	4b11      	ldr	r3, [pc, #68]	@ (8007d20 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8007cdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ce0:	099b      	lsrs	r3, r3, #6
 8007ce2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007cea:	4b0d      	ldr	r3, [pc, #52]	@ (8007d20 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8007cec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007cf0:	0f1b      	lsrs	r3, r3, #28
 8007cf2:	f003 0207 	and.w	r2, r3, #7
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8007cfa:	4b09      	ldr	r3, [pc, #36]	@ (8007d20 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8007d02:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8007d04:	4b06      	ldr	r3, [pc, #24]	@ (8007d20 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8007d06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d08:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	431a      	orrs	r2, r3
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 8007d14:	bf00      	nop
 8007d16:	3714      	adds	r7, #20
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1e:	4770      	bx	lr
 8007d20:	40023800 	.word	0x40023800

08007d24 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b087      	sub	sp, #28
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007d30:	2300      	movs	r3, #0
 8007d32:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007d34:	2300      	movs	r3, #0
 8007d36:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007d38:	2300      	movs	r3, #0
 8007d3a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2b01      	cmp	r3, #1
 8007d40:	d13f      	bne.n	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8007d42:	4b24      	ldr	r3, [pc, #144]	@ (8007dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007d44:	689b      	ldr	r3, [r3, #8]
 8007d46:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d4a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d006      	beq.n	8007d60 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007d58:	d12f      	bne.n	8007dba <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007d5a:	4b1f      	ldr	r3, [pc, #124]	@ (8007dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007d5c:	617b      	str	r3, [r7, #20]
          break;
 8007d5e:	e02f      	b.n	8007dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007d60:	4b1c      	ldr	r3, [pc, #112]	@ (8007dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007d62:	685b      	ldr	r3, [r3, #4]
 8007d64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d6c:	d108      	bne.n	8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007d6e:	4b19      	ldr	r3, [pc, #100]	@ (8007dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d76:	4a19      	ldr	r2, [pc, #100]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d7c:	613b      	str	r3, [r7, #16]
 8007d7e:	e007      	b.n	8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007d80:	4b14      	ldr	r3, [pc, #80]	@ (8007dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d88:	4a15      	ldr	r2, [pc, #84]	@ (8007de0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8007d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d8e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8007d90:	4b10      	ldr	r3, [pc, #64]	@ (8007dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007d92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d96:	099b      	lsrs	r3, r3, #6
 8007d98:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	fb02 f303 	mul.w	r3, r2, r3
 8007da2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007da4:	4b0b      	ldr	r3, [pc, #44]	@ (8007dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007da6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007daa:	0f1b      	lsrs	r3, r3, #28
 8007dac:	f003 0307 	and.w	r3, r3, #7
 8007db0:	68ba      	ldr	r2, [r7, #8]
 8007db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007db6:	617b      	str	r3, [r7, #20]
          break;
 8007db8:	e002      	b.n	8007dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	617b      	str	r3, [r7, #20]
          break;
 8007dbe:	bf00      	nop
        }
      }
      break;
 8007dc0:	e000      	b.n	8007dc4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8007dc2:	bf00      	nop
    }
  }
  return frequency;
 8007dc4:	697b      	ldr	r3, [r7, #20]
}
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	371c      	adds	r7, #28
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd0:	4770      	bx	lr
 8007dd2:	bf00      	nop
 8007dd4:	40023800 	.word	0x40023800
 8007dd8:	00bb8000 	.word	0x00bb8000
 8007ddc:	007a1200 	.word	0x007a1200
 8007de0:	00f42400 	.word	0x00f42400

08007de4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b082      	sub	sp, #8
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d101      	bne.n	8007df6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007df2:	2301      	movs	r3, #1
 8007df4:	e07b      	b.n	8007eee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d108      	bne.n	8007e10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	685b      	ldr	r3, [r3, #4]
 8007e02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007e06:	d009      	beq.n	8007e1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	61da      	str	r2, [r3, #28]
 8007e0e:	e005      	b.n	8007e1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2200      	movs	r2, #0
 8007e14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007e28:	b2db      	uxtb	r3, r3
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d106      	bne.n	8007e3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2200      	movs	r2, #0
 8007e32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f7fa fca0 	bl	800277c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2202      	movs	r2, #2
 8007e40:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	681a      	ldr	r2, [r3, #0]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e52:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	685b      	ldr	r3, [r3, #4]
 8007e58:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	689b      	ldr	r3, [r3, #8]
 8007e60:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007e64:	431a      	orrs	r2, r3
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	68db      	ldr	r3, [r3, #12]
 8007e6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007e6e:	431a      	orrs	r2, r3
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	691b      	ldr	r3, [r3, #16]
 8007e74:	f003 0302 	and.w	r3, r3, #2
 8007e78:	431a      	orrs	r2, r3
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	695b      	ldr	r3, [r3, #20]
 8007e7e:	f003 0301 	and.w	r3, r3, #1
 8007e82:	431a      	orrs	r2, r3
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	699b      	ldr	r3, [r3, #24]
 8007e88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e8c:	431a      	orrs	r2, r3
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	69db      	ldr	r3, [r3, #28]
 8007e92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e96:	431a      	orrs	r2, r3
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6a1b      	ldr	r3, [r3, #32]
 8007e9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ea0:	ea42 0103 	orr.w	r1, r2, r3
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ea8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	430a      	orrs	r2, r1
 8007eb2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	699b      	ldr	r3, [r3, #24]
 8007eb8:	0c1b      	lsrs	r3, r3, #16
 8007eba:	f003 0104 	and.w	r1, r3, #4
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ec2:	f003 0210 	and.w	r2, r3, #16
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	430a      	orrs	r2, r1
 8007ecc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	69da      	ldr	r2, [r3, #28]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007edc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007eec:	2300      	movs	r3, #0
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	3708      	adds	r7, #8
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}

08007ef6 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ef6:	b084      	sub	sp, #16
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b084      	sub	sp, #16
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	f107 001c 	add.w	r0, r7, #28
 8007f04:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007f08:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d123      	bne.n	8007f58 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f14:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	68db      	ldr	r3, [r3, #12]
 8007f20:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007f24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f28:	687a      	ldr	r2, [r7, #4]
 8007f2a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	68db      	ldr	r3, [r3, #12]
 8007f30:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007f38:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007f3c:	2b01      	cmp	r3, #1
 8007f3e:	d105      	bne.n	8007f4c <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	68db      	ldr	r3, [r3, #12]
 8007f44:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007f4c:	6878      	ldr	r0, [r7, #4]
 8007f4e:	f001 fae9 	bl	8009524 <USB_CoreReset>
 8007f52:	4603      	mov	r3, r0
 8007f54:	73fb      	strb	r3, [r7, #15]
 8007f56:	e01b      	b.n	8007f90 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	68db      	ldr	r3, [r3, #12]
 8007f5c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f001 fadd 	bl	8009524 <USB_CoreReset>
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007f6e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d106      	bne.n	8007f84 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f7a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	639a      	str	r2, [r3, #56]	@ 0x38
 8007f82:	e005      	b.n	8007f90 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f88:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007f90:	7fbb      	ldrb	r3, [r7, #30]
 8007f92:	2b01      	cmp	r3, #1
 8007f94:	d10b      	bne.n	8007fae <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	689b      	ldr	r3, [r3, #8]
 8007f9a:	f043 0206 	orr.w	r2, r3, #6
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	689b      	ldr	r3, [r3, #8]
 8007fa6:	f043 0220 	orr.w	r2, r3, #32
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007fae:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	3710      	adds	r7, #16
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007fba:	b004      	add	sp, #16
 8007fbc:	4770      	bx	lr
	...

08007fc0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b087      	sub	sp, #28
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	60f8      	str	r0, [r7, #12]
 8007fc8:	60b9      	str	r1, [r7, #8]
 8007fca:	4613      	mov	r3, r2
 8007fcc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007fce:	79fb      	ldrb	r3, [r7, #7]
 8007fd0:	2b02      	cmp	r3, #2
 8007fd2:	d165      	bne.n	80080a0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	4a41      	ldr	r2, [pc, #260]	@ (80080dc <USB_SetTurnaroundTime+0x11c>)
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d906      	bls.n	8007fea <USB_SetTurnaroundTime+0x2a>
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	4a40      	ldr	r2, [pc, #256]	@ (80080e0 <USB_SetTurnaroundTime+0x120>)
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d202      	bcs.n	8007fea <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007fe4:	230f      	movs	r3, #15
 8007fe6:	617b      	str	r3, [r7, #20]
 8007fe8:	e062      	b.n	80080b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	4a3c      	ldr	r2, [pc, #240]	@ (80080e0 <USB_SetTurnaroundTime+0x120>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d306      	bcc.n	8008000 <USB_SetTurnaroundTime+0x40>
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	4a3b      	ldr	r2, [pc, #236]	@ (80080e4 <USB_SetTurnaroundTime+0x124>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d202      	bcs.n	8008000 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007ffa:	230e      	movs	r3, #14
 8007ffc:	617b      	str	r3, [r7, #20]
 8007ffe:	e057      	b.n	80080b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	4a38      	ldr	r2, [pc, #224]	@ (80080e4 <USB_SetTurnaroundTime+0x124>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d306      	bcc.n	8008016 <USB_SetTurnaroundTime+0x56>
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	4a37      	ldr	r2, [pc, #220]	@ (80080e8 <USB_SetTurnaroundTime+0x128>)
 800800c:	4293      	cmp	r3, r2
 800800e:	d202      	bcs.n	8008016 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008010:	230d      	movs	r3, #13
 8008012:	617b      	str	r3, [r7, #20]
 8008014:	e04c      	b.n	80080b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008016:	68bb      	ldr	r3, [r7, #8]
 8008018:	4a33      	ldr	r2, [pc, #204]	@ (80080e8 <USB_SetTurnaroundTime+0x128>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d306      	bcc.n	800802c <USB_SetTurnaroundTime+0x6c>
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	4a32      	ldr	r2, [pc, #200]	@ (80080ec <USB_SetTurnaroundTime+0x12c>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d802      	bhi.n	800802c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008026:	230c      	movs	r3, #12
 8008028:	617b      	str	r3, [r7, #20]
 800802a:	e041      	b.n	80080b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	4a2f      	ldr	r2, [pc, #188]	@ (80080ec <USB_SetTurnaroundTime+0x12c>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d906      	bls.n	8008042 <USB_SetTurnaroundTime+0x82>
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	4a2e      	ldr	r2, [pc, #184]	@ (80080f0 <USB_SetTurnaroundTime+0x130>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d802      	bhi.n	8008042 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800803c:	230b      	movs	r3, #11
 800803e:	617b      	str	r3, [r7, #20]
 8008040:	e036      	b.n	80080b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	4a2a      	ldr	r2, [pc, #168]	@ (80080f0 <USB_SetTurnaroundTime+0x130>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d906      	bls.n	8008058 <USB_SetTurnaroundTime+0x98>
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	4a29      	ldr	r2, [pc, #164]	@ (80080f4 <USB_SetTurnaroundTime+0x134>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d802      	bhi.n	8008058 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008052:	230a      	movs	r3, #10
 8008054:	617b      	str	r3, [r7, #20]
 8008056:	e02b      	b.n	80080b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	4a26      	ldr	r2, [pc, #152]	@ (80080f4 <USB_SetTurnaroundTime+0x134>)
 800805c:	4293      	cmp	r3, r2
 800805e:	d906      	bls.n	800806e <USB_SetTurnaroundTime+0xae>
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	4a25      	ldr	r2, [pc, #148]	@ (80080f8 <USB_SetTurnaroundTime+0x138>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d202      	bcs.n	800806e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008068:	2309      	movs	r3, #9
 800806a:	617b      	str	r3, [r7, #20]
 800806c:	e020      	b.n	80080b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	4a21      	ldr	r2, [pc, #132]	@ (80080f8 <USB_SetTurnaroundTime+0x138>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d306      	bcc.n	8008084 <USB_SetTurnaroundTime+0xc4>
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	4a20      	ldr	r2, [pc, #128]	@ (80080fc <USB_SetTurnaroundTime+0x13c>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d802      	bhi.n	8008084 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800807e:	2308      	movs	r3, #8
 8008080:	617b      	str	r3, [r7, #20]
 8008082:	e015      	b.n	80080b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	4a1d      	ldr	r2, [pc, #116]	@ (80080fc <USB_SetTurnaroundTime+0x13c>)
 8008088:	4293      	cmp	r3, r2
 800808a:	d906      	bls.n	800809a <USB_SetTurnaroundTime+0xda>
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	4a1c      	ldr	r2, [pc, #112]	@ (8008100 <USB_SetTurnaroundTime+0x140>)
 8008090:	4293      	cmp	r3, r2
 8008092:	d202      	bcs.n	800809a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008094:	2307      	movs	r3, #7
 8008096:	617b      	str	r3, [r7, #20]
 8008098:	e00a      	b.n	80080b0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800809a:	2306      	movs	r3, #6
 800809c:	617b      	str	r3, [r7, #20]
 800809e:	e007      	b.n	80080b0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80080a0:	79fb      	ldrb	r3, [r7, #7]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d102      	bne.n	80080ac <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80080a6:	2309      	movs	r3, #9
 80080a8:	617b      	str	r3, [r7, #20]
 80080aa:	e001      	b.n	80080b0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80080ac:	2309      	movs	r3, #9
 80080ae:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	68db      	ldr	r3, [r3, #12]
 80080b4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	68da      	ldr	r2, [r3, #12]
 80080c0:	697b      	ldr	r3, [r7, #20]
 80080c2:	029b      	lsls	r3, r3, #10
 80080c4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80080c8:	431a      	orrs	r2, r3
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80080ce:	2300      	movs	r3, #0
}
 80080d0:	4618      	mov	r0, r3
 80080d2:	371c      	adds	r7, #28
 80080d4:	46bd      	mov	sp, r7
 80080d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080da:	4770      	bx	lr
 80080dc:	00d8acbf 	.word	0x00d8acbf
 80080e0:	00e4e1c0 	.word	0x00e4e1c0
 80080e4:	00f42400 	.word	0x00f42400
 80080e8:	01067380 	.word	0x01067380
 80080ec:	011a499f 	.word	0x011a499f
 80080f0:	01312cff 	.word	0x01312cff
 80080f4:	014ca43f 	.word	0x014ca43f
 80080f8:	016e3600 	.word	0x016e3600
 80080fc:	01a6ab1f 	.word	0x01a6ab1f
 8008100:	01e84800 	.word	0x01e84800

08008104 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008104:	b480      	push	{r7}
 8008106:	b083      	sub	sp, #12
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	689b      	ldr	r3, [r3, #8]
 8008110:	f043 0201 	orr.w	r2, r3, #1
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008118:	2300      	movs	r3, #0
}
 800811a:	4618      	mov	r0, r3
 800811c:	370c      	adds	r7, #12
 800811e:	46bd      	mov	sp, r7
 8008120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008124:	4770      	bx	lr

08008126 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008126:	b480      	push	{r7}
 8008128:	b083      	sub	sp, #12
 800812a:	af00      	add	r7, sp, #0
 800812c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	689b      	ldr	r3, [r3, #8]
 8008132:	f023 0201 	bic.w	r2, r3, #1
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800813a:	2300      	movs	r3, #0
}
 800813c:	4618      	mov	r0, r3
 800813e:	370c      	adds	r7, #12
 8008140:	46bd      	mov	sp, r7
 8008142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008146:	4770      	bx	lr

08008148 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b084      	sub	sp, #16
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
 8008150:	460b      	mov	r3, r1
 8008152:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008154:	2300      	movs	r3, #0
 8008156:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	68db      	ldr	r3, [r3, #12]
 800815c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008164:	78fb      	ldrb	r3, [r7, #3]
 8008166:	2b01      	cmp	r3, #1
 8008168:	d115      	bne.n	8008196 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	68db      	ldr	r3, [r3, #12]
 800816e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008176:	200a      	movs	r0, #10
 8008178:	f7fa fc44 	bl	8002a04 <HAL_Delay>
      ms += 10U;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	330a      	adds	r3, #10
 8008180:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	f001 f93f 	bl	8009406 <USB_GetMode>
 8008188:	4603      	mov	r3, r0
 800818a:	2b01      	cmp	r3, #1
 800818c:	d01e      	beq.n	80081cc <USB_SetCurrentMode+0x84>
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2bc7      	cmp	r3, #199	@ 0xc7
 8008192:	d9f0      	bls.n	8008176 <USB_SetCurrentMode+0x2e>
 8008194:	e01a      	b.n	80081cc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008196:	78fb      	ldrb	r3, [r7, #3]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d115      	bne.n	80081c8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	68db      	ldr	r3, [r3, #12]
 80081a0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80081a8:	200a      	movs	r0, #10
 80081aa:	f7fa fc2b 	bl	8002a04 <HAL_Delay>
      ms += 10U;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	330a      	adds	r3, #10
 80081b2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80081b4:	6878      	ldr	r0, [r7, #4]
 80081b6:	f001 f926 	bl	8009406 <USB_GetMode>
 80081ba:	4603      	mov	r3, r0
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d005      	beq.n	80081cc <USB_SetCurrentMode+0x84>
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	2bc7      	cmp	r3, #199	@ 0xc7
 80081c4:	d9f0      	bls.n	80081a8 <USB_SetCurrentMode+0x60>
 80081c6:	e001      	b.n	80081cc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80081c8:	2301      	movs	r3, #1
 80081ca:	e005      	b.n	80081d8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	2bc8      	cmp	r3, #200	@ 0xc8
 80081d0:	d101      	bne.n	80081d6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80081d2:	2301      	movs	r3, #1
 80081d4:	e000      	b.n	80081d8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80081d6:	2300      	movs	r3, #0
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3710      	adds	r7, #16
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}

080081e0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80081e0:	b084      	sub	sp, #16
 80081e2:	b580      	push	{r7, lr}
 80081e4:	b086      	sub	sp, #24
 80081e6:	af00      	add	r7, sp, #0
 80081e8:	6078      	str	r0, [r7, #4]
 80081ea:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80081ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80081f2:	2300      	movs	r3, #0
 80081f4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80081fa:	2300      	movs	r3, #0
 80081fc:	613b      	str	r3, [r7, #16]
 80081fe:	e009      	b.n	8008214 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008200:	687a      	ldr	r2, [r7, #4]
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	3340      	adds	r3, #64	@ 0x40
 8008206:	009b      	lsls	r3, r3, #2
 8008208:	4413      	add	r3, r2
 800820a:	2200      	movs	r2, #0
 800820c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800820e:	693b      	ldr	r3, [r7, #16]
 8008210:	3301      	adds	r3, #1
 8008212:	613b      	str	r3, [r7, #16]
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	2b0e      	cmp	r3, #14
 8008218:	d9f2      	bls.n	8008200 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800821a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800821e:	2b00      	cmp	r3, #0
 8008220:	d11c      	bne.n	800825c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008228:	685b      	ldr	r3, [r3, #4]
 800822a:	68fa      	ldr	r2, [r7, #12]
 800822c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008230:	f043 0302 	orr.w	r3, r3, #2
 8008234:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800823a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008246:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008252:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	639a      	str	r2, [r3, #56]	@ 0x38
 800825a:	e00b      	b.n	8008274 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008260:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800826c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800827a:	461a      	mov	r2, r3
 800827c:	2300      	movs	r3, #0
 800827e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008280:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008284:	2b01      	cmp	r3, #1
 8008286:	d10d      	bne.n	80082a4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008288:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800828c:	2b00      	cmp	r3, #0
 800828e:	d104      	bne.n	800829a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008290:	2100      	movs	r1, #0
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f000 f968 	bl	8008568 <USB_SetDevSpeed>
 8008298:	e008      	b.n	80082ac <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800829a:	2101      	movs	r1, #1
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f000 f963 	bl	8008568 <USB_SetDevSpeed>
 80082a2:	e003      	b.n	80082ac <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80082a4:	2103      	movs	r1, #3
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f000 f95e 	bl	8008568 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80082ac:	2110      	movs	r1, #16
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	f000 f8fa 	bl	80084a8 <USB_FlushTxFifo>
 80082b4:	4603      	mov	r3, r0
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d001      	beq.n	80082be <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80082ba:	2301      	movs	r3, #1
 80082bc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 f924 	bl	800850c <USB_FlushRxFifo>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d001      	beq.n	80082ce <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80082ca:	2301      	movs	r3, #1
 80082cc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082d4:	461a      	mov	r2, r3
 80082d6:	2300      	movs	r3, #0
 80082d8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082e0:	461a      	mov	r2, r3
 80082e2:	2300      	movs	r3, #0
 80082e4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082ec:	461a      	mov	r2, r3
 80082ee:	2300      	movs	r3, #0
 80082f0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80082f2:	2300      	movs	r3, #0
 80082f4:	613b      	str	r3, [r7, #16]
 80082f6:	e043      	b.n	8008380 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	015a      	lsls	r2, r3, #5
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	4413      	add	r3, r2
 8008300:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800830a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800830e:	d118      	bne.n	8008342 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008310:	693b      	ldr	r3, [r7, #16]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d10a      	bne.n	800832c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	015a      	lsls	r2, r3, #5
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	4413      	add	r3, r2
 800831e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008322:	461a      	mov	r2, r3
 8008324:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008328:	6013      	str	r3, [r2, #0]
 800832a:	e013      	b.n	8008354 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	015a      	lsls	r2, r3, #5
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	4413      	add	r3, r2
 8008334:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008338:	461a      	mov	r2, r3
 800833a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800833e:	6013      	str	r3, [r2, #0]
 8008340:	e008      	b.n	8008354 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008342:	693b      	ldr	r3, [r7, #16]
 8008344:	015a      	lsls	r2, r3, #5
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	4413      	add	r3, r2
 800834a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800834e:	461a      	mov	r2, r3
 8008350:	2300      	movs	r3, #0
 8008352:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008354:	693b      	ldr	r3, [r7, #16]
 8008356:	015a      	lsls	r2, r3, #5
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	4413      	add	r3, r2
 800835c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008360:	461a      	mov	r2, r3
 8008362:	2300      	movs	r3, #0
 8008364:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	015a      	lsls	r2, r3, #5
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	4413      	add	r3, r2
 800836e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008372:	461a      	mov	r2, r3
 8008374:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008378:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800837a:	693b      	ldr	r3, [r7, #16]
 800837c:	3301      	adds	r3, #1
 800837e:	613b      	str	r3, [r7, #16]
 8008380:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008384:	461a      	mov	r2, r3
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	4293      	cmp	r3, r2
 800838a:	d3b5      	bcc.n	80082f8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800838c:	2300      	movs	r3, #0
 800838e:	613b      	str	r3, [r7, #16]
 8008390:	e043      	b.n	800841a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008392:	693b      	ldr	r3, [r7, #16]
 8008394:	015a      	lsls	r2, r3, #5
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	4413      	add	r3, r2
 800839a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80083a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80083a8:	d118      	bne.n	80083dc <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d10a      	bne.n	80083c6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80083b0:	693b      	ldr	r3, [r7, #16]
 80083b2:	015a      	lsls	r2, r3, #5
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	4413      	add	r3, r2
 80083b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083bc:	461a      	mov	r2, r3
 80083be:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80083c2:	6013      	str	r3, [r2, #0]
 80083c4:	e013      	b.n	80083ee <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	015a      	lsls	r2, r3, #5
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	4413      	add	r3, r2
 80083ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083d2:	461a      	mov	r2, r3
 80083d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80083d8:	6013      	str	r3, [r2, #0]
 80083da:	e008      	b.n	80083ee <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	015a      	lsls	r2, r3, #5
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	4413      	add	r3, r2
 80083e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083e8:	461a      	mov	r2, r3
 80083ea:	2300      	movs	r3, #0
 80083ec:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80083ee:	693b      	ldr	r3, [r7, #16]
 80083f0:	015a      	lsls	r2, r3, #5
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	4413      	add	r3, r2
 80083f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083fa:	461a      	mov	r2, r3
 80083fc:	2300      	movs	r3, #0
 80083fe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008400:	693b      	ldr	r3, [r7, #16]
 8008402:	015a      	lsls	r2, r3, #5
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	4413      	add	r3, r2
 8008408:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800840c:	461a      	mov	r2, r3
 800840e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008412:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008414:	693b      	ldr	r3, [r7, #16]
 8008416:	3301      	adds	r3, #1
 8008418:	613b      	str	r3, [r7, #16]
 800841a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800841e:	461a      	mov	r2, r3
 8008420:	693b      	ldr	r3, [r7, #16]
 8008422:	4293      	cmp	r3, r2
 8008424:	d3b5      	bcc.n	8008392 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800842c:	691b      	ldr	r3, [r3, #16]
 800842e:	68fa      	ldr	r2, [r7, #12]
 8008430:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008434:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008438:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2200      	movs	r2, #0
 800843e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008446:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008448:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800844c:	2b00      	cmp	r3, #0
 800844e:	d105      	bne.n	800845c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	699b      	ldr	r3, [r3, #24]
 8008454:	f043 0210 	orr.w	r2, r3, #16
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	699a      	ldr	r2, [r3, #24]
 8008460:	4b10      	ldr	r3, [pc, #64]	@ (80084a4 <USB_DevInit+0x2c4>)
 8008462:	4313      	orrs	r3, r2
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008468:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800846c:	2b00      	cmp	r3, #0
 800846e:	d005      	beq.n	800847c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	699b      	ldr	r3, [r3, #24]
 8008474:	f043 0208 	orr.w	r2, r3, #8
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800847c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008480:	2b01      	cmp	r3, #1
 8008482:	d107      	bne.n	8008494 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	699b      	ldr	r3, [r3, #24]
 8008488:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800848c:	f043 0304 	orr.w	r3, r3, #4
 8008490:	687a      	ldr	r2, [r7, #4]
 8008492:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008494:	7dfb      	ldrb	r3, [r7, #23]
}
 8008496:	4618      	mov	r0, r3
 8008498:	3718      	adds	r7, #24
 800849a:	46bd      	mov	sp, r7
 800849c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80084a0:	b004      	add	sp, #16
 80084a2:	4770      	bx	lr
 80084a4:	803c3800 	.word	0x803c3800

080084a8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80084a8:	b480      	push	{r7}
 80084aa:	b085      	sub	sp, #20
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
 80084b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80084b2:	2300      	movs	r3, #0
 80084b4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	3301      	adds	r3, #1
 80084ba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80084c2:	d901      	bls.n	80084c8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80084c4:	2303      	movs	r3, #3
 80084c6:	e01b      	b.n	8008500 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	691b      	ldr	r3, [r3, #16]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	daf2      	bge.n	80084b6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80084d0:	2300      	movs	r3, #0
 80084d2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	019b      	lsls	r3, r3, #6
 80084d8:	f043 0220 	orr.w	r2, r3, #32
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	3301      	adds	r3, #1
 80084e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80084ec:	d901      	bls.n	80084f2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80084ee:	2303      	movs	r3, #3
 80084f0:	e006      	b.n	8008500 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	691b      	ldr	r3, [r3, #16]
 80084f6:	f003 0320 	and.w	r3, r3, #32
 80084fa:	2b20      	cmp	r3, #32
 80084fc:	d0f0      	beq.n	80084e0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80084fe:	2300      	movs	r3, #0
}
 8008500:	4618      	mov	r0, r3
 8008502:	3714      	adds	r7, #20
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr

0800850c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800850c:	b480      	push	{r7}
 800850e:	b085      	sub	sp, #20
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008514:	2300      	movs	r3, #0
 8008516:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	3301      	adds	r3, #1
 800851c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008524:	d901      	bls.n	800852a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008526:	2303      	movs	r3, #3
 8008528:	e018      	b.n	800855c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	691b      	ldr	r3, [r3, #16]
 800852e:	2b00      	cmp	r3, #0
 8008530:	daf2      	bge.n	8008518 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008532:	2300      	movs	r3, #0
 8008534:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2210      	movs	r2, #16
 800853a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	3301      	adds	r3, #1
 8008540:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008548:	d901      	bls.n	800854e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800854a:	2303      	movs	r3, #3
 800854c:	e006      	b.n	800855c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	691b      	ldr	r3, [r3, #16]
 8008552:	f003 0310 	and.w	r3, r3, #16
 8008556:	2b10      	cmp	r3, #16
 8008558:	d0f0      	beq.n	800853c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800855a:	2300      	movs	r3, #0
}
 800855c:	4618      	mov	r0, r3
 800855e:	3714      	adds	r7, #20
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr

08008568 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008568:	b480      	push	{r7}
 800856a:	b085      	sub	sp, #20
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
 8008570:	460b      	mov	r3, r1
 8008572:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800857e:	681a      	ldr	r2, [r3, #0]
 8008580:	78fb      	ldrb	r3, [r7, #3]
 8008582:	68f9      	ldr	r1, [r7, #12]
 8008584:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008588:	4313      	orrs	r3, r2
 800858a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800858c:	2300      	movs	r3, #0
}
 800858e:	4618      	mov	r0, r3
 8008590:	3714      	adds	r7, #20
 8008592:	46bd      	mov	sp, r7
 8008594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008598:	4770      	bx	lr

0800859a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800859a:	b480      	push	{r7}
 800859c:	b087      	sub	sp, #28
 800859e:	af00      	add	r7, sp, #0
 80085a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80085a6:	693b      	ldr	r3, [r7, #16]
 80085a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085ac:	689b      	ldr	r3, [r3, #8]
 80085ae:	f003 0306 	and.w	r3, r3, #6
 80085b2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d102      	bne.n	80085c0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80085ba:	2300      	movs	r3, #0
 80085bc:	75fb      	strb	r3, [r7, #23]
 80085be:	e00a      	b.n	80085d6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	2b02      	cmp	r3, #2
 80085c4:	d002      	beq.n	80085cc <USB_GetDevSpeed+0x32>
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	2b06      	cmp	r3, #6
 80085ca:	d102      	bne.n	80085d2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80085cc:	2302      	movs	r3, #2
 80085ce:	75fb      	strb	r3, [r7, #23]
 80085d0:	e001      	b.n	80085d6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80085d2:	230f      	movs	r3, #15
 80085d4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80085d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80085d8:	4618      	mov	r0, r3
 80085da:	371c      	adds	r7, #28
 80085dc:	46bd      	mov	sp, r7
 80085de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e2:	4770      	bx	lr

080085e4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80085e4:	b480      	push	{r7}
 80085e6:	b085      	sub	sp, #20
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
 80085ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	781b      	ldrb	r3, [r3, #0]
 80085f6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	785b      	ldrb	r3, [r3, #1]
 80085fc:	2b01      	cmp	r3, #1
 80085fe:	d13a      	bne.n	8008676 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008606:	69da      	ldr	r2, [r3, #28]
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	781b      	ldrb	r3, [r3, #0]
 800860c:	f003 030f 	and.w	r3, r3, #15
 8008610:	2101      	movs	r1, #1
 8008612:	fa01 f303 	lsl.w	r3, r1, r3
 8008616:	b29b      	uxth	r3, r3
 8008618:	68f9      	ldr	r1, [r7, #12]
 800861a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800861e:	4313      	orrs	r3, r2
 8008620:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008622:	68bb      	ldr	r3, [r7, #8]
 8008624:	015a      	lsls	r2, r3, #5
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	4413      	add	r3, r2
 800862a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008634:	2b00      	cmp	r3, #0
 8008636:	d155      	bne.n	80086e4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008638:	68bb      	ldr	r3, [r7, #8]
 800863a:	015a      	lsls	r2, r3, #5
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	4413      	add	r3, r2
 8008640:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008644:	681a      	ldr	r2, [r3, #0]
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	689b      	ldr	r3, [r3, #8]
 800864a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	791b      	ldrb	r3, [r3, #4]
 8008652:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008654:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	059b      	lsls	r3, r3, #22
 800865a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800865c:	4313      	orrs	r3, r2
 800865e:	68ba      	ldr	r2, [r7, #8]
 8008660:	0151      	lsls	r1, r2, #5
 8008662:	68fa      	ldr	r2, [r7, #12]
 8008664:	440a      	add	r2, r1
 8008666:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800866a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800866e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008672:	6013      	str	r3, [r2, #0]
 8008674:	e036      	b.n	80086e4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800867c:	69da      	ldr	r2, [r3, #28]
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	781b      	ldrb	r3, [r3, #0]
 8008682:	f003 030f 	and.w	r3, r3, #15
 8008686:	2101      	movs	r1, #1
 8008688:	fa01 f303 	lsl.w	r3, r1, r3
 800868c:	041b      	lsls	r3, r3, #16
 800868e:	68f9      	ldr	r1, [r7, #12]
 8008690:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008694:	4313      	orrs	r3, r2
 8008696:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	015a      	lsls	r2, r3, #5
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	4413      	add	r3, r2
 80086a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d11a      	bne.n	80086e4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	015a      	lsls	r2, r3, #5
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	4413      	add	r3, r2
 80086b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086ba:	681a      	ldr	r2, [r3, #0]
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	689b      	ldr	r3, [r3, #8]
 80086c0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	791b      	ldrb	r3, [r3, #4]
 80086c8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80086ca:	430b      	orrs	r3, r1
 80086cc:	4313      	orrs	r3, r2
 80086ce:	68ba      	ldr	r2, [r7, #8]
 80086d0:	0151      	lsls	r1, r2, #5
 80086d2:	68fa      	ldr	r2, [r7, #12]
 80086d4:	440a      	add	r2, r1
 80086d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80086de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086e2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80086e4:	2300      	movs	r3, #0
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3714      	adds	r7, #20
 80086ea:	46bd      	mov	sp, r7
 80086ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f0:	4770      	bx	lr
	...

080086f4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80086f4:	b480      	push	{r7}
 80086f6:	b085      	sub	sp, #20
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
 80086fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	781b      	ldrb	r3, [r3, #0]
 8008706:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	785b      	ldrb	r3, [r3, #1]
 800870c:	2b01      	cmp	r3, #1
 800870e:	d161      	bne.n	80087d4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	015a      	lsls	r2, r3, #5
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	4413      	add	r3, r2
 8008718:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008722:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008726:	d11f      	bne.n	8008768 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	015a      	lsls	r2, r3, #5
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	4413      	add	r3, r2
 8008730:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	68ba      	ldr	r2, [r7, #8]
 8008738:	0151      	lsls	r1, r2, #5
 800873a:	68fa      	ldr	r2, [r7, #12]
 800873c:	440a      	add	r2, r1
 800873e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008742:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008746:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	015a      	lsls	r2, r3, #5
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	4413      	add	r3, r2
 8008750:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	68ba      	ldr	r2, [r7, #8]
 8008758:	0151      	lsls	r1, r2, #5
 800875a:	68fa      	ldr	r2, [r7, #12]
 800875c:	440a      	add	r2, r1
 800875e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008762:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008766:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800876e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	781b      	ldrb	r3, [r3, #0]
 8008774:	f003 030f 	and.w	r3, r3, #15
 8008778:	2101      	movs	r1, #1
 800877a:	fa01 f303 	lsl.w	r3, r1, r3
 800877e:	b29b      	uxth	r3, r3
 8008780:	43db      	mvns	r3, r3
 8008782:	68f9      	ldr	r1, [r7, #12]
 8008784:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008788:	4013      	ands	r3, r2
 800878a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008792:	69da      	ldr	r2, [r3, #28]
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	781b      	ldrb	r3, [r3, #0]
 8008798:	f003 030f 	and.w	r3, r3, #15
 800879c:	2101      	movs	r1, #1
 800879e:	fa01 f303 	lsl.w	r3, r1, r3
 80087a2:	b29b      	uxth	r3, r3
 80087a4:	43db      	mvns	r3, r3
 80087a6:	68f9      	ldr	r1, [r7, #12]
 80087a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80087ac:	4013      	ands	r3, r2
 80087ae:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	015a      	lsls	r2, r3, #5
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	4413      	add	r3, r2
 80087b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087bc:	681a      	ldr	r2, [r3, #0]
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	0159      	lsls	r1, r3, #5
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	440b      	add	r3, r1
 80087c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087ca:	4619      	mov	r1, r3
 80087cc:	4b35      	ldr	r3, [pc, #212]	@ (80088a4 <USB_DeactivateEndpoint+0x1b0>)
 80087ce:	4013      	ands	r3, r2
 80087d0:	600b      	str	r3, [r1, #0]
 80087d2:	e060      	b.n	8008896 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	015a      	lsls	r2, r3, #5
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	4413      	add	r3, r2
 80087dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80087e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80087ea:	d11f      	bne.n	800882c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	015a      	lsls	r2, r3, #5
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	4413      	add	r3, r2
 80087f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	68ba      	ldr	r2, [r7, #8]
 80087fc:	0151      	lsls	r1, r2, #5
 80087fe:	68fa      	ldr	r2, [r7, #12]
 8008800:	440a      	add	r2, r1
 8008802:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008806:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800880a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	015a      	lsls	r2, r3, #5
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	4413      	add	r3, r2
 8008814:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	68ba      	ldr	r2, [r7, #8]
 800881c:	0151      	lsls	r1, r2, #5
 800881e:	68fa      	ldr	r2, [r7, #12]
 8008820:	440a      	add	r2, r1
 8008822:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008826:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800882a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008832:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	f003 030f 	and.w	r3, r3, #15
 800883c:	2101      	movs	r1, #1
 800883e:	fa01 f303 	lsl.w	r3, r1, r3
 8008842:	041b      	lsls	r3, r3, #16
 8008844:	43db      	mvns	r3, r3
 8008846:	68f9      	ldr	r1, [r7, #12]
 8008848:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800884c:	4013      	ands	r3, r2
 800884e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008856:	69da      	ldr	r2, [r3, #28]
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	781b      	ldrb	r3, [r3, #0]
 800885c:	f003 030f 	and.w	r3, r3, #15
 8008860:	2101      	movs	r1, #1
 8008862:	fa01 f303 	lsl.w	r3, r1, r3
 8008866:	041b      	lsls	r3, r3, #16
 8008868:	43db      	mvns	r3, r3
 800886a:	68f9      	ldr	r1, [r7, #12]
 800886c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008870:	4013      	ands	r3, r2
 8008872:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	015a      	lsls	r2, r3, #5
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	4413      	add	r3, r2
 800887c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008880:	681a      	ldr	r2, [r3, #0]
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	0159      	lsls	r1, r3, #5
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	440b      	add	r3, r1
 800888a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800888e:	4619      	mov	r1, r3
 8008890:	4b05      	ldr	r3, [pc, #20]	@ (80088a8 <USB_DeactivateEndpoint+0x1b4>)
 8008892:	4013      	ands	r3, r2
 8008894:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008896:	2300      	movs	r3, #0
}
 8008898:	4618      	mov	r0, r3
 800889a:	3714      	adds	r7, #20
 800889c:	46bd      	mov	sp, r7
 800889e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a2:	4770      	bx	lr
 80088a4:	ec337800 	.word	0xec337800
 80088a8:	eff37800 	.word	0xeff37800

080088ac <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b08a      	sub	sp, #40	@ 0x28
 80088b0:	af02      	add	r7, sp, #8
 80088b2:	60f8      	str	r0, [r7, #12]
 80088b4:	60b9      	str	r1, [r7, #8]
 80088b6:	4613      	mov	r3, r2
 80088b8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	781b      	ldrb	r3, [r3, #0]
 80088c2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	785b      	ldrb	r3, [r3, #1]
 80088c8:	2b01      	cmp	r3, #1
 80088ca:	f040 817f 	bne.w	8008bcc <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	691b      	ldr	r3, [r3, #16]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d132      	bne.n	800893c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80088d6:	69bb      	ldr	r3, [r7, #24]
 80088d8:	015a      	lsls	r2, r3, #5
 80088da:	69fb      	ldr	r3, [r7, #28]
 80088dc:	4413      	add	r3, r2
 80088de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088e2:	691b      	ldr	r3, [r3, #16]
 80088e4:	69ba      	ldr	r2, [r7, #24]
 80088e6:	0151      	lsls	r1, r2, #5
 80088e8:	69fa      	ldr	r2, [r7, #28]
 80088ea:	440a      	add	r2, r1
 80088ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088f0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80088f4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80088f8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80088fa:	69bb      	ldr	r3, [r7, #24]
 80088fc:	015a      	lsls	r2, r3, #5
 80088fe:	69fb      	ldr	r3, [r7, #28]
 8008900:	4413      	add	r3, r2
 8008902:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008906:	691b      	ldr	r3, [r3, #16]
 8008908:	69ba      	ldr	r2, [r7, #24]
 800890a:	0151      	lsls	r1, r2, #5
 800890c:	69fa      	ldr	r2, [r7, #28]
 800890e:	440a      	add	r2, r1
 8008910:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008914:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008918:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800891a:	69bb      	ldr	r3, [r7, #24]
 800891c:	015a      	lsls	r2, r3, #5
 800891e:	69fb      	ldr	r3, [r7, #28]
 8008920:	4413      	add	r3, r2
 8008922:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008926:	691b      	ldr	r3, [r3, #16]
 8008928:	69ba      	ldr	r2, [r7, #24]
 800892a:	0151      	lsls	r1, r2, #5
 800892c:	69fa      	ldr	r2, [r7, #28]
 800892e:	440a      	add	r2, r1
 8008930:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008934:	0cdb      	lsrs	r3, r3, #19
 8008936:	04db      	lsls	r3, r3, #19
 8008938:	6113      	str	r3, [r2, #16]
 800893a:	e097      	b.n	8008a6c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800893c:	69bb      	ldr	r3, [r7, #24]
 800893e:	015a      	lsls	r2, r3, #5
 8008940:	69fb      	ldr	r3, [r7, #28]
 8008942:	4413      	add	r3, r2
 8008944:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008948:	691b      	ldr	r3, [r3, #16]
 800894a:	69ba      	ldr	r2, [r7, #24]
 800894c:	0151      	lsls	r1, r2, #5
 800894e:	69fa      	ldr	r2, [r7, #28]
 8008950:	440a      	add	r2, r1
 8008952:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008956:	0cdb      	lsrs	r3, r3, #19
 8008958:	04db      	lsls	r3, r3, #19
 800895a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800895c:	69bb      	ldr	r3, [r7, #24]
 800895e:	015a      	lsls	r2, r3, #5
 8008960:	69fb      	ldr	r3, [r7, #28]
 8008962:	4413      	add	r3, r2
 8008964:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008968:	691b      	ldr	r3, [r3, #16]
 800896a:	69ba      	ldr	r2, [r7, #24]
 800896c:	0151      	lsls	r1, r2, #5
 800896e:	69fa      	ldr	r2, [r7, #28]
 8008970:	440a      	add	r2, r1
 8008972:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008976:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800897a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800897e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008980:	69bb      	ldr	r3, [r7, #24]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d11a      	bne.n	80089bc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	691a      	ldr	r2, [r3, #16]
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	689b      	ldr	r3, [r3, #8]
 800898e:	429a      	cmp	r2, r3
 8008990:	d903      	bls.n	800899a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	689a      	ldr	r2, [r3, #8]
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800899a:	69bb      	ldr	r3, [r7, #24]
 800899c:	015a      	lsls	r2, r3, #5
 800899e:	69fb      	ldr	r3, [r7, #28]
 80089a0:	4413      	add	r3, r2
 80089a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089a6:	691b      	ldr	r3, [r3, #16]
 80089a8:	69ba      	ldr	r2, [r7, #24]
 80089aa:	0151      	lsls	r1, r2, #5
 80089ac:	69fa      	ldr	r2, [r7, #28]
 80089ae:	440a      	add	r2, r1
 80089b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80089b8:	6113      	str	r3, [r2, #16]
 80089ba:	e044      	b.n	8008a46 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	691a      	ldr	r2, [r3, #16]
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	689b      	ldr	r3, [r3, #8]
 80089c4:	4413      	add	r3, r2
 80089c6:	1e5a      	subs	r2, r3, #1
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	689b      	ldr	r3, [r3, #8]
 80089cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80089d0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80089d2:	69bb      	ldr	r3, [r7, #24]
 80089d4:	015a      	lsls	r2, r3, #5
 80089d6:	69fb      	ldr	r3, [r7, #28]
 80089d8:	4413      	add	r3, r2
 80089da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089de:	691a      	ldr	r2, [r3, #16]
 80089e0:	8afb      	ldrh	r3, [r7, #22]
 80089e2:	04d9      	lsls	r1, r3, #19
 80089e4:	4ba4      	ldr	r3, [pc, #656]	@ (8008c78 <USB_EPStartXfer+0x3cc>)
 80089e6:	400b      	ands	r3, r1
 80089e8:	69b9      	ldr	r1, [r7, #24]
 80089ea:	0148      	lsls	r0, r1, #5
 80089ec:	69f9      	ldr	r1, [r7, #28]
 80089ee:	4401      	add	r1, r0
 80089f0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80089f4:	4313      	orrs	r3, r2
 80089f6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80089f8:	68bb      	ldr	r3, [r7, #8]
 80089fa:	791b      	ldrb	r3, [r3, #4]
 80089fc:	2b01      	cmp	r3, #1
 80089fe:	d122      	bne.n	8008a46 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008a00:	69bb      	ldr	r3, [r7, #24]
 8008a02:	015a      	lsls	r2, r3, #5
 8008a04:	69fb      	ldr	r3, [r7, #28]
 8008a06:	4413      	add	r3, r2
 8008a08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a0c:	691b      	ldr	r3, [r3, #16]
 8008a0e:	69ba      	ldr	r2, [r7, #24]
 8008a10:	0151      	lsls	r1, r2, #5
 8008a12:	69fa      	ldr	r2, [r7, #28]
 8008a14:	440a      	add	r2, r1
 8008a16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a1a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008a1e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8008a20:	69bb      	ldr	r3, [r7, #24]
 8008a22:	015a      	lsls	r2, r3, #5
 8008a24:	69fb      	ldr	r3, [r7, #28]
 8008a26:	4413      	add	r3, r2
 8008a28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a2c:	691a      	ldr	r2, [r3, #16]
 8008a2e:	8afb      	ldrh	r3, [r7, #22]
 8008a30:	075b      	lsls	r3, r3, #29
 8008a32:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8008a36:	69b9      	ldr	r1, [r7, #24]
 8008a38:	0148      	lsls	r0, r1, #5
 8008a3a:	69f9      	ldr	r1, [r7, #28]
 8008a3c:	4401      	add	r1, r0
 8008a3e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008a42:	4313      	orrs	r3, r2
 8008a44:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008a46:	69bb      	ldr	r3, [r7, #24]
 8008a48:	015a      	lsls	r2, r3, #5
 8008a4a:	69fb      	ldr	r3, [r7, #28]
 8008a4c:	4413      	add	r3, r2
 8008a4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a52:	691a      	ldr	r2, [r3, #16]
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	691b      	ldr	r3, [r3, #16]
 8008a58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a5c:	69b9      	ldr	r1, [r7, #24]
 8008a5e:	0148      	lsls	r0, r1, #5
 8008a60:	69f9      	ldr	r1, [r7, #28]
 8008a62:	4401      	add	r1, r0
 8008a64:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008a68:	4313      	orrs	r3, r2
 8008a6a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008a6c:	79fb      	ldrb	r3, [r7, #7]
 8008a6e:	2b01      	cmp	r3, #1
 8008a70:	d14b      	bne.n	8008b0a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	69db      	ldr	r3, [r3, #28]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d009      	beq.n	8008a8e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008a7a:	69bb      	ldr	r3, [r7, #24]
 8008a7c:	015a      	lsls	r2, r3, #5
 8008a7e:	69fb      	ldr	r3, [r7, #28]
 8008a80:	4413      	add	r3, r2
 8008a82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a86:	461a      	mov	r2, r3
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	69db      	ldr	r3, [r3, #28]
 8008a8c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	791b      	ldrb	r3, [r3, #4]
 8008a92:	2b01      	cmp	r3, #1
 8008a94:	d128      	bne.n	8008ae8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008a96:	69fb      	ldr	r3, [r7, #28]
 8008a98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a9c:	689b      	ldr	r3, [r3, #8]
 8008a9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d110      	bne.n	8008ac8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008aa6:	69bb      	ldr	r3, [r7, #24]
 8008aa8:	015a      	lsls	r2, r3, #5
 8008aaa:	69fb      	ldr	r3, [r7, #28]
 8008aac:	4413      	add	r3, r2
 8008aae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	69ba      	ldr	r2, [r7, #24]
 8008ab6:	0151      	lsls	r1, r2, #5
 8008ab8:	69fa      	ldr	r2, [r7, #28]
 8008aba:	440a      	add	r2, r1
 8008abc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ac0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008ac4:	6013      	str	r3, [r2, #0]
 8008ac6:	e00f      	b.n	8008ae8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008ac8:	69bb      	ldr	r3, [r7, #24]
 8008aca:	015a      	lsls	r2, r3, #5
 8008acc:	69fb      	ldr	r3, [r7, #28]
 8008ace:	4413      	add	r3, r2
 8008ad0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	69ba      	ldr	r2, [r7, #24]
 8008ad8:	0151      	lsls	r1, r2, #5
 8008ada:	69fa      	ldr	r2, [r7, #28]
 8008adc:	440a      	add	r2, r1
 8008ade:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ae2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008ae6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008ae8:	69bb      	ldr	r3, [r7, #24]
 8008aea:	015a      	lsls	r2, r3, #5
 8008aec:	69fb      	ldr	r3, [r7, #28]
 8008aee:	4413      	add	r3, r2
 8008af0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	69ba      	ldr	r2, [r7, #24]
 8008af8:	0151      	lsls	r1, r2, #5
 8008afa:	69fa      	ldr	r2, [r7, #28]
 8008afc:	440a      	add	r2, r1
 8008afe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b02:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008b06:	6013      	str	r3, [r2, #0]
 8008b08:	e166      	b.n	8008dd8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008b0a:	69bb      	ldr	r3, [r7, #24]
 8008b0c:	015a      	lsls	r2, r3, #5
 8008b0e:	69fb      	ldr	r3, [r7, #28]
 8008b10:	4413      	add	r3, r2
 8008b12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	69ba      	ldr	r2, [r7, #24]
 8008b1a:	0151      	lsls	r1, r2, #5
 8008b1c:	69fa      	ldr	r2, [r7, #28]
 8008b1e:	440a      	add	r2, r1
 8008b20:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b24:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008b28:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	791b      	ldrb	r3, [r3, #4]
 8008b2e:	2b01      	cmp	r3, #1
 8008b30:	d015      	beq.n	8008b5e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	691b      	ldr	r3, [r3, #16]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	f000 814e 	beq.w	8008dd8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008b3c:	69fb      	ldr	r3, [r7, #28]
 8008b3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b42:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	781b      	ldrb	r3, [r3, #0]
 8008b48:	f003 030f 	and.w	r3, r3, #15
 8008b4c:	2101      	movs	r1, #1
 8008b4e:	fa01 f303 	lsl.w	r3, r1, r3
 8008b52:	69f9      	ldr	r1, [r7, #28]
 8008b54:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008b58:	4313      	orrs	r3, r2
 8008b5a:	634b      	str	r3, [r1, #52]	@ 0x34
 8008b5c:	e13c      	b.n	8008dd8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008b5e:	69fb      	ldr	r3, [r7, #28]
 8008b60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b64:	689b      	ldr	r3, [r3, #8]
 8008b66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d110      	bne.n	8008b90 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008b6e:	69bb      	ldr	r3, [r7, #24]
 8008b70:	015a      	lsls	r2, r3, #5
 8008b72:	69fb      	ldr	r3, [r7, #28]
 8008b74:	4413      	add	r3, r2
 8008b76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	69ba      	ldr	r2, [r7, #24]
 8008b7e:	0151      	lsls	r1, r2, #5
 8008b80:	69fa      	ldr	r2, [r7, #28]
 8008b82:	440a      	add	r2, r1
 8008b84:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b88:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008b8c:	6013      	str	r3, [r2, #0]
 8008b8e:	e00f      	b.n	8008bb0 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008b90:	69bb      	ldr	r3, [r7, #24]
 8008b92:	015a      	lsls	r2, r3, #5
 8008b94:	69fb      	ldr	r3, [r7, #28]
 8008b96:	4413      	add	r3, r2
 8008b98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	69ba      	ldr	r2, [r7, #24]
 8008ba0:	0151      	lsls	r1, r2, #5
 8008ba2:	69fa      	ldr	r2, [r7, #28]
 8008ba4:	440a      	add	r2, r1
 8008ba6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008baa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008bae:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	68d9      	ldr	r1, [r3, #12]
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	781a      	ldrb	r2, [r3, #0]
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	691b      	ldr	r3, [r3, #16]
 8008bbc:	b298      	uxth	r0, r3
 8008bbe:	79fb      	ldrb	r3, [r7, #7]
 8008bc0:	9300      	str	r3, [sp, #0]
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	68f8      	ldr	r0, [r7, #12]
 8008bc6:	f000 f9b9 	bl	8008f3c <USB_WritePacket>
 8008bca:	e105      	b.n	8008dd8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008bcc:	69bb      	ldr	r3, [r7, #24]
 8008bce:	015a      	lsls	r2, r3, #5
 8008bd0:	69fb      	ldr	r3, [r7, #28]
 8008bd2:	4413      	add	r3, r2
 8008bd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bd8:	691b      	ldr	r3, [r3, #16]
 8008bda:	69ba      	ldr	r2, [r7, #24]
 8008bdc:	0151      	lsls	r1, r2, #5
 8008bde:	69fa      	ldr	r2, [r7, #28]
 8008be0:	440a      	add	r2, r1
 8008be2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008be6:	0cdb      	lsrs	r3, r3, #19
 8008be8:	04db      	lsls	r3, r3, #19
 8008bea:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008bec:	69bb      	ldr	r3, [r7, #24]
 8008bee:	015a      	lsls	r2, r3, #5
 8008bf0:	69fb      	ldr	r3, [r7, #28]
 8008bf2:	4413      	add	r3, r2
 8008bf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bf8:	691b      	ldr	r3, [r3, #16]
 8008bfa:	69ba      	ldr	r2, [r7, #24]
 8008bfc:	0151      	lsls	r1, r2, #5
 8008bfe:	69fa      	ldr	r2, [r7, #28]
 8008c00:	440a      	add	r2, r1
 8008c02:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c06:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008c0a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008c0e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008c10:	69bb      	ldr	r3, [r7, #24]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d132      	bne.n	8008c7c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	691b      	ldr	r3, [r3, #16]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d003      	beq.n	8008c26 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	689a      	ldr	r2, [r3, #8]
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	689a      	ldr	r2, [r3, #8]
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	015a      	lsls	r2, r3, #5
 8008c32:	69fb      	ldr	r3, [r7, #28]
 8008c34:	4413      	add	r3, r2
 8008c36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c3a:	691a      	ldr	r2, [r3, #16]
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	6a1b      	ldr	r3, [r3, #32]
 8008c40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c44:	69b9      	ldr	r1, [r7, #24]
 8008c46:	0148      	lsls	r0, r1, #5
 8008c48:	69f9      	ldr	r1, [r7, #28]
 8008c4a:	4401      	add	r1, r0
 8008c4c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008c50:	4313      	orrs	r3, r2
 8008c52:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008c54:	69bb      	ldr	r3, [r7, #24]
 8008c56:	015a      	lsls	r2, r3, #5
 8008c58:	69fb      	ldr	r3, [r7, #28]
 8008c5a:	4413      	add	r3, r2
 8008c5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c60:	691b      	ldr	r3, [r3, #16]
 8008c62:	69ba      	ldr	r2, [r7, #24]
 8008c64:	0151      	lsls	r1, r2, #5
 8008c66:	69fa      	ldr	r2, [r7, #28]
 8008c68:	440a      	add	r2, r1
 8008c6a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c6e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008c72:	6113      	str	r3, [r2, #16]
 8008c74:	e062      	b.n	8008d3c <USB_EPStartXfer+0x490>
 8008c76:	bf00      	nop
 8008c78:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	691b      	ldr	r3, [r3, #16]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d123      	bne.n	8008ccc <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008c84:	69bb      	ldr	r3, [r7, #24]
 8008c86:	015a      	lsls	r2, r3, #5
 8008c88:	69fb      	ldr	r3, [r7, #28]
 8008c8a:	4413      	add	r3, r2
 8008c8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c90:	691a      	ldr	r2, [r3, #16]
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	689b      	ldr	r3, [r3, #8]
 8008c96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c9a:	69b9      	ldr	r1, [r7, #24]
 8008c9c:	0148      	lsls	r0, r1, #5
 8008c9e:	69f9      	ldr	r1, [r7, #28]
 8008ca0:	4401      	add	r1, r0
 8008ca2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008ca6:	4313      	orrs	r3, r2
 8008ca8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008caa:	69bb      	ldr	r3, [r7, #24]
 8008cac:	015a      	lsls	r2, r3, #5
 8008cae:	69fb      	ldr	r3, [r7, #28]
 8008cb0:	4413      	add	r3, r2
 8008cb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cb6:	691b      	ldr	r3, [r3, #16]
 8008cb8:	69ba      	ldr	r2, [r7, #24]
 8008cba:	0151      	lsls	r1, r2, #5
 8008cbc:	69fa      	ldr	r2, [r7, #28]
 8008cbe:	440a      	add	r2, r1
 8008cc0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008cc4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008cc8:	6113      	str	r3, [r2, #16]
 8008cca:	e037      	b.n	8008d3c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	691a      	ldr	r2, [r3, #16]
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	689b      	ldr	r3, [r3, #8]
 8008cd4:	4413      	add	r3, r2
 8008cd6:	1e5a      	subs	r2, r3, #1
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	689b      	ldr	r3, [r3, #8]
 8008cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ce0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	689b      	ldr	r3, [r3, #8]
 8008ce6:	8afa      	ldrh	r2, [r7, #22]
 8008ce8:	fb03 f202 	mul.w	r2, r3, r2
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008cf0:	69bb      	ldr	r3, [r7, #24]
 8008cf2:	015a      	lsls	r2, r3, #5
 8008cf4:	69fb      	ldr	r3, [r7, #28]
 8008cf6:	4413      	add	r3, r2
 8008cf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cfc:	691a      	ldr	r2, [r3, #16]
 8008cfe:	8afb      	ldrh	r3, [r7, #22]
 8008d00:	04d9      	lsls	r1, r3, #19
 8008d02:	4b38      	ldr	r3, [pc, #224]	@ (8008de4 <USB_EPStartXfer+0x538>)
 8008d04:	400b      	ands	r3, r1
 8008d06:	69b9      	ldr	r1, [r7, #24]
 8008d08:	0148      	lsls	r0, r1, #5
 8008d0a:	69f9      	ldr	r1, [r7, #28]
 8008d0c:	4401      	add	r1, r0
 8008d0e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008d12:	4313      	orrs	r3, r2
 8008d14:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008d16:	69bb      	ldr	r3, [r7, #24]
 8008d18:	015a      	lsls	r2, r3, #5
 8008d1a:	69fb      	ldr	r3, [r7, #28]
 8008d1c:	4413      	add	r3, r2
 8008d1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d22:	691a      	ldr	r2, [r3, #16]
 8008d24:	68bb      	ldr	r3, [r7, #8]
 8008d26:	6a1b      	ldr	r3, [r3, #32]
 8008d28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d2c:	69b9      	ldr	r1, [r7, #24]
 8008d2e:	0148      	lsls	r0, r1, #5
 8008d30:	69f9      	ldr	r1, [r7, #28]
 8008d32:	4401      	add	r1, r0
 8008d34:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008d38:	4313      	orrs	r3, r2
 8008d3a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008d3c:	79fb      	ldrb	r3, [r7, #7]
 8008d3e:	2b01      	cmp	r3, #1
 8008d40:	d10d      	bne.n	8008d5e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008d42:	68bb      	ldr	r3, [r7, #8]
 8008d44:	68db      	ldr	r3, [r3, #12]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d009      	beq.n	8008d5e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008d4a:	68bb      	ldr	r3, [r7, #8]
 8008d4c:	68d9      	ldr	r1, [r3, #12]
 8008d4e:	69bb      	ldr	r3, [r7, #24]
 8008d50:	015a      	lsls	r2, r3, #5
 8008d52:	69fb      	ldr	r3, [r7, #28]
 8008d54:	4413      	add	r3, r2
 8008d56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d5a:	460a      	mov	r2, r1
 8008d5c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	791b      	ldrb	r3, [r3, #4]
 8008d62:	2b01      	cmp	r3, #1
 8008d64:	d128      	bne.n	8008db8 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008d66:	69fb      	ldr	r3, [r7, #28]
 8008d68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d6c:	689b      	ldr	r3, [r3, #8]
 8008d6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d110      	bne.n	8008d98 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008d76:	69bb      	ldr	r3, [r7, #24]
 8008d78:	015a      	lsls	r2, r3, #5
 8008d7a:	69fb      	ldr	r3, [r7, #28]
 8008d7c:	4413      	add	r3, r2
 8008d7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	69ba      	ldr	r2, [r7, #24]
 8008d86:	0151      	lsls	r1, r2, #5
 8008d88:	69fa      	ldr	r2, [r7, #28]
 8008d8a:	440a      	add	r2, r1
 8008d8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d90:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008d94:	6013      	str	r3, [r2, #0]
 8008d96:	e00f      	b.n	8008db8 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008d98:	69bb      	ldr	r3, [r7, #24]
 8008d9a:	015a      	lsls	r2, r3, #5
 8008d9c:	69fb      	ldr	r3, [r7, #28]
 8008d9e:	4413      	add	r3, r2
 8008da0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	69ba      	ldr	r2, [r7, #24]
 8008da8:	0151      	lsls	r1, r2, #5
 8008daa:	69fa      	ldr	r2, [r7, #28]
 8008dac:	440a      	add	r2, r1
 8008dae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008db2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008db6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008db8:	69bb      	ldr	r3, [r7, #24]
 8008dba:	015a      	lsls	r2, r3, #5
 8008dbc:	69fb      	ldr	r3, [r7, #28]
 8008dbe:	4413      	add	r3, r2
 8008dc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	69ba      	ldr	r2, [r7, #24]
 8008dc8:	0151      	lsls	r1, r2, #5
 8008dca:	69fa      	ldr	r2, [r7, #28]
 8008dcc:	440a      	add	r2, r1
 8008dce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008dd2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008dd6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008dd8:	2300      	movs	r3, #0
}
 8008dda:	4618      	mov	r0, r3
 8008ddc:	3720      	adds	r7, #32
 8008dde:	46bd      	mov	sp, r7
 8008de0:	bd80      	pop	{r7, pc}
 8008de2:	bf00      	nop
 8008de4:	1ff80000 	.word	0x1ff80000

08008de8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008de8:	b480      	push	{r7}
 8008dea:	b087      	sub	sp, #28
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
 8008df0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008df2:	2300      	movs	r3, #0
 8008df4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008df6:	2300      	movs	r3, #0
 8008df8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	785b      	ldrb	r3, [r3, #1]
 8008e02:	2b01      	cmp	r3, #1
 8008e04:	d14a      	bne.n	8008e9c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	781b      	ldrb	r3, [r3, #0]
 8008e0a:	015a      	lsls	r2, r3, #5
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	4413      	add	r3, r2
 8008e10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008e1a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e1e:	f040 8086 	bne.w	8008f2e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	781b      	ldrb	r3, [r3, #0]
 8008e26:	015a      	lsls	r2, r3, #5
 8008e28:	693b      	ldr	r3, [r7, #16]
 8008e2a:	4413      	add	r3, r2
 8008e2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	683a      	ldr	r2, [r7, #0]
 8008e34:	7812      	ldrb	r2, [r2, #0]
 8008e36:	0151      	lsls	r1, r2, #5
 8008e38:	693a      	ldr	r2, [r7, #16]
 8008e3a:	440a      	add	r2, r1
 8008e3c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e40:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008e44:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	781b      	ldrb	r3, [r3, #0]
 8008e4a:	015a      	lsls	r2, r3, #5
 8008e4c:	693b      	ldr	r3, [r7, #16]
 8008e4e:	4413      	add	r3, r2
 8008e50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	683a      	ldr	r2, [r7, #0]
 8008e58:	7812      	ldrb	r2, [r2, #0]
 8008e5a:	0151      	lsls	r1, r2, #5
 8008e5c:	693a      	ldr	r2, [r7, #16]
 8008e5e:	440a      	add	r2, r1
 8008e60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e64:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008e68:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	3301      	adds	r3, #1
 8008e6e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d902      	bls.n	8008e80 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	75fb      	strb	r3, [r7, #23]
          break;
 8008e7e:	e056      	b.n	8008f2e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	781b      	ldrb	r3, [r3, #0]
 8008e84:	015a      	lsls	r2, r3, #5
 8008e86:	693b      	ldr	r3, [r7, #16]
 8008e88:	4413      	add	r3, r2
 8008e8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008e94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e98:	d0e7      	beq.n	8008e6a <USB_EPStopXfer+0x82>
 8008e9a:	e048      	b.n	8008f2e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	781b      	ldrb	r3, [r3, #0]
 8008ea0:	015a      	lsls	r2, r3, #5
 8008ea2:	693b      	ldr	r3, [r7, #16]
 8008ea4:	4413      	add	r3, r2
 8008ea6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008eb0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008eb4:	d13b      	bne.n	8008f2e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	781b      	ldrb	r3, [r3, #0]
 8008eba:	015a      	lsls	r2, r3, #5
 8008ebc:	693b      	ldr	r3, [r7, #16]
 8008ebe:	4413      	add	r3, r2
 8008ec0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	683a      	ldr	r2, [r7, #0]
 8008ec8:	7812      	ldrb	r2, [r2, #0]
 8008eca:	0151      	lsls	r1, r2, #5
 8008ecc:	693a      	ldr	r2, [r7, #16]
 8008ece:	440a      	add	r2, r1
 8008ed0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ed4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008ed8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	781b      	ldrb	r3, [r3, #0]
 8008ede:	015a      	lsls	r2, r3, #5
 8008ee0:	693b      	ldr	r3, [r7, #16]
 8008ee2:	4413      	add	r3, r2
 8008ee4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	683a      	ldr	r2, [r7, #0]
 8008eec:	7812      	ldrb	r2, [r2, #0]
 8008eee:	0151      	lsls	r1, r2, #5
 8008ef0:	693a      	ldr	r2, [r7, #16]
 8008ef2:	440a      	add	r2, r1
 8008ef4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ef8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008efc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	3301      	adds	r3, #1
 8008f02:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d902      	bls.n	8008f14 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008f0e:	2301      	movs	r3, #1
 8008f10:	75fb      	strb	r3, [r7, #23]
          break;
 8008f12:	e00c      	b.n	8008f2e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	781b      	ldrb	r3, [r3, #0]
 8008f18:	015a      	lsls	r2, r3, #5
 8008f1a:	693b      	ldr	r3, [r7, #16]
 8008f1c:	4413      	add	r3, r2
 8008f1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008f28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008f2c:	d0e7      	beq.n	8008efe <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008f2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f30:	4618      	mov	r0, r3
 8008f32:	371c      	adds	r7, #28
 8008f34:	46bd      	mov	sp, r7
 8008f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3a:	4770      	bx	lr

08008f3c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b089      	sub	sp, #36	@ 0x24
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	60f8      	str	r0, [r7, #12]
 8008f44:	60b9      	str	r1, [r7, #8]
 8008f46:	4611      	mov	r1, r2
 8008f48:	461a      	mov	r2, r3
 8008f4a:	460b      	mov	r3, r1
 8008f4c:	71fb      	strb	r3, [r7, #7]
 8008f4e:	4613      	mov	r3, r2
 8008f50:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008f5a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d123      	bne.n	8008faa <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008f62:	88bb      	ldrh	r3, [r7, #4]
 8008f64:	3303      	adds	r3, #3
 8008f66:	089b      	lsrs	r3, r3, #2
 8008f68:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	61bb      	str	r3, [r7, #24]
 8008f6e:	e018      	b.n	8008fa2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008f70:	79fb      	ldrb	r3, [r7, #7]
 8008f72:	031a      	lsls	r2, r3, #12
 8008f74:	697b      	ldr	r3, [r7, #20]
 8008f76:	4413      	add	r3, r2
 8008f78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008f7c:	461a      	mov	r2, r3
 8008f7e:	69fb      	ldr	r3, [r7, #28]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008f84:	69fb      	ldr	r3, [r7, #28]
 8008f86:	3301      	adds	r3, #1
 8008f88:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008f8a:	69fb      	ldr	r3, [r7, #28]
 8008f8c:	3301      	adds	r3, #1
 8008f8e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008f90:	69fb      	ldr	r3, [r7, #28]
 8008f92:	3301      	adds	r3, #1
 8008f94:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008f96:	69fb      	ldr	r3, [r7, #28]
 8008f98:	3301      	adds	r3, #1
 8008f9a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008f9c:	69bb      	ldr	r3, [r7, #24]
 8008f9e:	3301      	adds	r3, #1
 8008fa0:	61bb      	str	r3, [r7, #24]
 8008fa2:	69ba      	ldr	r2, [r7, #24]
 8008fa4:	693b      	ldr	r3, [r7, #16]
 8008fa6:	429a      	cmp	r2, r3
 8008fa8:	d3e2      	bcc.n	8008f70 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008faa:	2300      	movs	r3, #0
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	3724      	adds	r7, #36	@ 0x24
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb6:	4770      	bx	lr

08008fb8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b08b      	sub	sp, #44	@ 0x2c
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	60f8      	str	r0, [r7, #12]
 8008fc0:	60b9      	str	r1, [r7, #8]
 8008fc2:	4613      	mov	r3, r2
 8008fc4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008fce:	88fb      	ldrh	r3, [r7, #6]
 8008fd0:	089b      	lsrs	r3, r3, #2
 8008fd2:	b29b      	uxth	r3, r3
 8008fd4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008fd6:	88fb      	ldrh	r3, [r7, #6]
 8008fd8:	f003 0303 	and.w	r3, r3, #3
 8008fdc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008fde:	2300      	movs	r3, #0
 8008fe0:	623b      	str	r3, [r7, #32]
 8008fe2:	e014      	b.n	800900e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008fe4:	69bb      	ldr	r3, [r7, #24]
 8008fe6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008fea:	681a      	ldr	r2, [r3, #0]
 8008fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fee:	601a      	str	r2, [r3, #0]
    pDest++;
 8008ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ff2:	3301      	adds	r3, #1
 8008ff4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ff8:	3301      	adds	r3, #1
 8008ffa:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ffe:	3301      	adds	r3, #1
 8009000:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009004:	3301      	adds	r3, #1
 8009006:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009008:	6a3b      	ldr	r3, [r7, #32]
 800900a:	3301      	adds	r3, #1
 800900c:	623b      	str	r3, [r7, #32]
 800900e:	6a3a      	ldr	r2, [r7, #32]
 8009010:	697b      	ldr	r3, [r7, #20]
 8009012:	429a      	cmp	r2, r3
 8009014:	d3e6      	bcc.n	8008fe4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009016:	8bfb      	ldrh	r3, [r7, #30]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d01e      	beq.n	800905a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800901c:	2300      	movs	r3, #0
 800901e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009020:	69bb      	ldr	r3, [r7, #24]
 8009022:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009026:	461a      	mov	r2, r3
 8009028:	f107 0310 	add.w	r3, r7, #16
 800902c:	6812      	ldr	r2, [r2, #0]
 800902e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009030:	693a      	ldr	r2, [r7, #16]
 8009032:	6a3b      	ldr	r3, [r7, #32]
 8009034:	b2db      	uxtb	r3, r3
 8009036:	00db      	lsls	r3, r3, #3
 8009038:	fa22 f303 	lsr.w	r3, r2, r3
 800903c:	b2da      	uxtb	r2, r3
 800903e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009040:	701a      	strb	r2, [r3, #0]
      i++;
 8009042:	6a3b      	ldr	r3, [r7, #32]
 8009044:	3301      	adds	r3, #1
 8009046:	623b      	str	r3, [r7, #32]
      pDest++;
 8009048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800904a:	3301      	adds	r3, #1
 800904c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800904e:	8bfb      	ldrh	r3, [r7, #30]
 8009050:	3b01      	subs	r3, #1
 8009052:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009054:	8bfb      	ldrh	r3, [r7, #30]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d1ea      	bne.n	8009030 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800905a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800905c:	4618      	mov	r0, r3
 800905e:	372c      	adds	r7, #44	@ 0x2c
 8009060:	46bd      	mov	sp, r7
 8009062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009066:	4770      	bx	lr

08009068 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009068:	b480      	push	{r7}
 800906a:	b085      	sub	sp, #20
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
 8009070:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	781b      	ldrb	r3, [r3, #0]
 800907a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	785b      	ldrb	r3, [r3, #1]
 8009080:	2b01      	cmp	r3, #1
 8009082:	d12c      	bne.n	80090de <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	015a      	lsls	r2, r3, #5
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	4413      	add	r3, r2
 800908c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	2b00      	cmp	r3, #0
 8009094:	db12      	blt.n	80090bc <USB_EPSetStall+0x54>
 8009096:	68bb      	ldr	r3, [r7, #8]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d00f      	beq.n	80090bc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	015a      	lsls	r2, r3, #5
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	4413      	add	r3, r2
 80090a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	68ba      	ldr	r2, [r7, #8]
 80090ac:	0151      	lsls	r1, r2, #5
 80090ae:	68fa      	ldr	r2, [r7, #12]
 80090b0:	440a      	add	r2, r1
 80090b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090b6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80090ba:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	015a      	lsls	r2, r3, #5
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	4413      	add	r3, r2
 80090c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	68ba      	ldr	r2, [r7, #8]
 80090cc:	0151      	lsls	r1, r2, #5
 80090ce:	68fa      	ldr	r2, [r7, #12]
 80090d0:	440a      	add	r2, r1
 80090d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090d6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80090da:	6013      	str	r3, [r2, #0]
 80090dc:	e02b      	b.n	8009136 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	015a      	lsls	r2, r3, #5
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	4413      	add	r3, r2
 80090e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	db12      	blt.n	8009116 <USB_EPSetStall+0xae>
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d00f      	beq.n	8009116 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80090f6:	68bb      	ldr	r3, [r7, #8]
 80090f8:	015a      	lsls	r2, r3, #5
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	4413      	add	r3, r2
 80090fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	68ba      	ldr	r2, [r7, #8]
 8009106:	0151      	lsls	r1, r2, #5
 8009108:	68fa      	ldr	r2, [r7, #12]
 800910a:	440a      	add	r2, r1
 800910c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009110:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009114:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	015a      	lsls	r2, r3, #5
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	4413      	add	r3, r2
 800911e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	68ba      	ldr	r2, [r7, #8]
 8009126:	0151      	lsls	r1, r2, #5
 8009128:	68fa      	ldr	r2, [r7, #12]
 800912a:	440a      	add	r2, r1
 800912c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009130:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009134:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009136:	2300      	movs	r3, #0
}
 8009138:	4618      	mov	r0, r3
 800913a:	3714      	adds	r7, #20
 800913c:	46bd      	mov	sp, r7
 800913e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009142:	4770      	bx	lr

08009144 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009144:	b480      	push	{r7}
 8009146:	b085      	sub	sp, #20
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
 800914c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	781b      	ldrb	r3, [r3, #0]
 8009156:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	785b      	ldrb	r3, [r3, #1]
 800915c:	2b01      	cmp	r3, #1
 800915e:	d128      	bne.n	80091b2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	015a      	lsls	r2, r3, #5
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	4413      	add	r3, r2
 8009168:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	68ba      	ldr	r2, [r7, #8]
 8009170:	0151      	lsls	r1, r2, #5
 8009172:	68fa      	ldr	r2, [r7, #12]
 8009174:	440a      	add	r2, r1
 8009176:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800917a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800917e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	791b      	ldrb	r3, [r3, #4]
 8009184:	2b03      	cmp	r3, #3
 8009186:	d003      	beq.n	8009190 <USB_EPClearStall+0x4c>
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	791b      	ldrb	r3, [r3, #4]
 800918c:	2b02      	cmp	r3, #2
 800918e:	d138      	bne.n	8009202 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	015a      	lsls	r2, r3, #5
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	4413      	add	r3, r2
 8009198:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	68ba      	ldr	r2, [r7, #8]
 80091a0:	0151      	lsls	r1, r2, #5
 80091a2:	68fa      	ldr	r2, [r7, #12]
 80091a4:	440a      	add	r2, r1
 80091a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80091aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80091ae:	6013      	str	r3, [r2, #0]
 80091b0:	e027      	b.n	8009202 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80091b2:	68bb      	ldr	r3, [r7, #8]
 80091b4:	015a      	lsls	r2, r3, #5
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	4413      	add	r3, r2
 80091ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	68ba      	ldr	r2, [r7, #8]
 80091c2:	0151      	lsls	r1, r2, #5
 80091c4:	68fa      	ldr	r2, [r7, #12]
 80091c6:	440a      	add	r2, r1
 80091c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80091cc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80091d0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	791b      	ldrb	r3, [r3, #4]
 80091d6:	2b03      	cmp	r3, #3
 80091d8:	d003      	beq.n	80091e2 <USB_EPClearStall+0x9e>
 80091da:	683b      	ldr	r3, [r7, #0]
 80091dc:	791b      	ldrb	r3, [r3, #4]
 80091de:	2b02      	cmp	r3, #2
 80091e0:	d10f      	bne.n	8009202 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	015a      	lsls	r2, r3, #5
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	4413      	add	r3, r2
 80091ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	68ba      	ldr	r2, [r7, #8]
 80091f2:	0151      	lsls	r1, r2, #5
 80091f4:	68fa      	ldr	r2, [r7, #12]
 80091f6:	440a      	add	r2, r1
 80091f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80091fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009200:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009202:	2300      	movs	r3, #0
}
 8009204:	4618      	mov	r0, r3
 8009206:	3714      	adds	r7, #20
 8009208:	46bd      	mov	sp, r7
 800920a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920e:	4770      	bx	lr

08009210 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009210:	b480      	push	{r7}
 8009212:	b085      	sub	sp, #20
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
 8009218:	460b      	mov	r3, r1
 800921a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	68fa      	ldr	r2, [r7, #12]
 800922a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800922e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009232:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800923a:	681a      	ldr	r2, [r3, #0]
 800923c:	78fb      	ldrb	r3, [r7, #3]
 800923e:	011b      	lsls	r3, r3, #4
 8009240:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009244:	68f9      	ldr	r1, [r7, #12]
 8009246:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800924a:	4313      	orrs	r3, r2
 800924c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800924e:	2300      	movs	r3, #0
}
 8009250:	4618      	mov	r0, r3
 8009252:	3714      	adds	r7, #20
 8009254:	46bd      	mov	sp, r7
 8009256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925a:	4770      	bx	lr

0800925c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800925c:	b480      	push	{r7}
 800925e:	b085      	sub	sp, #20
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	68fa      	ldr	r2, [r7, #12]
 8009272:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009276:	f023 0303 	bic.w	r3, r3, #3
 800927a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009282:	685b      	ldr	r3, [r3, #4]
 8009284:	68fa      	ldr	r2, [r7, #12]
 8009286:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800928a:	f023 0302 	bic.w	r3, r3, #2
 800928e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009290:	2300      	movs	r3, #0
}
 8009292:	4618      	mov	r0, r3
 8009294:	3714      	adds	r7, #20
 8009296:	46bd      	mov	sp, r7
 8009298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929c:	4770      	bx	lr

0800929e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800929e:	b480      	push	{r7}
 80092a0:	b085      	sub	sp, #20
 80092a2:	af00      	add	r7, sp, #0
 80092a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	68fa      	ldr	r2, [r7, #12]
 80092b4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80092b8:	f023 0303 	bic.w	r3, r3, #3
 80092bc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092c4:	685b      	ldr	r3, [r3, #4]
 80092c6:	68fa      	ldr	r2, [r7, #12]
 80092c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80092cc:	f043 0302 	orr.w	r3, r3, #2
 80092d0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80092d2:	2300      	movs	r3, #0
}
 80092d4:	4618      	mov	r0, r3
 80092d6:	3714      	adds	r7, #20
 80092d8:	46bd      	mov	sp, r7
 80092da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092de:	4770      	bx	lr

080092e0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b085      	sub	sp, #20
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	695b      	ldr	r3, [r3, #20]
 80092ec:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	699b      	ldr	r3, [r3, #24]
 80092f2:	68fa      	ldr	r2, [r7, #12]
 80092f4:	4013      	ands	r3, r2
 80092f6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80092f8:	68fb      	ldr	r3, [r7, #12]
}
 80092fa:	4618      	mov	r0, r3
 80092fc:	3714      	adds	r7, #20
 80092fe:	46bd      	mov	sp, r7
 8009300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009304:	4770      	bx	lr

08009306 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009306:	b480      	push	{r7}
 8009308:	b085      	sub	sp, #20
 800930a:	af00      	add	r7, sp, #0
 800930c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009318:	699b      	ldr	r3, [r3, #24]
 800931a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009322:	69db      	ldr	r3, [r3, #28]
 8009324:	68ba      	ldr	r2, [r7, #8]
 8009326:	4013      	ands	r3, r2
 8009328:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800932a:	68bb      	ldr	r3, [r7, #8]
 800932c:	0c1b      	lsrs	r3, r3, #16
}
 800932e:	4618      	mov	r0, r3
 8009330:	3714      	adds	r7, #20
 8009332:	46bd      	mov	sp, r7
 8009334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009338:	4770      	bx	lr

0800933a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800933a:	b480      	push	{r7}
 800933c:	b085      	sub	sp, #20
 800933e:	af00      	add	r7, sp, #0
 8009340:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800934c:	699b      	ldr	r3, [r3, #24]
 800934e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009356:	69db      	ldr	r3, [r3, #28]
 8009358:	68ba      	ldr	r2, [r7, #8]
 800935a:	4013      	ands	r3, r2
 800935c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800935e:	68bb      	ldr	r3, [r7, #8]
 8009360:	b29b      	uxth	r3, r3
}
 8009362:	4618      	mov	r0, r3
 8009364:	3714      	adds	r7, #20
 8009366:	46bd      	mov	sp, r7
 8009368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936c:	4770      	bx	lr

0800936e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800936e:	b480      	push	{r7}
 8009370:	b085      	sub	sp, #20
 8009372:	af00      	add	r7, sp, #0
 8009374:	6078      	str	r0, [r7, #4]
 8009376:	460b      	mov	r3, r1
 8009378:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800937e:	78fb      	ldrb	r3, [r7, #3]
 8009380:	015a      	lsls	r2, r3, #5
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	4413      	add	r3, r2
 8009386:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800938a:	689b      	ldr	r3, [r3, #8]
 800938c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009394:	695b      	ldr	r3, [r3, #20]
 8009396:	68ba      	ldr	r2, [r7, #8]
 8009398:	4013      	ands	r3, r2
 800939a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800939c:	68bb      	ldr	r3, [r7, #8]
}
 800939e:	4618      	mov	r0, r3
 80093a0:	3714      	adds	r7, #20
 80093a2:	46bd      	mov	sp, r7
 80093a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a8:	4770      	bx	lr

080093aa <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80093aa:	b480      	push	{r7}
 80093ac:	b087      	sub	sp, #28
 80093ae:	af00      	add	r7, sp, #0
 80093b0:	6078      	str	r0, [r7, #4]
 80093b2:	460b      	mov	r3, r1
 80093b4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80093ba:	697b      	ldr	r3, [r7, #20]
 80093bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093c0:	691b      	ldr	r3, [r3, #16]
 80093c2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093cc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80093ce:	78fb      	ldrb	r3, [r7, #3]
 80093d0:	f003 030f 	and.w	r3, r3, #15
 80093d4:	68fa      	ldr	r2, [r7, #12]
 80093d6:	fa22 f303 	lsr.w	r3, r2, r3
 80093da:	01db      	lsls	r3, r3, #7
 80093dc:	b2db      	uxtb	r3, r3
 80093de:	693a      	ldr	r2, [r7, #16]
 80093e0:	4313      	orrs	r3, r2
 80093e2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80093e4:	78fb      	ldrb	r3, [r7, #3]
 80093e6:	015a      	lsls	r2, r3, #5
 80093e8:	697b      	ldr	r3, [r7, #20]
 80093ea:	4413      	add	r3, r2
 80093ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093f0:	689b      	ldr	r3, [r3, #8]
 80093f2:	693a      	ldr	r2, [r7, #16]
 80093f4:	4013      	ands	r3, r2
 80093f6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80093f8:	68bb      	ldr	r3, [r7, #8]
}
 80093fa:	4618      	mov	r0, r3
 80093fc:	371c      	adds	r7, #28
 80093fe:	46bd      	mov	sp, r7
 8009400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009404:	4770      	bx	lr

08009406 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009406:	b480      	push	{r7}
 8009408:	b083      	sub	sp, #12
 800940a:	af00      	add	r7, sp, #0
 800940c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	695b      	ldr	r3, [r3, #20]
 8009412:	f003 0301 	and.w	r3, r3, #1
}
 8009416:	4618      	mov	r0, r3
 8009418:	370c      	adds	r7, #12
 800941a:	46bd      	mov	sp, r7
 800941c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009420:	4770      	bx	lr

08009422 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009422:	b480      	push	{r7}
 8009424:	b085      	sub	sp, #20
 8009426:	af00      	add	r7, sp, #0
 8009428:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	68fa      	ldr	r2, [r7, #12]
 8009438:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800943c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009440:	f023 0307 	bic.w	r3, r3, #7
 8009444:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800944c:	685b      	ldr	r3, [r3, #4]
 800944e:	68fa      	ldr	r2, [r7, #12]
 8009450:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009454:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009458:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800945a:	2300      	movs	r3, #0
}
 800945c:	4618      	mov	r0, r3
 800945e:	3714      	adds	r7, #20
 8009460:	46bd      	mov	sp, r7
 8009462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009466:	4770      	bx	lr

08009468 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009468:	b480      	push	{r7}
 800946a:	b087      	sub	sp, #28
 800946c:	af00      	add	r7, sp, #0
 800946e:	60f8      	str	r0, [r7, #12]
 8009470:	460b      	mov	r3, r1
 8009472:	607a      	str	r2, [r7, #4]
 8009474:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	333c      	adds	r3, #60	@ 0x3c
 800947e:	3304      	adds	r3, #4
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	4a26      	ldr	r2, [pc, #152]	@ (8009520 <USB_EP0_OutStart+0xb8>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d90a      	bls.n	80094a2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800948c:	697b      	ldr	r3, [r7, #20]
 800948e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009498:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800949c:	d101      	bne.n	80094a2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800949e:	2300      	movs	r3, #0
 80094a0:	e037      	b.n	8009512 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094a8:	461a      	mov	r2, r3
 80094aa:	2300      	movs	r3, #0
 80094ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094b4:	691b      	ldr	r3, [r3, #16]
 80094b6:	697a      	ldr	r2, [r7, #20]
 80094b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094bc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80094c0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80094c2:	697b      	ldr	r3, [r7, #20]
 80094c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094c8:	691b      	ldr	r3, [r3, #16]
 80094ca:	697a      	ldr	r2, [r7, #20]
 80094cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094d0:	f043 0318 	orr.w	r3, r3, #24
 80094d4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80094d6:	697b      	ldr	r3, [r7, #20]
 80094d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094dc:	691b      	ldr	r3, [r3, #16]
 80094de:	697a      	ldr	r2, [r7, #20]
 80094e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094e4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80094e8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80094ea:	7afb      	ldrb	r3, [r7, #11]
 80094ec:	2b01      	cmp	r3, #1
 80094ee:	d10f      	bne.n	8009510 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80094f0:	697b      	ldr	r3, [r7, #20]
 80094f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094f6:	461a      	mov	r2, r3
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80094fc:	697b      	ldr	r3, [r7, #20]
 80094fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	697a      	ldr	r2, [r7, #20]
 8009506:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800950a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800950e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009510:	2300      	movs	r3, #0
}
 8009512:	4618      	mov	r0, r3
 8009514:	371c      	adds	r7, #28
 8009516:	46bd      	mov	sp, r7
 8009518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951c:	4770      	bx	lr
 800951e:	bf00      	nop
 8009520:	4f54300a 	.word	0x4f54300a

08009524 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009524:	b480      	push	{r7}
 8009526:	b085      	sub	sp, #20
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800952c:	2300      	movs	r3, #0
 800952e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	3301      	adds	r3, #1
 8009534:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800953c:	d901      	bls.n	8009542 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800953e:	2303      	movs	r3, #3
 8009540:	e022      	b.n	8009588 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	691b      	ldr	r3, [r3, #16]
 8009546:	2b00      	cmp	r3, #0
 8009548:	daf2      	bge.n	8009530 <USB_CoreReset+0xc>

  count = 10U;
 800954a:	230a      	movs	r3, #10
 800954c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800954e:	e002      	b.n	8009556 <USB_CoreReset+0x32>
  {
    count--;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	3b01      	subs	r3, #1
 8009554:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d1f9      	bne.n	8009550 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	691b      	ldr	r3, [r3, #16]
 8009560:	f043 0201 	orr.w	r2, r3, #1
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	3301      	adds	r3, #1
 800956c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009574:	d901      	bls.n	800957a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009576:	2303      	movs	r3, #3
 8009578:	e006      	b.n	8009588 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	691b      	ldr	r3, [r3, #16]
 800957e:	f003 0301 	and.w	r3, r3, #1
 8009582:	2b01      	cmp	r3, #1
 8009584:	d0f0      	beq.n	8009568 <USB_CoreReset+0x44>

  return HAL_OK;
 8009586:	2300      	movs	r3, #0
}
 8009588:	4618      	mov	r0, r3
 800958a:	3714      	adds	r7, #20
 800958c:	46bd      	mov	sp, r7
 800958e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009592:	4770      	bx	lr

08009594 <USBD_AUDIO_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b084      	sub	sp, #16
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
 800959c:	460b      	mov	r3, r1
 800959e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_AUDIO_HandleTypeDef *haudio;

  /* Allocate Audio structure */
  haudio = (USBD_AUDIO_HandleTypeDef *)USBD_malloc(sizeof(USBD_AUDIO_HandleTypeDef));
 80095a0:	f643 4050 	movw	r0, #15440	@ 0x3c50
 80095a4:	f002 fb32 	bl	800bc0c <USBD_static_malloc>
 80095a8:	60f8      	str	r0, [r7, #12]

  if (haudio == NULL)
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d109      	bne.n	80095c4 <USBD_AUDIO_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	32b0      	adds	r2, #176	@ 0xb0
 80095ba:	2100      	movs	r1, #0
 80095bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80095c0:	2302      	movs	r3, #2
 80095c2:	e07e      	b.n	80096c2 <USBD_AUDIO_Init+0x12e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)haudio;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	32b0      	adds	r2, #176	@ 0xb0
 80095ce:	68f9      	ldr	r1, [r7, #12]
 80095d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	32b0      	adds	r2, #176	@ 0xb0
 80095de:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	7c1b      	ldrb	r3, [r3, #16]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d10e      	bne.n	800960e <USBD_AUDIO_Init+0x7a>
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_HS_BINTERVAL;
 80095f0:	4b36      	ldr	r3, [pc, #216]	@ (80096cc <USBD_AUDIO_Init+0x138>)
 80095f2:	781b      	ldrb	r3, [r3, #0]
 80095f4:	f003 020f 	and.w	r2, r3, #15
 80095f8:	6879      	ldr	r1, [r7, #4]
 80095fa:	4613      	mov	r3, r2
 80095fc:	009b      	lsls	r3, r3, #2
 80095fe:	4413      	add	r3, r2
 8009600:	009b      	lsls	r3, r3, #2
 8009602:	440b      	add	r3, r1
 8009604:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8009608:	2201      	movs	r2, #1
 800960a:	601a      	str	r2, [r3, #0]
 800960c:	e00d      	b.n	800962a <USBD_AUDIO_Init+0x96>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_FS_BINTERVAL;
 800960e:	4b2f      	ldr	r3, [pc, #188]	@ (80096cc <USBD_AUDIO_Init+0x138>)
 8009610:	781b      	ldrb	r3, [r3, #0]
 8009612:	f003 020f 	and.w	r2, r3, #15
 8009616:	6879      	ldr	r1, [r7, #4]
 8009618:	4613      	mov	r3, r2
 800961a:	009b      	lsls	r3, r3, #2
 800961c:	4413      	add	r3, r2
 800961e:	009b      	lsls	r3, r3, #2
 8009620:	440b      	add	r3, r1
 8009622:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8009626:	2201      	movs	r2, #1
 8009628:	601a      	str	r2, [r3, #0]
  }

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, AUDIOOutEpAdd, USBD_EP_TYPE_ISOC, AUDIO_OUT_PACKET);
 800962a:	4b28      	ldr	r3, [pc, #160]	@ (80096cc <USBD_AUDIO_Init+0x138>)
 800962c:	7819      	ldrb	r1, [r3, #0]
 800962e:	23c0      	movs	r3, #192	@ 0xc0
 8009630:	2201      	movs	r2, #1
 8009632:	6878      	ldr	r0, [r7, #4]
 8009634:	f002 f9c7 	bl	800b9c6 <USBD_LL_OpenEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 1U;
 8009638:	4b24      	ldr	r3, [pc, #144]	@ (80096cc <USBD_AUDIO_Init+0x138>)
 800963a:	781b      	ldrb	r3, [r3, #0]
 800963c:	f003 020f 	and.w	r2, r3, #15
 8009640:	6879      	ldr	r1, [r7, #4]
 8009642:	4613      	mov	r3, r2
 8009644:	009b      	lsls	r3, r3, #2
 8009646:	4413      	add	r3, r2
 8009648:	009b      	lsls	r3, r3, #2
 800964a:	440b      	add	r3, r1
 800964c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009650:	2201      	movs	r2, #1
 8009652:	701a      	strb	r2, [r3, #0]

  haudio->alt_setting = 0U;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	2200      	movs	r2, #0
 8009658:	601a      	str	r2, [r3, #0]
  haudio->offset = AUDIO_OFFSET_UNKNOWN;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009660:	2203      	movs	r2, #3
 8009662:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
  haudio->wr_ptr = 0U;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800966c:	2200      	movs	r2, #0
 800966e:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08
  haudio->rd_ptr = 0U;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009678:	2200      	movs	r2, #0
 800967a:	f8a3 2c06 	strh.w	r2, [r3, #3078]	@ 0xc06
  haudio->rd_enable = 0U;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009684:	2200      	movs	r2, #0
 8009686:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05

  /* Initialize the Audio output Hardware layer */
  if (((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init(USBD_AUDIO_FREQ,
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009690:	687a      	ldr	r2, [r7, #4]
 8009692:	33b0      	adds	r3, #176	@ 0xb0
 8009694:	009b      	lsls	r3, r3, #2
 8009696:	4413      	add	r3, r2
 8009698:	685b      	ldr	r3, [r3, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	2200      	movs	r2, #0
 800969e:	2146      	movs	r1, #70	@ 0x46
 80096a0:	f64b 3080 	movw	r0, #48000	@ 0xbb80
 80096a4:	4798      	blx	r3
 80096a6:	4603      	mov	r3, r0
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d001      	beq.n	80096b0 <USBD_AUDIO_Init+0x11c>
                                                                      AUDIO_DEFAULT_VOLUME,
                                                                      0U) != 0U)
  {
    return (uint8_t)USBD_FAIL;
 80096ac:	2303      	movs	r3, #3
 80096ae:	e008      	b.n	80096c2 <USBD_AUDIO_Init+0x12e>
  }

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd, haudio->buffer,
 80096b0:	4b06      	ldr	r3, [pc, #24]	@ (80096cc <USBD_AUDIO_Init+0x138>)
 80096b2:	7819      	ldrb	r1, [r3, #0]
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	1d1a      	adds	r2, r3, #4
 80096b8:	23c0      	movs	r3, #192	@ 0xc0
 80096ba:	6878      	ldr	r0, [r7, #4]
 80096bc:	f002 fa72 	bl	800bba4 <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 80096c0:	2300      	movs	r3, #0
}
 80096c2:	4618      	mov	r0, r3
 80096c4:	3710      	adds	r7, #16
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}
 80096ca:	bf00      	nop
 80096cc:	200000fa 	.word	0x200000fa

080096d0 <USBD_AUDIO_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b082      	sub	sp, #8
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
 80096d8:	460b      	mov	r3, r1
 80096da:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Open EP OUT */
  (void)USBD_LL_CloseEP(pdev, AUDIOOutEpAdd);
 80096dc:	4b28      	ldr	r3, [pc, #160]	@ (8009780 <USBD_AUDIO_DeInit+0xb0>)
 80096de:	781b      	ldrb	r3, [r3, #0]
 80096e0:	4619      	mov	r1, r3
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f002 f995 	bl	800ba12 <USBD_LL_CloseEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 0U;
 80096e8:	4b25      	ldr	r3, [pc, #148]	@ (8009780 <USBD_AUDIO_DeInit+0xb0>)
 80096ea:	781b      	ldrb	r3, [r3, #0]
 80096ec:	f003 020f 	and.w	r2, r3, #15
 80096f0:	6879      	ldr	r1, [r7, #4]
 80096f2:	4613      	mov	r3, r2
 80096f4:	009b      	lsls	r3, r3, #2
 80096f6:	4413      	add	r3, r2
 80096f8:	009b      	lsls	r3, r3, #2
 80096fa:	440b      	add	r3, r1
 80096fc:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009700:	2200      	movs	r2, #0
 8009702:	701a      	strb	r2, [r3, #0]
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = 0U;
 8009704:	4b1e      	ldr	r3, [pc, #120]	@ (8009780 <USBD_AUDIO_DeInit+0xb0>)
 8009706:	781b      	ldrb	r3, [r3, #0]
 8009708:	f003 020f 	and.w	r2, r3, #15
 800970c:	6879      	ldr	r1, [r7, #4]
 800970e:	4613      	mov	r3, r2
 8009710:	009b      	lsls	r3, r3, #2
 8009712:	4413      	add	r3, r2
 8009714:	009b      	lsls	r3, r3, #2
 8009716:	440b      	add	r3, r1
 8009718:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 800971c:	2200      	movs	r2, #0
 800971e:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	32b0      	adds	r2, #176	@ 0xb0
 800972a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d020      	beq.n	8009774 <USBD_AUDIO_DeInit+0xa4>
  {
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit(0U);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009738:	687a      	ldr	r2, [r7, #4]
 800973a:	33b0      	adds	r3, #176	@ 0xb0
 800973c:	009b      	lsls	r3, r3, #2
 800973e:	4413      	add	r3, r2
 8009740:	685b      	ldr	r3, [r3, #4]
 8009742:	685b      	ldr	r3, [r3, #4]
 8009744:	2000      	movs	r0, #0
 8009746:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	32b0      	adds	r2, #176	@ 0xb0
 8009752:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009756:	4618      	mov	r0, r3
 8009758:	f002 fa66 	bl	800bc28 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	32b0      	adds	r2, #176	@ 0xb0
 8009766:	2100      	movs	r1, #0
 8009768:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2200      	movs	r2, #0
 8009770:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009774:	2300      	movs	r3, #0
}
 8009776:	4618      	mov	r0, r3
 8009778:	3708      	adds	r7, #8
 800977a:	46bd      	mov	sp, r7
 800977c:	bd80      	pop	{r7, pc}
 800977e:	bf00      	nop
 8009780:	200000fa 	.word	0x200000fa

08009784 <USBD_AUDIO_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_AUDIO_Setup(USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b086      	sub	sp, #24
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
 800978c:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 800978e:	2300      	movs	r3, #0
 8009790:	813b      	strh	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 8009792:	2300      	movs	r3, #0
 8009794:	75fb      	strb	r3, [r7, #23]

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	32b0      	adds	r2, #176	@ 0xb0
 80097a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097a4:	613b      	str	r3, [r7, #16]

  if (haudio == NULL)
 80097a6:	693b      	ldr	r3, [r7, #16]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d101      	bne.n	80097b0 <USBD_AUDIO_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 80097ac:	2303      	movs	r3, #3
 80097ae:	e0c1      	b.n	8009934 <USBD_AUDIO_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	781b      	ldrb	r3, [r3, #0]
 80097b4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d01a      	beq.n	80097f2 <USBD_AUDIO_Setup+0x6e>
 80097bc:	2b20      	cmp	r3, #32
 80097be:	f040 80b1 	bne.w	8009924 <USBD_AUDIO_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	785b      	ldrb	r3, [r3, #1]
 80097c6:	2b01      	cmp	r3, #1
 80097c8:	d006      	beq.n	80097d8 <USBD_AUDIO_Setup+0x54>
 80097ca:	2b81      	cmp	r3, #129	@ 0x81
 80097cc:	d109      	bne.n	80097e2 <USBD_AUDIO_Setup+0x5e>
      {
        case AUDIO_REQ_GET_CUR:
          AUDIO_REQ_GetCurrent(pdev, req);
 80097ce:	6839      	ldr	r1, [r7, #0]
 80097d0:	6878      	ldr	r0, [r7, #4]
 80097d2:	f000 f9f5 	bl	8009bc0 <AUDIO_REQ_GetCurrent>
          break;
 80097d6:	e00b      	b.n	80097f0 <USBD_AUDIO_Setup+0x6c>

        case AUDIO_REQ_SET_CUR:
          AUDIO_REQ_SetCurrent(pdev, req);
 80097d8:	6839      	ldr	r1, [r7, #0]
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f000 fa1c 	bl	8009c18 <AUDIO_REQ_SetCurrent>
          break;
 80097e0:	e006      	b.n	80097f0 <USBD_AUDIO_Setup+0x6c>

        default:
          USBD_CtlError(pdev, req);
 80097e2:	6839      	ldr	r1, [r7, #0]
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f001 fc9a 	bl	800b11e <USBD_CtlError>
          ret = USBD_FAIL;
 80097ea:	2303      	movs	r3, #3
 80097ec:	75fb      	strb	r3, [r7, #23]
          break;
 80097ee:	bf00      	nop
      }
      break;
 80097f0:	e09f      	b.n	8009932 <USBD_AUDIO_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	785b      	ldrb	r3, [r3, #1]
 80097f6:	2b0b      	cmp	r3, #11
 80097f8:	f200 8089 	bhi.w	800990e <USBD_AUDIO_Setup+0x18a>
 80097fc:	a201      	add	r2, pc, #4	@ (adr r2, 8009804 <USBD_AUDIO_Setup+0x80>)
 80097fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009802:	bf00      	nop
 8009804:	08009835 	.word	0x08009835
 8009808:	0800991d 	.word	0x0800991d
 800980c:	0800990f 	.word	0x0800990f
 8009810:	0800990f 	.word	0x0800990f
 8009814:	0800990f 	.word	0x0800990f
 8009818:	0800990f 	.word	0x0800990f
 800981c:	0800985f 	.word	0x0800985f
 8009820:	0800990f 	.word	0x0800990f
 8009824:	0800990f 	.word	0x0800990f
 8009828:	0800990f 	.word	0x0800990f
 800982c:	080098a7 	.word	0x080098a7
 8009830:	080098cf 	.word	0x080098cf
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800983a:	b2db      	uxtb	r3, r3
 800983c:	2b03      	cmp	r3, #3
 800983e:	d107      	bne.n	8009850 <USBD_AUDIO_Setup+0xcc>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009840:	f107 0308 	add.w	r3, r7, #8
 8009844:	2202      	movs	r2, #2
 8009846:	4619      	mov	r1, r3
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f001 fce5 	bl	800b218 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800984e:	e068      	b.n	8009922 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009850:	6839      	ldr	r1, [r7, #0]
 8009852:	6878      	ldr	r0, [r7, #4]
 8009854:	f001 fc63 	bl	800b11e <USBD_CtlError>
            ret = USBD_FAIL;
 8009858:	2303      	movs	r3, #3
 800985a:	75fb      	strb	r3, [r7, #23]
          break;
 800985c:	e061      	b.n	8009922 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == AUDIO_DESCRIPTOR_TYPE)
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	885b      	ldrh	r3, [r3, #2]
 8009862:	0a1b      	lsrs	r3, r3, #8
 8009864:	b29b      	uxth	r3, r3
 8009866:	2b21      	cmp	r3, #33	@ 0x21
 8009868:	d15a      	bne.n	8009920 <USBD_AUDIO_Setup+0x19c>
          {
            pbuf = (uint8_t *)USBD_AUDIO_GetAudioHeaderDesc(pdev->pConfDesc);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8009870:	4618      	mov	r0, r3
 8009872:	f000 fa3f 	bl	8009cf4 <USBD_AUDIO_GetAudioHeaderDesc>
 8009876:	60f8      	str	r0, [r7, #12]
            if (pbuf != NULL)
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d00c      	beq.n	8009898 <USBD_AUDIO_Setup+0x114>
            {
              len = MIN(USB_AUDIO_DESC_SIZ, req->wLength);
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	88db      	ldrh	r3, [r3, #6]
 8009882:	2b09      	cmp	r3, #9
 8009884:	bf28      	it	cs
 8009886:	2309      	movcs	r3, #9
 8009888:	817b      	strh	r3, [r7, #10]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 800988a:	897b      	ldrh	r3, [r7, #10]
 800988c:	461a      	mov	r2, r3
 800988e:	68f9      	ldr	r1, [r7, #12]
 8009890:	6878      	ldr	r0, [r7, #4]
 8009892:	f001 fcc1 	bl	800b218 <USBD_CtlSendData>
            {
              USBD_CtlError(pdev, req);
              ret = USBD_FAIL;
            }
          }
          break;
 8009896:	e043      	b.n	8009920 <USBD_AUDIO_Setup+0x19c>
              USBD_CtlError(pdev, req);
 8009898:	6839      	ldr	r1, [r7, #0]
 800989a:	6878      	ldr	r0, [r7, #4]
 800989c:	f001 fc3f 	bl	800b11e <USBD_CtlError>
              ret = USBD_FAIL;
 80098a0:	2303      	movs	r3, #3
 80098a2:	75fb      	strb	r3, [r7, #23]
          break;
 80098a4:	e03c      	b.n	8009920 <USBD_AUDIO_Setup+0x19c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80098ac:	b2db      	uxtb	r3, r3
 80098ae:	2b03      	cmp	r3, #3
 80098b0:	d106      	bne.n	80098c0 <USBD_AUDIO_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&haudio->alt_setting, 1U);
 80098b2:	693b      	ldr	r3, [r7, #16]
 80098b4:	2201      	movs	r2, #1
 80098b6:	4619      	mov	r1, r3
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f001 fcad 	bl	800b218 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80098be:	e030      	b.n	8009922 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80098c0:	6839      	ldr	r1, [r7, #0]
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f001 fc2b 	bl	800b11e <USBD_CtlError>
            ret = USBD_FAIL;
 80098c8:	2303      	movs	r3, #3
 80098ca:	75fb      	strb	r3, [r7, #23]
          break;
 80098cc:	e029      	b.n	8009922 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80098d4:	b2db      	uxtb	r3, r3
 80098d6:	2b03      	cmp	r3, #3
 80098d8:	d112      	bne.n	8009900 <USBD_AUDIO_Setup+0x17c>
          {
            if ((uint8_t)(req->wValue) <= USBD_MAX_NUM_INTERFACES)
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	885b      	ldrh	r3, [r3, #2]
 80098de:	b2db      	uxtb	r3, r3
 80098e0:	2b01      	cmp	r3, #1
 80098e2:	d806      	bhi.n	80098f2 <USBD_AUDIO_Setup+0x16e>
            {
              haudio->alt_setting = (uint8_t)(req->wValue);
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	885b      	ldrh	r3, [r3, #2]
 80098e8:	b2db      	uxtb	r3, r3
 80098ea:	461a      	mov	r2, r3
 80098ec:	693b      	ldr	r3, [r7, #16]
 80098ee:	601a      	str	r2, [r3, #0]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80098f0:	e017      	b.n	8009922 <USBD_AUDIO_Setup+0x19e>
              USBD_CtlError(pdev, req);
 80098f2:	6839      	ldr	r1, [r7, #0]
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f001 fc12 	bl	800b11e <USBD_CtlError>
              ret = USBD_FAIL;
 80098fa:	2303      	movs	r3, #3
 80098fc:	75fb      	strb	r3, [r7, #23]
          break;
 80098fe:	e010      	b.n	8009922 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009900:	6839      	ldr	r1, [r7, #0]
 8009902:	6878      	ldr	r0, [r7, #4]
 8009904:	f001 fc0b 	bl	800b11e <USBD_CtlError>
            ret = USBD_FAIL;
 8009908:	2303      	movs	r3, #3
 800990a:	75fb      	strb	r3, [r7, #23]
          break;
 800990c:	e009      	b.n	8009922 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800990e:	6839      	ldr	r1, [r7, #0]
 8009910:	6878      	ldr	r0, [r7, #4]
 8009912:	f001 fc04 	bl	800b11e <USBD_CtlError>
          ret = USBD_FAIL;
 8009916:	2303      	movs	r3, #3
 8009918:	75fb      	strb	r3, [r7, #23]
          break;
 800991a:	e002      	b.n	8009922 <USBD_AUDIO_Setup+0x19e>
          break;
 800991c:	bf00      	nop
 800991e:	e008      	b.n	8009932 <USBD_AUDIO_Setup+0x1ae>
          break;
 8009920:	bf00      	nop
      }
      break;
 8009922:	e006      	b.n	8009932 <USBD_AUDIO_Setup+0x1ae>
    default:
      USBD_CtlError(pdev, req);
 8009924:	6839      	ldr	r1, [r7, #0]
 8009926:	6878      	ldr	r0, [r7, #4]
 8009928:	f001 fbf9 	bl	800b11e <USBD_CtlError>
      ret = USBD_FAIL;
 800992c:	2303      	movs	r3, #3
 800992e:	75fb      	strb	r3, [r7, #23]
      break;
 8009930:	bf00      	nop
  }

  return (uint8_t)ret;
 8009932:	7dfb      	ldrb	r3, [r7, #23]
}
 8009934:	4618      	mov	r0, r3
 8009936:	3718      	adds	r7, #24
 8009938:	46bd      	mov	sp, r7
 800993a:	bd80      	pop	{r7, pc}

0800993c <USBD_AUDIO_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetCfgDesc(uint16_t *length)
{
 800993c:	b480      	push	{r7}
 800993e:	b083      	sub	sp, #12
 8009940:	af00      	add	r7, sp, #0
 8009942:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_CfgDesc);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	226d      	movs	r2, #109	@ 0x6d
 8009948:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_CfgDesc;
 800994a:	4b03      	ldr	r3, [pc, #12]	@ (8009958 <USBD_AUDIO_GetCfgDesc+0x1c>)
}
 800994c:	4618      	mov	r0, r3
 800994e:	370c      	adds	r7, #12
 8009950:	46bd      	mov	sp, r7
 8009952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009956:	4770      	bx	lr
 8009958:	20000080 	.word	0x20000080

0800995c <USBD_AUDIO_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800995c:	b480      	push	{r7}
 800995e:	b083      	sub	sp, #12
 8009960:	af00      	add	r7, sp, #0
 8009962:	6078      	str	r0, [r7, #4]
 8009964:	460b      	mov	r3, r1
 8009966:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  /* Only OUT data are processed */
  return (uint8_t)USBD_OK;
 8009968:	2300      	movs	r3, #0
}
 800996a:	4618      	mov	r0, r3
 800996c:	370c      	adds	r7, #12
 800996e:	46bd      	mov	sp, r7
 8009970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009974:	4770      	bx	lr

08009976 <USBD_AUDIO_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009976:	b580      	push	{r7, lr}
 8009978:	b084      	sub	sp, #16
 800997a:	af00      	add	r7, sp, #0
 800997c:	6078      	str	r0, [r7, #4]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	32b0      	adds	r2, #176	@ 0xb0
 8009988:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800998c:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d101      	bne.n	8009998 <USBD_AUDIO_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009994:	2303      	movs	r3, #3
 8009996:	e02a      	b.n	80099ee <USBD_AUDIO_EP0_RxReady+0x78>
  }

  if (haudio->control.cmd == AUDIO_REQ_SET_CUR)
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800999e:	f893 3c0a 	ldrb.w	r3, [r3, #3082]	@ 0xc0a
 80099a2:	2b01      	cmp	r3, #1
 80099a4:	d122      	bne.n	80099ec <USBD_AUDIO_EP0_RxReady+0x76>
  {
    /* In this driver, to simplify code, only SET_CUR request is managed */

    if (haudio->control.unit == AUDIO_OUT_STREAMING_CTRL)
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80099ac:	f893 3c4c 	ldrb.w	r3, [r3, #3148]	@ 0xc4c
 80099b0:	2b02      	cmp	r3, #2
 80099b2:	d11b      	bne.n	80099ec <USBD_AUDIO_EP0_RxReady+0x76>
    {
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->MuteCtl(haudio->control.data[0]);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80099ba:	687a      	ldr	r2, [r7, #4]
 80099bc:	33b0      	adds	r3, #176	@ 0xb0
 80099be:	009b      	lsls	r3, r3, #2
 80099c0:	4413      	add	r3, r2
 80099c2:	685b      	ldr	r3, [r3, #4]
 80099c4:	691b      	ldr	r3, [r3, #16]
 80099c6:	68fa      	ldr	r2, [r7, #12]
 80099c8:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 80099cc:	f892 2c0b 	ldrb.w	r2, [r2, #3083]	@ 0xc0b
 80099d0:	4610      	mov	r0, r2
 80099d2:	4798      	blx	r3
      haudio->control.cmd = 0U;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80099da:	2200      	movs	r2, #0
 80099dc:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
      haudio->control.len = 0U;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80099e6:	2200      	movs	r2, #0
 80099e8:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    }
  }

  return (uint8_t)USBD_OK;
 80099ec:	2300      	movs	r3, #0
}
 80099ee:	4618      	mov	r0, r3
 80099f0:	3710      	adds	r7, #16
 80099f2:	46bd      	mov	sp, r7
 80099f4:	bd80      	pop	{r7, pc}

080099f6 <USBD_AUDIO_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 80099f6:	b480      	push	{r7}
 80099f8:	b083      	sub	sp, #12
 80099fa:	af00      	add	r7, sp, #0
 80099fc:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  /* Only OUT control data are processed */
  return (uint8_t)USBD_OK;
 80099fe:	2300      	movs	r3, #0
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	370c      	adds	r7, #12
 8009a04:	46bd      	mov	sp, r7
 8009a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0a:	4770      	bx	lr

08009a0c <USBD_AUDIO_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_SOF(USBD_HandleTypeDef *pdev)
{
 8009a0c:	b480      	push	{r7}
 8009a0e:	b083      	sub	sp, #12
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 8009a14:	2300      	movs	r3, #0
}
 8009a16:	4618      	mov	r0, r3
 8009a18:	370c      	adds	r7, #12
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a20:	4770      	bx	lr

08009a22 <USBD_AUDIO_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009a22:	b480      	push	{r7}
 8009a24:	b083      	sub	sp, #12
 8009a26:	af00      	add	r7, sp, #0
 8009a28:	6078      	str	r0, [r7, #4]
 8009a2a:	460b      	mov	r3, r1
 8009a2c:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  return (uint8_t)USBD_OK;
 8009a2e:	2300      	movs	r3, #0
}
 8009a30:	4618      	mov	r0, r3
 8009a32:	370c      	adds	r7, #12
 8009a34:	46bd      	mov	sp, r7
 8009a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3a:	4770      	bx	lr

08009a3c <USBD_AUDIO_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b084      	sub	sp, #16
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
 8009a44:	460b      	mov	r3, r1
 8009a46:	70fb      	strb	r3, [r7, #3]
  USBD_AUDIO_HandleTypeDef *haudio;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	32b0      	adds	r2, #176	@ 0xb0
 8009a52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d101      	bne.n	8009a5e <USBD_AUDIO_IsoOutIncomplete+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009a5a:	2303      	movs	r3, #3
 8009a5c:	e016      	b.n	8009a8c <USBD_AUDIO_IsoOutIncomplete+0x50>
  }

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	32b0      	adds	r2, #176	@ 0xb0
 8009a68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a6c:	60fb      	str	r3, [r7, #12]

  /* Prepare Out endpoint to receive next audio packet */
  (void)USBD_LL_PrepareReceive(pdev, epnum,
                               &haudio->buffer[haudio->wr_ptr],
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009a74:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8009a78:	461a      	mov	r2, r3
  (void)USBD_LL_PrepareReceive(pdev, epnum,
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	4413      	add	r3, r2
 8009a7e:	1d1a      	adds	r2, r3, #4
 8009a80:	78f9      	ldrb	r1, [r7, #3]
 8009a82:	23c0      	movs	r3, #192	@ 0xc0
 8009a84:	6878      	ldr	r0, [r7, #4]
 8009a86:	f002 f88d 	bl	800bba4 <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 8009a8a:	2300      	movs	r3, #0
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	3710      	adds	r7, #16
 8009a90:	46bd      	mov	sp, r7
 8009a92:	bd80      	pop	{r7, pc}

08009a94 <USBD_AUDIO_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b084      	sub	sp, #16
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
 8009a9c:	460b      	mov	r3, r1
 8009a9e:	70fb      	strb	r3, [r7, #3]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	32b0      	adds	r2, #176	@ 0xb0
 8009aaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009aae:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d101      	bne.n	8009aba <USBD_AUDIO_DataOut+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009ab6:	2303      	movs	r3, #3
 8009ab8:	e07c      	b.n	8009bb4 <USBD_AUDIO_DataOut+0x120>
  }

  if (epnum == AUDIOOutEpAdd)
 8009aba:	4b40      	ldr	r3, [pc, #256]	@ (8009bbc <USBD_AUDIO_DataOut+0x128>)
 8009abc:	781b      	ldrb	r3, [r3, #0]
 8009abe:	78fa      	ldrb	r2, [r7, #3]
 8009ac0:	429a      	cmp	r2, r3
 8009ac2:	d176      	bne.n	8009bb2 <USBD_AUDIO_DataOut+0x11e>
  {
    /* Get received data packet length */
    PacketSize = (uint16_t)USBD_LL_GetRxDataSize(pdev, epnum);
 8009ac4:	78fb      	ldrb	r3, [r7, #3]
 8009ac6:	4619      	mov	r1, r3
 8009ac8:	6878      	ldr	r0, [r7, #4]
 8009aca:	f002 f88c 	bl	800bbe6 <USBD_LL_GetRxDataSize>
 8009ace:	4603      	mov	r3, r0
 8009ad0:	817b      	strh	r3, [r7, #10]

    /* Packet received Callback */
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->PeriodicTC(&haudio->buffer[haudio->wr_ptr],
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009ad8:	687a      	ldr	r2, [r7, #4]
 8009ada:	33b0      	adds	r3, #176	@ 0xb0
 8009adc:	009b      	lsls	r3, r3, #2
 8009ade:	4413      	add	r3, r2
 8009ae0:	685b      	ldr	r3, [r3, #4]
 8009ae2:	695b      	ldr	r3, [r3, #20]
 8009ae4:	68fa      	ldr	r2, [r7, #12]
 8009ae6:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 8009aea:	f8b2 2c08 	ldrh.w	r2, [r2, #3080]	@ 0xc08
 8009aee:	4611      	mov	r1, r2
 8009af0:	68fa      	ldr	r2, [r7, #12]
 8009af2:	440a      	add	r2, r1
 8009af4:	1d10      	adds	r0, r2, #4
 8009af6:	8979      	ldrh	r1, [r7, #10]
 8009af8:	2201      	movs	r2, #1
 8009afa:	4798      	blx	r3
                                                                          PacketSize, AUDIO_OUT_TC);

    /* Increment the Buffer pointer or roll it back when all buffers are full */
    haudio->wr_ptr += PacketSize;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009b02:	f8b3 2c08 	ldrh.w	r2, [r3, #3080]	@ 0xc08
 8009b06:	897b      	ldrh	r3, [r7, #10]
 8009b08:	4413      	add	r3, r2
 8009b0a:	b29a      	uxth	r2, r3
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009b12:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

    if (haudio->wr_ptr >= AUDIO_TOTAL_BUF_SIZE)
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009b1c:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8009b20:	f5b3 5f70 	cmp.w	r3, #15360	@ 0x3c00
 8009b24:	d321      	bcc.n	8009b6a <USBD_AUDIO_DataOut+0xd6>
    {
      /* All buffers are full: roll back */
      haudio->wr_ptr = 0U;
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

      if (haudio->offset == AUDIO_OFFSET_UNKNOWN)
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009b38:	f893 3c04 	ldrb.w	r3, [r3, #3076]	@ 0xc04
 8009b3c:	2b03      	cmp	r3, #3
 8009b3e:	d114      	bne.n	8009b6a <USBD_AUDIO_DataOut+0xd6>
      {
        ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009b46:	687a      	ldr	r2, [r7, #4]
 8009b48:	33b0      	adds	r3, #176	@ 0xb0
 8009b4a:	009b      	lsls	r3, r3, #2
 8009b4c:	4413      	add	r3, r2
 8009b4e:	685b      	ldr	r3, [r3, #4]
 8009b50:	689b      	ldr	r3, [r3, #8]
 8009b52:	68fa      	ldr	r2, [r7, #12]
 8009b54:	1d10      	adds	r0, r2, #4
 8009b56:	2201      	movs	r2, #1
 8009b58:	f44f 51f0 	mov.w	r1, #7680	@ 0x1e00
 8009b5c:	4798      	blx	r3
                                                                            AUDIO_TOTAL_BUF_SIZE / 2U,
                                                                            AUDIO_CMD_START);
        haudio->offset = AUDIO_OFFSET_NONE;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009b64:	2200      	movs	r2, #0
 8009b66:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
      }
    }

    if (haudio->rd_enable == 0U)
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009b70:	f893 3c05 	ldrb.w	r3, [r3, #3077]	@ 0xc05
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d10d      	bne.n	8009b94 <USBD_AUDIO_DataOut+0x100>
    {
      if (haudio->wr_ptr == (AUDIO_TOTAL_BUF_SIZE / 2U))
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009b7e:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8009b82:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 8009b86:	d105      	bne.n	8009b94 <USBD_AUDIO_DataOut+0x100>
      {
        haudio->rd_enable = 1U;
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009b8e:	2201      	movs	r2, #1
 8009b90:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05
      }
    }

    /* Prepare Out endpoint to receive next audio packet */
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 8009b94:	4b09      	ldr	r3, [pc, #36]	@ (8009bbc <USBD_AUDIO_DataOut+0x128>)
 8009b96:	7819      	ldrb	r1, [r3, #0]
                                 &haudio->buffer[haudio->wr_ptr],
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009b9e:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8009ba2:	461a      	mov	r2, r3
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	4413      	add	r3, r2
 8009ba8:	1d1a      	adds	r2, r3, #4
 8009baa:	23c0      	movs	r3, #192	@ 0xc0
 8009bac:	6878      	ldr	r0, [r7, #4]
 8009bae:	f001 fff9 	bl	800bba4 <USBD_LL_PrepareReceive>
                                 AUDIO_OUT_PACKET);
  }

  return (uint8_t)USBD_OK;
 8009bb2:	2300      	movs	r3, #0
}
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	3710      	adds	r7, #16
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	bd80      	pop	{r7, pc}
 8009bbc:	200000fa 	.word	0x200000fa

08009bc0 <AUDIO_REQ_GetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_GetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b084      	sub	sp, #16
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
 8009bc8:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	32b0      	adds	r2, #176	@ 0xb0
 8009bd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bd8:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d017      	beq.n	8009c10 <AUDIO_REQ_GetCurrent+0x50>
  {
    return;
  }

  (void)USBD_memset(haudio->control.data, 0, USB_MAX_EP0_SIZE);
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 8009be6:	330b      	adds	r3, #11
 8009be8:	2240      	movs	r2, #64	@ 0x40
 8009bea:	2100      	movs	r1, #0
 8009bec:	4618      	mov	r0, r3
 8009bee:	f002 f851 	bl	800bc94 <memset>

  /* Send the current mute state */
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 8009bf8:	330b      	adds	r3, #11
                         MIN(req->wLength, USB_MAX_EP0_SIZE));
 8009bfa:	683a      	ldr	r2, [r7, #0]
 8009bfc:	88d2      	ldrh	r2, [r2, #6]
 8009bfe:	2a40      	cmp	r2, #64	@ 0x40
 8009c00:	bf28      	it	cs
 8009c02:	2240      	movcs	r2, #64	@ 0x40
 8009c04:	b292      	uxth	r2, r2
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 8009c06:	4619      	mov	r1, r3
 8009c08:	6878      	ldr	r0, [r7, #4]
 8009c0a:	f001 fb05 	bl	800b218 <USBD_CtlSendData>
 8009c0e:	e000      	b.n	8009c12 <AUDIO_REQ_GetCurrent+0x52>
    return;
 8009c10:	bf00      	nop
}
 8009c12:	3710      	adds	r7, #16
 8009c14:	46bd      	mov	sp, r7
 8009c16:	bd80      	pop	{r7, pc}

08009c18 <AUDIO_REQ_SetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_SetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b084      	sub	sp, #16
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
 8009c20:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	32b0      	adds	r2, #176	@ 0xb0
 8009c2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c30:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d02f      	beq.n	8009c98 <AUDIO_REQ_SetCurrent+0x80>
  {
    return;
  }

  if (req->wLength != 0U)
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	88db      	ldrh	r3, [r3, #6]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d02c      	beq.n	8009c9a <AUDIO_REQ_SetCurrent+0x82>
  {
    haudio->control.cmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009c46:	2201      	movs	r2, #1
 8009c48:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
    haudio->control.len = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);  /* Set the request data length */
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	88db      	ldrh	r3, [r3, #6]
 8009c50:	2b3f      	cmp	r3, #63	@ 0x3f
 8009c52:	d803      	bhi.n	8009c5c <AUDIO_REQ_SetCurrent+0x44>
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	88db      	ldrh	r3, [r3, #6]
 8009c58:	b2da      	uxtb	r2, r3
 8009c5a:	e000      	b.n	8009c5e <AUDIO_REQ_SetCurrent+0x46>
 8009c5c:	2240      	movs	r2, #64	@ 0x40
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009c64:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    haudio->control.unit = HIBYTE(req->wIndex);  /* Set the request target unit */
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	889b      	ldrh	r3, [r3, #4]
 8009c6c:	0a1b      	lsrs	r3, r3, #8
 8009c6e:	b29b      	uxth	r3, r3
 8009c70:	b2da      	uxtb	r2, r3
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009c78:	f883 2c4c 	strb.w	r2, [r3, #3148]	@ 0xc4c

    /* Prepare the reception of the buffer over EP0 */
    (void)USBD_CtlPrepareRx(pdev, haudio->control.data, haudio->control.len);
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 8009c82:	330b      	adds	r3, #11
 8009c84:	68fa      	ldr	r2, [r7, #12]
 8009c86:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 8009c8a:	f892 2c4b 	ldrb.w	r2, [r2, #3147]	@ 0xc4b
 8009c8e:	4619      	mov	r1, r3
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f001 faf0 	bl	800b276 <USBD_CtlPrepareRx>
 8009c96:	e000      	b.n	8009c9a <AUDIO_REQ_SetCurrent+0x82>
    return;
 8009c98:	bf00      	nop
  }
}
 8009c9a:	3710      	adds	r7, #16
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	bd80      	pop	{r7, pc}

08009ca0 <USBD_AUDIO_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetDeviceQualifierDesc(uint16_t *length)
{
 8009ca0:	b480      	push	{r7}
 8009ca2:	b083      	sub	sp, #12
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_DeviceQualifierDesc);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	220a      	movs	r2, #10
 8009cac:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_DeviceQualifierDesc;
 8009cae:	4b03      	ldr	r3, [pc, #12]	@ (8009cbc <USBD_AUDIO_GetDeviceQualifierDesc+0x1c>)
}
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	370c      	adds	r7, #12
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cba:	4770      	bx	lr
 8009cbc:	200000f0 	.word	0x200000f0

08009cc0 <USBD_AUDIO_RegisterInterface>:
  * @param  fops: Audio interface callback
  * @retval status
  */
uint8_t USBD_AUDIO_RegisterInterface(USBD_HandleTypeDef *pdev,
                                     USBD_AUDIO_ItfTypeDef *fops)
{
 8009cc0:	b480      	push	{r7}
 8009cc2:	b083      	sub	sp, #12
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
 8009cc8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d101      	bne.n	8009cd4 <USBD_AUDIO_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009cd0:	2303      	movs	r3, #3
 8009cd2:	e009      	b.n	8009ce8 <USBD_AUDIO_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009cda:	687a      	ldr	r2, [r7, #4]
 8009cdc:	33b0      	adds	r3, #176	@ 0xb0
 8009cde:	009b      	lsls	r3, r3, #2
 8009ce0:	4413      	add	r3, r2
 8009ce2:	683a      	ldr	r2, [r7, #0]
 8009ce4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009ce6:	2300      	movs	r3, #0
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	370c      	adds	r7, #12
 8009cec:	46bd      	mov	sp, r7
 8009cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf2:	4770      	bx	lr

08009cf4 <USBD_AUDIO_GetAudioHeaderDesc>:
  * @param  pdev: device instance
  * @param  pConfDesc:  pointer to Bos descriptor
  * @retval pointer to the Audio AC Header descriptor
  */
static void *USBD_AUDIO_GetAudioHeaderDesc(uint8_t *pConfDesc)
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b086      	sub	sp, #24
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	60fb      	str	r3, [r7, #12]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	617b      	str	r3, [r7, #20]
  uint8_t *pAudioDesc =  NULL;
 8009d04:	2300      	movs	r3, #0
 8009d06:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	885b      	ldrh	r3, [r3, #2]
 8009d0c:	b29b      	uxth	r3, r3
 8009d0e:	68fa      	ldr	r2, [r7, #12]
 8009d10:	7812      	ldrb	r2, [r2, #0]
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d91b      	bls.n	8009d4e <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
  {
    ptr = desc->bLength;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	781b      	ldrb	r3, [r3, #0]
 8009d1a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009d1c:	e011      	b.n	8009d42 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009d1e:	f107 030a 	add.w	r3, r7, #10
 8009d22:	4619      	mov	r1, r3
 8009d24:	6978      	ldr	r0, [r7, #20]
 8009d26:	f000 fbf9 	bl	800a51c <USBD_GetNextDesc>
 8009d2a:	6178      	str	r0, [r7, #20]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 8009d2c:	697b      	ldr	r3, [r7, #20]
 8009d2e:	785b      	ldrb	r3, [r3, #1]
 8009d30:	2b24      	cmp	r3, #36	@ 0x24
 8009d32:	d106      	bne.n	8009d42 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
          (pdesc->bDescriptorSubType == AUDIO_CONTROL_HEADER))
 8009d34:	697b      	ldr	r3, [r7, #20]
 8009d36:	789b      	ldrb	r3, [r3, #2]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 8009d38:	2b01      	cmp	r3, #1
 8009d3a:	d102      	bne.n	8009d42 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
      {
        pAudioDesc = (uint8_t *)pdesc;
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	613b      	str	r3, [r7, #16]
        break;
 8009d40:	e005      	b.n	8009d4e <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
    while (ptr < desc->wTotalLength)
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	885b      	ldrh	r3, [r3, #2]
 8009d46:	b29a      	uxth	r2, r3
 8009d48:	897b      	ldrh	r3, [r7, #10]
 8009d4a:	429a      	cmp	r2, r3
 8009d4c:	d8e7      	bhi.n	8009d1e <USBD_AUDIO_GetAudioHeaderDesc+0x2a>
      }
    }
  }
  return pAudioDesc;
 8009d4e:	693b      	ldr	r3, [r7, #16]
}
 8009d50:	4618      	mov	r0, r3
 8009d52:	3718      	adds	r7, #24
 8009d54:	46bd      	mov	sp, r7
 8009d56:	bd80      	pop	{r7, pc}

08009d58 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b086      	sub	sp, #24
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	60f8      	str	r0, [r7, #12]
 8009d60:	60b9      	str	r1, [r7, #8]
 8009d62:	4613      	mov	r3, r2
 8009d64:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d101      	bne.n	8009d70 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009d6c:	2303      	movs	r3, #3
 8009d6e:	e01f      	b.n	8009db0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	2200      	movs	r2, #0
 8009d74:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	2200      	movs	r2, #0
 8009d84:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009d88:	68bb      	ldr	r3, [r7, #8]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d003      	beq.n	8009d96 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	68ba      	ldr	r2, [r7, #8]
 8009d92:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	2201      	movs	r2, #1
 8009d9a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	79fa      	ldrb	r2, [r7, #7]
 8009da2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009da4:	68f8      	ldr	r0, [r7, #12]
 8009da6:	f001 fda7 	bl	800b8f8 <USBD_LL_Init>
 8009daa:	4603      	mov	r3, r0
 8009dac:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009dae:	7dfb      	ldrb	r3, [r7, #23]
}
 8009db0:	4618      	mov	r0, r3
 8009db2:	3718      	adds	r7, #24
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bd80      	pop	{r7, pc}

08009db8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b084      	sub	sp, #16
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
 8009dc0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d101      	bne.n	8009dd0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009dcc:	2303      	movs	r3, #3
 8009dce:	e025      	b.n	8009e1c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	683a      	ldr	r2, [r7, #0]
 8009dd4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	32ae      	adds	r2, #174	@ 0xae
 8009de2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d00f      	beq.n	8009e0c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	32ae      	adds	r2, #174	@ 0xae
 8009df6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dfc:	f107 020e 	add.w	r2, r7, #14
 8009e00:	4610      	mov	r0, r2
 8009e02:	4798      	blx	r3
 8009e04:	4602      	mov	r2, r0
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009e12:	1c5a      	adds	r2, r3, #1
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8009e1a:	2300      	movs	r3, #0
}
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	3710      	adds	r7, #16
 8009e20:	46bd      	mov	sp, r7
 8009e22:	bd80      	pop	{r7, pc}

08009e24 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009e24:	b580      	push	{r7, lr}
 8009e26:	b082      	sub	sp, #8
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	f001 fdaf 	bl	800b990 <USBD_LL_Start>
 8009e32:	4603      	mov	r3, r0
}
 8009e34:	4618      	mov	r0, r3
 8009e36:	3708      	adds	r7, #8
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	bd80      	pop	{r7, pc}

08009e3c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009e3c:	b480      	push	{r7}
 8009e3e:	b083      	sub	sp, #12
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009e44:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009e46:	4618      	mov	r0, r3
 8009e48:	370c      	adds	r7, #12
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e50:	4770      	bx	lr

08009e52 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009e52:	b580      	push	{r7, lr}
 8009e54:	b084      	sub	sp, #16
 8009e56:	af00      	add	r7, sp, #0
 8009e58:	6078      	str	r0, [r7, #4]
 8009e5a:	460b      	mov	r3, r1
 8009e5c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e5e:	2300      	movs	r3, #0
 8009e60:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d009      	beq.n	8009e80 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	78fa      	ldrb	r2, [r7, #3]
 8009e76:	4611      	mov	r1, r2
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	4798      	blx	r3
 8009e7c:	4603      	mov	r3, r0
 8009e7e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009e80:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e82:	4618      	mov	r0, r3
 8009e84:	3710      	adds	r7, #16
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}

08009e8a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009e8a:	b580      	push	{r7, lr}
 8009e8c:	b084      	sub	sp, #16
 8009e8e:	af00      	add	r7, sp, #0
 8009e90:	6078      	str	r0, [r7, #4]
 8009e92:	460b      	mov	r3, r1
 8009e94:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e96:	2300      	movs	r3, #0
 8009e98:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ea0:	685b      	ldr	r3, [r3, #4]
 8009ea2:	78fa      	ldrb	r2, [r7, #3]
 8009ea4:	4611      	mov	r1, r2
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	4798      	blx	r3
 8009eaa:	4603      	mov	r3, r0
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d001      	beq.n	8009eb4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009eb0:	2303      	movs	r3, #3
 8009eb2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	3710      	adds	r7, #16
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	bd80      	pop	{r7, pc}

08009ebe <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009ebe:	b580      	push	{r7, lr}
 8009ec0:	b084      	sub	sp, #16
 8009ec2:	af00      	add	r7, sp, #0
 8009ec4:	6078      	str	r0, [r7, #4]
 8009ec6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009ece:	6839      	ldr	r1, [r7, #0]
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	f001 f8ea 	bl	800b0aa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2201      	movs	r2, #1
 8009eda:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009ee4:	461a      	mov	r2, r3
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009ef2:	f003 031f 	and.w	r3, r3, #31
 8009ef6:	2b02      	cmp	r3, #2
 8009ef8:	d01a      	beq.n	8009f30 <USBD_LL_SetupStage+0x72>
 8009efa:	2b02      	cmp	r3, #2
 8009efc:	d822      	bhi.n	8009f44 <USBD_LL_SetupStage+0x86>
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d002      	beq.n	8009f08 <USBD_LL_SetupStage+0x4a>
 8009f02:	2b01      	cmp	r3, #1
 8009f04:	d00a      	beq.n	8009f1c <USBD_LL_SetupStage+0x5e>
 8009f06:	e01d      	b.n	8009f44 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009f0e:	4619      	mov	r1, r3
 8009f10:	6878      	ldr	r0, [r7, #4]
 8009f12:	f000 fb3f 	bl	800a594 <USBD_StdDevReq>
 8009f16:	4603      	mov	r3, r0
 8009f18:	73fb      	strb	r3, [r7, #15]
      break;
 8009f1a:	e020      	b.n	8009f5e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009f22:	4619      	mov	r1, r3
 8009f24:	6878      	ldr	r0, [r7, #4]
 8009f26:	f000 fba7 	bl	800a678 <USBD_StdItfReq>
 8009f2a:	4603      	mov	r3, r0
 8009f2c:	73fb      	strb	r3, [r7, #15]
      break;
 8009f2e:	e016      	b.n	8009f5e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009f36:	4619      	mov	r1, r3
 8009f38:	6878      	ldr	r0, [r7, #4]
 8009f3a:	f000 fc09 	bl	800a750 <USBD_StdEPReq>
 8009f3e:	4603      	mov	r3, r0
 8009f40:	73fb      	strb	r3, [r7, #15]
      break;
 8009f42:	e00c      	b.n	8009f5e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009f4a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009f4e:	b2db      	uxtb	r3, r3
 8009f50:	4619      	mov	r1, r3
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f001 fd7c 	bl	800ba50 <USBD_LL_StallEP>
 8009f58:	4603      	mov	r3, r0
 8009f5a:	73fb      	strb	r3, [r7, #15]
      break;
 8009f5c:	bf00      	nop
  }

  return ret;
 8009f5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f60:	4618      	mov	r0, r3
 8009f62:	3710      	adds	r7, #16
 8009f64:	46bd      	mov	sp, r7
 8009f66:	bd80      	pop	{r7, pc}

08009f68 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b086      	sub	sp, #24
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	60f8      	str	r0, [r7, #12]
 8009f70:	460b      	mov	r3, r1
 8009f72:	607a      	str	r2, [r7, #4]
 8009f74:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009f76:	2300      	movs	r3, #0
 8009f78:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8009f7a:	7afb      	ldrb	r3, [r7, #11]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d177      	bne.n	800a070 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009f86:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009f8e:	2b03      	cmp	r3, #3
 8009f90:	f040 80a1 	bne.w	800a0d6 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8009f94:	693b      	ldr	r3, [r7, #16]
 8009f96:	685b      	ldr	r3, [r3, #4]
 8009f98:	693a      	ldr	r2, [r7, #16]
 8009f9a:	8992      	ldrh	r2, [r2, #12]
 8009f9c:	4293      	cmp	r3, r2
 8009f9e:	d91c      	bls.n	8009fda <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8009fa0:	693b      	ldr	r3, [r7, #16]
 8009fa2:	685b      	ldr	r3, [r3, #4]
 8009fa4:	693a      	ldr	r2, [r7, #16]
 8009fa6:	8992      	ldrh	r2, [r2, #12]
 8009fa8:	1a9a      	subs	r2, r3, r2
 8009faa:	693b      	ldr	r3, [r7, #16]
 8009fac:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009fae:	693b      	ldr	r3, [r7, #16]
 8009fb0:	691b      	ldr	r3, [r3, #16]
 8009fb2:	693a      	ldr	r2, [r7, #16]
 8009fb4:	8992      	ldrh	r2, [r2, #12]
 8009fb6:	441a      	add	r2, r3
 8009fb8:	693b      	ldr	r3, [r7, #16]
 8009fba:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8009fbc:	693b      	ldr	r3, [r7, #16]
 8009fbe:	6919      	ldr	r1, [r3, #16]
 8009fc0:	693b      	ldr	r3, [r7, #16]
 8009fc2:	899b      	ldrh	r3, [r3, #12]
 8009fc4:	461a      	mov	r2, r3
 8009fc6:	693b      	ldr	r3, [r7, #16]
 8009fc8:	685b      	ldr	r3, [r3, #4]
 8009fca:	4293      	cmp	r3, r2
 8009fcc:	bf38      	it	cc
 8009fce:	4613      	movcc	r3, r2
 8009fd0:	461a      	mov	r2, r3
 8009fd2:	68f8      	ldr	r0, [r7, #12]
 8009fd4:	f001 f970 	bl	800b2b8 <USBD_CtlContinueRx>
 8009fd8:	e07d      	b.n	800a0d6 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009fe0:	f003 031f 	and.w	r3, r3, #31
 8009fe4:	2b02      	cmp	r3, #2
 8009fe6:	d014      	beq.n	800a012 <USBD_LL_DataOutStage+0xaa>
 8009fe8:	2b02      	cmp	r3, #2
 8009fea:	d81d      	bhi.n	800a028 <USBD_LL_DataOutStage+0xc0>
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d002      	beq.n	8009ff6 <USBD_LL_DataOutStage+0x8e>
 8009ff0:	2b01      	cmp	r3, #1
 8009ff2:	d003      	beq.n	8009ffc <USBD_LL_DataOutStage+0x94>
 8009ff4:	e018      	b.n	800a028 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	75bb      	strb	r3, [r7, #22]
            break;
 8009ffa:	e018      	b.n	800a02e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a002:	b2db      	uxtb	r3, r3
 800a004:	4619      	mov	r1, r3
 800a006:	68f8      	ldr	r0, [r7, #12]
 800a008:	f000 fa6e 	bl	800a4e8 <USBD_CoreFindIF>
 800a00c:	4603      	mov	r3, r0
 800a00e:	75bb      	strb	r3, [r7, #22]
            break;
 800a010:	e00d      	b.n	800a02e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a018:	b2db      	uxtb	r3, r3
 800a01a:	4619      	mov	r1, r3
 800a01c:	68f8      	ldr	r0, [r7, #12]
 800a01e:	f000 fa70 	bl	800a502 <USBD_CoreFindEP>
 800a022:	4603      	mov	r3, r0
 800a024:	75bb      	strb	r3, [r7, #22]
            break;
 800a026:	e002      	b.n	800a02e <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a028:	2300      	movs	r3, #0
 800a02a:	75bb      	strb	r3, [r7, #22]
            break;
 800a02c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a02e:	7dbb      	ldrb	r3, [r7, #22]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d119      	bne.n	800a068 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a03a:	b2db      	uxtb	r3, r3
 800a03c:	2b03      	cmp	r3, #3
 800a03e:	d113      	bne.n	800a068 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a040:	7dba      	ldrb	r2, [r7, #22]
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	32ae      	adds	r2, #174	@ 0xae
 800a046:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a04a:	691b      	ldr	r3, [r3, #16]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d00b      	beq.n	800a068 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800a050:	7dba      	ldrb	r2, [r7, #22]
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a058:	7dba      	ldrb	r2, [r7, #22]
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	32ae      	adds	r2, #174	@ 0xae
 800a05e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a062:	691b      	ldr	r3, [r3, #16]
 800a064:	68f8      	ldr	r0, [r7, #12]
 800a066:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a068:	68f8      	ldr	r0, [r7, #12]
 800a06a:	f001 f936 	bl	800b2da <USBD_CtlSendStatus>
 800a06e:	e032      	b.n	800a0d6 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a070:	7afb      	ldrb	r3, [r7, #11]
 800a072:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a076:	b2db      	uxtb	r3, r3
 800a078:	4619      	mov	r1, r3
 800a07a:	68f8      	ldr	r0, [r7, #12]
 800a07c:	f000 fa41 	bl	800a502 <USBD_CoreFindEP>
 800a080:	4603      	mov	r3, r0
 800a082:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a084:	7dbb      	ldrb	r3, [r7, #22]
 800a086:	2bff      	cmp	r3, #255	@ 0xff
 800a088:	d025      	beq.n	800a0d6 <USBD_LL_DataOutStage+0x16e>
 800a08a:	7dbb      	ldrb	r3, [r7, #22]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d122      	bne.n	800a0d6 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a096:	b2db      	uxtb	r3, r3
 800a098:	2b03      	cmp	r3, #3
 800a09a:	d117      	bne.n	800a0cc <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a09c:	7dba      	ldrb	r2, [r7, #22]
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	32ae      	adds	r2, #174	@ 0xae
 800a0a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0a6:	699b      	ldr	r3, [r3, #24]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d00f      	beq.n	800a0cc <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800a0ac:	7dba      	ldrb	r2, [r7, #22]
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a0b4:	7dba      	ldrb	r2, [r7, #22]
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	32ae      	adds	r2, #174	@ 0xae
 800a0ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0be:	699b      	ldr	r3, [r3, #24]
 800a0c0:	7afa      	ldrb	r2, [r7, #11]
 800a0c2:	4611      	mov	r1, r2
 800a0c4:	68f8      	ldr	r0, [r7, #12]
 800a0c6:	4798      	blx	r3
 800a0c8:	4603      	mov	r3, r0
 800a0ca:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a0cc:	7dfb      	ldrb	r3, [r7, #23]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d001      	beq.n	800a0d6 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800a0d2:	7dfb      	ldrb	r3, [r7, #23]
 800a0d4:	e000      	b.n	800a0d8 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800a0d6:	2300      	movs	r3, #0
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	3718      	adds	r7, #24
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	bd80      	pop	{r7, pc}

0800a0e0 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b086      	sub	sp, #24
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	60f8      	str	r0, [r7, #12]
 800a0e8:	460b      	mov	r3, r1
 800a0ea:	607a      	str	r2, [r7, #4]
 800a0ec:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800a0ee:	7afb      	ldrb	r3, [r7, #11]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d178      	bne.n	800a1e6 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	3314      	adds	r3, #20
 800a0f8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a100:	2b02      	cmp	r3, #2
 800a102:	d163      	bne.n	800a1cc <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800a104:	693b      	ldr	r3, [r7, #16]
 800a106:	685b      	ldr	r3, [r3, #4]
 800a108:	693a      	ldr	r2, [r7, #16]
 800a10a:	8992      	ldrh	r2, [r2, #12]
 800a10c:	4293      	cmp	r3, r2
 800a10e:	d91c      	bls.n	800a14a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800a110:	693b      	ldr	r3, [r7, #16]
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	693a      	ldr	r2, [r7, #16]
 800a116:	8992      	ldrh	r2, [r2, #12]
 800a118:	1a9a      	subs	r2, r3, r2
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800a11e:	693b      	ldr	r3, [r7, #16]
 800a120:	691b      	ldr	r3, [r3, #16]
 800a122:	693a      	ldr	r2, [r7, #16]
 800a124:	8992      	ldrh	r2, [r2, #12]
 800a126:	441a      	add	r2, r3
 800a128:	693b      	ldr	r3, [r7, #16]
 800a12a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800a12c:	693b      	ldr	r3, [r7, #16]
 800a12e:	6919      	ldr	r1, [r3, #16]
 800a130:	693b      	ldr	r3, [r7, #16]
 800a132:	685b      	ldr	r3, [r3, #4]
 800a134:	461a      	mov	r2, r3
 800a136:	68f8      	ldr	r0, [r7, #12]
 800a138:	f001 f88c 	bl	800b254 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a13c:	2300      	movs	r3, #0
 800a13e:	2200      	movs	r2, #0
 800a140:	2100      	movs	r1, #0
 800a142:	68f8      	ldr	r0, [r7, #12]
 800a144:	f001 fd2e 	bl	800bba4 <USBD_LL_PrepareReceive>
 800a148:	e040      	b.n	800a1cc <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a14a:	693b      	ldr	r3, [r7, #16]
 800a14c:	899b      	ldrh	r3, [r3, #12]
 800a14e:	461a      	mov	r2, r3
 800a150:	693b      	ldr	r3, [r7, #16]
 800a152:	685b      	ldr	r3, [r3, #4]
 800a154:	429a      	cmp	r2, r3
 800a156:	d11c      	bne.n	800a192 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800a158:	693b      	ldr	r3, [r7, #16]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	693a      	ldr	r2, [r7, #16]
 800a15e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a160:	4293      	cmp	r3, r2
 800a162:	d316      	bcc.n	800a192 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800a164:	693b      	ldr	r3, [r7, #16]
 800a166:	681a      	ldr	r2, [r3, #0]
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a16e:	429a      	cmp	r2, r3
 800a170:	d20f      	bcs.n	800a192 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a172:	2200      	movs	r2, #0
 800a174:	2100      	movs	r1, #0
 800a176:	68f8      	ldr	r0, [r7, #12]
 800a178:	f001 f86c 	bl	800b254 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	2200      	movs	r2, #0
 800a180:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a184:	2300      	movs	r3, #0
 800a186:	2200      	movs	r2, #0
 800a188:	2100      	movs	r1, #0
 800a18a:	68f8      	ldr	r0, [r7, #12]
 800a18c:	f001 fd0a 	bl	800bba4 <USBD_LL_PrepareReceive>
 800a190:	e01c      	b.n	800a1cc <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a198:	b2db      	uxtb	r3, r3
 800a19a:	2b03      	cmp	r3, #3
 800a19c:	d10f      	bne.n	800a1be <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1a4:	68db      	ldr	r3, [r3, #12]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d009      	beq.n	800a1be <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1b8:	68db      	ldr	r3, [r3, #12]
 800a1ba:	68f8      	ldr	r0, [r7, #12]
 800a1bc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a1be:	2180      	movs	r1, #128	@ 0x80
 800a1c0:	68f8      	ldr	r0, [r7, #12]
 800a1c2:	f001 fc45 	bl	800ba50 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a1c6:	68f8      	ldr	r0, [r7, #12]
 800a1c8:	f001 f89a 	bl	800b300 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d03a      	beq.n	800a24c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800a1d6:	68f8      	ldr	r0, [r7, #12]
 800a1d8:	f7ff fe30 	bl	8009e3c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	2200      	movs	r2, #0
 800a1e0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a1e4:	e032      	b.n	800a24c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a1e6:	7afb      	ldrb	r3, [r7, #11]
 800a1e8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a1ec:	b2db      	uxtb	r3, r3
 800a1ee:	4619      	mov	r1, r3
 800a1f0:	68f8      	ldr	r0, [r7, #12]
 800a1f2:	f000 f986 	bl	800a502 <USBD_CoreFindEP>
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a1fa:	7dfb      	ldrb	r3, [r7, #23]
 800a1fc:	2bff      	cmp	r3, #255	@ 0xff
 800a1fe:	d025      	beq.n	800a24c <USBD_LL_DataInStage+0x16c>
 800a200:	7dfb      	ldrb	r3, [r7, #23]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d122      	bne.n	800a24c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a20c:	b2db      	uxtb	r3, r3
 800a20e:	2b03      	cmp	r3, #3
 800a210:	d11c      	bne.n	800a24c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a212:	7dfa      	ldrb	r2, [r7, #23]
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	32ae      	adds	r2, #174	@ 0xae
 800a218:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a21c:	695b      	ldr	r3, [r3, #20]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d014      	beq.n	800a24c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800a222:	7dfa      	ldrb	r2, [r7, #23]
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a22a:	7dfa      	ldrb	r2, [r7, #23]
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	32ae      	adds	r2, #174	@ 0xae
 800a230:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a234:	695b      	ldr	r3, [r3, #20]
 800a236:	7afa      	ldrb	r2, [r7, #11]
 800a238:	4611      	mov	r1, r2
 800a23a:	68f8      	ldr	r0, [r7, #12]
 800a23c:	4798      	blx	r3
 800a23e:	4603      	mov	r3, r0
 800a240:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a242:	7dbb      	ldrb	r3, [r7, #22]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d001      	beq.n	800a24c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800a248:	7dbb      	ldrb	r3, [r7, #22]
 800a24a:	e000      	b.n	800a24e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800a24c:	2300      	movs	r3, #0
}
 800a24e:	4618      	mov	r0, r3
 800a250:	3718      	adds	r7, #24
 800a252:	46bd      	mov	sp, r7
 800a254:	bd80      	pop	{r7, pc}

0800a256 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a256:	b580      	push	{r7, lr}
 800a258:	b084      	sub	sp, #16
 800a25a:	af00      	add	r7, sp, #0
 800a25c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a25e:	2300      	movs	r3, #0
 800a260:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	2201      	movs	r2, #1
 800a266:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	2200      	movs	r2, #0
 800a26e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2200      	movs	r2, #0
 800a276:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	2200      	movs	r2, #0
 800a27c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2200      	movs	r2, #0
 800a284:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d014      	beq.n	800a2bc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a298:	685b      	ldr	r3, [r3, #4]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d00e      	beq.n	800a2bc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2a4:	685b      	ldr	r3, [r3, #4]
 800a2a6:	687a      	ldr	r2, [r7, #4]
 800a2a8:	6852      	ldr	r2, [r2, #4]
 800a2aa:	b2d2      	uxtb	r2, r2
 800a2ac:	4611      	mov	r1, r2
 800a2ae:	6878      	ldr	r0, [r7, #4]
 800a2b0:	4798      	blx	r3
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d001      	beq.n	800a2bc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a2b8:	2303      	movs	r3, #3
 800a2ba:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a2bc:	2340      	movs	r3, #64	@ 0x40
 800a2be:	2200      	movs	r2, #0
 800a2c0:	2100      	movs	r1, #0
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f001 fb7f 	bl	800b9c6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2201      	movs	r2, #1
 800a2cc:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2240      	movs	r2, #64	@ 0x40
 800a2d4:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a2d8:	2340      	movs	r3, #64	@ 0x40
 800a2da:	2200      	movs	r2, #0
 800a2dc:	2180      	movs	r1, #128	@ 0x80
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	f001 fb71 	bl	800b9c6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2240      	movs	r2, #64	@ 0x40
 800a2f0:	841a      	strh	r2, [r3, #32]

  return ret;
 800a2f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	3710      	adds	r7, #16
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	bd80      	pop	{r7, pc}

0800a2fc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a2fc:	b480      	push	{r7}
 800a2fe:	b083      	sub	sp, #12
 800a300:	af00      	add	r7, sp, #0
 800a302:	6078      	str	r0, [r7, #4]
 800a304:	460b      	mov	r3, r1
 800a306:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	78fa      	ldrb	r2, [r7, #3]
 800a30c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a30e:	2300      	movs	r3, #0
}
 800a310:	4618      	mov	r0, r3
 800a312:	370c      	adds	r7, #12
 800a314:	46bd      	mov	sp, r7
 800a316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31a:	4770      	bx	lr

0800a31c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a31c:	b480      	push	{r7}
 800a31e:	b083      	sub	sp, #12
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a32a:	b2db      	uxtb	r3, r3
 800a32c:	2b04      	cmp	r3, #4
 800a32e:	d006      	beq.n	800a33e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a336:	b2da      	uxtb	r2, r3
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2204      	movs	r2, #4
 800a342:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a346:	2300      	movs	r3, #0
}
 800a348:	4618      	mov	r0, r3
 800a34a:	370c      	adds	r7, #12
 800a34c:	46bd      	mov	sp, r7
 800a34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a352:	4770      	bx	lr

0800a354 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a354:	b480      	push	{r7}
 800a356:	b083      	sub	sp, #12
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a362:	b2db      	uxtb	r3, r3
 800a364:	2b04      	cmp	r3, #4
 800a366:	d106      	bne.n	800a376 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a36e:	b2da      	uxtb	r2, r3
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a376:	2300      	movs	r3, #0
}
 800a378:	4618      	mov	r0, r3
 800a37a:	370c      	adds	r7, #12
 800a37c:	46bd      	mov	sp, r7
 800a37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a382:	4770      	bx	lr

0800a384 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b082      	sub	sp, #8
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a392:	b2db      	uxtb	r3, r3
 800a394:	2b03      	cmp	r3, #3
 800a396:	d110      	bne.n	800a3ba <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d00b      	beq.n	800a3ba <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3a8:	69db      	ldr	r3, [r3, #28]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d005      	beq.n	800a3ba <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3b4:	69db      	ldr	r3, [r3, #28]
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a3ba:	2300      	movs	r3, #0
}
 800a3bc:	4618      	mov	r0, r3
 800a3be:	3708      	adds	r7, #8
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	bd80      	pop	{r7, pc}

0800a3c4 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b082      	sub	sp, #8
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
 800a3cc:	460b      	mov	r3, r1
 800a3ce:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	32ae      	adds	r2, #174	@ 0xae
 800a3da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d101      	bne.n	800a3e6 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a3e2:	2303      	movs	r3, #3
 800a3e4:	e01c      	b.n	800a420 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3ec:	b2db      	uxtb	r3, r3
 800a3ee:	2b03      	cmp	r3, #3
 800a3f0:	d115      	bne.n	800a41e <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	32ae      	adds	r2, #174	@ 0xae
 800a3fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a400:	6a1b      	ldr	r3, [r3, #32]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d00b      	beq.n	800a41e <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	32ae      	adds	r2, #174	@ 0xae
 800a410:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a414:	6a1b      	ldr	r3, [r3, #32]
 800a416:	78fa      	ldrb	r2, [r7, #3]
 800a418:	4611      	mov	r1, r2
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a41e:	2300      	movs	r3, #0
}
 800a420:	4618      	mov	r0, r3
 800a422:	3708      	adds	r7, #8
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}

0800a428 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b082      	sub	sp, #8
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
 800a430:	460b      	mov	r3, r1
 800a432:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	32ae      	adds	r2, #174	@ 0xae
 800a43e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d101      	bne.n	800a44a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a446:	2303      	movs	r3, #3
 800a448:	e01c      	b.n	800a484 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a450:	b2db      	uxtb	r3, r3
 800a452:	2b03      	cmp	r3, #3
 800a454:	d115      	bne.n	800a482 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	32ae      	adds	r2, #174	@ 0xae
 800a460:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a466:	2b00      	cmp	r3, #0
 800a468:	d00b      	beq.n	800a482 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	32ae      	adds	r2, #174	@ 0xae
 800a474:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a47a:	78fa      	ldrb	r2, [r7, #3]
 800a47c:	4611      	mov	r1, r2
 800a47e:	6878      	ldr	r0, [r7, #4]
 800a480:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a482:	2300      	movs	r3, #0
}
 800a484:	4618      	mov	r0, r3
 800a486:	3708      	adds	r7, #8
 800a488:	46bd      	mov	sp, r7
 800a48a:	bd80      	pop	{r7, pc}

0800a48c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a48c:	b480      	push	{r7}
 800a48e:	b083      	sub	sp, #12
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a494:	2300      	movs	r3, #0
}
 800a496:	4618      	mov	r0, r3
 800a498:	370c      	adds	r7, #12
 800a49a:	46bd      	mov	sp, r7
 800a49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a0:	4770      	bx	lr

0800a4a2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a4a2:	b580      	push	{r7, lr}
 800a4a4:	b084      	sub	sp, #16
 800a4a6:	af00      	add	r7, sp, #0
 800a4a8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	2201      	movs	r2, #1
 800a4b2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d00e      	beq.n	800a4de <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4c6:	685b      	ldr	r3, [r3, #4]
 800a4c8:	687a      	ldr	r2, [r7, #4]
 800a4ca:	6852      	ldr	r2, [r2, #4]
 800a4cc:	b2d2      	uxtb	r2, r2
 800a4ce:	4611      	mov	r1, r2
 800a4d0:	6878      	ldr	r0, [r7, #4]
 800a4d2:	4798      	blx	r3
 800a4d4:	4603      	mov	r3, r0
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d001      	beq.n	800a4de <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a4da:	2303      	movs	r3, #3
 800a4dc:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a4de:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	3710      	adds	r7, #16
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	bd80      	pop	{r7, pc}

0800a4e8 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a4e8:	b480      	push	{r7}
 800a4ea:	b083      	sub	sp, #12
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	6078      	str	r0, [r7, #4]
 800a4f0:	460b      	mov	r3, r1
 800a4f2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a4f4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	370c      	adds	r7, #12
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a500:	4770      	bx	lr

0800a502 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a502:	b480      	push	{r7}
 800a504:	b083      	sub	sp, #12
 800a506:	af00      	add	r7, sp, #0
 800a508:	6078      	str	r0, [r7, #4]
 800a50a:	460b      	mov	r3, r1
 800a50c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a50e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a510:	4618      	mov	r0, r3
 800a512:	370c      	adds	r7, #12
 800a514:	46bd      	mov	sp, r7
 800a516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51a:	4770      	bx	lr

0800a51c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a51c:	b480      	push	{r7}
 800a51e:	b085      	sub	sp, #20
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
 800a524:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a52a:	683b      	ldr	r3, [r7, #0]
 800a52c:	881b      	ldrh	r3, [r3, #0]
 800a52e:	68fa      	ldr	r2, [r7, #12]
 800a530:	7812      	ldrb	r2, [r2, #0]
 800a532:	4413      	add	r3, r2
 800a534:	b29a      	uxth	r2, r3
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	781b      	ldrb	r3, [r3, #0]
 800a53e:	461a      	mov	r2, r3
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	4413      	add	r3, r2
 800a544:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a546:	68fb      	ldr	r3, [r7, #12]
}
 800a548:	4618      	mov	r0, r3
 800a54a:	3714      	adds	r7, #20
 800a54c:	46bd      	mov	sp, r7
 800a54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a552:	4770      	bx	lr

0800a554 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a554:	b480      	push	{r7}
 800a556:	b087      	sub	sp, #28
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a560:	697b      	ldr	r3, [r7, #20]
 800a562:	781b      	ldrb	r3, [r3, #0]
 800a564:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a566:	697b      	ldr	r3, [r7, #20]
 800a568:	3301      	adds	r3, #1
 800a56a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a56c:	697b      	ldr	r3, [r7, #20]
 800a56e:	781b      	ldrb	r3, [r3, #0]
 800a570:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a572:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800a576:	021b      	lsls	r3, r3, #8
 800a578:	b21a      	sxth	r2, r3
 800a57a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a57e:	4313      	orrs	r3, r2
 800a580:	b21b      	sxth	r3, r3
 800a582:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a584:	89fb      	ldrh	r3, [r7, #14]
}
 800a586:	4618      	mov	r0, r3
 800a588:	371c      	adds	r7, #28
 800a58a:	46bd      	mov	sp, r7
 800a58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a590:	4770      	bx	lr
	...

0800a594 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a594:	b580      	push	{r7, lr}
 800a596:	b084      	sub	sp, #16
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
 800a59c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a59e:	2300      	movs	r3, #0
 800a5a0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	781b      	ldrb	r3, [r3, #0]
 800a5a6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a5aa:	2b40      	cmp	r3, #64	@ 0x40
 800a5ac:	d005      	beq.n	800a5ba <USBD_StdDevReq+0x26>
 800a5ae:	2b40      	cmp	r3, #64	@ 0x40
 800a5b0:	d857      	bhi.n	800a662 <USBD_StdDevReq+0xce>
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d00f      	beq.n	800a5d6 <USBD_StdDevReq+0x42>
 800a5b6:	2b20      	cmp	r3, #32
 800a5b8:	d153      	bne.n	800a662 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	32ae      	adds	r2, #174	@ 0xae
 800a5c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5c8:	689b      	ldr	r3, [r3, #8]
 800a5ca:	6839      	ldr	r1, [r7, #0]
 800a5cc:	6878      	ldr	r0, [r7, #4]
 800a5ce:	4798      	blx	r3
 800a5d0:	4603      	mov	r3, r0
 800a5d2:	73fb      	strb	r3, [r7, #15]
      break;
 800a5d4:	e04a      	b.n	800a66c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	785b      	ldrb	r3, [r3, #1]
 800a5da:	2b09      	cmp	r3, #9
 800a5dc:	d83b      	bhi.n	800a656 <USBD_StdDevReq+0xc2>
 800a5de:	a201      	add	r2, pc, #4	@ (adr r2, 800a5e4 <USBD_StdDevReq+0x50>)
 800a5e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5e4:	0800a639 	.word	0x0800a639
 800a5e8:	0800a64d 	.word	0x0800a64d
 800a5ec:	0800a657 	.word	0x0800a657
 800a5f0:	0800a643 	.word	0x0800a643
 800a5f4:	0800a657 	.word	0x0800a657
 800a5f8:	0800a617 	.word	0x0800a617
 800a5fc:	0800a60d 	.word	0x0800a60d
 800a600:	0800a657 	.word	0x0800a657
 800a604:	0800a62f 	.word	0x0800a62f
 800a608:	0800a621 	.word	0x0800a621
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a60c:	6839      	ldr	r1, [r7, #0]
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f000 fa3e 	bl	800aa90 <USBD_GetDescriptor>
          break;
 800a614:	e024      	b.n	800a660 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a616:	6839      	ldr	r1, [r7, #0]
 800a618:	6878      	ldr	r0, [r7, #4]
 800a61a:	f000 fba3 	bl	800ad64 <USBD_SetAddress>
          break;
 800a61e:	e01f      	b.n	800a660 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a620:	6839      	ldr	r1, [r7, #0]
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f000 fbe2 	bl	800adec <USBD_SetConfig>
 800a628:	4603      	mov	r3, r0
 800a62a:	73fb      	strb	r3, [r7, #15]
          break;
 800a62c:	e018      	b.n	800a660 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a62e:	6839      	ldr	r1, [r7, #0]
 800a630:	6878      	ldr	r0, [r7, #4]
 800a632:	f000 fc85 	bl	800af40 <USBD_GetConfig>
          break;
 800a636:	e013      	b.n	800a660 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a638:	6839      	ldr	r1, [r7, #0]
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f000 fcb6 	bl	800afac <USBD_GetStatus>
          break;
 800a640:	e00e      	b.n	800a660 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a642:	6839      	ldr	r1, [r7, #0]
 800a644:	6878      	ldr	r0, [r7, #4]
 800a646:	f000 fce5 	bl	800b014 <USBD_SetFeature>
          break;
 800a64a:	e009      	b.n	800a660 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a64c:	6839      	ldr	r1, [r7, #0]
 800a64e:	6878      	ldr	r0, [r7, #4]
 800a650:	f000 fd09 	bl	800b066 <USBD_ClrFeature>
          break;
 800a654:	e004      	b.n	800a660 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a656:	6839      	ldr	r1, [r7, #0]
 800a658:	6878      	ldr	r0, [r7, #4]
 800a65a:	f000 fd60 	bl	800b11e <USBD_CtlError>
          break;
 800a65e:	bf00      	nop
      }
      break;
 800a660:	e004      	b.n	800a66c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a662:	6839      	ldr	r1, [r7, #0]
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	f000 fd5a 	bl	800b11e <USBD_CtlError>
      break;
 800a66a:	bf00      	nop
  }

  return ret;
 800a66c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a66e:	4618      	mov	r0, r3
 800a670:	3710      	adds	r7, #16
 800a672:	46bd      	mov	sp, r7
 800a674:	bd80      	pop	{r7, pc}
 800a676:	bf00      	nop

0800a678 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b084      	sub	sp, #16
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
 800a680:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a682:	2300      	movs	r3, #0
 800a684:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	781b      	ldrb	r3, [r3, #0]
 800a68a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a68e:	2b40      	cmp	r3, #64	@ 0x40
 800a690:	d005      	beq.n	800a69e <USBD_StdItfReq+0x26>
 800a692:	2b40      	cmp	r3, #64	@ 0x40
 800a694:	d852      	bhi.n	800a73c <USBD_StdItfReq+0xc4>
 800a696:	2b00      	cmp	r3, #0
 800a698:	d001      	beq.n	800a69e <USBD_StdItfReq+0x26>
 800a69a:	2b20      	cmp	r3, #32
 800a69c:	d14e      	bne.n	800a73c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6a4:	b2db      	uxtb	r3, r3
 800a6a6:	3b01      	subs	r3, #1
 800a6a8:	2b02      	cmp	r3, #2
 800a6aa:	d840      	bhi.n	800a72e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	889b      	ldrh	r3, [r3, #4]
 800a6b0:	b2db      	uxtb	r3, r3
 800a6b2:	2b01      	cmp	r3, #1
 800a6b4:	d836      	bhi.n	800a724 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	889b      	ldrh	r3, [r3, #4]
 800a6ba:	b2db      	uxtb	r3, r3
 800a6bc:	4619      	mov	r1, r3
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	f7ff ff12 	bl	800a4e8 <USBD_CoreFindIF>
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a6c8:	7bbb      	ldrb	r3, [r7, #14]
 800a6ca:	2bff      	cmp	r3, #255	@ 0xff
 800a6cc:	d01d      	beq.n	800a70a <USBD_StdItfReq+0x92>
 800a6ce:	7bbb      	ldrb	r3, [r7, #14]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d11a      	bne.n	800a70a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a6d4:	7bba      	ldrb	r2, [r7, #14]
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	32ae      	adds	r2, #174	@ 0xae
 800a6da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6de:	689b      	ldr	r3, [r3, #8]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d00f      	beq.n	800a704 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a6e4:	7bba      	ldrb	r2, [r7, #14]
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a6ec:	7bba      	ldrb	r2, [r7, #14]
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	32ae      	adds	r2, #174	@ 0xae
 800a6f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6f6:	689b      	ldr	r3, [r3, #8]
 800a6f8:	6839      	ldr	r1, [r7, #0]
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	4798      	blx	r3
 800a6fe:	4603      	mov	r3, r0
 800a700:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a702:	e004      	b.n	800a70e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a704:	2303      	movs	r3, #3
 800a706:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a708:	e001      	b.n	800a70e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a70a:	2303      	movs	r3, #3
 800a70c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	88db      	ldrh	r3, [r3, #6]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d110      	bne.n	800a738 <USBD_StdItfReq+0xc0>
 800a716:	7bfb      	ldrb	r3, [r7, #15]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d10d      	bne.n	800a738 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a71c:	6878      	ldr	r0, [r7, #4]
 800a71e:	f000 fddc 	bl	800b2da <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a722:	e009      	b.n	800a738 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a724:	6839      	ldr	r1, [r7, #0]
 800a726:	6878      	ldr	r0, [r7, #4]
 800a728:	f000 fcf9 	bl	800b11e <USBD_CtlError>
          break;
 800a72c:	e004      	b.n	800a738 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a72e:	6839      	ldr	r1, [r7, #0]
 800a730:	6878      	ldr	r0, [r7, #4]
 800a732:	f000 fcf4 	bl	800b11e <USBD_CtlError>
          break;
 800a736:	e000      	b.n	800a73a <USBD_StdItfReq+0xc2>
          break;
 800a738:	bf00      	nop
      }
      break;
 800a73a:	e004      	b.n	800a746 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a73c:	6839      	ldr	r1, [r7, #0]
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f000 fced 	bl	800b11e <USBD_CtlError>
      break;
 800a744:	bf00      	nop
  }

  return ret;
 800a746:	7bfb      	ldrb	r3, [r7, #15]
}
 800a748:	4618      	mov	r0, r3
 800a74a:	3710      	adds	r7, #16
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bd80      	pop	{r7, pc}

0800a750 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b084      	sub	sp, #16
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
 800a758:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a75a:	2300      	movs	r3, #0
 800a75c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	889b      	ldrh	r3, [r3, #4]
 800a762:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a764:	683b      	ldr	r3, [r7, #0]
 800a766:	781b      	ldrb	r3, [r3, #0]
 800a768:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a76c:	2b40      	cmp	r3, #64	@ 0x40
 800a76e:	d007      	beq.n	800a780 <USBD_StdEPReq+0x30>
 800a770:	2b40      	cmp	r3, #64	@ 0x40
 800a772:	f200 8181 	bhi.w	800aa78 <USBD_StdEPReq+0x328>
 800a776:	2b00      	cmp	r3, #0
 800a778:	d02a      	beq.n	800a7d0 <USBD_StdEPReq+0x80>
 800a77a:	2b20      	cmp	r3, #32
 800a77c:	f040 817c 	bne.w	800aa78 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a780:	7bbb      	ldrb	r3, [r7, #14]
 800a782:	4619      	mov	r1, r3
 800a784:	6878      	ldr	r0, [r7, #4]
 800a786:	f7ff febc 	bl	800a502 <USBD_CoreFindEP>
 800a78a:	4603      	mov	r3, r0
 800a78c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a78e:	7b7b      	ldrb	r3, [r7, #13]
 800a790:	2bff      	cmp	r3, #255	@ 0xff
 800a792:	f000 8176 	beq.w	800aa82 <USBD_StdEPReq+0x332>
 800a796:	7b7b      	ldrb	r3, [r7, #13]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	f040 8172 	bne.w	800aa82 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800a79e:	7b7a      	ldrb	r2, [r7, #13]
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a7a6:	7b7a      	ldrb	r2, [r7, #13]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	32ae      	adds	r2, #174	@ 0xae
 800a7ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7b0:	689b      	ldr	r3, [r3, #8]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	f000 8165 	beq.w	800aa82 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a7b8:	7b7a      	ldrb	r2, [r7, #13]
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	32ae      	adds	r2, #174	@ 0xae
 800a7be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7c2:	689b      	ldr	r3, [r3, #8]
 800a7c4:	6839      	ldr	r1, [r7, #0]
 800a7c6:	6878      	ldr	r0, [r7, #4]
 800a7c8:	4798      	blx	r3
 800a7ca:	4603      	mov	r3, r0
 800a7cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a7ce:	e158      	b.n	800aa82 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a7d0:	683b      	ldr	r3, [r7, #0]
 800a7d2:	785b      	ldrb	r3, [r3, #1]
 800a7d4:	2b03      	cmp	r3, #3
 800a7d6:	d008      	beq.n	800a7ea <USBD_StdEPReq+0x9a>
 800a7d8:	2b03      	cmp	r3, #3
 800a7da:	f300 8147 	bgt.w	800aa6c <USBD_StdEPReq+0x31c>
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	f000 809b 	beq.w	800a91a <USBD_StdEPReq+0x1ca>
 800a7e4:	2b01      	cmp	r3, #1
 800a7e6:	d03c      	beq.n	800a862 <USBD_StdEPReq+0x112>
 800a7e8:	e140      	b.n	800aa6c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7f0:	b2db      	uxtb	r3, r3
 800a7f2:	2b02      	cmp	r3, #2
 800a7f4:	d002      	beq.n	800a7fc <USBD_StdEPReq+0xac>
 800a7f6:	2b03      	cmp	r3, #3
 800a7f8:	d016      	beq.n	800a828 <USBD_StdEPReq+0xd8>
 800a7fa:	e02c      	b.n	800a856 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a7fc:	7bbb      	ldrb	r3, [r7, #14]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d00d      	beq.n	800a81e <USBD_StdEPReq+0xce>
 800a802:	7bbb      	ldrb	r3, [r7, #14]
 800a804:	2b80      	cmp	r3, #128	@ 0x80
 800a806:	d00a      	beq.n	800a81e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a808:	7bbb      	ldrb	r3, [r7, #14]
 800a80a:	4619      	mov	r1, r3
 800a80c:	6878      	ldr	r0, [r7, #4]
 800a80e:	f001 f91f 	bl	800ba50 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a812:	2180      	movs	r1, #128	@ 0x80
 800a814:	6878      	ldr	r0, [r7, #4]
 800a816:	f001 f91b 	bl	800ba50 <USBD_LL_StallEP>
 800a81a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a81c:	e020      	b.n	800a860 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a81e:	6839      	ldr	r1, [r7, #0]
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	f000 fc7c 	bl	800b11e <USBD_CtlError>
              break;
 800a826:	e01b      	b.n	800a860 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	885b      	ldrh	r3, [r3, #2]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d10e      	bne.n	800a84e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a830:	7bbb      	ldrb	r3, [r7, #14]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d00b      	beq.n	800a84e <USBD_StdEPReq+0xfe>
 800a836:	7bbb      	ldrb	r3, [r7, #14]
 800a838:	2b80      	cmp	r3, #128	@ 0x80
 800a83a:	d008      	beq.n	800a84e <USBD_StdEPReq+0xfe>
 800a83c:	683b      	ldr	r3, [r7, #0]
 800a83e:	88db      	ldrh	r3, [r3, #6]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d104      	bne.n	800a84e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a844:	7bbb      	ldrb	r3, [r7, #14]
 800a846:	4619      	mov	r1, r3
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f001 f901 	bl	800ba50 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a84e:	6878      	ldr	r0, [r7, #4]
 800a850:	f000 fd43 	bl	800b2da <USBD_CtlSendStatus>

              break;
 800a854:	e004      	b.n	800a860 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a856:	6839      	ldr	r1, [r7, #0]
 800a858:	6878      	ldr	r0, [r7, #4]
 800a85a:	f000 fc60 	bl	800b11e <USBD_CtlError>
              break;
 800a85e:	bf00      	nop
          }
          break;
 800a860:	e109      	b.n	800aa76 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a868:	b2db      	uxtb	r3, r3
 800a86a:	2b02      	cmp	r3, #2
 800a86c:	d002      	beq.n	800a874 <USBD_StdEPReq+0x124>
 800a86e:	2b03      	cmp	r3, #3
 800a870:	d016      	beq.n	800a8a0 <USBD_StdEPReq+0x150>
 800a872:	e04b      	b.n	800a90c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a874:	7bbb      	ldrb	r3, [r7, #14]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d00d      	beq.n	800a896 <USBD_StdEPReq+0x146>
 800a87a:	7bbb      	ldrb	r3, [r7, #14]
 800a87c:	2b80      	cmp	r3, #128	@ 0x80
 800a87e:	d00a      	beq.n	800a896 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a880:	7bbb      	ldrb	r3, [r7, #14]
 800a882:	4619      	mov	r1, r3
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f001 f8e3 	bl	800ba50 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a88a:	2180      	movs	r1, #128	@ 0x80
 800a88c:	6878      	ldr	r0, [r7, #4]
 800a88e:	f001 f8df 	bl	800ba50 <USBD_LL_StallEP>
 800a892:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a894:	e040      	b.n	800a918 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a896:	6839      	ldr	r1, [r7, #0]
 800a898:	6878      	ldr	r0, [r7, #4]
 800a89a:	f000 fc40 	bl	800b11e <USBD_CtlError>
              break;
 800a89e:	e03b      	b.n	800a918 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	885b      	ldrh	r3, [r3, #2]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d136      	bne.n	800a916 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a8a8:	7bbb      	ldrb	r3, [r7, #14]
 800a8aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d004      	beq.n	800a8bc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a8b2:	7bbb      	ldrb	r3, [r7, #14]
 800a8b4:	4619      	mov	r1, r3
 800a8b6:	6878      	ldr	r0, [r7, #4]
 800a8b8:	f001 f8e9 	bl	800ba8e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a8bc:	6878      	ldr	r0, [r7, #4]
 800a8be:	f000 fd0c 	bl	800b2da <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a8c2:	7bbb      	ldrb	r3, [r7, #14]
 800a8c4:	4619      	mov	r1, r3
 800a8c6:	6878      	ldr	r0, [r7, #4]
 800a8c8:	f7ff fe1b 	bl	800a502 <USBD_CoreFindEP>
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a8d0:	7b7b      	ldrb	r3, [r7, #13]
 800a8d2:	2bff      	cmp	r3, #255	@ 0xff
 800a8d4:	d01f      	beq.n	800a916 <USBD_StdEPReq+0x1c6>
 800a8d6:	7b7b      	ldrb	r3, [r7, #13]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d11c      	bne.n	800a916 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a8dc:	7b7a      	ldrb	r2, [r7, #13]
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a8e4:	7b7a      	ldrb	r2, [r7, #13]
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	32ae      	adds	r2, #174	@ 0xae
 800a8ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8ee:	689b      	ldr	r3, [r3, #8]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d010      	beq.n	800a916 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a8f4:	7b7a      	ldrb	r2, [r7, #13]
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	32ae      	adds	r2, #174	@ 0xae
 800a8fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8fe:	689b      	ldr	r3, [r3, #8]
 800a900:	6839      	ldr	r1, [r7, #0]
 800a902:	6878      	ldr	r0, [r7, #4]
 800a904:	4798      	blx	r3
 800a906:	4603      	mov	r3, r0
 800a908:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a90a:	e004      	b.n	800a916 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a90c:	6839      	ldr	r1, [r7, #0]
 800a90e:	6878      	ldr	r0, [r7, #4]
 800a910:	f000 fc05 	bl	800b11e <USBD_CtlError>
              break;
 800a914:	e000      	b.n	800a918 <USBD_StdEPReq+0x1c8>
              break;
 800a916:	bf00      	nop
          }
          break;
 800a918:	e0ad      	b.n	800aa76 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a920:	b2db      	uxtb	r3, r3
 800a922:	2b02      	cmp	r3, #2
 800a924:	d002      	beq.n	800a92c <USBD_StdEPReq+0x1dc>
 800a926:	2b03      	cmp	r3, #3
 800a928:	d033      	beq.n	800a992 <USBD_StdEPReq+0x242>
 800a92a:	e099      	b.n	800aa60 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a92c:	7bbb      	ldrb	r3, [r7, #14]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d007      	beq.n	800a942 <USBD_StdEPReq+0x1f2>
 800a932:	7bbb      	ldrb	r3, [r7, #14]
 800a934:	2b80      	cmp	r3, #128	@ 0x80
 800a936:	d004      	beq.n	800a942 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a938:	6839      	ldr	r1, [r7, #0]
 800a93a:	6878      	ldr	r0, [r7, #4]
 800a93c:	f000 fbef 	bl	800b11e <USBD_CtlError>
                break;
 800a940:	e093      	b.n	800aa6a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a942:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a946:	2b00      	cmp	r3, #0
 800a948:	da0b      	bge.n	800a962 <USBD_StdEPReq+0x212>
 800a94a:	7bbb      	ldrb	r3, [r7, #14]
 800a94c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a950:	4613      	mov	r3, r2
 800a952:	009b      	lsls	r3, r3, #2
 800a954:	4413      	add	r3, r2
 800a956:	009b      	lsls	r3, r3, #2
 800a958:	3310      	adds	r3, #16
 800a95a:	687a      	ldr	r2, [r7, #4]
 800a95c:	4413      	add	r3, r2
 800a95e:	3304      	adds	r3, #4
 800a960:	e00b      	b.n	800a97a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a962:	7bbb      	ldrb	r3, [r7, #14]
 800a964:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a968:	4613      	mov	r3, r2
 800a96a:	009b      	lsls	r3, r3, #2
 800a96c:	4413      	add	r3, r2
 800a96e:	009b      	lsls	r3, r3, #2
 800a970:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a974:	687a      	ldr	r2, [r7, #4]
 800a976:	4413      	add	r3, r2
 800a978:	3304      	adds	r3, #4
 800a97a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a97c:	68bb      	ldr	r3, [r7, #8]
 800a97e:	2200      	movs	r2, #0
 800a980:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a982:	68bb      	ldr	r3, [r7, #8]
 800a984:	330e      	adds	r3, #14
 800a986:	2202      	movs	r2, #2
 800a988:	4619      	mov	r1, r3
 800a98a:	6878      	ldr	r0, [r7, #4]
 800a98c:	f000 fc44 	bl	800b218 <USBD_CtlSendData>
              break;
 800a990:	e06b      	b.n	800aa6a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a992:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a996:	2b00      	cmp	r3, #0
 800a998:	da11      	bge.n	800a9be <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a99a:	7bbb      	ldrb	r3, [r7, #14]
 800a99c:	f003 020f 	and.w	r2, r3, #15
 800a9a0:	6879      	ldr	r1, [r7, #4]
 800a9a2:	4613      	mov	r3, r2
 800a9a4:	009b      	lsls	r3, r3, #2
 800a9a6:	4413      	add	r3, r2
 800a9a8:	009b      	lsls	r3, r3, #2
 800a9aa:	440b      	add	r3, r1
 800a9ac:	3323      	adds	r3, #35	@ 0x23
 800a9ae:	781b      	ldrb	r3, [r3, #0]
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d117      	bne.n	800a9e4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a9b4:	6839      	ldr	r1, [r7, #0]
 800a9b6:	6878      	ldr	r0, [r7, #4]
 800a9b8:	f000 fbb1 	bl	800b11e <USBD_CtlError>
                  break;
 800a9bc:	e055      	b.n	800aa6a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a9be:	7bbb      	ldrb	r3, [r7, #14]
 800a9c0:	f003 020f 	and.w	r2, r3, #15
 800a9c4:	6879      	ldr	r1, [r7, #4]
 800a9c6:	4613      	mov	r3, r2
 800a9c8:	009b      	lsls	r3, r3, #2
 800a9ca:	4413      	add	r3, r2
 800a9cc:	009b      	lsls	r3, r3, #2
 800a9ce:	440b      	add	r3, r1
 800a9d0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a9d4:	781b      	ldrb	r3, [r3, #0]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d104      	bne.n	800a9e4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a9da:	6839      	ldr	r1, [r7, #0]
 800a9dc:	6878      	ldr	r0, [r7, #4]
 800a9de:	f000 fb9e 	bl	800b11e <USBD_CtlError>
                  break;
 800a9e2:	e042      	b.n	800aa6a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a9e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	da0b      	bge.n	800aa04 <USBD_StdEPReq+0x2b4>
 800a9ec:	7bbb      	ldrb	r3, [r7, #14]
 800a9ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a9f2:	4613      	mov	r3, r2
 800a9f4:	009b      	lsls	r3, r3, #2
 800a9f6:	4413      	add	r3, r2
 800a9f8:	009b      	lsls	r3, r3, #2
 800a9fa:	3310      	adds	r3, #16
 800a9fc:	687a      	ldr	r2, [r7, #4]
 800a9fe:	4413      	add	r3, r2
 800aa00:	3304      	adds	r3, #4
 800aa02:	e00b      	b.n	800aa1c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800aa04:	7bbb      	ldrb	r3, [r7, #14]
 800aa06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aa0a:	4613      	mov	r3, r2
 800aa0c:	009b      	lsls	r3, r3, #2
 800aa0e:	4413      	add	r3, r2
 800aa10:	009b      	lsls	r3, r3, #2
 800aa12:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800aa16:	687a      	ldr	r2, [r7, #4]
 800aa18:	4413      	add	r3, r2
 800aa1a:	3304      	adds	r3, #4
 800aa1c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800aa1e:	7bbb      	ldrb	r3, [r7, #14]
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d002      	beq.n	800aa2a <USBD_StdEPReq+0x2da>
 800aa24:	7bbb      	ldrb	r3, [r7, #14]
 800aa26:	2b80      	cmp	r3, #128	@ 0x80
 800aa28:	d103      	bne.n	800aa32 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	739a      	strb	r2, [r3, #14]
 800aa30:	e00e      	b.n	800aa50 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800aa32:	7bbb      	ldrb	r3, [r7, #14]
 800aa34:	4619      	mov	r1, r3
 800aa36:	6878      	ldr	r0, [r7, #4]
 800aa38:	f001 f848 	bl	800bacc <USBD_LL_IsStallEP>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d003      	beq.n	800aa4a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800aa42:	68bb      	ldr	r3, [r7, #8]
 800aa44:	2201      	movs	r2, #1
 800aa46:	739a      	strb	r2, [r3, #14]
 800aa48:	e002      	b.n	800aa50 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800aa4a:	68bb      	ldr	r3, [r7, #8]
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800aa50:	68bb      	ldr	r3, [r7, #8]
 800aa52:	330e      	adds	r3, #14
 800aa54:	2202      	movs	r2, #2
 800aa56:	4619      	mov	r1, r3
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f000 fbdd 	bl	800b218 <USBD_CtlSendData>
              break;
 800aa5e:	e004      	b.n	800aa6a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800aa60:	6839      	ldr	r1, [r7, #0]
 800aa62:	6878      	ldr	r0, [r7, #4]
 800aa64:	f000 fb5b 	bl	800b11e <USBD_CtlError>
              break;
 800aa68:	bf00      	nop
          }
          break;
 800aa6a:	e004      	b.n	800aa76 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800aa6c:	6839      	ldr	r1, [r7, #0]
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f000 fb55 	bl	800b11e <USBD_CtlError>
          break;
 800aa74:	bf00      	nop
      }
      break;
 800aa76:	e005      	b.n	800aa84 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800aa78:	6839      	ldr	r1, [r7, #0]
 800aa7a:	6878      	ldr	r0, [r7, #4]
 800aa7c:	f000 fb4f 	bl	800b11e <USBD_CtlError>
      break;
 800aa80:	e000      	b.n	800aa84 <USBD_StdEPReq+0x334>
      break;
 800aa82:	bf00      	nop
  }

  return ret;
 800aa84:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa86:	4618      	mov	r0, r3
 800aa88:	3710      	adds	r7, #16
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	bd80      	pop	{r7, pc}
	...

0800aa90 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b084      	sub	sp, #16
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]
 800aa98:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	885b      	ldrh	r3, [r3, #2]
 800aaaa:	0a1b      	lsrs	r3, r3, #8
 800aaac:	b29b      	uxth	r3, r3
 800aaae:	3b01      	subs	r3, #1
 800aab0:	2b06      	cmp	r3, #6
 800aab2:	f200 8128 	bhi.w	800ad06 <USBD_GetDescriptor+0x276>
 800aab6:	a201      	add	r2, pc, #4	@ (adr r2, 800aabc <USBD_GetDescriptor+0x2c>)
 800aab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aabc:	0800aad9 	.word	0x0800aad9
 800aac0:	0800aaf1 	.word	0x0800aaf1
 800aac4:	0800ab31 	.word	0x0800ab31
 800aac8:	0800ad07 	.word	0x0800ad07
 800aacc:	0800ad07 	.word	0x0800ad07
 800aad0:	0800aca7 	.word	0x0800aca7
 800aad4:	0800acd3 	.word	0x0800acd3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	687a      	ldr	r2, [r7, #4]
 800aae2:	7c12      	ldrb	r2, [r2, #16]
 800aae4:	f107 0108 	add.w	r1, r7, #8
 800aae8:	4610      	mov	r0, r2
 800aaea:	4798      	blx	r3
 800aaec:	60f8      	str	r0, [r7, #12]
      break;
 800aaee:	e112      	b.n	800ad16 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	7c1b      	ldrb	r3, [r3, #16]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d10d      	bne.n	800ab14 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aafe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab00:	f107 0208 	add.w	r2, r7, #8
 800ab04:	4610      	mov	r0, r2
 800ab06:	4798      	blx	r3
 800ab08:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	3301      	adds	r3, #1
 800ab0e:	2202      	movs	r2, #2
 800ab10:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ab12:	e100      	b.n	800ad16 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab1c:	f107 0208 	add.w	r2, r7, #8
 800ab20:	4610      	mov	r0, r2
 800ab22:	4798      	blx	r3
 800ab24:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	3301      	adds	r3, #1
 800ab2a:	2202      	movs	r2, #2
 800ab2c:	701a      	strb	r2, [r3, #0]
      break;
 800ab2e:	e0f2      	b.n	800ad16 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ab30:	683b      	ldr	r3, [r7, #0]
 800ab32:	885b      	ldrh	r3, [r3, #2]
 800ab34:	b2db      	uxtb	r3, r3
 800ab36:	2b05      	cmp	r3, #5
 800ab38:	f200 80ac 	bhi.w	800ac94 <USBD_GetDescriptor+0x204>
 800ab3c:	a201      	add	r2, pc, #4	@ (adr r2, 800ab44 <USBD_GetDescriptor+0xb4>)
 800ab3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab42:	bf00      	nop
 800ab44:	0800ab5d 	.word	0x0800ab5d
 800ab48:	0800ab91 	.word	0x0800ab91
 800ab4c:	0800abc5 	.word	0x0800abc5
 800ab50:	0800abf9 	.word	0x0800abf9
 800ab54:	0800ac2d 	.word	0x0800ac2d
 800ab58:	0800ac61 	.word	0x0800ac61
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab62:	685b      	ldr	r3, [r3, #4]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d00b      	beq.n	800ab80 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab6e:	685b      	ldr	r3, [r3, #4]
 800ab70:	687a      	ldr	r2, [r7, #4]
 800ab72:	7c12      	ldrb	r2, [r2, #16]
 800ab74:	f107 0108 	add.w	r1, r7, #8
 800ab78:	4610      	mov	r0, r2
 800ab7a:	4798      	blx	r3
 800ab7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab7e:	e091      	b.n	800aca4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ab80:	6839      	ldr	r1, [r7, #0]
 800ab82:	6878      	ldr	r0, [r7, #4]
 800ab84:	f000 facb 	bl	800b11e <USBD_CtlError>
            err++;
 800ab88:	7afb      	ldrb	r3, [r7, #11]
 800ab8a:	3301      	adds	r3, #1
 800ab8c:	72fb      	strb	r3, [r7, #11]
          break;
 800ab8e:	e089      	b.n	800aca4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab96:	689b      	ldr	r3, [r3, #8]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d00b      	beq.n	800abb4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aba2:	689b      	ldr	r3, [r3, #8]
 800aba4:	687a      	ldr	r2, [r7, #4]
 800aba6:	7c12      	ldrb	r2, [r2, #16]
 800aba8:	f107 0108 	add.w	r1, r7, #8
 800abac:	4610      	mov	r0, r2
 800abae:	4798      	blx	r3
 800abb0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800abb2:	e077      	b.n	800aca4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800abb4:	6839      	ldr	r1, [r7, #0]
 800abb6:	6878      	ldr	r0, [r7, #4]
 800abb8:	f000 fab1 	bl	800b11e <USBD_CtlError>
            err++;
 800abbc:	7afb      	ldrb	r3, [r7, #11]
 800abbe:	3301      	adds	r3, #1
 800abc0:	72fb      	strb	r3, [r7, #11]
          break;
 800abc2:	e06f      	b.n	800aca4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abca:	68db      	ldr	r3, [r3, #12]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d00b      	beq.n	800abe8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abd6:	68db      	ldr	r3, [r3, #12]
 800abd8:	687a      	ldr	r2, [r7, #4]
 800abda:	7c12      	ldrb	r2, [r2, #16]
 800abdc:	f107 0108 	add.w	r1, r7, #8
 800abe0:	4610      	mov	r0, r2
 800abe2:	4798      	blx	r3
 800abe4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800abe6:	e05d      	b.n	800aca4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800abe8:	6839      	ldr	r1, [r7, #0]
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	f000 fa97 	bl	800b11e <USBD_CtlError>
            err++;
 800abf0:	7afb      	ldrb	r3, [r7, #11]
 800abf2:	3301      	adds	r3, #1
 800abf4:	72fb      	strb	r3, [r7, #11]
          break;
 800abf6:	e055      	b.n	800aca4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abfe:	691b      	ldr	r3, [r3, #16]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d00b      	beq.n	800ac1c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac0a:	691b      	ldr	r3, [r3, #16]
 800ac0c:	687a      	ldr	r2, [r7, #4]
 800ac0e:	7c12      	ldrb	r2, [r2, #16]
 800ac10:	f107 0108 	add.w	r1, r7, #8
 800ac14:	4610      	mov	r0, r2
 800ac16:	4798      	blx	r3
 800ac18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac1a:	e043      	b.n	800aca4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac1c:	6839      	ldr	r1, [r7, #0]
 800ac1e:	6878      	ldr	r0, [r7, #4]
 800ac20:	f000 fa7d 	bl	800b11e <USBD_CtlError>
            err++;
 800ac24:	7afb      	ldrb	r3, [r7, #11]
 800ac26:	3301      	adds	r3, #1
 800ac28:	72fb      	strb	r3, [r7, #11]
          break;
 800ac2a:	e03b      	b.n	800aca4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac32:	695b      	ldr	r3, [r3, #20]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d00b      	beq.n	800ac50 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac3e:	695b      	ldr	r3, [r3, #20]
 800ac40:	687a      	ldr	r2, [r7, #4]
 800ac42:	7c12      	ldrb	r2, [r2, #16]
 800ac44:	f107 0108 	add.w	r1, r7, #8
 800ac48:	4610      	mov	r0, r2
 800ac4a:	4798      	blx	r3
 800ac4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac4e:	e029      	b.n	800aca4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac50:	6839      	ldr	r1, [r7, #0]
 800ac52:	6878      	ldr	r0, [r7, #4]
 800ac54:	f000 fa63 	bl	800b11e <USBD_CtlError>
            err++;
 800ac58:	7afb      	ldrb	r3, [r7, #11]
 800ac5a:	3301      	adds	r3, #1
 800ac5c:	72fb      	strb	r3, [r7, #11]
          break;
 800ac5e:	e021      	b.n	800aca4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac66:	699b      	ldr	r3, [r3, #24]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d00b      	beq.n	800ac84 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac72:	699b      	ldr	r3, [r3, #24]
 800ac74:	687a      	ldr	r2, [r7, #4]
 800ac76:	7c12      	ldrb	r2, [r2, #16]
 800ac78:	f107 0108 	add.w	r1, r7, #8
 800ac7c:	4610      	mov	r0, r2
 800ac7e:	4798      	blx	r3
 800ac80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac82:	e00f      	b.n	800aca4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac84:	6839      	ldr	r1, [r7, #0]
 800ac86:	6878      	ldr	r0, [r7, #4]
 800ac88:	f000 fa49 	bl	800b11e <USBD_CtlError>
            err++;
 800ac8c:	7afb      	ldrb	r3, [r7, #11]
 800ac8e:	3301      	adds	r3, #1
 800ac90:	72fb      	strb	r3, [r7, #11]
          break;
 800ac92:	e007      	b.n	800aca4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ac94:	6839      	ldr	r1, [r7, #0]
 800ac96:	6878      	ldr	r0, [r7, #4]
 800ac98:	f000 fa41 	bl	800b11e <USBD_CtlError>
          err++;
 800ac9c:	7afb      	ldrb	r3, [r7, #11]
 800ac9e:	3301      	adds	r3, #1
 800aca0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800aca2:	bf00      	nop
      }
      break;
 800aca4:	e037      	b.n	800ad16 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	7c1b      	ldrb	r3, [r3, #16]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d109      	bne.n	800acc2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800acb6:	f107 0208 	add.w	r2, r7, #8
 800acba:	4610      	mov	r0, r2
 800acbc:	4798      	blx	r3
 800acbe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800acc0:	e029      	b.n	800ad16 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800acc2:	6839      	ldr	r1, [r7, #0]
 800acc4:	6878      	ldr	r0, [r7, #4]
 800acc6:	f000 fa2a 	bl	800b11e <USBD_CtlError>
        err++;
 800acca:	7afb      	ldrb	r3, [r7, #11]
 800accc:	3301      	adds	r3, #1
 800acce:	72fb      	strb	r3, [r7, #11]
      break;
 800acd0:	e021      	b.n	800ad16 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	7c1b      	ldrb	r3, [r3, #16]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d10d      	bne.n	800acf6 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ace0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ace2:	f107 0208 	add.w	r2, r7, #8
 800ace6:	4610      	mov	r0, r2
 800ace8:	4798      	blx	r3
 800acea:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	3301      	adds	r3, #1
 800acf0:	2207      	movs	r2, #7
 800acf2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800acf4:	e00f      	b.n	800ad16 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800acf6:	6839      	ldr	r1, [r7, #0]
 800acf8:	6878      	ldr	r0, [r7, #4]
 800acfa:	f000 fa10 	bl	800b11e <USBD_CtlError>
        err++;
 800acfe:	7afb      	ldrb	r3, [r7, #11]
 800ad00:	3301      	adds	r3, #1
 800ad02:	72fb      	strb	r3, [r7, #11]
      break;
 800ad04:	e007      	b.n	800ad16 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800ad06:	6839      	ldr	r1, [r7, #0]
 800ad08:	6878      	ldr	r0, [r7, #4]
 800ad0a:	f000 fa08 	bl	800b11e <USBD_CtlError>
      err++;
 800ad0e:	7afb      	ldrb	r3, [r7, #11]
 800ad10:	3301      	adds	r3, #1
 800ad12:	72fb      	strb	r3, [r7, #11]
      break;
 800ad14:	bf00      	nop
  }

  if (err != 0U)
 800ad16:	7afb      	ldrb	r3, [r7, #11]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d11e      	bne.n	800ad5a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	88db      	ldrh	r3, [r3, #6]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d016      	beq.n	800ad52 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800ad24:	893b      	ldrh	r3, [r7, #8]
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d00e      	beq.n	800ad48 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800ad2a:	683b      	ldr	r3, [r7, #0]
 800ad2c:	88da      	ldrh	r2, [r3, #6]
 800ad2e:	893b      	ldrh	r3, [r7, #8]
 800ad30:	4293      	cmp	r3, r2
 800ad32:	bf28      	it	cs
 800ad34:	4613      	movcs	r3, r2
 800ad36:	b29b      	uxth	r3, r3
 800ad38:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ad3a:	893b      	ldrh	r3, [r7, #8]
 800ad3c:	461a      	mov	r2, r3
 800ad3e:	68f9      	ldr	r1, [r7, #12]
 800ad40:	6878      	ldr	r0, [r7, #4]
 800ad42:	f000 fa69 	bl	800b218 <USBD_CtlSendData>
 800ad46:	e009      	b.n	800ad5c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ad48:	6839      	ldr	r1, [r7, #0]
 800ad4a:	6878      	ldr	r0, [r7, #4]
 800ad4c:	f000 f9e7 	bl	800b11e <USBD_CtlError>
 800ad50:	e004      	b.n	800ad5c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ad52:	6878      	ldr	r0, [r7, #4]
 800ad54:	f000 fac1 	bl	800b2da <USBD_CtlSendStatus>
 800ad58:	e000      	b.n	800ad5c <USBD_GetDescriptor+0x2cc>
    return;
 800ad5a:	bf00      	nop
  }
}
 800ad5c:	3710      	adds	r7, #16
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	bd80      	pop	{r7, pc}
 800ad62:	bf00      	nop

0800ad64 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b084      	sub	sp, #16
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
 800ad6c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ad6e:	683b      	ldr	r3, [r7, #0]
 800ad70:	889b      	ldrh	r3, [r3, #4]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d131      	bne.n	800adda <USBD_SetAddress+0x76>
 800ad76:	683b      	ldr	r3, [r7, #0]
 800ad78:	88db      	ldrh	r3, [r3, #6]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d12d      	bne.n	800adda <USBD_SetAddress+0x76>
 800ad7e:	683b      	ldr	r3, [r7, #0]
 800ad80:	885b      	ldrh	r3, [r3, #2]
 800ad82:	2b7f      	cmp	r3, #127	@ 0x7f
 800ad84:	d829      	bhi.n	800adda <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ad86:	683b      	ldr	r3, [r7, #0]
 800ad88:	885b      	ldrh	r3, [r3, #2]
 800ad8a:	b2db      	uxtb	r3, r3
 800ad8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ad90:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad98:	b2db      	uxtb	r3, r3
 800ad9a:	2b03      	cmp	r3, #3
 800ad9c:	d104      	bne.n	800ada8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ad9e:	6839      	ldr	r1, [r7, #0]
 800ada0:	6878      	ldr	r0, [r7, #4]
 800ada2:	f000 f9bc 	bl	800b11e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ada6:	e01d      	b.n	800ade4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	7bfa      	ldrb	r2, [r7, #15]
 800adac:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800adb0:	7bfb      	ldrb	r3, [r7, #15]
 800adb2:	4619      	mov	r1, r3
 800adb4:	6878      	ldr	r0, [r7, #4]
 800adb6:	f000 feb5 	bl	800bb24 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800adba:	6878      	ldr	r0, [r7, #4]
 800adbc:	f000 fa8d 	bl	800b2da <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800adc0:	7bfb      	ldrb	r3, [r7, #15]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d004      	beq.n	800add0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2202      	movs	r2, #2
 800adca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adce:	e009      	b.n	800ade4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2201      	movs	r2, #1
 800add4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800add8:	e004      	b.n	800ade4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800adda:	6839      	ldr	r1, [r7, #0]
 800addc:	6878      	ldr	r0, [r7, #4]
 800adde:	f000 f99e 	bl	800b11e <USBD_CtlError>
  }
}
 800ade2:	bf00      	nop
 800ade4:	bf00      	nop
 800ade6:	3710      	adds	r7, #16
 800ade8:	46bd      	mov	sp, r7
 800adea:	bd80      	pop	{r7, pc}

0800adec <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b084      	sub	sp, #16
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
 800adf4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800adf6:	2300      	movs	r3, #0
 800adf8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	885b      	ldrh	r3, [r3, #2]
 800adfe:	b2da      	uxtb	r2, r3
 800ae00:	4b4e      	ldr	r3, [pc, #312]	@ (800af3c <USBD_SetConfig+0x150>)
 800ae02:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ae04:	4b4d      	ldr	r3, [pc, #308]	@ (800af3c <USBD_SetConfig+0x150>)
 800ae06:	781b      	ldrb	r3, [r3, #0]
 800ae08:	2b01      	cmp	r3, #1
 800ae0a:	d905      	bls.n	800ae18 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ae0c:	6839      	ldr	r1, [r7, #0]
 800ae0e:	6878      	ldr	r0, [r7, #4]
 800ae10:	f000 f985 	bl	800b11e <USBD_CtlError>
    return USBD_FAIL;
 800ae14:	2303      	movs	r3, #3
 800ae16:	e08c      	b.n	800af32 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae1e:	b2db      	uxtb	r3, r3
 800ae20:	2b02      	cmp	r3, #2
 800ae22:	d002      	beq.n	800ae2a <USBD_SetConfig+0x3e>
 800ae24:	2b03      	cmp	r3, #3
 800ae26:	d029      	beq.n	800ae7c <USBD_SetConfig+0x90>
 800ae28:	e075      	b.n	800af16 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ae2a:	4b44      	ldr	r3, [pc, #272]	@ (800af3c <USBD_SetConfig+0x150>)
 800ae2c:	781b      	ldrb	r3, [r3, #0]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d020      	beq.n	800ae74 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800ae32:	4b42      	ldr	r3, [pc, #264]	@ (800af3c <USBD_SetConfig+0x150>)
 800ae34:	781b      	ldrb	r3, [r3, #0]
 800ae36:	461a      	mov	r2, r3
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ae3c:	4b3f      	ldr	r3, [pc, #252]	@ (800af3c <USBD_SetConfig+0x150>)
 800ae3e:	781b      	ldrb	r3, [r3, #0]
 800ae40:	4619      	mov	r1, r3
 800ae42:	6878      	ldr	r0, [r7, #4]
 800ae44:	f7ff f805 	bl	8009e52 <USBD_SetClassConfig>
 800ae48:	4603      	mov	r3, r0
 800ae4a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ae4c:	7bfb      	ldrb	r3, [r7, #15]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d008      	beq.n	800ae64 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800ae52:	6839      	ldr	r1, [r7, #0]
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f000 f962 	bl	800b11e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	2202      	movs	r2, #2
 800ae5e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ae62:	e065      	b.n	800af30 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ae64:	6878      	ldr	r0, [r7, #4]
 800ae66:	f000 fa38 	bl	800b2da <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	2203      	movs	r2, #3
 800ae6e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ae72:	e05d      	b.n	800af30 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ae74:	6878      	ldr	r0, [r7, #4]
 800ae76:	f000 fa30 	bl	800b2da <USBD_CtlSendStatus>
      break;
 800ae7a:	e059      	b.n	800af30 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ae7c:	4b2f      	ldr	r3, [pc, #188]	@ (800af3c <USBD_SetConfig+0x150>)
 800ae7e:	781b      	ldrb	r3, [r3, #0]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d112      	bne.n	800aeaa <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	2202      	movs	r2, #2
 800ae88:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ae8c:	4b2b      	ldr	r3, [pc, #172]	@ (800af3c <USBD_SetConfig+0x150>)
 800ae8e:	781b      	ldrb	r3, [r3, #0]
 800ae90:	461a      	mov	r2, r3
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ae96:	4b29      	ldr	r3, [pc, #164]	@ (800af3c <USBD_SetConfig+0x150>)
 800ae98:	781b      	ldrb	r3, [r3, #0]
 800ae9a:	4619      	mov	r1, r3
 800ae9c:	6878      	ldr	r0, [r7, #4]
 800ae9e:	f7fe fff4 	bl	8009e8a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800aea2:	6878      	ldr	r0, [r7, #4]
 800aea4:	f000 fa19 	bl	800b2da <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800aea8:	e042      	b.n	800af30 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800aeaa:	4b24      	ldr	r3, [pc, #144]	@ (800af3c <USBD_SetConfig+0x150>)
 800aeac:	781b      	ldrb	r3, [r3, #0]
 800aeae:	461a      	mov	r2, r3
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	685b      	ldr	r3, [r3, #4]
 800aeb4:	429a      	cmp	r2, r3
 800aeb6:	d02a      	beq.n	800af0e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	685b      	ldr	r3, [r3, #4]
 800aebc:	b2db      	uxtb	r3, r3
 800aebe:	4619      	mov	r1, r3
 800aec0:	6878      	ldr	r0, [r7, #4]
 800aec2:	f7fe ffe2 	bl	8009e8a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800aec6:	4b1d      	ldr	r3, [pc, #116]	@ (800af3c <USBD_SetConfig+0x150>)
 800aec8:	781b      	ldrb	r3, [r3, #0]
 800aeca:	461a      	mov	r2, r3
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800aed0:	4b1a      	ldr	r3, [pc, #104]	@ (800af3c <USBD_SetConfig+0x150>)
 800aed2:	781b      	ldrb	r3, [r3, #0]
 800aed4:	4619      	mov	r1, r3
 800aed6:	6878      	ldr	r0, [r7, #4]
 800aed8:	f7fe ffbb 	bl	8009e52 <USBD_SetClassConfig>
 800aedc:	4603      	mov	r3, r0
 800aede:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800aee0:	7bfb      	ldrb	r3, [r7, #15]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d00f      	beq.n	800af06 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800aee6:	6839      	ldr	r1, [r7, #0]
 800aee8:	6878      	ldr	r0, [r7, #4]
 800aeea:	f000 f918 	bl	800b11e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	685b      	ldr	r3, [r3, #4]
 800aef2:	b2db      	uxtb	r3, r3
 800aef4:	4619      	mov	r1, r3
 800aef6:	6878      	ldr	r0, [r7, #4]
 800aef8:	f7fe ffc7 	bl	8009e8a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	2202      	movs	r2, #2
 800af00:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800af04:	e014      	b.n	800af30 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800af06:	6878      	ldr	r0, [r7, #4]
 800af08:	f000 f9e7 	bl	800b2da <USBD_CtlSendStatus>
      break;
 800af0c:	e010      	b.n	800af30 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800af0e:	6878      	ldr	r0, [r7, #4]
 800af10:	f000 f9e3 	bl	800b2da <USBD_CtlSendStatus>
      break;
 800af14:	e00c      	b.n	800af30 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800af16:	6839      	ldr	r1, [r7, #0]
 800af18:	6878      	ldr	r0, [r7, #4]
 800af1a:	f000 f900 	bl	800b11e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800af1e:	4b07      	ldr	r3, [pc, #28]	@ (800af3c <USBD_SetConfig+0x150>)
 800af20:	781b      	ldrb	r3, [r3, #0]
 800af22:	4619      	mov	r1, r3
 800af24:	6878      	ldr	r0, [r7, #4]
 800af26:	f7fe ffb0 	bl	8009e8a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800af2a:	2303      	movs	r3, #3
 800af2c:	73fb      	strb	r3, [r7, #15]
      break;
 800af2e:	bf00      	nop
  }

  return ret;
 800af30:	7bfb      	ldrb	r3, [r7, #15]
}
 800af32:	4618      	mov	r0, r3
 800af34:	3710      	adds	r7, #16
 800af36:	46bd      	mov	sp, r7
 800af38:	bd80      	pop	{r7, pc}
 800af3a:	bf00      	nop
 800af3c:	20008434 	.word	0x20008434

0800af40 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af40:	b580      	push	{r7, lr}
 800af42:	b082      	sub	sp, #8
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]
 800af48:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800af4a:	683b      	ldr	r3, [r7, #0]
 800af4c:	88db      	ldrh	r3, [r3, #6]
 800af4e:	2b01      	cmp	r3, #1
 800af50:	d004      	beq.n	800af5c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800af52:	6839      	ldr	r1, [r7, #0]
 800af54:	6878      	ldr	r0, [r7, #4]
 800af56:	f000 f8e2 	bl	800b11e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800af5a:	e023      	b.n	800afa4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af62:	b2db      	uxtb	r3, r3
 800af64:	2b02      	cmp	r3, #2
 800af66:	dc02      	bgt.n	800af6e <USBD_GetConfig+0x2e>
 800af68:	2b00      	cmp	r3, #0
 800af6a:	dc03      	bgt.n	800af74 <USBD_GetConfig+0x34>
 800af6c:	e015      	b.n	800af9a <USBD_GetConfig+0x5a>
 800af6e:	2b03      	cmp	r3, #3
 800af70:	d00b      	beq.n	800af8a <USBD_GetConfig+0x4a>
 800af72:	e012      	b.n	800af9a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	2200      	movs	r2, #0
 800af78:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	3308      	adds	r3, #8
 800af7e:	2201      	movs	r2, #1
 800af80:	4619      	mov	r1, r3
 800af82:	6878      	ldr	r0, [r7, #4]
 800af84:	f000 f948 	bl	800b218 <USBD_CtlSendData>
        break;
 800af88:	e00c      	b.n	800afa4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	3304      	adds	r3, #4
 800af8e:	2201      	movs	r2, #1
 800af90:	4619      	mov	r1, r3
 800af92:	6878      	ldr	r0, [r7, #4]
 800af94:	f000 f940 	bl	800b218 <USBD_CtlSendData>
        break;
 800af98:	e004      	b.n	800afa4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800af9a:	6839      	ldr	r1, [r7, #0]
 800af9c:	6878      	ldr	r0, [r7, #4]
 800af9e:	f000 f8be 	bl	800b11e <USBD_CtlError>
        break;
 800afa2:	bf00      	nop
}
 800afa4:	bf00      	nop
 800afa6:	3708      	adds	r7, #8
 800afa8:	46bd      	mov	sp, r7
 800afaa:	bd80      	pop	{r7, pc}

0800afac <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afac:	b580      	push	{r7, lr}
 800afae:	b082      	sub	sp, #8
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
 800afb4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800afbc:	b2db      	uxtb	r3, r3
 800afbe:	3b01      	subs	r3, #1
 800afc0:	2b02      	cmp	r3, #2
 800afc2:	d81e      	bhi.n	800b002 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	88db      	ldrh	r3, [r3, #6]
 800afc8:	2b02      	cmp	r3, #2
 800afca:	d004      	beq.n	800afd6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800afcc:	6839      	ldr	r1, [r7, #0]
 800afce:	6878      	ldr	r0, [r7, #4]
 800afd0:	f000 f8a5 	bl	800b11e <USBD_CtlError>
        break;
 800afd4:	e01a      	b.n	800b00c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2201      	movs	r2, #1
 800afda:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d005      	beq.n	800aff2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	68db      	ldr	r3, [r3, #12]
 800afea:	f043 0202 	orr.w	r2, r3, #2
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	330c      	adds	r3, #12
 800aff6:	2202      	movs	r2, #2
 800aff8:	4619      	mov	r1, r3
 800affa:	6878      	ldr	r0, [r7, #4]
 800affc:	f000 f90c 	bl	800b218 <USBD_CtlSendData>
      break;
 800b000:	e004      	b.n	800b00c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b002:	6839      	ldr	r1, [r7, #0]
 800b004:	6878      	ldr	r0, [r7, #4]
 800b006:	f000 f88a 	bl	800b11e <USBD_CtlError>
      break;
 800b00a:	bf00      	nop
  }
}
 800b00c:	bf00      	nop
 800b00e:	3708      	adds	r7, #8
 800b010:	46bd      	mov	sp, r7
 800b012:	bd80      	pop	{r7, pc}

0800b014 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b014:	b580      	push	{r7, lr}
 800b016:	b082      	sub	sp, #8
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
 800b01c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b01e:	683b      	ldr	r3, [r7, #0]
 800b020:	885b      	ldrh	r3, [r3, #2]
 800b022:	2b01      	cmp	r3, #1
 800b024:	d107      	bne.n	800b036 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	2201      	movs	r2, #1
 800b02a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b02e:	6878      	ldr	r0, [r7, #4]
 800b030:	f000 f953 	bl	800b2da <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b034:	e013      	b.n	800b05e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	885b      	ldrh	r3, [r3, #2]
 800b03a:	2b02      	cmp	r3, #2
 800b03c:	d10b      	bne.n	800b056 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	889b      	ldrh	r3, [r3, #4]
 800b042:	0a1b      	lsrs	r3, r3, #8
 800b044:	b29b      	uxth	r3, r3
 800b046:	b2da      	uxtb	r2, r3
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b04e:	6878      	ldr	r0, [r7, #4]
 800b050:	f000 f943 	bl	800b2da <USBD_CtlSendStatus>
}
 800b054:	e003      	b.n	800b05e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b056:	6839      	ldr	r1, [r7, #0]
 800b058:	6878      	ldr	r0, [r7, #4]
 800b05a:	f000 f860 	bl	800b11e <USBD_CtlError>
}
 800b05e:	bf00      	nop
 800b060:	3708      	adds	r7, #8
 800b062:	46bd      	mov	sp, r7
 800b064:	bd80      	pop	{r7, pc}

0800b066 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b066:	b580      	push	{r7, lr}
 800b068:	b082      	sub	sp, #8
 800b06a:	af00      	add	r7, sp, #0
 800b06c:	6078      	str	r0, [r7, #4]
 800b06e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b076:	b2db      	uxtb	r3, r3
 800b078:	3b01      	subs	r3, #1
 800b07a:	2b02      	cmp	r3, #2
 800b07c:	d80b      	bhi.n	800b096 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	885b      	ldrh	r3, [r3, #2]
 800b082:	2b01      	cmp	r3, #1
 800b084:	d10c      	bne.n	800b0a0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	2200      	movs	r2, #0
 800b08a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b08e:	6878      	ldr	r0, [r7, #4]
 800b090:	f000 f923 	bl	800b2da <USBD_CtlSendStatus>
      }
      break;
 800b094:	e004      	b.n	800b0a0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b096:	6839      	ldr	r1, [r7, #0]
 800b098:	6878      	ldr	r0, [r7, #4]
 800b09a:	f000 f840 	bl	800b11e <USBD_CtlError>
      break;
 800b09e:	e000      	b.n	800b0a2 <USBD_ClrFeature+0x3c>
      break;
 800b0a0:	bf00      	nop
  }
}
 800b0a2:	bf00      	nop
 800b0a4:	3708      	adds	r7, #8
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	bd80      	pop	{r7, pc}

0800b0aa <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b0aa:	b580      	push	{r7, lr}
 800b0ac:	b084      	sub	sp, #16
 800b0ae:	af00      	add	r7, sp, #0
 800b0b0:	6078      	str	r0, [r7, #4]
 800b0b2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	781a      	ldrb	r2, [r3, #0]
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	3301      	adds	r3, #1
 800b0c4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	781a      	ldrb	r2, [r3, #0]
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	3301      	adds	r3, #1
 800b0d2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b0d4:	68f8      	ldr	r0, [r7, #12]
 800b0d6:	f7ff fa3d 	bl	800a554 <SWAPBYTE>
 800b0da:	4603      	mov	r3, r0
 800b0dc:	461a      	mov	r2, r3
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	3301      	adds	r3, #1
 800b0e6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	3301      	adds	r3, #1
 800b0ec:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b0ee:	68f8      	ldr	r0, [r7, #12]
 800b0f0:	f7ff fa30 	bl	800a554 <SWAPBYTE>
 800b0f4:	4603      	mov	r3, r0
 800b0f6:	461a      	mov	r2, r3
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	3301      	adds	r3, #1
 800b100:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	3301      	adds	r3, #1
 800b106:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b108:	68f8      	ldr	r0, [r7, #12]
 800b10a:	f7ff fa23 	bl	800a554 <SWAPBYTE>
 800b10e:	4603      	mov	r3, r0
 800b110:	461a      	mov	r2, r3
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	80da      	strh	r2, [r3, #6]
}
 800b116:	bf00      	nop
 800b118:	3710      	adds	r7, #16
 800b11a:	46bd      	mov	sp, r7
 800b11c:	bd80      	pop	{r7, pc}

0800b11e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b11e:	b580      	push	{r7, lr}
 800b120:	b082      	sub	sp, #8
 800b122:	af00      	add	r7, sp, #0
 800b124:	6078      	str	r0, [r7, #4]
 800b126:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b128:	2180      	movs	r1, #128	@ 0x80
 800b12a:	6878      	ldr	r0, [r7, #4]
 800b12c:	f000 fc90 	bl	800ba50 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b130:	2100      	movs	r1, #0
 800b132:	6878      	ldr	r0, [r7, #4]
 800b134:	f000 fc8c 	bl	800ba50 <USBD_LL_StallEP>
}
 800b138:	bf00      	nop
 800b13a:	3708      	adds	r7, #8
 800b13c:	46bd      	mov	sp, r7
 800b13e:	bd80      	pop	{r7, pc}

0800b140 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b086      	sub	sp, #24
 800b144:	af00      	add	r7, sp, #0
 800b146:	60f8      	str	r0, [r7, #12]
 800b148:	60b9      	str	r1, [r7, #8]
 800b14a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b14c:	2300      	movs	r3, #0
 800b14e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d042      	beq.n	800b1dc <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800b15a:	6938      	ldr	r0, [r7, #16]
 800b15c:	f000 f842 	bl	800b1e4 <USBD_GetLen>
 800b160:	4603      	mov	r3, r0
 800b162:	3301      	adds	r3, #1
 800b164:	005b      	lsls	r3, r3, #1
 800b166:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b16a:	d808      	bhi.n	800b17e <USBD_GetString+0x3e>
 800b16c:	6938      	ldr	r0, [r7, #16]
 800b16e:	f000 f839 	bl	800b1e4 <USBD_GetLen>
 800b172:	4603      	mov	r3, r0
 800b174:	3301      	adds	r3, #1
 800b176:	b29b      	uxth	r3, r3
 800b178:	005b      	lsls	r3, r3, #1
 800b17a:	b29a      	uxth	r2, r3
 800b17c:	e001      	b.n	800b182 <USBD_GetString+0x42>
 800b17e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b186:	7dfb      	ldrb	r3, [r7, #23]
 800b188:	68ba      	ldr	r2, [r7, #8]
 800b18a:	4413      	add	r3, r2
 800b18c:	687a      	ldr	r2, [r7, #4]
 800b18e:	7812      	ldrb	r2, [r2, #0]
 800b190:	701a      	strb	r2, [r3, #0]
  idx++;
 800b192:	7dfb      	ldrb	r3, [r7, #23]
 800b194:	3301      	adds	r3, #1
 800b196:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b198:	7dfb      	ldrb	r3, [r7, #23]
 800b19a:	68ba      	ldr	r2, [r7, #8]
 800b19c:	4413      	add	r3, r2
 800b19e:	2203      	movs	r2, #3
 800b1a0:	701a      	strb	r2, [r3, #0]
  idx++;
 800b1a2:	7dfb      	ldrb	r3, [r7, #23]
 800b1a4:	3301      	adds	r3, #1
 800b1a6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b1a8:	e013      	b.n	800b1d2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800b1aa:	7dfb      	ldrb	r3, [r7, #23]
 800b1ac:	68ba      	ldr	r2, [r7, #8]
 800b1ae:	4413      	add	r3, r2
 800b1b0:	693a      	ldr	r2, [r7, #16]
 800b1b2:	7812      	ldrb	r2, [r2, #0]
 800b1b4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b1b6:	693b      	ldr	r3, [r7, #16]
 800b1b8:	3301      	adds	r3, #1
 800b1ba:	613b      	str	r3, [r7, #16]
    idx++;
 800b1bc:	7dfb      	ldrb	r3, [r7, #23]
 800b1be:	3301      	adds	r3, #1
 800b1c0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b1c2:	7dfb      	ldrb	r3, [r7, #23]
 800b1c4:	68ba      	ldr	r2, [r7, #8]
 800b1c6:	4413      	add	r3, r2
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	701a      	strb	r2, [r3, #0]
    idx++;
 800b1cc:	7dfb      	ldrb	r3, [r7, #23]
 800b1ce:	3301      	adds	r3, #1
 800b1d0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b1d2:	693b      	ldr	r3, [r7, #16]
 800b1d4:	781b      	ldrb	r3, [r3, #0]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d1e7      	bne.n	800b1aa <USBD_GetString+0x6a>
 800b1da:	e000      	b.n	800b1de <USBD_GetString+0x9e>
    return;
 800b1dc:	bf00      	nop
  }
}
 800b1de:	3718      	adds	r7, #24
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	bd80      	pop	{r7, pc}

0800b1e4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b1e4:	b480      	push	{r7}
 800b1e6:	b085      	sub	sp, #20
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b1f4:	e005      	b.n	800b202 <USBD_GetLen+0x1e>
  {
    len++;
 800b1f6:	7bfb      	ldrb	r3, [r7, #15]
 800b1f8:	3301      	adds	r3, #1
 800b1fa:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b1fc:	68bb      	ldr	r3, [r7, #8]
 800b1fe:	3301      	adds	r3, #1
 800b200:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b202:	68bb      	ldr	r3, [r7, #8]
 800b204:	781b      	ldrb	r3, [r3, #0]
 800b206:	2b00      	cmp	r3, #0
 800b208:	d1f5      	bne.n	800b1f6 <USBD_GetLen+0x12>
  }

  return len;
 800b20a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b20c:	4618      	mov	r0, r3
 800b20e:	3714      	adds	r7, #20
 800b210:	46bd      	mov	sp, r7
 800b212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b216:	4770      	bx	lr

0800b218 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	b084      	sub	sp, #16
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	60f8      	str	r0, [r7, #12]
 800b220:	60b9      	str	r1, [r7, #8]
 800b222:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	2202      	movs	r2, #2
 800b228:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	687a      	ldr	r2, [r7, #4]
 800b230:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	68ba      	ldr	r2, [r7, #8]
 800b236:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	687a      	ldr	r2, [r7, #4]
 800b23c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	68ba      	ldr	r2, [r7, #8]
 800b242:	2100      	movs	r1, #0
 800b244:	68f8      	ldr	r0, [r7, #12]
 800b246:	f000 fc8c 	bl	800bb62 <USBD_LL_Transmit>

  return USBD_OK;
 800b24a:	2300      	movs	r3, #0
}
 800b24c:	4618      	mov	r0, r3
 800b24e:	3710      	adds	r7, #16
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}

0800b254 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b084      	sub	sp, #16
 800b258:	af00      	add	r7, sp, #0
 800b25a:	60f8      	str	r0, [r7, #12]
 800b25c:	60b9      	str	r1, [r7, #8]
 800b25e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	68ba      	ldr	r2, [r7, #8]
 800b264:	2100      	movs	r1, #0
 800b266:	68f8      	ldr	r0, [r7, #12]
 800b268:	f000 fc7b 	bl	800bb62 <USBD_LL_Transmit>

  return USBD_OK;
 800b26c:	2300      	movs	r3, #0
}
 800b26e:	4618      	mov	r0, r3
 800b270:	3710      	adds	r7, #16
 800b272:	46bd      	mov	sp, r7
 800b274:	bd80      	pop	{r7, pc}

0800b276 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b276:	b580      	push	{r7, lr}
 800b278:	b084      	sub	sp, #16
 800b27a:	af00      	add	r7, sp, #0
 800b27c:	60f8      	str	r0, [r7, #12]
 800b27e:	60b9      	str	r1, [r7, #8]
 800b280:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	2203      	movs	r2, #3
 800b286:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	687a      	ldr	r2, [r7, #4]
 800b28e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	68ba      	ldr	r2, [r7, #8]
 800b296:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	687a      	ldr	r2, [r7, #4]
 800b29e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	68ba      	ldr	r2, [r7, #8]
 800b2a6:	2100      	movs	r1, #0
 800b2a8:	68f8      	ldr	r0, [r7, #12]
 800b2aa:	f000 fc7b 	bl	800bba4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b2ae:	2300      	movs	r3, #0
}
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	3710      	adds	r7, #16
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	bd80      	pop	{r7, pc}

0800b2b8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b084      	sub	sp, #16
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	60f8      	str	r0, [r7, #12]
 800b2c0:	60b9      	str	r1, [r7, #8]
 800b2c2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	68ba      	ldr	r2, [r7, #8]
 800b2c8:	2100      	movs	r1, #0
 800b2ca:	68f8      	ldr	r0, [r7, #12]
 800b2cc:	f000 fc6a 	bl	800bba4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b2d0:	2300      	movs	r3, #0
}
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	3710      	adds	r7, #16
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	bd80      	pop	{r7, pc}

0800b2da <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b2da:	b580      	push	{r7, lr}
 800b2dc:	b082      	sub	sp, #8
 800b2de:	af00      	add	r7, sp, #0
 800b2e0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	2204      	movs	r2, #4
 800b2e6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	2200      	movs	r2, #0
 800b2ee:	2100      	movs	r1, #0
 800b2f0:	6878      	ldr	r0, [r7, #4]
 800b2f2:	f000 fc36 	bl	800bb62 <USBD_LL_Transmit>

  return USBD_OK;
 800b2f6:	2300      	movs	r3, #0
}
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	3708      	adds	r7, #8
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	bd80      	pop	{r7, pc}

0800b300 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b300:	b580      	push	{r7, lr}
 800b302:	b082      	sub	sp, #8
 800b304:	af00      	add	r7, sp, #0
 800b306:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	2205      	movs	r2, #5
 800b30c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b310:	2300      	movs	r3, #0
 800b312:	2200      	movs	r2, #0
 800b314:	2100      	movs	r1, #0
 800b316:	6878      	ldr	r0, [r7, #4]
 800b318:	f000 fc44 	bl	800bba4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b31c:	2300      	movs	r3, #0
}
 800b31e:	4618      	mov	r0, r3
 800b320:	3708      	adds	r7, #8
 800b322:	46bd      	mov	sp, r7
 800b324:	bd80      	pop	{r7, pc}
	...

0800b328 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b32c:	2200      	movs	r2, #0
 800b32e:	4912      	ldr	r1, [pc, #72]	@ (800b378 <MX_USB_DEVICE_Init+0x50>)
 800b330:	4812      	ldr	r0, [pc, #72]	@ (800b37c <MX_USB_DEVICE_Init+0x54>)
 800b332:	f7fe fd11 	bl	8009d58 <USBD_Init>
 800b336:	4603      	mov	r3, r0
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d001      	beq.n	800b340 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b33c:	f7f6 fd08 	bl	8001d50 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_AUDIO) != USBD_OK)
 800b340:	490f      	ldr	r1, [pc, #60]	@ (800b380 <MX_USB_DEVICE_Init+0x58>)
 800b342:	480e      	ldr	r0, [pc, #56]	@ (800b37c <MX_USB_DEVICE_Init+0x54>)
 800b344:	f7fe fd38 	bl	8009db8 <USBD_RegisterClass>
 800b348:	4603      	mov	r3, r0
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d001      	beq.n	800b352 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b34e:	f7f6 fcff 	bl	8001d50 <Error_Handler>
  }
  if (USBD_AUDIO_RegisterInterface(&hUsbDeviceFS, &USBD_AUDIO_fops_FS) != USBD_OK)
 800b352:	490c      	ldr	r1, [pc, #48]	@ (800b384 <MX_USB_DEVICE_Init+0x5c>)
 800b354:	4809      	ldr	r0, [pc, #36]	@ (800b37c <MX_USB_DEVICE_Init+0x54>)
 800b356:	f7fe fcb3 	bl	8009cc0 <USBD_AUDIO_RegisterInterface>
 800b35a:	4603      	mov	r3, r0
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d001      	beq.n	800b364 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b360:	f7f6 fcf6 	bl	8001d50 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b364:	4805      	ldr	r0, [pc, #20]	@ (800b37c <MX_USB_DEVICE_Init+0x54>)
 800b366:	f7fe fd5d 	bl	8009e24 <USBD_Start>
 800b36a:	4603      	mov	r3, r0
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d001      	beq.n	800b374 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b370:	f7f6 fcee 	bl	8001d50 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b374:	bf00      	nop
 800b376:	bd80      	pop	{r7, pc}
 800b378:	20000118 	.word	0x20000118
 800b37c:	20008438 	.word	0x20008438
 800b380:	20000048 	.word	0x20000048
 800b384:	200000fc 	.word	0x200000fc

0800b388 <AUDIO_Init_FS>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_Init_FS(uint32_t AudioFreq, uint32_t Volume, uint32_t options)
{
 800b388:	b480      	push	{r7}
 800b38a:	b085      	sub	sp, #20
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	60f8      	str	r0, [r7, #12]
 800b390:	60b9      	str	r1, [r7, #8]
 800b392:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 0 */
  /* USER CODE END 0 */
}
 800b394:	bf00      	nop
 800b396:	4618      	mov	r0, r3
 800b398:	3714      	adds	r7, #20
 800b39a:	46bd      	mov	sp, r7
 800b39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a0:	4770      	bx	lr

0800b3a2 <AUDIO_DeInit_FS>:
  * @brief  De-Initializes the AUDIO media low layer
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_DeInit_FS(uint32_t options)
{
 800b3a2:	b480      	push	{r7}
 800b3a4:	b083      	sub	sp, #12
 800b3a6:	af00      	add	r7, sp, #0
 800b3a8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */
}
 800b3aa:	bf00      	nop
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	370c      	adds	r7, #12
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b6:	4770      	bx	lr

0800b3b8 <AUDIO_AudioCmd_FS>:
  * @param  size: Number of data to be sent (in bytes)
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_AudioCmd_FS(uint8_t* pbuf, uint32_t size, uint8_t cmd)
{
 800b3b8:	b480      	push	{r7}
 800b3ba:	b085      	sub	sp, #20
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	60f8      	str	r0, [r7, #12]
 800b3c0:	60b9      	str	r1, [r7, #8]
 800b3c2:	4613      	mov	r3, r2
 800b3c4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
}
 800b3c6:	bf00      	nop
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	3714      	adds	r7, #20
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d2:	4770      	bx	lr

0800b3d4 <AUDIO_VolumeCtl_FS>:
  * @brief  Controls AUDIO Volume.
  * @param  vol: volume level (0..100)
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_VolumeCtl_FS(uint8_t vol)
{
 800b3d4:	b480      	push	{r7}
 800b3d6:	b083      	sub	sp, #12
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	4603      	mov	r3, r0
 800b3dc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 800b3de:	bf00      	nop
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	370c      	adds	r7, #12
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ea:	4770      	bx	lr

0800b3ec <AUDIO_MuteCtl_FS>:
  * @brief  Controls AUDIO Mute.
  * @param  cmd: command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_MuteCtl_FS(uint8_t cmd)
{
 800b3ec:	b480      	push	{r7}
 800b3ee:	b083      	sub	sp, #12
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  /* USER CODE END 4 */
}
 800b3f6:	bf00      	nop
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	370c      	adds	r7, #12
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b402:	4770      	bx	lr

0800b404 <AUDIO_PeriodicTC_FS>:
  * @brief  AUDIO_PeriodicT_FS
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_PeriodicTC_FS(uint8_t *pbuf, uint32_t size, uint8_t cmd)
{
 800b404:	b480      	push	{r7}
 800b406:	b085      	sub	sp, #20
 800b408:	af00      	add	r7, sp, #0
 800b40a:	60f8      	str	r0, [r7, #12]
 800b40c:	60b9      	str	r1, [r7, #8]
 800b40e:	4613      	mov	r3, r2
 800b410:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  /* USER CODE END 5 */
}
 800b412:	bf00      	nop
 800b414:	4618      	mov	r0, r3
 800b416:	3714      	adds	r7, #20
 800b418:	46bd      	mov	sp, r7
 800b41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41e:	4770      	bx	lr

0800b420 <AUDIO_GetState_FS>:
/**
  * @brief  Gets AUDIO State.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_GetState_FS(void)
{
 800b420:	b480      	push	{r7}
 800b422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 6 */
  /* USER CODE END 6 */
}
 800b424:	bf00      	nop
 800b426:	4618      	mov	r0, r3
 800b428:	46bd      	mov	sp, r7
 800b42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42e:	4770      	bx	lr

0800b430 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b430:	b480      	push	{r7}
 800b432:	b083      	sub	sp, #12
 800b434:	af00      	add	r7, sp, #0
 800b436:	4603      	mov	r3, r0
 800b438:	6039      	str	r1, [r7, #0]
 800b43a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b43c:	683b      	ldr	r3, [r7, #0]
 800b43e:	2212      	movs	r2, #18
 800b440:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b442:	4b03      	ldr	r3, [pc, #12]	@ (800b450 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b444:	4618      	mov	r0, r3
 800b446:	370c      	adds	r7, #12
 800b448:	46bd      	mov	sp, r7
 800b44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44e:	4770      	bx	lr
 800b450:	20000134 	.word	0x20000134

0800b454 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b454:	b480      	push	{r7}
 800b456:	b083      	sub	sp, #12
 800b458:	af00      	add	r7, sp, #0
 800b45a:	4603      	mov	r3, r0
 800b45c:	6039      	str	r1, [r7, #0]
 800b45e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	2204      	movs	r2, #4
 800b464:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b466:	4b03      	ldr	r3, [pc, #12]	@ (800b474 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b468:	4618      	mov	r0, r3
 800b46a:	370c      	adds	r7, #12
 800b46c:	46bd      	mov	sp, r7
 800b46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b472:	4770      	bx	lr
 800b474:	20000148 	.word	0x20000148

0800b478 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b082      	sub	sp, #8
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	4603      	mov	r3, r0
 800b480:	6039      	str	r1, [r7, #0]
 800b482:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b484:	79fb      	ldrb	r3, [r7, #7]
 800b486:	2b00      	cmp	r3, #0
 800b488:	d105      	bne.n	800b496 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b48a:	683a      	ldr	r2, [r7, #0]
 800b48c:	4907      	ldr	r1, [pc, #28]	@ (800b4ac <USBD_FS_ProductStrDescriptor+0x34>)
 800b48e:	4808      	ldr	r0, [pc, #32]	@ (800b4b0 <USBD_FS_ProductStrDescriptor+0x38>)
 800b490:	f7ff fe56 	bl	800b140 <USBD_GetString>
 800b494:	e004      	b.n	800b4a0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b496:	683a      	ldr	r2, [r7, #0]
 800b498:	4904      	ldr	r1, [pc, #16]	@ (800b4ac <USBD_FS_ProductStrDescriptor+0x34>)
 800b49a:	4805      	ldr	r0, [pc, #20]	@ (800b4b0 <USBD_FS_ProductStrDescriptor+0x38>)
 800b49c:	f7ff fe50 	bl	800b140 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b4a0:	4b02      	ldr	r3, [pc, #8]	@ (800b4ac <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	3708      	adds	r7, #8
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	bd80      	pop	{r7, pc}
 800b4aa:	bf00      	nop
 800b4ac:	20008714 	.word	0x20008714
 800b4b0:	0800c79c 	.word	0x0800c79c

0800b4b4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	b082      	sub	sp, #8
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	4603      	mov	r3, r0
 800b4bc:	6039      	str	r1, [r7, #0]
 800b4be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b4c0:	683a      	ldr	r2, [r7, #0]
 800b4c2:	4904      	ldr	r1, [pc, #16]	@ (800b4d4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b4c4:	4804      	ldr	r0, [pc, #16]	@ (800b4d8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b4c6:	f7ff fe3b 	bl	800b140 <USBD_GetString>
  return USBD_StrDesc;
 800b4ca:	4b02      	ldr	r3, [pc, #8]	@ (800b4d4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	3708      	adds	r7, #8
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	bd80      	pop	{r7, pc}
 800b4d4:	20008714 	.word	0x20008714
 800b4d8:	0800c7b0 	.word	0x0800c7b0

0800b4dc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b082      	sub	sp, #8
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	4603      	mov	r3, r0
 800b4e4:	6039      	str	r1, [r7, #0]
 800b4e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	221a      	movs	r2, #26
 800b4ec:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b4ee:	f000 f843 	bl	800b578 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b4f2:	4b02      	ldr	r3, [pc, #8]	@ (800b4fc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	3708      	adds	r7, #8
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	bd80      	pop	{r7, pc}
 800b4fc:	2000014c 	.word	0x2000014c

0800b500 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b500:	b580      	push	{r7, lr}
 800b502:	b082      	sub	sp, #8
 800b504:	af00      	add	r7, sp, #0
 800b506:	4603      	mov	r3, r0
 800b508:	6039      	str	r1, [r7, #0]
 800b50a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b50c:	79fb      	ldrb	r3, [r7, #7]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d105      	bne.n	800b51e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b512:	683a      	ldr	r2, [r7, #0]
 800b514:	4907      	ldr	r1, [pc, #28]	@ (800b534 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b516:	4808      	ldr	r0, [pc, #32]	@ (800b538 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b518:	f7ff fe12 	bl	800b140 <USBD_GetString>
 800b51c:	e004      	b.n	800b528 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b51e:	683a      	ldr	r2, [r7, #0]
 800b520:	4904      	ldr	r1, [pc, #16]	@ (800b534 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b522:	4805      	ldr	r0, [pc, #20]	@ (800b538 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b524:	f7ff fe0c 	bl	800b140 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b528:	4b02      	ldr	r3, [pc, #8]	@ (800b534 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b52a:	4618      	mov	r0, r3
 800b52c:	3708      	adds	r7, #8
 800b52e:	46bd      	mov	sp, r7
 800b530:	bd80      	pop	{r7, pc}
 800b532:	bf00      	nop
 800b534:	20008714 	.word	0x20008714
 800b538:	0800c7c4 	.word	0x0800c7c4

0800b53c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b53c:	b580      	push	{r7, lr}
 800b53e:	b082      	sub	sp, #8
 800b540:	af00      	add	r7, sp, #0
 800b542:	4603      	mov	r3, r0
 800b544:	6039      	str	r1, [r7, #0]
 800b546:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b548:	79fb      	ldrb	r3, [r7, #7]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d105      	bne.n	800b55a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b54e:	683a      	ldr	r2, [r7, #0]
 800b550:	4907      	ldr	r1, [pc, #28]	@ (800b570 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b552:	4808      	ldr	r0, [pc, #32]	@ (800b574 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b554:	f7ff fdf4 	bl	800b140 <USBD_GetString>
 800b558:	e004      	b.n	800b564 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b55a:	683a      	ldr	r2, [r7, #0]
 800b55c:	4904      	ldr	r1, [pc, #16]	@ (800b570 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b55e:	4805      	ldr	r0, [pc, #20]	@ (800b574 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b560:	f7ff fdee 	bl	800b140 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b564:	4b02      	ldr	r3, [pc, #8]	@ (800b570 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b566:	4618      	mov	r0, r3
 800b568:	3708      	adds	r7, #8
 800b56a:	46bd      	mov	sp, r7
 800b56c:	bd80      	pop	{r7, pc}
 800b56e:	bf00      	nop
 800b570:	20008714 	.word	0x20008714
 800b574:	0800c7d4 	.word	0x0800c7d4

0800b578 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b578:	b580      	push	{r7, lr}
 800b57a:	b084      	sub	sp, #16
 800b57c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b57e:	4b0f      	ldr	r3, [pc, #60]	@ (800b5bc <Get_SerialNum+0x44>)
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b584:	4b0e      	ldr	r3, [pc, #56]	@ (800b5c0 <Get_SerialNum+0x48>)
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b58a:	4b0e      	ldr	r3, [pc, #56]	@ (800b5c4 <Get_SerialNum+0x4c>)
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b590:	68fa      	ldr	r2, [r7, #12]
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	4413      	add	r3, r2
 800b596:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d009      	beq.n	800b5b2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b59e:	2208      	movs	r2, #8
 800b5a0:	4909      	ldr	r1, [pc, #36]	@ (800b5c8 <Get_SerialNum+0x50>)
 800b5a2:	68f8      	ldr	r0, [r7, #12]
 800b5a4:	f000 f814 	bl	800b5d0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b5a8:	2204      	movs	r2, #4
 800b5aa:	4908      	ldr	r1, [pc, #32]	@ (800b5cc <Get_SerialNum+0x54>)
 800b5ac:	68b8      	ldr	r0, [r7, #8]
 800b5ae:	f000 f80f 	bl	800b5d0 <IntToUnicode>
  }
}
 800b5b2:	bf00      	nop
 800b5b4:	3710      	adds	r7, #16
 800b5b6:	46bd      	mov	sp, r7
 800b5b8:	bd80      	pop	{r7, pc}
 800b5ba:	bf00      	nop
 800b5bc:	1fff7a10 	.word	0x1fff7a10
 800b5c0:	1fff7a14 	.word	0x1fff7a14
 800b5c4:	1fff7a18 	.word	0x1fff7a18
 800b5c8:	2000014e 	.word	0x2000014e
 800b5cc:	2000015e 	.word	0x2000015e

0800b5d0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b5d0:	b480      	push	{r7}
 800b5d2:	b087      	sub	sp, #28
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	60f8      	str	r0, [r7, #12]
 800b5d8:	60b9      	str	r1, [r7, #8]
 800b5da:	4613      	mov	r3, r2
 800b5dc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b5de:	2300      	movs	r3, #0
 800b5e0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	75fb      	strb	r3, [r7, #23]
 800b5e6:	e027      	b.n	800b638 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	0f1b      	lsrs	r3, r3, #28
 800b5ec:	2b09      	cmp	r3, #9
 800b5ee:	d80b      	bhi.n	800b608 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	0f1b      	lsrs	r3, r3, #28
 800b5f4:	b2da      	uxtb	r2, r3
 800b5f6:	7dfb      	ldrb	r3, [r7, #23]
 800b5f8:	005b      	lsls	r3, r3, #1
 800b5fa:	4619      	mov	r1, r3
 800b5fc:	68bb      	ldr	r3, [r7, #8]
 800b5fe:	440b      	add	r3, r1
 800b600:	3230      	adds	r2, #48	@ 0x30
 800b602:	b2d2      	uxtb	r2, r2
 800b604:	701a      	strb	r2, [r3, #0]
 800b606:	e00a      	b.n	800b61e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	0f1b      	lsrs	r3, r3, #28
 800b60c:	b2da      	uxtb	r2, r3
 800b60e:	7dfb      	ldrb	r3, [r7, #23]
 800b610:	005b      	lsls	r3, r3, #1
 800b612:	4619      	mov	r1, r3
 800b614:	68bb      	ldr	r3, [r7, #8]
 800b616:	440b      	add	r3, r1
 800b618:	3237      	adds	r2, #55	@ 0x37
 800b61a:	b2d2      	uxtb	r2, r2
 800b61c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	011b      	lsls	r3, r3, #4
 800b622:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b624:	7dfb      	ldrb	r3, [r7, #23]
 800b626:	005b      	lsls	r3, r3, #1
 800b628:	3301      	adds	r3, #1
 800b62a:	68ba      	ldr	r2, [r7, #8]
 800b62c:	4413      	add	r3, r2
 800b62e:	2200      	movs	r2, #0
 800b630:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b632:	7dfb      	ldrb	r3, [r7, #23]
 800b634:	3301      	adds	r3, #1
 800b636:	75fb      	strb	r3, [r7, #23]
 800b638:	7dfa      	ldrb	r2, [r7, #23]
 800b63a:	79fb      	ldrb	r3, [r7, #7]
 800b63c:	429a      	cmp	r2, r3
 800b63e:	d3d3      	bcc.n	800b5e8 <IntToUnicode+0x18>
  }
}
 800b640:	bf00      	nop
 800b642:	bf00      	nop
 800b644:	371c      	adds	r7, #28
 800b646:	46bd      	mov	sp, r7
 800b648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64c:	4770      	bx	lr
	...

0800b650 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b650:	b580      	push	{r7, lr}
 800b652:	b08a      	sub	sp, #40	@ 0x28
 800b654:	af00      	add	r7, sp, #0
 800b656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b658:	f107 0314 	add.w	r3, r7, #20
 800b65c:	2200      	movs	r2, #0
 800b65e:	601a      	str	r2, [r3, #0]
 800b660:	605a      	str	r2, [r3, #4]
 800b662:	609a      	str	r2, [r3, #8]
 800b664:	60da      	str	r2, [r3, #12]
 800b666:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b670:	d147      	bne.n	800b702 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b672:	2300      	movs	r3, #0
 800b674:	613b      	str	r3, [r7, #16]
 800b676:	4b25      	ldr	r3, [pc, #148]	@ (800b70c <HAL_PCD_MspInit+0xbc>)
 800b678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b67a:	4a24      	ldr	r2, [pc, #144]	@ (800b70c <HAL_PCD_MspInit+0xbc>)
 800b67c:	f043 0301 	orr.w	r3, r3, #1
 800b680:	6313      	str	r3, [r2, #48]	@ 0x30
 800b682:	4b22      	ldr	r3, [pc, #136]	@ (800b70c <HAL_PCD_MspInit+0xbc>)
 800b684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b686:	f003 0301 	and.w	r3, r3, #1
 800b68a:	613b      	str	r3, [r7, #16]
 800b68c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800b68e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b692:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b694:	2300      	movs	r3, #0
 800b696:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b698:	2300      	movs	r3, #0
 800b69a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800b69c:	f107 0314 	add.w	r3, r7, #20
 800b6a0:	4619      	mov	r1, r3
 800b6a2:	481b      	ldr	r0, [pc, #108]	@ (800b710 <HAL_PCD_MspInit+0xc0>)
 800b6a4:	f7f8 fab2 	bl	8003c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800b6a8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800b6ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b6ae:	2302      	movs	r3, #2
 800b6b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b6ba:	230a      	movs	r3, #10
 800b6bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b6be:	f107 0314 	add.w	r3, r7, #20
 800b6c2:	4619      	mov	r1, r3
 800b6c4:	4812      	ldr	r0, [pc, #72]	@ (800b710 <HAL_PCD_MspInit+0xc0>)
 800b6c6:	f7f8 faa1 	bl	8003c0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b6ca:	4b10      	ldr	r3, [pc, #64]	@ (800b70c <HAL_PCD_MspInit+0xbc>)
 800b6cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b6ce:	4a0f      	ldr	r2, [pc, #60]	@ (800b70c <HAL_PCD_MspInit+0xbc>)
 800b6d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b6d4:	6353      	str	r3, [r2, #52]	@ 0x34
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	60fb      	str	r3, [r7, #12]
 800b6da:	4b0c      	ldr	r3, [pc, #48]	@ (800b70c <HAL_PCD_MspInit+0xbc>)
 800b6dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6de:	4a0b      	ldr	r2, [pc, #44]	@ (800b70c <HAL_PCD_MspInit+0xbc>)
 800b6e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b6e4:	6453      	str	r3, [r2, #68]	@ 0x44
 800b6e6:	4b09      	ldr	r3, [pc, #36]	@ (800b70c <HAL_PCD_MspInit+0xbc>)
 800b6e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b6ee:	60fb      	str	r3, [r7, #12]
 800b6f0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	2100      	movs	r1, #0
 800b6f6:	2043      	movs	r0, #67	@ 0x43
 800b6f8:	f7f7 fe83 	bl	8003402 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b6fc:	2043      	movs	r0, #67	@ 0x43
 800b6fe:	f7f7 fe9c 	bl	800343a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b702:	bf00      	nop
 800b704:	3728      	adds	r7, #40	@ 0x28
 800b706:	46bd      	mov	sp, r7
 800b708:	bd80      	pop	{r7, pc}
 800b70a:	bf00      	nop
 800b70c:	40023800 	.word	0x40023800
 800b710:	40020000 	.word	0x40020000

0800b714 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b714:	b580      	push	{r7, lr}
 800b716:	b082      	sub	sp, #8
 800b718:	af00      	add	r7, sp, #0
 800b71a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b728:	4619      	mov	r1, r3
 800b72a:	4610      	mov	r0, r2
 800b72c:	f7fe fbc7 	bl	8009ebe <USBD_LL_SetupStage>
}
 800b730:	bf00      	nop
 800b732:	3708      	adds	r7, #8
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}

0800b738 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b082      	sub	sp, #8
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
 800b740:	460b      	mov	r3, r1
 800b742:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b74a:	78fa      	ldrb	r2, [r7, #3]
 800b74c:	6879      	ldr	r1, [r7, #4]
 800b74e:	4613      	mov	r3, r2
 800b750:	00db      	lsls	r3, r3, #3
 800b752:	4413      	add	r3, r2
 800b754:	009b      	lsls	r3, r3, #2
 800b756:	440b      	add	r3, r1
 800b758:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b75c:	681a      	ldr	r2, [r3, #0]
 800b75e:	78fb      	ldrb	r3, [r7, #3]
 800b760:	4619      	mov	r1, r3
 800b762:	f7fe fc01 	bl	8009f68 <USBD_LL_DataOutStage>
}
 800b766:	bf00      	nop
 800b768:	3708      	adds	r7, #8
 800b76a:	46bd      	mov	sp, r7
 800b76c:	bd80      	pop	{r7, pc}

0800b76e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b76e:	b580      	push	{r7, lr}
 800b770:	b082      	sub	sp, #8
 800b772:	af00      	add	r7, sp, #0
 800b774:	6078      	str	r0, [r7, #4]
 800b776:	460b      	mov	r3, r1
 800b778:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b780:	78fa      	ldrb	r2, [r7, #3]
 800b782:	6879      	ldr	r1, [r7, #4]
 800b784:	4613      	mov	r3, r2
 800b786:	00db      	lsls	r3, r3, #3
 800b788:	4413      	add	r3, r2
 800b78a:	009b      	lsls	r3, r3, #2
 800b78c:	440b      	add	r3, r1
 800b78e:	3320      	adds	r3, #32
 800b790:	681a      	ldr	r2, [r3, #0]
 800b792:	78fb      	ldrb	r3, [r7, #3]
 800b794:	4619      	mov	r1, r3
 800b796:	f7fe fca3 	bl	800a0e0 <USBD_LL_DataInStage>
}
 800b79a:	bf00      	nop
 800b79c:	3708      	adds	r7, #8
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bd80      	pop	{r7, pc}

0800b7a2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b7a2:	b580      	push	{r7, lr}
 800b7a4:	b082      	sub	sp, #8
 800b7a6:	af00      	add	r7, sp, #0
 800b7a8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	f7fe fde7 	bl	800a384 <USBD_LL_SOF>
}
 800b7b6:	bf00      	nop
 800b7b8:	3708      	adds	r7, #8
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	bd80      	pop	{r7, pc}

0800b7be <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b7be:	b580      	push	{r7, lr}
 800b7c0:	b084      	sub	sp, #16
 800b7c2:	af00      	add	r7, sp, #0
 800b7c4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b7c6:	2301      	movs	r3, #1
 800b7c8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	79db      	ldrb	r3, [r3, #7]
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d102      	bne.n	800b7d8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	73fb      	strb	r3, [r7, #15]
 800b7d6:	e008      	b.n	800b7ea <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	79db      	ldrb	r3, [r3, #7]
 800b7dc:	2b02      	cmp	r3, #2
 800b7de:	d102      	bne.n	800b7e6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b7e0:	2301      	movs	r3, #1
 800b7e2:	73fb      	strb	r3, [r7, #15]
 800b7e4:	e001      	b.n	800b7ea <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b7e6:	f7f6 fab3 	bl	8001d50 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b7f0:	7bfa      	ldrb	r2, [r7, #15]
 800b7f2:	4611      	mov	r1, r2
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	f7fe fd81 	bl	800a2fc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b800:	4618      	mov	r0, r3
 800b802:	f7fe fd28 	bl	800a256 <USBD_LL_Reset>
}
 800b806:	bf00      	nop
 800b808:	3710      	adds	r7, #16
 800b80a:	46bd      	mov	sp, r7
 800b80c:	bd80      	pop	{r7, pc}
	...

0800b810 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b810:	b580      	push	{r7, lr}
 800b812:	b082      	sub	sp, #8
 800b814:	af00      	add	r7, sp, #0
 800b816:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b81e:	4618      	mov	r0, r3
 800b820:	f7fe fd7c 	bl	800a31c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	687a      	ldr	r2, [r7, #4]
 800b830:	6812      	ldr	r2, [r2, #0]
 800b832:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b836:	f043 0301 	orr.w	r3, r3, #1
 800b83a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	7adb      	ldrb	r3, [r3, #11]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d005      	beq.n	800b850 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b844:	4b04      	ldr	r3, [pc, #16]	@ (800b858 <HAL_PCD_SuspendCallback+0x48>)
 800b846:	691b      	ldr	r3, [r3, #16]
 800b848:	4a03      	ldr	r2, [pc, #12]	@ (800b858 <HAL_PCD_SuspendCallback+0x48>)
 800b84a:	f043 0306 	orr.w	r3, r3, #6
 800b84e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b850:	bf00      	nop
 800b852:	3708      	adds	r7, #8
 800b854:	46bd      	mov	sp, r7
 800b856:	bd80      	pop	{r7, pc}
 800b858:	e000ed00 	.word	0xe000ed00

0800b85c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b85c:	b580      	push	{r7, lr}
 800b85e:	b082      	sub	sp, #8
 800b860:	af00      	add	r7, sp, #0
 800b862:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b86a:	4618      	mov	r0, r3
 800b86c:	f7fe fd72 	bl	800a354 <USBD_LL_Resume>
}
 800b870:	bf00      	nop
 800b872:	3708      	adds	r7, #8
 800b874:	46bd      	mov	sp, r7
 800b876:	bd80      	pop	{r7, pc}

0800b878 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b082      	sub	sp, #8
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
 800b880:	460b      	mov	r3, r1
 800b882:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b88a:	78fa      	ldrb	r2, [r7, #3]
 800b88c:	4611      	mov	r1, r2
 800b88e:	4618      	mov	r0, r3
 800b890:	f7fe fdca 	bl	800a428 <USBD_LL_IsoOUTIncomplete>
}
 800b894:	bf00      	nop
 800b896:	3708      	adds	r7, #8
 800b898:	46bd      	mov	sp, r7
 800b89a:	bd80      	pop	{r7, pc}

0800b89c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b082      	sub	sp, #8
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	6078      	str	r0, [r7, #4]
 800b8a4:	460b      	mov	r3, r1
 800b8a6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b8ae:	78fa      	ldrb	r2, [r7, #3]
 800b8b0:	4611      	mov	r1, r2
 800b8b2:	4618      	mov	r0, r3
 800b8b4:	f7fe fd86 	bl	800a3c4 <USBD_LL_IsoINIncomplete>
}
 800b8b8:	bf00      	nop
 800b8ba:	3708      	adds	r7, #8
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	bd80      	pop	{r7, pc}

0800b8c0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b082      	sub	sp, #8
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f7fe fddc 	bl	800a48c <USBD_LL_DevConnected>
}
 800b8d4:	bf00      	nop
 800b8d6:	3708      	adds	r7, #8
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	bd80      	pop	{r7, pc}

0800b8dc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b082      	sub	sp, #8
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b8ea:	4618      	mov	r0, r3
 800b8ec:	f7fe fdd9 	bl	800a4a2 <USBD_LL_DevDisconnected>
}
 800b8f0:	bf00      	nop
 800b8f2:	3708      	adds	r7, #8
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	bd80      	pop	{r7, pc}

0800b8f8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	b082      	sub	sp, #8
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	781b      	ldrb	r3, [r3, #0]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d13c      	bne.n	800b982 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b908:	4a20      	ldr	r2, [pc, #128]	@ (800b98c <USBD_LL_Init+0x94>)
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	4a1e      	ldr	r2, [pc, #120]	@ (800b98c <USBD_LL_Init+0x94>)
 800b914:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b918:	4b1c      	ldr	r3, [pc, #112]	@ (800b98c <USBD_LL_Init+0x94>)
 800b91a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b91e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b920:	4b1a      	ldr	r3, [pc, #104]	@ (800b98c <USBD_LL_Init+0x94>)
 800b922:	2204      	movs	r2, #4
 800b924:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b926:	4b19      	ldr	r3, [pc, #100]	@ (800b98c <USBD_LL_Init+0x94>)
 800b928:	2202      	movs	r2, #2
 800b92a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b92c:	4b17      	ldr	r3, [pc, #92]	@ (800b98c <USBD_LL_Init+0x94>)
 800b92e:	2200      	movs	r2, #0
 800b930:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b932:	4b16      	ldr	r3, [pc, #88]	@ (800b98c <USBD_LL_Init+0x94>)
 800b934:	2202      	movs	r2, #2
 800b936:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b938:	4b14      	ldr	r3, [pc, #80]	@ (800b98c <USBD_LL_Init+0x94>)
 800b93a:	2200      	movs	r2, #0
 800b93c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b93e:	4b13      	ldr	r3, [pc, #76]	@ (800b98c <USBD_LL_Init+0x94>)
 800b940:	2200      	movs	r2, #0
 800b942:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b944:	4b11      	ldr	r3, [pc, #68]	@ (800b98c <USBD_LL_Init+0x94>)
 800b946:	2200      	movs	r2, #0
 800b948:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800b94a:	4b10      	ldr	r3, [pc, #64]	@ (800b98c <USBD_LL_Init+0x94>)
 800b94c:	2201      	movs	r2, #1
 800b94e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b950:	4b0e      	ldr	r3, [pc, #56]	@ (800b98c <USBD_LL_Init+0x94>)
 800b952:	2200      	movs	r2, #0
 800b954:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b956:	480d      	ldr	r0, [pc, #52]	@ (800b98c <USBD_LL_Init+0x94>)
 800b958:	f7fa fa00 	bl	8005d5c <HAL_PCD_Init>
 800b95c:	4603      	mov	r3, r0
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d001      	beq.n	800b966 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b962:	f7f6 f9f5 	bl	8001d50 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b966:	2180      	movs	r1, #128	@ 0x80
 800b968:	4808      	ldr	r0, [pc, #32]	@ (800b98c <USBD_LL_Init+0x94>)
 800b96a:	f7fb fc2c 	bl	80071c6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b96e:	2240      	movs	r2, #64	@ 0x40
 800b970:	2100      	movs	r1, #0
 800b972:	4806      	ldr	r0, [pc, #24]	@ (800b98c <USBD_LL_Init+0x94>)
 800b974:	f7fb fbe0 	bl	8007138 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b978:	2280      	movs	r2, #128	@ 0x80
 800b97a:	2101      	movs	r1, #1
 800b97c:	4803      	ldr	r0, [pc, #12]	@ (800b98c <USBD_LL_Init+0x94>)
 800b97e:	f7fb fbdb 	bl	8007138 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b982:	2300      	movs	r3, #0
}
 800b984:	4618      	mov	r0, r3
 800b986:	3708      	adds	r7, #8
 800b988:	46bd      	mov	sp, r7
 800b98a:	bd80      	pop	{r7, pc}
 800b98c:	20008914 	.word	0x20008914

0800b990 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b084      	sub	sp, #16
 800b994:	af00      	add	r7, sp, #0
 800b996:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b998:	2300      	movs	r3, #0
 800b99a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b99c:	2300      	movs	r3, #0
 800b99e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b9a6:	4618      	mov	r0, r3
 800b9a8:	f7fa fae7 	bl	8005f7a <HAL_PCD_Start>
 800b9ac:	4603      	mov	r3, r0
 800b9ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b9b0:	7bfb      	ldrb	r3, [r7, #15]
 800b9b2:	4618      	mov	r0, r3
 800b9b4:	f000 f942 	bl	800bc3c <USBD_Get_USB_Status>
 800b9b8:	4603      	mov	r3, r0
 800b9ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b9bc:	7bbb      	ldrb	r3, [r7, #14]
}
 800b9be:	4618      	mov	r0, r3
 800b9c0:	3710      	adds	r7, #16
 800b9c2:	46bd      	mov	sp, r7
 800b9c4:	bd80      	pop	{r7, pc}

0800b9c6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b9c6:	b580      	push	{r7, lr}
 800b9c8:	b084      	sub	sp, #16
 800b9ca:	af00      	add	r7, sp, #0
 800b9cc:	6078      	str	r0, [r7, #4]
 800b9ce:	4608      	mov	r0, r1
 800b9d0:	4611      	mov	r1, r2
 800b9d2:	461a      	mov	r2, r3
 800b9d4:	4603      	mov	r3, r0
 800b9d6:	70fb      	strb	r3, [r7, #3]
 800b9d8:	460b      	mov	r3, r1
 800b9da:	70bb      	strb	r3, [r7, #2]
 800b9dc:	4613      	mov	r3, r2
 800b9de:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b9e4:	2300      	movs	r3, #0
 800b9e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b9ee:	78bb      	ldrb	r3, [r7, #2]
 800b9f0:	883a      	ldrh	r2, [r7, #0]
 800b9f2:	78f9      	ldrb	r1, [r7, #3]
 800b9f4:	f7fa ffbb 	bl	800696e <HAL_PCD_EP_Open>
 800b9f8:	4603      	mov	r3, r0
 800b9fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b9fc:	7bfb      	ldrb	r3, [r7, #15]
 800b9fe:	4618      	mov	r0, r3
 800ba00:	f000 f91c 	bl	800bc3c <USBD_Get_USB_Status>
 800ba04:	4603      	mov	r3, r0
 800ba06:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ba08:	7bbb      	ldrb	r3, [r7, #14]
}
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	3710      	adds	r7, #16
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	bd80      	pop	{r7, pc}

0800ba12 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ba12:	b580      	push	{r7, lr}
 800ba14:	b084      	sub	sp, #16
 800ba16:	af00      	add	r7, sp, #0
 800ba18:	6078      	str	r0, [r7, #4]
 800ba1a:	460b      	mov	r3, r1
 800ba1c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba1e:	2300      	movs	r3, #0
 800ba20:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba22:	2300      	movs	r3, #0
 800ba24:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ba2c:	78fa      	ldrb	r2, [r7, #3]
 800ba2e:	4611      	mov	r1, r2
 800ba30:	4618      	mov	r0, r3
 800ba32:	f7fb f806 	bl	8006a42 <HAL_PCD_EP_Close>
 800ba36:	4603      	mov	r3, r0
 800ba38:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ba3a:	7bfb      	ldrb	r3, [r7, #15]
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	f000 f8fd 	bl	800bc3c <USBD_Get_USB_Status>
 800ba42:	4603      	mov	r3, r0
 800ba44:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ba46:	7bbb      	ldrb	r3, [r7, #14]
}
 800ba48:	4618      	mov	r0, r3
 800ba4a:	3710      	adds	r7, #16
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	bd80      	pop	{r7, pc}

0800ba50 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ba50:	b580      	push	{r7, lr}
 800ba52:	b084      	sub	sp, #16
 800ba54:	af00      	add	r7, sp, #0
 800ba56:	6078      	str	r0, [r7, #4]
 800ba58:	460b      	mov	r3, r1
 800ba5a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba5c:	2300      	movs	r3, #0
 800ba5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba60:	2300      	movs	r3, #0
 800ba62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ba6a:	78fa      	ldrb	r2, [r7, #3]
 800ba6c:	4611      	mov	r1, r2
 800ba6e:	4618      	mov	r0, r3
 800ba70:	f7fb f8be 	bl	8006bf0 <HAL_PCD_EP_SetStall>
 800ba74:	4603      	mov	r3, r0
 800ba76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ba78:	7bfb      	ldrb	r3, [r7, #15]
 800ba7a:	4618      	mov	r0, r3
 800ba7c:	f000 f8de 	bl	800bc3c <USBD_Get_USB_Status>
 800ba80:	4603      	mov	r3, r0
 800ba82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ba84:	7bbb      	ldrb	r3, [r7, #14]
}
 800ba86:	4618      	mov	r0, r3
 800ba88:	3710      	adds	r7, #16
 800ba8a:	46bd      	mov	sp, r7
 800ba8c:	bd80      	pop	{r7, pc}

0800ba8e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ba8e:	b580      	push	{r7, lr}
 800ba90:	b084      	sub	sp, #16
 800ba92:	af00      	add	r7, sp, #0
 800ba94:	6078      	str	r0, [r7, #4]
 800ba96:	460b      	mov	r3, r1
 800ba98:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba9a:	2300      	movs	r3, #0
 800ba9c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba9e:	2300      	movs	r3, #0
 800baa0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800baa8:	78fa      	ldrb	r2, [r7, #3]
 800baaa:	4611      	mov	r1, r2
 800baac:	4618      	mov	r0, r3
 800baae:	f7fb f902 	bl	8006cb6 <HAL_PCD_EP_ClrStall>
 800bab2:	4603      	mov	r3, r0
 800bab4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bab6:	7bfb      	ldrb	r3, [r7, #15]
 800bab8:	4618      	mov	r0, r3
 800baba:	f000 f8bf 	bl	800bc3c <USBD_Get_USB_Status>
 800babe:	4603      	mov	r3, r0
 800bac0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bac2:	7bbb      	ldrb	r3, [r7, #14]
}
 800bac4:	4618      	mov	r0, r3
 800bac6:	3710      	adds	r7, #16
 800bac8:	46bd      	mov	sp, r7
 800baca:	bd80      	pop	{r7, pc}

0800bacc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bacc:	b480      	push	{r7}
 800bace:	b085      	sub	sp, #20
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
 800bad4:	460b      	mov	r3, r1
 800bad6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bade:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bae0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	da0b      	bge.n	800bb00 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bae8:	78fb      	ldrb	r3, [r7, #3]
 800baea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800baee:	68f9      	ldr	r1, [r7, #12]
 800baf0:	4613      	mov	r3, r2
 800baf2:	00db      	lsls	r3, r3, #3
 800baf4:	4413      	add	r3, r2
 800baf6:	009b      	lsls	r3, r3, #2
 800baf8:	440b      	add	r3, r1
 800bafa:	3316      	adds	r3, #22
 800bafc:	781b      	ldrb	r3, [r3, #0]
 800bafe:	e00b      	b.n	800bb18 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bb00:	78fb      	ldrb	r3, [r7, #3]
 800bb02:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bb06:	68f9      	ldr	r1, [r7, #12]
 800bb08:	4613      	mov	r3, r2
 800bb0a:	00db      	lsls	r3, r3, #3
 800bb0c:	4413      	add	r3, r2
 800bb0e:	009b      	lsls	r3, r3, #2
 800bb10:	440b      	add	r3, r1
 800bb12:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800bb16:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bb18:	4618      	mov	r0, r3
 800bb1a:	3714      	adds	r7, #20
 800bb1c:	46bd      	mov	sp, r7
 800bb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb22:	4770      	bx	lr

0800bb24 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bb24:	b580      	push	{r7, lr}
 800bb26:	b084      	sub	sp, #16
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
 800bb2c:	460b      	mov	r3, r1
 800bb2e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb30:	2300      	movs	r3, #0
 800bb32:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb34:	2300      	movs	r3, #0
 800bb36:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bb3e:	78fa      	ldrb	r2, [r7, #3]
 800bb40:	4611      	mov	r1, r2
 800bb42:	4618      	mov	r0, r3
 800bb44:	f7fa feef 	bl	8006926 <HAL_PCD_SetAddress>
 800bb48:	4603      	mov	r3, r0
 800bb4a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bb4c:	7bfb      	ldrb	r3, [r7, #15]
 800bb4e:	4618      	mov	r0, r3
 800bb50:	f000 f874 	bl	800bc3c <USBD_Get_USB_Status>
 800bb54:	4603      	mov	r3, r0
 800bb56:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bb58:	7bbb      	ldrb	r3, [r7, #14]
}
 800bb5a:	4618      	mov	r0, r3
 800bb5c:	3710      	adds	r7, #16
 800bb5e:	46bd      	mov	sp, r7
 800bb60:	bd80      	pop	{r7, pc}

0800bb62 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bb62:	b580      	push	{r7, lr}
 800bb64:	b086      	sub	sp, #24
 800bb66:	af00      	add	r7, sp, #0
 800bb68:	60f8      	str	r0, [r7, #12]
 800bb6a:	607a      	str	r2, [r7, #4]
 800bb6c:	603b      	str	r3, [r7, #0]
 800bb6e:	460b      	mov	r3, r1
 800bb70:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb72:	2300      	movs	r3, #0
 800bb74:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb76:	2300      	movs	r3, #0
 800bb78:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bb80:	7af9      	ldrb	r1, [r7, #11]
 800bb82:	683b      	ldr	r3, [r7, #0]
 800bb84:	687a      	ldr	r2, [r7, #4]
 800bb86:	f7fa fff9 	bl	8006b7c <HAL_PCD_EP_Transmit>
 800bb8a:	4603      	mov	r3, r0
 800bb8c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bb8e:	7dfb      	ldrb	r3, [r7, #23]
 800bb90:	4618      	mov	r0, r3
 800bb92:	f000 f853 	bl	800bc3c <USBD_Get_USB_Status>
 800bb96:	4603      	mov	r3, r0
 800bb98:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bb9a:	7dbb      	ldrb	r3, [r7, #22]
}
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	3718      	adds	r7, #24
 800bba0:	46bd      	mov	sp, r7
 800bba2:	bd80      	pop	{r7, pc}

0800bba4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b086      	sub	sp, #24
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	60f8      	str	r0, [r7, #12]
 800bbac:	607a      	str	r2, [r7, #4]
 800bbae:	603b      	str	r3, [r7, #0]
 800bbb0:	460b      	mov	r3, r1
 800bbb2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bbb8:	2300      	movs	r3, #0
 800bbba:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bbc2:	7af9      	ldrb	r1, [r7, #11]
 800bbc4:	683b      	ldr	r3, [r7, #0]
 800bbc6:	687a      	ldr	r2, [r7, #4]
 800bbc8:	f7fa ff85 	bl	8006ad6 <HAL_PCD_EP_Receive>
 800bbcc:	4603      	mov	r3, r0
 800bbce:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bbd0:	7dfb      	ldrb	r3, [r7, #23]
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	f000 f832 	bl	800bc3c <USBD_Get_USB_Status>
 800bbd8:	4603      	mov	r3, r0
 800bbda:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bbdc:	7dbb      	ldrb	r3, [r7, #22]
}
 800bbde:	4618      	mov	r0, r3
 800bbe0:	3718      	adds	r7, #24
 800bbe2:	46bd      	mov	sp, r7
 800bbe4:	bd80      	pop	{r7, pc}

0800bbe6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bbe6:	b580      	push	{r7, lr}
 800bbe8:	b082      	sub	sp, #8
 800bbea:	af00      	add	r7, sp, #0
 800bbec:	6078      	str	r0, [r7, #4]
 800bbee:	460b      	mov	r3, r1
 800bbf0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bbf8:	78fa      	ldrb	r2, [r7, #3]
 800bbfa:	4611      	mov	r1, r2
 800bbfc:	4618      	mov	r0, r3
 800bbfe:	f7fa ffa5 	bl	8006b4c <HAL_PCD_EP_GetRxCount>
 800bc02:	4603      	mov	r3, r0
}
 800bc04:	4618      	mov	r0, r3
 800bc06:	3708      	adds	r7, #8
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	bd80      	pop	{r7, pc}

0800bc0c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bc0c:	b480      	push	{r7}
 800bc0e:	b083      	sub	sp, #12
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_AUDIO_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800bc14:	4b03      	ldr	r3, [pc, #12]	@ (800bc24 <USBD_static_malloc+0x18>)
}
 800bc16:	4618      	mov	r0, r3
 800bc18:	370c      	adds	r7, #12
 800bc1a:	46bd      	mov	sp, r7
 800bc1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc20:	4770      	bx	lr
 800bc22:	bf00      	nop
 800bc24:	20008df8 	.word	0x20008df8

0800bc28 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bc28:	b480      	push	{r7}
 800bc2a:	b083      	sub	sp, #12
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	6078      	str	r0, [r7, #4]

}
 800bc30:	bf00      	nop
 800bc32:	370c      	adds	r7, #12
 800bc34:	46bd      	mov	sp, r7
 800bc36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc3a:	4770      	bx	lr

0800bc3c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bc3c:	b480      	push	{r7}
 800bc3e:	b085      	sub	sp, #20
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	4603      	mov	r3, r0
 800bc44:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc46:	2300      	movs	r3, #0
 800bc48:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bc4a:	79fb      	ldrb	r3, [r7, #7]
 800bc4c:	2b03      	cmp	r3, #3
 800bc4e:	d817      	bhi.n	800bc80 <USBD_Get_USB_Status+0x44>
 800bc50:	a201      	add	r2, pc, #4	@ (adr r2, 800bc58 <USBD_Get_USB_Status+0x1c>)
 800bc52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc56:	bf00      	nop
 800bc58:	0800bc69 	.word	0x0800bc69
 800bc5c:	0800bc6f 	.word	0x0800bc6f
 800bc60:	0800bc75 	.word	0x0800bc75
 800bc64:	0800bc7b 	.word	0x0800bc7b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bc68:	2300      	movs	r3, #0
 800bc6a:	73fb      	strb	r3, [r7, #15]
    break;
 800bc6c:	e00b      	b.n	800bc86 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bc6e:	2303      	movs	r3, #3
 800bc70:	73fb      	strb	r3, [r7, #15]
    break;
 800bc72:	e008      	b.n	800bc86 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bc74:	2301      	movs	r3, #1
 800bc76:	73fb      	strb	r3, [r7, #15]
    break;
 800bc78:	e005      	b.n	800bc86 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bc7a:	2303      	movs	r3, #3
 800bc7c:	73fb      	strb	r3, [r7, #15]
    break;
 800bc7e:	e002      	b.n	800bc86 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bc80:	2303      	movs	r3, #3
 800bc82:	73fb      	strb	r3, [r7, #15]
    break;
 800bc84:	bf00      	nop
  }
  return usb_status;
 800bc86:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc88:	4618      	mov	r0, r3
 800bc8a:	3714      	adds	r7, #20
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc92:	4770      	bx	lr

0800bc94 <memset>:
 800bc94:	4402      	add	r2, r0
 800bc96:	4603      	mov	r3, r0
 800bc98:	4293      	cmp	r3, r2
 800bc9a:	d100      	bne.n	800bc9e <memset+0xa>
 800bc9c:	4770      	bx	lr
 800bc9e:	f803 1b01 	strb.w	r1, [r3], #1
 800bca2:	e7f9      	b.n	800bc98 <memset+0x4>

0800bca4 <__libc_init_array>:
 800bca4:	b570      	push	{r4, r5, r6, lr}
 800bca6:	4d0d      	ldr	r5, [pc, #52]	@ (800bcdc <__libc_init_array+0x38>)
 800bca8:	4c0d      	ldr	r4, [pc, #52]	@ (800bce0 <__libc_init_array+0x3c>)
 800bcaa:	1b64      	subs	r4, r4, r5
 800bcac:	10a4      	asrs	r4, r4, #2
 800bcae:	2600      	movs	r6, #0
 800bcb0:	42a6      	cmp	r6, r4
 800bcb2:	d109      	bne.n	800bcc8 <__libc_init_array+0x24>
 800bcb4:	4d0b      	ldr	r5, [pc, #44]	@ (800bce4 <__libc_init_array+0x40>)
 800bcb6:	4c0c      	ldr	r4, [pc, #48]	@ (800bce8 <__libc_init_array+0x44>)
 800bcb8:	f000 fd48 	bl	800c74c <_init>
 800bcbc:	1b64      	subs	r4, r4, r5
 800bcbe:	10a4      	asrs	r4, r4, #2
 800bcc0:	2600      	movs	r6, #0
 800bcc2:	42a6      	cmp	r6, r4
 800bcc4:	d105      	bne.n	800bcd2 <__libc_init_array+0x2e>
 800bcc6:	bd70      	pop	{r4, r5, r6, pc}
 800bcc8:	f855 3b04 	ldr.w	r3, [r5], #4
 800bccc:	4798      	blx	r3
 800bcce:	3601      	adds	r6, #1
 800bcd0:	e7ee      	b.n	800bcb0 <__libc_init_array+0xc>
 800bcd2:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcd6:	4798      	blx	r3
 800bcd8:	3601      	adds	r6, #1
 800bcda:	e7f2      	b.n	800bcc2 <__libc_init_array+0x1e>
 800bcdc:	0800cc3c 	.word	0x0800cc3c
 800bce0:	0800cc3c 	.word	0x0800cc3c
 800bce4:	0800cc3c 	.word	0x0800cc3c
 800bce8:	0800cc40 	.word	0x0800cc40

0800bcec <sinf>:
 800bcec:	ee10 3a10 	vmov	r3, s0
 800bcf0:	b507      	push	{r0, r1, r2, lr}
 800bcf2:	4a1f      	ldr	r2, [pc, #124]	@ (800bd70 <sinf+0x84>)
 800bcf4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bcf8:	4293      	cmp	r3, r2
 800bcfa:	d807      	bhi.n	800bd0c <sinf+0x20>
 800bcfc:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800bd74 <sinf+0x88>
 800bd00:	2000      	movs	r0, #0
 800bd02:	b003      	add	sp, #12
 800bd04:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd08:	f000 b88e 	b.w	800be28 <__kernel_sinf>
 800bd0c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800bd10:	d304      	bcc.n	800bd1c <sinf+0x30>
 800bd12:	ee30 0a40 	vsub.f32	s0, s0, s0
 800bd16:	b003      	add	sp, #12
 800bd18:	f85d fb04 	ldr.w	pc, [sp], #4
 800bd1c:	4668      	mov	r0, sp
 800bd1e:	f000 f8cb 	bl	800beb8 <__ieee754_rem_pio2f>
 800bd22:	f000 0003 	and.w	r0, r0, #3
 800bd26:	2801      	cmp	r0, #1
 800bd28:	d00a      	beq.n	800bd40 <sinf+0x54>
 800bd2a:	2802      	cmp	r0, #2
 800bd2c:	d00f      	beq.n	800bd4e <sinf+0x62>
 800bd2e:	b9c0      	cbnz	r0, 800bd62 <sinf+0x76>
 800bd30:	eddd 0a01 	vldr	s1, [sp, #4]
 800bd34:	ed9d 0a00 	vldr	s0, [sp]
 800bd38:	2001      	movs	r0, #1
 800bd3a:	f000 f875 	bl	800be28 <__kernel_sinf>
 800bd3e:	e7ea      	b.n	800bd16 <sinf+0x2a>
 800bd40:	eddd 0a01 	vldr	s1, [sp, #4]
 800bd44:	ed9d 0a00 	vldr	s0, [sp]
 800bd48:	f000 f816 	bl	800bd78 <__kernel_cosf>
 800bd4c:	e7e3      	b.n	800bd16 <sinf+0x2a>
 800bd4e:	eddd 0a01 	vldr	s1, [sp, #4]
 800bd52:	ed9d 0a00 	vldr	s0, [sp]
 800bd56:	2001      	movs	r0, #1
 800bd58:	f000 f866 	bl	800be28 <__kernel_sinf>
 800bd5c:	eeb1 0a40 	vneg.f32	s0, s0
 800bd60:	e7d9      	b.n	800bd16 <sinf+0x2a>
 800bd62:	eddd 0a01 	vldr	s1, [sp, #4]
 800bd66:	ed9d 0a00 	vldr	s0, [sp]
 800bd6a:	f000 f805 	bl	800bd78 <__kernel_cosf>
 800bd6e:	e7f5      	b.n	800bd5c <sinf+0x70>
 800bd70:	3f490fd8 	.word	0x3f490fd8
 800bd74:	00000000 	.word	0x00000000

0800bd78 <__kernel_cosf>:
 800bd78:	ee10 3a10 	vmov	r3, s0
 800bd7c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bd80:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800bd84:	eef0 6a40 	vmov.f32	s13, s0
 800bd88:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800bd8c:	d204      	bcs.n	800bd98 <__kernel_cosf+0x20>
 800bd8e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800bd92:	ee17 2a90 	vmov	r2, s15
 800bd96:	b342      	cbz	r2, 800bdea <__kernel_cosf+0x72>
 800bd98:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800bd9c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800be08 <__kernel_cosf+0x90>
 800bda0:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800be0c <__kernel_cosf+0x94>
 800bda4:	4a1a      	ldr	r2, [pc, #104]	@ (800be10 <__kernel_cosf+0x98>)
 800bda6:	eea7 6a27 	vfma.f32	s12, s14, s15
 800bdaa:	4293      	cmp	r3, r2
 800bdac:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800be14 <__kernel_cosf+0x9c>
 800bdb0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bdb4:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800be18 <__kernel_cosf+0xa0>
 800bdb8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800bdbc:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800be1c <__kernel_cosf+0xa4>
 800bdc0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bdc4:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800be20 <__kernel_cosf+0xa8>
 800bdc8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800bdcc:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800bdd0:	ee26 6a07 	vmul.f32	s12, s12, s14
 800bdd4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800bdd8:	eee7 0a06 	vfma.f32	s1, s14, s12
 800bddc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bde0:	d804      	bhi.n	800bdec <__kernel_cosf+0x74>
 800bde2:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800bde6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bdea:	4770      	bx	lr
 800bdec:	4a0d      	ldr	r2, [pc, #52]	@ (800be24 <__kernel_cosf+0xac>)
 800bdee:	4293      	cmp	r3, r2
 800bdf0:	bf9a      	itte	ls
 800bdf2:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800bdf6:	ee07 3a10 	vmovls	s14, r3
 800bdfa:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800bdfe:	ee30 0a47 	vsub.f32	s0, s0, s14
 800be02:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800be06:	e7ec      	b.n	800bde2 <__kernel_cosf+0x6a>
 800be08:	ad47d74e 	.word	0xad47d74e
 800be0c:	310f74f6 	.word	0x310f74f6
 800be10:	3e999999 	.word	0x3e999999
 800be14:	b493f27c 	.word	0xb493f27c
 800be18:	37d00d01 	.word	0x37d00d01
 800be1c:	bab60b61 	.word	0xbab60b61
 800be20:	3d2aaaab 	.word	0x3d2aaaab
 800be24:	3f480000 	.word	0x3f480000

0800be28 <__kernel_sinf>:
 800be28:	ee10 3a10 	vmov	r3, s0
 800be2c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800be30:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800be34:	d204      	bcs.n	800be40 <__kernel_sinf+0x18>
 800be36:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800be3a:	ee17 3a90 	vmov	r3, s15
 800be3e:	b35b      	cbz	r3, 800be98 <__kernel_sinf+0x70>
 800be40:	ee20 7a00 	vmul.f32	s14, s0, s0
 800be44:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800be9c <__kernel_sinf+0x74>
 800be48:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800bea0 <__kernel_sinf+0x78>
 800be4c:	eea7 6a27 	vfma.f32	s12, s14, s15
 800be50:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800bea4 <__kernel_sinf+0x7c>
 800be54:	eee6 7a07 	vfma.f32	s15, s12, s14
 800be58:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800bea8 <__kernel_sinf+0x80>
 800be5c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800be60:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800beac <__kernel_sinf+0x84>
 800be64:	ee60 6a07 	vmul.f32	s13, s0, s14
 800be68:	eee6 7a07 	vfma.f32	s15, s12, s14
 800be6c:	b930      	cbnz	r0, 800be7c <__kernel_sinf+0x54>
 800be6e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800beb0 <__kernel_sinf+0x88>
 800be72:	eea7 6a27 	vfma.f32	s12, s14, s15
 800be76:	eea6 0a26 	vfma.f32	s0, s12, s13
 800be7a:	4770      	bx	lr
 800be7c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800be80:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800be84:	eee0 7a86 	vfma.f32	s15, s1, s12
 800be88:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800be8c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800beb4 <__kernel_sinf+0x8c>
 800be90:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800be94:	ee30 0a60 	vsub.f32	s0, s0, s1
 800be98:	4770      	bx	lr
 800be9a:	bf00      	nop
 800be9c:	2f2ec9d3 	.word	0x2f2ec9d3
 800bea0:	b2d72f34 	.word	0xb2d72f34
 800bea4:	3638ef1b 	.word	0x3638ef1b
 800bea8:	b9500d01 	.word	0xb9500d01
 800beac:	3c088889 	.word	0x3c088889
 800beb0:	be2aaaab 	.word	0xbe2aaaab
 800beb4:	3e2aaaab 	.word	0x3e2aaaab

0800beb8 <__ieee754_rem_pio2f>:
 800beb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800beba:	ee10 6a10 	vmov	r6, s0
 800bebe:	4b88      	ldr	r3, [pc, #544]	@ (800c0e0 <__ieee754_rem_pio2f+0x228>)
 800bec0:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800bec4:	429d      	cmp	r5, r3
 800bec6:	b087      	sub	sp, #28
 800bec8:	4604      	mov	r4, r0
 800beca:	d805      	bhi.n	800bed8 <__ieee754_rem_pio2f+0x20>
 800becc:	2300      	movs	r3, #0
 800bece:	ed80 0a00 	vstr	s0, [r0]
 800bed2:	6043      	str	r3, [r0, #4]
 800bed4:	2000      	movs	r0, #0
 800bed6:	e022      	b.n	800bf1e <__ieee754_rem_pio2f+0x66>
 800bed8:	4b82      	ldr	r3, [pc, #520]	@ (800c0e4 <__ieee754_rem_pio2f+0x22c>)
 800beda:	429d      	cmp	r5, r3
 800bedc:	d83a      	bhi.n	800bf54 <__ieee754_rem_pio2f+0x9c>
 800bede:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800bee2:	2e00      	cmp	r6, #0
 800bee4:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800c0e8 <__ieee754_rem_pio2f+0x230>
 800bee8:	4a80      	ldr	r2, [pc, #512]	@ (800c0ec <__ieee754_rem_pio2f+0x234>)
 800beea:	f023 030f 	bic.w	r3, r3, #15
 800beee:	dd18      	ble.n	800bf22 <__ieee754_rem_pio2f+0x6a>
 800bef0:	4293      	cmp	r3, r2
 800bef2:	ee70 7a47 	vsub.f32	s15, s0, s14
 800bef6:	bf09      	itett	eq
 800bef8:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800c0f0 <__ieee754_rem_pio2f+0x238>
 800befc:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800c0f4 <__ieee754_rem_pio2f+0x23c>
 800bf00:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800c0f8 <__ieee754_rem_pio2f+0x240>
 800bf04:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800bf08:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800bf0c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bf10:	ed80 7a00 	vstr	s14, [r0]
 800bf14:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800bf18:	edc0 7a01 	vstr	s15, [r0, #4]
 800bf1c:	2001      	movs	r0, #1
 800bf1e:	b007      	add	sp, #28
 800bf20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf22:	4293      	cmp	r3, r2
 800bf24:	ee70 7a07 	vadd.f32	s15, s0, s14
 800bf28:	bf09      	itett	eq
 800bf2a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800c0f0 <__ieee754_rem_pio2f+0x238>
 800bf2e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800c0f4 <__ieee754_rem_pio2f+0x23c>
 800bf32:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800c0f8 <__ieee754_rem_pio2f+0x240>
 800bf36:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800bf3a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800bf3e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bf42:	ed80 7a00 	vstr	s14, [r0]
 800bf46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bf4a:	edc0 7a01 	vstr	s15, [r0, #4]
 800bf4e:	f04f 30ff 	mov.w	r0, #4294967295
 800bf52:	e7e4      	b.n	800bf1e <__ieee754_rem_pio2f+0x66>
 800bf54:	4b69      	ldr	r3, [pc, #420]	@ (800c0fc <__ieee754_rem_pio2f+0x244>)
 800bf56:	429d      	cmp	r5, r3
 800bf58:	d873      	bhi.n	800c042 <__ieee754_rem_pio2f+0x18a>
 800bf5a:	f000 f8dd 	bl	800c118 <fabsf>
 800bf5e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800c100 <__ieee754_rem_pio2f+0x248>
 800bf62:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800bf66:	eee0 7a07 	vfma.f32	s15, s0, s14
 800bf6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bf6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bf72:	ee17 0a90 	vmov	r0, s15
 800bf76:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800c0e8 <__ieee754_rem_pio2f+0x230>
 800bf7a:	eea7 0a67 	vfms.f32	s0, s14, s15
 800bf7e:	281f      	cmp	r0, #31
 800bf80:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800c0f4 <__ieee754_rem_pio2f+0x23c>
 800bf84:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bf88:	eeb1 6a47 	vneg.f32	s12, s14
 800bf8c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800bf90:	ee16 1a90 	vmov	r1, s13
 800bf94:	dc09      	bgt.n	800bfaa <__ieee754_rem_pio2f+0xf2>
 800bf96:	4a5b      	ldr	r2, [pc, #364]	@ (800c104 <__ieee754_rem_pio2f+0x24c>)
 800bf98:	1e47      	subs	r7, r0, #1
 800bf9a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800bf9e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800bfa2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800bfa6:	4293      	cmp	r3, r2
 800bfa8:	d107      	bne.n	800bfba <__ieee754_rem_pio2f+0x102>
 800bfaa:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800bfae:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800bfb2:	2a08      	cmp	r2, #8
 800bfb4:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800bfb8:	dc14      	bgt.n	800bfe4 <__ieee754_rem_pio2f+0x12c>
 800bfba:	6021      	str	r1, [r4, #0]
 800bfbc:	ed94 7a00 	vldr	s14, [r4]
 800bfc0:	ee30 0a47 	vsub.f32	s0, s0, s14
 800bfc4:	2e00      	cmp	r6, #0
 800bfc6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bfca:	ed84 0a01 	vstr	s0, [r4, #4]
 800bfce:	daa6      	bge.n	800bf1e <__ieee754_rem_pio2f+0x66>
 800bfd0:	eeb1 7a47 	vneg.f32	s14, s14
 800bfd4:	eeb1 0a40 	vneg.f32	s0, s0
 800bfd8:	ed84 7a00 	vstr	s14, [r4]
 800bfdc:	ed84 0a01 	vstr	s0, [r4, #4]
 800bfe0:	4240      	negs	r0, r0
 800bfe2:	e79c      	b.n	800bf1e <__ieee754_rem_pio2f+0x66>
 800bfe4:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800c0f0 <__ieee754_rem_pio2f+0x238>
 800bfe8:	eef0 6a40 	vmov.f32	s13, s0
 800bfec:	eee6 6a25 	vfma.f32	s13, s12, s11
 800bff0:	ee70 7a66 	vsub.f32	s15, s0, s13
 800bff4:	eee6 7a25 	vfma.f32	s15, s12, s11
 800bff8:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800c0f8 <__ieee754_rem_pio2f+0x240>
 800bffc:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800c000:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800c004:	ee15 2a90 	vmov	r2, s11
 800c008:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800c00c:	1a5b      	subs	r3, r3, r1
 800c00e:	2b19      	cmp	r3, #25
 800c010:	dc04      	bgt.n	800c01c <__ieee754_rem_pio2f+0x164>
 800c012:	edc4 5a00 	vstr	s11, [r4]
 800c016:	eeb0 0a66 	vmov.f32	s0, s13
 800c01a:	e7cf      	b.n	800bfbc <__ieee754_rem_pio2f+0x104>
 800c01c:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800c108 <__ieee754_rem_pio2f+0x250>
 800c020:	eeb0 0a66 	vmov.f32	s0, s13
 800c024:	eea6 0a25 	vfma.f32	s0, s12, s11
 800c028:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800c02c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800c10c <__ieee754_rem_pio2f+0x254>
 800c030:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c034:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800c038:	ee30 7a67 	vsub.f32	s14, s0, s15
 800c03c:	ed84 7a00 	vstr	s14, [r4]
 800c040:	e7bc      	b.n	800bfbc <__ieee754_rem_pio2f+0x104>
 800c042:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800c046:	d306      	bcc.n	800c056 <__ieee754_rem_pio2f+0x19e>
 800c048:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c04c:	edc0 7a01 	vstr	s15, [r0, #4]
 800c050:	edc0 7a00 	vstr	s15, [r0]
 800c054:	e73e      	b.n	800bed4 <__ieee754_rem_pio2f+0x1c>
 800c056:	15ea      	asrs	r2, r5, #23
 800c058:	3a86      	subs	r2, #134	@ 0x86
 800c05a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800c05e:	ee07 3a90 	vmov	s15, r3
 800c062:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800c066:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800c110 <__ieee754_rem_pio2f+0x258>
 800c06a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c06e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c072:	ed8d 7a03 	vstr	s14, [sp, #12]
 800c076:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c07a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800c07e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c082:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c086:	ed8d 7a04 	vstr	s14, [sp, #16]
 800c08a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c08e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c096:	edcd 7a05 	vstr	s15, [sp, #20]
 800c09a:	d11e      	bne.n	800c0da <__ieee754_rem_pio2f+0x222>
 800c09c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800c0a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0a4:	bf0c      	ite	eq
 800c0a6:	2301      	moveq	r3, #1
 800c0a8:	2302      	movne	r3, #2
 800c0aa:	491a      	ldr	r1, [pc, #104]	@ (800c114 <__ieee754_rem_pio2f+0x25c>)
 800c0ac:	9101      	str	r1, [sp, #4]
 800c0ae:	2102      	movs	r1, #2
 800c0b0:	9100      	str	r1, [sp, #0]
 800c0b2:	a803      	add	r0, sp, #12
 800c0b4:	4621      	mov	r1, r4
 800c0b6:	f000 f837 	bl	800c128 <__kernel_rem_pio2f>
 800c0ba:	2e00      	cmp	r6, #0
 800c0bc:	f6bf af2f 	bge.w	800bf1e <__ieee754_rem_pio2f+0x66>
 800c0c0:	edd4 7a00 	vldr	s15, [r4]
 800c0c4:	eef1 7a67 	vneg.f32	s15, s15
 800c0c8:	edc4 7a00 	vstr	s15, [r4]
 800c0cc:	edd4 7a01 	vldr	s15, [r4, #4]
 800c0d0:	eef1 7a67 	vneg.f32	s15, s15
 800c0d4:	edc4 7a01 	vstr	s15, [r4, #4]
 800c0d8:	e782      	b.n	800bfe0 <__ieee754_rem_pio2f+0x128>
 800c0da:	2303      	movs	r3, #3
 800c0dc:	e7e5      	b.n	800c0aa <__ieee754_rem_pio2f+0x1f2>
 800c0de:	bf00      	nop
 800c0e0:	3f490fd8 	.word	0x3f490fd8
 800c0e4:	4016cbe3 	.word	0x4016cbe3
 800c0e8:	3fc90f80 	.word	0x3fc90f80
 800c0ec:	3fc90fd0 	.word	0x3fc90fd0
 800c0f0:	37354400 	.word	0x37354400
 800c0f4:	37354443 	.word	0x37354443
 800c0f8:	2e85a308 	.word	0x2e85a308
 800c0fc:	43490f80 	.word	0x43490f80
 800c100:	3f22f984 	.word	0x3f22f984
 800c104:	0800c864 	.word	0x0800c864
 800c108:	2e85a300 	.word	0x2e85a300
 800c10c:	248d3132 	.word	0x248d3132
 800c110:	43800000 	.word	0x43800000
 800c114:	0800c8e4 	.word	0x0800c8e4

0800c118 <fabsf>:
 800c118:	ee10 3a10 	vmov	r3, s0
 800c11c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c120:	ee00 3a10 	vmov	s0, r3
 800c124:	4770      	bx	lr
	...

0800c128 <__kernel_rem_pio2f>:
 800c128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c12c:	ed2d 8b04 	vpush	{d8-d9}
 800c130:	b0d9      	sub	sp, #356	@ 0x164
 800c132:	4690      	mov	r8, r2
 800c134:	9001      	str	r0, [sp, #4]
 800c136:	4ab6      	ldr	r2, [pc, #728]	@ (800c410 <__kernel_rem_pio2f+0x2e8>)
 800c138:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800c13a:	f118 0f04 	cmn.w	r8, #4
 800c13e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800c142:	460f      	mov	r7, r1
 800c144:	f103 3bff 	add.w	fp, r3, #4294967295
 800c148:	db26      	blt.n	800c198 <__kernel_rem_pio2f+0x70>
 800c14a:	f1b8 0203 	subs.w	r2, r8, #3
 800c14e:	bf48      	it	mi
 800c150:	f108 0204 	addmi.w	r2, r8, #4
 800c154:	10d2      	asrs	r2, r2, #3
 800c156:	1c55      	adds	r5, r2, #1
 800c158:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800c15a:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800c420 <__kernel_rem_pio2f+0x2f8>
 800c15e:	00e8      	lsls	r0, r5, #3
 800c160:	eba2 060b 	sub.w	r6, r2, fp
 800c164:	9002      	str	r0, [sp, #8]
 800c166:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800c16a:	eb0a 0c0b 	add.w	ip, sl, fp
 800c16e:	ac1c      	add	r4, sp, #112	@ 0x70
 800c170:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800c174:	2000      	movs	r0, #0
 800c176:	4560      	cmp	r0, ip
 800c178:	dd10      	ble.n	800c19c <__kernel_rem_pio2f+0x74>
 800c17a:	a91c      	add	r1, sp, #112	@ 0x70
 800c17c:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800c180:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800c184:	2600      	movs	r6, #0
 800c186:	4556      	cmp	r6, sl
 800c188:	dc24      	bgt.n	800c1d4 <__kernel_rem_pio2f+0xac>
 800c18a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c18e:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800c420 <__kernel_rem_pio2f+0x2f8>
 800c192:	4684      	mov	ip, r0
 800c194:	2400      	movs	r4, #0
 800c196:	e016      	b.n	800c1c6 <__kernel_rem_pio2f+0x9e>
 800c198:	2200      	movs	r2, #0
 800c19a:	e7dc      	b.n	800c156 <__kernel_rem_pio2f+0x2e>
 800c19c:	42c6      	cmn	r6, r0
 800c19e:	bf5d      	ittte	pl
 800c1a0:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800c1a4:	ee07 1a90 	vmovpl	s15, r1
 800c1a8:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800c1ac:	eef0 7a47 	vmovmi.f32	s15, s14
 800c1b0:	ece4 7a01 	vstmia	r4!, {s15}
 800c1b4:	3001      	adds	r0, #1
 800c1b6:	e7de      	b.n	800c176 <__kernel_rem_pio2f+0x4e>
 800c1b8:	ecfe 6a01 	vldmia	lr!, {s13}
 800c1bc:	ed3c 7a01 	vldmdb	ip!, {s14}
 800c1c0:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c1c4:	3401      	adds	r4, #1
 800c1c6:	455c      	cmp	r4, fp
 800c1c8:	ddf6      	ble.n	800c1b8 <__kernel_rem_pio2f+0x90>
 800c1ca:	ece9 7a01 	vstmia	r9!, {s15}
 800c1ce:	3601      	adds	r6, #1
 800c1d0:	3004      	adds	r0, #4
 800c1d2:	e7d8      	b.n	800c186 <__kernel_rem_pio2f+0x5e>
 800c1d4:	a908      	add	r1, sp, #32
 800c1d6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c1da:	9104      	str	r1, [sp, #16]
 800c1dc:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800c1de:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800c41c <__kernel_rem_pio2f+0x2f4>
 800c1e2:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800c418 <__kernel_rem_pio2f+0x2f0>
 800c1e6:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800c1ea:	9203      	str	r2, [sp, #12]
 800c1ec:	4654      	mov	r4, sl
 800c1ee:	00a2      	lsls	r2, r4, #2
 800c1f0:	9205      	str	r2, [sp, #20]
 800c1f2:	aa58      	add	r2, sp, #352	@ 0x160
 800c1f4:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800c1f8:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800c1fc:	a944      	add	r1, sp, #272	@ 0x110
 800c1fe:	aa08      	add	r2, sp, #32
 800c200:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800c204:	4694      	mov	ip, r2
 800c206:	4626      	mov	r6, r4
 800c208:	2e00      	cmp	r6, #0
 800c20a:	dc4c      	bgt.n	800c2a6 <__kernel_rem_pio2f+0x17e>
 800c20c:	4628      	mov	r0, r5
 800c20e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c212:	f000 f9f1 	bl	800c5f8 <scalbnf>
 800c216:	eeb0 8a40 	vmov.f32	s16, s0
 800c21a:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800c21e:	ee28 0a00 	vmul.f32	s0, s16, s0
 800c222:	f000 fa4f 	bl	800c6c4 <floorf>
 800c226:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800c22a:	eea0 8a67 	vfms.f32	s16, s0, s15
 800c22e:	2d00      	cmp	r5, #0
 800c230:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c234:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800c238:	ee17 9a90 	vmov	r9, s15
 800c23c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c240:	ee38 8a67 	vsub.f32	s16, s16, s15
 800c244:	dd41      	ble.n	800c2ca <__kernel_rem_pio2f+0x1a2>
 800c246:	f104 3cff 	add.w	ip, r4, #4294967295
 800c24a:	a908      	add	r1, sp, #32
 800c24c:	f1c5 0e08 	rsb	lr, r5, #8
 800c250:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800c254:	fa46 f00e 	asr.w	r0, r6, lr
 800c258:	4481      	add	r9, r0
 800c25a:	fa00 f00e 	lsl.w	r0, r0, lr
 800c25e:	1a36      	subs	r6, r6, r0
 800c260:	f1c5 0007 	rsb	r0, r5, #7
 800c264:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800c268:	4106      	asrs	r6, r0
 800c26a:	2e00      	cmp	r6, #0
 800c26c:	dd3c      	ble.n	800c2e8 <__kernel_rem_pio2f+0x1c0>
 800c26e:	f04f 0e00 	mov.w	lr, #0
 800c272:	f109 0901 	add.w	r9, r9, #1
 800c276:	4670      	mov	r0, lr
 800c278:	4574      	cmp	r4, lr
 800c27a:	dc68      	bgt.n	800c34e <__kernel_rem_pio2f+0x226>
 800c27c:	2d00      	cmp	r5, #0
 800c27e:	dd03      	ble.n	800c288 <__kernel_rem_pio2f+0x160>
 800c280:	2d01      	cmp	r5, #1
 800c282:	d074      	beq.n	800c36e <__kernel_rem_pio2f+0x246>
 800c284:	2d02      	cmp	r5, #2
 800c286:	d07d      	beq.n	800c384 <__kernel_rem_pio2f+0x25c>
 800c288:	2e02      	cmp	r6, #2
 800c28a:	d12d      	bne.n	800c2e8 <__kernel_rem_pio2f+0x1c0>
 800c28c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c290:	ee30 8a48 	vsub.f32	s16, s0, s16
 800c294:	b340      	cbz	r0, 800c2e8 <__kernel_rem_pio2f+0x1c0>
 800c296:	4628      	mov	r0, r5
 800c298:	9306      	str	r3, [sp, #24]
 800c29a:	f000 f9ad 	bl	800c5f8 <scalbnf>
 800c29e:	9b06      	ldr	r3, [sp, #24]
 800c2a0:	ee38 8a40 	vsub.f32	s16, s16, s0
 800c2a4:	e020      	b.n	800c2e8 <__kernel_rem_pio2f+0x1c0>
 800c2a6:	ee60 7a28 	vmul.f32	s15, s0, s17
 800c2aa:	3e01      	subs	r6, #1
 800c2ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c2b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c2b4:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800c2b8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c2bc:	ecac 0a01 	vstmia	ip!, {s0}
 800c2c0:	ed30 0a01 	vldmdb	r0!, {s0}
 800c2c4:	ee37 0a80 	vadd.f32	s0, s15, s0
 800c2c8:	e79e      	b.n	800c208 <__kernel_rem_pio2f+0xe0>
 800c2ca:	d105      	bne.n	800c2d8 <__kernel_rem_pio2f+0x1b0>
 800c2cc:	1e60      	subs	r0, r4, #1
 800c2ce:	a908      	add	r1, sp, #32
 800c2d0:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800c2d4:	11f6      	asrs	r6, r6, #7
 800c2d6:	e7c8      	b.n	800c26a <__kernel_rem_pio2f+0x142>
 800c2d8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c2dc:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800c2e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2e4:	da31      	bge.n	800c34a <__kernel_rem_pio2f+0x222>
 800c2e6:	2600      	movs	r6, #0
 800c2e8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c2ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2f0:	f040 8098 	bne.w	800c424 <__kernel_rem_pio2f+0x2fc>
 800c2f4:	1e60      	subs	r0, r4, #1
 800c2f6:	2200      	movs	r2, #0
 800c2f8:	4550      	cmp	r0, sl
 800c2fa:	da4b      	bge.n	800c394 <__kernel_rem_pio2f+0x26c>
 800c2fc:	2a00      	cmp	r2, #0
 800c2fe:	d065      	beq.n	800c3cc <__kernel_rem_pio2f+0x2a4>
 800c300:	3c01      	subs	r4, #1
 800c302:	ab08      	add	r3, sp, #32
 800c304:	3d08      	subs	r5, #8
 800c306:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d0f8      	beq.n	800c300 <__kernel_rem_pio2f+0x1d8>
 800c30e:	4628      	mov	r0, r5
 800c310:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c314:	f000 f970 	bl	800c5f8 <scalbnf>
 800c318:	1c63      	adds	r3, r4, #1
 800c31a:	aa44      	add	r2, sp, #272	@ 0x110
 800c31c:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800c41c <__kernel_rem_pio2f+0x2f4>
 800c320:	0099      	lsls	r1, r3, #2
 800c322:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800c326:	4623      	mov	r3, r4
 800c328:	2b00      	cmp	r3, #0
 800c32a:	f280 80a9 	bge.w	800c480 <__kernel_rem_pio2f+0x358>
 800c32e:	4623      	mov	r3, r4
 800c330:	2b00      	cmp	r3, #0
 800c332:	f2c0 80c7 	blt.w	800c4c4 <__kernel_rem_pio2f+0x39c>
 800c336:	aa44      	add	r2, sp, #272	@ 0x110
 800c338:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800c33c:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800c414 <__kernel_rem_pio2f+0x2ec>
 800c340:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800c420 <__kernel_rem_pio2f+0x2f8>
 800c344:	2000      	movs	r0, #0
 800c346:	1ae2      	subs	r2, r4, r3
 800c348:	e0b1      	b.n	800c4ae <__kernel_rem_pio2f+0x386>
 800c34a:	2602      	movs	r6, #2
 800c34c:	e78f      	b.n	800c26e <__kernel_rem_pio2f+0x146>
 800c34e:	f852 1b04 	ldr.w	r1, [r2], #4
 800c352:	b948      	cbnz	r0, 800c368 <__kernel_rem_pio2f+0x240>
 800c354:	b121      	cbz	r1, 800c360 <__kernel_rem_pio2f+0x238>
 800c356:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800c35a:	f842 1c04 	str.w	r1, [r2, #-4]
 800c35e:	2101      	movs	r1, #1
 800c360:	f10e 0e01 	add.w	lr, lr, #1
 800c364:	4608      	mov	r0, r1
 800c366:	e787      	b.n	800c278 <__kernel_rem_pio2f+0x150>
 800c368:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800c36c:	e7f5      	b.n	800c35a <__kernel_rem_pio2f+0x232>
 800c36e:	f104 3cff 	add.w	ip, r4, #4294967295
 800c372:	aa08      	add	r2, sp, #32
 800c374:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800c378:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c37c:	a908      	add	r1, sp, #32
 800c37e:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800c382:	e781      	b.n	800c288 <__kernel_rem_pio2f+0x160>
 800c384:	f104 3cff 	add.w	ip, r4, #4294967295
 800c388:	aa08      	add	r2, sp, #32
 800c38a:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800c38e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800c392:	e7f3      	b.n	800c37c <__kernel_rem_pio2f+0x254>
 800c394:	a908      	add	r1, sp, #32
 800c396:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800c39a:	3801      	subs	r0, #1
 800c39c:	430a      	orrs	r2, r1
 800c39e:	e7ab      	b.n	800c2f8 <__kernel_rem_pio2f+0x1d0>
 800c3a0:	3201      	adds	r2, #1
 800c3a2:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800c3a6:	2e00      	cmp	r6, #0
 800c3a8:	d0fa      	beq.n	800c3a0 <__kernel_rem_pio2f+0x278>
 800c3aa:	9905      	ldr	r1, [sp, #20]
 800c3ac:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800c3b0:	eb0d 0001 	add.w	r0, sp, r1
 800c3b4:	18e6      	adds	r6, r4, r3
 800c3b6:	a91c      	add	r1, sp, #112	@ 0x70
 800c3b8:	f104 0c01 	add.w	ip, r4, #1
 800c3bc:	384c      	subs	r0, #76	@ 0x4c
 800c3be:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800c3c2:	4422      	add	r2, r4
 800c3c4:	4562      	cmp	r2, ip
 800c3c6:	da04      	bge.n	800c3d2 <__kernel_rem_pio2f+0x2aa>
 800c3c8:	4614      	mov	r4, r2
 800c3ca:	e710      	b.n	800c1ee <__kernel_rem_pio2f+0xc6>
 800c3cc:	9804      	ldr	r0, [sp, #16]
 800c3ce:	2201      	movs	r2, #1
 800c3d0:	e7e7      	b.n	800c3a2 <__kernel_rem_pio2f+0x27a>
 800c3d2:	9903      	ldr	r1, [sp, #12]
 800c3d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c3d8:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800c3dc:	9105      	str	r1, [sp, #20]
 800c3de:	ee07 1a90 	vmov	s15, r1
 800c3e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c3e6:	2400      	movs	r4, #0
 800c3e8:	ece6 7a01 	vstmia	r6!, {s15}
 800c3ec:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800c420 <__kernel_rem_pio2f+0x2f8>
 800c3f0:	46b1      	mov	r9, r6
 800c3f2:	455c      	cmp	r4, fp
 800c3f4:	dd04      	ble.n	800c400 <__kernel_rem_pio2f+0x2d8>
 800c3f6:	ece0 7a01 	vstmia	r0!, {s15}
 800c3fa:	f10c 0c01 	add.w	ip, ip, #1
 800c3fe:	e7e1      	b.n	800c3c4 <__kernel_rem_pio2f+0x29c>
 800c400:	ecfe 6a01 	vldmia	lr!, {s13}
 800c404:	ed39 7a01 	vldmdb	r9!, {s14}
 800c408:	3401      	adds	r4, #1
 800c40a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c40e:	e7f0      	b.n	800c3f2 <__kernel_rem_pio2f+0x2ca>
 800c410:	0800cc28 	.word	0x0800cc28
 800c414:	0800cbfc 	.word	0x0800cbfc
 800c418:	43800000 	.word	0x43800000
 800c41c:	3b800000 	.word	0x3b800000
 800c420:	00000000 	.word	0x00000000
 800c424:	9b02      	ldr	r3, [sp, #8]
 800c426:	eeb0 0a48 	vmov.f32	s0, s16
 800c42a:	eba3 0008 	sub.w	r0, r3, r8
 800c42e:	f000 f8e3 	bl	800c5f8 <scalbnf>
 800c432:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800c418 <__kernel_rem_pio2f+0x2f0>
 800c436:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800c43a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c43e:	db19      	blt.n	800c474 <__kernel_rem_pio2f+0x34c>
 800c440:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800c41c <__kernel_rem_pio2f+0x2f4>
 800c444:	ee60 7a27 	vmul.f32	s15, s0, s15
 800c448:	aa08      	add	r2, sp, #32
 800c44a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c44e:	3508      	adds	r5, #8
 800c450:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c454:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800c458:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c45c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c460:	ee10 3a10 	vmov	r3, s0
 800c464:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800c468:	ee17 3a90 	vmov	r3, s15
 800c46c:	3401      	adds	r4, #1
 800c46e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800c472:	e74c      	b.n	800c30e <__kernel_rem_pio2f+0x1e6>
 800c474:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c478:	aa08      	add	r2, sp, #32
 800c47a:	ee10 3a10 	vmov	r3, s0
 800c47e:	e7f6      	b.n	800c46e <__kernel_rem_pio2f+0x346>
 800c480:	a808      	add	r0, sp, #32
 800c482:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800c486:	9001      	str	r0, [sp, #4]
 800c488:	ee07 0a90 	vmov	s15, r0
 800c48c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c490:	3b01      	subs	r3, #1
 800c492:	ee67 7a80 	vmul.f32	s15, s15, s0
 800c496:	ee20 0a07 	vmul.f32	s0, s0, s14
 800c49a:	ed62 7a01 	vstmdb	r2!, {s15}
 800c49e:	e743      	b.n	800c328 <__kernel_rem_pio2f+0x200>
 800c4a0:	ecfc 6a01 	vldmia	ip!, {s13}
 800c4a4:	ecb5 7a01 	vldmia	r5!, {s14}
 800c4a8:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c4ac:	3001      	adds	r0, #1
 800c4ae:	4550      	cmp	r0, sl
 800c4b0:	dc01      	bgt.n	800c4b6 <__kernel_rem_pio2f+0x38e>
 800c4b2:	4290      	cmp	r0, r2
 800c4b4:	ddf4      	ble.n	800c4a0 <__kernel_rem_pio2f+0x378>
 800c4b6:	a858      	add	r0, sp, #352	@ 0x160
 800c4b8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800c4bc:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800c4c0:	3b01      	subs	r3, #1
 800c4c2:	e735      	b.n	800c330 <__kernel_rem_pio2f+0x208>
 800c4c4:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800c4c6:	2b02      	cmp	r3, #2
 800c4c8:	dc09      	bgt.n	800c4de <__kernel_rem_pio2f+0x3b6>
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	dc27      	bgt.n	800c51e <__kernel_rem_pio2f+0x3f6>
 800c4ce:	d040      	beq.n	800c552 <__kernel_rem_pio2f+0x42a>
 800c4d0:	f009 0007 	and.w	r0, r9, #7
 800c4d4:	b059      	add	sp, #356	@ 0x164
 800c4d6:	ecbd 8b04 	vpop	{d8-d9}
 800c4da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4de:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800c4e0:	2b03      	cmp	r3, #3
 800c4e2:	d1f5      	bne.n	800c4d0 <__kernel_rem_pio2f+0x3a8>
 800c4e4:	aa30      	add	r2, sp, #192	@ 0xc0
 800c4e6:	1f0b      	subs	r3, r1, #4
 800c4e8:	4413      	add	r3, r2
 800c4ea:	461a      	mov	r2, r3
 800c4ec:	4620      	mov	r0, r4
 800c4ee:	2800      	cmp	r0, #0
 800c4f0:	dc50      	bgt.n	800c594 <__kernel_rem_pio2f+0x46c>
 800c4f2:	4622      	mov	r2, r4
 800c4f4:	2a01      	cmp	r2, #1
 800c4f6:	dc5d      	bgt.n	800c5b4 <__kernel_rem_pio2f+0x48c>
 800c4f8:	ab30      	add	r3, sp, #192	@ 0xc0
 800c4fa:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800c420 <__kernel_rem_pio2f+0x2f8>
 800c4fe:	440b      	add	r3, r1
 800c500:	2c01      	cmp	r4, #1
 800c502:	dc67      	bgt.n	800c5d4 <__kernel_rem_pio2f+0x4ac>
 800c504:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800c508:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800c50c:	2e00      	cmp	r6, #0
 800c50e:	d167      	bne.n	800c5e0 <__kernel_rem_pio2f+0x4b8>
 800c510:	edc7 6a00 	vstr	s13, [r7]
 800c514:	ed87 7a01 	vstr	s14, [r7, #4]
 800c518:	edc7 7a02 	vstr	s15, [r7, #8]
 800c51c:	e7d8      	b.n	800c4d0 <__kernel_rem_pio2f+0x3a8>
 800c51e:	ab30      	add	r3, sp, #192	@ 0xc0
 800c520:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800c420 <__kernel_rem_pio2f+0x2f8>
 800c524:	440b      	add	r3, r1
 800c526:	4622      	mov	r2, r4
 800c528:	2a00      	cmp	r2, #0
 800c52a:	da24      	bge.n	800c576 <__kernel_rem_pio2f+0x44e>
 800c52c:	b34e      	cbz	r6, 800c582 <__kernel_rem_pio2f+0x45a>
 800c52e:	eef1 7a47 	vneg.f32	s15, s14
 800c532:	edc7 7a00 	vstr	s15, [r7]
 800c536:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800c53a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c53e:	aa31      	add	r2, sp, #196	@ 0xc4
 800c540:	2301      	movs	r3, #1
 800c542:	429c      	cmp	r4, r3
 800c544:	da20      	bge.n	800c588 <__kernel_rem_pio2f+0x460>
 800c546:	b10e      	cbz	r6, 800c54c <__kernel_rem_pio2f+0x424>
 800c548:	eef1 7a67 	vneg.f32	s15, s15
 800c54c:	edc7 7a01 	vstr	s15, [r7, #4]
 800c550:	e7be      	b.n	800c4d0 <__kernel_rem_pio2f+0x3a8>
 800c552:	ab30      	add	r3, sp, #192	@ 0xc0
 800c554:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800c420 <__kernel_rem_pio2f+0x2f8>
 800c558:	440b      	add	r3, r1
 800c55a:	2c00      	cmp	r4, #0
 800c55c:	da05      	bge.n	800c56a <__kernel_rem_pio2f+0x442>
 800c55e:	b10e      	cbz	r6, 800c564 <__kernel_rem_pio2f+0x43c>
 800c560:	eef1 7a67 	vneg.f32	s15, s15
 800c564:	edc7 7a00 	vstr	s15, [r7]
 800c568:	e7b2      	b.n	800c4d0 <__kernel_rem_pio2f+0x3a8>
 800c56a:	ed33 7a01 	vldmdb	r3!, {s14}
 800c56e:	3c01      	subs	r4, #1
 800c570:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c574:	e7f1      	b.n	800c55a <__kernel_rem_pio2f+0x432>
 800c576:	ed73 7a01 	vldmdb	r3!, {s15}
 800c57a:	3a01      	subs	r2, #1
 800c57c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c580:	e7d2      	b.n	800c528 <__kernel_rem_pio2f+0x400>
 800c582:	eef0 7a47 	vmov.f32	s15, s14
 800c586:	e7d4      	b.n	800c532 <__kernel_rem_pio2f+0x40a>
 800c588:	ecb2 7a01 	vldmia	r2!, {s14}
 800c58c:	3301      	adds	r3, #1
 800c58e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c592:	e7d6      	b.n	800c542 <__kernel_rem_pio2f+0x41a>
 800c594:	ed72 7a01 	vldmdb	r2!, {s15}
 800c598:	edd2 6a01 	vldr	s13, [r2, #4]
 800c59c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c5a0:	3801      	subs	r0, #1
 800c5a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c5a6:	ed82 7a00 	vstr	s14, [r2]
 800c5aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c5ae:	edc2 7a01 	vstr	s15, [r2, #4]
 800c5b2:	e79c      	b.n	800c4ee <__kernel_rem_pio2f+0x3c6>
 800c5b4:	ed73 7a01 	vldmdb	r3!, {s15}
 800c5b8:	edd3 6a01 	vldr	s13, [r3, #4]
 800c5bc:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c5c0:	3a01      	subs	r2, #1
 800c5c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c5c6:	ed83 7a00 	vstr	s14, [r3]
 800c5ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c5ce:	edc3 7a01 	vstr	s15, [r3, #4]
 800c5d2:	e78f      	b.n	800c4f4 <__kernel_rem_pio2f+0x3cc>
 800c5d4:	ed33 7a01 	vldmdb	r3!, {s14}
 800c5d8:	3c01      	subs	r4, #1
 800c5da:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c5de:	e78f      	b.n	800c500 <__kernel_rem_pio2f+0x3d8>
 800c5e0:	eef1 6a66 	vneg.f32	s13, s13
 800c5e4:	eeb1 7a47 	vneg.f32	s14, s14
 800c5e8:	edc7 6a00 	vstr	s13, [r7]
 800c5ec:	ed87 7a01 	vstr	s14, [r7, #4]
 800c5f0:	eef1 7a67 	vneg.f32	s15, s15
 800c5f4:	e790      	b.n	800c518 <__kernel_rem_pio2f+0x3f0>
 800c5f6:	bf00      	nop

0800c5f8 <scalbnf>:
 800c5f8:	ee10 3a10 	vmov	r3, s0
 800c5fc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800c600:	d02b      	beq.n	800c65a <scalbnf+0x62>
 800c602:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800c606:	d302      	bcc.n	800c60e <scalbnf+0x16>
 800c608:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c60c:	4770      	bx	lr
 800c60e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800c612:	d123      	bne.n	800c65c <scalbnf+0x64>
 800c614:	4b24      	ldr	r3, [pc, #144]	@ (800c6a8 <scalbnf+0xb0>)
 800c616:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800c6ac <scalbnf+0xb4>
 800c61a:	4298      	cmp	r0, r3
 800c61c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800c620:	db17      	blt.n	800c652 <scalbnf+0x5a>
 800c622:	ee10 3a10 	vmov	r3, s0
 800c626:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c62a:	3a19      	subs	r2, #25
 800c62c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800c630:	4288      	cmp	r0, r1
 800c632:	dd15      	ble.n	800c660 <scalbnf+0x68>
 800c634:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800c6b0 <scalbnf+0xb8>
 800c638:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800c6b4 <scalbnf+0xbc>
 800c63c:	ee10 3a10 	vmov	r3, s0
 800c640:	eeb0 7a67 	vmov.f32	s14, s15
 800c644:	2b00      	cmp	r3, #0
 800c646:	bfb8      	it	lt
 800c648:	eef0 7a66 	vmovlt.f32	s15, s13
 800c64c:	ee27 0a87 	vmul.f32	s0, s15, s14
 800c650:	4770      	bx	lr
 800c652:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c6b8 <scalbnf+0xc0>
 800c656:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c65a:	4770      	bx	lr
 800c65c:	0dd2      	lsrs	r2, r2, #23
 800c65e:	e7e5      	b.n	800c62c <scalbnf+0x34>
 800c660:	4410      	add	r0, r2
 800c662:	28fe      	cmp	r0, #254	@ 0xfe
 800c664:	dce6      	bgt.n	800c634 <scalbnf+0x3c>
 800c666:	2800      	cmp	r0, #0
 800c668:	dd06      	ble.n	800c678 <scalbnf+0x80>
 800c66a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c66e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c672:	ee00 3a10 	vmov	s0, r3
 800c676:	4770      	bx	lr
 800c678:	f110 0f16 	cmn.w	r0, #22
 800c67c:	da09      	bge.n	800c692 <scalbnf+0x9a>
 800c67e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800c6b8 <scalbnf+0xc0>
 800c682:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800c6bc <scalbnf+0xc4>
 800c686:	ee10 3a10 	vmov	r3, s0
 800c68a:	eeb0 7a67 	vmov.f32	s14, s15
 800c68e:	2b00      	cmp	r3, #0
 800c690:	e7d9      	b.n	800c646 <scalbnf+0x4e>
 800c692:	3019      	adds	r0, #25
 800c694:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c698:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c69c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800c6c0 <scalbnf+0xc8>
 800c6a0:	ee07 3a90 	vmov	s15, r3
 800c6a4:	e7d7      	b.n	800c656 <scalbnf+0x5e>
 800c6a6:	bf00      	nop
 800c6a8:	ffff3cb0 	.word	0xffff3cb0
 800c6ac:	4c000000 	.word	0x4c000000
 800c6b0:	7149f2ca 	.word	0x7149f2ca
 800c6b4:	f149f2ca 	.word	0xf149f2ca
 800c6b8:	0da24260 	.word	0x0da24260
 800c6bc:	8da24260 	.word	0x8da24260
 800c6c0:	33000000 	.word	0x33000000

0800c6c4 <floorf>:
 800c6c4:	ee10 3a10 	vmov	r3, s0
 800c6c8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c6cc:	3a7f      	subs	r2, #127	@ 0x7f
 800c6ce:	2a16      	cmp	r2, #22
 800c6d0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c6d4:	dc2b      	bgt.n	800c72e <floorf+0x6a>
 800c6d6:	2a00      	cmp	r2, #0
 800c6d8:	da12      	bge.n	800c700 <floorf+0x3c>
 800c6da:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c740 <floorf+0x7c>
 800c6de:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c6e2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c6e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6ea:	dd06      	ble.n	800c6fa <floorf+0x36>
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	da24      	bge.n	800c73a <floorf+0x76>
 800c6f0:	2900      	cmp	r1, #0
 800c6f2:	4b14      	ldr	r3, [pc, #80]	@ (800c744 <floorf+0x80>)
 800c6f4:	bf08      	it	eq
 800c6f6:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800c6fa:	ee00 3a10 	vmov	s0, r3
 800c6fe:	4770      	bx	lr
 800c700:	4911      	ldr	r1, [pc, #68]	@ (800c748 <floorf+0x84>)
 800c702:	4111      	asrs	r1, r2
 800c704:	420b      	tst	r3, r1
 800c706:	d0fa      	beq.n	800c6fe <floorf+0x3a>
 800c708:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800c740 <floorf+0x7c>
 800c70c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c710:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c714:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c718:	ddef      	ble.n	800c6fa <floorf+0x36>
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	bfbe      	ittt	lt
 800c71e:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800c722:	fa40 f202 	asrlt.w	r2, r0, r2
 800c726:	189b      	addlt	r3, r3, r2
 800c728:	ea23 0301 	bic.w	r3, r3, r1
 800c72c:	e7e5      	b.n	800c6fa <floorf+0x36>
 800c72e:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c732:	d3e4      	bcc.n	800c6fe <floorf+0x3a>
 800c734:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c738:	4770      	bx	lr
 800c73a:	2300      	movs	r3, #0
 800c73c:	e7dd      	b.n	800c6fa <floorf+0x36>
 800c73e:	bf00      	nop
 800c740:	7149f2ca 	.word	0x7149f2ca
 800c744:	bf800000 	.word	0xbf800000
 800c748:	007fffff 	.word	0x007fffff

0800c74c <_init>:
 800c74c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c74e:	bf00      	nop
 800c750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c752:	bc08      	pop	{r3}
 800c754:	469e      	mov	lr, r3
 800c756:	4770      	bx	lr

0800c758 <_fini>:
 800c758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c75a:	bf00      	nop
 800c75c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c75e:	bc08      	pop	{r3}
 800c760:	469e      	mov	lr, r3
 800c762:	4770      	bx	lr
