arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
k4_frac_N8_tileable_reset_softadder_register_scan_chain_dsp8_mem1K_supertile_negz_nonLR_caravel_io_skywater130nm.xml	mult8_ram8.blif	common	2.39	vpr	67.18 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	1	31	2	-1	success	v8.0.0-14243-g881255ccd-dirty	debug VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-6.8.0-85-generic x86_64	2025-10-23T21:27:12	xifan-ThinkStation-P358-Tower	/home/xifan/github/vtr-verilog-to-routing/vtr_flow/tasks	68792	31	16	64	51	1	64	51	4	4	16	mult_8 memory io	auto	28.7 MiB	0.02	224	191	4939	1523	3010	406	67.2 MiB	0.15	0.00	4.6457	4.56717	-122.579	-4.56717	4.56717	0.09	0.0012299	0.000999646	0.0673772	0.0548898	-1	-1	-1	-1	52	263	14	503788	1.584e+06	30951.7	1934.48	1.58	0.493139	0.417357	1342	4741	-1	307	15	181	236	20542	16554	4.90137	4.90137	-137.171	-4.90137	-4.30332	-0.358169	35777.6	2236.10	0.01	0.08	-1	-1	-1	0.01	0.0400937	0.0345051	
