{
    "description": "Benchmarks to run with Yosys custom scripts.",
    "tool": "yosys",
    "yosys":
        {
            "yosys_path": "yosys/install/bin/yosys",
            "yosys_template_script": "scripts/synth/yosys/yosys_template_synth_rs_optional.ys",
            "verific": true,
            "synth_rs" :
                {
                    "-tech": "genesis2",
                    "-goal": "delay",
                    "-de": true,
                    "-no_dsp": true,
                    "-no_bram": true,
                    "-verilog" : "synthesized.v"
                }
        },
    "num_process": 8,
    "timeout": 21600,
    "benchmarks": [
        {
            "name": "main_loop_synth",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/main_loop_synth/rtl",
            "top_module": "main_loop",
            "yosys":
                {
                    "yosys_template_script": "scripts/synth/yosys/yosys_template_synth_rs_optional_flatten.ys"
                }
        },
        {
            "name": "counter120bitx5",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/counter120bitx5/rtl",
            "top_module": "counter120bitx5",
            "yosys":
                {
                    "synth_rs" :
                        {
                            "-sdffr": true,
                            "-carry": "all"
                        }
                }
        },
        {
            "name": "top_120_13",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/top_120_13/rtl",
            "top_module": "top_120_13",
            "yosys":
                {
                    "yosys_template_script": "scripts/synth/yosys/yosys_template_synth_rs_optional.ys",
                    "synth_rs" :
                        {
                            "-sdffr": true,
                            "-carry": "all"
                        }
                }
        }
    ]
}
