{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 12:01:52 2023 " "Info: Processing started: Thu Dec 14 12:01:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "OSC_50 " "Info: Assuming node \"OSC_50\" is an undefined clock" {  } { { "P1_BOARD_vga.bdf" "" { Schematic "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/P1_BOARD_vga.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 624 1104 1320 640 "OSC_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "f_div:inst1\|clkout " "Info: Detected ripple clock \"f_div:inst1\|clkout\" as buffer" {  } { { "f_div.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/f_div.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "f_div:inst1\|clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "i_o_manager_vga:inst9\|VGA_visualisation:b2v_inst1\|clk_div_two:inst9\|clk_int " "Info: Detected ripple clock \"i_o_manager_vga:inst9\|VGA_visualisation:b2v_inst1\|clk_div_two:inst9\|clk_int\" as buffer" {  } { { "clk_div_two.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/clk_div_two.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "i_o_manager_vga:inst9\|VGA_visualisation:b2v_inst1\|clk_div_two:inst9\|clk_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "OSC_50 register keypad:inst2\|colq\[3\] register keypad:inst2\|current_state.wait0 171.94 MHz 5.816 ns Internal " "Info: Clock \"OSC_50\" has Internal fmax of 171.94 MHz between source register \"keypad:inst2\|colq\[3\]\" and destination register \"keypad:inst2\|current_state.wait0\" (period= 5.816 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.694 ns + Longest register register " "Info: + Longest register to register delay is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keypad:inst2\|colq\[3\] 1 REG LCFF_X62_Y23_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y23_N21; Fanout = 6; REG Node = 'keypad:inst2\|colq\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypad:inst2|colq[3] } "NODE_NAME" } } { "keypad.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/keypad.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.393 ns) 0.929 ns keytest_h_v2:inst7\|keycode_int\[3\]~0 2 COMB LCCOMB_X62_Y23_N30 11 " "Info: 2: + IC(0.536 ns) + CELL(0.393 ns) = 0.929 ns; Loc. = LCCOMB_X62_Y23_N30; Fanout = 11; COMB Node = 'keytest_h_v2:inst7\|keycode_int\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { keypad:inst2|colq[3] keytest_h_v2:inst7|keycode_int[3]~0 } "NODE_NAME" } } { "keytest_h_v2.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/keytest_h_v2.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.150 ns) 1.352 ns keypad:inst2\|next_state.wait0~3 3 COMB LCCOMB_X62_Y23_N4 2 " "Info: 3: + IC(0.273 ns) + CELL(0.150 ns) = 1.352 ns; Loc. = LCCOMB_X62_Y23_N4; Fanout = 2; COMB Node = 'keypad:inst2\|next_state.wait0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { keytest_h_v2:inst7|keycode_int[3]~0 keypad:inst2|next_state.wait0~3 } "NODE_NAME" } } { "keypad.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/keypad.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.271 ns) 1.896 ns keypad:inst2\|next_state.wait0~5 4 COMB LCCOMB_X62_Y23_N6 1 " "Info: 4: + IC(0.273 ns) + CELL(0.271 ns) = 1.896 ns; Loc. = LCCOMB_X62_Y23_N6; Fanout = 1; COMB Node = 'keypad:inst2\|next_state.wait0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { keypad:inst2|next_state.wait0~3 keypad:inst2|next_state.wait0~5 } "NODE_NAME" } } { "keypad.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/keypad.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.275 ns) 2.610 ns keypad:inst2\|next_state.wait0~6 5 COMB LCCOMB_X63_Y23_N10 1 " "Info: 5: + IC(0.439 ns) + CELL(0.275 ns) = 2.610 ns; Loc. = LCCOMB_X63_Y23_N10; Fanout = 1; COMB Node = 'keypad:inst2\|next_state.wait0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { keypad:inst2|next_state.wait0~5 keypad:inst2|next_state.wait0~6 } "NODE_NAME" } } { "keypad.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/keypad.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.694 ns keypad:inst2\|current_state.wait0 6 REG LCFF_X63_Y23_N11 7 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.694 ns; Loc. = LCFF_X63_Y23_N11; Fanout = 7; REG Node = 'keypad:inst2\|current_state.wait0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { keypad:inst2|next_state.wait0~6 keypad:inst2|current_state.wait0 } "NODE_NAME" } } { "keypad.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/keypad.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.173 ns ( 43.54 % ) " "Info: Total cell delay = 1.173 ns ( 43.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.521 ns ( 56.46 % ) " "Info: Total interconnect delay = 1.521 ns ( 56.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { keypad:inst2|colq[3] keytest_h_v2:inst7|keycode_int[3]~0 keypad:inst2|next_state.wait0~3 keypad:inst2|next_state.wait0~5 keypad:inst2|next_state.wait0~6 keypad:inst2|current_state.wait0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { keypad:inst2|colq[3] {} keytest_h_v2:inst7|keycode_int[3]~0 {} keypad:inst2|next_state.wait0~3 {} keypad:inst2|next_state.wait0~5 {} keypad:inst2|next_state.wait0~6 {} keypad:inst2|current_state.wait0 {} } { 0.000ns 0.536ns 0.273ns 0.273ns 0.439ns 0.000ns } { 0.000ns 0.393ns 0.150ns 0.271ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 4.310 ns + Shortest register " "Info: + Shortest clock path from clock \"OSC_50\" to destination register is 4.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/P1_BOARD_vga.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 624 1104 1320 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns f_div:inst1\|clkout 2 REG LCFF_X1_Y18_N21 1 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 1; REG Node = 'f_div:inst1\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { OSC_50 f_div:inst1|clkout } "NODE_NAME" } } { "f_div.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/f_div.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.000 ns) 2.747 ns clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 213 " "Info: 3: + IC(0.630 ns) + CELL(0.000 ns) = 2.747 ns; Loc. = CLKCTRL_G0; Fanout = 213; COMB Node = 'clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 4.310 ns keypad:inst2\|current_state.wait0 4 REG LCFF_X63_Y23_N11 7 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 4.310 ns; Loc. = LCFF_X63_Y23_N11; Fanout = 7; REG Node = 'keypad:inst2\|current_state.wait0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|current_state.wait0 } "NODE_NAME" } } { "keypad.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/keypad.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.90 % ) " "Info: Total cell delay = 2.323 ns ( 53.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.987 ns ( 46.10 % ) " "Info: Total interconnect delay = 1.987 ns ( 46.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|current_state.wait0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.310 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|current_state.wait0 {} } { 0.000ns 0.000ns 0.331ns 0.630ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 4.310 ns - Longest register " "Info: - Longest clock path from clock \"OSC_50\" to source register is 4.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/P1_BOARD_vga.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 624 1104 1320 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns f_div:inst1\|clkout 2 REG LCFF_X1_Y18_N21 1 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 1; REG Node = 'f_div:inst1\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { OSC_50 f_div:inst1|clkout } "NODE_NAME" } } { "f_div.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/f_div.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.000 ns) 2.747 ns clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 213 " "Info: 3: + IC(0.630 ns) + CELL(0.000 ns) = 2.747 ns; Loc. = CLKCTRL_G0; Fanout = 213; COMB Node = 'clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 4.310 ns keypad:inst2\|colq\[3\] 4 REG LCFF_X62_Y23_N21 6 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 4.310 ns; Loc. = LCFF_X62_Y23_N21; Fanout = 6; REG Node = 'keypad:inst2\|colq\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[3] } "NODE_NAME" } } { "keypad.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/keypad.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.90 % ) " "Info: Total cell delay = 2.323 ns ( 53.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.987 ns ( 46.10 % ) " "Info: Total interconnect delay = 1.987 ns ( 46.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.310 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|colq[3] {} } { 0.000ns 0.000ns 0.331ns 0.630ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|current_state.wait0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.310 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|current_state.wait0 {} } { 0.000ns 0.000ns 0.331ns 0.630ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.310 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|colq[3] {} } { 0.000ns 0.000ns 0.331ns 0.630ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "keypad.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/keypad.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "keypad.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/keypad.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "keypad.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/keypad.vhd" 43 -1 0 } } { "keypad.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/keypad.vhd" 25 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { keypad:inst2|colq[3] keytest_h_v2:inst7|keycode_int[3]~0 keypad:inst2|next_state.wait0~3 keypad:inst2|next_state.wait0~5 keypad:inst2|next_state.wait0~6 keypad:inst2|current_state.wait0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { keypad:inst2|colq[3] {} keytest_h_v2:inst7|keycode_int[3]~0 {} keypad:inst2|next_state.wait0~3 {} keypad:inst2|next_state.wait0~5 {} keypad:inst2|next_state.wait0~6 {} keypad:inst2|current_state.wait0 {} } { 0.000ns 0.536ns 0.273ns 0.273ns 0.439ns 0.000ns } { 0.000ns 0.393ns 0.150ns 0.271ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|current_state.wait0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.310 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|current_state.wait0 {} } { 0.000ns 0.000ns 0.331ns 0.630ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.310 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|colq[3] {} } { 0.000ns 0.000ns 0.331ns 0.630ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "i_o_manager_vga:inst9\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[0\] KEY\[0\] OSC_50 7.522 ns register " "Info: tsu for register \"i_o_manager_vga:inst9\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[0\]\" (data pin = \"KEY\[0\]\", clock pin = \"OSC_50\") is 7.522 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.246 ns + Longest pin register " "Info: + Longest pin to register delay is 10.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 406 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 406; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/P1_BOARD_vga.bdf" { { 616 1168 1336 632 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.104 ns) + CELL(0.271 ns) 8.237 ns i_o_manager_vga:inst9\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[14\]~19 2 COMB LCCOMB_X27_Y30_N26 8 " "Info: 2: + IC(7.104 ns) + CELL(0.271 ns) = 8.237 ns; Loc. = LCCOMB_X27_Y30_N26; Fanout = 8; COMB Node = 'i_o_manager_vga:inst9\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[14\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { KEY[0] i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[14]~19 } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/wr_memory.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 8.647 ns i_o_manager_vga:inst9\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[0\]~22 3 COMB LCCOMB_X27_Y30_N6 7 " "Info: 3: + IC(0.260 ns) + CELL(0.150 ns) = 8.647 ns; Loc. = LCCOMB_X27_Y30_N6; Fanout = 7; COMB Node = 'i_o_manager_vga:inst9\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[0\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[14]~19 i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0]~22 } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/wr_memory.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.660 ns) 10.246 ns i_o_manager_vga:inst9\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[0\] 4 REG LCFF_X30_Y31_N17 26 " "Info: 4: + IC(0.939 ns) + CELL(0.660 ns) = 10.246 ns; Loc. = LCFF_X30_Y31_N17; Fanout = 26; REG Node = 'i_o_manager_vga:inst9\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0]~22 i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0] } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/wr_memory.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 18.96 % ) " "Info: Total cell delay = 1.943 ns ( 18.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.303 ns ( 81.04 % ) " "Info: Total interconnect delay = 8.303 ns ( 81.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.246 ns" { KEY[0] i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[14]~19 i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0]~22 i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.246 ns" { KEY[0] {} KEY[0]~combout {} i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[14]~19 {} i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0]~22 {} i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0] {} } { 0.000ns 0.000ns 7.104ns 0.260ns 0.939ns } { 0.000ns 0.862ns 0.271ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "wr_memory.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/wr_memory.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 2.688 ns - Shortest register " "Info: - Shortest clock path from clock \"OSC_50\" to destination register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/P1_BOARD_vga.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 624 1104 1320 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 619 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 619; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/P1_BOARD_vga.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 624 1104 1320 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns i_o_manager_vga:inst9\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[0\] 3 REG LCFF_X30_Y31_N17 26 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X30_Y31_N17; Fanout = 26; REG Node = 'i_o_manager_vga:inst9\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { OSC_50~clkctrl i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0] } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/wr_memory.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { OSC_50 OSC_50~clkctrl i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.246 ns" { KEY[0] i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[14]~19 i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0]~22 i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.246 ns" { KEY[0] {} KEY[0]~combout {} i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[14]~19 {} i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0]~22 {} i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0] {} } { 0.000ns 0.000ns 7.104ns 0.260ns 0.939ns } { 0.000ns 0.862ns 0.271ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { OSC_50 OSC_50~clkctrl i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} i_o_manager_vga:inst9|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "OSC_50 HEX0\[0\] keytest_h_v2:inst7\|keycode_int\[2\] 13.613 ns register " "Info: tco from clock \"OSC_50\" to destination pin \"HEX0\[0\]\" through register \"keytest_h_v2:inst7\|keycode_int\[2\]\" is 13.613 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 4.310 ns + Longest register " "Info: + Longest clock path from clock \"OSC_50\" to source register is 4.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/P1_BOARD_vga.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 624 1104 1320 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns f_div:inst1\|clkout 2 REG LCFF_X1_Y18_N21 1 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 1; REG Node = 'f_div:inst1\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { OSC_50 f_div:inst1|clkout } "NODE_NAME" } } { "f_div.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/f_div.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.000 ns) 2.747 ns clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 213 " "Info: 3: + IC(0.630 ns) + CELL(0.000 ns) = 2.747 ns; Loc. = CLKCTRL_G0; Fanout = 213; COMB Node = 'clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 4.310 ns keytest_h_v2:inst7\|keycode_int\[2\] 4 REG LCFF_X62_Y23_N17 14 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 4.310 ns; Loc. = LCFF_X62_Y23_N17; Fanout = 14; REG Node = 'keytest_h_v2:inst7\|keycode_int\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keytest_h_v2:inst7|keycode_int[2] } "NODE_NAME" } } { "keytest_h_v2.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/keytest_h_v2.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.90 % ) " "Info: Total cell delay = 2.323 ns ( 53.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.987 ns ( 46.10 % ) " "Info: Total interconnect delay = 1.987 ns ( 46.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keytest_h_v2:inst7|keycode_int[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.310 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keytest_h_v2:inst7|keycode_int[2] {} } { 0.000ns 0.000ns 0.331ns 0.630ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "keytest_h_v2.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/keytest_h_v2.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.053 ns + Longest register pin " "Info: + Longest register to pin delay is 9.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keytest_h_v2:inst7\|keycode_int\[2\] 1 REG LCFF_X62_Y23_N17 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y23_N17; Fanout = 14; REG Node = 'keytest_h_v2:inst7\|keycode_int\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keytest_h_v2:inst7|keycode_int[2] } "NODE_NAME" } } { "keytest_h_v2.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/keytest_h_v2.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.298 ns) + CELL(0.420 ns) 2.718 ns i_o_manager_vga:inst9\|hex_disps:b2v_inst\|BCD7seg:display0\|HEX\[0\]~21 2 COMB LCCOMB_X50_Y20_N4 1 " "Info: 2: + IC(2.298 ns) + CELL(0.420 ns) = 2.718 ns; Loc. = LCCOMB_X50_Y20_N4; Fanout = 1; COMB Node = 'i_o_manager_vga:inst9\|hex_disps:b2v_inst\|BCD7seg:display0\|HEX\[0\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { keytest_h_v2:inst7|keycode_int[2] i_o_manager_vga:inst9|hex_disps:b2v_inst|BCD7seg:display0|HEX[0]~21 } "NODE_NAME" } } { "bcd7seg.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/bcd7seg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.537 ns) + CELL(2.798 ns) 9.053 ns HEX0\[0\] 3 PIN PIN_AF10 0 " "Info: 3: + IC(3.537 ns) + CELL(2.798 ns) = 9.053 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'HEX0\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.335 ns" { i_o_manager_vga:inst9|hex_disps:b2v_inst|BCD7seg:display0|HEX[0]~21 HEX0[0] } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/P1_BOARD_vga.bdf" { { 376 1576 1752 392 "HEX0\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.218 ns ( 35.55 % ) " "Info: Total cell delay = 3.218 ns ( 35.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.835 ns ( 64.45 % ) " "Info: Total interconnect delay = 5.835 ns ( 64.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.053 ns" { keytest_h_v2:inst7|keycode_int[2] i_o_manager_vga:inst9|hex_disps:b2v_inst|BCD7seg:display0|HEX[0]~21 HEX0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.053 ns" { keytest_h_v2:inst7|keycode_int[2] {} i_o_manager_vga:inst9|hex_disps:b2v_inst|BCD7seg:display0|HEX[0]~21 {} HEX0[0] {} } { 0.000ns 2.298ns 3.537ns } { 0.000ns 0.420ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keytest_h_v2:inst7|keycode_int[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.310 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keytest_h_v2:inst7|keycode_int[2] {} } { 0.000ns 0.000ns 0.331ns 0.630ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.053 ns" { keytest_h_v2:inst7|keycode_int[2] i_o_manager_vga:inst9|hex_disps:b2v_inst|BCD7seg:display0|HEX[0]~21 HEX0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.053 ns" { keytest_h_v2:inst7|keycode_int[2] {} i_o_manager_vga:inst9|hex_disps:b2v_inst|BCD7seg:display0|HEX[0]~21 {} HEX0[0] {} } { 0.000ns 2.298ns 3.537ns } { 0.000ns 0.420ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keypad:inst2\|colq\[1\] COL\[1\] OSC_50 -1.669 ns register " "Info: th for register \"keypad:inst2\|colq\[1\]\" (data pin = \"COL\[1\]\", clock pin = \"OSC_50\") is -1.669 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 4.310 ns + Longest register " "Info: + Longest clock path from clock \"OSC_50\" to destination register is 4.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/P1_BOARD_vga.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 624 1104 1320 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns f_div:inst1\|clkout 2 REG LCFF_X1_Y18_N21 1 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 1; REG Node = 'f_div:inst1\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { OSC_50 f_div:inst1|clkout } "NODE_NAME" } } { "f_div.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/f_div.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.000 ns) 2.747 ns clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 213 " "Info: 3: + IC(0.630 ns) + CELL(0.000 ns) = 2.747 ns; Loc. = CLKCTRL_G0; Fanout = 213; COMB Node = 'clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 4.310 ns keypad:inst2\|colq\[1\] 4 REG LCFF_X62_Y23_N15 8 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 4.310 ns; Loc. = LCFF_X62_Y23_N15; Fanout = 8; REG Node = 'keypad:inst2\|colq\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[1] } "NODE_NAME" } } { "keypad.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/keypad.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.90 % ) " "Info: Total cell delay = 2.323 ns ( 53.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.987 ns ( 46.10 % ) " "Info: Total interconnect delay = 1.987 ns ( 46.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.310 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|colq[1] {} } { 0.000ns 0.000ns 0.331ns 0.630ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "keypad.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/keypad.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.245 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns COL\[1\] 1 PIN PIN_G25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G25; Fanout = 1; PIN Node = 'COL\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COL[1] } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/P1_BOARD_vga.bdf" { { 384 -232 -64 400 "COL\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.017 ns) + CELL(0.366 ns) 6.245 ns keypad:inst2\|colq\[1\] 2 REG LCFF_X62_Y23_N15 8 " "Info: 2: + IC(5.017 ns) + CELL(0.366 ns) = 6.245 ns; Loc. = LCFF_X62_Y23_N15; Fanout = 8; REG Node = 'keypad:inst2\|colq\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.383 ns" { COL[1] keypad:inst2|colq[1] } "NODE_NAME" } } { "keypad.vhd" "" { Text "C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/keypad.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.228 ns ( 19.66 % ) " "Info: Total cell delay = 1.228 ns ( 19.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.017 ns ( 80.34 % ) " "Info: Total interconnect delay = 5.017 ns ( 80.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.245 ns" { COL[1] keypad:inst2|colq[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.245 ns" { COL[1] {} COL[1]~combout {} keypad:inst2|colq[1] {} } { 0.000ns 0.000ns 5.017ns } { 0.000ns 0.862ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.310 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|colq[1] {} } { 0.000ns 0.000ns 0.331ns 0.630ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.245 ns" { COL[1] keypad:inst2|colq[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.245 ns" { COL[1] {} COL[1]~combout {} keypad:inst2|colq[1] {} } { 0.000ns 0.000ns 5.017ns } { 0.000ns 0.862ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 12:01:52 2023 " "Info: Processing ended: Thu Dec 14 12:01:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
