_svd: "../esp32c6.base.svd"

_include:
  - "_aes.yml"
  - "_dma.yml"
  - "_ds.yml"
  - "_ecc.yml"
  - "_gpio.yml"
  - "_hmac.yml"
  - "_i2c.yml"
  - "_interrupt.yml"
  - "_ledc.yml"
  - "_pcr.yml"
  - "_pmu.yml"
  - "_rmt.yml"
  - "_rsa.yml"
  - "_sha.yml"
  - "_spi2.yml"
  - "_timg.yml"
  - "_twai.yml"
  - "_uart.yml"
  - "_wdt.yml"

RNG:
  _modify:
    DATA:
      access: read-only

_add:
  CLINT:
    description: Core Local Interrupts
    groupName: CLINT
    baseAddress: 0x20000000
    addressBlocks:
      - offset: 0x0
        size: 0x180
        usage: registers
    registers:
      MSIP:
        addressOffset: 0x1800
        size: 0x20
        resetValue: 0x0
        fields:
          MSIP:
            description: Configures the pending status of the machine software interrupt.
            bitOffset: 0
            bitWidth: 1
            access: read-write
      MTIMECTL:
        addressOffset: 0x1804
        size: 0x20
        resetValue: 0x0
        fields:
          MTCE:
            description: Configures whether to enable the CLINT timer counter.
            bitOffset: 0
            bitWidth: 1
            access: read-write
          MTIE:
            description: Write 1 to enable the machine timer interrupt.
            bitOffset: 1
            bitWidth: 1
            access: read-write
          MTIP:
            description: Represents the pending status of the machine timer interrupt.
            bitOffset: 2
            bitWidth: 1
            access: read-only
          MTOF:
            description: Configures whether the machine timer overflows.
            bitOffset: 3
            bitWidth: 1
            access: read-write
      MTIME:
        addressOffset: 0x1808
        size: 0x40
        resetValue: 0x0
        fields:
          MTIME:
            description: Configures the 64-bit CLINT timer counter value.
            bitOffset: 0
            bitWidth: 64
            access: read-write
      MTIMECMP:
        addressOffset: 0x1810
        size: 0x40
        resetValue: 0x0
        fields:
          MTIMECMP:
            description: Configures the 64-bit machine timer compare value.
            bitOffset: 0
            bitWidth: 64
            access: read-write
      USIP:
        addressOffset: 0x1C00
        size: 0x20
        resetValue: 0x0
        fields:
          USIP:
            description: Configures the pending status of the user software interrupt.
            bitOffset: 0
            bitWidth: 1
            access: read-write
      UTIMECTL:
        addressOffset: 0x1C04
        size: 0x20
        resetValue: 0x0
        fields:
          UTIE:
            description: Write 1 to enable the user timer interrupt.
            bitOffset: 1
            bitWidth: 1
            access: read-write
          UTIP:
            description: Represents the pending status of the user timer interrupt.
            bitOffset: 2
            bitWidth: 1
            access: read-only
          UTOF:
            description: Configures whether the user timer overflows.
            bitOffset: 3
            bitWidth: 1
            access: read-write
      UTIME:
        addressOffset: 0x1C08
        size: 0x40
        resetValue: 0x0
        fields:
          UTIME:
            description: Represents the read-only 64-bit CLINT timer counter value.
            bitOffset: 0
            bitWidth: 64
            access: read-only
      UTIMECMP:
        addressOffset: 0x1C10
        size: 0x40
        resetValue: 0x0
        fields:
          UTIMECMP:
            description: Configures the 64-bit user timer compare value.
            bitOffset: 0
            bitWidth: 64
            access: read-write

  PLIC_MX:
    description: PLIC Peripheral
    baseAddress: 0x20001000
    groupName: PLIC
    addressBlock:
      offset: 0x0
      size: 0x98
      usage: registers
    registers:
      MXINT_ENABLE:
        description: "PLIC MX Interrupt Enable Register"
        addressOffset: 0x0000
        size: 32
        access: read-write
        fields:
          CPU_MXINT_ENABLE:
            description: ""
            bitOffset: 0
            bitWidth: 32
            access: read-write
      MXINT_TYPE:
        description: "PLIC MX Interrupt Type Register"
        addressOffset: 0x0004
        size: 32
        access: read-write
        fields:
          CPU_MXINT_TYPE:
            description: ""
            bitOffset: 0
            bitWidth: 32
            access: read-write
      MXINT_CLEAR:
        description: "PLIC MX Interrupt Clear Register"
        addressOffset: 0x0008
        size: 32
        access: read-write
        fields:
          CPU_MXINT_CLEAR:
            description: ""
            bitOffset: 0
            bitWidth: 32
            access: read-write
      EMIP_STATUS:
        description: "PLIC EMIP Status Register"
        addressOffset: 0x000C
        size: 32
        access: read-only
        fields:
          CPU_EIP_STATUS:
            description: ""
            bitOffset: 0
            bitWidth: 32
            access: read-only
      MXINT%s_PRI:
        dim: 32
        dimIncrement: 0x4
        description: "PLIC MX Interrupt %s Priority Register"
        addressOffset: 0x0010
        size: 32
        access: read-write
        fields:
          CPU_MXINT_PRI:
            description: ""
            bitOffset: 0
            bitWidth: 4
            access: read-write
      MXINT_THRESH:
        description: "PLIC MX Interrupt Threshold Register"
        addressOffset: 0x0090
        size: 32
        access: read-write
        fields:
          CPU_MXINT_THRESH:
            description: ""
            bitOffset: 0
            bitWidth: 8
            access: read-write
      MXINT_CLAIM:
        description: "PLIC MX Interrupt Claim Register"
        addressOffset: 0x0094
        size: 32
        access: read-write
        fields:
          CPU_MXINT_CLAIM:
            description: "hp_mb_int is generated after writing 32'h20200721 to core0_lp_intr_flag."
            bitOffset: 0
            bitWidth: 32
            access: read-write

  PLIC_UX:
    description: PLIC Peripheral
    baseAddress: 0x20001400
    groupName: PLIC
    addressBlock:
      offset: 0x0
      size: 0x98
      usage: registers
    registers:
      UXINT_ENABLE:
        description: "PLIC UX Interrupt Enable Register"
        addressOffset: 0x0000
        size: 32
        access: read-write
        fields:
          CPU_UXINT_ENABLE:
            description: ""
            bitOffset: 0
            bitWidth: 32
            access: read-write
      UXINT_TYPE:
        description: "PLIC UX Interrupt Type Register"
        addressOffset: 0x0004
        size: 32
        access: read-write
        fields:
          CPU_UXINT_TYPE:
            description: ""
            bitOffset: 0
            bitWidth: 32
            access: read-write
      UXINT_CLEAR:
        description: "PLIC UX Interrupt Clear Register"
        addressOffset: 0x0008
        size: 32
        access: read-write
        fields:
          CPU_UXINT_CLEAR:
            description: ""
            bitOffset: 0
            bitWidth: 32
            access: read-write
      EUIP_STATUS:
        description: "PLIC EMIP Status Register"
        addressOffset: 0x000C
        size: 32
        access: read-only
        fields:
          CPU_EIP_STATUS:
            description: ""
            bitOffset: 0
            bitWidth: 32
            access: read-only
      UXINT%s_PRI:
        dim: 32
        dimIncrement: 0x4
        description: "PLIC UX Interrupt %s Priority Register"
        addressOffset: 0x0010
        size: 32
        access: read-write
        fields:
          CPU_UXINT_PRI:
            description: ""
            bitOffset: 0
            bitWidth: 4
            access: read-write
      UXINT_THRESH:
        description: "PLIC UX Interrupt Threshold Register"
        addressOffset: 0x0090
        size: 32
        access: read-write
        fields:
          CPU_UXINT_THRESH:
            description: ""
            bitOffset: 0
            bitWidth: 8
            access: read-write
      UXINT_CLAIM:
        description: "PLIC UX Interrupt Claim Register"
        addressOffset: 0x0094
        size: 32
        access: read-write
        fields:
          CPU_UXINT_CLAIM:
            description: "hp_mb_int is generated after writing 32'h20200721 to core0_lp_intr_flag."
            bitOffset: 0
            bitWidth: 32
            access: read-write
  I2C_ANA_MST:
    description: I2C_ANA_MST Peripheral
    baseAddress: 0x600AF800
    addressBlock:
      - offset: 0x0
        size: 0x38
        usage: "Registers"
    registers:
      I2C0_CTRL:
        description: "I2C0_CTRL register"
        addressOffset: 0x0
        size: 32
        access: read-write
        resetValue: 0x00
        fields:
          # I2C_MST_I2C0_CTRL : R/W; bitpos: [24:0]; default: 0
          SLAVE_ADDR:
            description: "Configures the slave address"
            bitOffset: 0
            bitWidth: 8
          SLAVE_REG_ADDR:
            description: "Configures the slave register address"
            bitOffset: 8
            bitWidth: 8
          DATA:
            description: "Configures the transmitted data"
            bitOffset: 16
            bitWidth: 8
          READ_WRITE:
            description: "Configures the read/write operation"
            bitOffset: 24
            bitWidth: 1
          # I2C_MST_I2C0_BUSY : RO; bitpos: [25]; default: 0
          BUSY:
            description: "Represents whether I2C0 is currently transferring data"
            bitOffset: 25
            bitWidth: 1
            access: read-only
      I2C1_CTRL:
        description: "I2C1_CTRL register"
        addressOffset: 0x4
        size: 32
        access: read-write
        resetValue: 0x00
        fields:
          # I2C_MST_I2C1_CTRL : R/W; bitpos: [24:0]; default: 0
          SLAVE_ADDR:
            description: "Configures the slave address"
            bitOffset: 0
            bitWidth: 8
          SLAVE_REG_ADDR:
            description: "Configures the slave register address"
            bitOffset: 8
            bitWidth: 8
          DATA:
            description: "Configures the transmitted data"
            bitOffset: 16
            bitWidth: 8
          READ_WRITE:
            description: "Configures the read/write operation"
            bitOffset: 24
            bitWidth: 1
          # I2C_MST_I2C1_BUSY : RO; bitpos: [25]; default: 0
          BUSY:
            description: "Represents whether I2C1 is currently transferring data"
            bitOffset: 25
            bitWidth: 1
            access: read-only
      I2C0_CONF:
        description: "I2C0_CONF register"
        addressOffset: 0x8
        size: 32
        access: read-write
        resetValue: 0x00
        fields:
          # I2C_MST_I2C0_CONF : R/W; bitpos: [23:0]; default: 0
          CONF:
            description: "?"
            bitOffset: 0
            bitWidth: 24
          # I2C_MST_I2C0_STATUS : RO; bitpos: [31:24]; default: 0
          STATUS:
            description: "?"
            bitOffset: 24
            bitWidth: 8
            access: read-only
      I2C1_CONF:
        description: "I2C1_CONF register"
        addressOffset: 0xC
        size: 32
        access: read-write
        resetValue: 0x00
        fields:
          # I2C_MST_I2C1_CONF : R/W; bitpos: [23:0]; default: 0
          CONF:
            description: "?"
            bitOffset: 0
            bitWidth: 24
          # I2C_MST_I2C1_STATUS : RO; bitpos: [31:24]; default: 0
          STATUS:
            description: "?"
            bitOffset: 24
            bitWidth: 8
            access: read-only
      BURST_CONF:
        description: "BURST_CONF register"
        addressOffset: 0x10
        size: 32
        access: read-write
        resetValue: 0x00
        fields:
          # I2C_MST_BURST_CTRL : R/W; bitpos: [31:0]; default: 0
          BURST_CTRL:
            description: "?"
            bitOffset: 0
            bitWidth: 32
      BURST_STATUS:
        description: "BURST_STATUS register"
        addressOffset: 0x14
        size: 32
        access: read-write
        resetValue: 0x00
        fields:
          # I2C_MST_I2C_MST_BURST_DONE : RO; bitpos: [0]; default: 0
          MST_BURST_DONE:
            description: "?"
            bitOffset: 0
            bitWidth: 1
            access: read-only
          # I2C_MST_I2C_MST0_BURST_ERR_FLAG : RO; bitpos: [1]; default: 0
          MST0_BURST_ERR:
            description: "?"
            bitOffset: 1
            bitWidth: 1
            access: read-only
          # I2C_MST_I2C_MST1_BURST_ERR_FLAG : RO; bitpos: [2]; default: 0
          MST1_BURST_ERR:
            description: "?"
            bitOffset: 2
            bitWidth: 1
            access: read-only
          # I2C_MST_BURST_TIMEOUT_CNT : RO; bitpos: [19:3]; default: 0
          TIMEOUT_CNT:
            description: "?"
            bitOffset: 3
            bitWidth: 17
            access: read-only
      ANA_CONF0:
        description: "ANA_CONF0 register"
        addressOffset: 0x18
        size: 32
        access: read-write
        resetValue: 0
        fields:
          # I2C_MST_ANA_CONF0 : R/W; bitpos: [23:0]; default: 0
          BBPLL_STOP_FORCE_HIGH:
            description: "?"
            bitOffset: 2
            bitWidth: 1
          BBPLL_STOP_FORCE_LOW:
            description: "?"
            bitOffset: 3
            bitWidth: 1
          # I2C_MST_ANA_STATUS0 : RO; bitpos: [31:24]; default: 0
          CAL_DONE:
            description: "BBPLL calibration done"
            bitOffset: 24
            bitWidth: 1
            access: read-only
      ANA_CONF1:
        description: "ANA_CONF1 register"
        addressOffset: 0x1C
        size: 32
        access: read-write
        resetValue: 0
        fields:
          # I2C_MST_ANA_CONF1 : R/W; bitpos: [23:0]; default: 0
          BIAS_RD:
            description: "Clear to select"
            bitOffset: 6
            bitWidth: 1
          BBPLL_RD:
            description: "Clear to select"
            bitOffset: 7
            bitWidth: 1
          ULP_CAL_RD:
            description: "Clear to select"
            bitOffset: 8
            bitWidth: 1
          SAR_I2C_RD:
            description: "Clear to select"
            bitOffset: 9
            bitWidth: 1
          DIG_REG_RD:
            description: "Clear to select"
            bitOffset: 10
            bitWidth: 1
          BBPLL_PD:
            description: "Clear to enable BBPLL"
            bitOffset: 17
            bitWidth: 1
          SAR_FORCE_PD:
            description: "?"
            bitOffset: 18
            bitWidth: 1
          SAR_FORCE_PU:
            description: "?"
            bitOffset: 16
            bitWidth: 1
          # I2C_MST_ANA_STATUS1 : RO; bitpos: [31:24]; default: 0
          STATUS:
            description: "?"
            bitOffset: 24
            bitWidth: 8
            access: read-only
      ANA_CONF2:
        description: "ANA_CONF2 register"
        addressOffset: 0x20
        size: 32
        access: read-write
        resetValue: 0x00
        fields:
          # I2C_MST_ANA_CONF2 : R/W; bitpos: [23:0]; default: 0
          BIAS_MST_SEL:
            description: "Configures which I2C master the following analog modules uses. If the corresponding bit is set to 1, I2C0 master is used for communication; if set to 0, I2C1 master is used."
            bitOffset: 8
            bitWidth: 1
          BBPLL_MST_SEL:
            description: "Configures which I2C master the following analog modules uses. If the corresponding bit is set to 1, I2C0 master is used for communication; if set to 0, I2C1 master is used."
            bitOffset: 9
            bitWidth: 1
          ULP_CAL_MST_SEL:
            description: "Configures which I2C master the following analog modules uses. If the corresponding bit is set to 1, I2C0 master is used for communication; if set to 0, I2C1 master is used."
            bitOffset: 10
            bitWidth: 1
          SAR_I2C_MST_SEL:
            description: "Configures which I2C master the following analog modules uses. If the corresponding bit is set to 1, I2C0 master is used for communication; if set to 0, I2C1 master is used."
            bitOffset: 11
            bitWidth: 1
          DIG_REG_MST_SEL:
            description: "Configures which I2C master the following analog modules uses. If the corresponding bit is set to 1, I2C0 master is used for communication; if set to 0, I2C1 master is used."
            bitOffset: 12
            bitWidth: 1
          SAR_FORCE_PD:
            description: "?"
            bitOffset: 18
            bitWidth: 1
          BBPLL_M:
            description: "Clear to enable BBPLL"
            bitOffset: 17
            bitWidth: 1
          SAR_FORCE_PU:
            description: "?"
            bitOffset: 16
            bitWidth: 1
          # I2C_MST_ANA_STATUS2 : RO; bitpos: [31:24]; default: 0
          STATUS:
            description: "?"
            bitOffset: 24
            bitWidth: 8
            access: read-only
      I2C0_CTRL1:
        description: "I2C0_CTRL1 register"
        addressOffset: 0x24
        size: 32
        access: read-write
        resetValue: 0x42
        fields:
          # I2C_MST_I2C0_SCL_PULSE_DUR : R/W; bitpos: [5:0]; default: 2
          SCL_PULSE_DUR:
            description: "Configures the duration of the high-level period of the SCL driven by I2C0"
            bitOffset: 0
            bitWidth: 6
          # I2C_MST_I2C0_SDA_SIDE_GUARD : R/W; bitpos: [10:6]; default: 1
          SDA_SIDE_GUARD:
            description: "Configures the duration of the low-level period of the SCL driven by I2C0"
            bitOffset: 6
            bitWidth: 5
      I2C1_CTRL1:
        description: "I2C1_CTRL1 register"
        addressOffset: 0x28
        size: 32
        access: read-write
        resetValue: 0x42
        fields:
          # I2C_MST_I2C1_SCL_PULSE_DUR : R/W; bitpos: [5:0]; default: 2
          SCL_PULSE_DUR:
            description: "Configures the duration of the high-level period of the SCL driven by I2C1"
            bitOffset: 0
            bitWidth: 6
          # I2C_MST_I2C1_SDA_SIDE_GUARD : R/W; bitpos: [10:6]; default: 1
          SDA_SIDE_GUARD:
            description: "Configures the duration of the low-level period of the SCL driven by I2C1"
            bitOffset: 6
            bitWidth: 5
      DATE:
        description: "DATE register"
        addressOffset: 0x34
        size: 32
        access: read-write
        resetValue: 0x02201300
        fields:
          # I2C_MST_DATE : R/W; bitpos: [27:0]; default: 35656448
          DATE:
            description: "Version control register"
            bitOffset: 0
            bitWidth: 28
          # I2C_MST_CLK_EN : R/W; bitpos: [28]; default: 0
          CLK_EN:
            description: "?"
            bitOffset: 28
            bitWidth: 1

  SLC:
    description: SDIO SLC
    baseAddress: 0x60017000
    groupName: SDIO
    addressBlock:
      offset: 0x0
      size: 0x1000
      usage: registers
    registers:
      # Configuration registers
      SLCCONF0:
        description: "DMA configuration"
        addressOffset: 0x0000
        size: 32
        access: read-write
        resetValue: 0xFF3CFF00
        fields:
          SDIO_SLC0_TX_RST:
            description: "Configures whether to reset TX (host to slave) FSM (finite state machine) in SLC0."
            bitOffset: 0
            bitWidth: 1
          SDIO_SLC0_RX_RST:
            description: "Configures whether to reset RX (slave to host) FSM in SCL0."
            bitOffset: 1
            bitWidth: 1
          SDIO_SLC0_TX_LOOP_TEST:
            description: "Configures whether SCL0 loops around when the slave buffer finishes receiving packets from the host."
            bitOffset: 4
            bitWidth: 1
          SDIO_SLC0_RX_LOOP_TEST:
            description: "Configures whether SCL0 loops around when the slave buffer finishes sending packets to the host."
            bitOffset: 5
            bitWidth: 1
          SDIO_SLC0_RX_AUTO_WRBACK:
            description: "Configures whether SCL0 changes the owner bit of RX linked list."
            bitOffset: 6
            bitWidth: 1
          SDIO_SLC0_RX_NO_RESTART_CLR:
            description: "Please initialize to 1, and do not modify it."
            bitOffset: 7
            bitWidth: 1
          SDIO_SLC0_RXDSCR_BURST_EN:
            description: "Configures whether SCL0 can use AHB burst operation when reading the RX linked list from memory."
            bitOffset: 8
            bitWidth: 1
          SDIO_SLC0_RXDATA_BURST_EN:
            description: "Configures whether SCL0 can use AHB burst operation when read data from memory."
            bitOffset: 9
            bitWidth: 1
          SDIO_SLC0_TXDSCR_BURST_EN:
            description: "Configures whether SCL0 can use AHB burst operation when read the TX linked list from memory."
            bitOffset: 12
            bitWidth: 1
          SDIO_SLC0_TXDATA_BURST_EN:
            description: "Configures whether SCL0 can use AHB burst operation when send data to memory."
            bitOffset: 13
            bitWidth: 1
          SDIO_SLC0_TOKEN_AUTO_CLR:
            description: "Please initialize to 0, and do not modify it."
            bitOffset: 14
            bitWidth: 1
          SDIO_SLC1_TX_RST:
            description: "Configures whether to reset TX FSM in SLC1."
            bitOffset: 16
            bitWidth: 1
          SDIO_SLC1_RX_RST:
            description: "Configures whether to reset RX FSM in SLC1."
            bitOffset: 17
            bitWidth: 1
          SDIO_SLC1_TX_LOOP_TEST:
            description: "Configures whether SCL1 loops around when the slave buffer finishes receiving packets from the host."
            bitOffset: 20
            bitWidth: 1
          SDIO_SLC1_RX_LOOP_TEST:
            description: "Configures whether SCL1 loops around when the slave buffer finishes sending packets to the host."
            bitOffset: 21
            bitWidth: 1
          SDIO_SLC1_RX_AUTO_WRBACK:
            description: "Configures whether SCL1 changes the owner bit of the RX linked list."
            bitOffset: 22
            bitWidth: 1
          SDIO_SLC1_RX_NO_RESTART_CLR:
            description: "Please initialize to 1, and do not modify it."
            bitOffset: 23
            bitWidth: 1
          SDIO_SLC1_RXDSCR_BURST_EN:
            description: "Configures whether SCL1 can use AHB burst operation when read the RX linked list from memory."
            bitOffset: 24
            bitWidth: 1
          SDIO_SLC1_RXDATA_BURST_EN:
            description: "Configures whether SCL1 can use AHB burst operation when reading data from memory."
            bitOffset: 25
            bitWidth: 1
          SDIO_SLC1_TXDSCR_BURST_EN:
            description: "Configures whether SCL1 can use AHB burst operation when read the TX linked list from memory."
            bitOffset: 28
            bitWidth: 1
          SDIO_SLC1_TXDATA_BURST_EN:
            description: "Configures whether SCL1 can use AHB burst operation when send data to memory."
            bitOffset: 29
            bitWidth: 1
          SDIO_SLC1_TOKEN_AUTO_CLR:
            description: "Please initialize to 0, and do not modify it."
            bitOffset: 30
            bitWidth: 1

      SLC0RX_LINK:
        description: "SLC0 RX linked list configuration"
        addressOffset: 0x003C
        size: 32
        access: read-write
        resetValue: 0x80000000
        fields:
          SDIO_SLC0_RXLINK_STOP:
            description: "Configures whether to stop SLC0 RX linked list operation."
            bitOffset: 28
            bitWidth: 1
          SDIO_SLC0_RXLINK_START:
            description: "Configures whether to start SLC0 RX linked list operation from the address indicated by SDIO_SLC0_RXLINK_ADDR."
            bitOffset: 29
            bitWidth: 1
          SDIO_SLC0_RXLINK_RESTART:
            description: "Configures whether to restart and continue SLC0 RX linked list operation."
            bitOffset: 30
            bitWidth: 1
          SDIO_SLC0_RXLINK_PARK:
            description: "Represents SLC0 RX linked list FSM state."
            bitOffset: 31
            bitWidth: 1
      SLC0RX_LINK_ADDR:
        description: "SLC0 RX linked list address"
        addressOffset: 0x0040
        size: 32
        access: read-write
        resetValue: 0x0
        fields:
          SDIO_SLC0_RXLINK_ADDR:
            description: "Configures SLC0 RX linked list initial address."
            bitOffset: 0
            bitWidth: 32
      SLC0TX_LINK:
        description: "SLC0 TX linked list configuration"
        addressOffset: 0x0044
        size: 32
        access: read-write
        resetValue: 0x80000000
        fields:
          SDIO_SLC0_TXLINK_STOP:
            description: "Configures whether to stop SLC0 TX linked list operation."
            bitOffset: 28
            bitWidth: 1
          SDIO_SLC0_TXLINK_START:
            description: "Configures whether to start SLC0 TX linked list operation from the address indicated by SDIO_SLC0_TXLINK_ADDR."
            bitOffset: 29
            bitWidth: 1
          SDIO_SLC0_TXLINK_RESTART:
            description: "Configures whether to restart and continue SLC0 TX linked list operation."
            bitOffset: 30
            bitWidth: 1
          SDIO_SLC0_TXLINK_PARK:
            description: "Represents SLC0 TX linked list FSM state."
            bitOffset: 31
            bitWidth: 1
      SLC0TX_LINK_ADDR:
        description: "SLC0 TX linked list address"
        addressOffset: 0x0048
        size: 32
        access: read-write
        resetValue: 0x0
        fields:
          SDIO_SLC0_TXLINK_ADDR:
            description: "Configures SLC0 TX linked list initial address."
            bitOffset: 0
            bitWidth: 32
      SLC1RX_LINK:
        description: "SLC1 RX linked list configuration"
        addressOffset: 0x004C
        size: 32
        access: read-write
        resetValue: 0x80000000
        fields:
          SDIO_SLC1_RXLINK_STOP:
            description: "Configures whether to stop SLC1 RX linked list operation."
            bitOffset: 28
            bitWidth: 1
          SDIO_SLC1_RXLINK_START:
            description: "Configures whether to start SLC1 RX linked list operation from the address indicated by SDIO_SLC1_RXLINK_ADDR."
            bitOffset: 29
            bitWidth: 1
          SDIO_SLC1_RXLINK_RESTART:
            description: "Configures whether to restart and continue SLC1 RX linked list operation."
            bitOffset: 30
            bitWidth: 1
          SDIO_SLC1_RXLINK_PARK:
            description: "Represents SLC1 RX linked list FSM state."
            bitOffset: 31
            bitWidth: 1
      SLC1RX_LINK_ADDR:
        description: "SLC1 RX linked list address"
        addressOffset: 0x0050
        size: 32
        access: read-write
        resetValue: 0x0
        fields:
          SDIO_SLC1_RXLINK_ADDR:
            description: "Configures SLC1 RX linked list initial address."
            bitOffset: 0
            bitWidth: 32
      SLC1TX_LINK:
        description: "SLC1 TX linked list configuration"
        addressOffset: 0x0054
        size: 32
        access: read-write
        resetValue: 0x80000000
        fields:
          SDIO_SLC1_TXLINK_STOP:
            description: "Configures whether to stop SLC1 TX linked list operation."
            bitOffset: 28
            bitWidth: 1
          SDIO_SLC1_TXLINK_START:
            description: "Configures whether to start SLC1 TX linked list operation from the address indicated by SDIO_SLC1_TXLINK_ADDR."
            bitOffset: 29
            bitWidth: 1
          SDIO_SLC1_TXLINK_RESTART:
            description: "Configures whether to restart and continue SLC1 TX linked list operation."
            bitOffset: 30
            bitWidth: 1
          SDIO_SLC1_TXLINK_PARK:
            description: "Represents SLC1 TX linked list FSM state."
            bitOffset: 31
            bitWidth: 1
      SLC1TX_LINK_ADDR:
        description: "SLC1 TX linked list address"
        addressOffset: 0x0058
        size: 32
        access: read-write
        resetValue: 0x0
        fields:
          SDIO_SLC1_TXLINK_ADDR:
            description: "Configures SLC1 TX linked list initial address."
            bitOffset: 0
            bitWidth: 32
      SLC0TOKEN1:
        description: "SLC0 receiving buffer configuration"
        addressOffset: 0x0064
        size: 32
        access: read-write
        resetValue: 0x0
        fields:
          SDIO_SLC0_TOKEN1_WDATA:
            description: "Configures SLC0 token 1 value."
            bitOffset: 0
            bitWidth: 11
            access: write-only
          SDIO_SLC0_TOKEN1_WR:
            description: "Configures this bit to 1 to write SDIO_SLC0_TOKEN1_WDATA into SDIO_SLC0_TOKEN1."
            bitOffset: 12
            bitWidth: 1
            access: write-only
          SDIO_SLC0_TOKEN1_INC:
            description: "Configures this bit to 1 to add 1 to SDIO_SLC0_TOKEN1."
            bitOffset: 13
            bitWidth: 1
            access: write-only
          SDIO_SLC0_TOKEN1_INC_MORE:
            description: "Configures this bit to 1 to add the value of SDIO_SLC0_TOKEN1_WDATA to SDIO_SLC0_TOKEN1."
            bitOffset: 14
            bitWidth: 1
            access: write-only
          SDIO_SLC0_TOKEN1:
            description: "Represents the SLC0 accumulated number of buffers for receiving packets."
            bitOffset: 16
            bitWidth: 12
            access: read-only
      SLC1TOKEN1:
        description: "SLC1 receiving buffer configuration"
        addressOffset: 0x006C
        size: 32
        access: read-write
        resetValue: 0x0
        fields:
          SDIO_SLC1_TOKEN1_WDATA:
            description: "Configures SLC1 token1 value."
            bitOffset: 0
            bitWidth: 11
            access: write-only
          SDIO_SLC0_TOKEN1_WR:
            description: "Configures this bit to 1 to write SDIO_SLC1_TOKEN1_WDATA into SDIO_SLC1_TOKEN1."
            bitOffset: 12
            bitWidth: 1
            access: write-only
          SDIO_SLC0_TOKEN1_INC:
            description: "Configures this bit to 1 to add 1 to SDIO_SLC1_TOKEN1."
            bitOffset: 13
            bitWidth: 1
            access: write-only
          SDIO_SLC0_TOKEN1_INC_MORE:
            description: "Configures this bit to 1 to add the value of SDIO_SLC1_TOKEN1_WDATA to SDIO_SLC1_TOKEN1."
            bitOffset: 14
            bitWidth: 1
            access: write-only
          SDIO_SLC0_TOKEN1:
            description: "Represents the SLC1 accumulated number of buffers for receiving packets."
            bitOffset: 16
            bitWidth: 12
            access: read-only
      SLCCONF1:
        description: "DMA configuration"
        addressOffset: 0x0070
        size: 32
        access: read-write
        resetValue: 0x300078
        fields:
          SDIO_SDIO_CMD_HOLD_EN:
            description: "Please initialize to 0, and do not modify it."
            bitOffset: 3
            bitWidth: 1
          SDIO_SLC0_LEN_AUTO_CLR:
            description: "Please initialize to 0, and do not modify it."
            bitOffset: 4
            bitWidth: 1
          SDIO_SLC0_TX_STITCH_EN:
            description: "Please initialize to 0, and do not modify it."
            bitOffset: 5
            bitWidth: 1
          SDIO_SLC0_RX_STITCH_EN:
            description: "Please initialize to 0, and do not modify it."
            bitOffset: 6
            bitWidth: 1
          SDIO_HOST_INT_LEVEL_SEL:
            description: "Configures the polarity of interrupt to host."
            bitOffset: 19
            bitWidth: 1
          SDIO_SLC1_TX_STITCH_EN:
            description: "Please initialize to 0, and do not modify it."
            bitOffset: 20
            bitWidth: 1
          SDIO_SLC1_RX_STITCH_EN:
            description: "Please initialize to 0, and do not modify it."
            bitOffset: 21
            bitWidth: 1
      SLC_RX_DSCR_CONF:
        description: "DMA slave to host configuration register"
        addressOffset: 0x00A8
        size: 32
        access: read-write
        resetValue: 0x203701a
        fields:
          SDIO_SLC0_TOKEN_NO_REPLACE:
            description: "Please initialize to 1, and do not modify it."
            bitOffset: 1
            bitWidth: 1
      SLC0_LEN_CONF:
        description: "Length control of transmitting packets"
        addressOffset: 0x00F4
        size: 32
        access: write-only
        resetValue: 0x20000000
        fields:
          SDIO_SLC0_LEN_WDATA:
            description: "Configures the length of the data that the slave wants to send."
            bitOffset: 0
            bitWidth: 20
            access: write-only
          SDIO_SLC0_LEN_WR:
            description: "Configures this bit to 1 to write SDIO_SLC0_LEN_WDATA into SDIO_SLC0_LEN and SLCHOST_HOSTSLCHOST_SLC0_LEN."
            bitOffset: 20
            bitWidth: 1
            access: write-only
          SDIO_SLC0_LEN_INC:
            description: "Configures this bit to 1 to add 1 to SDIO_SLC0_LEN and SLCHOST_HOSTSLCHOST_SLC0_LEN."
            bitOffset: 21
            bitWidth: 1
            access: write-only
          SDIO_SLC0_LEN_INC_MORE:
            description: "Configures this bit to 1 to add the value of SDIO_SLC0_LEN_WDATA to SDIO_SLC0_LEN and SLCHOST_HOSTSLCHOST_SLC0_LEN."
            bitOffset: 22
            bitWidth: 1
            access: write-only
      SLC0_TX_SHAREMEM_START:
        description: "SLC0 AHB TX start address range"
        addressOffset: 0x0154
        size: 32
        access: read-write
        resetValue: 0x0
        fields:
          SDIO_SDIO_SLC0_TX_SHAREMEM_START_ADDR:
            description: "Configures SLC0 host to slave channel AHB start address boundary."
            bitOffset: 0
            bitWidth: 32
      SLC0_TX_SHAREMEM_END:
        description: "SLC0 AHB TX end address range"
        addressOffset: 0x0158
        size: 32
        access: read-write
        resetValue: 0xFFFFFFFF
        fields:
          SDIO_SDIO_SLC0_TX_SHAREMEM_END_ADDR:
            description: "Configures SLC0 host to slave channel AHB end address boundary."
            bitOffset: 0
            bitWidth: 32
      SLC0_RX_SHAREMEM_START:
        description: "SLC0 AHB RX start address range"
        addressOffset: 0x015C
        size: 32
        access: read-write
        resetValue: 0x0
        fields:
          SDIO_SDIO_SLC0_RX_SHAREMEM_START_ADDR:
            description: "Configures SLC0 slave to host channel AHB start address boundary."
            bitOffset: 0
            bitWidth: 32
      SLC0_RX_SHAREMEM_END:
        description: "SLC0 AHB RX end address range"
        addressOffset: 0x0160
        size: 32
        access: read-write
        resetValue: 0xFFFFFFFF
        fields:
          SDIO_SDIO_SLC0_RX_SHAREMEM_END_ADDR:
            description: "Configures SLC0 slave to host channel AHB end address boundary."
            bitOffset: 0
            bitWidth: 32
      SLC1_TX_SHAREMEM_START:
        description: "SLC1 AHB TX start address range"
        addressOffset: 0x0164
        size: 32
        access: read-write
        resetValue: 0x0
        fields:
          SDIO_SDIO_SLC0_RX_SHAREMEM_START_ADDR:
            description: "Configures SLC0 slave to host channel AHB start address boundary."
            bitOffset: 0
            bitWidth: 32
      SLC1_TX_SHAREMEM_END:
        description: "SLC1 AHB TX end address range"
        addressOffset: 0x0168
        size: 32
        access: read-write
        resetValue: 0xFFFFFFFF
        fields:
          SDIO_SDIO_SLC1_TX_SHAREMEM_END_ADDR:
            description: "Configures SLC1 host to slave channel AHB end address boundary."
            bitOffset: 0
            bitWidth: 32
      SLC1_RX_SHAREMEM_START:
        description: "SLC1 AHB RX start address range"
        addressOffset: 0x016C
        size: 32
        access: read-write
        resetValue: 0x0
        fields:
          SDIO_SDIO_SLC1_RX_SHAREMEM_START_ADDR:
            description: "Configures SLC1 slave to host channel AHB start address boundary."
            bitOffset: 0
            bitWidth: 32
      SLC1_RX_SHAREMEM_END:
        description: "SLC1 AHB RX end address range"
        addressOffset: 0x0170
        size: 32
        access: read-write
        resetValue: 0xFFFFFFFF
        fields:
          SDIO_SDIO_SLC1_RX_SHAREMEM_END_ADDR:
            description: "Configures SLC1 slave to host channel AHB end address boundary."
            bitOffset: 0
            bitWidth: 32
      SLC_BURST_LEN:
        description: "DMA AHB burst type configuration"
        addressOffset: 0x017C
        size: 32
        access: read-write
        resetValue: 0xf
        fields:
          SDIO_SLC0_TXDATA_BURST_LEN:
            description: "Configures SLC0 host to slave channel AHB burst type."
            bitOffset: 0
            bitWidth: 1
          SDIO_SLC0_RXDATA_BURST_LEN:
            description: "Configures SLC0 slave to host channel AHB burst type."
            bitOffset: 1
            bitWidth: 1
          SDIO_SLC1_TXDATA_BURST_LEN:
            description: "Configures SLC1 host to slave channel AHB burst type."
            bitOffset: 2
            bitWidth: 1
          SDIO_SLC1_RXDATA_BURST_LEN:
            description: "Configures SLC1 slave to host channel AHB burst type."
            bitOffset: 3
            bitWidth: 1
      # Interrupt registers
      SLC0INT_RAW:
        description: "SLC0 to slave raw interrupt status"
        addressOffset: 0x0004
        size: 32
        access: read-write
        resetValue: 0x0
        fields:
          SDIO_SLC_FRHOST_BIT%s_INT_RAW:
            description: "The raw interrupt status of SLC_FRHOST_BITn_INT (n: 0-7)."
            bitOffset: 0
            bitWidth: 1
            dim: 8
            dimIncrement: 1
          SDIO_SLC0_RX_START_INT_RAW:
            description: "The raw interrupt status of SLC0_RX_START_INT."
            bitOffset: 8
            bitWidth: 1
          SDIO_SLC0_TX_START_INT_RAW:
            description: "The raw interrupt status of SLC0_TX_START_INT."
            bitOffset: 9
            bitWidth: 1
          SDIO_SLC0_RX_UDF_INT_RAW:
            description: "The raw interrupt status of SLC0_RX_UDF_INT."
            bitOffset: 10
            bitWidth: 1
          SDIO_SLC0_TX_OVF_INT_RAW:
            description: "The raw interrupt status of SLC0_TX_OVF_INT."
            bitOffset: 11
            bitWidth: 1
          SDIO_SLC0_TX_DONE_INT_RAW:
            description: "The raw interrupt status of SLC0_TX_DONE_INT."
            bitOffset: 14
            bitWidth: 1
          SDIO_SLC0_TX_SUC_EOF_INT_RAW:
            description: "The raw interrupt status of SLC0_TX_SUC_EOF_INT."
            bitOffset: 15
            bitWidth: 1
          SDIO_SLC0_RX_DONE_INT_RAW:
            description: "The raw interrupt status of SLC0_RX_DONE_INT."
            bitOffset: 16
            bitWidth: 1
          SDIO_SLC0_RX_EOF_INT_RAW:
            description: "The raw interrupt status of SLC0_RX_EOF_INT."
            bitOffset: 17
            bitWidth: 1
          SDIO_SLC0_TX_DSCR_ERR_INT_RAW:
            description: "The raw interrupt status of SLC0_TX_DSCR_ERR_INT."
            bitOffset: 19
            bitWidth: 1
          SDIO_SLC0_RX_DSCR_ERR_INT_RAW:
            description: "The raw interrupt status of SLC0_RX_DSCR_ERR_INT."
            bitOffset: 20
            bitWidth: 1
      SLC0INT_ST:
        description: "SLC0 to slave masked interrupt status"
        addressOffset: 0x0008
        size: 32
        access: read-only
        resetValue: 0x0
        fields:
          SDIO_SLC_FRHOST_BIT%s_INT_ST:
            description: "The masked interrupt status of SLC_FRHOST_BITn_INT (n: 0-7)."
            bitOffset: 0
            bitWidth: 1
            dim: 8
            dimIncrement: 1
          SDIO_SLC0_RX_START_INT_ST:
            description: "The masked interrupt status of SLC0_RX_START_INT."
            bitOffset: 8
            bitWidth: 1
          SDIO_SLC0_TX_START_INT_ST:
            description: "The masked interrupt status of SLC0_TX_START_INT."
            bitOffset: 9
            bitWidth: 1
          SDIO_SLC0_RX_UDF_INT_ST:
            description: "The masked interrupt status of SLC0_RX_UDF_INT."
            bitOffset: 10
            bitWidth: 1
          SDIO_SLC0_TX_OVF_INT_ST:
            description: "The masked interrupt status of SLC0_TX_OVF_INT."
            bitOffset: 11
            bitWidth: 1
          SDIO_SLC0_TX_DONE_INT_ST:
            description: "The masked interrupt status of SLC0_TX_DONE_INT."
            bitOffset: 14
            bitWidth: 1
          SDIO_SLC0_TX_SUC_EOF_INT_ST:
            description: "The masked interrupt status of SLC0_TX_SUC_EOF_INT."
            bitOffset: 15
            bitWidth: 1
          SDIO_SLC0_RX_DONE_INT_ST:
            description: "The masked interrupt status of SLC0_RX_DONE_INT."
            bitOffset: 16
            bitWidth: 1
          SDIO_SLC0_RX_EOF_INT_ST:
            description: "The masked interrupt status of SLC0_RX_EOF_INT."
            bitOffset: 17
            bitWidth: 1
          SDIO_SLC0_TX_DSCR_ERR_INT_ST:
            description: "The masked interrupt status of SLC0_TX_DSCR_ERR_INT."
            bitOffset: 19
            bitWidth: 1
          SDIO_SLC0_RX_DSCR_ERR_INT_ST:
            description: "The masked interrupt status of SLC0_RX_DSCR_ERR_INT."
            bitOffset: 20
            bitWidth: 1
      SLC0INT_ENA:
        description: "SLC0 to slave interrupt enable"
        addressOffset: 0x000C
        size: 32
        access: read-write
        resetValue: 0x0
        fields:
          SDIO_SLC_FRHOST_BIT%s_INT_ENA:
            description: "Write 1 to enable interrupt SLC_FRHOST_BITn_INT (n: 0-7)."
            bitOffset: 0
            bitWidth: 1
            dim: 8
            dimIncrement: 1
          SDIO_SLC0_RX_ENAART_INT_ENA:
            description: "Write 1 to enable interrupt SLC0_RX_ENAART_INT."
            bitOffset: 8
            bitWidth: 1
          SDIO_SLC0_TX_ENAART_INT_ENA:
            description: "Write 1 to enable interrupt SLC0_TX_ENAART_INT."
            bitOffset: 9
            bitWidth: 1
          SDIO_SLC0_RX_UDF_INT_ENA:
            description: "Write 1 to enable interrupt SLC0_RX_UDF_INT."
            bitOffset: 10
            bitWidth: 1
          SDIO_SLC0_TX_OVF_INT_ENA:
            description: "Write 1 to enable interrupt SLC0_TX_OVF_INT."
            bitOffset: 11
            bitWidth: 1
          SDIO_SLC0_TX_DONE_INT_ENA:
            description: "Write 1 to enable interrupt SLC0_TX_DONE_INT."
            bitOffset: 14
            bitWidth: 1
          SDIO_SLC0_TX_SUC_EOF_INT_ENA:
            description: "Write 1 to enable interrupt SLC0_TX_SUC_EOF_INT."
            bitOffset: 15
            bitWidth: 1
          SDIO_SLC0_RX_DONE_INT_ENA:
            description: "Write 1 to enable interrupt SLC0_RX_DONE_INT."
            bitOffset: 16
            bitWidth: 1
          SDIO_SLC0_RX_EOF_INT_ENA:
            description: "Write 1 to enable interrupt SLC0_RX_EOF_INT."
            bitOffset: 17
            bitWidth: 1
          SDIO_SLC0_TX_DSCR_ERR_INT_ENA:
            description: "Write 1 to enable interrupt SLC0_TX_DSCR_ERR_INT."
            bitOffset: 19
            bitWidth: 1
          SDIO_SLC0_RX_DSCR_ERR_INT_ENA:
            description: "Write 1 to enable interrupt SLC0_RX_DSCR_ERR_INT."
            bitOffset: 20
            bitWidth: 1
      SLC0INT_CLR:
        description: "SLC0 to slave interrupt clear"
        addressOffset: 0x0010
        size: 32
        access: write-only
        resetValue: 0x0
        fields:
          SDIO_SLC_FRHOST_BIT%s_INT_CLR:
            description: "Write 1 to clear interrupt SLC_FRHOST_BITn_INT (n: 0-7)."
            bitOffset: 0
            bitWidth: 1
            dim: 8
            dimIncrement: 1
          SDIO_SLC0_RX_CLRART_INT_CLR:
            description: "Write 1 to clear interrupt SLC0_RX_CLRART_INT."
            bitOffset: 8
            bitWidth: 1
          SDIO_SLC0_TX_CLRART_INT_CLR:
            description: "Write 1 to clear interrupt SLC0_TX_CLRART_INT."
            bitOffset: 9
            bitWidth: 1
          SDIO_SLC0_RX_UDF_INT_CLR:
            description: "Write 1 to clear interrupt SLC0_RX_UDF_INT."
            bitOffset: 10
            bitWidth: 1
          SDIO_SLC0_TX_OVF_INT_CLR:
            description: "Write 1 to clear interrupt SLC0_TX_OVF_INT."
            bitOffset: 11
            bitWidth: 1
          SDIO_SLC0_TX_DONE_INT_CLR:
            description: "Write 1 to clear interrupt SLC0_TX_DONE_INT."
            bitOffset: 14
            bitWidth: 1
          SDIO_SLC0_TX_SUC_EOF_INT_CLR:
            description: "Write 1 to clear interrupt SLC0_TX_SUC_EOF_INT."
            bitOffset: 15
            bitWidth: 1
          SDIO_SLC0_RX_DONE_INT_CLR:
            description: "Write 1 to clear interrupt SLC0_RX_DONE_INT."
            bitOffset: 16
            bitWidth: 1
          SDIO_SLC0_RX_EOF_INT_CLR:
            description: "Write 1 to clear interrupt SLC0_RX_EOF_INT."
            bitOffset: 17
            bitWidth: 1
          SDIO_SLC0_TX_DSCR_ERR_INT_CLR:
            description: "Write 1 to clear interrupt SLC0_TX_DSCR_ERR_INT."
            bitOffset: 19
            bitWidth: 1
          SDIO_SLC0_RX_DSCR_ERR_INT_CLR:
            description: "Write 1 to clear interrupt SLC0_RX_DSCR_ERR_INT."
            bitOffset: 20
            bitWidth: 1
      SLC1INT_RAW:
        description: "SLC1 to slave raw interrupt status"
        addressOffset: 0x0014
        size: 32
        access: read-write
        resetValue: 0x0
        fields:
          SDIO_SLC_FRHOST_BIT%s_INT_RAW:
            description: "The raw interrupt status of SLC_FRHOST_BITn_INT (n: 0-7)."
            bitOffset: 0
            bitWidth: 1
            dim: 8
            dimIncrement: 1
          SDIO_SLC1_RX_START_INT_RAW:
            description: "The raw interrupt status of SLC1_RX_START_INT."
            bitOffset: 8
            bitWidth: 1
          SDIO_SLC1_TX_START_INT_RAW:
            description: "The raw interrupt status of SLC1_TX_START_INT."
            bitOffset: 9
            bitWidth: 1
          SDIO_SLC1_RX_UDF_INT_RAW:
            description: "The raw interrupt status of SLC1_RX_UDF_INT."
            bitOffset: 10
            bitWidth: 1
          SDIO_SLC1_TX_OVF_INT_RAW:
            description: "The raw interrupt status of SLC1_TX_OVF_INT."
            bitOffset: 11
            bitWidth: 1
          SDIO_SLC1_TX_DONE_INT_RAW:
            description: "The raw interrupt status of SLC1_TX_DONE_INT."
            bitOffset: 14
            bitWidth: 1
          SDIO_SLC1_TX_SUC_EOF_INT_RAW:
            description: "The raw interrupt status of SLC1_TX_SUC_EOF_INT."
            bitOffset: 15
            bitWidth: 1
          SDIO_SLC1_RX_DONE_INT_RAW:
            description: "The raw interrupt status of SLC1_RX_DONE_INT."
            bitOffset: 16
            bitWidth: 1
          SDIO_SLC1_RX_EOF_INT_RAW:
            description: "The raw interrupt status of SLC1_RX_EOF_INT."
            bitOffset: 17
            bitWidth: 1
          SDIO_SLC1_TX_DSCR_ERR_INT_RAW:
            description: "The raw interrupt status of SLC1_TX_DSCR_ERR_INT."
            bitOffset: 19
            bitWidth: 1
          SDIO_SLC1_RX_DSCR_ERR_INT_RAW:
            description: "The raw interrupt status of SLC1_RX_DSCR_ERR_INT."
            bitOffset: 20
            bitWidth: 1
      SLC1INT_CLR:
        description: "SLC1 to slave interrupt clear"
        addressOffset: 0x0020
        size: 32
        access: write-only
        fields:
          SDIO_SLC_FRHOST_BIT%s_INT_CLR:
            description: "Write 1 to clear interrupt SLC_FRHOST_BITn_INT (n: 0-7)."
            bitOffset: 0
            bitWidth: 1
            dim: 8
            dimIncrement: 1
          SDIO_SLC1_RX_CLRART_INT_CLR:
            description: "Write 1 to clear interrupt SLC1_RX_CLRART_INT."
            bitOffset: 8
            bitWidth: 1
          SDIO_SLC1_TX_CLRART_INT_CLR:
            description: "Write 1 to clear interrupt SLC1_TX_CLRART_INT."
            bitOffset: 9
            bitWidth: 1
          SDIO_SLC1_RX_UDF_INT_CLR:
            description: "Write 1 to clear interrupt SLC1_RX_UDF_INT."
            bitOffset: 10
            bitWidth: 1
          SDIO_SLC1_TX_OVF_INT_CLR:
            description: "Write 1 to clear interrupt SLC1_TX_OVF_INT."
            bitOffset: 11
            bitWidth: 1
          SDIO_SLC1_TX_DONE_INT_CLR:
            description: "Write 1 to clear interrupt SLC1_TX_DONE_INT."
            bitOffset: 14
            bitWidth: 1
          SDIO_SLC1_TX_SUC_EOF_INT_CLR:
            description: "Write 1 to clear interrupt SLC1_TX_SUC_EOF_INT."
            bitOffset: 15
            bitWidth: 1
          SDIO_SLC1_RX_DONE_INT_CLR:
            description: "Write 1 to clear interrupt SLC1_RX_DONE_INT."
            bitOffset: 16
            bitWidth: 1
          SDIO_SLC1_RX_EOF_INT_CLR:
            description: "Write 1 to clear interrupt SLC1_RX_EOF_INT."
            bitOffset: 17
            bitWidth: 1
          SDIO_SLC1_TX_DSCR_ERR_INT_CLR:
            description: "Write 1 to clear interrupt SLC1_TX_DSCR_ERR_INT."
            bitOffset: 19
            bitWidth: 1
          SDIO_SLC1_RX_DSCR_ERR_INT_CLR:
            description: "Write 1 to clear interrupt SLC1_RX_DSCR_ERR_INT."
            bitOffset: 20
            bitWidth: 1
      SLCINTVEC_TOHOST:
        description: "Slave to host interrupt vector set"
        addressOffset: 0x005C
        size: 32
        access: write-only
        resetValue: 0x0
        fields:
          SDIO_SLC0_TOHOST_INTVEC:
            description: "The interrupt set bit of SLCHOST_SLC0_TOHOST_BITn_INT (n: 0-7)."
            bitOffset: 0
            bitWidth: 8
          SDIO_SLC1_TOHOST_INTVEC:
            description: "The interrupt set bit of SLCHOST_SLC1_TOHOST_BITn_INT (n: 0-7)."
            bitOffset: 16
            bitWidth: 8
      SLC1INT_ST1:
        description: "SLC1 to slave masked interrupt status"
        addressOffset: 0x014C
        size: 32
        access: read-only
        fields:
          SDIO_SLC_FRHOST_BIT%s_INT_ST1:
            description: "The masked interrupt status of SLC_FRHOST_BITn_INT (n: 0-7)."
            bitOffset: 0
            bitWidth: 1
            dim: 8
            dimIncrement: 1
          SDIO_SLC1_RX_START_INT_ST1:
            description: "The masked interrupt status of SLC1_RX_START_INT."
            bitOffset: 8
            bitWidth: 1
          SDIO_SLC1_TX_START_INT_ST1:
            description: "The masked interrupt status of SLC1_TX_START_INT."
            bitOffset: 9
            bitWidth: 1
          SDIO_SLC1_RX_UDF_INT_ST1:
            description: "The masked interrupt status of SLC1_RX_UDF_INT."
            bitOffset: 10
            bitWidth: 1
          SDIO_SLC1_TX_OVF_INT_ST1:
            description: "The masked interrupt status of SLC1_TX_OVF_INT."
            bitOffset: 11
            bitWidth: 1
          SDIO_SLC1_TX_DONE_INT_ST1:
            description: "The masked interrupt status of SLC1_TX_DONE_INT."
            bitOffset: 14
            bitWidth: 1
          SDIO_SLC1_TX_SUC_EOF_INT_ST1:
            description: "The masked interrupt status of SLC1_TX_SUC_EOF_INT."
            bitOffset: 15
            bitWidth: 1
          SDIO_SLC1_RX_DONE_INT_ST1:
            description: "The masked interrupt status of SLC1_RX_DONE_INT."
            bitOffset: 16
            bitWidth: 1
          SDIO_SLC1_RX_EOF_INT_ST1:
            description: "The masked interrupt status of SLC1_RX_EOF_INT."
            bitOffset: 17
            bitWidth: 1
          SDIO_SLC1_TX_DSCR_ERR_INT_ST1:
            description: "The masked interrupt status of SLC1_TX_DSCR_ERR_INT."
            bitOffset: 19
            bitWidth: 1
          SDIO_SLC1_RX_DSCR_ERR_INT_ST1:
            description: "The masked interrupt status of SLC1_RX_DSCR_ERR_INT."
            bitOffset: 20
            bitWidth: 1
      SLC1INT_ENA1:
        description: "SLC1 to slave interrupt enable"
        addressOffset: 0x0150
        size: 32
        access: read-write
        fields:
          SDIO_SLC_FRHOST_BIT%s_INT_ENA1:
            description: "Write 1 to enable interrupt SLC_FRHOST_BITn_INT (n: 0-7)."
            bitOffset: 0
            bitWidth: 1
            dim: 8
            dimIncrement: 1
          SDIO_SLC1_RX_ENAART_INT_ENA1:
            description: "Write 1 to enable interrupt SLC1_RX_ENAART_INT."
            bitOffset: 8
            bitWidth: 1
          SDIO_SLC1_TX_ENAART_INT_ENA1:
            description: "Write 1 to enable interrupt SLC1_TX_ENAART_INT."
            bitOffset: 9
            bitWidth: 1
          SDIO_SLC1_RX_UDF_INT_ENA1:
            description: "Write 1 to enable interrupt SLC1_RX_UDF_INT."
            bitOffset: 10
            bitWidth: 1
          SDIO_SLC1_TX_OVF_INT_ENA1:
            description: "Write 1 to enable interrupt SLC1_TX_OVF_INT."
            bitOffset: 11
            bitWidth: 1
          SDIO_SLC1_TX_DONE_INT_ENA1:
            description: "Write 1 to enable interrupt SLC1_TX_DONE_INT."
            bitOffset: 14
            bitWidth: 1
          SDIO_SLC1_TX_SUC_EOF_INT_ENA1:
            description: "Write 1 to enable interrupt SLC1_TX_SUC_EOF_INT."
            bitOffset: 15
            bitWidth: 1
          SDIO_SLC1_RX_DONE_INT_ENA1:
            description: "Write 1 to enable interrupt SLC1_RX_DONE_INT."
            bitOffset: 16
            bitWidth: 1
          SDIO_SLC1_RX_EOF_INT_ENA1:
            description: "Write 1 to enable interrupt SLC1_RX_EOF_INT."
            bitOffset: 17
            bitWidth: 1
          SDIO_SLC1_TX_DSCR_ERR_INT_ENA1:
            description: "Write 1 to enable interrupt SLC1_TX_DSCR_ERR_INT."
            bitOffset: 19
            bitWidth: 1
          SDIO_SLC1_RX_DSCR_ERR_INT_ENA1:
            description: "Write 1 to enable interrupt SLC1_RX_DSCR_ERR_INT."
            bitOffset: 20
            bitWidth: 1
      # Status registers
      SLC0_LENGTH:
        description: "Length of transmitting packets"
        addressOffset: 0x00F8
        size: 32
        access: read-only
        fields:
          SDIO_SLC0_LEN:
            description: "Represents the accumulated length of data that the slave wants to send."
            bitOffset: 0
            bitWidth: 20

_modify:
  SPI?:
    groupName: SPI
  SLCHOST:
    baseAddress: 0x60018000

AES:
  _include: ../../../common_patches/aes.yaml

APB_SARADC:
  _modify:
    APB_TSENS_WAKE:
      name: TSENS_WAKE
    APB_TSENS_SAMPLE:
      name: TSENS_SAMPLE
  TSENS_SAMPLE:
    _strip: TSENS_SAMPLE_
  _include:
    - ../../../common_patches/int_strip.yaml
    - ../../../common_patches/adc.yaml

I2C0:
  _modify:
    INT_STATUS:
      name: INT_ST
  _include:
    - ../../../common_patches/i2c0.yaml
    - ../../../common_patches/i2c_st_timeouts.yaml

GPIO:
  _modify:
    FUNC%s_OUT_SEL_CFG:
      dim: 31

GPIO_SD:
  _include: ../../../common_patches/gpiosd_ext.yaml

HP_APM,LP_APM,LP_APM0:
  _include: ../../../common_patches/hp_apm.yaml

LP_I2C0:
  _strip: "I2C_"
  "*":
    _strip: "I2C_"
  _modify:
    INT_STATUS:
      name: INT_ST
  DATA:
    _modify:
      FIFO_RDATA:
        access: read-write
  COMD?:
    _modify:
      COMMAND?:
        name: COMMAND
      COMMAND?_DONE:
        name: COMMAND_DONE
  _array:
    COMD?: {}
  _include: ../../../common_patches/int_strip.yaml

LP_IO:
  _array:
    GPIO?: {}
    PIN?: {}

LP_WDT:
  WDTFEED:
    _modify:
      RTC_WDT_FEED:
        name: WDT_FEED

PMU:
  _include: ../../../common_patches/pmu_int_strip.yaml

SPI[01]:
  _strip: SPI_MEM_
  "*":
    _strip: SPI_MEM_

PARL_IO:
  INT_ENA:
    _modify:
      RX_FIFO_WFULL_INT_ENA:
        name: RX_FIFO_WOVF_INT_ENA
        description: Write 1 to enable RX_FIFO_WOVF_INTR.
  INT_RAW:
    _modify:
      RX_FIFO_WFULL_INT_RAW:
        name: RX_FIFO_WOVF_INT_RAW
        description: The raw interrupt status of RX_FIFO_WOVF_INTR.
  INT_ST:
    _modify:
      RX_FIFO_WFULL_INT_ST:
        name: RX_FIFO_WOVF_INT_ST
        description: The masked interrupt status of RX_FIFO_WOVF_INTR.
  INT_CLR:
    _modify:
      RX_FIFO_WFULL_INT_CLR:
        name: RX_FIFO_WOVF_INT_CLR
        description: Write 1 to clear RX_FIFO_WOVF_INTR.

PCR:
  _include: ../../../common_patches/pcr.yaml

"EFUSE,I2C0,I2S0,UART0,SPI[01],USB_DEVICE,LP_UART,LP_WDT,PARL_IO,PAU,PMU":
  _include: ../../../common_patches/int_strip.yaml

LEDC:
  _include:
    - ../../../common_patches/ledc_collect.yaml
    - ../../../common_patches/ledc_int.yaml

ECC:
  _include: ../../../common_patches/ecc_int_strip.yaml

LP_ANA:
  _include: ../../../common_patches/lpana_int_strip.yaml

LP_TIMER:
  _include: ../../../common_patches/lptim_int_strip.yaml

UHCI0:
  _include:
    - ../../../common_patches/uhci_collect.yaml
    - ../../../common_patches/int_strip.yaml

TEE,LP_TEE:
  _include: ../../../common_patches/tee.yaml

INTPRI:
  CPU_INT_PRI_*:
    _modify:
      CPU_PRI_*_MAP:
        name: MAP
  _array:
    CPU_INT_PRI_*:
      name: CPU_INT_PRI%s


PCNT:
  "*":
    _strip_end: "_U"
  "CTRL":
    _strip: "PULSE_"
  "U%s_STATUS":
    _strip: "CNT_THR_"
    _strip_end: "_LAT"
  INT_RAW:
    _strip_end: "_INT_RAW"
  INT_ENA:
    _strip_end: "_INT_ENA"
  INT_ST:
    _strip_end: "_INT_ST"
  INT_CLR:
    _strip_end: "_INT_CLR"
  "U%s_CNT":
    _strip: "PULSE_"
  _include: ../../../common_patches/pcnt.yaml

SPI1:
  _include: ../../../common_patches/spi_w.yaml

MCPWM0:
  _include: ../../../common_patches/mcpwm_collect.yaml

SOC_ETM:
  _include: ../../../common_patches/etm_collect.yaml

SYSTIMER:
  _include:
    - ../../../common_patches/int_strip.yaml
    - ../../../common_patches/systimer.yaml
    - ../../../common_patches/systimer_real_target.yaml

DMA:
  _modify:
    OUT_CONF0_CH%s:
      addressOffset: 0xD0

  _expand_array:
    IN_INT_RAW_CH%s: {}
    IN_INT_ST_CH%s: {}
    IN_INT_ENA_CH%s: {}
    IN_INT_CLR_CH%s: {}

    OUT_INT_RAW_CH%s: {}
    OUT_INT_ST_CH%s: {}
    OUT_INT_ENA_CH%s: {}
    OUT_INT_CLR_CH%s: {}

    IN_CONF0_CH%s: {}
    IN_CONF1_CH%s: {}
    INFIFO_STATUS_CH%s: {}
    IN_POP_CH%s: {}
    IN_LINK_CH%s: {}
    IN_STATE_CH%s: {}
    IN_SUC_EOF_DES_ADDR_CH%s: {}
    IN_ERR_EOF_DES_ADDR_CH%s: {}
    IN_DSCR_CH%s: {}
    IN_DSCR_BF0_CH%s: {}
    IN_DSCR_BF1_CH%s: {}
    IN_PRI_CH%s: {}
    IN_PERI_SEL_CH%s: {}
    OUT_CONF0_CH%s: {}
    OUT_CONF1_CH%s: {}
    OUTFIFO_STATUS_CH%s: {}
    OUT_PUSH_CH%s: {}
    OUT_LINK_CH%s: {}
    OUT_STATE_CH%s: {}
    OUT_EOF_DES_ADDR_CH%s: {}
    OUT_EOF_BFR_DES_ADDR_CH%s: {}
    OUT_DSCR_CH%s: {}
    OUT_DSCR_BF0_CH%s: {}
    OUT_DSCR_BF1_CH%s: {}
    OUT_PRI_CH%s: {}
    OUT_PERI_SEL_CH%s: {}

  _cluster:
    IN_INT_CH%s:
      IN_INT_RAW_CH?:
        name: RAW
      IN_INT_ST_CH?:
        name: ST
      IN_INT_ENA_CH?:
        name: ENA
      IN_INT_CLR_CH?:
        name: CLR
        _modify:
          "*":
            modifiedWriteValues: oneToClear

    OUT_INT_CH%s:
      OUT_INT_RAW_CH?:
        name: RAW
      OUT_INT_ST_CH?:
        name: ST
      OUT_INT_ENA_CH?:
        name: ENA
      OUT_INT_CLR_CH?:
        name: CLR
        _modify:
          "*":
            modifiedWriteValues: oneToClear

    CH%s:
      IN_CONF0_CH?:
        name: IN_CONF0
      IN_CONF1_CH?:
        name: IN_CONF1
      INFIFO_STATUS_CH?:
        name: INFIFO_STATUS
      IN_POP_CH?:
        name: IN_POP
      IN_LINK_CH?:
        name: IN_LINK
      IN_STATE_CH?:
        name: IN_STATE
      IN_SUC_EOF_DES_ADDR_CH?:
        name: IN_SUC_EOF_DES_ADDR
      IN_ERR_EOF_DES_ADDR_CH?:
        name: IN_ERR_EOF_DES_ADDR
      IN_DSCR_CH?:
        name: IN_DSCR
      IN_DSCR_BF0_CH?:
        name: IN_DSCR_BF0
      IN_DSCR_BF1_CH?:
        name: IN_DSCR_BF1
      IN_PRI_CH?:
        name: IN_PRI
      IN_PERI_SEL_CH?:
        name: IN_PERI_SEL
      OUT_CONF0_CH?:
        name: OUT_CONF0
      OUT_CONF1_CH?:
        name: OUT_CONF1
      OUTFIFO_STATUS_CH?:
        name: OUTFIFO_STATUS
      OUT_PUSH_CH?:
        name: OUT_PUSH
      OUT_LINK_CH?:
        name: OUT_LINK
      OUT_STATE_CH?:
        name: OUT_STATE
      OUT_EOF_DES_ADDR_CH?:
        name: OUT_EOF_DES_ADDR
      OUT_EOF_BFR_DES_ADDR_CH?:
        name: OUT_EOF_BFR_DES_ADDR
      OUT_DSCR_CH?:
        name: OUT_DSCR
      OUT_DSCR_BF0_CH?:
        name: OUT_DSCR_BF0
      OUT_DSCR_BF1_CH?:
        name: OUT_DSCR_BF1
      OUT_PRI_CH?:
        name: OUT_PRI
      OUT_PERI_SEL_CH?:
        name: OUT_PERI_SEL

ASSIST_DEBUG:
  _include: ../../../common_patches/assist_debug.yaml


RSA:
  INT_CLR:
    _modify:
      CLEAR_INTERRUPT:
        name: INT_CLR
        access: read-write

TWAI*:
  CMD:
    _modify:
      SELF_RX_REQUEST:
        name: SELF_RX_REQ

  ERR_CODE_CAP:
    _modify:
      ERR_CAPTURE_CODE_DIRECTION:
        name: ECC_DIRECTION

I2C_ANA_MST:
  _array:
    I2C?_CTRL: {}
    I2C?_CTRL1: {}
