// Auto generated by parse_registers.pl from xcvu440-flga2892-1-c_usoc_v3.43/keembay_top/keembay_constants.inc

#ifndef _KEEMBAY_CONSTANTS_INC_
#define _KEEMBAY_CONSTANTS_INC_

// where localparams become #defines
#define KEEMBAY_CONSTANTS
#define CFG_NUM_SLICES                 ( 20 )
#define CFG_NUM_SHAVES                 ( 16 )
#define CFG_SHAVE_DATA_WIDTH           ( 64 )
#define CFG_SHAVE_ADDR_WIDTH           ( 24 )
#define CFG_SHAVE_PRG_DATA_WIDTH       ( 128 )
#define CFG_SHAVE_PRG_ADDR_WIDTH       ( 24 )
#define CFG_SHAVE_CTRL_DATA_WIDTH      ( 32 )
#define CFG_SHAVE_CTRL_ADDR_WIDTH      ( 5 )
#define CX_NL                          ( 2 )
#define PBI_AP17_CONTROL_ADR   ( 0x10000000 )
#define PBI_AP1_CONTROL_ADR    ( 0x20100000 )
#define PBI_AP2_CONTROL_ADR    ( 0x20200000 )
#define PBI_AP3_CONTROL_ADR    ( 0x20300000 )
#define PBI_AP4_CONTROL_ADR    ( 0x20400000 )
#define PBI_AP6_CONTROL_ADR    ( 0x20600000 )
#define PBI_AP7_CONTROL_ADR    ( 0x20700000 )
#define PBI_AP8_CONTROL_ADR    ( 0x20800000 )
#define PBI_AP9_CONTROL_ADR    ( 0x20900000 )
#define PBI_AP10_CONTROL_ADR   ( 0x20A00000 )
#define PBI_AP11_CONTROL_ADR   ( 0x20B00000 )
#define PBI_AP12_CONTROL_ADR   ( 0x20C00000 )
#define PBI_AP16_CONTROL_ADR   ( 0x21000000 )
#define CSS_EFUSE_BASE_ADR     ( 0x20354000 )
#define DSU_LEON_RT_BASE_ADR   ( 0x24000000 )
#define DSU_LEON_RT1_BASE_ADR  ( 0x25000000 )
#define L2C_LEON_RT_BASE_ADR   ( 0x27000000 )
#define PBI_DMA_BASE_ADR       ( 0x28000000 )
#define PBI_NOC_BASE_ADR       ( 0x29000000 )
#define ROIC_BASE_ADR          ( 0x30000000 )
#define SDIO_0_BASE_ADR        ( 0x31000000 )
#define SDIO_1_BASE_ADR        ( 0x32000000 )
#define EMMC_BASE_ADR          ( 0x33000000 )
#define USB_CTRL_AXI_BASE_ADR  ( 0x34000000 )
#define XGMAC_BASE_ADR         ( 0x35000000 )
#define PCI_BASE_ADR           ( 0x36000000 )
#define PCIDBG_BASE_ADR        ( 0x37000000 )
#define MBI_ISP_BASE_ADR       ( 0x39000000 )
#define ETHER_BASE_ADR         ( 0x3A000000 )
#define MBI_NOC_BASE_ADR       ( 0x3B000000 )
#define DSS_NOC_BASE_ADR       ( 0x3B400000 )
#define BLT_BASE_ADR           ( 0x208b0000 )
#define SIGMA_AXI_BASE_ADR     ( MBI_ISP_BASE_ADR )
#define NOC_IDLE_A53         ( 0 )
#define NOC_IDLE_CAM         ( 1 )
#define NOC_IDLE_PBI         ( 2 )
#define NOC_IDLE_CV          ( 3 )
#define NOC_IDLE_DBG         ( 4 )
#define NOC_IDLE_ISP         ( 5 )
#define NOC_IDLE_MSS         ( 6 )
#define NOC_IDLE_NCE         ( 7 )
#define NOC_IDLE_PCI         ( 8 )
#define NOC_IDLE_PSS         ( 9 )
#define NOC_IDLE_UPAAMC      ( 10 )
#define NOC_IDLE_UPAPMB      ( 11 )
#define NOC_IDLE_USB         ( 12 )
#define NOC_IDLE_VDEC        ( 13 )
#define NOC_IDLE_VENC        ( 14 )
#define NOC_IDLE_NCE_DSS     ( 15 )
#define NOC_IDLE_NCE_MBI     ( 16 )
#define NOC_IDLE_NCE_CORE    ( 17 )
#define NOC_IDLE_DSS_DEC400  ( 18 )
#define NOC_IDLE_DSS_MBI     ( 19 )
#define NOC_IDLE_DSS_NCE     ( 20 )
#define NOC_IDLE_DSS_PBI     ( 21 )
#define NOC_IDLE_DSS_DDR0    ( 22 )
#define NOC_IDLE_DSS_DDR1    ( 23 )
#define NOC_IDLE_DSS_UPA     ( 24 )
#define NOC_IDLE_DSS_MAIN    ( 25 )
#define NOC_IDLE_NUM         ( 26 )
#define MIPI_NUM_DPHY             ( 10 )
#define MIPI_NUM_RX_DPHY          ( 6 )
#define MIPI_NUM_TX_DPHY          ( 4 )
#define MIPI_NUM_CTRL             ( 10 )
#define MIPI_NUM_RX_CTRL          ( 6 )
#define MIPI_NUM_TX_CTRL          ( 4 )
#define MIPI_NUM_APB_SLAVES       ( 3 + MIPI_NUM_CTRL )
#define MIPI_D_LANES_PER_DPHY     ( 2 )
#define MIPI_C_LANES_PER_DPHY     ( 1 )
#define MIPI_NUM_D_LANES          ( MIPI_NUM_DPHY    * MIPI_D_LANES_PER_DPHY )
#define MIPI_NUM_C_LANES          ( MIPI_NUM_DPHY    * MIPI_C_LANES_PER_DPHY )
#define MIPI_NUM_TX_D_LANES       ( MIPI_NUM_TX_DPHY * MIPI_D_LANES_PER_DPHY )
#define MIPI_NUM_TX_C_LANES       ( MIPI_NUM_TX_DPHY * MIPI_C_LANES_PER_DPHY )
#define MIPI_NUM_RX_D_LANES       ( MIPI_NUM_RX_DPHY * MIPI_D_LANES_PER_DPHY )
#define MIPI_NUM_RX_C_LANES       ( MIPI_NUM_RX_DPHY * MIPI_C_LANES_PER_DPHY )
#define MIPI_NUM_TX_ESC_LANES     ( MIPI_NUM_RX_DPHY + MIPI_NUM_TX_D_LANES )
#define MIPI_NUM_RX_ESC_LANES     ( MIPI_NUM_RX_D_LANES + MIPI_NUM_TX_DPHY )
#define MIPI_MAX_CTRL_LANES       ( 4 )
#define MIPI_TX_MC_FIFO_W         ( 128 )
#define MIPI_TX_MC_FIFO_2L_H      ( 256 )
#define MIPI_TX_MC_FIFO_4L_H      ( 512 )
#define MIPI_RX_MC_FIFO_W         ( 128 )
#define MIPI_RX_MC_FIFO_2L_H      ( 256 )
#define MIPI_RX_MC_FIFO_4L_H      ( 512 )
#define   FPGA_MIPI_TX_CTRL_NUM  ( 1 )
#define   FPGA_MIPI_RX_CTRL_NUM  ( 1 )
#define   FPGA_MIPI_DPHY_NUM  ( 2 )
#define   FPGA_MIPI_TOT_DPHY_NUM  ( 2 )
#define   FPGA_MIPI_LANES_PER_DPHY  ( 2 )
#define   FPGA_MIPI_TOT_DPHY_LANES_NUM   ( FPGA_MIPI_TOT_DPHY_NUM * FPGA_MIPI_LANES_PER_DPHY )
#define   FPGA_MIPI_LANES_NUM  ( FPGA_MIPI_DPHY_NUM * FPGA_MIPI_LANES_PER_DPHY )
#define   FPGA_MIPI_DPHY_DATA_W  ( 8 )
#define   FPGA_MIPI_TRIG_VAL_W  ( 4 )
#define   FPGA_MIPI_ISP_DATA_W  ( 32 )
#define MSS_MIPI_DPHY_DATA_W    ( 8 )
#define MSS_MIPI_TRIG_VAL_W     ( 4 )
#define MSS_MIPI_DW   ( 32 )
#define MSS_LCD_DW    ( 36 )
#define MSS_CIF_DW    ( 24 )
#define MSS_LCD_PWM_NUM  ( 3 )
#define MSS_CIF_PWM_NUM  ( 3 )
#define MXI_LHBB_MST    ( 0 )
#define MXI_UPA_MST     ( 1 )
#define MXI_CIF0_MST    ( 2 )
#define MXI_CIF1_MST    ( 3 )
#define MXI_LCD_MST     ( 4 )
#define MXI_NAL_MST     ( 5 )
#define MXI_MIPI0_MST   ( 6 )
#define MXI_MIPI1_MST   ( 7 )
#define MXI_MIPI2_MST   ( 8 )
#define MXI_MIPI3_MST   ( 9 )
#define MXI_MIPI4_MST   ( 10 )
#define MXI_MIPI5_MST   ( 11 )
#define MXI_MIPI6_MST   ( 12 )
#define MXI_MIPI7_MST   ( 13 )
#define MXI_MIPI8_MST   ( 14 )
#define MXI_MIPI9_MST   ( 15 )
#define MXI_MIPI10_MST  ( 16 )
#define MXI_MIPI11_MST  ( 17 )
#define MXI_DEF_SLV    ( 0 )
#define MXI_LHBB_SLV   ( 1 )
#define MXI_CMX_SLV    ( 2 )
#define MXI_DDR_SLV    ( 3 )
#define APB_AW  ( 32 )
#define APB_DW  ( 32 )
#define CFG_NUM_AMC   ( 1 )
#define LHB_ADDR_WIDTH       ( 32 )
#define LHB_DATA_WIDTH       ( 128 )
#define LHB_NUM_UPA_SLAVES   ( CFG_NUM_SLICES )
#define SHB_ADDR_WIDTH       ( 32 )
#define SHB_DATA_WIDTH       ( 128 )
#define HSIZE_WIDTH          ( 3 )
#define HTRANS_WIDTH         ( 2 )
#define HRESP_WIDTH          ( 2 )
#define HBURST_WIDTH         ( 3 )
#define HSPLIT_WIDTH         ( 16 )
#define HTRANS_IDLE          ( 0 )
#define HTRANS_BUSY          ( 1 )
#define HTRANS_NONSEQ        ( 2 )
#define HTRANS_SEQ           ( 3 )
#define HBURST_SINGLE        ( 0 )
#define HBURST_INCR          ( 1 )
#define HBURST_WRAP4         ( 2 )
#define HBURST_INCR4         ( 3 )
#define HBURST_WRAP8         ( 4 )
#define HBURST_INCR8         ( 5 )
#define HBURST_WRAP16        ( 6 )
#define HBURST_INCR16        ( 7 )
#define HSIZE_BYTE           ( 0 )
#define HSIZE_HWORD          ( 1 )
#define HSIZE_WORD           ( 2 )
#define HSIZE_DWORD          ( 3 )
#define HSIZE_QWORD          ( 4 )
#define HSIZE_4WORD          ( 4 )
#define HSIZE_8WORD          ( 5 )
#define HSIZE_16WORD         ( 6 )
#define HSIZE_32WORD         ( 7 )
#define HRESP_OKAY           ( 0 )
#define HRESP_ERROR          ( 1 )
#define HRESP_RETRY          ( 2 )
#define HRESP_SPLIT          ( 3 )
#define HPROT_SDATA          ( 3 )
#define HPROT_UDATA          ( 1 )
#define HPROT_SCODE          ( 2 )
#define HPROT_UCODE          ( 0 )
#define HENDIAN_BIG          ( 1 )
#define HENDIAN_LITTLE       ( 0 )
#define LHB_ROM_BASE_ADR      (    0x7ff00000 )
#define LHB_ROM_UPR_ADR       (    0x7ff1fffc )
#define LHB_SLICE_CMX_CTRL_MISC         ( 0x00 )
#define LHB_SLICE_CMX_CTRL_RD_ONLY      ( 0x04 )
#define LHB_SLICE_CMX_CTRL_STALL_EN     ( 0x08 )
#define LHB_SLICE_CMX_CTRL_DBLOCKS      ( 0x10 )
#define LHB_SLICE_CMX_CTRL_INT_PENDING  ( 0x20 )
#define LHB_SLICE_CMX_CTRL_INT_STATUS   ( 0x24 )
#define LHB_SLICE_CMX_CTRL_INT_ENABLE   ( 0x28 )
#define LHB_SLICE_CMX_CTRL_INT_CLEAR    ( 0x2c )
#define LHB_SLICE_CMX_CTRL_SMUX_ACCESS  ( 0x40 )
#define LHB_SLICE_CMX_CTRL_WMUX_ACCESS  ( 0x44 )
#define LHB_SLICE_CMX_CTRL_D_ACCESS01   ( 0x50 )
#define LHB_SLICE_CMX_CTRL_D_ACCESS23   ( 0x54 )
#define LHB_SLICE_CMX_CTRL_D_ACCESS45   ( 0x58 )
#define LHB_SLICE_CMX_CTRL_D_ACCESS67   ( 0x5c )
//#define LHB_SLICE_CMX_CTRL_MISC_RSTVAL  ( 0x000100ff )
//#define LHB_SLICE_CMX_CTRL_MISC_RSTVAL  ( 0x13000000 )
//#define LHB_SLICE_CMX_CTRL_ADDR_MAP0_RSTVAL   ( 0x76543210 )
//#define LHB_SLICE_CMX_CTRL_ADDR_MAP1_RSTVAL   ( 0xfedcba98 )
#define SHAVE_CMX_BASE_ADR              (    0x70000000 )
#define MXI_CMX_BASE_ADR                (    0x70000000 )
#define MXI_CMX_BASE_TLB_ADR            (    (MXI_CMX_BASE_ADR + 0x04000000) )
#define MXI_CMX_BASE_MIRR_ADR           (    (MXI_CMX_BASE_ADR + 0x08000000) )
#define MXI_CMX_BASE_TLB_MIRR_ADR       (    (MXI_CMX_BASE_ADR + 0x0c000000) )
#define AMC_CMX_ADR_MSBS  ( MXI_CMX_BASE_ADR >> 28 )
#define CMX_BASE_ADR                   (    0x70000000 )
#define CMX_BASE_TLB_ADR               (    (CMX_BASE_ADR + 0x04000000) )
#define CMX_BASE_MIRR_ADR              (    (CMX_BASE_ADR + 0x08000000) )
#define CMX_BASE_TLB_MIRR_ADR          (    (CMX_BASE_ADR + 0x0c000000) )
#define CMX_SLICE_SIZE                 (    0x00020000 )
#define CMX_NRAM_SIZE                  (    0x00008000 )
#define CMX_FIFO_OFFSET                (    0x00800000 )
#define CMX_SLICE_0_BASE_ADR           (     CMX_BASE_ADR )
#define CMX_SLICE_1_BASE_ADR           (    (CMX_BASE_ADR + 0x00020000) )
#define CMX_SLICE_2_BASE_ADR           (    (CMX_BASE_ADR + 0x00040000) )
#define CMX_SLICE_3_BASE_ADR           (    (CMX_BASE_ADR + 0x00060000) )
#define CMX_SLICE_4_BASE_ADR           (    (CMX_BASE_ADR + 0x00080000) )
#define CMX_SLICE_5_BASE_ADR           (    (CMX_BASE_ADR + 0x000a0000) )
#define CMX_SLICE_6_BASE_ADR           (    (CMX_BASE_ADR + 0x000c0000) )
#define CMX_SLICE_7_BASE_ADR           (    (CMX_BASE_ADR + 0x000e0000) )
#define CMX_SLICE_8_BASE_ADR           (    (CMX_BASE_ADR + 0x00100000) )
#define CMX_SLICE_9_BASE_ADR           (    (CMX_BASE_ADR + 0x00120000) )
#define CMX_SLICE_10_BASE_ADR          (    (CMX_BASE_ADR + 0x00140000) )
#define CMX_SLICE_11_BASE_ADR          (    (CMX_BASE_ADR + 0x00160000) )
#define CMX_SLICE_12_BASE_ADR          (    (CMX_BASE_ADR + 0x00180000) )
#define CMX_SLICE_13_BASE_ADR          (    (CMX_BASE_ADR + 0x001a0000) )
#define CMX_SLICE_14_BASE_ADR          (    (CMX_BASE_ADR + 0x001c0000) )
#define CMX_SLICE_15_BASE_ADR          (    (CMX_BASE_ADR + 0x001e0000) )
#define CMX_SLICE_16_BASE_ADR          (    (CMX_BASE_ADR + 0x00200000) )
#define CMX_SLICE_17_BASE_ADR          (    (CMX_BASE_ADR + 0x00220000) )
#define CMX_SLICE_18_BASE_ADR          (    (CMX_BASE_ADR + 0x00240000) )
#define CMX_SLICE_19_BASE_ADR          (    (CMX_BASE_ADR + 0x00260000) )
#define CMX_CTRL_BASE_ADR              (   (PBI_AP7_CONTROL_ADR  + 0x00000) )
#define CMX_CTRL_MISC                  (   (CMX_CTRL_BASE_ADR + 0x0000) )
#define CMX_WR_PROTECT0                (   (CMX_CTRL_BASE_ADR + 0x0008) )
#define CMX_WR_PROTECT1                (   (CMX_CTRL_BASE_ADR + 0x0010) )
#define CMX_WR_PROTECT2                (   (CMX_CTRL_BASE_ADR + 0x0014) )
#define CMX_WR_VIOLATION               (   (CMX_CTRL_BASE_ADR + 0x0018) )
#define CMX_RAMLAYOUT_CFG0             (   (CMX_CTRL_BASE_ADR + 0x0028) )
#define CMX_RAMLAYOUT_CFG1             (   (CMX_CTRL_BASE_ADR + 0x0030) )
#define CMX_RAMLAYOUT_CFG2             (   (CMX_CTRL_BASE_ADR + 0x0034) )
#define CMX_TIMEOUT                    (   (CMX_CTRL_BASE_ADR + 0x0038) )
#define CMX_CFG_RO_MODE                (   (CMX_CTRL_BASE_ADR + 0x0040) )
#define CMX_CLK_CTRL                   (   (CMX_CTRL_BASE_ADR + 0x0048) )
#define CMX_CLK_SELF_GATING            (   (CMX_CTRL_BASE_ADR + 0x004c) )
#define CMX_RSTN_CTRL                  (   (CMX_CTRL_BASE_ADR + 0x0050) )
#define CMX_CLK_CTRL_SET               (   (CMX_CTRL_BASE_ADR + 0x0054) )
#define CMX_CLK_CTRL_CLR               (   (CMX_CTRL_BASE_ADR + 0x0058) )
#define CMX_CLK_LIMIT                  (   (CMX_CTRL_BASE_ADR + 0x005c) )
#define CMX_SAFE                       (   (CMX_CTRL_BASE_ADR + 0x0060) )
#define CMX_CFG_CLASH_PROTECT          (   (CMX_CTRL_BASE_ADR + 0x0064) )
#define CMX_RAM_CTRL_SL_0              (   (CMX_CTRL_BASE_ADR + 0x0080) )
#define CMX_RAM_CTRL_SL_1              (   (CMX_CTRL_BASE_ADR + 0x0084) )
#define CMX_RAM_CTRL_SL_2              (   (CMX_CTRL_BASE_ADR + 0x0088) )
#define CMX_RAM_CTRL_SL_3              (   (CMX_CTRL_BASE_ADR + 0x008c) )
#define CMX_RAM_CTRL_SL_4              (   (CMX_CTRL_BASE_ADR + 0x0090) )
#define CMX_RAM_CTRL_SL_5              (   (CMX_CTRL_BASE_ADR + 0x0094) )
#define CMX_RAM_CTRL_SL_6              (   (CMX_CTRL_BASE_ADR + 0x0098) )
#define CMX_RAM_CTRL_SL_7              (   (CMX_CTRL_BASE_ADR + 0x009c) )
#define CMX_RAM_CTRL_SL_8              (   (CMX_CTRL_BASE_ADR + 0x00a0) )
#define CMX_RAM_CTRL_SL_9              (   (CMX_CTRL_BASE_ADR + 0x00a4) )
#define CMX_RAM_CTRL_SL_10             (   (CMX_CTRL_BASE_ADR + 0x00a8) )
#define CMX_RAM_CTRL_SL_11             (   (CMX_CTRL_BASE_ADR + 0x00ac) )
#define CMX_RAM_CTRL_SL_12             (   (CMX_CTRL_BASE_ADR + 0x00b0) )
#define CMX_RAM_CTRL_SL_13             (   (CMX_CTRL_BASE_ADR + 0x00b4) )
#define CMX_RAM_CTRL_SL_14             (   (CMX_CTRL_BASE_ADR + 0x00b8) )
#define CMX_RAM_CTRL_SL_15             (   (CMX_CTRL_BASE_ADR + 0x00bc) )
#define CMX_RAM_CTRL_SL_16             (   (CMX_CTRL_BASE_ADR + 0x00c0) )
#define CMX_RAM_CTRL_SL_17             (   (CMX_CTRL_BASE_ADR + 0x00c4) )
#define CMX_RAM_CTRL_SL_18             (   (CMX_CTRL_BASE_ADR + 0x00c8) )
#define CMX_RAM_CTRL_SL_19             (   (CMX_CTRL_BASE_ADR + 0x00cc) )
#define CMX_RAM_TLB_CTRL               (   (CMX_CTRL_BASE_ADR + 0x00d0) )
#define CMX_SLICE_ARB_CTRL             (   (CMX_CTRL_BASE_ADR + 0x00d4) )
#define CMX_SLICE_RW_ARB_CTRL          (   (CMX_CTRL_BASE_ADR + 0x00d8) )
#define CMX_SLICE_LC_PRIORITY0_CTRL    (   (CMX_CTRL_BASE_ADR + 0x00e0) )
#define CMX_SLICE_LC_PRIORITY1_CTRL    (   (CMX_CTRL_BASE_ADR + 0x00e4) )
#define CMX_SLICE_LC_PRIORITY2_CTRL    (   (CMX_CTRL_BASE_ADR + 0x00e8) )
#define CMX_SLICE_LC_PRIORITY3_CTRL    (   (CMX_CTRL_BASE_ADR + 0x00ec) )
#define CMX_SLICE_LC_PRIORITY4_CTRL    (   (CMX_CTRL_BASE_ADR + 0x00f0) )
#define CMX_SLICE_ISI_PRIORITY0_CTRL   (   (CMX_CTRL_BASE_ADR + 0x0100) )
#define CMX_SLICE_ISI_PRIORITY1_CTRL   (   (CMX_CTRL_BASE_ADR + 0x0104) )
#define CMX_SLICE_ISI_PRIORITY2_CTRL   (   (CMX_CTRL_BASE_ADR + 0x0108) )
#define CMX_SLICE_ISI_PRIORITY3_CTRL   (   (CMX_CTRL_BASE_ADR + 0x010c) )
#define CMX_SLICE_ISI_PRIORITY4_CTRL   (   (CMX_CTRL_BASE_ADR + 0x0110) )
#define CMX_SLICE_ISI_PRIORITY5_CTRL   (   (CMX_CTRL_BASE_ADR + 0x0114) )
#define CMX_SLICE_ISI_PRIORITY6_CTRL   (   (CMX_CTRL_BASE_ADR + 0x0118) )
#define CMX_SLICE_ISI_PRIORITY7_CTRL   (   (CMX_CTRL_BASE_ADR + 0x011c) )
#define CMX_SLICE_ISI_PRIORITY8_CTRL   (   (CMX_CTRL_BASE_ADR + 0x0120) )
#define CMX_SLICE_ISI_PRIORITY9_CTRL   (   (CMX_CTRL_BASE_ADR + 0x0124) )
#define CMX_SLICE_ISI_PRIORITY10_CTRL  (   (CMX_CTRL_BASE_ADR + 0x0128) )
#define CMX_SLICE_ISI_PRIORITY11_CTRL  (   (CMX_CTRL_BASE_ADR + 0x012c) )
#define CMX_SLICE_ISI_PRIORITY12_CTRL  (   (CMX_CTRL_BASE_ADR + 0x0130) )
#define CMX_SLICE_ISI_PRIORITY13_CTRL  (   (CMX_CTRL_BASE_ADR + 0x0134) )
#define CMX_SLICE_ISI_PRIORITY14_CTRL  (   (CMX_CTRL_BASE_ADR + 0x0138) )
#define CMX_SLICE_ISI_PRIORITY15_CTRL  (   (CMX_CTRL_BASE_ADR + 0x013c) )
#define CMX_SLICE_ISI_PRIORITY16_CTRL  (   (CMX_CTRL_BASE_ADR + 0x0140) )
#define CMX_SLICE_ISI_PRIORITY17_CTRL  (   (CMX_CTRL_BASE_ADR + 0x0144) )
#define CMX_SLICE_ISI_PRIORITY18_CTRL  (   (CMX_CTRL_BASE_ADR + 0x0148) )
#define CMX_SLICE_ISI_PRIORITY19_CTRL  (   (CMX_CTRL_BASE_ADR + 0x014c) )
#define CMX_MTX_BASE                   (   (CMX_CTRL_BASE_ADR + 0x1000) )
#define CMX_TLB_BASE                   (   (CMX_CTRL_BASE_ADR + 0x2000) )
#define MXI_CMX_SLICE_0_BASE_ADR       (     MXI_CMX_BASE_ADR )
#define MXI_CMX_SLICE_1_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x00020000) )
#define MXI_CMX_SLICE_2_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x00040000) )
#define MXI_CMX_SLICE_3_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x00060000) )
#define MXI_CMX_SLICE_4_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x00080000) )
#define MXI_CMX_SLICE_5_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x000a0000) )
#define MXI_CMX_SLICE_6_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x000c0000) )
#define MXI_CMX_SLICE_7_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x000e0000) )
#define MXI_CMX_SLICE_8_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x00100000) )
#define MXI_CMX_SLICE_9_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x00120000) )
#define MXI_CMX_SLICE_10_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x00140000) )
#define MXI_CMX_SLICE_11_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x00160000) )
#define MXI_CMX_SLICE_12_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x00180000) )
#define MXI_CMX_SLICE_13_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x001a0000) )
#define MXI_CMX_SLICE_14_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x001c0000) )
#define MXI_CMX_SLICE_15_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x001e0000) )
#define MXI_CMX_SLICE_16_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x00200000) )
#define MXI_CMX_SLICE_17_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x00220000) )
#define MXI_CMX_SLICE_18_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x00240000) )
#define MXI_CMX_SLICE_19_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x00260000) )
#define SLICE_DCU_OFFSET               (    0x00001000 )
#define     CMX_MTX_AW             ( 12 )
#define     CMX_MTX_NUM_INTS       ( 32 )
#define     CMX_MTX_LOS_GET        ( 0x000 )
#define     CMX_MTX_LRT_GET        ( 0x010 )
#define     CMX_MTX_LOS_INT_EN     ( 0xf00 )
#define     CMX_MTX_LOS_INT_STAT   ( 0xf04 )
#define     CMX_MTX_LOS_INT_CLR    ( 0xf08 )
#define     CMX_MTX_STATUS         ( 0xf0c )
#define     CMX_MTX_LRT_INT_EN     ( 0xf10 )
#define     CMX_MTX_LRT_INT_STAT   ( 0xf14 )
#define     CMX_MTX_LRT_INT_CLR    ( 0xf18 )
#define     CMX_MTX_0              ( 0xf80 )
#define     CMX_MTX_1              ( 0xf84 )
#define     CMX_MTX_2              ( 0xf88 )
#define     CMX_MTX_3              ( 0xf8c )
#define     CMX_MTX_4              ( 0xf90 )
#define     CMX_MTX_5              ( 0xf94 )
#define     CMX_MTX_6              ( 0xf98 )
#define     CMX_MTX_7              ( 0xf9c )
#define     CMX_MTX_8              ( 0xfa0 )
#define     CMX_MTX_9              ( 0xfa4 )
#define     CMX_MTX_10             ( 0xfa8 )
#define     CMX_MTX_11             ( 0xfac )
#define     CMX_MTX_12             ( 0xfb0 )
#define     CMX_MTX_13             ( 0xfb4 )
#define     CMX_MTX_14             ( 0xfb8 )
#define     CMX_MTX_15             ( 0xfbc )
#define     CMX_MTX_16             ( 0xfc0 )
#define     CMX_MTX_17             ( 0xfc4 )
#define     CMX_MTX_18             ( 0xfc8 )
#define     CMX_MTX_19             ( 0xfcc )
#define     CMX_MTX_20             ( 0xfd0 )
#define     CMX_MTX_21             ( 0xfd4 )
#define     CMX_MTX_22             ( 0xfd8 )
#define     CMX_MTX_23             ( 0xfdc )
#define     CMX_MTX_24             ( 0xfe0 )
#define     CMX_MTX_25             ( 0xfe4 )
#define     CMX_MTX_26             ( 0xfe8 )
#define     CMX_MTX_27             ( 0xfec )
#define     CMX_MTX_28             ( 0xff0 )
#define     CMX_MTX_29             ( 0xff4 )
#define     CMX_MTX_30             ( 0xff8 )
#define     CMX_MTX_31             ( 0xffc )
#define     CMX_MTX_LOS_GET_ADR        ( (CMX_MTX_BASE + 0x000) )
#define     CMX_MTX_LRT_GET_ADR        ( (CMX_MTX_BASE + 0x010) )
#define     CMX_MTX_LOS_INT_EN_ADR     ( (CMX_MTX_BASE + 0xf00) )
#define     CMX_MTX_LOS_INT_STAT_ADR   ( (CMX_MTX_BASE + 0xf04) )
#define     CMX_MTX_LOS_INT_CLR_ADR    ( (CMX_MTX_BASE + 0xf08) )
#define     CMX_MTX_STATUS_ADR         ( (CMX_MTX_BASE + 0xf0c) )
#define     CMX_MTX_LRT_INT_EN_ADR     ( (CMX_MTX_BASE + 0xf10) )
#define     CMX_MTX_LRT_INT_STAT_ADR   ( (CMX_MTX_BASE + 0xf14) )
#define     CMX_MTX_LRT_INT_CLR_ADR    ( (CMX_MTX_BASE + 0xf18) )
#define     CMX_MTX_0_ADR              ( (CMX_MTX_BASE + 0xf80) )
#define     CMX_MTX_1_ADR              ( (CMX_MTX_BASE + 0xf84) )
#define     CMX_MTX_2_ADR              ( (CMX_MTX_BASE + 0xf88) )
#define     CMX_MTX_3_ADR              ( (CMX_MTX_BASE + 0xf8c) )
#define     CMX_MTX_4_ADR              ( (CMX_MTX_BASE + 0xf90) )
#define     CMX_MTX_5_ADR              ( (CMX_MTX_BASE + 0xf94) )
#define     CMX_MTX_6_ADR              ( (CMX_MTX_BASE + 0xf98) )
#define     CMX_MTX_7_ADR              ( (CMX_MTX_BASE + 0xf9c) )
#define     CMX_MTX_8_ADR              ( (CMX_MTX_BASE + 0xfa0) )
#define     CMX_MTX_9_ADR              ( (CMX_MTX_BASE + 0xfa4) )
#define     CMX_MTX_10_ADR             ( (CMX_MTX_BASE + 0xfa8) )
#define     CMX_MTX_11_ADR             ( (CMX_MTX_BASE + 0xfac) )
#define     CMX_MTX_12_ADR             ( (CMX_MTX_BASE + 0xfb0) )
#define     CMX_MTX_13_ADR             ( (CMX_MTX_BASE + 0xfb4) )
#define     CMX_MTX_14_ADR             ( (CMX_MTX_BASE + 0xfb8) )
#define     CMX_MTX_15_ADR             ( (CMX_MTX_BASE + 0xfbc) )
#define     CMX_MTX_16_ADR             ( (CMX_MTX_BASE + 0xfc0) )
#define     CMX_MTX_17_ADR             ( (CMX_MTX_BASE + 0xfc4) )
#define     CMX_MTX_18_ADR             ( (CMX_MTX_BASE + 0xfc8) )
#define     CMX_MTX_19_ADR             ( (CMX_MTX_BASE + 0xfcc) )
#define     CMX_MTX_20_ADR             ( (CMX_MTX_BASE + 0xfd0) )
#define     CMX_MTX_21_ADR             ( (CMX_MTX_BASE + 0xfd4) )
#define     CMX_MTX_22_ADR             ( (CMX_MTX_BASE + 0xfd8) )
#define     CMX_MTX_23_ADR             ( (CMX_MTX_BASE + 0xfdc) )
#define     CMX_MTX_24_ADR             ( (CMX_MTX_BASE + 0xfe0) )
#define     CMX_MTX_25_ADR             ( (CMX_MTX_BASE + 0xfe4) )
#define     CMX_MTX_26_ADR             ( (CMX_MTX_BASE + 0xfe8) )
#define     CMX_MTX_27_ADR             ( (CMX_MTX_BASE + 0xfec) )
#define     CMX_MTX_28_ADR             ( (CMX_MTX_BASE + 0xff0) )
#define     CMX_MTX_29_ADR             ( (CMX_MTX_BASE + 0xff4) )
#define     CMX_MTX_30_ADR             ( (CMX_MTX_BASE + 0xff8) )
#define     CMX_MTX_31_ADR             ( (CMX_MTX_BASE + 0xffc) )
#define AMBA_IO_AREA_BASE_ADR      ( 0x0ff00000 )
#define AMBA_PNP_BASE_ADR          ( (AMBA_IO_AREA_BASE_ADR + 0xff000) )
#define L2C_LEON_RT_CONTROL        ( (L2C_LEON_RT_BASE_ADR + 0x000000) )
#define L2C_LEON_RT_STATUS         ( (L2C_LEON_RT_BASE_ADR + 0x000004) )
#define L2C_LEON_RT_FLUSH_ADR      ( (L2C_LEON_RT_BASE_ADR + 0x000008) )
#define L2C_LEON_RT_FLUSH_INDEX    ( (L2C_LEON_RT_BASE_ADR + 0x00000c) )
#define L2C_LEON_RT_ACCESS_CNTR    ( (L2C_LEON_RT_BASE_ADR + 0x000010) )
#define L2C_LEON_RT_HIT_CNTR       ( (L2C_LEON_RT_BASE_ADR + 0x000014) )
#define L2C_LEON_RT_BC_CNTR        ( (L2C_LEON_RT_BASE_ADR + 0x000018) )
#define L2C_LEON_RT_BU_CNTR        ( (L2C_LEON_RT_BASE_ADR + 0x00001c) )
#define L2C_LEON_RT_ERR_STAT_CTL   ( (L2C_LEON_RT_BASE_ADR + 0x000020) )
#define L2C_LEON_RT_ERR_ADDR       ( (L2C_LEON_RT_BASE_ADR + 0x000024) )
#define L2C_LEON_RT_TAG_CHK_BIT    ( (L2C_LEON_RT_BASE_ADR + 0x000028) )
#define L2C_LEON_RT_DATA_CHK_BIT   ( (L2C_LEON_RT_BASE_ADR + 0x00002c) )
#define L2C_LEON_RT_SCR_CTL_STAT   ( (L2C_LEON_RT_BASE_ADR + 0x000030) )
#define L2C_LEON_RT_SCR_DELAY      ( (L2C_LEON_RT_BASE_ADR + 0x000034) )
#define L2C_LEON_RT_ERR_INJ        ( (L2C_LEON_RT_BASE_ADR + 0x000038) )
#define L2C_LEON_RT_MTRR0          ( (L2C_LEON_RT_BASE_ADR + 0x000080) )
#define L2C_LEON_RT_MTRR1          ( (L2C_LEON_RT_BASE_ADR + 0x000084) )
#define L2C_LEON_RT_MTRR2          ( (L2C_LEON_RT_BASE_ADR + 0x000088) )
#define L2C_LEON_RT_MTRR3          ( (L2C_LEON_RT_BASE_ADR + 0x00008c) )
#define L2C_LEON_RT_MTRR4          ( (L2C_LEON_RT_BASE_ADR + 0x000090) )
#define L2C_LEON_RT_MTRR5          ( (L2C_LEON_RT_BASE_ADR + 0x000094) )
#define L2C_LEON_RT_MTRR6          ( (L2C_LEON_RT_BASE_ADR + 0x000098) )
#define L2C_LEON_RT_MTRR7          ( (L2C_LEON_RT_BASE_ADR + 0x00009c) )
#define DSU_LEON_RT_CTRL_OFFSET                (   0x0000 )
#define DSU_LEON_RT_TIME_TAG_CNT_OFFSET        (   0x0008 )
#define DSU_LEON_RT_BREAK_SINGLE_STEP_OFFSET   (   0x0020 )
#define DSU_LEON_RT_DEBUG_MODE_MASK_OFFSET     (   0x0024 )
#define DSU_LEON_RT_AHB_TB_CTRL_OFFSET         (   0x0040 )
#define DSU_LEON_RT_AHB_TB_INDEX_OFFSET        (   0x0044 )
#define DSU_LEON_RT_AHB_BP_ADR1_OFFSET         (   0x0050 )
#define DSU_LEON_RT_AHB_MASK1_OFFSET           (   0x0054 )
#define DSU_LEON_RT_AHB_BP_ADR2_OFFSET         (   0x0058 )
#define DSU_LEON_RT_AHB_MASK2_OFFSET           (   0x005c )
#define DSU_LEON_RT_AHB_ICNT_OFFSET            (   0x0070 )
#define DSU_LEON_RT_AHB_WP_CTRL_OFFSET         (   0x0080 )
#define DSU_LEON_RT_AHB_WP1_DATA_BASE_OFFSET   (   0x0090 )
#define DSU_LEON_RT_AHB_WP1_MASK_BASE_OFFSET   (   0x00a0 )
#define DSU_LEON_RT_AHB_WP2_DATA_BASE_OFFSET   (   0x00b0 )
#define DSU_LEON_RT_AHB_WP2_MASK_BASE_OFFSET   (   0x00c0 )
#define DSU_LEON_RT_INSTR_TB_BASE_OFFSET       (   0x100000 )
#define DSU_LEON_RT_INSTR_TB_CTRL_OFFSET       (   0x110000 )
#define DSU_LEON_RT_AHB_TB_BASE_OFFSET         (   0x200000 )
#define DSU_LEON_RT_IU_REGFILE_BASE_OFFSET     (   0x300000 )
#define DSU_LEON_RT_FPU_REGFILE_BASE_OFFSET    (   0x301000 )
#define DSU_LEON_RT_IU_SPR_BASE_OFFSET         (   0x400000 )
#define DSU_LEON_RT_Y_REG_OFFSET               (   DSU_LEON_RT_IU_SPR_BASE_OFFSET )
#define DSU_LEON_RT_PSR_REG_OFFSET             (   0x04 )
#define DSU_LEON_RT_WIM_REG_OFFSET             (   0x08 )
#define DSU_LEON_RT_TBR_REG_OFFSET             (   0x0c )
#define DSU_LEON_RT_PC_REG_OFFSET              (   0x10 )
#define DSU_LEON_RT_NPC_REG_OFFSET             (   0x14 )
#define DSU_LEON_RT_FSR_REG_OFFSET             (   0x18 )
#define DSU_LEON_RT_CPSR_REG_OFFSET            (   0x1c )
#define DSU_LEON_RT_TRAP_REG_OFFSET            (   0x20 )
#define DSU_LEON_RT_ASI_REG_OFFSET             (   0x24 )
#define DSU_LEON_RT_ASR16_REG_OFFSET           (   0x40 )
#define DSU_LEON_RT_ASR17_REG_OFFSET           (   0x44 )
#define DSU_LEON_RT_ASR18_REG_OFFSET           (   0x48 )
#define DSU_LEON_RT_ASR19_REG_OFFSET           (   0x4c )
#define DSU_LEON_RT_ASR20_REG_OFFSET           (   0x50 )
#define DSU_LEON_RT_ASR21_REG_OFFSET           (   0x54 )
#define DSU_LEON_RT_ASR22_REG_OFFSET           (   0x58 )
#define DSU_LEON_RT_ASR23_REG_OFFSET           (   0x5c )
#define DSU_LEON_RT_ASR24_REG_OFFSET           (   0x60 )
#define DSU_LEON_RT_ASR25_REG_OFFSET           (   0x64 )
#define DSU_LEON_RT_ASR26_REG_OFFSET           (   0x68 )
#define DSU_LEON_RT_ASR27_REG_OFFSET           (   0x6c )
#define DSU_LEON_RT_ASR28_REG_OFFSET           (   0x70 )
#define DSU_LEON_RT_ASR29_REG_OFFSET           (   0x74 )
#define DSU_LEON_RT_ASR30_REG_OFFSET           (   0x78 )
#define DSU_LEON_RT_ASR31_REG_OFFSET           (   0x7c )
#define DSU_LEON_RT_ASR_DIAG_BASE_OFFSET       (   0x700000 )
#define DSU_LEON_RT_CTRL_ADR                   (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_CTRL_OFFSET) )
#define DSU_LEON_RT_TIME_TAG_CNT_ADR           (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_TIME_TAG_CNT_OFFSET) )
#define DSU_LEON_RT_BREAK_SINGLE_STEP_ADR      (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_BREAK_SINGLE_STEP_OFFSET) )
#define DSU_LEON_RT_DEBUG_MODE_MASK_ADR        (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_DEBUG_MODE_MASK_OFFSET) )
#define DSU_LEON_RT_AHB_TB_CTRL_ADR            (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_AHB_TB_CTRL_OFFSET) )
#define DSU_LEON_RT_AHB_TB_INDEX_ADR           (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_AHB_TB_INDEX_OFFSET) )
#define DSU_LEON_RT_AHB_BP_ADR1_ADR            (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_AHB_BP_ADR1_OFFSET) )
#define DSU_LEON_RT_AHB_MASK1_ADR              (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_AHB_MASK1_OFFSET) )
#define DSU_LEON_RT_AHB_BP_ADR2_ADR            (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_AHB_BP_ADR2_OFFSET) )
#define DSU_LEON_RT_AHB_MASK2_ADR              (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_AHB_MASK2_OFFSET) )
#define DSU_LEON_RT_AHB_ICNT_ADR               (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_AHB_ICNT_OFFSET) )
#define DSU_LEON_RT_AHB_WP_CTRL_ADR            (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_AHB_WP_CTRL_OFFSET) )
#define DSU_LEON_RT_AHB_WP1_DATA_BASE_ADR      (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_AHB_WP1_DATA_BASE_OFFSET) )
#define DSU_LEON_RT_AHB_WP1_MASK_BASE_ADR      (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_AHB_WP1_MASK_BASE_OFFSET) )
#define DSU_LEON_RT_AHB_WP2_DATA_BASE_ADR      (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_AHB_WP2_DATA_BASE_OFFSET) )
#define DSU_LEON_RT_AHB_WP2_MASK_BASE_ADR      (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_AHB_WP2_MASK_BASE_OFFSET) )
#define DSU_LEON_RT_INSTR_TB_BASE_ADR          (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_INSTR_TB_BASE_OFFSET) )
#define DSU_LEON_RT_INSTR_TB_CTRL_ADR          (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_INSTR_TB_CTRL_OFFSET) )
#define DSU_LEON_RT_AHB_TB_BASE_ADR            (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_AHB_TB_BASE_OFFSET) )
#define DSU_LEON_RT_IU_REGFILE_BASE_ADR        (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_IU_REGFILE_BASE_OFFSET) )
#define DSU_LEON_RT_FPU_REGFILE_BASE_ADR       (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_FPU_REGFILE_BASE_OFFSET) )
#define DSU_LEON_RT_IU_SPR_BASE_ADR            (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_IU_SPR_BASE_OFFSET) )
#define DSU_LEON_RT_Y_REG_ADR                  (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_Y_REG_OFFSET) )
#define DSU_LEON_RT_PSR_REG_ADR                (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_PSR_REG_OFFSET) )
#define DSU_LEON_RT_WIM_REG_ADR                (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_WIM_REG_OFFSET) )
#define DSU_LEON_RT_TBR_REG_ADR                (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_TBR_REG_OFFSET) )
#define DSU_LEON_RT_PC_REG_ADR                 (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_PC_REG_OFFSET) )
#define DSU_LEON_RT_NPC_REG_ADR                (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_NPC_REG_OFFSET) )
#define DSU_LEON_RT_FSR_REG_ADR                (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_FSR_REG_OFFSET) )
#define DSU_LEON_RT_CPSR_REG_ADR               (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_CPSR_REG_OFFSET) )
#define DSU_LEON_RT_TRAP_REG_ADR               (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_TRAP_REG_OFFSET) )
#define DSU_LEON_RT_ASI_REG_ADR                (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_ASI_REG_OFFSET) )
#define DSU_LEON_RT_ASR16_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR16_REG_OFFSET) )
#define DSU_LEON_RT_ASR17_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR17_REG_OFFSET) )
#define DSU_LEON_RT_ASR18_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR18_REG_OFFSET) )
#define DSU_LEON_RT_ASR19_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR19_REG_OFFSET) )
#define DSU_LEON_RT_ASR20_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR20_REG_OFFSET) )
#define DSU_LEON_RT_ASR21_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR21_REG_OFFSET) )
#define DSU_LEON_RT_ASR22_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR22_REG_OFFSET) )
#define DSU_LEON_RT_ASR23_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR23_REG_OFFSET) )
#define DSU_LEON_RT_ASR24_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR24_REG_OFFSET) )
#define DSU_LEON_RT_ASR25_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR25_REG_OFFSET) )
#define DSU_LEON_RT_ASR26_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR26_REG_OFFSET) )
#define DSU_LEON_RT_ASR27_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR27_REG_OFFSET) )
#define DSU_LEON_RT_ASR28_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR28_REG_OFFSET) )
#define DSU_LEON_RT_ASR29_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR29_REG_OFFSET) )
#define DSU_LEON_RT_ASR30_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR30_REG_OFFSET) )
#define DSU_LEON_RT_ASR31_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR31_REG_OFFSET) )
#define DSU_LEON_RT_ASR_DIAG_BASE_ADR          (   (DSU_LEON_RT_BASE_ADR + DSU_LEON_RT_ASR_DIAG_BASE_OFFSET) )
#define DSU_LEON_RT_CTRL_ADR_1                 (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_CTRL_OFFSET) )
#define DSU_LEON_RT_TIME_TAG_CNT_ADR_1         (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_TIME_TAG_CNT_OFFSET) )
#define DSU_LEON_RT_BREAK_SINGLE_STEP_ADR_1    (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_BREAK_SINGLE_STEP_OFFSET) )
#define DSU_LEON_RT_DEBUG_MODE_MASK_ADR_1      (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_DEBUG_MODE_MASK_OFFSET) )
#define DSU_LEON_RT_AHB_TB_CTRL_ADR_1          (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_AHB_TB_CTRL_OFFSET) )
#define DSU_LEON_RT_AHB_TB_INDEX_ADR_1         (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_AHB_TB_INDEX_OFFSET) )
#define DSU_LEON_RT_AHB_BP_ADR1_ADR_1          (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_AHB_BP_ADR1_OFFSET) )
#define DSU_LEON_RT_AHB_MASK1_ADR_1            (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_AHB_MASK1_OFFSET) )
#define DSU_LEON_RT_AHB_BP_ADR2_ADR_1          (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_AHB_BP_ADR2_OFFSET) )
#define DSU_LEON_RT_AHB_MASK2_ADR_1            (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_AHB_MASK2_OFFSET) )
#define DSU_LEON_RT_AHB_ICNT_ADR_1             (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_AHB_ICNT_OFFSET) )
#define DSU_LEON_RT_AHB_WP_CTRL_ADR_1          (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_AHB_WP_CTRL_OFFSET) )
#define DSU_LEON_RT_AHB_WP1_DATA_BASE_ADR_1    (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_AHB_WP1_DATA_BASE_OFFSET) )
#define DSU_LEON_RT_AHB_WP1_MASK_BASE_ADR_1    (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_AHB_WP1_MASK_BASE_OFFSET) )
#define DSU_LEON_RT_AHB_WP2_DATA_BASE_ADR_1    (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_AHB_WP2_DATA_BASE_OFFSET) )
#define DSU_LEON_RT_AHB_WP2_MASK_BASE_ADR_1    (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_AHB_WP2_MASK_BASE_OFFSET) )
#define DSU_LEON_RT_INSTR_TB_BASE_ADR_1        (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_INSTR_TB_BASE_OFFSET) )
#define DSU_LEON_RT_INSTR_TB_CTRL_ADR_1        (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_INSTR_TB_CTRL_OFFSET) )
#define DSU_LEON_RT_AHB_TB_BASE_ADR_1          (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_AHB_TB_BASE_OFFSET) )
#define DSU_LEON_RT_IU_REGFILE_BASE_ADR_1      (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_IU_REGFILE_BASE_OFFSET) )
#define DSU_LEON_RT_FPU_REGFILE_BASE_ADR_1     (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_FPU_REGFILE_BASE_OFFSET) )
#define DSU_LEON_RT1_IU_SPR_BASE_ADR           (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_IU_SPR_BASE_OFFSET) )
#define DSU_LEON_RT_Y_REG_ADR_1                (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_Y_REG_OFFSET) )
#define DSU_LEON_RT_PSR_REG_ADR_1              (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_PSR_REG_OFFSET) )
#define DSU_LEON_RT_WIM_REG_ADR_1              (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_WIM_REG_OFFSET) )
#define DSU_LEON_RT_TBR_REG_ADR_1              (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_TBR_REG_OFFSET) )
#define DSU_LEON_RT_PC_REG_ADR_1               (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_PC_REG_OFFSET) )
#define DSU_LEON_RT_NPC_REG_ADR_1              (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_NPC_REG_OFFSET) )
#define DSU_LEON_RT_FSR_REG_ADR_1              (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_FSR_REG_OFFSET) )
#define DSU_LEON_RT_CPSR_REG_ADR_1             (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_CPSR_REG_OFFSET) )
#define DSU_LEON_RT_TRAP_REG_ADR_1             (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_TRAP_REG_OFFSET) )
#define DSU_LEON_RT_ASI_REG_ADR_1              (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_ASI_REG_OFFSET) )
#define DSU_LEON_RT_ASR16_REG_ADR_1            (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR16_REG_OFFSET) )
#define DSU_LEON_RT_ASR17_REG_ADR_1            (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR17_REG_OFFSET) )
#define DSU_LEON_RT_ASR18_REG_ADR_1            (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR18_REG_OFFSET) )
#define DSU_LEON_RT_ASR19_REG_ADR_1            (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR19_REG_OFFSET) )
#define DSU_LEON_RT_ASR20_REG_ADR_1            (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR20_REG_OFFSET) )
#define DSU_LEON_RT_ASR21_REG_ADR_1            (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR21_REG_OFFSET) )
#define DSU_LEON_RT_ASR22_REG_ADR_1            (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR22_REG_OFFSET) )
#define DSU_LEON_RT_ASR23_REG_ADR_1            (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR23_REG_OFFSET) )
#define DSU_LEON_RT_ASR24_REG_ADR_1            (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR24_REG_OFFSET) )
#define DSU_LEON_RT_ASR25_REG_ADR_1            (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR25_REG_OFFSET) )
#define DSU_LEON_RT_ASR26_REG_ADR_1            (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR26_REG_OFFSET) )
#define DSU_LEON_RT_ASR27_REG_ADR_1            (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR27_REG_OFFSET) )
#define DSU_LEON_RT_ASR28_REG_ADR_1            (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR28_REG_OFFSET) )
#define DSU_LEON_RT_ASR29_REG_ADR_1            (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR29_REG_OFFSET) )
#define DSU_LEON_RT_ASR30_REG_ADR_1            (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR30_REG_OFFSET) )
#define DSU_LEON_RT_ASR31_REG_ADR_1            (   (DSU_LEON_RT1_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR31_REG_OFFSET) )
#define DSU_LEON_RT_ASR_DIAG_BASE_ADR_1        (   (DSU_LEON_RT1_BASE_ADR + DSU_LEON_RT_ASR_DIAG_BASE_OFFSET) )
#define FIREWALL_MBI_BASE              (   (MBI_NOC_BASE_ADR + 0xC0000) )
#define FIREWALL_MBI_CMX_BASE          (   (MBI_NOC_BASE_ADR + 0xC1000) )
#define FIREWALL_NCE_BASE              (   (MBI_NOC_BASE_ADR + 0xC2000) )
#define FIREWALL_CSS_CTRL_BASE         (   (PBI_NOC_BASE_ADR + 0xC0000) )
#define FIREWALL_CSS_DBG_BASE          (   (PBI_NOC_BASE_ADR + 0xC1000) )
#define FIREWALL_CSS_ROM_CMX_BASE      (   (PBI_NOC_BASE_ADR + 0xC2000) )
#define FIREWALL_DEC400_BASE           (   (DSS_NOC_BASE_ADR + 0x8000) )
#define FIREWALL_DSS_DRR_CONTROL_TARG_SECURE_ID         ( 85 )
#define FIREWALL_PSS_CPR_TARG_SECURE_ID                 ( 2 )
#define FIREWALL_PSS_CPR_SECURE_TARG_SECURE_ID          ( 90 )
#define FIREWALL_I2S0_TARG_SECURE_ID                    ( 3 )
#define FIREWALL_I2S1_TARG_SECURE_ID                    ( 4 )
#define FIREWALL_I2S2_TARG_SECURE_ID                    ( 5 )
#define FIREWALL_I2S3_TARG_SECURE_ID                    ( 6 )
#define FIREWALL_UART0_TARG_SECURE_ID                   ( 7 )
#define FIREWALL_UART1_TARG_SECURE_ID                   ( 8 )
#define FIREWALL_UART2_TARG_SECURE_ID                   ( 9 )
#define FIREWALL_UART3_TARG_SECURE_ID                   ( 10 )
#define FIREWALL_I3C0_TARG_SECURE_ID                    ( 11 )
#define FIREWALL_I3C1_TARG_SECURE_ID                    ( 12 )
#define FIREWALL_I3C2_TARG_SECURE_ID                    ( 13 )
#define FIREWALL_SPI0_TARG_SECURE_ID                    ( 14 )
#define FIREWALL_SPI1_TARG_SECURE_ID                    ( 15 )
#define FIREWALL_SPI2_TARG_SECURE_ID                    ( 16 )
#define FIREWALL_SPI3_TARG_SECURE_ID                    ( 17 )
#define FIREWALL_I2C0_TARG_SECURE_ID                    ( 18 )
#define FIREWALL_I2C1_TARG_SECURE_ID                    ( 19 )
#define FIREWALL_I2C2_TARG_SECURE_ID                    ( 20 )
#define FIREWALL_I2C3_TARG_SECURE_ID                    ( 21 )
#define FIREWALL_I2C4_TARG_SECURE_ID                    ( 22 )
#define FIREWALL_AXIDMA_APB_TARG_SECURE_ID              ( 23 )
#define FIREWALL_EMMC_APB_TARG_SECURE_ID                ( 24 )
#define FIREWALL_SDIO_0_APB_TARG_SECURE_ID              ( 25 )
#define FIREWALL_SDIO_1_APB_TARG_SECURE_ID              ( 26 )
#define FIREWALL_PSS_GEN_CTRL_TARG_SECURE_ID            ( 27 )
#define FIREWALL_PSS_GEN_CTRL_SECURE_TARG_SECURE_ID     ( 91 )
#define FIREWALL_TRNG_TARG_SECURE_ID                    ( 28 )
#define FIREWALL_OCS_TARG_SECURE_ID                     ( 29 )
#define FIREWALL_OCS_ECC_TARG_SECURE_ID                 ( 86 )
#define FIREWALL_OCS_AES_TARG_SECURE_ID                 ( 87 )
#define FIREWALL_OCS_HCU_TARG_SECURE_ID                 ( 88 )
#define FIREWALL_OCS_SKS_TARG_SECURE_ID                 ( 89 )
#define FIREWALL_SDIO_HOST_0_CTRL_TARG_SECURE_ID        ( 30 )
#define FIREWALL_SDIO_HOST_1_CTRL_TARG_SECURE_ID        ( 31 )
#define FIREWALL_EMMC_CONTROL_TARG_SECURE_ID            ( 32 )
#define FIREWALL_GIGE_TARG_SECURE_ID                    ( 33 )
#define FIREWALL_AXIDMA_CONTROL_TARG_SECURE_ID          ( 34 )
#define FIREWALL_CSS_CPR_TARG_SECURE_ID                 ( 35 )
#define FIREWALL_CSS_CPR_SECURE_TARG_SECURE_ID          ( 92 )
#define FIREWALL_CSS_ICB_TARG_SECURE_ID                 ( 36 )
#define FIREWALL_CSS_ICB_SECURE_TARG_SECURE_ID          ( 93 )
#define FIREWALL_GPIO_TARG_SECURE_ID                    ( 37 )
#define FIREWALL_CSS_TIM_TARG_SECURE_ID                 ( 38 )
#define FIREWALL_CSS_TIM_SECURE_TARG_SECURE_ID          ( 94 )
#define FIREWALL_AON_TARG_SECURE_ID                     ( 39 )
#define FIREWALL_PBI_DEFAULT_TARG_SECURE_ID             ( 40 )
#define FIREWALL_CSS_EFUSE_TARG_SECURE_ID               ( 41 )
#define FIREWALL_CSS_GEN_CTRL_TARG_SECURE_ID            ( 42 )
#define FIREWALL_CSS_GIC_TARG_SECURE_ID                 ( 43 )
#define FIREWALL_ROM_TARG_SECURE_ID                     ( 1 )
#define FIREWALL_USB_CPR_APB_TARG_SECURE_ID             ( 44 )
#define FIREWALL_USB_APB_TARG_SECURE_ID                 ( 45 )
#define FIREWALL_USB_SLAVE_TARG_SECURE_ID               ( 46 )
#define FIREWALL_DBG_ULTRASOC_APB_TARG_SECURE_ID        ( 47 )
#define FIREWALL_DBG_APB_TARG_SECURE_ID                 ( 48 )
#define FIREWALL_SHAVES_TARG_SECURE_ID                  ( 49 )
#define FIREWALL_UPAPMB_CMX_L2C_CFG_TARG_SECURE_ID      ( 50 )
#define FIREWALL_AMC_CFG_TARG_SECURE_ID                 ( 50 )
#define FIREWALL_CMX_MBI_TARG_SECURE_ID                 ( 74 )
#define FIREWALL_CMX_PBI_TARG_SECURE_ID                 ( 75 )
#define FIREWALL_MSS_ICB_TARG_SECURE_ID                 ( 51 )
#define FIREWALL_MSS_LOCAL_CLOCK_GATES_TARG_SECURE_ID   ( 52 )
#define FIREWALL_TIM1_TARG_SECURE_ID                    ( 53 )
#define FIREWALL_APB8_SPARE_3_TARG_SECURE_ID            ( 54 )
#define FIREWALL_APB8_SPARE_4_TARG_SECURE_ID            ( 55 )
#define FIREWALL_FFT_DCT_CONTROL_TARG_SECURE_ID         ( 56 )
#define FIREWALL_MBI_DEFAULT_TARG_SECURE_ID             ( 57 )
#define FIREWALL_JPEG_TARG_SECURE_ID                    ( 58 )
#define FIREWALL_BLT_TARG_SECURE_ID                     ( 59 )
#define FIREWALL_LEON_RT_MSS_DSU_TARG_SECURE_ID         ( 60 )
#define FIREWALL_VENC_TARG_SECURE_ID                    ( 61 )
#define FIREWALL_VDEC_TARG_SECURE_ID                    ( 62 )
#define FIREWALL_CAM_SUBSYSTEM_APB_TARG_SECURE_ID       ( 63 )
#define FIREWALL_SIPP_ISP_FILTERS_TARG_SECURE_ID        ( 64 )
#define FIREWALL_ISP_SIGMA_INPUT_BUFFER_TARG_SECURE_ID  ( 65 )
#define FIREWALL_MSS_CV_SUBSYSTEM_APB_TARG_SECURE_ID    ( 66 )
#define FIREWALL_CV_STR_BUFFER_TARG_SECURE_ID           ( 67 )
#define FIREWALL_PCIE_APB_CONTROL_TARG_SECURE_ID        ( 68 )
#define FIREWALL_PCIE_CONTROLLER_DATA_TARG_SECURE_ID    ( 69 )
#define FIREWALL_PCIE_CONTROLLER_DBI_TARG_SECURE_ID     ( 70 )
#define FIREWALL_PBI_NOC_SERVICE_TARG_SECURE_ID         ( 76 )
#define FIREWALL_MBI_NOC_SERVICE_TARG_SECURE_ID         ( 77 )
#define FIREWALL_CAM_NOC_SERVICE_TARG_SECURE_ID         ( 78 )
#define FIREWALL_UPAAMC_NOC_SERVICE_TARG_SECURE_ID      ( 79 )
#define FIREWALL_UPAPMB_NOC_SERVICE_TARG_SECURE_ID      ( 80 )
#define FIREWALL_DSS_NOC_SERVICE_TARG_SECURE_ID         ( 81 )
#define FIREWALL_NCE_TARG_SECURE_ID                     ( 71 )
#define FIREWALL_DRAM_DDR_TARG_SECURE_ID                ( 72 )
#define FIREWALL_DEC400_AXI_SLAVE_TARG_SECURE_ID        ( 82 )
#define FIREWALL_DEC400_APB_SLAVE_TARG_SECURE_ID        ( 83 )
#define FIREWALL_PBI_NSP_TARG_SECURE_ID                 ( 84 )
#define ITF_TARG_DSS_DRR_CONTROL_OFFSET               ( 0x0550 )
#define ITF_TARG_PSS_CPR_OFFSET                       ( 0x0020 )
#define ITF_TARG_PSS_CPR_SECURE_OFFSET                ( 0x05A0 )
#define ITF_TARG_I2S0_OFFSET                          ( 0x0030 )
#define ITF_TARG_I2S1_OFFSET                          ( 0x0040 )
#define ITF_TARG_I2S2_OFFSET                          ( 0x0050 )
#define ITF_TARG_I2S3_OFFSET                          ( 0x0060 )
#define ITF_TARG_UART0_OFFSET                         ( 0x0070 )
#define ITF_TARG_UART1_OFFSET                         ( 0x0080 )
#define ITF_TARG_UART2_OFFSET                         ( 0x0090 )
#define ITF_TARG_UART3_OFFSET                         ( 0x00A0 )
#define ITF_TARG_I3C0_OFFSET                          ( 0x00B0 )
#define ITF_TARG_I3C1_OFFSET                          ( 0x00C0 )
#define ITF_TARG_I3C2_OFFSET                          ( 0x00D0 )
#define ITF_TARG_SPI0_OFFSET                          ( 0x00E0 )
#define ITF_TARG_SPI1_OFFSET                          ( 0x00F0 )
#define ITF_TARG_SPI2_OFFSET                          ( 0x0100 )
#define ITF_TARG_SPI3_OFFSET                          ( 0x0110 )
#define ITF_TARG_I2C0_OFFSET                          ( 0x0120 )
#define ITF_TARG_I2C1_OFFSET                          ( 0x0130 )
#define ITF_TARG_I2C2_OFFSET                          ( 0x0140 )
#define ITF_TARG_I2C3_OFFSET                          ( 0x0150 )
#define ITF_TARG_I2C4_OFFSET                          ( 0x0160 )
#define ITF_TARG_AXIDMA_APB_OFFSET                    ( 0x0170 )
#define ITF_TARG_EMMC_APB_OFFSET                      ( 0x0180 )
#define ITF_TARG_SDIO_0_APB_OFFSET                    ( 0x0190 )
#define ITF_TARG_SDIO_1_APB_OFFSET                    ( 0x01A0 )
#define ITF_TARG_PSS_GEN_CTRL_OFFSET                  ( 0x01B0 )
#define ITF_TARG_PSS_GEN_CTRL_SECURE_OFFSET           ( 0x05B0 )
#define ITF_TARG_TRNG_OFFSET                          ( 0x01C0 )
#define ITF_TARG_OCS_OFFSET                           ( 0x01D0 )
#define ITF_TARG_OCS_ECC_OFFSET                       ( 0x0560 )
#define ITF_TARG_OCS_AES_OFFSET                       ( 0x0570 )
#define ITF_TARG_OCS_HCU_OFFSET                       ( 0x0580 )
#define ITF_TARG_OCS_SKS_OFFSET                       ( 0x0590 )
#define ITF_TARG_SDIO_HOST_0_CTRL_OFFSET              ( 0x01E0 )
#define ITF_TARG_SDIO_HOST_1_CTRL_OFFSET              ( 0x01F0 )
#define ITF_TARG_EMMC_CONTROL_OFFSET                  ( 0x0200 )
#define ITF_TARG_GIGE_OFFSET                          ( 0x0210 )
#define ITF_TARG_AXIDMA_CONTROL_OFFSET                ( 0x0220 )
#define ITF_TARG_CSS_CPR_OFFSET                       ( 0x0230 )
#define ITF_TARG_CSS_CPR_SECURE_OFFSET                ( 0x05C0 )
#define ITF_TARG_CSS_ICB_OFFSET                       ( 0x0240 )
#define ITF_TARG_CSS_ICB_SECURE_OFFSET                ( 0x05D0 )
#define ITF_TARG_GPIO_OFFSET                          ( 0x0250 )
#define ITF_TARG_CSS_TIM_OFFSET                       ( 0x0260 )
#define ITF_TARG_CSS_TIM_SECURE_OFFSET                ( 0x05E0 )
#define ITF_TARG_AON_OFFSET                           ( 0x0270 )
#define ITF_TARG_PBI_DEFAULT_OFFSET                   ( 0x0280 )
#define ITF_TARG_CSS_EFUSE_OFFSET                     ( 0x0290 )
#define ITF_TARG_CSS_GEN_CTRL_OFFSET                  ( 0x02A0 )
#define ITF_TARG_CSS_GIC_OFFSET                       ( 0x02B0 )
#define ITF_TARG_ROM_OFFSET                           ( 0x0010 )
#define ITF_TARG_USB_CPR_APB_OFFSET                   ( 0x02C0 )
#define ITF_TARG_USB_APB_OFFSET                       ( 0x02D0 )
#define ITF_TARG_USB_SLAVE_OFFSET                     ( 0x02E0 )
#define ITF_TARG_DBG_ULTRASOC_APB_OFFSET              ( 0x02F0 )
#define ITF_TARG_DBG_APB_OFFSET                       ( 0x0300 )
#define ITF_TARG_SHAVES_OFFSET                        ( 0x0310 )
#define ITF_TARG_UPAPMB_CMX_L2C_CFG_OFFSET            ( 0x0320 )
#define ITF_TARG_AMC_CFG_OFFSET                       ( 0x0320 )
#define ITF_TARG_CMX_MBI_OFFSET                       ( 0x04A0 )
#define ITF_TARG_CMX_PBI_OFFSET                       ( 0x04B0 )
#define ITF_TARG_MSS_ICB_OFFSET                       ( 0x0330 )
#define ITF_TARG_MSS_LOCAL_CLOCK_GATES_OFFSET         ( 0x0340 )
#define ITF_TARG_TIM1_OFFSET                          ( 0x0350 )
#define ITF_TARG_APB8_SPARE_3_OFFSET                  ( 0x0360 )
#define ITF_TARG_APB8_SPARE_4_OFFSET                  ( 0x0370 )
#define ITF_TARG_FFT_DCT_CONTROL_OFFSET               ( 0x0380 )
#define ITF_TARG_MBI_DEFAULT_OFFSET                   ( 0x0390 )
#define ITF_TARG_JPEG_OFFSET                          ( 0x03A0 )
#define ITF_TARG_BLT_OFFSET                           ( 0x03B0 )
#define ITF_TARG_LEON_RT_MSS_DSU_OFFSET               ( 0x03C0 )
#define ITF_TARG_VENC_OFFSET                          ( 0x03D0 )
#define ITF_TARG_VDEC_OFFSET                          ( 0x03E0 )
#define ITF_TARG_CAM_SUBSYSTEM_APB_OFFSET             ( 0x03F0 )
#define ITF_TARG_SIPP_ISP_FILTERS_OFFSET              ( 0x0400 )
#define ITF_TARG_ISP_SIGMA_INPUT_BUFFER_OFFSET        ( 0x0410 )
#define ITF_TARG_MSS_CV_SUBSYSTEM_APB_OFFSET          ( 0x0420 )
#define ITF_TARG_CV_STR_BUFFER_OFFSET                 ( 0x0430 )
#define ITF_TARG_PCIE_APB_CONTROL_OFFSET              ( 0x0440 )
#define ITF_TARG_PCIE_CONTROLLER_DATA_OFFSET          ( 0x0450 )
#define ITF_TARG_PCIE_CONTROLLER_DBI_OFFSET           ( 0x0460 )
#define ITF_TARG_PBI_NOC_SERVICE_OFFSET               ( 0x04C0 )
#define ITF_TARG_MBI_NOC_SERVICE_OFFSET               ( 0x04D0 )
#define ITF_TARG_CAM_NOC_SERVICE_OFFSET               ( 0x04E0 )
#define ITF_TARG_UPAAMC_NOC_SERVICE_OFFSET            ( 0x04F0 )
#define ITF_TARG_UPAPMB_NOC_SERVICE_OFFSET            ( 0x0500 )
#define ITF_TARG_DSS_NOC_SERVICE_OFFSET               ( 0x0510 )
#define ITF_TARG_NCE_OFFSET                           ( 0x0470 )
#define ITF_TARG_DRAM_DDR_OFFSET                      ( 0x0480 )
#define ITF_TARG_DEC400_AXI_SLAVE_OFFSET              ( 0x0520 )
#define ITF_TARG_DEC400_APB_SLAVE_OFFSET              ( 0x0530 )
#define ITF_TARG_PBI_NSP_OFFSET                       ( 0x0540 )
#define NUM_ITF_TARG                                  ( 95 )
#define NUM_ITF_INIT                                  ( 48 )
#define ITF_TARG_GREY_OFFSET              ( 0x07C0 )
#define ITF_NCE_TARG_RD_LSB_NCE_ADR                           ( (FIREWALL_NCE_BASE + ITF_TARG_NCE_OFFSET) )
#define ITF_NCE_TARG_RD_MSB_NCE_ADR                           ( (FIREWALL_NCE_BASE + ITF_TARG_NCE_OFFSET + 0x4) )
#define ITF_NCE_TARG_WR_LSB_NCE_ADR                           ( (FIREWALL_NCE_BASE + ITF_TARG_NCE_OFFSET + 0x8) )
#define ITF_NCE_TARG_WR_MSB_NCE_ADR                           ( (FIREWALL_NCE_BASE + ITF_TARG_NCE_OFFSET + 0xC) )
#define ITF_MBI_CMX_TARG_RD_LSB_CMX_MBI_ADR                   ( (FIREWALL_MBI_CMX_BASE + ITF_TARG_CMX_MBI_OFFSET) )
#define ITF_MBI_CMX_TARG_RD_MSB_CMX_MBI_ADR                   ( (FIREWALL_MBI_CMX_BASE + ITF_TARG_CMX_MBI_OFFSET + 0x4) )
#define ITF_MBI_CMX_TARG_WR_LSB_CMX_MBI_ADR                   ( (FIREWALL_MBI_CMX_BASE + ITF_TARG_CMX_MBI_OFFSET + 0x8) )
#define ITF_MBI_CMX_TARG_WR_MSB_CMX_MBI_ADR                   ( (FIREWALL_MBI_CMX_BASE + ITF_TARG_CMX_MBI_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_SHAVES_ADR                        ( (FIREWALL_MBI_BASE + ITF_TARG_SHAVES_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_SHAVES_ADR                        ( (FIREWALL_MBI_BASE + ITF_TARG_SHAVES_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_SHAVES_ADR                        ( (FIREWALL_MBI_BASE + ITF_TARG_SHAVES_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_SHAVES_ADR                        ( (FIREWALL_MBI_BASE + ITF_TARG_SHAVES_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_UPAPMB_CMX_L2C_CFG_ADR            ( (FIREWALL_MBI_BASE + ITF_TARG_UPAPMB_CMX_L2C_CFG_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_UPAPMB_CMX_L2C_CFG_ADR            ( (FIREWALL_MBI_BASE + ITF_TARG_UPAPMB_CMX_L2C_CFG_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_UPAPMB_CMX_L2C_CFG_ADR            ( (FIREWALL_MBI_BASE + ITF_TARG_UPAPMB_CMX_L2C_CFG_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_UPAPMB_CMX_L2C_CFG_ADR            ( (FIREWALL_MBI_BASE + ITF_TARG_UPAPMB_CMX_L2C_CFG_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_AMC_CFG_ADR                       ( (FIREWALL_MBI_BASE + ITF_TARG_AMC_CFG_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_AMC_CFG_ADR                       ( (FIREWALL_MBI_BASE + ITF_TARG_AMC_CFG_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_AMC_CFG_ADR                       ( (FIREWALL_MBI_BASE + ITF_TARG_AMC_CFG_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_AMC_CFG_ADR                       ( (FIREWALL_MBI_BASE + ITF_TARG_AMC_CFG_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_CMX_PBI_ADR                       ( (FIREWALL_MBI_BASE + ITF_TARG_CMX_PBI_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_CMX_PBI_ADR                       ( (FIREWALL_MBI_BASE + ITF_TARG_CMX_PBI_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_CMX_PBI_ADR                       ( (FIREWALL_MBI_BASE + ITF_TARG_CMX_PBI_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_CMX_PBI_ADR                       ( (FIREWALL_MBI_BASE + ITF_TARG_CMX_PBI_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_MSS_ICB_ADR                       ( (FIREWALL_MBI_BASE + ITF_TARG_MSS_ICB_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_MSS_ICB_ADR                       ( (FIREWALL_MBI_BASE + ITF_TARG_MSS_ICB_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_MSS_ICB_ADR                       ( (FIREWALL_MBI_BASE + ITF_TARG_MSS_ICB_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_MSS_ICB_ADR                       ( (FIREWALL_MBI_BASE + ITF_TARG_MSS_ICB_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_MSS_LOCAL_CLOCK_GATES_ADR         ( (FIREWALL_MBI_BASE + ITF_TARG_MSS_LOCAL_CLOCK_GATES_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_MSS_LOCAL_CLOCK_GATES_ADR         ( (FIREWALL_MBI_BASE + ITF_TARG_MSS_LOCAL_CLOCK_GATES_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_MSS_LOCAL_CLOCK_GATES_ADR         ( (FIREWALL_MBI_BASE + ITF_TARG_MSS_LOCAL_CLOCK_GATES_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_MSS_LOCAL_CLOCK_GATES_ADR         ( (FIREWALL_MBI_BASE + ITF_TARG_MSS_LOCAL_CLOCK_GATES_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_TIM1_ADR                          ( (FIREWALL_MBI_BASE + ITF_TARG_TIM1_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_TIM1_ADR                          ( (FIREWALL_MBI_BASE + ITF_TARG_TIM1_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_TIM1_ADR                          ( (FIREWALL_MBI_BASE + ITF_TARG_TIM1_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_TIM1_ADR                          ( (FIREWALL_MBI_BASE + ITF_TARG_TIM1_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_APB8_SPARE_3_ADR                  ( (FIREWALL_MBI_BASE + ITF_TARG_APB8_SPARE_3_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_APB8_SPARE_3_ADR                  ( (FIREWALL_MBI_BASE + ITF_TARG_APB8_SPARE_3_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_APB8_SPARE_3_ADR                  ( (FIREWALL_MBI_BASE + ITF_TARG_APB8_SPARE_3_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_APB8_SPARE_3_ADR                  ( (FIREWALL_MBI_BASE + ITF_TARG_APB8_SPARE_3_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_APB8_SPARE_4_ADR                  ( (FIREWALL_MBI_BASE + ITF_TARG_APB8_SPARE_4_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_APB8_SPARE_4_ADR                  ( (FIREWALL_MBI_BASE + ITF_TARG_APB8_SPARE_4_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_APB8_SPARE_4_ADR                  ( (FIREWALL_MBI_BASE + ITF_TARG_APB8_SPARE_4_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_APB8_SPARE_4_ADR                  ( (FIREWALL_MBI_BASE + ITF_TARG_APB8_SPARE_4_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_FFT_DCT_CONTROL_ADR               ( (FIREWALL_MBI_BASE + ITF_TARG_FFT_DCT_CONTROL_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_FFT_DCT_CONTROL_ADR               ( (FIREWALL_MBI_BASE + ITF_TARG_FFT_DCT_CONTROL_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_FFT_DCT_CONTROL_ADR               ( (FIREWALL_MBI_BASE + ITF_TARG_FFT_DCT_CONTROL_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_FFT_DCT_CONTROL_ADR               ( (FIREWALL_MBI_BASE + ITF_TARG_FFT_DCT_CONTROL_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_MBI_DEFAULT_ADR                   ( (FIREWALL_MBI_BASE + ITF_TARG_MBI_DEFAULT_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_MBI_DEFAULT_ADR                   ( (FIREWALL_MBI_BASE + ITF_TARG_MBI_DEFAULT_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_MBI_DEFAULT_ADR                   ( (FIREWALL_MBI_BASE + ITF_TARG_MBI_DEFAULT_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_MBI_DEFAULT_ADR                   ( (FIREWALL_MBI_BASE + ITF_TARG_MBI_DEFAULT_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_JPEG_ADR                          ( (FIREWALL_MBI_BASE + ITF_TARG_JPEG_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_JPEG_ADR                          ( (FIREWALL_MBI_BASE + ITF_TARG_JPEG_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_JPEG_ADR                          ( (FIREWALL_MBI_BASE + ITF_TARG_JPEG_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_JPEG_ADR                          ( (FIREWALL_MBI_BASE + ITF_TARG_JPEG_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_BLT_ADR                           ( (FIREWALL_MBI_BASE + ITF_TARG_BLT_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_BLT_ADR                           ( (FIREWALL_MBI_BASE + ITF_TARG_BLT_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_BLT_ADR                           ( (FIREWALL_MBI_BASE + ITF_TARG_BLT_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_BLT_ADR                           ( (FIREWALL_MBI_BASE + ITF_TARG_BLT_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_LEON_RT_MSS_DSU_ADR               ( (FIREWALL_MBI_BASE + ITF_TARG_LEON_RT_MSS_DSU_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_LEON_RT_MSS_DSU_ADR               ( (FIREWALL_MBI_BASE + ITF_TARG_LEON_RT_MSS_DSU_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_LEON_RT_MSS_DSU_ADR               ( (FIREWALL_MBI_BASE + ITF_TARG_LEON_RT_MSS_DSU_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_LEON_RT_MSS_DSU_ADR               ( (FIREWALL_MBI_BASE + ITF_TARG_LEON_RT_MSS_DSU_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_CAM_SUBSYSTEM_APB_ADR             ( (FIREWALL_MBI_BASE + ITF_TARG_CAM_SUBSYSTEM_APB_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_CAM_SUBSYSTEM_APB_ADR             ( (FIREWALL_MBI_BASE + ITF_TARG_CAM_SUBSYSTEM_APB_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_CAM_SUBSYSTEM_APB_ADR             ( (FIREWALL_MBI_BASE + ITF_TARG_CAM_SUBSYSTEM_APB_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_CAM_SUBSYSTEM_APB_ADR             ( (FIREWALL_MBI_BASE + ITF_TARG_CAM_SUBSYSTEM_APB_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_SIPP_ISP_FILTERS_ADR              ( (FIREWALL_MBI_BASE + ITF_TARG_SIPP_ISP_FILTERS_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_SIPP_ISP_FILTERS_ADR              ( (FIREWALL_MBI_BASE + ITF_TARG_SIPP_ISP_FILTERS_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_SIPP_ISP_FILTERS_ADR              ( (FIREWALL_MBI_BASE + ITF_TARG_SIPP_ISP_FILTERS_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_SIPP_ISP_FILTERS_ADR              ( (FIREWALL_MBI_BASE + ITF_TARG_SIPP_ISP_FILTERS_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_ISP_SIGMA_INPUT_BUFFER_ADR        ( (FIREWALL_MBI_BASE + ITF_TARG_ISP_SIGMA_INPUT_BUFFER_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_ISP_SIGMA_INPUT_BUFFER_ADR        ( (FIREWALL_MBI_BASE + ITF_TARG_ISP_SIGMA_INPUT_BUFFER_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_ISP_SIGMA_INPUT_BUFFER_ADR        ( (FIREWALL_MBI_BASE + ITF_TARG_ISP_SIGMA_INPUT_BUFFER_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_ISP_SIGMA_INPUT_BUFFER_ADR        ( (FIREWALL_MBI_BASE + ITF_TARG_ISP_SIGMA_INPUT_BUFFER_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_MSS_CV_SUBSYSTEM_APB_ADR          ( (FIREWALL_MBI_BASE + ITF_TARG_MSS_CV_SUBSYSTEM_APB_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_MSS_CV_SUBSYSTEM_APB_ADR          ( (FIREWALL_MBI_BASE + ITF_TARG_MSS_CV_SUBSYSTEM_APB_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_MSS_CV_SUBSYSTEM_APB_ADR          ( (FIREWALL_MBI_BASE + ITF_TARG_MSS_CV_SUBSYSTEM_APB_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_MSS_CV_SUBSYSTEM_APB_ADR          ( (FIREWALL_MBI_BASE + ITF_TARG_MSS_CV_SUBSYSTEM_APB_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_CV_STR_BUFFER_ADR                 ( (FIREWALL_MBI_BASE + ITF_TARG_CV_STR_BUFFER_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_CV_STR_BUFFER_ADR                 ( (FIREWALL_MBI_BASE + ITF_TARG_CV_STR_BUFFER_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_CV_STR_BUFFER_ADR                 ( (FIREWALL_MBI_BASE + ITF_TARG_CV_STR_BUFFER_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_CV_STR_BUFFER_ADR                 ( (FIREWALL_MBI_BASE + ITF_TARG_CV_STR_BUFFER_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_MBI_NOC_SERVICE_ADR               ( (FIREWALL_MBI_BASE + ITF_TARG_MBI_NOC_SERVICE_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_MBI_NOC_SERVICE_ADR               ( (FIREWALL_MBI_BASE + ITF_TARG_MBI_NOC_SERVICE_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_MBI_NOC_SERVICE_ADR               ( (FIREWALL_MBI_BASE + ITF_TARG_MBI_NOC_SERVICE_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_MBI_NOC_SERVICE_ADR               ( (FIREWALL_MBI_BASE + ITF_TARG_MBI_NOC_SERVICE_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_CAM_NOC_SERVICE_ADR               ( (FIREWALL_MBI_BASE + ITF_TARG_CAM_NOC_SERVICE_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_CAM_NOC_SERVICE_ADR               ( (FIREWALL_MBI_BASE + ITF_TARG_CAM_NOC_SERVICE_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_CAM_NOC_SERVICE_ADR               ( (FIREWALL_MBI_BASE + ITF_TARG_CAM_NOC_SERVICE_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_CAM_NOC_SERVICE_ADR               ( (FIREWALL_MBI_BASE + ITF_TARG_CAM_NOC_SERVICE_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_UPAAMC_NOC_SERVICE_ADR            ( (FIREWALL_MBI_BASE + ITF_TARG_UPAAMC_NOC_SERVICE_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_UPAAMC_NOC_SERVICE_ADR            ( (FIREWALL_MBI_BASE + ITF_TARG_UPAAMC_NOC_SERVICE_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_UPAAMC_NOC_SERVICE_ADR            ( (FIREWALL_MBI_BASE + ITF_TARG_UPAAMC_NOC_SERVICE_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_UPAAMC_NOC_SERVICE_ADR            ( (FIREWALL_MBI_BASE + ITF_TARG_UPAAMC_NOC_SERVICE_OFFSET + 0xC) )
#define ITF_MBI_TARG_RD_LSB_UPAPMB_NOC_SERVICE_ADR            ( (FIREWALL_MBI_BASE + ITF_TARG_UPAPMB_NOC_SERVICE_OFFSET) )
#define ITF_MBI_TARG_RD_MSB_UPAPMB_NOC_SERVICE_ADR            ( (FIREWALL_MBI_BASE + ITF_TARG_UPAPMB_NOC_SERVICE_OFFSET + 0x4) )
#define ITF_MBI_TARG_WR_LSB_UPAPMB_NOC_SERVICE_ADR            ( (FIREWALL_MBI_BASE + ITF_TARG_UPAPMB_NOC_SERVICE_OFFSET + 0x8) )
#define ITF_MBI_TARG_WR_MSB_UPAPMB_NOC_SERVICE_ADR            ( (FIREWALL_MBI_BASE + ITF_TARG_UPAPMB_NOC_SERVICE_OFFSET + 0xC) )
#define ITF_CSS_ROM_CMX_TARG_RD_LSB_PBI_DEFAULT_ADR           ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_PBI_DEFAULT_OFFSET) )
#define ITF_CSS_ROM_CMX_TARG_RD_MSB_PBI_DEFAULT_ADR           ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_PBI_DEFAULT_OFFSET + 0x4) )
#define ITF_CSS_ROM_CMX_TARG_WR_LSB_PBI_DEFAULT_ADR           ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_PBI_DEFAULT_OFFSET + 0x8) )
#define ITF_CSS_ROM_CMX_TARG_WR_MSB_PBI_DEFAULT_ADR           ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_PBI_DEFAULT_OFFSET + 0xC) )
#define ITF_CSS_ROM_CMX_TARG_RD_LSB_ROM_ADR                   ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_ROM_OFFSET) )
#define ITF_CSS_ROM_CMX_TARG_RD_MSB_ROM_ADR                   ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_ROM_OFFSET + 0x4) )
#define ITF_CSS_ROM_CMX_TARG_WR_LSB_ROM_ADR                   ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_ROM_OFFSET + 0x8) )
#define ITF_CSS_ROM_CMX_TARG_WR_MSB_ROM_ADR                   ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_ROM_OFFSET + 0xC) )
#define ITF_CSS_ROM_CMX_TARG_RD_LSB_DBG_ULTRASOC_APB_ADR      ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_DBG_ULTRASOC_APB_OFFSET) )
#define ITF_CSS_ROM_CMX_TARG_RD_MSB_DBG_ULTRASOC_APB_ADR      ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_DBG_ULTRASOC_APB_OFFSET + 0x4) )
#define ITF_CSS_ROM_CMX_TARG_WR_LSB_DBG_ULTRASOC_APB_ADR      ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_DBG_ULTRASOC_APB_OFFSET + 0x8) )
#define ITF_CSS_ROM_CMX_TARG_WR_MSB_DBG_ULTRASOC_APB_ADR      ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_DBG_ULTRASOC_APB_OFFSET + 0xC) )
#define ITF_CSS_ROM_CMX_TARG_RD_LSB_DBG_APB_ADR               ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_DBG_APB_OFFSET) )
#define ITF_CSS_ROM_CMX_TARG_RD_MSB_DBG_APB_ADR               ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_DBG_APB_OFFSET + 0x4) )
#define ITF_CSS_ROM_CMX_TARG_WR_LSB_DBG_APB_ADR               ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_DBG_APB_OFFSET + 0x8) )
#define ITF_CSS_ROM_CMX_TARG_WR_MSB_DBG_APB_ADR               ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_DBG_APB_OFFSET + 0xC) )
#define ITF_CSS_ROM_CMX_TARG_RD_LSB_VENC_ADR                  ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_VENC_OFFSET) )
#define ITF_CSS_ROM_CMX_TARG_RD_MSB_VENC_ADR                  ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_VENC_OFFSET + 0x4) )
#define ITF_CSS_ROM_CMX_TARG_WR_LSB_VENC_ADR                  ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_VENC_OFFSET + 0x8) )
#define ITF_CSS_ROM_CMX_TARG_WR_MSB_VENC_ADR                  ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_VENC_OFFSET + 0xC) )
#define ITF_CSS_ROM_CMX_TARG_RD_LSB_VDEC_ADR                  ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_VDEC_OFFSET) )
#define ITF_CSS_ROM_CMX_TARG_RD_MSB_VDEC_ADR                  ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_VDEC_OFFSET + 0x4) )
#define ITF_CSS_ROM_CMX_TARG_WR_LSB_VDEC_ADR                  ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_VDEC_OFFSET + 0x8) )
#define ITF_CSS_ROM_CMX_TARG_WR_MSB_VDEC_ADR                  ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_VDEC_OFFSET + 0xC) )
#define ITF_CSS_ROM_CMX_TARG_RD_LSB_PCIE_APB_CONTROL_ADR      ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_PCIE_APB_CONTROL_OFFSET) )
#define ITF_CSS_ROM_CMX_TARG_RD_MSB_PCIE_APB_CONTROL_ADR      ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_PCIE_APB_CONTROL_OFFSET + 0x4) )
#define ITF_CSS_ROM_CMX_TARG_WR_LSB_PCIE_APB_CONTROL_ADR      ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_PCIE_APB_CONTROL_OFFSET + 0x8) )
#define ITF_CSS_ROM_CMX_TARG_WR_MSB_PCIE_APB_CONTROL_ADR      ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_PCIE_APB_CONTROL_OFFSET + 0xC) )
#define ITF_CSS_ROM_CMX_TARG_RD_LSB_PCIE_CONTROLLER_DATA_ADR  ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_PCIE_CONTROLLER_DATA_OFFSET) )
#define ITF_CSS_ROM_CMX_TARG_RD_MSB_PCIE_CONTROLLER_DATA_ADR  ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_PCIE_CONTROLLER_DATA_OFFSET + 0x4) )
#define ITF_CSS_ROM_CMX_TARG_WR_LSB_PCIE_CONTROLLER_DATA_ADR  ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_PCIE_CONTROLLER_DATA_OFFSET + 0x8) )
#define ITF_CSS_ROM_CMX_TARG_WR_MSB_PCIE_CONTROLLER_DATA_ADR  ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_PCIE_CONTROLLER_DATA_OFFSET + 0xC) )
#define ITF_CSS_ROM_CMX_TARG_RD_LSB_PCIE_CONTROLLER_DBI_ADR   ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_PCIE_CONTROLLER_DBI_OFFSET) )
#define ITF_CSS_ROM_CMX_TARG_RD_MSB_PCIE_CONTROLLER_DBI_ADR   ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_PCIE_CONTROLLER_DBI_OFFSET + 0x4) )
#define ITF_CSS_ROM_CMX_TARG_WR_LSB_PCIE_CONTROLLER_DBI_ADR   ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_PCIE_CONTROLLER_DBI_OFFSET + 0x8) )
#define ITF_CSS_ROM_CMX_TARG_WR_MSB_PCIE_CONTROLLER_DBI_ADR   ( (FIREWALL_CSS_ROM_CMX_BASE + ITF_TARG_PCIE_CONTROLLER_DBI_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_DSS_DRR_CONTROL_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_DSS_DRR_CONTROL_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_DSS_DRR_CONTROL_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_DSS_DRR_CONTROL_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_DSS_DRR_CONTROL_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_DSS_DRR_CONTROL_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_DSS_DRR_CONTROL_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_DSS_DRR_CONTROL_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_PSS_CPR_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PSS_CPR_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_PSS_CPR_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PSS_CPR_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_PSS_CPR_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PSS_CPR_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_PSS_CPR_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PSS_CPR_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_I2S0_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2S0_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_I2S0_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2S0_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_I2S0_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2S0_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_I2S0_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2S0_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_I2S1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2S1_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_I2S1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2S1_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_I2S1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2S1_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_I2S1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2S1_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_I2S2_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2S2_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_I2S2_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2S2_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_I2S2_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2S2_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_I2S2_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2S2_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_I2S3_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2S3_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_I2S3_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2S3_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_I2S3_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2S3_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_I2S3_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2S3_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_UART0_ADR                     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UART0_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_UART0_ADR                     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UART0_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_UART0_ADR                     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UART0_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_UART0_ADR                     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UART0_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_UART1_ADR                     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UART1_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_UART1_ADR                     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UART1_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_UART1_ADR                     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UART1_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_UART1_ADR                     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UART1_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_UART2_ADR                     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UART2_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_UART2_ADR                     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UART2_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_UART2_ADR                     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UART2_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_UART2_ADR                     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UART2_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_UART3_ADR                     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UART3_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_UART3_ADR                     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UART3_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_UART3_ADR                     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UART3_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_UART3_ADR                     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UART3_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_I3C0_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I3C0_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_I3C0_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I3C0_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_I3C0_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I3C0_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_I3C0_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I3C0_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_I3C1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I3C1_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_I3C1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I3C1_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_I3C1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I3C1_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_I3C1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I3C1_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_I3C2_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I3C2_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_I3C2_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I3C2_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_I3C2_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I3C2_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_I3C2_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I3C2_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_SPI0_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SPI0_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_SPI0_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SPI0_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_SPI0_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SPI0_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_SPI0_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SPI0_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_SPI1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SPI1_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_SPI1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SPI1_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_SPI1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SPI1_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_SPI1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SPI1_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_SPI2_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SPI2_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_SPI2_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SPI2_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_SPI2_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SPI2_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_SPI2_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SPI2_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_SPI3_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SPI3_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_SPI3_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SPI3_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_SPI3_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SPI3_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_SPI3_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SPI3_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_I2C0_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C0_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_I2C0_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C0_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_I2C0_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C0_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_I2C0_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C0_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_I2C1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C1_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_I2C1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C1_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_I2C1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C1_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_I2C1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C1_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_I2C2_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C2_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_I2C2_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C2_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_I2C2_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C2_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_I2C2_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C2_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_I2C3_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C3_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_I2C3_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C3_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_I2C3_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C3_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_I2C3_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C3_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_I2C4_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C4_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_I2C4_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C4_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_I2C4_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C4_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_I2C4_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_I2C4_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_AXIDMA_APB_ADR                ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_AXIDMA_APB_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_AXIDMA_APB_ADR                ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_AXIDMA_APB_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_AXIDMA_APB_ADR                ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_AXIDMA_APB_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_AXIDMA_APB_ADR                ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_AXIDMA_APB_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_EMMC_APB_ADR                  ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_EMMC_APB_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_EMMC_APB_ADR                  ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_EMMC_APB_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_EMMC_APB_ADR                  ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_EMMC_APB_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_EMMC_APB_ADR                  ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_EMMC_APB_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_SDIO_0_APB_ADR                ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SDIO_0_APB_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_SDIO_0_APB_ADR                ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SDIO_0_APB_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_SDIO_0_APB_ADR                ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SDIO_0_APB_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_SDIO_0_APB_ADR                ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SDIO_0_APB_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_SDIO_1_APB_ADR                ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SDIO_1_APB_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_SDIO_1_APB_ADR                ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SDIO_1_APB_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_SDIO_1_APB_ADR                ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SDIO_1_APB_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_SDIO_1_APB_ADR                ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SDIO_1_APB_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_PSS_GEN_CTRL_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PSS_GEN_CTRL_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_PSS_GEN_CTRL_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PSS_GEN_CTRL_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_PSS_GEN_CTRL_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PSS_GEN_CTRL_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_PSS_GEN_CTRL_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PSS_GEN_CTRL_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_TRNG_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_TRNG_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_TRNG_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_TRNG_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_TRNG_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_TRNG_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_TRNG_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_TRNG_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_OCS_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_OCS_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_OCS_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_OCS_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_OCS_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_OCS_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_OCS_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_OCS_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_SDIO_HOST_0_CTRL_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SDIO_HOST_0_CTRL_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_SDIO_HOST_0_CTRL_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SDIO_HOST_0_CTRL_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_SDIO_HOST_0_CTRL_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SDIO_HOST_0_CTRL_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_SDIO_HOST_0_CTRL_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SDIO_HOST_0_CTRL_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_SDIO_HOST_1_CTRL_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SDIO_HOST_1_CTRL_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_SDIO_HOST_1_CTRL_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SDIO_HOST_1_CTRL_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_SDIO_HOST_1_CTRL_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SDIO_HOST_1_CTRL_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_SDIO_HOST_1_CTRL_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SDIO_HOST_1_CTRL_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_EMMC_CONTROL_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_EMMC_CONTROL_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_EMMC_CONTROL_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_EMMC_CONTROL_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_EMMC_CONTROL_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_EMMC_CONTROL_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_EMMC_CONTROL_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_EMMC_CONTROL_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_GIGE_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_GIGE_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_GIGE_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_GIGE_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_GIGE_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_GIGE_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_GIGE_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_GIGE_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_AXIDMA_CONTROL_ADR            ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_AXIDMA_CONTROL_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_AXIDMA_CONTROL_ADR            ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_AXIDMA_CONTROL_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_AXIDMA_CONTROL_ADR            ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_AXIDMA_CONTROL_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_AXIDMA_CONTROL_ADR            ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_AXIDMA_CONTROL_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_CSS_CPR_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_CPR_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_CSS_CPR_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_CPR_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_CSS_CPR_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_CPR_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_CSS_CPR_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_CPR_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_CSS_ICB_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_ICB_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_CSS_ICB_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_ICB_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_CSS_ICB_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_ICB_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_CSS_ICB_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_ICB_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_GPIO_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_GPIO_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_GPIO_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_GPIO_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_GPIO_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_GPIO_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_GPIO_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_GPIO_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_CSS_TIM_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_TIM_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_CSS_TIM_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_TIM_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_CSS_TIM_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_TIM_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_CSS_TIM_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_TIM_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_AON_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_AON_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_AON_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_AON_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_AON_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_AON_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_AON_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_AON_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_PBI_DEFAULT_ADR               ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PBI_DEFAULT_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_PBI_DEFAULT_ADR               ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PBI_DEFAULT_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_PBI_DEFAULT_ADR               ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PBI_DEFAULT_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_PBI_DEFAULT_ADR               ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PBI_DEFAULT_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_CSS_EFUSE_ADR                 ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_EFUSE_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_CSS_EFUSE_ADR                 ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_EFUSE_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_CSS_EFUSE_ADR                 ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_EFUSE_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_CSS_EFUSE_ADR                 ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_EFUSE_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_CSS_GEN_CTRL_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_GEN_CTRL_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_CSS_GEN_CTRL_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_GEN_CTRL_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_CSS_GEN_CTRL_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_GEN_CTRL_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_CSS_GEN_CTRL_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_GEN_CTRL_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_CSS_GIC_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_GIC_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_CSS_GIC_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_GIC_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_CSS_GIC_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_GIC_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_CSS_GIC_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CSS_GIC_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_ROM_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_ROM_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_ROM_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_ROM_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_ROM_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_ROM_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_ROM_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_ROM_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_USB_CPR_APB_ADR               ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_USB_CPR_APB_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_USB_CPR_APB_ADR               ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_USB_CPR_APB_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_USB_CPR_APB_ADR               ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_USB_CPR_APB_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_USB_CPR_APB_ADR               ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_USB_CPR_APB_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_USB_APB_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_USB_APB_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_USB_APB_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_USB_APB_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_USB_APB_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_USB_APB_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_USB_APB_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_USB_APB_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_USB_SLAVE_ADR                 ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_USB_SLAVE_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_USB_SLAVE_ADR                 ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_USB_SLAVE_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_USB_SLAVE_ADR                 ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_USB_SLAVE_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_USB_SLAVE_ADR                 ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_USB_SLAVE_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_DBG_ULTRASOC_APB_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_DBG_ULTRASOC_APB_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_DBG_ULTRASOC_APB_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_DBG_ULTRASOC_APB_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_DBG_ULTRASOC_APB_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_DBG_ULTRASOC_APB_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_DBG_ULTRASOC_APB_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_DBG_ULTRASOC_APB_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_DBG_APB_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_DBG_APB_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_DBG_APB_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_DBG_APB_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_DBG_APB_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_DBG_APB_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_DBG_APB_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_DBG_APB_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_SHAVES_ADR                    ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SHAVES_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_SHAVES_ADR                    ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SHAVES_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_SHAVES_ADR                    ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SHAVES_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_SHAVES_ADR                    ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SHAVES_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_UPAPMB_CMX_L2C_CFG_ADR        ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UPAPMB_CMX_L2C_CFG_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_UPAPMB_CMX_L2C_CFG_ADR        ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UPAPMB_CMX_L2C_CFG_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_UPAPMB_CMX_L2C_CFG_ADR        ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UPAPMB_CMX_L2C_CFG_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_UPAPMB_CMX_L2C_CFG_ADR        ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UPAPMB_CMX_L2C_CFG_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_AMC_CFG_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_AMC_CFG_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_AMC_CFG_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_AMC_CFG_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_AMC_CFG_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_AMC_CFG_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_AMC_CFG_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_AMC_CFG_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_CMX_PBI_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CMX_PBI_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_CMX_PBI_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CMX_PBI_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_CMX_PBI_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CMX_PBI_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_CMX_PBI_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CMX_PBI_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_MSS_ICB_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MSS_ICB_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_MSS_ICB_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MSS_ICB_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_MSS_ICB_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MSS_ICB_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_MSS_ICB_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MSS_ICB_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_MSS_LOCAL_CLOCK_GATES_ADR     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MSS_LOCAL_CLOCK_GATES_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_MSS_LOCAL_CLOCK_GATES_ADR     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MSS_LOCAL_CLOCK_GATES_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_MSS_LOCAL_CLOCK_GATES_ADR     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MSS_LOCAL_CLOCK_GATES_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_MSS_LOCAL_CLOCK_GATES_ADR     ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MSS_LOCAL_CLOCK_GATES_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_TIM1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_TIM1_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_TIM1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_TIM1_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_TIM1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_TIM1_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_TIM1_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_TIM1_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_APB8_SPARE_3_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_APB8_SPARE_3_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_APB8_SPARE_3_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_APB8_SPARE_3_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_APB8_SPARE_3_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_APB8_SPARE_3_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_APB8_SPARE_3_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_APB8_SPARE_3_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_APB8_SPARE_4_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_APB8_SPARE_4_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_APB8_SPARE_4_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_APB8_SPARE_4_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_APB8_SPARE_4_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_APB8_SPARE_4_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_APB8_SPARE_4_ADR              ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_APB8_SPARE_4_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_FFT_DCT_CONTROL_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_FFT_DCT_CONTROL_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_FFT_DCT_CONTROL_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_FFT_DCT_CONTROL_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_FFT_DCT_CONTROL_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_FFT_DCT_CONTROL_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_FFT_DCT_CONTROL_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_FFT_DCT_CONTROL_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_MBI_DEFAULT_ADR               ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MBI_DEFAULT_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_MBI_DEFAULT_ADR               ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MBI_DEFAULT_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_MBI_DEFAULT_ADR               ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MBI_DEFAULT_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_MBI_DEFAULT_ADR               ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MBI_DEFAULT_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_JPEG_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_JPEG_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_JPEG_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_JPEG_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_JPEG_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_JPEG_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_JPEG_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_JPEG_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_BLT_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_BLT_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_BLT_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_BLT_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_BLT_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_BLT_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_BLT_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_BLT_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_LEON_RT_MSS_DSU_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_LEON_RT_MSS_DSU_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_LEON_RT_MSS_DSU_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_LEON_RT_MSS_DSU_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_LEON_RT_MSS_DSU_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_LEON_RT_MSS_DSU_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_LEON_RT_MSS_DSU_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_LEON_RT_MSS_DSU_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_VENC_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_VENC_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_VENC_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_VENC_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_VENC_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_VENC_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_VENC_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_VENC_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_VDEC_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_VDEC_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_VDEC_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_VDEC_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_VDEC_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_VDEC_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_VDEC_ADR                      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_VDEC_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_CAM_SUBSYSTEM_APB_ADR         ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CAM_SUBSYSTEM_APB_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_CAM_SUBSYSTEM_APB_ADR         ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CAM_SUBSYSTEM_APB_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_CAM_SUBSYSTEM_APB_ADR         ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CAM_SUBSYSTEM_APB_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_CAM_SUBSYSTEM_APB_ADR         ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CAM_SUBSYSTEM_APB_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_SIPP_ISP_FILTERS_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SIPP_ISP_FILTERS_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_SIPP_ISP_FILTERS_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SIPP_ISP_FILTERS_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_SIPP_ISP_FILTERS_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SIPP_ISP_FILTERS_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_SIPP_ISP_FILTERS_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_SIPP_ISP_FILTERS_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_ISP_SIGMA_INPUT_BUFFER_ADR    ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_ISP_SIGMA_INPUT_BUFFER_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_ISP_SIGMA_INPUT_BUFFER_ADR    ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_ISP_SIGMA_INPUT_BUFFER_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_ISP_SIGMA_INPUT_BUFFER_ADR    ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_ISP_SIGMA_INPUT_BUFFER_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_ISP_SIGMA_INPUT_BUFFER_ADR    ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_ISP_SIGMA_INPUT_BUFFER_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_MSS_CV_SUBSYSTEM_APB_ADR      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MSS_CV_SUBSYSTEM_APB_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_MSS_CV_SUBSYSTEM_APB_ADR      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MSS_CV_SUBSYSTEM_APB_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_MSS_CV_SUBSYSTEM_APB_ADR      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MSS_CV_SUBSYSTEM_APB_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_MSS_CV_SUBSYSTEM_APB_ADR      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MSS_CV_SUBSYSTEM_APB_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_CV_STR_BUFFER_ADR             ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CV_STR_BUFFER_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_CV_STR_BUFFER_ADR             ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CV_STR_BUFFER_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_CV_STR_BUFFER_ADR             ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CV_STR_BUFFER_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_CV_STR_BUFFER_ADR             ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CV_STR_BUFFER_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_PCIE_APB_CONTROL_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PCIE_APB_CONTROL_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_PCIE_APB_CONTROL_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PCIE_APB_CONTROL_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_PCIE_APB_CONTROL_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PCIE_APB_CONTROL_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_PCIE_APB_CONTROL_ADR          ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PCIE_APB_CONTROL_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_PCIE_CONTROLLER_DATA_ADR      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PCIE_CONTROLLER_DATA_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_PCIE_CONTROLLER_DATA_ADR      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PCIE_CONTROLLER_DATA_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_PCIE_CONTROLLER_DATA_ADR      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PCIE_CONTROLLER_DATA_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_PCIE_CONTROLLER_DATA_ADR      ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PCIE_CONTROLLER_DATA_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_PCIE_CONTROLLER_DBI_ADR       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PCIE_CONTROLLER_DBI_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_PCIE_CONTROLLER_DBI_ADR       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PCIE_CONTROLLER_DBI_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_PCIE_CONTROLLER_DBI_ADR       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PCIE_CONTROLLER_DBI_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_PCIE_CONTROLLER_DBI_ADR       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PCIE_CONTROLLER_DBI_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_PBI_NOC_SERVICE_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PBI_NOC_SERVICE_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_PBI_NOC_SERVICE_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PBI_NOC_SERVICE_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_PBI_NOC_SERVICE_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PBI_NOC_SERVICE_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_PBI_NOC_SERVICE_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PBI_NOC_SERVICE_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_MBI_NOC_SERVICE_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MBI_NOC_SERVICE_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_MBI_NOC_SERVICE_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MBI_NOC_SERVICE_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_MBI_NOC_SERVICE_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MBI_NOC_SERVICE_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_MBI_NOC_SERVICE_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_MBI_NOC_SERVICE_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_CAM_NOC_SERVICE_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CAM_NOC_SERVICE_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_CAM_NOC_SERVICE_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CAM_NOC_SERVICE_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_CAM_NOC_SERVICE_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CAM_NOC_SERVICE_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_CAM_NOC_SERVICE_ADR           ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_CAM_NOC_SERVICE_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_UPAAMC_NOC_SERVICE_ADR        ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UPAAMC_NOC_SERVICE_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_UPAAMC_NOC_SERVICE_ADR        ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UPAAMC_NOC_SERVICE_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_UPAAMC_NOC_SERVICE_ADR        ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UPAAMC_NOC_SERVICE_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_UPAAMC_NOC_SERVICE_ADR        ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UPAAMC_NOC_SERVICE_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_UPAPMB_NOC_SERVICE_ADR        ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UPAPMB_NOC_SERVICE_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_UPAPMB_NOC_SERVICE_ADR        ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UPAPMB_NOC_SERVICE_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_UPAPMB_NOC_SERVICE_ADR        ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UPAPMB_NOC_SERVICE_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_UPAPMB_NOC_SERVICE_ADR        ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_UPAPMB_NOC_SERVICE_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_NCE_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_NCE_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_NCE_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_NCE_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_NCE_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_NCE_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_NCE_ADR                       ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_NCE_OFFSET + 0xC) )
#define ITF_CSS_DBG_TARG_RD_LSB_PBI_NSP_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PBI_NSP_OFFSET) )
#define ITF_CSS_DBG_TARG_RD_MSB_PBI_NSP_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PBI_NSP_OFFSET + 0x4) )
#define ITF_CSS_DBG_TARG_WR_LSB_PBI_NSP_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PBI_NSP_OFFSET + 0x8) )
#define ITF_CSS_DBG_TARG_WR_MSB_PBI_NSP_ADR                   ( (FIREWALL_CSS_DBG_BASE + ITF_TARG_PBI_NSP_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_DSS_DRR_CONTROL_ADR          ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_DSS_DRR_CONTROL_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_DSS_DRR_CONTROL_ADR          ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_DSS_DRR_CONTROL_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_DSS_DRR_CONTROL_ADR          ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_DSS_DRR_CONTROL_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_DSS_DRR_CONTROL_ADR          ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_DSS_DRR_CONTROL_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_PSS_CPR_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PSS_CPR_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_PSS_CPR_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PSS_CPR_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_PSS_CPR_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PSS_CPR_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_PSS_CPR_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PSS_CPR_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_PSS_CPR_SECURE_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PSS_CPR_SECURE_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_PSS_CPR_SECURE_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PSS_CPR_SECURE_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_PSS_CPR_SECURE_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PSS_CPR_SECURE_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_PSS_CPR_SECURE_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PSS_CPR_SECURE_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_I2S0_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2S0_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_I2S0_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2S0_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_I2S0_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2S0_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_I2S0_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2S0_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_I2S1_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2S1_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_I2S1_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2S1_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_I2S1_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2S1_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_I2S1_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2S1_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_I2S2_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2S2_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_I2S2_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2S2_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_I2S2_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2S2_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_I2S2_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2S2_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_I2S3_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2S3_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_I2S3_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2S3_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_I2S3_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2S3_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_I2S3_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2S3_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_UART0_ADR                    ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_UART0_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_UART0_ADR                    ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_UART0_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_UART0_ADR                    ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_UART0_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_UART0_ADR                    ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_UART0_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_UART1_ADR                    ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_UART1_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_UART1_ADR                    ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_UART1_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_UART1_ADR                    ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_UART1_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_UART1_ADR                    ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_UART1_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_UART2_ADR                    ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_UART2_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_UART2_ADR                    ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_UART2_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_UART2_ADR                    ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_UART2_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_UART2_ADR                    ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_UART2_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_UART3_ADR                    ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_UART3_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_UART3_ADR                    ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_UART3_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_UART3_ADR                    ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_UART3_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_UART3_ADR                    ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_UART3_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_I3C0_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I3C0_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_I3C0_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I3C0_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_I3C0_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I3C0_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_I3C0_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I3C0_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_I3C1_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I3C1_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_I3C1_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I3C1_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_I3C1_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I3C1_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_I3C1_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I3C1_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_I3C2_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I3C2_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_I3C2_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I3C2_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_I3C2_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I3C2_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_I3C2_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I3C2_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_SPI0_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SPI0_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_SPI0_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SPI0_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_SPI0_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SPI0_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_SPI0_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SPI0_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_SPI1_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SPI1_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_SPI1_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SPI1_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_SPI1_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SPI1_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_SPI1_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SPI1_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_SPI2_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SPI2_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_SPI2_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SPI2_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_SPI2_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SPI2_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_SPI2_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SPI2_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_SPI3_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SPI3_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_SPI3_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SPI3_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_SPI3_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SPI3_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_SPI3_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SPI3_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_I2C0_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C0_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_I2C0_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C0_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_I2C0_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C0_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_I2C0_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C0_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_I2C1_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C1_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_I2C1_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C1_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_I2C1_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C1_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_I2C1_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C1_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_I2C2_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C2_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_I2C2_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C2_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_I2C2_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C2_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_I2C2_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C2_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_I2C3_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C3_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_I2C3_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C3_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_I2C3_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C3_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_I2C3_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C3_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_I2C4_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C4_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_I2C4_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C4_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_I2C4_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C4_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_I2C4_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_I2C4_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_AXIDMA_APB_ADR               ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_AXIDMA_APB_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_AXIDMA_APB_ADR               ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_AXIDMA_APB_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_AXIDMA_APB_ADR               ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_AXIDMA_APB_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_AXIDMA_APB_ADR               ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_AXIDMA_APB_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_EMMC_APB_ADR                 ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_EMMC_APB_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_EMMC_APB_ADR                 ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_EMMC_APB_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_EMMC_APB_ADR                 ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_EMMC_APB_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_EMMC_APB_ADR                 ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_EMMC_APB_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_SDIO_0_APB_ADR               ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SDIO_0_APB_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_SDIO_0_APB_ADR               ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SDIO_0_APB_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_SDIO_0_APB_ADR               ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SDIO_0_APB_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_SDIO_0_APB_ADR               ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SDIO_0_APB_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_SDIO_1_APB_ADR               ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SDIO_1_APB_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_SDIO_1_APB_ADR               ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SDIO_1_APB_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_SDIO_1_APB_ADR               ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SDIO_1_APB_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_SDIO_1_APB_ADR               ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SDIO_1_APB_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_PSS_GEN_CTRL_ADR             ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PSS_GEN_CTRL_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_PSS_GEN_CTRL_ADR             ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PSS_GEN_CTRL_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_PSS_GEN_CTRL_ADR             ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PSS_GEN_CTRL_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_PSS_GEN_CTRL_ADR             ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PSS_GEN_CTRL_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_PSS_GEN_CTRL_SECURE_ADR      ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PSS_GEN_CTRL_SECURE_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_PSS_GEN_CTRL_SECURE_ADR      ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PSS_GEN_CTRL_SECURE_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_PSS_GEN_CTRL_SECURE_ADR      ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PSS_GEN_CTRL_SECURE_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_PSS_GEN_CTRL_SECURE_ADR      ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PSS_GEN_CTRL_SECURE_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_TRNG_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_TRNG_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_TRNG_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_TRNG_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_TRNG_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_TRNG_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_TRNG_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_TRNG_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_OCS_ADR                      ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_OCS_ADR                      ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_OCS_ADR                      ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_OCS_ADR                      ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_OCS_ECC_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_ECC_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_OCS_ECC_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_ECC_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_OCS_ECC_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_ECC_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_OCS_ECC_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_ECC_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_OCS_AES_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_AES_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_OCS_AES_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_AES_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_OCS_AES_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_AES_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_OCS_AES_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_AES_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_OCS_HCU_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_HCU_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_OCS_HCU_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_HCU_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_OCS_HCU_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_HCU_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_OCS_HCU_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_HCU_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_OCS_SKS_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_SKS_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_OCS_SKS_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_SKS_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_OCS_SKS_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_SKS_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_OCS_SKS_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_OCS_SKS_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_SDIO_HOST_0_CTRL_ADR         ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SDIO_HOST_0_CTRL_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_SDIO_HOST_0_CTRL_ADR         ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SDIO_HOST_0_CTRL_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_SDIO_HOST_0_CTRL_ADR         ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SDIO_HOST_0_CTRL_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_SDIO_HOST_0_CTRL_ADR         ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SDIO_HOST_0_CTRL_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_SDIO_HOST_1_CTRL_ADR         ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SDIO_HOST_1_CTRL_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_SDIO_HOST_1_CTRL_ADR         ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SDIO_HOST_1_CTRL_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_SDIO_HOST_1_CTRL_ADR         ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SDIO_HOST_1_CTRL_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_SDIO_HOST_1_CTRL_ADR         ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_SDIO_HOST_1_CTRL_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_EMMC_CONTROL_ADR             ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_EMMC_CONTROL_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_EMMC_CONTROL_ADR             ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_EMMC_CONTROL_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_EMMC_CONTROL_ADR             ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_EMMC_CONTROL_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_EMMC_CONTROL_ADR             ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_EMMC_CONTROL_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_GIGE_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_GIGE_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_GIGE_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_GIGE_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_GIGE_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_GIGE_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_GIGE_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_GIGE_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_AXIDMA_CONTROL_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_AXIDMA_CONTROL_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_AXIDMA_CONTROL_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_AXIDMA_CONTROL_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_AXIDMA_CONTROL_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_AXIDMA_CONTROL_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_AXIDMA_CONTROL_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_AXIDMA_CONTROL_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_CSS_CPR_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_CPR_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_CSS_CPR_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_CPR_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_CSS_CPR_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_CPR_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_CSS_CPR_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_CPR_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_CSS_CPR_SECURE_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_CPR_SECURE_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_CSS_CPR_SECURE_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_CPR_SECURE_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_CSS_CPR_SECURE_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_CPR_SECURE_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_CSS_CPR_SECURE_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_CPR_SECURE_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_CSS_ICB_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_ICB_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_CSS_ICB_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_ICB_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_CSS_ICB_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_ICB_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_CSS_ICB_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_ICB_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_CSS_ICB_SECURE_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_ICB_SECURE_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_CSS_ICB_SECURE_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_ICB_SECURE_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_CSS_ICB_SECURE_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_ICB_SECURE_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_CSS_ICB_SECURE_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_ICB_SECURE_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_GPIO_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_GPIO_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_GPIO_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_GPIO_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_GPIO_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_GPIO_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_GPIO_ADR                     ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_GPIO_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_CSS_TIM_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_TIM_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_CSS_TIM_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_TIM_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_CSS_TIM_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_TIM_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_CSS_TIM_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_TIM_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_CSS_TIM_SECURE_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_TIM_SECURE_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_CSS_TIM_SECURE_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_TIM_SECURE_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_CSS_TIM_SECURE_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_TIM_SECURE_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_CSS_TIM_SECURE_ADR           ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_TIM_SECURE_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_AON_ADR                      ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_AON_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_AON_ADR                      ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_AON_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_AON_ADR                      ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_AON_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_AON_ADR                      ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_AON_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_CSS_EFUSE_ADR                ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_EFUSE_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_CSS_EFUSE_ADR                ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_EFUSE_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_CSS_EFUSE_ADR                ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_EFUSE_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_CSS_EFUSE_ADR                ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_EFUSE_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_CSS_GEN_CTRL_ADR             ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_GEN_CTRL_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_CSS_GEN_CTRL_ADR             ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_GEN_CTRL_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_CSS_GEN_CTRL_ADR             ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_GEN_CTRL_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_CSS_GEN_CTRL_ADR             ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_GEN_CTRL_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_CSS_GIC_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_GIC_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_CSS_GIC_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_GIC_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_CSS_GIC_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_GIC_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_CSS_GIC_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_CSS_GIC_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_USB_CPR_APB_ADR              ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_USB_CPR_APB_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_USB_CPR_APB_ADR              ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_USB_CPR_APB_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_USB_CPR_APB_ADR              ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_USB_CPR_APB_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_USB_CPR_APB_ADR              ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_USB_CPR_APB_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_USB_APB_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_USB_APB_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_USB_APB_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_USB_APB_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_USB_APB_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_USB_APB_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_USB_APB_ADR                  ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_USB_APB_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_USB_SLAVE_ADR                ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_USB_SLAVE_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_USB_SLAVE_ADR                ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_USB_SLAVE_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_USB_SLAVE_ADR                ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_USB_SLAVE_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_USB_SLAVE_ADR                ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_USB_SLAVE_OFFSET + 0xC) )
#define ITF_CSS_CTRL_TARG_RD_LSB_PBI_NOC_SERVICE_ADR          ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PBI_NOC_SERVICE_OFFSET) )
#define ITF_CSS_CTRL_TARG_RD_MSB_PBI_NOC_SERVICE_ADR          ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PBI_NOC_SERVICE_OFFSET + 0x4) )
#define ITF_CSS_CTRL_TARG_WR_LSB_PBI_NOC_SERVICE_ADR          ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PBI_NOC_SERVICE_OFFSET + 0x8) )
#define ITF_CSS_CTRL_TARG_WR_MSB_PBI_NOC_SERVICE_ADR          ( (FIREWALL_CSS_CTRL_BASE + ITF_TARG_PBI_NOC_SERVICE_OFFSET + 0xC) )
#define ITF_DEC400_TARG_RD_LSB_DEC400_AXI_SLAVE_ADR           ( (FIREWALL_DEC400_BASE + ITF_TARG_DEC400_AXI_SLAVE_OFFSET) )
#define ITF_DEC400_TARG_RD_MSB_DEC400_AXI_SLAVE_ADR           ( (FIREWALL_DEC400_BASE + ITF_TARG_DEC400_AXI_SLAVE_OFFSET + 0x4) )
#define ITF_DEC400_TARG_WR_LSB_DEC400_AXI_SLAVE_ADR           ( (FIREWALL_DEC400_BASE + ITF_TARG_DEC400_AXI_SLAVE_OFFSET + 0x8) )
#define ITF_DEC400_TARG_WR_MSB_DEC400_AXI_SLAVE_ADR           ( (FIREWALL_DEC400_BASE + ITF_TARG_DEC400_AXI_SLAVE_OFFSET + 0xC) )
#define ITF_DEC400_TARG_RD_LSB_DEC400_APB_SLAVE_ADR           ( (FIREWALL_DEC400_BASE + ITF_TARG_DEC400_APB_SLAVE_OFFSET) )
#define ITF_DEC400_TARG_RD_MSB_DEC400_APB_SLAVE_ADR           ( (FIREWALL_DEC400_BASE + ITF_TARG_DEC400_APB_SLAVE_OFFSET + 0x4) )
#define ITF_DEC400_TARG_WR_LSB_DEC400_APB_SLAVE_ADR           ( (FIREWALL_DEC400_BASE + ITF_TARG_DEC400_APB_SLAVE_OFFSET + 0x8) )
#define ITF_DEC400_TARG_WR_MSB_DEC400_APB_SLAVE_ADR           ( (FIREWALL_DEC400_BASE + ITF_TARG_DEC400_APB_SLAVE_OFFSET + 0xC) )
#define FIREWALL_DEC400_INIT_SECURE_ID                  ( 45 )
#define FIREWALL_UPA_L2C_INIT_SECURE_ID                 ( 46 )
#define FIREWALL_NCE_MBI_TARG_INIT_SECURE_ID            ( 44 )
#define FIREWALL_AMC_INIT_SECURE_ID                     ( 1 )
#define FIREWALL_CIF_INIT_SECURE_ID                     ( 2 )
#define FIREWALL_LCD_INIT_SECURE_ID                     ( 3 )
#define FIREWALL_MIPI_RX_0_INIT_SECURE_ID               ( 4 )
#define FIREWALL_MIPI_RX_1_INIT_SECURE_ID               ( 5 )
#define FIREWALL_MIPI_RX_2_INIT_SECURE_ID               ( 6 )
#define FIREWALL_MIPI_RX_3_INIT_SECURE_ID               ( 7 )
#define FIREWALL_MIPI_RX_4_INIT_SECURE_ID               ( 8 )
#define FIREWALL_MIPI_RX_5_INIT_SECURE_ID               ( 9 )
#define FIREWALL_MIPI_TX_0_INIT_SECURE_ID               ( 10 )
#define FIREWALL_MIPI_TX_1_INIT_SECURE_ID               ( 11 )
#define FIREWALL_MIPI_TX_2_INIT_SECURE_ID               ( 12 )
#define FIREWALL_MIPI_TX_3_INIT_SECURE_ID               ( 13 )
#define FIREWALL_SLVDS0_INIT_SECURE_ID                  ( 14 )
#define FIREWALL_SLVDS1_INIT_SECURE_ID                  ( 15 )
#define FIREWALL_LEON_MSS_RT_L2C_INIT_SECURE_ID         ( 16 )
#define FIREWALL_LEON_MSS_RT_AHB_BP_INIT_SECURE_ID      ( 17 )
#define FIREWALL_DTB_DCT_FFT_INIT_SECURE_ID             ( 19 )
#define FIREWALL_BLT_INIT_SECURE_ID                     ( 20 )
#define FIREWALL_VDEC_INIT_SECURE_ID                    ( 21 )
#define FIREWALL_VENC_INIT_SECURE_ID                    ( 22 )
#define FIREWALL_A53_CPU_INIT_SECURE_ID                 ( 23 )
#define FIREWALL_AXIDMA_INIT_SECURE_ID                  ( 24 )
#define FIREWALL_EMMC_INIT_SECURE_ID                    ( 25 )
#define FIREWALL_GIGE_INIT_SECURE_ID                    ( 26 )
#define FIREWALL_JPEG_INIT_SECURE_ID                    ( 27 )
#define FIREWALL_DBG_ULTRASOC_SECURE_INIT_SECURE_ID     ( 28 )
#define FIREWALL_DBG_ULTRASOC_UNSECURE_INIT_SECURE_ID   ( 29 )
#define FIREWALL_DBG_JTAG_SECURE_INIT_SECURE_ID         ( 30 )
#define FIREWALL_DBG_JTAG_UNSECURE_INIT_SECURE_ID       ( 31 )
#define FIREWALL_DBG_TRACE_SECURE_INIT_SECURE_ID        ( 32 )
#define FIREWALL_DBG_TRACE_UNSECURE_INIT_SECURE_ID      ( 33 )
#define FIREWALL_OCS_AES_INIT_SECURE_ID                 ( 34 )
#define FIREWALL_OCS_HCU_INIT_SECURE_ID                 ( 35 )
#define FIREWALL_PCIE_INIT_SECURE_ID                    ( 36 )
#define FIREWALL_SDIO_HOST_0_INIT_SECURE_ID             ( 37 )
#define FIREWALL_SDIO_HOST_1_INIT_SECURE_ID             ( 38 )
#define FIREWALL_USB_INIT_SECURE_ID                     ( 39 )
#define FIREWALL_UPA_CMX_M_INIT_SECURE_ID               ( 40 )
#define FIREWALL_UPA_CMX_DMA_INIT_SECURE_ID             ( 41 )
#define IMR_INIT_DEC400_OFFSET                        ( 0x0168 )
#define IMR_INIT_UPA_L2C_OFFSET                       ( 0x0170 )
#define IMR_INIT_NCE_MBI_TARG_OFFSET                  ( 0x0160 )
#define IMR_INIT_AMC_OFFSET                           ( 0x0008 )
#define IMR_INIT_CIF_OFFSET                           ( 0x0010 )
#define IMR_INIT_LCD_OFFSET                           ( 0x0018 )
#define IMR_INIT_MIPI_RX_0_OFFSET                     ( 0x0020 )
#define IMR_INIT_MIPI_RX_1_OFFSET                     ( 0x0028 )
#define IMR_INIT_MIPI_RX_2_OFFSET                     ( 0x0030 )
#define IMR_INIT_MIPI_RX_3_OFFSET                     ( 0x0038 )
#define IMR_INIT_MIPI_RX_4_OFFSET                     ( 0x0040 )
#define IMR_INIT_MIPI_RX_5_OFFSET                     ( 0x0048 )
#define IMR_INIT_MIPI_TX_0_OFFSET                     ( 0x0050 )
#define IMR_INIT_MIPI_TX_1_OFFSET                     ( 0x0058 )
#define IMR_INIT_MIPI_TX_2_OFFSET                     ( 0x0060 )
#define IMR_INIT_MIPI_TX_3_OFFSET                     ( 0x0068 )
#define IMR_INIT_SLVDS0_OFFSET                        ( 0x0070 )
#define IMR_INIT_SLVDS1_OFFSET                        ( 0x0078 )
#define IMR_INIT_LEON_MSS_RT_L2C_OFFSET               ( 0x0080 )
#define IMR_INIT_LEON_MSS_RT_AHB_BP_OFFSET            ( 0x0088 )
#define IMR_INIT_DTB_DCT_FFT_OFFSET                   ( 0x0098 )
#define IMR_INIT_BLT_OFFSET                           ( 0x00A0 )
#define IMR_INIT_VDEC_OFFSET                          ( 0x00A8 )
#define IMR_INIT_VENC_OFFSET                          ( 0x00B0 )
#define IMR_INIT_A53_CPU_OFFSET                       ( 0x00B8 )
#define IMR_INIT_AXIDMA_OFFSET                        ( 0x00C0 )
#define IMR_INIT_EMMC_OFFSET                          ( 0x00C8 )
#define IMR_INIT_GIGE_OFFSET                          ( 0x00D0 )
#define IMR_INIT_JPEG_OFFSET                          ( 0x00D8 )
#define IMR_INIT_DBG_ULTRASOC_SECURE_OFFSET           ( 0x00E0 )
#define IMR_INIT_DBG_ULTRASOC_UNSECURE_OFFSET         ( 0x00E8 )
#define IMR_INIT_DBG_JTAG_SECURE_OFFSET               ( 0x00F0 )
#define IMR_INIT_DBG_JTAG_UNSECURE_OFFSET             ( 0x00F8 )
#define IMR_INIT_DBG_TRACE_SECURE_OFFSET              ( 0x0100 )
#define IMR_INIT_DBG_TRACE_UNSECURE_OFFSET            ( 0x0108 )
#define IMR_INIT_OCS_AES_OFFSET                       ( 0x0110 )
#define IMR_INIT_OCS_HCU_OFFSET                       ( 0x0118 )
#define IMR_INIT_PCIE_OFFSET                          ( 0x0120 )
#define IMR_INIT_SDIO_HOST_0_OFFSET                   ( 0x0128 )
#define IMR_INIT_SDIO_HOST_1_OFFSET                   ( 0x0130 )
#define IMR_INIT_USB_OFFSET                           ( 0x0138 )
#define IMR_INIT_UPA_CMX_M_OFFSET                     ( 0x0140 )
#define IMR_INIT_UPA_CMX_DMA_OFFSET                   ( 0x0148 )
#define NUM_IMR_INIT                                  ( 48 )
#define IMR_ACTIVE_INIT                               ( 127543348559870 )
#define FIREWALL_IMR_BASE                             ( (DSS_NOC_BASE_ADR + 0xC000) )
#define IMR_INIT_RD_DEC400_ADR                          ( (FIREWALL_IMR_BASE + IMR_INIT_DEC400_OFFSET) )
#define IMR_INIT_WR_DEC400_ADR                          ( (FIREWALL_IMR_BASE + IMR_INIT_DEC400_OFFSET + 0x4) )
#define IMR_INIT_RD_UPA_L2C_ADR                         ( (FIREWALL_IMR_BASE + IMR_INIT_UPA_L2C_OFFSET) )
#define IMR_INIT_WR_UPA_L2C_ADR                         ( (FIREWALL_IMR_BASE + IMR_INIT_UPA_L2C_OFFSET + 0x4) )
#define IMR_INIT_RD_NCE_MBI_TARG_ADR                    ( (FIREWALL_IMR_BASE + IMR_INIT_NCE_MBI_TARG_OFFSET) )
#define IMR_INIT_WR_NCE_MBI_TARG_ADR                    ( (FIREWALL_IMR_BASE + IMR_INIT_NCE_MBI_TARG_OFFSET + 0x4) )
#define IMR_INIT_RD_AMC_ADR                             ( (FIREWALL_IMR_BASE + IMR_INIT_AMC_OFFSET) )
#define IMR_INIT_WR_AMC_ADR                             ( (FIREWALL_IMR_BASE + IMR_INIT_AMC_OFFSET + 0x4) )
#define IMR_INIT_RD_CIF_ADR                             ( (FIREWALL_IMR_BASE + IMR_INIT_CIF_OFFSET) )
#define IMR_INIT_WR_CIF_ADR                             ( (FIREWALL_IMR_BASE + IMR_INIT_CIF_OFFSET + 0x4) )
#define IMR_INIT_RD_LCD_ADR                             ( (FIREWALL_IMR_BASE + IMR_INIT_LCD_OFFSET) )
#define IMR_INIT_WR_LCD_ADR                             ( (FIREWALL_IMR_BASE + IMR_INIT_LCD_OFFSET + 0x4) )
#define IMR_INIT_RD_MIPI_RX_0_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_RX_0_OFFSET) )
#define IMR_INIT_WR_MIPI_RX_0_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_RX_0_OFFSET + 0x4) )
#define IMR_INIT_RD_MIPI_RX_1_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_RX_1_OFFSET) )
#define IMR_INIT_WR_MIPI_RX_1_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_RX_1_OFFSET + 0x4) )
#define IMR_INIT_RD_MIPI_RX_2_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_RX_2_OFFSET) )
#define IMR_INIT_WR_MIPI_RX_2_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_RX_2_OFFSET + 0x4) )
#define IMR_INIT_RD_MIPI_RX_3_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_RX_3_OFFSET) )
#define IMR_INIT_WR_MIPI_RX_3_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_RX_3_OFFSET + 0x4) )
#define IMR_INIT_RD_MIPI_RX_4_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_RX_4_OFFSET) )
#define IMR_INIT_WR_MIPI_RX_4_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_RX_4_OFFSET + 0x4) )
#define IMR_INIT_RD_MIPI_RX_5_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_RX_5_OFFSET) )
#define IMR_INIT_WR_MIPI_RX_5_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_RX_5_OFFSET + 0x4) )
#define IMR_INIT_RD_MIPI_TX_0_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_TX_0_OFFSET) )
#define IMR_INIT_WR_MIPI_TX_0_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_TX_0_OFFSET + 0x4) )
#define IMR_INIT_RD_MIPI_TX_1_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_TX_1_OFFSET) )
#define IMR_INIT_WR_MIPI_TX_1_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_TX_1_OFFSET + 0x4) )
#define IMR_INIT_RD_MIPI_TX_2_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_TX_2_OFFSET) )
#define IMR_INIT_WR_MIPI_TX_2_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_TX_2_OFFSET + 0x4) )
#define IMR_INIT_RD_MIPI_TX_3_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_TX_3_OFFSET) )
#define IMR_INIT_WR_MIPI_TX_3_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_MIPI_TX_3_OFFSET + 0x4) )
#define IMR_INIT_RD_SLVDS0_ADR                          ( (FIREWALL_IMR_BASE + IMR_INIT_SLVDS0_OFFSET) )
#define IMR_INIT_WR_SLVDS0_ADR                          ( (FIREWALL_IMR_BASE + IMR_INIT_SLVDS0_OFFSET + 0x4) )
#define IMR_INIT_RD_SLVDS1_ADR                          ( (FIREWALL_IMR_BASE + IMR_INIT_SLVDS1_OFFSET) )
#define IMR_INIT_WR_SLVDS1_ADR                          ( (FIREWALL_IMR_BASE + IMR_INIT_SLVDS1_OFFSET + 0x4) )
#define IMR_INIT_RD_LEON_MSS_RT_L2C_ADR                 ( (FIREWALL_IMR_BASE + IMR_INIT_LEON_MSS_RT_L2C_OFFSET) )
#define IMR_INIT_WR_LEON_MSS_RT_L2C_ADR                 ( (FIREWALL_IMR_BASE + IMR_INIT_LEON_MSS_RT_L2C_OFFSET + 0x4) )
#define IMR_INIT_RD_LEON_MSS_RT_AHB_BP_ADR              ( (FIREWALL_IMR_BASE + IMR_INIT_LEON_MSS_RT_AHB_BP_OFFSET) )
#define IMR_INIT_WR_LEON_MSS_RT_AHB_BP_ADR              ( (FIREWALL_IMR_BASE + IMR_INIT_LEON_MSS_RT_AHB_BP_OFFSET + 0x4) )
#define IMR_INIT_RD_DTB_DCT_FFT_ADR                     ( (FIREWALL_IMR_BASE + IMR_INIT_DTB_DCT_FFT_OFFSET) )
#define IMR_INIT_WR_DTB_DCT_FFT_ADR                     ( (FIREWALL_IMR_BASE + IMR_INIT_DTB_DCT_FFT_OFFSET + 0x4) )
#define IMR_INIT_RD_BLT_ADR                             ( (FIREWALL_IMR_BASE + IMR_INIT_BLT_OFFSET) )
#define IMR_INIT_WR_BLT_ADR                             ( (FIREWALL_IMR_BASE + IMR_INIT_BLT_OFFSET + 0x4) )
#define IMR_INIT_RD_VDEC_ADR                            ( (FIREWALL_IMR_BASE + IMR_INIT_VDEC_OFFSET) )
#define IMR_INIT_WR_VDEC_ADR                            ( (FIREWALL_IMR_BASE + IMR_INIT_VDEC_OFFSET + 0x4) )
#define IMR_INIT_RD_VENC_ADR                            ( (FIREWALL_IMR_BASE + IMR_INIT_VENC_OFFSET) )
#define IMR_INIT_WR_VENC_ADR                            ( (FIREWALL_IMR_BASE + IMR_INIT_VENC_OFFSET + 0x4) )
#define IMR_INIT_RD_A53_CPU_ADR                         ( (FIREWALL_IMR_BASE + IMR_INIT_A53_CPU_OFFSET) )
#define IMR_INIT_WR_A53_CPU_ADR                         ( (FIREWALL_IMR_BASE + IMR_INIT_A53_CPU_OFFSET + 0x4) )
#define IMR_INIT_RD_AXIDMA_ADR                          ( (FIREWALL_IMR_BASE + IMR_INIT_AXIDMA_OFFSET) )
#define IMR_INIT_WR_AXIDMA_ADR                          ( (FIREWALL_IMR_BASE + IMR_INIT_AXIDMA_OFFSET + 0x4) )
#define IMR_INIT_RD_EMMC_ADR                            ( (FIREWALL_IMR_BASE + IMR_INIT_EMMC_OFFSET) )
#define IMR_INIT_WR_EMMC_ADR                            ( (FIREWALL_IMR_BASE + IMR_INIT_EMMC_OFFSET + 0x4) )
#define IMR_INIT_RD_GIGE_ADR                            ( (FIREWALL_IMR_BASE + IMR_INIT_GIGE_OFFSET) )
#define IMR_INIT_WR_GIGE_ADR                            ( (FIREWALL_IMR_BASE + IMR_INIT_GIGE_OFFSET + 0x4) )
#define IMR_INIT_RD_JPEG_ADR                            ( (FIREWALL_IMR_BASE + IMR_INIT_JPEG_OFFSET) )
#define IMR_INIT_WR_JPEG_ADR                            ( (FIREWALL_IMR_BASE + IMR_INIT_JPEG_OFFSET + 0x4) )
#define IMR_INIT_RD_DBG_ULTRASOC_SECURE_ADR             ( (FIREWALL_IMR_BASE + IMR_INIT_DBG_ULTRASOC_SECURE_OFFSET) )
#define IMR_INIT_WR_DBG_ULTRASOC_SECURE_ADR             ( (FIREWALL_IMR_BASE + IMR_INIT_DBG_ULTRASOC_SECURE_OFFSET + 0x4) )
#define IMR_INIT_RD_DBG_ULTRASOC_UNSECURE_ADR           ( (FIREWALL_IMR_BASE + IMR_INIT_DBG_ULTRASOC_UNSECURE_OFFSET) )
#define IMR_INIT_WR_DBG_ULTRASOC_UNSECURE_ADR           ( (FIREWALL_IMR_BASE + IMR_INIT_DBG_ULTRASOC_UNSECURE_OFFSET + 0x4) )
#define IMR_INIT_RD_DBG_JTAG_SECURE_ADR                 ( (FIREWALL_IMR_BASE + IMR_INIT_DBG_JTAG_SECURE_OFFSET) )
#define IMR_INIT_WR_DBG_JTAG_SECURE_ADR                 ( (FIREWALL_IMR_BASE + IMR_INIT_DBG_JTAG_SECURE_OFFSET + 0x4) )
#define IMR_INIT_RD_DBG_JTAG_UNSECURE_ADR               ( (FIREWALL_IMR_BASE + IMR_INIT_DBG_JTAG_UNSECURE_OFFSET) )
#define IMR_INIT_WR_DBG_JTAG_UNSECURE_ADR               ( (FIREWALL_IMR_BASE + IMR_INIT_DBG_JTAG_UNSECURE_OFFSET + 0x4) )
#define IMR_INIT_RD_DBG_TRACE_SECURE_ADR                ( (FIREWALL_IMR_BASE + IMR_INIT_DBG_TRACE_SECURE_OFFSET) )
#define IMR_INIT_WR_DBG_TRACE_SECURE_ADR                ( (FIREWALL_IMR_BASE + IMR_INIT_DBG_TRACE_SECURE_OFFSET + 0x4) )
#define IMR_INIT_RD_DBG_TRACE_UNSECURE_ADR              ( (FIREWALL_IMR_BASE + IMR_INIT_DBG_TRACE_UNSECURE_OFFSET) )
#define IMR_INIT_WR_DBG_TRACE_UNSECURE_ADR              ( (FIREWALL_IMR_BASE + IMR_INIT_DBG_TRACE_UNSECURE_OFFSET + 0x4) )
#define IMR_INIT_RD_OCS_AES_ADR                         ( (FIREWALL_IMR_BASE + IMR_INIT_OCS_AES_OFFSET) )
#define IMR_INIT_WR_OCS_AES_ADR                         ( (FIREWALL_IMR_BASE + IMR_INIT_OCS_AES_OFFSET + 0x4) )
#define IMR_INIT_RD_OCS_HCU_ADR                         ( (FIREWALL_IMR_BASE + IMR_INIT_OCS_HCU_OFFSET) )
#define IMR_INIT_WR_OCS_HCU_ADR                         ( (FIREWALL_IMR_BASE + IMR_INIT_OCS_HCU_OFFSET + 0x4) )
#define IMR_INIT_RD_PCIE_ADR                            ( (FIREWALL_IMR_BASE + IMR_INIT_PCIE_OFFSET) )
#define IMR_INIT_WR_PCIE_ADR                            ( (FIREWALL_IMR_BASE + IMR_INIT_PCIE_OFFSET + 0x4) )
#define IMR_INIT_RD_SDIO_HOST_0_ADR                     ( (FIREWALL_IMR_BASE + IMR_INIT_SDIO_HOST_0_OFFSET) )
#define IMR_INIT_WR_SDIO_HOST_0_ADR                     ( (FIREWALL_IMR_BASE + IMR_INIT_SDIO_HOST_0_OFFSET + 0x4) )
#define IMR_INIT_RD_SDIO_HOST_1_ADR                     ( (FIREWALL_IMR_BASE + IMR_INIT_SDIO_HOST_1_OFFSET) )
#define IMR_INIT_WR_SDIO_HOST_1_ADR                     ( (FIREWALL_IMR_BASE + IMR_INIT_SDIO_HOST_1_OFFSET + 0x4) )
#define IMR_INIT_RD_USB_ADR                             ( (FIREWALL_IMR_BASE + IMR_INIT_USB_OFFSET) )
#define IMR_INIT_WR_USB_ADR                             ( (FIREWALL_IMR_BASE + IMR_INIT_USB_OFFSET + 0x4) )
#define IMR_INIT_RD_UPA_CMX_M_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_UPA_CMX_M_OFFSET) )
#define IMR_INIT_WR_UPA_CMX_M_ADR                       ( (FIREWALL_IMR_BASE + IMR_INIT_UPA_CMX_M_OFFSET + 0x4) )
#define IMR_INIT_RD_UPA_CMX_DMA_ADR                     ( (FIREWALL_IMR_BASE + IMR_INIT_UPA_CMX_DMA_OFFSET) )
#define IMR_INIT_WR_UPA_CMX_DMA_ADR                     ( (FIREWALL_IMR_BASE + IMR_INIT_UPA_CMX_DMA_OFFSET + 0x4) )
#define NUM_IMR_SUBFIREWALLS                        (    8 )
#define NUM_IMR                                     (    16 )
#define FIREWALL_IMR_ADDR_BASE_ADR                  (    (DSS_NOC_BASE_ADR           + 0xC000) )
#define IMR_ADDR_BASE_0_OFFSET          (    (0x0400) )
#define IMR_ADDR_BASE_1_OFFSET          (    (0x0408) )
#define IMR_ADDR_BASE_2_OFFSET          (    (0x0410) )
#define IMR_ADDR_BASE_3_OFFSET          (    (0x0418) )
#define IMR_ADDR_BASE_4_OFFSET          (    (0x0420) )
#define IMR_ADDR_BASE_5_OFFSET          (    (0x0428) )
#define IMR_ADDR_BASE_6_OFFSET          (    (0x0430) )
#define IMR_ADDR_BASE_7_OFFSET          (    (0x0438) )
#define IMR_ADDR_BASE_8_OFFSET          (    (0x0440) )
#define IMR_ADDR_BASE_9_OFFSET          (    (0x0448) )
#define IMR_ADDR_BASE_10_OFFSET         (    (0x0450) )
#define IMR_ADDR_BASE_11_OFFSET         (    (0x0458) )
#define IMR_ADDR_BASE_12_OFFSET         (    (0x0460) )
#define IMR_ADDR_BASE_13_OFFSET         (    (0x0468) )
#define IMR_ADDR_BASE_14_OFFSET         (    (0x0470) )
#define IMR_ADDR_BASE_15_OFFSET         (    (0x0478) )
#define IMR_ADDR_BASE_0_ADR             (    (FIREWALL_IMR_ADDR_BASE_ADR + IMR_ADDR_BASE_0_OFFSET ) )
#define IMR_ADDR_BASE_1_ADR             (    (FIREWALL_IMR_ADDR_BASE_ADR + IMR_ADDR_BASE_1_OFFSET ) )
#define IMR_ADDR_BASE_2_ADR             (    (FIREWALL_IMR_ADDR_BASE_ADR + IMR_ADDR_BASE_2_OFFSET ) )
#define IMR_ADDR_BASE_3_ADR             (    (FIREWALL_IMR_ADDR_BASE_ADR + IMR_ADDR_BASE_3_OFFSET ) )
#define IMR_ADDR_BASE_4_ADR             (    (FIREWALL_IMR_ADDR_BASE_ADR + IMR_ADDR_BASE_4_OFFSET ) )
#define IMR_ADDR_BASE_5_ADR             (    (FIREWALL_IMR_ADDR_BASE_ADR + IMR_ADDR_BASE_5_OFFSET ) )
#define IMR_ADDR_BASE_6_ADR             (    (FIREWALL_IMR_ADDR_BASE_ADR + IMR_ADDR_BASE_6_OFFSET ) )
#define IMR_ADDR_BASE_7_ADR             (    (FIREWALL_IMR_ADDR_BASE_ADR + IMR_ADDR_BASE_7_OFFSET ) )
#define IMR_ADDR_BASE_8_ADR             (    (FIREWALL_IMR_ADDR_BASE_ADR + IMR_ADDR_BASE_8_OFFSET ) )
#define IMR_ADDR_BASE_9_ADR             (    (FIREWALL_IMR_ADDR_BASE_ADR + IMR_ADDR_BASE_9_OFFSET ) )
#define IMR_ADDR_BASE_10_ADR            (    (FIREWALL_IMR_ADDR_BASE_ADR + IMR_ADDR_BASE_10_OFFSET) )
#define IMR_ADDR_BASE_11_ADR            (    (FIREWALL_IMR_ADDR_BASE_ADR + IMR_ADDR_BASE_11_OFFSET) )
#define IMR_ADDR_BASE_12_ADR            (    (FIREWALL_IMR_ADDR_BASE_ADR + IMR_ADDR_BASE_12_OFFSET) )
#define IMR_ADDR_BASE_13_ADR            (    (FIREWALL_IMR_ADDR_BASE_ADR + IMR_ADDR_BASE_13_OFFSET) )
#define IMR_ADDR_BASE_14_ADR            (    (FIREWALL_IMR_ADDR_BASE_ADR + IMR_ADDR_BASE_14_OFFSET) )
#define IMR_ADDR_BASE_15_ADR            (    (FIREWALL_IMR_ADDR_BASE_ADR + IMR_ADDR_BASE_15_OFFSET) )
#define FIREWALL_IMR_ADDR_MASK_ADR      (    (DSS_NOC_BASE_ADR           + 0xC000) )
#define IMR_ADDR_MASK_0_OFFSET          (    (0x0800) )
#define IMR_ADDR_MASK_1_OFFSET          (    (0x0808) )
#define IMR_ADDR_MASK_2_OFFSET          (    (0x0810) )
#define IMR_ADDR_MASK_3_OFFSET          (    (0x0818) )
#define IMR_ADDR_MASK_4_OFFSET          (    (0x0820) )
#define IMR_ADDR_MASK_5_OFFSET          (    (0x0828) )
#define IMR_ADDR_MASK_6_OFFSET          (    (0x0830) )
#define IMR_ADDR_MASK_7_OFFSET          (    (0x0838) )
#define IMR_ADDR_MASK_8_OFFSET          (    (0x0840) )
#define IMR_ADDR_MASK_9_OFFSET          (    (0x0848) )
#define IMR_ADDR_MASK_10_OFFSET         (    (0x0850) )
#define IMR_ADDR_MASK_11_OFFSET         (    (0x0858) )
#define IMR_ADDR_MASK_12_OFFSET         (    (0x0860) )
#define IMR_ADDR_MASK_13_OFFSET         (    (0x0868) )
#define IMR_ADDR_MASK_14_OFFSET         (    (0x0870) )
#define IMR_ADDR_MASK_15_OFFSET         (    (0x0878) )
#define IMR_ADDR_MASK_0_ADR             (    (FIREWALL_IMR_ADDR_MASK_ADR + IMR_ADDR_MASK_0_OFFSET ) )
#define IMR_ADDR_MASK_1_ADR             (    (FIREWALL_IMR_ADDR_MASK_ADR + IMR_ADDR_MASK_1_OFFSET ) )
#define IMR_ADDR_MASK_2_ADR             (    (FIREWALL_IMR_ADDR_MASK_ADR + IMR_ADDR_MASK_2_OFFSET ) )
#define IMR_ADDR_MASK_3_ADR             (    (FIREWALL_IMR_ADDR_MASK_ADR + IMR_ADDR_MASK_3_OFFSET ) )
#define IMR_ADDR_MASK_4_ADR             (    (FIREWALL_IMR_ADDR_MASK_ADR + IMR_ADDR_MASK_4_OFFSET ) )
#define IMR_ADDR_MASK_5_ADR             (    (FIREWALL_IMR_ADDR_MASK_ADR + IMR_ADDR_MASK_5_OFFSET ) )
#define IMR_ADDR_MASK_6_ADR             (    (FIREWALL_IMR_ADDR_MASK_ADR + IMR_ADDR_MASK_6_OFFSET ) )
#define IMR_ADDR_MASK_7_ADR             (    (FIREWALL_IMR_ADDR_MASK_ADR + IMR_ADDR_MASK_7_OFFSET ) )
#define IMR_ADDR_MASK_8_ADR             (    (FIREWALL_IMR_ADDR_MASK_ADR + IMR_ADDR_MASK_8_OFFSET ) )
#define IMR_ADDR_MASK_9_ADR             (    (FIREWALL_IMR_ADDR_MASK_ADR + IMR_ADDR_MASK_9_OFFSET ) )
#define IMR_ADDR_MASK_10_ADR            (    (FIREWALL_IMR_ADDR_MASK_ADR + IMR_ADDR_MASK_10_OFFSET) )
#define IMR_ADDR_MASK_11_ADR            (    (FIREWALL_IMR_ADDR_MASK_ADR + IMR_ADDR_MASK_11_OFFSET) )
#define IMR_ADDR_MASK_12_ADR            (    (FIREWALL_IMR_ADDR_MASK_ADR + IMR_ADDR_MASK_12_OFFSET) )
#define IMR_ADDR_MASK_13_ADR            (    (FIREWALL_IMR_ADDR_MASK_ADR + IMR_ADDR_MASK_13_OFFSET) )
#define IMR_ADDR_MASK_14_ADR            (    (FIREWALL_IMR_ADDR_MASK_ADR + IMR_ADDR_MASK_14_OFFSET) )
#define IMR_ADDR_MASK_15_ADR            (    (FIREWALL_IMR_ADDR_MASK_ADR + IMR_ADDR_MASK_15_OFFSET) )
#define FIREWALL_IMR_LOCK_ADR           (    (DSS_NOC_BASE_ADR           + 0xC000) )
#define IMR_LOCK_0_OFFSET               (    (0x0C00) )
#define IMR_LOCK_1_OFFSET               (    (0x0C08) )
#define IMR_LOCK_2_OFFSET               (    (0x0C10) )
#define IMR_LOCK_3_OFFSET               (    (0x0C18) )
#define IMR_LOCK_4_OFFSET               (    (0x0C20) )
#define IMR_LOCK_5_OFFSET               (    (0x0C28) )
#define IMR_LOCK_6_OFFSET               (    (0x0C30) )
#define IMR_LOCK_7_OFFSET               (    (0x0C38) )
#define IMR_LOCK_8_OFFSET               (    (0x0C40) )
#define IMR_LOCK_9_OFFSET               (    (0x0C48) )
#define IMR_LOCK_10_OFFSET              (    (0x0C50) )
#define IMR_LOCK_11_OFFSET              (    (0x0C58) )
#define IMR_LOCK_12_OFFSET              (    (0x0C60) )
#define IMR_LOCK_13_OFFSET              (    (0x0C68) )
#define IMR_LOCK_14_OFFSET              (    (0x0C70) )
#define IMR_LOCK_15_OFFSET              (    (0x0C78) )
#define IMR_LOCK_ALL_RO_OFFSET          (    (0x0C80) )
#define IMR_LOCK_0_ADR                  (    (FIREWALL_IMR_LOCK_ADR + IMR_LOCK_0_OFFSET ) )
#define IMR_LOCK_1_ADR                  (    (FIREWALL_IMR_LOCK_ADR + IMR_LOCK_1_OFFSET ) )
#define IMR_LOCK_2_ADR                  (    (FIREWALL_IMR_LOCK_ADR + IMR_LOCK_2_OFFSET ) )
#define IMR_LOCK_3_ADR                  (    (FIREWALL_IMR_LOCK_ADR + IMR_LOCK_3_OFFSET ) )
#define IMR_LOCK_4_ADR                  (    (FIREWALL_IMR_LOCK_ADR + IMR_LOCK_4_OFFSET ) )
#define IMR_LOCK_5_ADR                  (    (FIREWALL_IMR_LOCK_ADR + IMR_LOCK_5_OFFSET ) )
#define IMR_LOCK_6_ADR                  (    (FIREWALL_IMR_LOCK_ADR + IMR_LOCK_6_OFFSET ) )
#define IMR_LOCK_7_ADR                  (    (FIREWALL_IMR_LOCK_ADR + IMR_LOCK_7_OFFSET ) )
#define IMR_LOCK_8_ADR                  (    (FIREWALL_IMR_LOCK_ADR + IMR_LOCK_8_OFFSET ) )
#define IMR_LOCK_9_ADR                  (    (FIREWALL_IMR_LOCK_ADR + IMR_LOCK_9_OFFSET ) )
#define IMR_LOCK_10_ADR                 (    (FIREWALL_IMR_LOCK_ADR + IMR_LOCK_10_OFFSET) )
#define IMR_LOCK_11_ADR                 (    (FIREWALL_IMR_LOCK_ADR + IMR_LOCK_11_OFFSET) )
#define IMR_LOCK_12_ADR                 (    (FIREWALL_IMR_LOCK_ADR + IMR_LOCK_12_OFFSET) )
#define IMR_LOCK_13_ADR                 (    (FIREWALL_IMR_LOCK_ADR + IMR_LOCK_13_OFFSET) )
#define IMR_LOCK_14_ADR                 (    (FIREWALL_IMR_LOCK_ADR + IMR_LOCK_14_OFFSET) )
#define IMR_LOCK_15_ADR                 (    (FIREWALL_IMR_LOCK_ADR + IMR_LOCK_15_OFFSET) )
#define IMR_LOCK_ALL_RO_ADR             (    (FIREWALL_IMR_LOCK_ADR + IMR_LOCK_ALL_RO_OFFSET) )
#define SDIOH_SDMA_SA_OFFSET           (   (0x000) )
#define SDIOH_BLK_OFFSET               (   (0x004) )
#define SDIOH_CMDARG_OFFSET            (   (0x008) )
#define SDIOH_CMD_TM_OFFSET            (   (0x00c) )
#define SDIOH_RESP0_OFFSET             (   (0x010) )
#define SDIOH_RESP1_OFFSET             (   (0x014) )
#define SDIOH_RESP2_OFFSET             (   (0x018) )
#define SDIOH_RESP3_OFFSET             (   (0x01c) )
#define SDIOH_DATAPORT_OFFSET          (   (0x020) )
#define SDIOH_DATSTS_OFFSET            (   (0x024) )
#define SDIOH_CTRL_OFFSET              (   (0x028) )
#define SDIOH_CLKRST_OFFSET            (   (0x02c) )
#define SDIOH_INTSTS_OFFSET            (   (0x030) )
#define SDIOH_INTMASK_OFFSET           (   (0x034) )
#define SDIOH_SIGMASK_OFFSET           (   (0x038) )
#define SDIOH_ACST_HCT2_OFFSET         (   (0x03c) )
#define SDIOH_CAPS1_OFFSET             (   (0x040) )
#define SDIOH_CAPS2_OFFSET             (   (0x044) )
#define SDIOH_MAXCCAPS1_OFFSET         (   (0x048) )
#define SDIOH_MAXCCAPS2_OFFSET         (   (0x04c) )
#define SDIOH_FORCEVENT_OFFSET         (   (0x050) )
#define SDIOH_ADMAERRSTS_OFFSET        (   (0x054) )
#define SDIOH_ADMA_SA0_OFFSET          (   (0x058) )
#define SDIOH_ADMA_SA1_OFFSET          (   (0x05c) )
#define SDIOH_PRESET0_OFFSET           (   (0x060) )
#define SDIOH_PRESET1_OFFSET           (   (0x064) )
#define SDIOH_PRESET2_OFFSET           (   (0x068) )
#define SDIOH_PRESET3_OFFSET           (   (0x06c) )
#define SDIOH_BOOT_TO_OFFSET           (   (0x070) )
#define SDIOH_PRESET4_OFFSET           (   (0x074) )
#define SDIOH_VEND_REG_OFFSET          (   (0x078) )
#define SDIOH_SHAREDBCTRL_OFFSET       (   (0x0e0) )
#define SDIOH_SLINT_HVER_OFFSET        (   (0x0fc) )
#define SDIOH0_BASE_ADR                (    SDIO_0_BASE_ADR )
#define SDIOH0_SDMA_SA                 (   (SDIOH0_BASE_ADR + SDIOH_SDMA_SA_OFFSET) )
#define SDIOH0_BLK                     (   (SDIOH0_BASE_ADR + SDIOH_BLK_OFFSET) )
#define SDIOH0_CMDARG                  (   (SDIOH0_BASE_ADR + SDIOH_CMDARG_OFFSET) )
#define SDIOH0_CMD_TM                  (   (SDIOH0_BASE_ADR + SDIOH_CMD_TM_OFFSET) )
#define SDIOH0_RESP0                   (   (SDIOH0_BASE_ADR + SDIOH_RESP0_OFFSET) )
#define SDIOH0_RESP1                   (   (SDIOH0_BASE_ADR + SDIOH_RESP1_OFFSET) )
#define SDIOH0_RESP2                   (   (SDIOH0_BASE_ADR + SDIOH_RESP2_OFFSET) )
#define SDIOH0_RESP3                   (   (SDIOH0_BASE_ADR + SDIOH_RESP3_OFFSET) )
#define SDIOH0_DATAPORT                (   (SDIOH0_BASE_ADR + SDIOH_DATAPORT_OFFSET) )
#define SDIOH0_DATSTS                  (   (SDIOH0_BASE_ADR + SDIOH_DATSTS_OFFSET) )
#define SDIOH0_CTRL                    (   (SDIOH0_BASE_ADR + SDIOH_CTRL_OFFSET) )
#define SDIOH0_CLKRST                  (   (SDIOH0_BASE_ADR + SDIOH_CLKRST_OFFSET) )
#define SDIOH0_INTSTS                  (   (SDIOH0_BASE_ADR + SDIOH_INTSTS_OFFSET) )
#define SDIOH0_INTMASK                 (   (SDIOH0_BASE_ADR + SDIOH_INTMASK_OFFSET) )
#define SDIOH0_SIGMASK                 (   (SDIOH0_BASE_ADR + SDIOH_SIGMASK_OFFSET) )
#define SDIOH0_ACST_HCT2               (   (SDIOH0_BASE_ADR + SDIOH_ACST_HCT2_OFFSET) )
#define SDIOH0_CAPS1                   (   (SDIOH0_BASE_ADR + SDIOH_CAPS1_OFFSET) )
#define SDIOH0_CAPS2                   (   (SDIOH0_BASE_ADR + SDIOH_CAPS2_OFFSET) )
#define SDIOH0_MAXCCAPS1               (   (SDIOH0_BASE_ADR + SDIOH_MAXCCAPS1_OFFSET) )
#define SDIOH0_MAXCCAPS2               (   (SDIOH0_BASE_ADR + SDIOH_MAXCCAPS2_OFFSET) )
#define SDIOH0_FORCEVENT               (   (SDIOH0_BASE_ADR + SDIOH_FORCEVENT_OFFSET) )
#define SDIOH0_ADMAERRSTS              (   (SDIOH0_BASE_ADR + SDIOH_ADMAERRSTS_OFFSET) )
#define SDIOH0_ADMA_SA0                (   (SDIOH0_BASE_ADR + SDIOH_ADMA_SA0_OFFSET) )
#define SDIOH0_ADMA_SA1                (   (SDIOH0_BASE_ADR + SDIOH_ADMA_SA1_OFFSET) )
#define SDIOH0_PRESET0                 (   (SDIOH0_BASE_ADR + SDIOH_PRESET0_OFFSET) )
#define SDIOH0_PRESET1                 (   (SDIOH0_BASE_ADR + SDIOH_PRESET1_OFFSET) )
#define SDIOH0_PRESET2                 (   (SDIOH0_BASE_ADR + SDIOH_PRESET2_OFFSET) )
#define SDIOH0_PRESET3                 (   (SDIOH0_BASE_ADR + SDIOH_PRESET3_OFFSET) )
#define SDIOH0_BOOT_TO                 (   (SDIOH0_BASE_ADR + SDIOH_BOOT_TO_OFFSET) )
#define SDIOH0_PRESET4                 (   (SDIOH0_BASE_ADR + SDIOH_PRESET4_OFFSET) )
#define SDIOH0_VEND_REG                (   (SDIOH0_BASE_ADR + SDIOH_VEND_REG_OFFSET) )
#define SDIOH0_SHAREDBCTRL             (   (SDIOH0_BASE_ADR + SDIOH_SHAREDBCTRL_OFFSET) )
#define SDIOH0_SLINT_HVER              (   (SDIOH0_BASE_ADR + SDIOH_SLINT_HVER_OFFSET) )
#define SDIOH1_BASE_ADR                (    SDIO_1_BASE_ADR )
#define SDIOH1_SDMA_SA                 (   (SDIOH1_BASE_ADR + SDIOH_SDMA_SA_OFFSET) )
#define SDIOH1_BLK                     (   (SDIOH1_BASE_ADR + SDIOH_BLK_OFFSET) )
#define SDIOH1_CMDARG                  (   (SDIOH1_BASE_ADR + SDIOH_CMDARG_OFFSET) )
#define SDIOH1_CMD_TM                  (   (SDIOH1_BASE_ADR + SDIOH_CMD_TM_OFFSET) )
#define SDIOH1_RESP0                   (   (SDIOH1_BASE_ADR + SDIOH_RESP0_OFFSET) )
#define SDIOH1_RESP1                   (   (SDIOH1_BASE_ADR + SDIOH_RESP1_OFFSET) )
#define SDIOH1_RESP2                   (   (SDIOH1_BASE_ADR + SDIOH_RESP2_OFFSET) )
#define SDIOH1_RESP3                   (   (SDIOH1_BASE_ADR + SDIOH_RESP3_OFFSET) )
#define SDIOH1_DATAPORT                (   (SDIOH1_BASE_ADR + SDIOH_DATAPORT_OFFSET) )
#define SDIOH1_DATSTS                  (   (SDIOH1_BASE_ADR + SDIOH_DATSTS_OFFSET) )
#define SDIOH1_CTRL                    (   (SDIOH1_BASE_ADR + SDIOH_CTRL_OFFSET) )
#define SDIOH1_CLKRST                  (   (SDIOH1_BASE_ADR + SDIOH_CLKRST_OFFSET) )
#define SDIOH1_INTSTS                  (   (SDIOH1_BASE_ADR + SDIOH_INTSTS_OFFSET) )
#define SDIOH1_INTMASK                 (   (SDIOH1_BASE_ADR + SDIOH_INTMASK_OFFSET) )
#define SDIOH1_SIGMASK                 (   (SDIOH1_BASE_ADR + SDIOH_SIGMASK_OFFSET) )
#define SDIOH1_ACST_HCT2               (   (SDIOH1_BASE_ADR + SDIOH_ACST_HCT2_OFFSET) )
#define SDIOH1_CAPS1                   (   (SDIOH1_BASE_ADR + SDIOH_CAPS1_OFFSET) )
#define SDIOH1_CAPS2                   (   (SDIOH1_BASE_ADR + SDIOH_CAPS2_OFFSET) )
#define SDIOH1_MAXCCAPS1               (   (SDIOH1_BASE_ADR + SDIOH_MAXCCAPS1_OFFSET) )
#define SDIOH1_MAXCCAPS2               (   (SDIOH1_BASE_ADR + SDIOH_MAXCCAPS2_OFFSET) )
#define SDIOH1_FORCEVENT               (   (SDIOH1_BASE_ADR + SDIOH_FORCEVENT_OFFSET) )
#define SDIOH1_ADMAERRSTS              (   (SDIOH1_BASE_ADR + SDIOH_ADMAERRSTS_OFFSET) )
#define SDIOH1_ADMA_SA0                (   (SDIOH1_BASE_ADR + SDIOH_ADMA_SA0_OFFSET) )
#define SDIOH1_ADMA_SA1                (   (SDIOH1_BASE_ADR + SDIOH_ADMA_SA1_OFFSET) )
#define SDIOH1_PRESET0                 (   (SDIOH1_BASE_ADR + SDIOH_PRESET0_OFFSET) )
#define SDIOH1_PRESET1                 (   (SDIOH1_BASE_ADR + SDIOH_PRESET1_OFFSET) )
#define SDIOH1_PRESET2                 (   (SDIOH1_BASE_ADR + SDIOH_PRESET2_OFFSET) )
#define SDIOH1_PRESET3                 (   (SDIOH1_BASE_ADR + SDIOH_PRESET3_OFFSET) )
#define SDIOH1_BOOT_TO                 (   (SDIOH1_BASE_ADR + SDIOH_BOOT_TO_OFFSET) )
#define SDIOH1_PRESET4                 (   (SDIOH1_BASE_ADR + SDIOH_PRESET4_OFFSET) )
#define SDIOH1_VEND_REG                (   (SDIOH1_BASE_ADR + SDIOH_VEND_REG_OFFSET) )
#define SDIOH1_SHAREDBCTRL             (   (SDIOH1_BASE_ADR + SDIOH_SHAREDBCTRL_OFFSET) )
#define SDIOH1_SLINT_HVER              (   (SDIOH1_BASE_ADR + SDIOH_SLINT_HVER_OFFSET) )
#define EMMCH_BASE_ADR                (    EMMC_BASE_ADR )
#define EMMCH_SDMA_SA                 (   (EMMCH_BASE_ADR + SDIOH_SDMA_SA_OFFSET) )
#define EMMCH_BLK                     (   (EMMCH_BASE_ADR + SDIOH_BLK_OFFSET) )
#define EMMCH_CMDARG                  (   (EMMCH_BASE_ADR + SDIOH_CMDARG_OFFSET) )
#define EMMCH_CMD_TM                  (   (EMMCH_BASE_ADR + SDIOH_CMD_TM_OFFSET) )
#define EMMCH_RESP0                   (   (EMMCH_BASE_ADR + SDIOH_RESP0_OFFSET) )
#define EMMCH_RESP1                   (   (EMMCH_BASE_ADR + SDIOH_RESP1_OFFSET) )
#define EMMCH_RESP2                   (   (EMMCH_BASE_ADR + SDIOH_RESP2_OFFSET) )
#define EMMCH_RESP3                   (   (EMMCH_BASE_ADR + SDIOH_RESP3_OFFSET) )
#define EMMCH_DATAPORT                (   (EMMCH_BASE_ADR + SDIOH_DATAPORT_OFFSET) )
#define EMMCH_DATSTS                  (   (EMMCH_BASE_ADR + SDIOH_DATSTS_OFFSET) )
#define EMMCH_CTRL                    (   (EMMCH_BASE_ADR + SDIOH_CTRL_OFFSET) )
#define EMMCH_CLKRST                  (   (EMMCH_BASE_ADR + SDIOH_CLKRST_OFFSET) )
#define EMMCH_INTSTS                  (   (EMMCH_BASE_ADR + SDIOH_INTSTS_OFFSET) )
#define EMMCH_INTMASK                 (   (EMMCH_BASE_ADR + SDIOH_INTMASK_OFFSET) )
#define EMMCH_SIGMASK                 (   (EMMCH_BASE_ADR + SDIOH_SIGMASK_OFFSET) )
#define EMMCH_ACST_HCT2               (   (EMMCH_BASE_ADR + SDIOH_ACST_HCT2_OFFSET) )
#define EMMCH_CAPS1                   (   (EMMCH_BASE_ADR + SDIOH_CAPS1_OFFSET) )
#define EMMCH_CAPS2                   (   (EMMCH_BASE_ADR + SDIOH_CAPS2_OFFSET) )
#define EMMCH_MAXCCAPS1               (   (EMMCH_BASE_ADR + SDIOH_MAXCCAPS1_OFFSET) )
#define EMMCH_MAXCCAPS2               (   (EMMCH_BASE_ADR + SDIOH_MAXCCAPS2_OFFSET) )
#define EMMCH_FORCEVENT               (   (EMMCH_BASE_ADR + SDIOH_FORCEVENT_OFFSET) )
#define EMMCH_ADMAERRSTS              (   (EMMCH_BASE_ADR + SDIOH_ADMAERRSTS_OFFSET) )
#define EMMCH_ADMA_SA0                (   (EMMCH_BASE_ADR + SDIOH_ADMA_SA0_OFFSET) )
#define EMMCH_ADMA_SA1                (   (EMMCH_BASE_ADR + SDIOH_ADMA_SA1_OFFSET) )
#define EMMCH_PRESET0                 (   (EMMCH_BASE_ADR + SDIOH_PRESET0_OFFSET) )
#define EMMCH_PRESET1                 (   (EMMCH_BASE_ADR + SDIOH_PRESET1_OFFSET) )
#define EMMCH_PRESET2                 (   (EMMCH_BASE_ADR + SDIOH_PRESET2_OFFSET) )
#define EMMCH_PRESET3                 (   (EMMCH_BASE_ADR + SDIOH_PRESET3_OFFSET) )
#define EMMCH_BOOT_TO                 (   (EMMCH_BASE_ADR + SDIOH_BOOT_TO_OFFSET) )
#define EMMCH_PRESET4                 (   (EMMCH_BASE_ADR + SDIOH_PRESET4_OFFSET) )
#define EMMCH_VEND_REG                (   (EMMCH_BASE_ADR + SDIOH_VEND_REG_OFFSET) )
#define EMMCH_SHAREDBCTRL             (   (EMMCH_BASE_ADR + SDIOH_SHAREDBCTRL_OFFSET) )
#define EMMCH_SLINT_HVER              (   (EMMCH_BASE_ADR + SDIOH_SLINT_HVER_OFFSET) )
#define AXIDMA_CTRL_DMA_CFG_OFFSET                        ( 0x00 )
#define AXIDMA_CTRL_DMA_STAT_OFFSET                       ( 0x04 )
#define AXIDMA_CTRL_DMA_DBG_STAT_0_OFFSET                 ( 0x08 )
#define AXIDMA_CTRL_DMA_DBG_STAT_1_OFFSET                 ( 0x0c )
#define AXIDMA_CTRL_DMA_HS_SEL_0_OFFSET                   ( 0x10 )
#define AXIDMA_CTRL_DMA_HS_SEL_1_OFFSET                   ( 0x14 )
#define AXIDMA_CTRL_DMA_LPI_OFFSET                        ( 0x18 )
#define APB_PBI_DMA_BASE_ADR                              ( (PBI_AP2_CONTROL_ADR + 0x50000) )
#define AXIDMA0_CTRL_BOTTOM_ADR                           ( (APB_PBI_DMA_BASE_ADR + 0x00) )
#define AXIDMA0_CTRL_TOP_ADR                              ( (APB_PBI_DMA_BASE_ADR + 0x18) )
#define AXIDMA0_CTRL_DMA_CFG_ADR                          ( (APB_PBI_DMA_BASE_ADR + AXIDMA_CTRL_DMA_CFG_OFFSET) )
#define AXIDMA0_CTRL_DMA_STAT_ADR                         ( (APB_PBI_DMA_BASE_ADR + AXIDMA_CTRL_DMA_STAT_OFFSET) )
#define AXIDMA0_CTRL_DMA_DBG_STAT_0_ADR                   ( (APB_PBI_DMA_BASE_ADR + AXIDMA_CTRL_DMA_DBG_STAT_0_OFFSET) )
#define AXIDMA0_CTRL_DMA_DBG_STAT_1_ADR                   ( (APB_PBI_DMA_BASE_ADR + AXIDMA_CTRL_DMA_DBG_STAT_1_OFFSET) )
#define AXIDMA0_CTRL_DMA_HS_SEL_0_ADR                     ( (APB_PBI_DMA_BASE_ADR + AXIDMA_CTRL_DMA_HS_SEL_0_OFFSET) )
#define AXIDMA0_CTRL_DMA_HS_SEL_1_ADR                     ( (APB_PBI_DMA_BASE_ADR + AXIDMA_CTRL_DMA_HS_SEL_1_OFFSET) )
#define AXIDMA0_CTRL_DMA_LPI_ADR                          ( (APB_PBI_DMA_BASE_ADR + AXIDMA_CTRL_DMA_LPI_OFFSET) )
#define AXIDMA_CHANNEL_0_REGS_OFFSET                 ( (0x100) )
#define AXIDMA_CHANNEL_1_REGS_OFFSET                 ( (0x200) )
#define AXIDMA_CHANNEL_2_REGS_OFFSET                 ( (0x300) )
#define AXIDMA_CHANNEL_3_REGS_OFFSET                 ( (0x400) )
#define AXIDMA_CHANNEL_4_REGS_OFFSET                 ( (0x500) )
#define AXIDMA_CHANNEL_5_REGS_OFFSET                 ( (0x600) )
#define AXIDMA_CHANNEL_6_REGS_OFFSET                 ( (0x700) )
#define AXIDMA_CHANNEL_7_REGS_OFFSET                 ( (0x800) )
#define AXIDMA_ID_0_OFFSET                           ( (0x000) )
#define AXIDMA_ID_1_OFFSET                           ( (0x004) )
#define AXIDMA_COMP_VER_0_OFFSET                     ( (0x008) )
#define AXIDMA_COMP_VER_1_OFFSET                     ( (0x00C) )
#define AXIDMA_CFG_0_OFFSET                          ( (0x010) )
#define AXIDMA_CFG_1_OFFSET                          ( (0x014) )
#define AXIDMA_CH_EN_0_OFFSET                        ( (0x018) )
#define AXIDMA_CH_EN_1_OFFSET                        ( (0x01C) )
#define AXIDMA_INT_STATUS_0_OFFSET                   ( (0x030) )
#define AXIDMA_INT_STATUS_1_OFFSET                   ( (0x034) )
#define AXIDMA_COMMON_INT_CLEAR_0_OFFSET             ( (0x038) )
#define AXIDMA_COMMON_INT_CLEAR_1_OFFSET             ( (0x03C) )
#define AXIDMA_COMMON_INT_STATUS_ENABLE_0_OFFSET     ( (0x040) )
#define AXIDMA_COMMON_INT_STATUS_ENABLE_1_OFFSET     ( (0x044) )
#define AXIDMA_COMMON_INT_SIGNAL_ENABLE_0_OFFSET     ( (0x048) )
#define AXIDMA_COMMON_INT_SIGNAL_ENABLE_1_OFFSET     ( (0x04C) )
#define AXIDMA_COMMON_INT_STATUS_0_OFFSET            ( (0x050) )
#define AXIDMA_COMMON_INT_STATUS_1_OFFSET            ( (0x054) )
#define AXIDMA_RESET_0_OFFSET                        ( (0x058) )
#define AXIDMA_RESET_1_OFFSET                        ( (0x05C) )
#define AXIDMA_LOWPOWER_0_OFFSET                     ( (0x060) )
#define AXIDMA_LOWPOWER_1_OFFSET                     ( (0x064) )
#define AXIDMA_CHANNEL_SAR_0_OFFSET                  ( (0x000) )
#define AXIDMA_CHANNEL_SAR_1_OFFSET                  ( (0x004) )
#define AXIDMA_CHANNEL_DAR_0_OFFSET                  ( (0x008) )
#define AXIDMA_CHANNEL_DAR_1_OFFSET                  ( (0x00C) )
#define AXIDMA_CHANNEL_BLOCK_TS_0_OFFSET             ( (0x010) )
#define AXIDMA_CHANNEL_BLOCK_TS_1_OFFSET             ( (0x014) )
#define AXIDMA_CHANNEL_CONTROL_0_OFFSET              ( (0x018) )
#define AXIDMA_CHANNEL_CONTROL_1_OFFSET              ( (0x01C) )
#define AXIDMA_CHANNEL_CONFIG_0_OFFSET               ( (0x020) )
#define AXIDMA_CHANNEL_CONFIG_1_OFFSET               ( (0x024) )
#define AXIDMA_CHANNEL_LINKED_LIST_PTR_0_OFFSET      ( (0x028) )
#define AXIDMA_CHANNEL_LINKED_LIST_PTR_1_OFFSET      ( (0x02C) )
#define AXIDMA_CHANNEL_STATUS_0_OFFSET               ( (0x030) )
#define AXIDMA_CHANNEL_STATUS_1_OFFSET               ( (0x034) )
#define AXIDMA_CHANNEL_SWHSSRCREG_0_OFFSET           ( (0x038) )
#define AXIDMA_CHANNEL_SWHSSRCREG_1_OFFSET           ( (0x03C) )
#define AXIDMA_CHANNEL_SWHSDSTREG_0_OFFSET           ( (0x040) )
#define AXIDMA_CHANNEL_SWHSDSTREG_1_OFFSET           ( (0x044) )
#define AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_0_OFFSET   ( (0x048) )
#define AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_1_OFFSET   ( (0x04C) )
#define AXIDMA_CHANNEL_AXI_ID_0_OFFSET               ( (0x050) )
#define AXIDMA_CHANNEL_AXI_ID_1_OFFSET               ( (0x054) )
#define AXIDMA_CHANNEL_AXI_QOS_0_OFFSET              ( (0x058) )
#define AXIDMA_CHANNEL_AXI_QOS_1_OFFSET              ( (0x05C) )
#define AXIDMA_CHANNEL_SSTAT_0_OFFSET                ( (0x060) )
#define AXIDMA_CHANNEL_SSTAT_1_OFFSET                ( (0x064) )
#define AXIDMA_CHANNEL_DSTAT_0_OFFSET                ( (0x068) )
#define AXIDMA_CHANNEL_DSTAT_1_OFFSET                ( (0x06C) )
#define AXIDMA_CHANNEL_SSTATAR_0_OFFSET              ( (0x070) )
#define AXIDMA_CHANNEL_SSTATAR_1_OFFSET              ( (0x074) )
#define AXIDMA_CHANNEL_DSTATAR_0_OFFSET              ( (0x078) )
#define AXIDMA_CHANNEL_DSTATAR_1_OFFSET              ( (0x07C) )
#define AXIDMA_CHANNEL_INTSTATUS_ENABLE_0_OFFSET     ( (0x080) )
#define AXIDMA_CHANNEL_INTSTATUS_ENABLE_1_OFFSET     ( (0x084) )
#define AXIDMA_CHANNEL_INTSTATUS_0_OFFSET            ( (0x088) )
#define AXIDMA_CHANNEL_INTSTATUS_1_OFFSET            ( (0x08C) )
#define AXIDMA_CHANNEL_INTSIGNAL_ENABLE_0_OFFSET     ( (0x090) )
#define AXIDMA_CHANNEL_INTSIGNAL_ENABLE_1_OFFSET     ( (0x094) )
#define AXIDMA_CHANNEL_INTCLEAR_0_OFFSET             ( (0x098) )
#define AXIDMA_CHANNEL_INTCLEAR_1_OFFSET             ( (0x09C) )
#define AXIDMA0_BASE_ADR  ( (PBI_DMA_BASE_ADR) )
#define AXIDMA0_ID_0_ADR                        ( (AXIDMA0_BASE_ADR + AXIDMA_ID_0_OFFSET                      ) )
#define AXIDMA0_ID_1_ADR                        ( (AXIDMA0_BASE_ADR + AXIDMA_ID_1_OFFSET                      ) )
#define AXIDMA0_COMP_VER_0_ADR                  ( (AXIDMA0_BASE_ADR + AXIDMA_COMP_VER_0_OFFSET                ) )
#define AXIDMA0_COMP_VER_1_ADR                  ( (AXIDMA0_BASE_ADR + AXIDMA_COMP_VER_1_OFFSET                ) )
#define AXIDMA0_CFG_0_ADR                       ( (AXIDMA0_BASE_ADR + AXIDMA_CFG_0_OFFSET                     ) )
#define AXIDMA0_CFG_1_ADR                       ( (AXIDMA0_BASE_ADR + AXIDMA_CFG_1_OFFSET                     ) )
#define AXIDMA0_CH_EN_0_ADR                     ( (AXIDMA0_BASE_ADR + AXIDMA_CH_EN_0_OFFSET                   ) )
#define AXIDMA0_CH_EN_1_ADR                     ( (AXIDMA0_BASE_ADR + AXIDMA_CH_EN_1_OFFSET                   ) )
#define AXIDMA0_INT_STATUS_0_ADR                ( (AXIDMA0_BASE_ADR + AXIDMA_INT_STATUS_0_OFFSET              ) )
#define AXIDMA0_INT_STATUS_1_ADR                ( (AXIDMA0_BASE_ADR + AXIDMA_INT_STATUS_1_OFFSET              ) )
#define AXIDMA0_COMMON_INT_CLEAR_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_COMMON_INT_CLEAR_0_OFFSET        ) )
#define AXIDMA0_COMMON_INT_CLEAR_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_COMMON_INT_CLEAR_1_OFFSET        ) )
#define AXIDMA0_COMMON_INT_STATUS_ENABLE_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_COMMON_INT_STATUS_ENABLE_0_OFFSET) )
#define AXIDMA0_COMMON_INT_STATUS_ENABLE_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_COMMON_INT_STATUS_ENABLE_1_OFFSET) )
#define AXIDMA0_COMMON_INT_SIGNAL_ENABLE_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_COMMON_INT_SIGNAL_ENABLE_0_OFFSET) )
#define AXIDMA0_COMMON_INT_SIGNAL_ENABLE_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_COMMON_INT_SIGNAL_ENABLE_1_OFFSET) )
#define AXIDMA0_COMMON_INT_STATUS_0_ADR         ( (AXIDMA0_BASE_ADR + AXIDMA_COMMON_INT_STATUS_0_OFFSET       ) )
#define AXIDMA0_COMMON_INT_STATUS_1_ADR         ( (AXIDMA0_BASE_ADR + AXIDMA_COMMON_INT_STATUS_1_OFFSET       ) )
#define AXIDMA0_RESET_0_ADR                     ( (AXIDMA0_BASE_ADR + AXIDMA_RESET_0_OFFSET                   ) )
#define AXIDMA0_RESET_1_ADR                     ( (AXIDMA0_BASE_ADR + AXIDMA_RESET_1_OFFSET                   ) )
#define AXIDMA0_LOWPOWER_0_ADR                  ( (AXIDMA0_BASE_ADR + AXIDMA_LOWPOWER_0_OFFSET                ) )
#define AXIDMA0_LOWPOWER_1_ADR                  ( (AXIDMA0_BASE_ADR + AXIDMA_LOWPOWER_1_OFFSET                ) )
#define AXIDMA0_CHANNEL_0_SAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_0_SAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_0_DAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_DAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_0_DAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_DAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_0_BLOCK_TS_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_0_BLOCK_TS_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_0_CONTROL_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_0_CONTROL_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_0_CONFIG_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_0_CONFIG_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_0_LINKED_LIST_PTR_0_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_0_OFFSET   ) )
#define AXIDMA0_CHANNEL_0_LINKED_LIST_PTR_1_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_1_OFFSET   ) )
#define AXIDMA0_CHANNEL_0_STATUS_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_0_STATUS_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_0_SWHSSRCREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_0_SWHSSRCREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_0_SWHSDSTREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_0_SWHSDSTREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_0_BLK_TRF_RESUME_REQ_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_0_OFFSET) )
#define AXIDMA0_CHANNEL_0_BLK_TRF_RESUME_REQ_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_1_OFFSET) )
#define AXIDMA0_CHANNEL_0_AXI_ID_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_0_AXI_ID_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_0_AXI_QOS_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_0_AXI_QOS_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_0_SSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_0_SSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_0_DSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_0_DSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_0_SSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_0_SSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_0_DSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_0_DSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_0_INTSTATUS_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_0_INTSTATUS_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_0_INTSTATUS_0_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_0_OFFSET         ) )
#define AXIDMA0_CHANNEL_0_INTSTATUS_1_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_1_OFFSET         ) )
#define AXIDMA0_CHANNEL_0_INTSIGNAL_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_0_INTSIGNAL_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_0_INTCLEAR_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_0_INTCLEAR_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_1_SAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_1_SAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_1_DAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_DAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_1_DAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_DAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_1_BLOCK_TS_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_1_BLOCK_TS_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_1_CONTROL_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_1_CONTROL_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_1_CONFIG_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_1_CONFIG_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_1_LINKED_LIST_PTR_0_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_0_OFFSET   ) )
#define AXIDMA0_CHANNEL_1_LINKED_LIST_PTR_1_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_1_OFFSET   ) )
#define AXIDMA0_CHANNEL_1_STATUS_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_1_STATUS_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_1_SWHSSRCREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_1_SWHSSRCREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_1_SWHSDSTREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_1_SWHSDSTREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_1_BLK_TRF_RESUME_REQ_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_0_OFFSET) )
#define AXIDMA0_CHANNEL_1_BLK_TRF_RESUME_REQ_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_1_OFFSET) )
#define AXIDMA0_CHANNEL_1_AXI_ID_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_1_AXI_ID_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_1_AXI_QOS_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_1_AXI_QOS_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_1_SSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_1_SSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_1_DSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_1_DSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_1_SSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_1_SSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_1_DSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_1_DSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_1_INTSTATUS_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_1_INTSTATUS_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_1_INTSTATUS_0_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_0_OFFSET         ) )
#define AXIDMA0_CHANNEL_1_INTSTATUS_1_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_1_OFFSET         ) )
#define AXIDMA0_CHANNEL_1_INTSIGNAL_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_1_INTSIGNAL_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_1_INTCLEAR_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_1_INTCLEAR_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_2_SAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_2_SAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_2_DAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_DAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_2_DAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_DAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_2_BLOCK_TS_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_2_BLOCK_TS_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_2_CONTROL_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_2_CONTROL_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_2_CONFIG_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_2_CONFIG_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_2_LINKED_LIST_PTR_0_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_0_OFFSET   ) )
#define AXIDMA0_CHANNEL_2_LINKED_LIST_PTR_1_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_1_OFFSET   ) )
#define AXIDMA0_CHANNEL_2_STATUS_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_2_STATUS_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_2_SWHSSRCREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_2_SWHSSRCREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_2_SWHSDSTREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_2_SWHSDSTREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_2_BLK_TRF_RESUME_REQ_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_0_OFFSET) )
#define AXIDMA0_CHANNEL_2_BLK_TRF_RESUME_REQ_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_1_OFFSET) )
#define AXIDMA0_CHANNEL_2_AXI_ID_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_2_AXI_ID_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_2_AXI_QOS_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_2_AXI_QOS_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_2_SSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_2_SSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_2_DSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_2_DSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_2_SSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_2_SSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_2_DSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_2_DSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_2_INTSTATUS_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_2_INTSTATUS_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_2_INTSTATUS_0_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_0_OFFSET         ) )
#define AXIDMA0_CHANNEL_2_INTSTATUS_1_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_1_OFFSET         ) )
#define AXIDMA0_CHANNEL_2_INTSIGNAL_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_2_INTSIGNAL_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_2_INTCLEAR_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_2_INTCLEAR_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_3_SAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_3_SAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_3_DAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_DAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_3_DAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_DAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_3_BLOCK_TS_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_3_BLOCK_TS_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_3_CONTROL_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_3_CONTROL_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_3_CONFIG_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_3_CONFIG_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_3_LINKED_LIST_PTR_0_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_0_OFFSET   ) )
#define AXIDMA0_CHANNEL_3_LINKED_LIST_PTR_1_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_1_OFFSET   ) )
#define AXIDMA0_CHANNEL_3_STATUS_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_3_STATUS_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_3_SWHSSRCREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_3_SWHSSRCREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_3_SWHSDSTREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_3_SWHSDSTREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_3_BLK_TRF_RESUME_REQ_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_0_OFFSET) )
#define AXIDMA0_CHANNEL_3_BLK_TRF_RESUME_REQ_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_1_OFFSET) )
#define AXIDMA0_CHANNEL_3_AXI_ID_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_3_AXI_ID_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_3_AXI_QOS_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_3_AXI_QOS_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_3_SSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_3_SSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_3_DSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_3_DSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_3_SSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_3_SSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_3_DSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_3_DSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_3_INTSTATUS_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_3_INTSTATUS_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_3_INTSTATUS_0_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_0_OFFSET         ) )
#define AXIDMA0_CHANNEL_3_INTSTATUS_1_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_1_OFFSET         ) )
#define AXIDMA0_CHANNEL_3_INTSIGNAL_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_3_INTSIGNAL_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_3_INTCLEAR_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_3_INTCLEAR_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_4_SAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_4_SAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_4_DAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_DAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_4_DAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_DAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_4_BLOCK_TS_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_4_BLOCK_TS_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_4_CONTROL_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_4_CONTROL_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_4_CONFIG_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_4_CONFIG_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_4_LINKED_LIST_PTR_0_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_0_OFFSET   ) )
#define AXIDMA0_CHANNEL_4_LINKED_LIST_PTR_1_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_1_OFFSET   ) )
#define AXIDMA0_CHANNEL_4_STATUS_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_4_STATUS_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_4_SWHSSRCREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_4_SWHSSRCREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_4_SWHSDSTREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_4_SWHSDSTREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_4_BLK_TRF_RESUME_REQ_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_0_OFFSET) )
#define AXIDMA0_CHANNEL_4_BLK_TRF_RESUME_REQ_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_1_OFFSET) )
#define AXIDMA0_CHANNEL_4_AXI_ID_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_4_AXI_ID_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_4_AXI_QOS_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_4_AXI_QOS_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_4_SSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_4_SSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_4_DSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_4_DSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_4_SSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_4_SSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_4_DSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_4_DSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_4_INTSTATUS_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_4_INTSTATUS_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_4_INTSTATUS_0_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_0_OFFSET         ) )
#define AXIDMA0_CHANNEL_4_INTSTATUS_1_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_1_OFFSET         ) )
#define AXIDMA0_CHANNEL_4_INTSIGNAL_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_4_INTSIGNAL_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_4_INTCLEAR_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_4_INTCLEAR_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_5_SAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_5_SAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_5_DAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_DAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_5_DAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_DAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_5_BLOCK_TS_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_5_BLOCK_TS_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_5_CONTROL_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_5_CONTROL_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_5_CONFIG_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_5_CONFIG_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_5_LINKED_LIST_PTR_0_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_0_OFFSET   ) )
#define AXIDMA0_CHANNEL_5_LINKED_LIST_PTR_1_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_1_OFFSET   ) )
#define AXIDMA0_CHANNEL_5_STATUS_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_5_STATUS_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_5_SWHSSRCREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_5_SWHSSRCREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_5_SWHSDSTREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_5_SWHSDSTREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_5_BLK_TRF_RESUME_REQ_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_0_OFFSET) )
#define AXIDMA0_CHANNEL_5_BLK_TRF_RESUME_REQ_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_1_OFFSET) )
#define AXIDMA0_CHANNEL_5_AXI_ID_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_5_AXI_ID_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_5_AXI_QOS_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_5_AXI_QOS_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_5_SSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_5_SSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_5_DSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_5_DSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_5_SSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_5_SSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_5_DSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_5_DSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_5_INTSTATUS_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_5_INTSTATUS_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_5_INTSTATUS_0_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_0_OFFSET         ) )
#define AXIDMA0_CHANNEL_5_INTSTATUS_1_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_1_OFFSET         ) )
#define AXIDMA0_CHANNEL_5_INTSIGNAL_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_5_INTSIGNAL_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_5_INTCLEAR_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_5_INTCLEAR_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_6_SAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_6_SAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_6_DAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_DAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_6_DAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_DAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_6_BLOCK_TS_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_6_BLOCK_TS_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_6_CONTROL_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_6_CONTROL_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_6_CONFIG_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_6_CONFIG_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_6_LINKED_LIST_PTR_0_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_0_OFFSET   ) )
#define AXIDMA0_CHANNEL_6_LINKED_LIST_PTR_1_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_1_OFFSET   ) )
#define AXIDMA0_CHANNEL_6_STATUS_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_6_STATUS_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_6_SWHSSRCREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_6_SWHSSRCREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_6_SWHSDSTREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_6_SWHSDSTREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_6_BLK_TRF_RESUME_REQ_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_0_OFFSET) )
#define AXIDMA0_CHANNEL_6_BLK_TRF_RESUME_REQ_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_1_OFFSET) )
#define AXIDMA0_CHANNEL_6_AXI_ID_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_6_AXI_ID_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_6_AXI_QOS_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_6_AXI_QOS_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_6_SSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_6_SSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_6_DSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_6_DSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_6_SSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_6_SSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_6_DSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_6_DSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_6_INTSTATUS_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_6_INTSTATUS_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_6_INTSTATUS_0_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_0_OFFSET         ) )
#define AXIDMA0_CHANNEL_6_INTSTATUS_1_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_1_OFFSET         ) )
#define AXIDMA0_CHANNEL_6_INTSIGNAL_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_6_INTSIGNAL_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_6_INTCLEAR_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_6_INTCLEAR_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_7_SAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_7_SAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_7_DAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_DAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_7_DAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_DAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_7_BLOCK_TS_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_7_BLOCK_TS_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_7_CONTROL_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_7_CONTROL_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_7_CONFIG_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_7_CONFIG_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_7_LINKED_LIST_PTR_0_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_0_OFFSET   ) )
#define AXIDMA0_CHANNEL_7_LINKED_LIST_PTR_1_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_1_OFFSET   ) )
#define AXIDMA0_CHANNEL_7_STATUS_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_7_STATUS_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_7_SWHSSRCREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_7_SWHSSRCREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_7_SWHSDSTREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_7_SWHSDSTREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_7_BLK_TRF_RESUME_REQ_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_0_OFFSET) )
#define AXIDMA0_CHANNEL_7_BLK_TRF_RESUME_REQ_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_1_OFFSET) )
#define AXIDMA0_CHANNEL_7_AXI_ID_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_7_AXI_ID_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_7_AXI_QOS_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_7_AXI_QOS_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_7_SSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_7_SSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_7_DSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_7_DSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_7_SSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_7_SSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_7_DSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_7_DSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_7_INTSTATUS_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_7_INTSTATUS_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_7_INTSTATUS_0_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_0_OFFSET         ) )
#define AXIDMA0_CHANNEL_7_INTSTATUS_1_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_1_OFFSET         ) )
#define AXIDMA0_CHANNEL_7_INTSIGNAL_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_7_INTSIGNAL_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_7_INTCLEAR_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_7_INTCLEAR_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_1_OFFSET          ) )
#define APB_PBI_PSS_GEN_CTRL_BASE                   ( (PBI_AP2_CONTROL_ADR + 0xA0000) )
#define PSS_GEN_CTRL_ETHER_CFG_MEM_CTRL_OFFSET     ( 0x0 )
#define PSS_GEN_CTRL_I3C_CFG_MEM_CTRL_OFFSET       ( 0x4 )
#define PSS_GEN_CTRL_PULSE_WIDTH_0_OFFSET          ( 0x8 )
#define PSS_GEN_CTRL_DELAY_EQUAL_0_OFFSET          ( 0xC )
#define PSS_GEN_CTRL_DELAY_BOUNCE_0_OFFSET         ( 0x10 )
#define PSS_GEN_CTRL_DELAY_SETUP_0_OFFSET          ( 0x14 )
#define PSS_GEN_CTRL_LPF_ENABLE_0_OFFSET           ( 0x18 )
#define PSS_GEN_CTRL_CDR_TEST_ENABLE_0_OFFSET      ( 0x1C )
#define PSS_GEN_CTRL_CDR_SYNC_ENABLE_0_OFFSET      ( 0x20 )
#define PSS_GEN_CTRL_PULSE_WIDTH_1_OFFSET          ( 0x24 )
#define PSS_GEN_CTRL_DELAY_EQUAL_1_OFFSET          ( 0x28 )
#define PSS_GEN_CTRL_DELAY_BOUNCE_1_OFFSET         ( 0x2C )
#define PSS_GEN_CTRL_DELAY_SETUP_1_OFFSET          ( 0x30 )
#define PSS_GEN_CTRL_LPF_ENABLE_1_OFFSET           ( 0x34 )
#define PSS_GEN_CTRL_CDR_TEST_ENABLE_1_OFFSET      ( 0x38 )
#define PSS_GEN_CTRL_CDR_SYNC_ENABLE_1_OFFSET      ( 0x3C )
#define PSS_GEN_CTRL_PULSE_WIDTH_2_OFFSET          ( 0x40 )
#define PSS_GEN_CTRL_DELAY_EQUAL_2_OFFSET          ( 0x44 )
#define PSS_GEN_CTRL_DELAY_BOUNCE_2_OFFSET         ( 0x48 )
#define PSS_GEN_CTRL_DELAY_SETUP_2_OFFSET          ( 0x4C )
#define PSS_GEN_CTRL_LPF_ENABLE_2_OFFSET           ( 0x50 )
#define PSS_GEN_CTRL_CDR_TEST_ENABLE_2_OFFSET      ( 0x54 )
#define PSS_GEN_CTRL_CDR_SYNC_ENABLE_2_OFFSET      ( 0x58 )
#define PSS_GEN_CTRL_ACT_MODE_0_OFFSET             ( 0x5C )
#define PSS_GEN_CTRL_PENDING_INT_0_OFFSET          ( 0x60 )
#define PSS_GEN_CTRL_STATIC_ADDR_EN_0_OFFSET       ( 0x64 )
#define PSS_GEN_CTRL_STATIC_ADDR_0_OFFSET          ( 0x68 )
#define PSS_GEN_CTRL_INST_ID_0_OFFSET              ( 0x6C )
#define PSS_GEN_CTRL_ACT_MODE_1_OFFSET             ( 0x70 )
#define PSS_GEN_CTRL_PENDING_INT_1_OFFSET          ( 0x74 )
#define PSS_GEN_CTRL_STATIC_ADDR_EN_1_OFFSET       ( 0x78 )
#define PSS_GEN_CTRL_STATIC_ADDR_1_OFFSET          ( 0x7C )
#define PSS_GEN_CTRL_INST_ID_1_OFFSET              ( 0x80 )
#define PSS_GEN_CTRL_ACT_MODE_2_OFFSET             ( 0x84 )
#define PSS_GEN_CTRL_PENDING_INT_2_OFFSET          ( 0x88 )
#define PSS_GEN_CTRL_STATIC_ADDR_EN_2_OFFSET       ( 0x8C )
#define PSS_GEN_CTRL_STATIC_ADDR_2_OFFSET          ( 0x90 )
#define PSS_GEN_CTRL_INST_ID_2_OFFSET              ( 0x94 )
#define PSS_GEN_CTRL_I2S_GEN_CFG_0_OFFSET          ( 0x98 )
#define PSS_GEN_CTRL_I2S_GEN_CFG_1_OFFSET          ( 0x9C )
#define PSS_GEN_CTRL_I2S_GEN_CFG_2_OFFSET          ( 0xA0 )
#define PSS_GEN_CTRL_I2S_GEN_CFG_3_OFFSET          ( 0xA4 )
#define PSS_GEN_CTRL_ETHER_PAGE_TAB_OFFSET         ( 0xA8 )
#define PSS_GEN_CTRL_EMMC_PAGE_TAB_OFFSET          ( 0xAC )
#define PSS_GEN_CTRL_OCS_PAGE_TAB_OFFSET           ( 0x3000 )
#define PSS_GEN_CTRL_OCS_CFG_MEM_CTRL_OFFSET       ( 0x3004 )
#define PSS_GEN_CTRL_SSI_CLK_EN_0_OFFSET           ( 0x9000 )
#define PSS_GEN_CTRL_XIP_EN_0_OFFSET               ( 0x9004 )
#define PSS_GEN_CTRL_SPI_SLEEP_STATUS_0_OFFSET     ( 0x9008 )
#define PSS_GEN_CTRL_SSI_CLK_EN_1_OFFSET           ( 0xA000 )
#define PSS_GEN_CTRL_XIP_EN_1_OFFSET               ( 0xA004 )
#define PSS_GEN_CTRL_SPI_SLEEP_STATUS_1_OFFSET     ( 0xA008 )
#define PSS_GEN_CTRL_SSI_CLK_EN_2_OFFSET           ( 0xB000 )
#define PSS_GEN_CTRL_XIP_EN_2_OFFSET               ( 0xB004 )
#define PSS_GEN_CTRL_SPI_SLEEP_STATUS_2_OFFSET     ( 0xB008 )
#define PSS_GEN_CTRL_SSI_CLK_EN_3_OFFSET           ( 0xC000 )
#define PSS_GEN_CTRL_XIP_EN_3_OFFSET               ( 0xC004 )
#define PSS_GEN_CTRL_SPI_SLEEP_STATUS_3_OFFSET     ( 0xC008 )
#define PSS_GEN_CTRL_ETHER_CFG_MEM_CTRL_ADDR     ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_ETHER_CFG_MEM_CTRL_OFFSET     )
#define PSS_GEN_CTRL_I3C_CFG_MEM_CTRL_ADDR       ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_I3C_CFG_MEM_CTRL_OFFSET       )
#define PSS_GEN_CTRL_PULSE_WIDTH_0_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_PULSE_WIDTH_0_OFFSET          )
#define PSS_GEN_CTRL_DELAY_EQUAL_0_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_DELAY_EQUAL_0_OFFSET          )
#define PSS_GEN_CTRL_DELAY_BOUNCE_0_ADDR         ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_DELAY_BOUNCE_0_OFFSET         )
#define PSS_GEN_CTRL_DELAY_SETUP_0_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_DELAY_SETUP_0_OFFSET          )
#define PSS_GEN_CTRL_LPF_ENABLE_0_ADDR           ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_LPF_ENABLE_0_OFFSET           )
#define PSS_GEN_CTRL_CDR_TEST_ENABLE_0_ADDR      ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_CDR_TEST_ENABLE_0_OFFSET      )
#define PSS_GEN_CTRL_CDR_SYNC_ENABLE_0_ADDR      ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_CDR_SYNC_ENABLE_0_OFFSET      )
#define PSS_GEN_CTRL_PULSE_WIDTH_1_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_PULSE_WIDTH_1_OFFSET          )
#define PSS_GEN_CTRL_DELAY_EQUAL_1_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_DELAY_EQUAL_1_OFFSET          )
#define PSS_GEN_CTRL_DELAY_BOUNCE_1_ADDR         ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_DELAY_BOUNCE_1_OFFSET         )
#define PSS_GEN_CTRL_DELAY_SETUP_1_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_DELAY_SETUP_1_OFFSET          )
#define PSS_GEN_CTRL_LPF_ENABLE_1_ADDR           ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_LPF_ENABLE_1_OFFSET           )
#define PSS_GEN_CTRL_CDR_TEST_ENABLE_1_ADDR      ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_CDR_TEST_ENABLE_1_OFFSET      )
#define PSS_GEN_CTRL_CDR_SYNC_ENABLE_1_ADDR      ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_CDR_SYNC_ENABLE_1_OFFSET      )
#define PSS_GEN_CTRL_PULSE_WIDTH_2_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_PULSE_WIDTH_2_OFFSET          )
#define PSS_GEN_CTRL_DELAY_EQUAL_2_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_DELAY_EQUAL_2_OFFSET          )
#define PSS_GEN_CTRL_DELAY_BOUNCE_2_ADDR         ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_DELAY_BOUNCE_2_OFFSET         )
#define PSS_GEN_CTRL_DELAY_SETUP_2_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_DELAY_SETUP_2_OFFSET          )
#define PSS_GEN_CTRL_LPF_ENABLE_2_ADDR           ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_LPF_ENABLE_2_OFFSET           )
#define PSS_GEN_CTRL_CDR_TEST_ENABLE_2_ADDR      ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_CDR_TEST_ENABLE_2_OFFSET      )
#define PSS_GEN_CTRL_CDR_SYNC_ENABLE_2_ADDR      ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_CDR_SYNC_ENABLE_2_OFFSET      )
#define PSS_GEN_CTRL_ACT_MODE_0_ADDR             ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_ACT_MODE_0_OFFSET             )
#define PSS_GEN_CTRL_PENDING_INT_0_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_PENDING_INT_0_OFFSET          )
#define PSS_GEN_CTRL_STATIC_ADDR_EN_0_ADDR       ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_STATIC_ADDR_EN_0_OFFSET       )
#define PSS_GEN_CTRL_STATIC_ADDR_0_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_STATIC_ADDR_0_OFFSET          )
#define PSS_GEN_CTRL_INST_ID_0_ADDR              ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_INST_ID_0_OFFSET              )
#define PSS_GEN_CTRL_ACT_MODE_1_ADDR             ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_ACT_MODE_1_OFFSET             )
#define PSS_GEN_CTRL_PENDING_INT_1_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_PENDING_INT_1_OFFSET          )
#define PSS_GEN_CTRL_STATIC_ADDR_EN_1_ADDR       ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_STATIC_ADDR_EN_1_OFFSET       )
#define PSS_GEN_CTRL_STATIC_ADDR_1_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_STATIC_ADDR_1_OFFSET          )
#define PSS_GEN_CTRL_INST_ID_1_ADDR              ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_INST_ID_1_OFFSET              )
#define PSS_GEN_CTRL_ACT_MODE_2_ADDR             ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_ACT_MODE_2_OFFSET             )
#define PSS_GEN_CTRL_PENDING_INT_2_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_PENDING_INT_2_OFFSET          )
#define PSS_GEN_CTRL_STATIC_ADDR_EN_2_ADDR       ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_STATIC_ADDR_EN_2_OFFSET       )
#define PSS_GEN_CTRL_STATIC_ADDR_2_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_STATIC_ADDR_2_OFFSET          )
#define PSS_GEN_CTRL_INST_ID_2_ADDR              ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_INST_ID_2_OFFSET              )
#define PSS_GEN_CTRL_I2S_GEN_CFG_0_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_I2S_GEN_CFG_0_OFFSET          )
#define PSS_GEN_CTRL_I2S_GEN_CFG_1_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_I2S_GEN_CFG_1_OFFSET          )
#define PSS_GEN_CTRL_I2S_GEN_CFG_2_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_I2S_GEN_CFG_2_OFFSET          )
#define PSS_GEN_CTRL_I2S_GEN_CFG_3_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_I2S_GEN_CFG_3_OFFSET          )
#define PSS_GEN_CTRL_ETHER_PAGE_TAB_ADDR         ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_ETHER_PAGE_TAB_OFFSET         )
#define PSS_GEN_CTRL_EMMC_PAGE_TAB_ADDR          ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_EMMC_PAGE_TAB_OFFSET          )
#define PSS_GEN_CTRL_OCS_PAGE_TAB_ADDR           ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_OCS_PAGE_TAB_OFFSET           )
#define PSS_GEN_CTRL_OCS_CFG_MEM_CTRL_ADDR       ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_OCS_CFG_MEM_CTRL_OFFSET       )
#define PSS_GEN_CTRL_SSI_CLK_EN_0_ADDR           ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_SSI_CLK_EN_0_OFFSET           )
#define PSS_GEN_CTRL_XIP_EN_0_ADDR               ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_XIP_EN_0_OFFSET               )
#define PSS_GEN_CTRL_SPI_SLEEP_STATUS_0_ADDR     ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_SPI_SLEEP_STATUS_0_OFFSET     )
#define PSS_GEN_CTRL_SSI_CLK_EN_1_ADDR           ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_SSI_CLK_EN_1_OFFSET           )
#define PSS_GEN_CTRL_XIP_EN_1_ADDR               ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_XIP_EN_1_OFFSET               )
#define PSS_GEN_CTRL_SPI_SLEEP_STATUS_1_ADDR     ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_SPI_SLEEP_STATUS_1_OFFSET     )
#define PSS_GEN_CTRL_SSI_CLK_EN_2_ADDR           ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_SSI_CLK_EN_2_OFFSET           )
#define PSS_GEN_CTRL_XIP_EN_2_ADDR               ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_XIP_EN_2_OFFSET               )
#define PSS_GEN_CTRL_SPI_SLEEP_STATUS_2_ADDR     ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_SPI_SLEEP_STATUS_2_OFFSET     )
#define PSS_GEN_CTRL_SSI_CLK_EN_3_ADDR           ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_SSI_CLK_EN_3_OFFSET           )
#define PSS_GEN_CTRL_XIP_EN_3_ADDR               ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_XIP_EN_3_OFFSET               )
#define PSS_GEN_CTRL_SPI_SLEEP_STATUS_3_ADDR     ( APB_PBI_PSS_GEN_CTRL_BASE + PSS_GEN_CTRL_SPI_SLEEP_STATUS_3_OFFSET     )
#define EMMC_CTRL_EMMC_CTRL_CFG_0_OFFSET                  ( 0x00 )
#define EMMC_CTRL_EMMC_CTRL_CFG_1_OFFSET                  ( 0x04 )
#define EMMC_CTRL_EMMC_CTRL_PRESET_0_OFFSET               ( 0x08 )
#define EMMC_CTRL_EMMC_CTRL_PRESET_1_OFFSET               ( 0x0c )
#define EMMC_CTRL_EMMC_CTRL_PRESET_2_OFFSET               ( 0x10 )
#define EMMC_CTRL_EMMC_CTRL_PRESET_3_OFFSET               ( 0x14 )
#define EMMC_CTRL_EMMC_CTRL_PRESET_4_OFFSET               ( 0x18 )
#define EMMC_CTRL_EMMC_CTRL_CFG_2_OFFSET                  ( 0x1c )
#define EMMC_CTRL_EMMC_CTRL_CFG_3_OFFSET                  ( 0x20 )
#define EMMC_CTRL_EMMC_PHY_CFG_0_OFFSET                   ( 0x24 )
#define EMMC_CTRL_EMMC_PHY_CFG_1_OFFSET                   ( 0x28 )
#define EMMC_CTRL_EMMC_PHY_CFG_2_OFFSET                   ( 0x2c )
#define EMMC_CTRL_EMMC_SDHC_STAT_0_OFFSET                 ( 0x30 )
#define EMMC_CTRL_EMMC_SDHC_STAT_1_OFFSET                 ( 0x34 )
#define EMMC_CTRL_EMMC_SDHC_STAT_2_OFFSET                 ( 0x38 )
#define EMMC_CTRL_EMMC_SDHC_STAT_3_OFFSET                 ( 0x3c )
#define EMMC_CTRL_EMMC_PHY_STAT_OFFSET                    ( 0x40 )
#define EMMC_CTRL_EMMC_RAM_CTRL_OFFSET                    ( 0x44 )
#define EMMC_CTRL_EMMC_PHYBIST_CTRL_OFFSET                ( 0x48 )
#define EMMC_CTRL_EMMC_PHYBIST_STAT_0_OFFSET              ( 0x4c )
#define EMMC_CTRL_EMMC_PHYBIST_STAT_1_OFFSET              ( 0x50 )
//#define APB_EMMC_BASE_ADR                                 ( (PBI_AP2_CONTROL_ADR + 0x60000) )
#define APB_EMMC_BASE_ADR                                 ( (PBI_AP2_CONTROL_ADR + 0x90000) )
#define EMMC_CTRL_BOTTOM_ADR                              ( (APB_EMMC_BASE_ADR + 0x00) )
#define EMMC_CTRL_TOP_ADR                                 ( (APB_EMMC_BASE_ADR + 0x40) )
#define EMMC_CTRL_EMMC_CTRL_CFG_0_ADR                     ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_CTRL_CFG_0_OFFSET) )
#define EMMC_CTRL_EMMC_CTRL_CFG_1_ADR                     ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_CTRL_CFG_1_OFFSET) )
#define EMMC_CTRL_EMMC_CTRL_PRESET_0_ADR                  ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_CTRL_PRESET_0_OFFSET) )
#define EMMC_CTRL_EMMC_CTRL_PRESET_1_ADR                  ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_CTRL_PRESET_1_OFFSET) )
#define EMMC_CTRL_EMMC_CTRL_PRESET_2_ADR                  ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_CTRL_PRESET_2_OFFSET) )
#define EMMC_CTRL_EMMC_CTRL_PRESET_3_ADR                  ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_CTRL_PRESET_3_OFFSET) )
#define EMMC_CTRL_EMMC_CTRL_PRESET_4_ADR                  ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_CTRL_PRESET_4_OFFSET) )
#define EMMC_CTRL_EMMC_CTRL_CFG_2_ADR                     ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_CTRL_CFG_2_OFFSET) )
#define EMMC_CTRL_EMMC_CTRL_CFG_3_ADR                     ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_CTRL_CFG_3_OFFSET) )
#define EMMC_CTRL_EMMC_PHY_CFG_0_ADR                      ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_PHY_CFG_0_OFFSET) )
#define EMMC_CTRL_EMMC_PHY_CFG_1_ADR                      ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_PHY_CFG_1_OFFSET) )
#define EMMC_CTRL_EMMC_PHY_CFG_2_ADR                      ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_PHY_CFG_2_OFFSET) )
#define EMMC_CTRL_EMMC_SDHC_STAT_0_ADR                    ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_SDHC_STAT_0_OFFSET) )
#define EMMC_CTRL_EMMC_SDHC_STAT_1_ADR                    ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_SDHC_STAT_1_OFFSET) )
#define EMMC_CTRL_EMMC_SDHC_STAT_2_ADR                    ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_SDHC_STAT_2_OFFSET) )
#define EMMC_CTRL_EMMC_SDHC_STAT_3_ADR                    ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_SDHC_STAT_3_OFFSET) )
#define EMMC_CTRL_EMMC_PHY_STAT_ADR                       ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_PHY_STAT_OFFSET) )
#define EMMC_CTRL_EMMC_RAM_CTRL_ADR                       ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_RAM_CTRL_OFFSET) )
#define EMMC_CTRL_EMMC_PHYBIST_CTRL_ADR                   ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_PHYBIST_CTRL_OFFSET) )
#define EMMC_CTRL_EMMC_PHYBIST_STAT_0_ADR                 ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_PHYBIST_STAT_0_OFFSET) )
#define EMMC_CTRL_EMMC_PHYBIST_STAT_1_ADR                 ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_PHYBIST_STAT_1_OFFSET) )
#define SDIO0_CTRL_SDIO0_CTRL_CFG_0_OFFSET                ( 0x00 )
#define SDIO0_CTRL_SDIO0_CTRL_CFG_1_OFFSET                ( 0x04 )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_0_OFFSET             ( 0x08 )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_1_OFFSET             ( 0x0c )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_2_OFFSET             ( 0x10 )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_3_OFFSET             ( 0x14 )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_4_OFFSET             ( 0x18 )
#define SDIO0_CTRL_SDIO0_CTRL_CFG_2_OFFSET                ( 0x1c )
#define SDIO0_CTRL_SDIO0_CTRL_CFG_3_OFFSET                ( 0x20 )
#define SDIO0_CTRL_SDIO0_PHY_CFG_0_OFFSET                 ( 0x24 )
#define SDIO0_CTRL_SDIO0_PHY_CFG_1_OFFSET                 ( 0x28 )
#define SDIO0_CTRL_SDIO0_PHY_CFG_2_OFFSET                 ( 0x2c )
#define SDIO0_CTRL_SDIO0_SDHC_STAT_0_OFFSET               ( 0x30 )
#define SDIO0_CTRL_SDIO0_SDHC_STAT_1_OFFSET               ( 0x34 )
#define SDIO0_CTRL_SDIO0_SDHC_STAT_2_OFFSET               ( 0x38 )
#define SDIO0_CTRL_SDIO0_SDHC_STAT_3_OFFSET               ( 0x3c )
#define SDIO0_CTRL_SDIO0_PHY_STAT_OFFSET                  ( 0x40 )
#define SDIO0_CTRL_SDIO0_RAM_CTRL_OFFSET                  ( 0x44 )
#define SDIO1_CTRL_SDIO1_CTRL_CFG_0_OFFSET                ( 0x00 )
#define SDIO1_CTRL_SDIO1_CTRL_CFG_1_OFFSET                ( 0x04 )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_0_OFFSET             ( 0x08 )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_1_OFFSET             ( 0x0c )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_2_OFFSET             ( 0x10 )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_3_OFFSET             ( 0x14 )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_4_OFFSET             ( 0x18 )
#define SDIO1_CTRL_SDIO1_CTRL_CFG_2_OFFSET                ( 0x1c )
#define SDIO1_CTRL_SDIO1_CTRL_CFG_3_OFFSET                ( 0x20 )
#define SDIO1_CTRL_SDIO1_PHY_CFG_0_OFFSET                 ( 0x24 )
#define SDIO1_CTRL_SDIO1_PHY_CFG_1_OFFSET                 ( 0x28 )
#define SDIO1_CTRL_SDIO1_PHY_CFG_2_OFFSET                 ( 0x2c )
#define SDIO1_CTRL_SDIO1_SDHC_STAT_0_OFFSET               ( 0x30 )
#define SDIO1_CTRL_SDIO1_SDHC_STAT_1_OFFSET               ( 0x34 )
#define SDIO1_CTRL_SDIO1_SDHC_STAT_2_OFFSET               ( 0x38 )
#define SDIO1_CTRL_SDIO1_SDHC_STAT_3_OFFSET               ( 0x3c )
#define SDIO1_CTRL_SDIO1_PHY_STAT_OFFSET                  ( 0x40 )
#define SDIO1_CTRL_SDIO1_RAM_CTRL_OFFSET                  ( 0x44 )
#define APB_SDIO0_BASE_ADR                                ( (PBI_AP2_CONTROL_ADR + 0x70000) )
#define SDIO0_CTRL_BOTTOM_ADR                             ( (APB_SDIO0_BASE_ADR + 0x00) )
#define SDIO0_CTRL_TOP_ADR                                ( (APB_SDIO0_BASE_ADR + 0x40) )
#define SDIO0_CTRL_SDIO0_CTRL_CFG_0_ADR                   ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_CTRL_CFG_0_OFFSET) )
#define SDIO0_CTRL_SDIO0_CTRL_CFG_1_ADR                   ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_CTRL_CFG_1_OFFSET) )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_0_ADR                ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_CTRL_PRESET_0_OFFSET) )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_1_ADR                ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_CTRL_PRESET_1_OFFSET) )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_2_ADR                ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_CTRL_PRESET_2_OFFSET) )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_3_ADR                ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_CTRL_PRESET_3_OFFSET) )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_4_ADR                ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_CTRL_PRESET_4_OFFSET) )
#define SDIO0_CTRL_SDIO0_CTRL_CFG_2_ADR                   ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_CTRL_CFG_2_OFFSET) )
#define SDIO0_CTRL_SDIO0_CTRL_CFG_3_ADR                   ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_CTRL_CFG_3_OFFSET) )
#define SDIO0_CTRL_SDIO0_PHY_CFG_0_ADR                    ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_PHY_CFG_0_OFFSET) )
#define SDIO0_CTRL_SDIO0_PHY_CFG_1_ADR                    ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_PHY_CFG_1_OFFSET) )
#define SDIO0_CTRL_SDIO0_PHY_CFG_2_ADR                    ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_PHY_CFG_2_OFFSET) )
#define SDIO0_CTRL_SDIO0_SDHC_STAT_0_ADR                  ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_SDHC_STAT_0_OFFSET) )
#define SDIO0_CTRL_SDIO0_SDHC_STAT_1_ADR                  ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_SDHC_STAT_1_OFFSET) )
#define SDIO0_CTRL_SDIO0_SDHC_STAT_2_ADR                  ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_SDHC_STAT_2_OFFSET) )
#define SDIO0_CTRL_SDIO0_SDHC_STAT_3_ADR                  ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_SDHC_STAT_3_OFFSET) )
#define SDIO0_CTRL_SDIO0_PHY_STAT_ADR                     ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_PHY_STAT_OFFSET) )
#define SDIO0_CTRL_SDIO0_RAM_CTRL_ADR                     ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_RAM_CTRL_OFFSET) )
#define APB_SDIO1_BASE_ADR                                ( (PBI_AP2_CONTROL_ADR + 0x80000) )
#define SDIO1_CTRL_BOTTOM_ADR                             ( (APB_SDIO1_BASE_ADR + 0x00) )
#define SDIO1_CTRL_TOP_ADR                                ( (APB_SDIO1_BASE_ADR + 0x40) )
#define SDIO1_CTRL_SDIO1_CTRL_CFG_0_ADR                   ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_CTRL_CFG_0_OFFSET) )
#define SDIO1_CTRL_SDIO1_CTRL_CFG_1_ADR                   ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_CTRL_CFG_1_OFFSET) )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_0_ADR                ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_CTRL_PRESET_0_OFFSET) )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_1_ADR                ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_CTRL_PRESET_1_OFFSET) )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_2_ADR                ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_CTRL_PRESET_2_OFFSET) )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_3_ADR                ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_CTRL_PRESET_3_OFFSET) )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_4_ADR                ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_CTRL_PRESET_4_OFFSET) )
#define SDIO1_CTRL_SDIO1_CTRL_CFG_2_ADR                   ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_CTRL_CFG_2_OFFSET) )
#define SDIO1_CTRL_SDIO1_CTRL_CFG_3_ADR                   ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_CTRL_CFG_3_OFFSET) )
#define SDIO1_CTRL_SDIO1_PHY_CFG_0_ADR                    ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_PHY_CFG_0_OFFSET) )
#define SDIO1_CTRL_SDIO1_PHY_CFG_1_ADR                    ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_PHY_CFG_1_OFFSET) )
#define SDIO1_CTRL_SDIO1_PHY_CFG_2_ADR                    ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_PHY_CFG_2_OFFSET) )
#define SDIO1_CTRL_SDIO1_SDHC_STAT_0_ADR                  ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_SDHC_STAT_0_OFFSET) )
#define SDIO1_CTRL_SDIO1_SDHC_STAT_1_ADR                  ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_SDHC_STAT_1_OFFSET) )
#define SDIO1_CTRL_SDIO1_SDHC_STAT_2_ADR                  ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_SDHC_STAT_2_OFFSET) )
#define SDIO1_CTRL_SDIO1_SDHC_STAT_3_ADR                  ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_SDHC_STAT_3_OFFSET) )
#define SDIO1_CTRL_SDIO1_PHY_STAT_ADR                     ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_PHY_STAT_OFFSET) )
#define SDIO1_CTRL_SDIO1_RAM_CTRL_ADR                     ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_RAM_CTRL_OFFSET) )
#define SIPP_SIGMA_BASE_ADR       ( (PBI_AP10_CONTROL_ADR + 0x00000) )
#define SIPP_LSC_BASE_ADR         ( (PBI_AP10_CONTROL_ADR + 0x02000) )
#define SIPP_RAW_BASE_ADR         ( (PBI_AP10_CONTROL_ADR + 0x04000) )
#define SIPP_LCA_BASE_ADR         ( (PBI_AP10_CONTROL_ADR + 0x06000) )
#define SIPP_DBYR_BASE_ADR        ( (PBI_AP10_CONTROL_ADR + 0x08000) )
#define SIPP_LUMA_BASE_ADR        ( (PBI_AP10_CONTROL_ADR + 0x0A000) )
#define SIPP_DOGD_BASE_ADR        ( (PBI_AP10_CONTROL_ADR + 0x0C000) )
#define SIPP_CGEN_BASE_ADR        ( (PBI_AP10_CONTROL_ADR + 0x0E000) )
#define SIPP_MED_BASE_ADR         ( (PBI_AP10_CONTROL_ADR + 0x10000) )
#define SIPP_CHROMA_BASE_ADR      ( (PBI_AP10_CONTROL_ADR + 0x12000) )
#define SIPP_CC_BASE_ADR          ( (PBI_AP10_CONTROL_ADR + 0x14000) )
#define SIPP_LUT_BASE_ADR         ( (PBI_AP10_CONTROL_ADR + 0x16000) )
#define SIPP_SHARPEN_BASE_ADR     ( (PBI_AP10_CONTROL_ADR + 0x18000) )
#define SIPP_UPFIRDN_BASE_ADR     ( (PBI_AP10_CONTROL_ADR + 0x1A000) )
#define SIPP_HDR_LF_BASE_ADR      ( (PBI_AP10_CONTROL_ADR + 0x20000) )
#define SIPP_HDR_TM_BASE_ADR      ( (PBI_AP10_CONTROL_ADR + 0x22000) )
#define SIPP_HDR_CF_BASE_ADR      ( (PBI_AP10_CONTROL_ADR + 0x24000) )
#define SIPP_DEHAZE_BASE_ADR      ( (PBI_AP10_CONTROL_ADR + 0x26000) )
#define SIPP_TNF_BASE_ADR         ( (PBI_AP10_CONTROL_ADR + 0x28000) )
#define SIPP_ISP_CTRL_BASE_ADR    ( (PBI_AP10_CONTROL_ADR + 0x2A000) )
#define SIPP_ISP_GATE_BASE_ADR    ( (PBI_AP10_CONTROL_ADR + 0x2C000) )
#define SIPP_UPFIRDN0_OFF         ( (0x00000) )
#define SIPP_UPFIRDN1_OFF         ( (0x02000) )
#define SIPP_UPFIRDN2_OFF         ( (0x04000) )
#define SIPP_UPFIRDN0_BASE_ADR    ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN1_BASE_ADR    ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN2_BASE_ADR    ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN2_OFF) )
#define IBUF_OFF                  (  (0x000) )
#define OBUF_OFF                  (  (0x100) )
#define DESC_OFF                  (  (0x200) )
#define LBUF_OFF                  (  (0x300) )
#define BUF_SPACING               (  (0x020) )
#define SIPP_IBUF_BASE_OFF        (  (0x000) )
#define SIPP_IBUF_CFG_OFF         (  (0x004) )
#define SIPP_IBUF_LS_OFF          (  (0x008) )
#define SIPP_IBUF_PS_OFF          (  (0x00c) )
#define SIPP_IBUF_IR_OFF          (  (0x010) )
#define SIPP_IBUF_FC_OFF          (  (0x014) )
#define SIPP_IBUF_ICTX_OFF        (  (0x018) )
#define SIPP_IBUF_CHNK_OFF        (  (0x01c) )
#define SIPP_OBUF_BASE_OFF        (  (0x000) )
#define SIPP_OBUF_CFG_OFF         (  (0x004) )
#define SIPP_OBUF_LS_OFF          (  (0x008) )
#define SIPP_OBUF_PS_OFF          (  (0x00c) )
#define SIPP_OBUF_IR_OFF          (  (0x010) )
#define SIPP_OBUF_FC_OFF          (  (0x014) )
#define SIPP_OBUF_OCTX_OFF        (  (0x018) )
#define SIPP_OBUF_CHNK_OFF        (  (0x01c) )
#define SIPP_DESC_ADDR_OFF        (  (0x000) )
#define SIPP_DESC_CFG_OFF         (  (0x004) )
#define SIPP_DESC_CTRL_OFF        (  (0x008) )
#define SIPP_DESC_DBG_OFF         (  (0x00c) )
#define SIPP_DESC_FSCFG_OFF       (  (0x010) )
#define SIPP_LBUF_CFG_OFF         (  (0x000) )
#define SIPP_LBUF_ICTX_OFF        (  (0x004) )
#define SIPP_LBUF_OCTX_OFF        (  (0x008) )
#define SIPP_LBUF_DBG0_OFF        (  (0x00c) )
#define SIPP_LBUF_DBG1_OFF        (  (0x010) )
#define FILT_REG_OFF              (  (0x400) )
#define SIPP_CONTROL0_ADR          ( (SIPP_ISP_CTRL_BASE_ADR + 0x000) )
#define SIPP_CONTROL1_ADR          ( (SIPP_ISP_CTRL_BASE_ADR + 0x004) )
#define SIPP_START0_ADR            ( (SIPP_ISP_CTRL_BASE_ADR + 0x008) )
#define SIPP_START1_ADR            ( (SIPP_ISP_CTRL_BASE_ADR + 0x00c) )
#define SIPP_ATOM_EN0_ADR          ( (SIPP_ISP_CTRL_BASE_ADR + 0x010) )
#define SIPP_ATOM_EN1_ADR          ( (SIPP_ISP_CTRL_BASE_ADR + 0x014) )
#define SIPP_ATOM_DISAB0_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x018) )
#define SIPP_ATOM_DISAB1_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x01c) )
#define SIPP_IBFL_INC0_ADR         ( (SIPP_ISP_CTRL_BASE_ADR + 0x020) )
#define SIPP_IBFL_INC1_ADR         ( (SIPP_ISP_CTRL_BASE_ADR + 0x024) )
#define SIPP_OBFL_DEC0_ADR         ( (SIPP_ISP_CTRL_BASE_ADR + 0x028) )
#define SIPP_OBFL_DEC1_ADR         ( (SIPP_ISP_CTRL_BASE_ADR + 0x02c) )
#define SIPP_OPIPE_CFG0_ADR        ( (SIPP_ISP_CTRL_BASE_ADR + 0x030) )
#define SIPP_OPIPE_CFG1_ADR        ( (SIPP_ISP_CTRL_BASE_ADR + 0x034) )
#define SIPP_STATUS0_ADR           ( (SIPP_ISP_CTRL_BASE_ADR + 0x038) )
#define SIPP_STATUS1_ADR           ( (SIPP_ISP_CTRL_BASE_ADR + 0x03c) )
#define SIPP_INT0_STATUS0_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x040) )
#define SIPP_INT0_STATUS1_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x044) )
#define SIPP_INT0_ENABLE0_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x048) )
#define SIPP_INT0_ENABLE1_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x04c) )
#define SIPP_INT0_CLEAR0_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x050) )
#define SIPP_INT0_CLEAR1_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x054) )
#define SIPP_INT0_ATOM_EN0_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x058) )
#define SIPP_INT0_ATOM_EN1_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x05c) )
#define SIPP_INT0_ATOM_DISAB0_ADR  ( (SIPP_ISP_CTRL_BASE_ADR + 0x060) )
#define SIPP_INT0_ATOM_DISAB1_ADR  ( (SIPP_ISP_CTRL_BASE_ADR + 0x064) )
#define SIPP_INT1_STATUS0_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x068) )
#define SIPP_INT1_STATUS1_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x06c) )
#define SIPP_INT1_ENABLE0_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x070) )
#define SIPP_INT1_ENABLE1_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x074) )
#define SIPP_INT1_CLEAR0_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x078) )
#define SIPP_INT1_CLEAR1_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x07c) )
#define SIPP_INT1_ATOM_EN0_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x080) )
#define SIPP_INT1_ATOM_EN1_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x084) )
#define SIPP_INT1_ATOM_DISAB0_ADR  ( (SIPP_ISP_CTRL_BASE_ADR + 0x088) )
#define SIPP_INT1_ATOM_DISAB1_ADR  ( (SIPP_ISP_CTRL_BASE_ADR + 0x08c) )
#define SIPP_INT2_STATUS0_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x090) )
#define SIPP_INT2_STATUS1_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x094) )
#define SIPP_INT2_ENABLE0_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x098) )
#define SIPP_INT2_ENABLE1_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x09c) )
#define SIPP_INT2_CLEAR0_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x0a0) )
#define SIPP_INT2_CLEAR1_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x0a4) )
#define SIPP_INT2_ATOM_EN0_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x0a8) )
#define SIPP_INT2_ATOM_EN1_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x0ac) )
#define SIPP_INT2_ATOM_DISAB0_ADR  ( (SIPP_ISP_CTRL_BASE_ADR + 0x0b0) )
#define SIPP_INT2_ATOM_DISAB1_ADR  ( (SIPP_ISP_CTRL_BASE_ADR + 0x0b4) )
#define SIPP_INT3_STATUS0_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x0b8) )
#define SIPP_INT3_STATUS1_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x0bc) )
#define SIPP_INT3_ENABLE0_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x0c0) )
#define SIPP_INT3_ENABLE1_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x0c4) )
#define SIPP_INT3_CLEAR0_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x0c8) )
#define SIPP_INT3_CLEAR1_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x0cc) )
#define SIPP_INT3_ATOM_EN0_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x0d0) )
#define SIPP_INT3_ATOM_EN1_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x0d4) )
#define SIPP_INT3_ATOM_DISAB0_ADR  ( (SIPP_ISP_CTRL_BASE_ADR + 0x0d8) )
#define SIPP_INT3_ATOM_DISAB1_ADR  ( (SIPP_ISP_CTRL_BASE_ADR + 0x0dc) )
#define SIPP_INT0_BARRIER0_0_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x0e0) )
#define SIPP_INT0_BARRIER0_1_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x0e4) )
#define SIPP_INT0_BARRIER1_0_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x0e8) )
#define SIPP_INT0_BARRIER1_1_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x0ec) )
#define SIPP_INT0_BARRIER2_0_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x0f0) )
#define SIPP_INT0_BARRIER2_1_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x0f4) )
#define SIPP_INT0_BARRIER3_0_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x0f8) )
#define SIPP_INT0_BARRIER3_1_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x0fc) )
#define SIPP_INT1_BARRIER0_0_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x100) )
#define SIPP_INT1_BARRIER0_1_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x104) )
#define SIPP_INT1_BARRIER1_0_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x108) )
#define SIPP_INT1_BARRIER1_1_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x10c) )
#define SIPP_INT1_BARRIER2_0_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x110) )
#define SIPP_INT1_BARRIER2_1_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x114) )
#define SIPP_INT1_BARRIER3_0_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x118) )
#define SIPP_INT1_BARRIER3_1_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x11c) )
#define SIPP_INT2_BARRIER0_0_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x120) )
#define SIPP_INT2_BARRIER0_1_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x124) )
#define SIPP_INT2_BARRIER1_0_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x128) )
#define SIPP_INT2_BARRIER1_1_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x12c) )
#define SIPP_INT2_BARRIER2_0_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x130) )
#define SIPP_INT2_BARRIER2_1_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x134) )
#define SIPP_INT2_BARRIER3_0_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x138) )
#define SIPP_INT2_BARRIER3_1_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x13c) )
#define SIPP_INT3_BARRIER0_0_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x140) )
#define SIPP_INT3_BARRIER0_1_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x144) )
#define SIPP_INT3_BARRIER1_0_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x148) )
#define SIPP_INT3_BARRIER1_1_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x14c) )
#define SIPP_INT3_BARRIER2_0_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x150) )
#define SIPP_INT3_BARRIER2_1_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x154) )
#define SIPP_INT3_BARRIER3_0_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x158) )
#define SIPP_INT3_BARRIER3_1_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x15c) )
#define SIPP_INT2_CFG0_ADR         ( (SIPP_ISP_CTRL_BASE_ADR + 0x160) )
#define SIPP_INT2_CFG1_ADR         ( (SIPP_ISP_CTRL_BASE_ADR + 0x164) )
#define SIPP_DISAB_EOF0_ADR        ( (SIPP_ISP_CTRL_BASE_ADR + 0x168) )
#define SIPP_DISAB_EOF1_ADR        ( (SIPP_ISP_CTRL_BASE_ADR + 0x16c) )
#define SIPP_ISP_AXI_EN0_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x170) )
#define SIPP_ISP_AXI_EN1_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x174) )
#define SIPP_CONTROL_ADR           ( SIPP_CONTROL0_ADR )
#define SIPP_START_ADR             ( SIPP_START0_ADR )
#define SIPP_ATOM_EN_ADR           ( SIPP_ATOM_EN0_ADR )
#define SIPP_ATOM_DISAB_ADR        ( SIPP_ATOM_DISAB0_ADR )
#define SIPP_IBFL_INC_ADR          ( SIPP_IBFL_INC0_ADR )
#define SIPP_OBFL_DEC_ADR          ( SIPP_OBFL_DEC0_ADR )
#define SIPP_OPIPE_CFG_ADR         ( SIPP_OPIPE_CFG0_ADR )
#define SIPP_STATUS_ADR            ( SIPP_STATUS0_ADR )
#define SIPP_INT0_STATUS_ADR       ( SIPP_INT0_STATUS0_ADR )
#define SIPP_INT0_ENABLE_ADR       ( SIPP_INT0_ENABLE0_ADR )
#define SIPP_INT0_CLEAR_ADR        ( SIPP_INT0_CLEAR0_ADR )
#define SIPP_INT0_ATOM_EN_ADR      ( SIPP_INT0_ATOM_EN0_ADR )
#define SIPP_INT0_ATOM_DISAB_ADR   ( SIPP_INT0_ATOM_DISAB0_ADR )
#define SIPP_INT1_STATUS_ADR       ( SIPP_INT1_STATUS0_ADR )
#define SIPP_INT1_ENABLE_ADR       ( SIPP_INT1_ENABLE0_ADR )
#define SIPP_INT1_CLEAR_ADR        ( SIPP_INT1_CLEAR0_ADR )
#define SIPP_INT1_ATOM_EN_ADR      ( SIPP_INT1_ATOM_EN0_ADR )
#define SIPP_INT1_ATOM_DISAB_ADR   ( SIPP_INT1_ATOM_DISAB0_ADR )
#define SIPP_INT2_STATUS_ADR       ( SIPP_INT2_STATUS0_ADR )
#define SIPP_INT2_ENABLE_ADR       ( SIPP_INT2_ENABLE0_ADR )
#define SIPP_INT2_CLEAR_ADR        ( SIPP_INT2_CLEAR0_ADR )
#define SIPP_INT2_ATOM_EN_ADR      ( SIPP_INT2_ATOM_EN0_ADR )
#define SIPP_INT2_ATOM_DISAB_ADR   ( SIPP_INT2_ATOM_DISAB0_ADR )
#define SIPP_INT3_STATUS_ADR       ( SIPP_INT3_STATUS0_ADR )
#define SIPP_INT3_ENABLE_ADR       ( SIPP_INT3_ENABLE0_ADR )
#define SIPP_INT3_CLEAR_ADR        ( SIPP_INT3_CLEAR0_ADR )
#define SIPP_INT3_ATOM_EN_ADR      ( SIPP_INT3_ATOM_EN0_ADR )
#define SIPP_INT3_ATOM_DISAB_ADR   ( SIPP_INT3_ATOM_DISAB0_ADR )
#define SIPP_INT0_BARRIER0_ADR     ( SIPP_INT0_BARRIER0_0_ADR )
#define SIPP_INT0_BARRIER1_ADR     ( SIPP_INT0_BARRIER1_0_ADR )
#define SIPP_INT0_BARRIER2_ADR     ( SIPP_INT0_BARRIER2_0_ADR )
#define SIPP_INT0_BARRIER3_ADR     ( SIPP_INT0_BARRIER3_0_ADR )
#define SIPP_INT1_BARRIER0_ADR     ( SIPP_INT1_BARRIER0_0_ADR )
#define SIPP_INT1_BARRIER1_ADR     ( SIPP_INT1_BARRIER1_0_ADR )
#define SIPP_INT1_BARRIER2_ADR     ( SIPP_INT1_BARRIER2_0_ADR )
#define SIPP_INT1_BARRIER3_ADR     ( SIPP_INT1_BARRIER3_0_ADR )
#define SIPP_INT2_BARRIER0_ADR     ( SIPP_INT2_BARRIER0_0_ADR )
#define SIPP_INT2_BARRIER1_ADR     ( SIPP_INT2_BARRIER1_0_ADR )
#define SIPP_INT2_BARRIER2_ADR     ( SIPP_INT2_BARRIER2_0_ADR )
#define SIPP_INT2_BARRIER3_ADR     ( SIPP_INT2_BARRIER3_0_ADR )
#define SIPP_INT3_BARRIER0_ADR     ( SIPP_INT3_BARRIER0_0_ADR )
#define SIPP_INT3_BARRIER1_ADR     ( SIPP_INT3_BARRIER1_0_ADR )
#define SIPP_INT3_BARRIER2_ADR     ( SIPP_INT3_BARRIER2_0_ADR )
#define SIPP_INT3_BARRIER3_ADR     ( SIPP_INT3_BARRIER3_0_ADR )
#define SIPP_INT2_CFG_ADR          ( SIPP_INT2_CFG0_ADR )
#define SIPP_DISAB_EOF_ADR         ( SIPP_DISAB_EOF0_ADR )
#define SIPP_ISP_AXI_EN_ADR        ( SIPP_ISP_AXI_EN0_ADR )
#define MSS_SIPP_CLK_CTRL_ADR      ( (SIPP_ISP_GATE_BASE_ADR + 0x000) )
#define MSS_SIPP_CLK_SET_ADR       ( (SIPP_ISP_GATE_BASE_ADR + 0x004) )
#define MSS_SIPP_CLK_CLR_ADR       ( (SIPP_ISP_GATE_BASE_ADR + 0x008) )
#define MSS_SIPP_RSTN_CTRL_ADR     ( (SIPP_ISP_GATE_BASE_ADR + 0x00C) )
#define SIPP_SIGMA_IBUF0_BASE_ADR    ( (SIPP_SIGMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_SIGMA_IBUF0_CFG_ADR     ( (SIPP_SIGMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_SIGMA_IBUF0_LS_ADR      ( (SIPP_SIGMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_SIGMA_IBUF0_PS_ADR      ( (SIPP_SIGMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_SIGMA_IBUF0_IR_ADR      ( (SIPP_SIGMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_SIGMA_IBUF0_FC_ADR      ( (SIPP_SIGMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_SIGMA_IBUF0_ICTX_ADR    ( (SIPP_SIGMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_SIGMA_IBUF0_CHNK_ADR    ( (SIPP_SIGMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_SIGMA_OBUF0_BASE_ADR    ( (SIPP_SIGMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_SIGMA_OBUF0_CFG_ADR     ( (SIPP_SIGMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_SIGMA_OBUF0_LS_ADR      ( (SIPP_SIGMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_SIGMA_OBUF0_PS_ADR      ( (SIPP_SIGMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_SIGMA_OBUF0_IR_ADR      ( (SIPP_SIGMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_SIGMA_OBUF0_FC_ADR      ( (SIPP_SIGMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_SIGMA_OBUF0_OCTX_ADR    ( (SIPP_SIGMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_SIGMA_OBUF0_CHNK_ADR    ( (SIPP_SIGMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_SIGMA_DESC_ADDR_ADR     ( (SIPP_SIGMA_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_SIGMA_DESC_CFG_ADR      ( (SIPP_SIGMA_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_SIGMA_DESC_CTRL_ADR     ( (SIPP_SIGMA_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_SIGMA_DESC_DBG_ADR      ( (SIPP_SIGMA_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_SIGMA_DESC_FSCFG_ADR    ( (SIPP_SIGMA_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_SIGMA_LBUF0_CFG_ADR     ( (SIPP_SIGMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_SIGMA_LBUF0_ICTX_ADR    ( (SIPP_SIGMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_SIGMA_LBUF0_OCTX_ADR    ( (SIPP_SIGMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_SIGMA_LBUF0_DBG0_ADR    ( (SIPP_SIGMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_SIGMA_LBUF0_DBG1_ADR    ( (SIPP_SIGMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_SIGMA_FRM_DIM_ADR       ( (SIPP_SIGMA_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_SIGMA_CFG_ADR           ( (SIPP_SIGMA_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_SIGMA_THRESH_P0P1_ADR   ( (SIPP_SIGMA_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_SIGMA_THRESH_P2P3_ADR   ( (SIPP_SIGMA_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_SIGMA_BLACK01_ADR       ( (SIPP_SIGMA_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_SIGMA_BLACK23_ADR       ( (SIPP_SIGMA_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_SIGMA_MEM_CTRL_ADR      ( (SIPP_SIGMA_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_SIGMA_MAX_OFF           ( (SIPP_SIGMA_MEM_CTRL_ADR - SIPP_SIGMA_BASE_ADR) )
#define SIPP_LSC_IBUF0_BASE_ADR     ( (SIPP_LSC_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_LSC_IBUF0_CFG_ADR      ( (SIPP_LSC_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_LSC_IBUF0_LS_ADR       ( (SIPP_LSC_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_LSC_IBUF0_PS_ADR       ( (SIPP_LSC_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_LSC_IBUF0_IR_ADR       ( (SIPP_LSC_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_LSC_IBUF0_FC_ADR       ( (SIPP_LSC_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_LSC_IBUF0_ICTX_ADR     ( (SIPP_LSC_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_LSC_IBUF0_CHNK_ADR     ( (SIPP_LSC_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_LSC_IBUF1_BASE_ADR     ( (SIPP_LSC_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_BASE_OFF) )
#define SIPP_LSC_IBUF1_CFG_ADR      ( (SIPP_LSC_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_CFG_OFF) )
#define SIPP_LSC_IBUF1_LS_ADR       ( (SIPP_LSC_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_LS_OFF) )
#define SIPP_LSC_IBUF1_PS_ADR       ( (SIPP_LSC_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_PS_OFF) )
#define SIPP_LSC_IBUF1_IR_ADR       ( (SIPP_LSC_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_IR_OFF) )
#define SIPP_LSC_IBUF1_FC_ADR       ( (SIPP_LSC_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_FC_OFF) )
#define SIPP_LSC_IBUF1_ICTX_ADR     ( (SIPP_LSC_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_ICTX_OFF) )
#define SIPP_LSC_IBUF1_CHNK_ADR     ( (SIPP_LSC_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_CHNK_OFF) )
#define SIPP_LSC_OBUF0_BASE_ADR     ( (SIPP_LSC_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_LSC_OBUF0_CFG_ADR      ( (SIPP_LSC_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_LSC_OBUF0_LS_ADR       ( (SIPP_LSC_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_LSC_OBUF0_PS_ADR       ( (SIPP_LSC_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_LSC_OBUF0_IR_ADR       ( (SIPP_LSC_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_LSC_OBUF0_FC_ADR       ( (SIPP_LSC_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_LSC_OBUF0_OCTX_ADR     ( (SIPP_LSC_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_LSC_OBUF0_CHNK_ADR     ( (SIPP_LSC_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_LSC_DESC_ADDR_ADR     ( (SIPP_LSC_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_LSC_DESC_CFG_ADR      ( (SIPP_LSC_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_LSC_DESC_CTRL_ADR     ( (SIPP_LSC_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_LSC_DESC_DBG_ADR      ( (SIPP_LSC_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_LSC_DESC_FSCFG_ADR    ( (SIPP_LSC_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_LSC_LBUF0_CFG_ADR     ( (SIPP_LSC_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_LSC_LBUF0_ICTX_ADR    ( (SIPP_LSC_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_LSC_LBUF0_OCTX_ADR    ( (SIPP_LSC_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_LSC_LBUF0_DBG0_ADR    ( (SIPP_LSC_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_LSC_LBUF0_DBG1_ADR    ( (SIPP_LSC_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_LSC_FRM_DIM_ADR       ( (SIPP_LSC_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_LSC_FRACTION_ADR      ( (SIPP_LSC_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_LSC_GM_DIM_ADR        ( (SIPP_LSC_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_LSC_CFG_ADR           ( (SIPP_LSC_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_LSC_EPSILON_ADR       ( (SIPP_LSC_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_LSC_GAIN_10_ADR       ( (SIPP_LSC_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_LSC_GAIN_32_ADR       ( (SIPP_LSC_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_LSC_MAX_OFF           ( (SIPP_LSC_GAIN_32_ADR - SIPP_LSC_BASE_ADR) )
#define SIPP_LCA_IBUF0_BASE_ADR    ( (SIPP_LCA_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_LCA_IBUF0_CFG_ADR     ( (SIPP_LCA_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_LCA_IBUF0_LS_ADR      ( (SIPP_LCA_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_LCA_IBUF0_PS_ADR      ( (SIPP_LCA_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_LCA_IBUF0_IR_ADR      ( (SIPP_LCA_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_LCA_IBUF0_FC_ADR      ( (SIPP_LCA_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_LCA_IBUF0_ICTX_ADR    ( (SIPP_LCA_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_LCA_IBUF0_CHNK_ADR    ( (SIPP_LCA_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_LCA_IBUF1_BASE_ADR    ( (SIPP_LCA_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_BASE_OFF) )
#define SIPP_LCA_IBUF1_CFG_ADR    ( (SIPP_LCA_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_CFG_OFF) )
#define SIPP_LCA_OBUF0_BASE_ADR    ( (SIPP_LCA_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_LCA_OBUF0_CFG_ADR     ( (SIPP_LCA_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_LCA_OBUF0_LS_ADR      ( (SIPP_LCA_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_LCA_OBUF0_PS_ADR      ( (SIPP_LCA_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_LCA_OBUF0_IR_ADR      ( (SIPP_LCA_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_LCA_OBUF0_FC_ADR      ( (SIPP_LCA_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_LCA_OBUF0_OCTX_ADR    ( (SIPP_LCA_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_LCA_OBUF0_CHNK_ADR    ( (SIPP_LCA_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_LCA_DESC_ADDR_ADR     ( (SIPP_LCA_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_LCA_DESC_CFG_ADR      ( (SIPP_LCA_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_LCA_DESC_CTRL_ADR     ( (SIPP_LCA_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_LCA_DESC_DBG_ADR      ( (SIPP_LCA_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_LCA_DESC_FSCFG_ADR    ( (SIPP_LCA_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_LCA_LBUF0_CFG_ADR     ( (SIPP_LCA_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_LCA_LBUF0_ICTX_ADR    ( (SIPP_LCA_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_LCA_LBUF0_OCTX_ADR    ( (SIPP_LCA_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_LCA_LBUF0_DBG0_ADR    ( (SIPP_LCA_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_LCA_LBUF0_DBG1_ADR    ( (SIPP_LCA_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_LCA_FRM_DIM_ADR       ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_LCA_CFG_ADR           ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_LCA_MESHSEL0_ADR      ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_LCA_MESHSEL1_ADR      ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x00C) )
#define SIPP_LCA_HRECIP_ADR        ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_LCA_VRECIP_ADR        ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_LCA_MESH_DATA_ADR     ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_LCA_MESH_CTRL_ADR     ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x01C) )
#define SIPP_LCA_MESH_RDATA_ADR    ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x020) )
#define SIPP_LCA_MEM_CTRL_ADR      ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x024) )
#define SIPP_LCA_MAX_OFF           ( (SIPP_LCA_MEM_CTRL_ADR - SIPP_LCA_BASE_ADR) )
#define RAW_IBUF_OFF                ( (0x000) )
#define SIPP_RAW_IBUF0_BASE_ADR     ( (SIPP_RAW_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_RAW_IBUF0_CFG_ADR      ( (SIPP_RAW_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_RAW_IBUF0_LS_ADR       ( (SIPP_RAW_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_RAW_IBUF0_PS_ADR       ( (SIPP_RAW_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_RAW_IBUF0_IR_ADR       ( (SIPP_RAW_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_RAW_IBUF0_FC_ADR       ( (SIPP_RAW_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_RAW_IBUF0_ICTX_ADR     ( (SIPP_RAW_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_RAW_IBUF0_CHNK_ADR     ( (SIPP_RAW_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_RAW_IBUF1_BASE_ADR     ( (SIPP_RAW_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_BASE_OFF) )
#define SIPP_RAW_IBUF1_CFG_ADR      ( (SIPP_RAW_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_CFG_OFF) )
#define RAW_OBUF_OFF                ( (0x100) )
#define SIPP_RAW_OBUF0_BASE_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_RAW_OBUF0_CFG_ADR      ( (SIPP_RAW_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_RAW_OBUF0_LS_ADR       ( (SIPP_RAW_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_RAW_OBUF0_PS_ADR       ( (SIPP_RAW_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_RAW_OBUF0_IR_ADR       ( (SIPP_RAW_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_RAW_OBUF0_FC_ADR       ( (SIPP_RAW_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_RAW_OBUF0_OCTX_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_RAW_OBUF0_CHNK_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_RAW_OBUF1_BASE_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_RAW_OBUF1_CFG_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define SIPP_RAW_OBUF2_BASE_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + (2 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_RAW_OBUF2_CFG_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + (2 * BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define SIPP_RAW_OBUF3_BASE_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + (3 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_RAW_OBUF3_CFG_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + (3 * BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define SIPP_RAW_OBUF4_BASE_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + (4 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_RAW_OBUF4_CFG_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + (4 * BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define SIPP_RAW_OBUF5_BASE_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + (5 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_RAW_OBUF5_CFG_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + (5 * BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define SIPP_RAW_OBUF6_BASE_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + (6 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_RAW_OBUF6_CFG_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + (6 * BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define SIPP_RAW_DESC_ADDR_ADR      ( (SIPP_RAW_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_RAW_DESC_CFG_ADR       ( (SIPP_RAW_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_RAW_DESC_CTRL_ADR      ( (SIPP_RAW_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_RAW_DESC_DBG_ADR       ( (SIPP_RAW_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_RAW_DESC_FSCFG_ADR     ( (SIPP_RAW_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_RAW_LBUF0_CFG_ADR      ( (SIPP_RAW_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_RAW_LBUF0_ICTX_ADR     ( (SIPP_RAW_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_RAW_LBUF0_OCTX_ADR     ( (SIPP_RAW_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_RAW_LBUF0_DBG0_ADR     ( (SIPP_RAW_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_RAW_LBUF0_DBG1_ADR     ( (SIPP_RAW_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_RAW_FRM_DIM_ADR              ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_STATS_FRM_DIM_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_RAW_CFG_ADR                  ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_GRGB_PLATO_ADR               ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_GRGB_SLOPE_ADR               ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_BAD_PIXEL_CFG_0_ADR          ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_BAD_PIXEL_CFG_1_ADR          ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_GAIN_SATURATE_0_ADR          ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define SIPP_GAIN_SATURATE_1_ADR          ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x020) )
#define SIPP_GAIN_SATURATE_2_ADR          ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x024) )
#define SIPP_GAIN_SATURATE_3_ADR          ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x028) )
#define SIPP_STATS_PATCH_CFG_ADR          ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x02c) )
#define SIPP_STATS_PATCH_START_ADR        ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x030) )
#define SIPP_STATS_PATCH_SKIP_ADR         ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x034) )
#define SIPP_RAW_STATS_PLANES_ADR         ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x038) )
#define SIPP_RAW_STATS_THRESHOLDS_ADR     ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x03c) )
#define SIPP_AF_F1_COEF_00_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x040) )
#define SIPP_AF_F1_COEF_01_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x044) )
#define SIPP_AF_F1_COEF_02_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x048) )
#define SIPP_AF_F1_COEF_03_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x04c) )
#define SIPP_AF_F1_COEF_04_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x050) )
#define SIPP_AF_F1_COEF_05_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x054) )
#define SIPP_AF_F1_COEF_06_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x058) )
#define SIPP_AF_F1_COEF_07_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x05c) )
#define SIPP_AF_F1_COEF_08_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x060) )
#define SIPP_AF_F1_COEF_09_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x064) )
#define SIPP_AF_F1_COEF_10_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x068) )
#define SIPP_AF_F2_COEF_00_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x06c) )
#define SIPP_AF_F2_COEF_01_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x070) )
#define SIPP_AF_F2_COEF_02_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x074) )
#define SIPP_AF_F2_COEF_03_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x078) )
#define SIPP_AF_F2_COEF_04_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x07c) )
#define SIPP_AF_F2_COEF_05_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x080) )
#define SIPP_AF_F2_COEF_06_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x084) )
#define SIPP_AF_F2_COEF_07_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x088) )
#define SIPP_AF_F2_COEF_08_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x08c) )
#define SIPP_AF_F2_COEF_09_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x090) )
#define SIPP_AF_F2_COEF_10_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x094) )
#define SIPP_AF_MIN_THRESHOLD_ADR         ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x098) )
#define SIPP_AF_SUBTRACT_ADR              ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x09c) )
#define SIPP_AF_PATCH_CFG_ADR             ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0a0) )
#define SIPP_AF_PATCH_START_ADR           ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0a4) )
#define SIPP_ROW_ACCUM_CFG_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0a8) )
#define SIPP_PDAF_CORR_CFG_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0b0) )
#define SIPP_PDAF_PATCH_CFG_ADR           ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0ac) )
#define SIPP_PDAF_XYSTART_ADR             ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0b8) )
#define SIPP_PDAF_XYOFFSET_10_ADR         ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0bc) )
#define SIPP_PDAF_XYOFFSET_32_ADR         ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0c0) )
#define SIPP_PDAF_XYOFFSET_54_ADR         ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0c4) )
#define SIPP_PDAF_XYOFFSET_76_ADR         ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0c8) )
#define SIPP_PDAF_XYOFFSET_98_ADR         ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0cc) )
#define SIPP_PDAF_XYOFFSET_1110_ADR       ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0d0) )
#define SIPP_PDAF_XYOFFSET_1312_ADR       ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0d4) )
#define SIPP_PDAF_XYOFFSET_1514_ADR       ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0d8) )
#define SIPP_HIST_ROI_XYSTART_ADR         ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0dc) )
#define SIPP_HIST_ROI_XYEND_ADR           ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0e0) )
#define SIPP_RAW_CCM10_ADR                ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0e4) )
#define SIPP_RAW_CCM32_ADR                ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0e8) )
#define SIPP_RAW_CCM54_ADR                ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0ec) )
#define SIPP_RAW_CCM76_ADR                ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0f0) )
#define SIPP_RAW_CCM8_ADR                 ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0f4) )
#define SIPP_RAW_LUMA_COEFFS_ADR          ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0f8) )
#define SIPP_RAW_PATCH_LINE_IRQ_ADR       ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0fc) )
#define SIPP_RAW_MEM_CTRL_ADR             ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x100) )
#define SIPP_RAW_MAX_OFF                  ( (SIPP_RAW_MEM_CTRL_ADR - SIPP_RAW_BASE_ADR) )
#define SIPP_DBYR_IBUF0_BASE_ADR      ( (SIPP_DBYR_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_DBYR_IBUF0_CFG_ADR       ( (SIPP_DBYR_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_DBYR_IBUF0_LS_ADR        ( (SIPP_DBYR_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_DBYR_IBUF0_PS_ADR        ( (SIPP_DBYR_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_DBYR_IBUF0_IR_ADR        ( (SIPP_DBYR_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_DBYR_IBUF0_FC_ADR        ( (SIPP_DBYR_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_DBYR_IBUF0_ICTX_ADR      ( (SIPP_DBYR_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_DBYR_IBUF0_CHNK_ADR      ( (SIPP_DBYR_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_DBYR_OBUF0_BASE_ADR      ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_DBYR_OBUF0_CFG_ADR       ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_DBYR_OBUF0_LS_ADR        ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_DBYR_OBUF0_PS_ADR        ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_DBYR_OBUF0_IR_ADR        ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_DBYR_OBUF0_FC_ADR        ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_DBYR_OBUF0_OCTX_ADR      ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_DBYR_OBUF0_CHNK_ADR      ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_DBYR_OBUF1_BASE_ADR      ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_BASE_OFF) )
#define SIPP_DBYR_OBUF1_CFG_ADR       ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_CFG_OFF) )
#define SIPP_DBYR_OBUF1_LS_ADR        ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_LS_OFF) )
#define SIPP_DBYR_OBUF1_PS_ADR        ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_PS_OFF) )
#define SIPP_DBYR_OBUF1_IR_ADR        ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_IR_OFF) )
#define SIPP_DBYR_OBUF1_FC_ADR        ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_FC_OFF) )
#define SIPP_DBYR_OBUF1_OCTX_ADR      ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_OCTX_OFF) )
#define SIPP_DBYR_OBUF1_CHNK_ADR      ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_CHNK_OFF) )
#define SIPP_DBYR_DESC_ADDR_ADR       ( (SIPP_DBYR_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_DBYR_DESC_CFG_ADR        ( (SIPP_DBYR_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_DBYR_DESC_CTRL_ADR       ( (SIPP_DBYR_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_DBYR_DESC_DBG_ADR        ( (SIPP_DBYR_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_DBYR_DESC_FSCFG_ADR      ( (SIPP_DBYR_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_DBYR_LBUF0_CFG_ADR       ( (SIPP_DBYR_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_DBYR_LBUF0_ICTX_ADR      ( (SIPP_DBYR_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_DBYR_LBUF0_OCTX_ADR      ( (SIPP_DBYR_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_DBYR_LBUF0_DBG0_ADR      ( (SIPP_DBYR_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_DBYR_LBUF0_DBG1_ADR      ( (SIPP_DBYR_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_DBYR_FRM_DIM_ADR         ( (SIPP_DBYR_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_DBYR_CFG_ADR             ( (SIPP_DBYR_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_DBYR_THRES_ADR           ( (SIPP_DBYR_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_DBYR_LUMA_COEFS_ADR      ( (SIPP_DBYR_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_DBYR_BILINEAR_BLEND_ADR  ( (SIPP_DBYR_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_DBYR_MEM_CTRL_ADR        ( (SIPP_DBYR_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_DBYR_MAX_OFF             ( (SIPP_DBYR_MEM_CTRL_ADR - SIPP_DBYR_BASE_ADR) )
#define SIPP_DOGD_IBUF0_BASE_ADR    ( (SIPP_DOGD_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_DOGD_IBUF0_CFG_ADR     ( (SIPP_DOGD_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_DOGD_IBUF0_LS_ADR      ( (SIPP_DOGD_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_DOGD_IBUF0_PS_ADR      ( (SIPP_DOGD_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_DOGD_IBUF0_IR_ADR      ( (SIPP_DOGD_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_DOGD_IBUF0_FC_ADR      ( (SIPP_DOGD_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_DOGD_IBUF0_ICTX_ADR    ( (SIPP_DOGD_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_DOGD_IBUF0_CHNK_ADR    ( (SIPP_DOGD_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_DOGD_IBUF1_FC_ADR      ( (SIPP_DOGD_BASE_ADR + IBUF_OFF + (1*BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_DOGD_IBUF1_ICTX_ADR    ( (SIPP_DOGD_BASE_ADR + IBUF_OFF + (1*BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_DOGD_OBUF0_BASE_ADR    ( (SIPP_DOGD_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_DOGD_OBUF0_CFG_ADR     ( (SIPP_DOGD_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_DOGD_OBUF0_LS_ADR      ( (SIPP_DOGD_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_DOGD_OBUF0_PS_ADR      ( (SIPP_DOGD_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_DOGD_OBUF0_IR_ADR      ( (SIPP_DOGD_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_DOGD_OBUF0_FC_ADR      ( (SIPP_DOGD_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_DOGD_OBUF0_OCTX_ADR    ( (SIPP_DOGD_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_DOGD_OBUF0_CHNK_ADR    ( (SIPP_DOGD_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_DOGD_DESC_ADDR_ADR     ( (SIPP_DOGD_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_DOGD_DESC_CFG_ADR      ( (SIPP_DOGD_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_DOGD_DESC_CTRL_ADR     ( (SIPP_DOGD_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_DOGD_DESC_DBG_ADR      ( (SIPP_DOGD_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_DOGD_DESC_FSCFG_ADR    ( (SIPP_DOGD_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_DOGD_LBUF0_CFG_ADR     ( (SIPP_DOGD_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_DOGD_LBUF0_ICTX_ADR    ( (SIPP_DOGD_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_DOGD_LBUF0_OCTX_ADR    ( (SIPP_DOGD_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_DOGD_LBUF0_DBG0_ADR    ( (SIPP_DOGD_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_DOGD_LBUF0_DBG1_ADR    ( (SIPP_DOGD_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_DOGD_FRM_DIM_ADR       ( (SIPP_DOGD_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_DOGD_CFG_ADR           ( (SIPP_DOGD_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_DOGD_COEF0_ADR         ( (SIPP_DOGD_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_DOGD_COEF1_ADR         ( (SIPP_DOGD_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_DOGD_COEF2_ADR         ( (SIPP_DOGD_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_DOGD_COEF3_ADR         ( (SIPP_DOGD_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_DOGD_MEM_CTRL_ADR      ( (SIPP_DOGD_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_DOGD_MAX_OFF           ( (SIPP_DOGD_MEM_CTRL_ADR - SIPP_DOGD_BASE_ADR) )
#define SIPP_LUMA_IBUF0_BASE_ADR     ( (SIPP_LUMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_LUMA_IBUF0_CFG_ADR      ( (SIPP_LUMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_LUMA_IBUF0_LS_ADR       ( (SIPP_LUMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_LUMA_IBUF0_PS_ADR       ( (SIPP_LUMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_LUMA_IBUF0_IR_ADR       ( (SIPP_LUMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_LUMA_IBUF0_FC_ADR       ( (SIPP_LUMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_LUMA_IBUF0_ICTX_ADR     ( (SIPP_LUMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_LUMA_IBUF0_CHNK_ADR     ( (SIPP_LUMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_LUMA_IBUF1_BASE_ADR     ( (SIPP_LUMA_BASE_ADR + (IBUF_OFF + BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_LUMA_IBUF1_CFG_ADR      ( (SIPP_LUMA_BASE_ADR + (IBUF_OFF + BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_LUMA_IBUF1_LS_ADR       ( (SIPP_LUMA_BASE_ADR + (IBUF_OFF + BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_LUMA_IBUF1_PS_ADR       ( (SIPP_LUMA_BASE_ADR + (IBUF_OFF + BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_LUMA_IBUF1_IR_ADR       ( (SIPP_LUMA_BASE_ADR + (IBUF_OFF + BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_LUMA_IBUF1_FC_ADR       ( (SIPP_LUMA_BASE_ADR + (IBUF_OFF + BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_LUMA_IBUF1_ICTX_ADR     ( (SIPP_LUMA_BASE_ADR + (IBUF_OFF + BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_LUMA_IBUF1_CHNK_ADR     ( (SIPP_LUMA_BASE_ADR + (IBUF_OFF + BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_LUMA_OBUF0_BASE_ADR     ( (SIPP_LUMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_LUMA_OBUF0_CFG_ADR      ( (SIPP_LUMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_LUMA_OBUF0_LS_ADR       ( (SIPP_LUMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_LUMA_OBUF0_PS_ADR       ( (SIPP_LUMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_LUMA_OBUF0_IR_ADR       ( (SIPP_LUMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_LUMA_OBUF0_FC_ADR       ( (SIPP_LUMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_LUMA_OBUF0_OCTX_ADR     ( (SIPP_LUMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_LUMA_OBUF0_CHNK_ADR     ( (SIPP_LUMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_LUMA_DESC_ADDR_ADR      ( (SIPP_LUMA_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_LUMA_DESC_CFG_ADR       ( (SIPP_LUMA_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_LUMA_DESC_CTRL_ADR      ( (SIPP_LUMA_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_LUMA_DESC_DBG_ADR       ( (SIPP_LUMA_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_LUMA_DESC_FSCFG_ADR     ( (SIPP_LUMA_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_LUMA_LBUF0_CFG_ADR     ( (SIPP_LUMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_LUMA_LBUF0_ICTX_ADR    ( (SIPP_LUMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_LUMA_LBUF0_OCTX_ADR    ( (SIPP_LUMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_LUMA_LBUF0_DBG0_ADR    ( (SIPP_LUMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_LUMA_LBUF0_DBG1_ADR    ( (SIPP_LUMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_LUMA_LBUF1_CFG_ADR     ( (SIPP_LUMA_BASE_ADR + (LBUF_OFF + BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_LUMA_LBUF1_ICTX_ADR    ( (SIPP_LUMA_BASE_ADR + (LBUF_OFF + BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_LUMA_LBUF1_OCTX_ADR    ( (SIPP_LUMA_BASE_ADR + (LBUF_OFF + BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_LUMA_LBUF1_DBG0_ADR    ( (SIPP_LUMA_BASE_ADR + (LBUF_OFF + BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_LUMA_LBUF1_DBG1_ADR    ( (SIPP_LUMA_BASE_ADR + (LBUF_OFF + BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_LUMA_FRM_DIM_ADR         ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_LUMA_CFG_ADR             ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_LUMA_INTENSITY_CFG_ADR   ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_LUMA_INTENSITY2_CFG_ADR  ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x00C) )
#define SIPP_LUMA_F2LUT_ADR           ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_LUMA_MEM_CTRL_ADR        ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_LUMA_MAX_OFF             ( (SIPP_LUMA_MEM_CTRL_ADR - SIPP_LUMA_BASE_ADR) )
#define SIPP_SHARPEN_IBUF0_BASE_ADR     ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_SHARPEN_IBUF0_CFG_ADR      ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_SHARPEN_IBUF0_LS_ADR       ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_SHARPEN_IBUF0_PS_ADR       ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_SHARPEN_IBUF0_IR_ADR       ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_SHARPEN_IBUF0_FC_ADR       ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_SHARPEN_IBUF0_ICTX_ADR     ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_SHARPEN_IBUF0_CHNK_ADR     ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_SHARPEN_IBUF1_BASE_ADR     ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + (1*BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_SHARPEN_IBUF1_CFG_ADR      ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + (1*BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_SHARPEN_IBUF1_LS_ADR       ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + (1*BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_SHARPEN_IBUF1_PS_ADR       ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + (1*BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_SHARPEN_IBUF1_IR_ADR       ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + (1*BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_SHARPEN_IBUF1_FC_ADR       ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + (1*BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_SHARPEN_IBUF1_ICTX_ADR     ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + (1*BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_SHARPEN_IBUF1_CHNK_ADR     ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + (1*BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_SHARPEN_IBUF2_BASE_ADR     ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + (2*BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_SHARPEN_IBUF2_CFG_ADR      ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + (2*BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_SHARPEN_OBUF0_BASE_ADR     ( (SIPP_SHARPEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_SHARPEN_OBUF0_CFG_ADR      ( (SIPP_SHARPEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_SHARPEN_OBUF0_LS_ADR       ( (SIPP_SHARPEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_SHARPEN_OBUF0_PS_ADR       ( (SIPP_SHARPEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_SHARPEN_OBUF0_IR_ADR       ( (SIPP_SHARPEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_SHARPEN_OBUF0_FC_ADR       ( (SIPP_SHARPEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_SHARPEN_OBUF0_OCTX_ADR     ( (SIPP_SHARPEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_SHARPEN_OBUF0_CHNK_ADR     ( (SIPP_SHARPEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_SHARPEN_DESC_ADDR_ADR      ( (SIPP_SHARPEN_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_SHARPEN_DESC_CFG_ADR       ( (SIPP_SHARPEN_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_SHARPEN_DESC_CTRL_ADR      ( (SIPP_SHARPEN_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_SHARPEN_DESC_DBG_ADR       ( (SIPP_SHARPEN_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_SHARPEN_DESC_FSCFG_ADR     ( (SIPP_SHARPEN_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_SHARPEN_LBUF0_CFG_ADR       ( (SIPP_SHARPEN_BASE_ADR + LBUF_OFF + (0*BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_SHARPEN_LBUF0_ICTX_ADR      ( (SIPP_SHARPEN_BASE_ADR + LBUF_OFF + (0*BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_SHARPEN_LBUF0_OCTX_ADR      ( (SIPP_SHARPEN_BASE_ADR + LBUF_OFF + (0*BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_SHARPEN_LBUF0_DBG0_ADR      ( (SIPP_SHARPEN_BASE_ADR + LBUF_OFF + (0*BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_SHARPEN_LBUF0_DBG1_ADR      ( (SIPP_SHARPEN_BASE_ADR + LBUF_OFF + (0*BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_SHARPEN_LBUF1_CFG_ADR       ( (SIPP_SHARPEN_BASE_ADR + LBUF_OFF + (1*BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_SHARPEN_LBUF1_ICTX_ADR      ( (SIPP_SHARPEN_BASE_ADR + LBUF_OFF + (1*BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_SHARPEN_LBUF1_OCTX_ADR      ( (SIPP_SHARPEN_BASE_ADR + LBUF_OFF + (1*BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_SHARPEN_LBUF1_DBG0_ADR      ( (SIPP_SHARPEN_BASE_ADR + LBUF_OFF + (1*BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_SHARPEN_LBUF1_DBG1_ADR      ( (SIPP_SHARPEN_BASE_ADR + LBUF_OFF + (1*BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_SHARPEN_FRM_DIM_ADR         ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_SHARPEN_OFFSET_ADR          ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_SHARPEN_FULL_DIM_ADR        ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_SHARPEN_CFG_ADR             ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_SHARPEN_MMASK_ADR           ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_SHARPEN_ALPHA_HP_ADR        ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_SHARPEN_ALPHA_BP_ADR        ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_SHARPEN_DARKEN_ADR          ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define SIPP_SHARPEN_NLMASK_GAIN_ADR     ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x020) )
#define SIPP_SHARPEN_NLMASK_STOPS0_ADR   ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x024) )
#define SIPP_SHARPEN_NLMASK_STOPS1_ADR   ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x028) )
#define SIPP_SHARPEN_LOW_HIGH0_ADR       ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x02c) )
#define SIPP_SHARPEN_LOW_HIGH1_ADR       ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x030) )
#define SIPP_SHARPEN_UNDER_OVER_ADR      ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x034) )
#define SIPP_SHARPEN_GAUSIAN0_1_0_ADR    ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x038) )
#define SIPP_SHARPEN_GAUSIAN0_3_2_ADR    ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x03c) )
#define SIPP_SHARPEN_GAUSIAN0_5_4_ADR    ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x040) )
#define SIPP_SHARPEN_GAUSIAN1_1_0_ADR    ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x044) )
#define SIPP_SHARPEN_GAUSIAN1_3_2_ADR    ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x048) )
#define SIPP_SHARPEN_GAUSIAN1_5_4_ADR    ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x04c) )
#define SIPP_SHARPEN_GAUSIAN2_1_0_ADR    ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x050) )
#define SIPP_SHARPEN_GAUSIAN2_3_2_ADR    ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x054) )
#define SIPP_SHARPEN_GAUSIAN2_5_4_ADR    ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x058) )
#define SIPP_SHARPEN_LUT_DATA_ADR        ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x05c) )
#define SIPP_SHARPEN_LUT_CTRL_ADR        ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x060) )
#define SIPP_SHARPEN_LUT_RDATA_ADR       ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x064) )
#define SIPP_SHARPEN_MEM_CTRL_ADR        ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x068) )
#define SIPP_SHARPEN_MAX_OFF             ( (SIPP_SHARPEN_MEM_CTRL_ADR - SIPP_SHARPEN_BASE_ADR) )
#define SIPP_CGEN_IBUF0_BASE_ADR        ( (SIPP_CGEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_CGEN_IBUF0_CFG_ADR         ( (SIPP_CGEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_CGEN_IBUF0_LS_ADR          ( (SIPP_CGEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_CGEN_IBUF0_PS_ADR          ( (SIPP_CGEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_CGEN_IBUF0_IR_ADR          ( (SIPP_CGEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_CGEN_IBUF0_FC_ADR          ( (SIPP_CGEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_CGEN_IBUF0_ICTX_ADR        ( (SIPP_CGEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_CGEN_IBUF0_CHNK_ADR        ( (SIPP_CGEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_CGEN_OBUF0_BASE_ADR        ( (SIPP_CGEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_CGEN_OBUF0_CFG_ADR         ( (SIPP_CGEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_CGEN_OBUF0_LS_ADR          ( (SIPP_CGEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_CGEN_OBUF0_PS_ADR          ( (SIPP_CGEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_CGEN_OBUF0_IR_ADR          ( (SIPP_CGEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_CGEN_OBUF0_FC_ADR          ( (SIPP_CGEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_CGEN_OBUF0_OCTX_ADR        ( (SIPP_CGEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_CGEN_OBUF0_CHNK_ADR        ( (SIPP_CGEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_CGEN_DESC_ADDR_ADR         ( (SIPP_CGEN_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_CGEN_DESC_CFG_ADR          ( (SIPP_CGEN_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_CGEN_DESC_CTRL_ADR         ( (SIPP_CGEN_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_CGEN_DESC_DBG_ADR          ( (SIPP_CGEN_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_CGEN_DESC_FSCFG_ADR        ( (SIPP_CGEN_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_CGEN_LBUF0_CFG_ADR         ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_CGEN_LBUF0_ICTX_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_CGEN_LBUF0_OCTX_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_CGEN_LBUF0_DBG0_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_CGEN_LBUF0_DBG1_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_CGEN_LBUF1_CFG_ADR         ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_CGEN_LBUF1_ICTX_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_CGEN_LBUF1_OCTX_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_CGEN_LBUF1_DBG0_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_CGEN_LBUF1_DBG1_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_CGEN_LBUF2_CFG_ADR         ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_CGEN_LBUF2_ICTX_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_CGEN_LBUF2_OCTX_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_CGEN_LBUF2_DBG0_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_CGEN_LBUF2_DBG1_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_CGEN_FRM_DIM_ADR                   ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_CGEN_CFG_ADR                       ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_CGEN_PURP_STRENGTH_ADR             ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_CGEN_PURP_COEFFS_ADR               ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_CGEN_LUMA_COEFFS_ADR               ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_CGEN_GEN_CHR_COEFFS0_ADR           ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_CGEN_GEN_CHR_COEFFS1_ADR           ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_CGEN_EDGE_MEDIAN_SLOPE_OFFSET_ADR  ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define SIPP_CGEN_EDGE_MEDIAN_LIMIT_ADR         ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x020) )
#define SIPP_CGEN_MEM_CTRL_ADR                  ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x024) )
#define SIPP_CGEN_MAX_OFF                       ( (SIPP_CGEN_MEM_CTRL_ADR - SIPP_CGEN_BASE_ADR) )
#define SIPP_MED_IBUF0_BASE_ADR     ( (SIPP_MED_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_MED_IBUF0_CFG_ADR      ( (SIPP_MED_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_MED_IBUF0_LS_ADR       ( (SIPP_MED_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_MED_IBUF0_PS_ADR       ( (SIPP_MED_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_MED_IBUF0_IR_ADR       ( (SIPP_MED_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_MED_IBUF0_FC_ADR       ( (SIPP_MED_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_MED_IBUF0_ICTX_ADR     ( (SIPP_MED_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_MED_IBUF0_CHNK_ADR     ( (SIPP_MED_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_MED_OBUF0_BASE_ADR     ( (SIPP_MED_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_MED_OBUF0_CFG_ADR      ( (SIPP_MED_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_MED_OBUF0_LS_ADR       ( (SIPP_MED_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_MED_OBUF0_PS_ADR       ( (SIPP_MED_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_MED_OBUF0_IR_ADR       ( (SIPP_MED_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_MED_OBUF0_FC_ADR       ( (SIPP_MED_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_MED_OBUF0_OCTX_ADR     ( (SIPP_MED_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_MED_OBUF0_CHNK_ADR     ( (SIPP_MED_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_MED_DESC_ADDR_ADR      ( (SIPP_MED_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_MED_DESC_CFG_ADR       ( (SIPP_MED_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_MED_DESC_CTRL_ADR      ( (SIPP_MED_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_MED_DESC_DBG_ADR       ( (SIPP_MED_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_MED_DESC_FSCFG_ADR     ( (SIPP_MED_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_MED_LBUF0_CFG_ADR      ( (SIPP_MED_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_MED_LBUF0_ICTX_ADR     ( (SIPP_MED_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_MED_LBUF0_OCTX_ADR     ( (SIPP_MED_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_MED_LBUF0_DBG0_ADR     ( (SIPP_MED_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_MED_LBUF0_DBG1_ADR     ( (SIPP_MED_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_MED_FRM_DIM_ADR        ( (SIPP_MED_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_MED_CFG_ADR            ( (SIPP_MED_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_MED_LUMA_ALPHA_ADR     ( (SIPP_MED_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_MED_MEM_CTRL_ADR       ( (SIPP_MED_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_MED_MAX_OFF            ( (SIPP_MED_MEM_CTRL_ADR - SIPP_MED_BASE_ADR) )
#define SIPP_CHROMA_IBUF0_BASE_ADR       ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_CHROMA_IBUF0_CFG_ADR        ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_CHROMA_IBUF0_LS_ADR         ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_CHROMA_IBUF0_PS_ADR         ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_CHROMA_IBUF0_IR_ADR         ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_CHROMA_IBUF0_FC_ADR         ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_CHROMA_IBUF0_ICTX_ADR       ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_CHROMA_IBUF0_CHNK_ADR       ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_CHROMA_IBUF1_BASE_ADR       ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_CHROMA_IBUF1_CFG_ADR        ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_CHROMA_IBUF1_LS_ADR         ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_CHROMA_IBUF1_PS_ADR         ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_CHROMA_IBUF1_IR_ADR         ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_CHROMA_IBUF1_FC_ADR         ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_CHROMA_IBUF1_ICTX_ADR       ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_CHROMA_IBUF1_CHNK_ADR       ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_CHROMA_OBUF0_BASE_ADR       ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_CHROMA_OBUF0_CFG_ADR        ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_CHROMA_OBUF0_LS_ADR         ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_CHROMA_OBUF0_PS_ADR         ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_CHROMA_OBUF0_IR_ADR         ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_CHROMA_OBUF0_FC_ADR         ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_CHROMA_OBUF0_OCTX_ADR       ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_CHROMA_OBUF0_CHNK_ADR       ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_CHROMA_OBUF1_BASE_ADR       ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_CHROMA_OBUF1_CFG_ADR        ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define SIPP_CHROMA_OBUF1_LS_ADR         ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_LS_OFF) )
#define SIPP_CHROMA_OBUF1_PS_ADR         ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_PS_OFF) )
#define SIPP_CHROMA_OBUF1_IR_ADR         ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_IR_OFF) )
#define SIPP_CHROMA_OBUF1_FC_ADR         ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_FC_OFF) )
#define SIPP_CHROMA_OBUF1_OCTX_ADR       ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_OCTX_OFF) )
#define SIPP_CHROMA_OBUF1_CHNK_ADR       ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_CHNK_OFF) )
#define SIPP_CHROMA_DESC_ADDR_ADR        ( (SIPP_CHROMA_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_CHROMA_DESC_CFG_ADR         ( (SIPP_CHROMA_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_CHROMA_DESC_CTRL_ADR        ( (SIPP_CHROMA_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_CHROMA_DESC_DBG_ADR         ( (SIPP_CHROMA_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_CHROMA_DESC_FSCFG_ADR       ( (SIPP_CHROMA_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_CHROMA_LBUF0_CFG_ADR        ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_CHROMA_LBUF0_ICTX_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_CHROMA_LBUF0_OCTX_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_CHROMA_LBUF0_DBG0_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_CHROMA_LBUF0_DBG1_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_CHROMA_LBUF1_CFG_ADR        ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + BUF_SPACING + SIPP_LBUF_CFG_OFF) )
#define SIPP_CHROMA_LBUF1_ICTX_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + BUF_SPACING + SIPP_LBUF_ICTX_OFF) )
#define SIPP_CHROMA_LBUF1_OCTX_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + BUF_SPACING + SIPP_LBUF_OCTX_OFF) )
#define SIPP_CHROMA_LBUF1_DBG0_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + BUF_SPACING + SIPP_LBUF_DBG0_OFF) )
#define SIPP_CHROMA_LBUF1_DBG1_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + BUF_SPACING + SIPP_LBUF_DBG1_OFF) )
#define SIPP_CHROMA_LBUF2_CFG_ADR        ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + 2*BUF_SPACING + SIPP_LBUF_CFG_OFF) )
#define SIPP_CHROMA_LBUF2_ICTX_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + 2*BUF_SPACING + SIPP_LBUF_ICTX_OFF) )
#define SIPP_CHROMA_LBUF2_OCTX_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + 2*BUF_SPACING + SIPP_LBUF_OCTX_OFF) )
#define SIPP_CHROMA_LBUF2_DBG0_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + 2*BUF_SPACING + SIPP_LBUF_DBG0_OFF) )
#define SIPP_CHROMA_LBUF2_DBG1_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + 2*BUF_SPACING + SIPP_LBUF_DBG1_OFF) )
#define SIPP_CHROMA_LBUF3_CFG_ADR        ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + 3*BUF_SPACING + SIPP_LBUF_CFG_OFF) )
#define SIPP_CHROMA_LBUF3_ICTX_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + 3*BUF_SPACING + SIPP_LBUF_ICTX_OFF) )
#define SIPP_CHROMA_LBUF3_OCTX_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + 3*BUF_SPACING + SIPP_LBUF_OCTX_OFF) )
#define SIPP_CHROMA_LBUF3_DBG0_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + 3*BUF_SPACING + SIPP_LBUF_DBG0_OFF) )
#define SIPP_CHROMA_LBUF3_DBG1_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + 3*BUF_SPACING + SIPP_LBUF_DBG1_OFF) )
#define SIPP_CHROMA_FRM_DIM_ADR          ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_CHROMA_CFG_ADR              ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_CHROMA_CFG2_ADR             ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_CHROMA_THRESH_ADR           ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_CHROMA_THRESH2_ADR          ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_CHROMA_THRESH3_ADR          ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_CHROMA_THRESH4_ADR          ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_CHROMA_GREY_POINT_ADR       ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define SIPP_CHROMA_CHROMA_COEFFS_ADR    ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x020) )
#define SIPP_CHROMA_HDR_ADR              ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x024) )
#define SIPP_CHROMA_MID_ADR              ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x028) )
#define SIPP_CHROMA_LONG_ADR             ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x02c) )
#define SIPP_CHROMA_MOTION_ADR           ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x030) )
#define SIPP_CHROMA_SAD_ADR              ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x034) )
#define SIPP_CHROMA_MEM_CTRL_ADR         ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x038) )
#define SIPP_CHROMA_MAX_OFF              ( (SIPP_CHROMA_MEM_CTRL_ADR - SIPP_CHROMA_BASE_ADR) )
#define SIPP_CC_IBUF0_BASE_ADR           ( (SIPP_CC_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_CC_IBUF0_CFG_ADR            ( (SIPP_CC_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_CC_IBUF0_LS_ADR             ( (SIPP_CC_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_CC_IBUF0_PS_ADR             ( (SIPP_CC_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_CC_IBUF0_IR_ADR             ( (SIPP_CC_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_CC_IBUF0_FC_ADR             ( (SIPP_CC_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_CC_IBUF0_ICTX_ADR           ( (SIPP_CC_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_CC_IBUF0_CHNK_ADR           ( (SIPP_CC_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_CC_IBUF1_BASE_ADR           ( (SIPP_CC_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_CC_IBUF1_CFG_ADR            ( (SIPP_CC_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_CC_IBUF1_LS_ADR             ( (SIPP_CC_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_CC_IBUF1_PS_ADR             ( (SIPP_CC_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_CC_IBUF1_IR_ADR             ( (SIPP_CC_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_CC_IBUF1_FC_ADR             ( (SIPP_CC_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_CC_IBUF1_ICTX_ADR           ( (SIPP_CC_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_CC_IBUF1_CHNK_ADR           ( (SIPP_CC_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_CC_IBUF2_BASE_ADR           ( (SIPP_CC_BASE_ADR + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_CC_IBUF2_CFG_ADR            ( (SIPP_CC_BASE_ADR + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_CC_OBUF0_BASE_ADR           ( (SIPP_CC_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_CC_OBUF0_CFG_ADR            ( (SIPP_CC_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_CC_OBUF0_LS_ADR             ( (SIPP_CC_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_CC_OBUF0_PS_ADR             ( (SIPP_CC_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_CC_OBUF0_IR_ADR             ( (SIPP_CC_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_CC_OBUF0_FC_ADR             ( (SIPP_CC_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_CC_OBUF0_OCTX_ADR           ( (SIPP_CC_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_CC_OBUF0_CHNK_ADR           ( (SIPP_CC_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_CC_DESC_ADDR_ADR            ( (SIPP_CC_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_CC_DESC_CFG_ADR             ( (SIPP_CC_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_CC_DESC_CTRL_ADR            ( (SIPP_CC_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_CC_DESC_DBG_ADR             ( (SIPP_CC_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_CC_DESC_FSCFG_ADR           ( (SIPP_CC_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_CC_LBUF0_CFG_ADR            ( (SIPP_CC_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_CC_LBUF0_ICTX_ADR           ( (SIPP_CC_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_CC_LBUF0_OCTX_ADR           ( (SIPP_CC_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_CC_LBUF0_DBG0_ADR           ( (SIPP_CC_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_CC_LBUF0_DBG1_ADR           ( (SIPP_CC_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_CC_FRM_DIM_ADR              ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_CC_CFG_ADR                  ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_CC_KRGB0_ADR                ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_CC_KRGB1_ADR                ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_CC_CCM10_ADR                ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_CC_CCM32_ADR                ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_CC_CCM54_ADR                ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_CC_CCM76_ADR                ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define SIPP_CC_CCM8_ADR                 ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x020) )
#define SIPP_CC_OFFSETS_ADR              ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x024) )
#define SIPP_CC_3DLUT_CFG_ADR            ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x028) )
#define SIPP_CC_3DLUT_ADDR_ADR           ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x030) )
#define SIPP_CC_3DLUT_DATA_RD_ADR        ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x034) )
#define SIPP_CC_3DLUT_DATA_WR_GR_ADR     ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x038) )
#define SIPP_CC_3DLUT_DATA_WR_B_ADR      ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x040) )
#define SIPP_CC_GAMUT_WT_ADR             ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x044) )
#define SIPP_CC_GAMUT_LIMIT_ADR          ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x048) )
#define SIPP_CC_GAMUT_OFFSET_ADR         ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x04c) )
#define SIPP_CC_MEM_CTRL_ADR             ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x050) )
#define SIPP_CC_MAX_OFF                  ( (SIPP_CC_MEM_CTRL_ADR - SIPP_CC_BASE_ADR) )
#define SIPP_LUT_IBUF0_BASE_ADR     ( (SIPP_LUT_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_LUT_IBUF0_CFG_ADR      ( (SIPP_LUT_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_LUT_IBUF0_LS_ADR       ( (SIPP_LUT_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_LUT_IBUF0_PS_ADR       ( (SIPP_LUT_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_LUT_IBUF0_IR_ADR       ( (SIPP_LUT_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_LUT_IBUF0_FC_ADR       ( (SIPP_LUT_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_LUT_IBUF0_ICTX_ADR     ( (SIPP_LUT_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_LUT_IBUF0_CHNK_ADR     ( (SIPP_LUT_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_LUT_IBUF1_BASE_ADR     ( (SIPP_LUT_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_BASE_OFF) )
#define SIPP_LUT_IBUF1_CFG_ADR      ( (SIPP_LUT_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_CFG_OFF) )
#define SIPP_LUT_OBUF0_BASE_ADR     ( (SIPP_LUT_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_LUT_OBUF0_CFG_ADR      ( (SIPP_LUT_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_LUT_OBUF0_LS_ADR       ( (SIPP_LUT_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_LUT_OBUF0_PS_ADR       ( (SIPP_LUT_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_LUT_OBUF0_IR_ADR       ( (SIPP_LUT_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_LUT_OBUF0_FC_ADR       ( (SIPP_LUT_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_LUT_OBUF0_OCTX_ADR     ( (SIPP_LUT_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_LUT_OBUF0_CHNK_ADR     ( (SIPP_LUT_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_LUT_DESC_ADDR_ADR      ( (SIPP_LUT_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_LUT_DESC_CFG_ADR       ( (SIPP_LUT_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_LUT_DESC_CTRL_ADR      ( (SIPP_LUT_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_LUT_DESC_DBG_ADR       ( (SIPP_LUT_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_LUT_DESC_FSCFG_ADR     ( (SIPP_LUT_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_LUT_FRM_DIM_ADR        ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_LUT_CFG_ADR            ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_LUT_SIZES7_0_ADR       ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_LUT_SIZES15_8_ADR      ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_LUT_LUT_CFG_ADR        ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_LUT_APB_ACCESS_ADR     ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_LUT_APB_RDATA_ADR      ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_LUT_COEFFS1_ADR        ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define SIPP_LUT_COEFFS2_ADR        ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x020) )
#define SIPP_LUT_COEFFS3_ADR        ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x024) )
#define SIPP_LUT_COEFFS4_ADR        ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x028) )
#define SIPP_LUT_COEFFS5_ADR        ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x02c) )
#define SIPP_LUT_COEFFS6_ADR        ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x030) )
#define SIPP_LUT_MEM_CTRL_ADR       ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x034) )
#define SIPP_LUT_MAX_OFF            ( (SIPP_LUT_MEM_CTRL_ADR - SIPP_LUT_BASE_ADR) )
#define SIPP_UPFIRDN_IBUF0_BASE_ADR     ( (SIPP_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_UPFIRDN_IBUF0_CFG_ADR      ( (SIPP_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_UPFIRDN_IBUF0_LS_ADR       ( (SIPP_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_UPFIRDN_IBUF0_PS_ADR       ( (SIPP_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_UPFIRDN_IBUF0_IR_ADR       ( (SIPP_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_UPFIRDN_IBUF0_FC_ADR       ( (SIPP_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_UPFIRDN_IBUF0_ICTX_ADR     ( (SIPP_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_UPFIRDN_IBUF0_CHNK_ADR     ( (SIPP_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_UPFIRDN_OBUF0_BASE_ADR     ( (SIPP_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_UPFIRDN_OBUF0_CFG_ADR      ( (SIPP_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_UPFIRDN_OBUF0_LS_ADR       ( (SIPP_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_UPFIRDN_OBUF0_PS_ADR       ( (SIPP_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_UPFIRDN_OBUF0_IR_ADR       ( (SIPP_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_UPFIRDN_OBUF0_FC_ADR       ( (SIPP_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_UPFIRDN_OBUF0_OCTX_ADR     ( (SIPP_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_UPFIRDN_OBUF0_CHNK_ADR     ( (SIPP_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_UPFIRDN_DESC_ADDR_ADR      ( (SIPP_UPFIRDN_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_UPFIRDN_DESC_CFG_ADR       ( (SIPP_UPFIRDN_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_UPFIRDN_DESC_CTRL_ADR      ( (SIPP_UPFIRDN_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_UPFIRDN_DESC_DBG_ADR       ( (SIPP_UPFIRDN_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_UPFIRDN_DESC_FSCFG_ADR     ( (SIPP_UPFIRDN_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_UPFIRDN_FRM_IN_DIM_ADR     ( (SIPP_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_UPFIRDN_FRM_OUT_DIM_ADR    ( (SIPP_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_UPFIRDN_ENABLE_ADR         ( (SIPP_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_UPFIRDN_CFG_ADR            ( (SIPP_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_UPFIRDN_IO_WIDTH_ADR       ( (SIPP_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_UPFIRDN_VPHASE_ADR         ( (SIPP_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_UPFIRDN_XYSTART_ADR        ( (SIPP_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_UPFIRDN_INITPHASE_ADR      ( (SIPP_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x020) )
#define SIPP_UPFIRDN_VP_OFF             ( (FILT_REG_OFF + 0x024) )
#define SIPP_UPFIRDN_VP0_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x000) )
#define SIPP_UPFIRDN_VP0__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x004) )
#define SIPP_UPFIRDN_VP1_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x008) )
#define SIPP_UPFIRDN_VP1__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x00c) )
#define SIPP_UPFIRDN_VP2_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x010) )
#define SIPP_UPFIRDN_VP2__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x014) )
#define SIPP_UPFIRDN_VP3_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x018) )
#define SIPP_UPFIRDN_VP3__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x01c) )
#define SIPP_UPFIRDN_VP4_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x020) )
#define SIPP_UPFIRDN_VP4__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x024) )
#define SIPP_UPFIRDN_VP5_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x028) )
#define SIPP_UPFIRDN_VP5__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x02c) )
#define SIPP_UPFIRDN_VP6_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x030) )
#define SIPP_UPFIRDN_VP6__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x034) )
#define SIPP_UPFIRDN_VP7_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x038) )
#define SIPP_UPFIRDN_VP7__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x03c) )
#define SIPP_UPFIRDN_VP8_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x040) )
#define SIPP_UPFIRDN_VP8__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x044) )
#define SIPP_UPFIRDN_VP9_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x048) )
#define SIPP_UPFIRDN_VP9__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x04c) )
#define SIPP_UPFIRDN_VP10_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x050) )
#define SIPP_UPFIRDN_VP10__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x054) )
#define SIPP_UPFIRDN_VP11_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x058) )
#define SIPP_UPFIRDN_VP11__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x05c) )
#define SIPP_UPFIRDN_VP12_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x060) )
#define SIPP_UPFIRDN_VP12__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x064) )
#define SIPP_UPFIRDN_VP13_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x068) )
#define SIPP_UPFIRDN_VP13__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x06c) )
#define SIPP_UPFIRDN_VP14_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x070) )
#define SIPP_UPFIRDN_VP14__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x074) )
#define SIPP_UPFIRDN_VP15_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x078) )
#define SIPP_UPFIRDN_VP15__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x07c) )
#define SIPP_UPFIRDN_HP_OFF             ( (SIPP_UPFIRDN_VP_OFF + 0x080) )
#define SIPP_UPFIRDN_HP0_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x000) )
#define SIPP_UPFIRDN_HP0__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x004) )
#define SIPP_UPFIRDN_HP1_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x008) )
#define SIPP_UPFIRDN_HP1__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x00c) )
#define SIPP_UPFIRDN_HP2_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x010) )
#define SIPP_UPFIRDN_HP2__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x014) )
#define SIPP_UPFIRDN_HP3_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x018) )
#define SIPP_UPFIRDN_HP3__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x01c) )
#define SIPP_UPFIRDN_HP4_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x020) )
#define SIPP_UPFIRDN_HP4__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x024) )
#define SIPP_UPFIRDN_HP5_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x028) )
#define SIPP_UPFIRDN_HP5__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x02c) )
#define SIPP_UPFIRDN_HP6_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x030) )
#define SIPP_UPFIRDN_HP6__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x034) )
#define SIPP_UPFIRDN_HP7_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x038) )
#define SIPP_UPFIRDN_HP7__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x03c) )
#define SIPP_UPFIRDN_HP8_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x040) )
#define SIPP_UPFIRDN_HP8__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x044) )
#define SIPP_UPFIRDN_HP9_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x048) )
#define SIPP_UPFIRDN_HP9__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x04c) )
#define SIPP_UPFIRDN_HP10_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x050) )
#define SIPP_UPFIRDN_HP10__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x054) )
#define SIPP_UPFIRDN_HP11_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x058) )
#define SIPP_UPFIRDN_HP11__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x05c) )
#define SIPP_UPFIRDN_HP12_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x060) )
#define SIPP_UPFIRDN_HP12__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x064) )
#define SIPP_UPFIRDN_HP13_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x068) )
#define SIPP_UPFIRDN_HP13__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x06c) )
#define SIPP_UPFIRDN_HP14_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x070) )
#define SIPP_UPFIRDN_HP14__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x074) )
#define SIPP_UPFIRDN_HP15_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x078) )
#define SIPP_UPFIRDN_HP15__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x07c) )
#define SIPP_UPFIRDN_INT_STATUS_ADR     ( (SIPP_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x130) )
#define SIPP_UPFIRDN_INT_ENABLE_ADR     ( (SIPP_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x134) )
#define SIPP_UPFIRDN_INT_CLEAR_ADR      ( (SIPP_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x138) )
#define SIPP_UPFIRDN_MAX_OFF            ( (SIPP_UPFIRDN_INT_CLEAR_ADR - SIPP_UPFIRDN_BASE_ADR) )
#define SIPP_UPFIRDN0_IBUF0_BASE_ADR    ( ( SIPP_UPFIRDN_IBUF0_BASE_ADR  + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_IBUF0_CFG_ADR     ( ( SIPP_UPFIRDN_IBUF0_CFG_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_IBUF0_LS_ADR      ( ( SIPP_UPFIRDN_IBUF0_LS_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_IBUF0_PS_ADR      ( ( SIPP_UPFIRDN_IBUF0_PS_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_IBUF0_IR_ADR      ( ( SIPP_UPFIRDN_IBUF0_IR_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_IBUF0_FC_ADR      ( ( SIPP_UPFIRDN_IBUF0_FC_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_IBUF0_ICTX_ADR    ( ( SIPP_UPFIRDN_IBUF0_ICTX_ADR  + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_IBUF0_CHNK_ADR    ( ( SIPP_UPFIRDN_IBUF0_CHNK_ADR  + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_OBUF0_BASE_ADR    ( ( SIPP_UPFIRDN_OBUF0_BASE_ADR  + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_OBUF0_CFG_ADR     ( ( SIPP_UPFIRDN_OBUF0_CFG_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_OBUF0_LS_ADR      ( ( SIPP_UPFIRDN_OBUF0_LS_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_OBUF0_PS_ADR      ( ( SIPP_UPFIRDN_OBUF0_PS_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_OBUF0_IR_ADR      ( ( SIPP_UPFIRDN_OBUF0_IR_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_OBUF0_FC_ADR      ( ( SIPP_UPFIRDN_OBUF0_FC_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_OBUF0_OCTX_ADR    ( ( SIPP_UPFIRDN_OBUF0_OCTX_ADR  + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_OBUF0_CHNK_ADR    ( ( SIPP_UPFIRDN_OBUF0_CHNK_ADR  + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_DESC_ADDR_ADR     ( (SIPP_UPFIRDN_DESC_ADDR_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_DESC_CTRL_ADR     ( (SIPP_UPFIRDN_DESC_CTRL_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_DESC_DBG_ADR      ( (SIPP_UPFIRDN_DESC_DBG_ADR     + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_DESC_FSCFG_ADR    ( (SIPP_UPFIRDN_DESC_FSCFG_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_FRM_IN_DIM_ADR    ( ( SIPP_UPFIRDN_FRM_IN_DIM_ADR  + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_FRM_OUT_DIM_ADR   ( ( SIPP_UPFIRDN_FRM_OUT_DIM_ADR + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_ENABLE_ADR        ( ( SIPP_UPFIRDN_ENABLE_ADR      + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_CFG_ADR           ( ( SIPP_UPFIRDN_CFG_ADR         + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_IO_WIDTH_ADR      ( ( SIPP_UPFIRDN_IO_WIDTH_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VPHASE_ADR        ( ( SIPP_UPFIRDN_VPHASE_ADR      + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_XYSTART_ADR       ( ( SIPP_UPFIRDN_XYSTART_ADR     + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_INITPHASE_ADR     ( ( SIPP_UPFIRDN_INITPHASE_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP0_3210_ADR      ( ( SIPP_UPFIRDN_VP0_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP0__654_ADR      ( ( SIPP_UPFIRDN_VP0__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP1_3210_ADR      ( ( SIPP_UPFIRDN_VP1_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP1__654_ADR      ( ( SIPP_UPFIRDN_VP1__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP2_3210_ADR      ( ( SIPP_UPFIRDN_VP2_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP2__654_ADR      ( ( SIPP_UPFIRDN_VP2__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP3_3210_ADR      ( ( SIPP_UPFIRDN_VP3_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP3__654_ADR      ( ( SIPP_UPFIRDN_VP3__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP4_3210_ADR      ( ( SIPP_UPFIRDN_VP4_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP4__654_ADR      ( ( SIPP_UPFIRDN_VP4__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP5_3210_ADR      ( ( SIPP_UPFIRDN_VP5_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP5__654_ADR      ( ( SIPP_UPFIRDN_VP5__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP6_3210_ADR      ( ( SIPP_UPFIRDN_VP6_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP6__654_ADR      ( ( SIPP_UPFIRDN_VP6__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP7_3210_ADR      ( ( SIPP_UPFIRDN_VP7_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP7__654_ADR      ( ( SIPP_UPFIRDN_VP7__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP8_3210_ADR      ( ( SIPP_UPFIRDN_VP8_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP8__654_ADR      ( ( SIPP_UPFIRDN_VP8__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP9_3210_ADR      ( ( SIPP_UPFIRDN_VP9_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP9__654_ADR      ( ( SIPP_UPFIRDN_VP9__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP10_3210_ADR     ( ( SIPP_UPFIRDN_VP10_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP10__654_ADR     ( ( SIPP_UPFIRDN_VP10__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP11_3210_ADR     ( ( SIPP_UPFIRDN_VP11_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP11__654_ADR     ( ( SIPP_UPFIRDN_VP11__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP12_3210_ADR     ( ( SIPP_UPFIRDN_VP12_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP12__654_ADR     ( ( SIPP_UPFIRDN_VP12__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP13_3210_ADR     ( ( SIPP_UPFIRDN_VP13_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP13__654_ADR     ( ( SIPP_UPFIRDN_VP13__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP14_3210_ADR     ( ( SIPP_UPFIRDN_VP14_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP14__654_ADR     ( ( SIPP_UPFIRDN_VP14__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP15_3210_ADR     ( ( SIPP_UPFIRDN_VP15_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP15__654_ADR     ( ( SIPP_UPFIRDN_VP15__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP0_3210_ADR      ( ( SIPP_UPFIRDN_HP0_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP0__654_ADR      ( ( SIPP_UPFIRDN_HP0__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP1_3210_ADR      ( ( SIPP_UPFIRDN_HP1_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP1__654_ADR      ( ( SIPP_UPFIRDN_HP1__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP2_3210_ADR      ( ( SIPP_UPFIRDN_HP2_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP2__654_ADR      ( ( SIPP_UPFIRDN_HP2__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP3_3210_ADR      ( ( SIPP_UPFIRDN_HP3_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP3__654_ADR      ( ( SIPP_UPFIRDN_HP3__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP4_3210_ADR      ( ( SIPP_UPFIRDN_HP4_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP4__654_ADR      ( ( SIPP_UPFIRDN_HP4__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP5_3210_ADR      ( ( SIPP_UPFIRDN_HP5_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP5__654_ADR      ( ( SIPP_UPFIRDN_HP5__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP6_3210_ADR      ( ( SIPP_UPFIRDN_HP6_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP6__654_ADR      ( ( SIPP_UPFIRDN_HP6__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP7_3210_ADR      ( ( SIPP_UPFIRDN_HP7_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP7__654_ADR      ( ( SIPP_UPFIRDN_HP7__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP8_3210_ADR      ( ( SIPP_UPFIRDN_HP8_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP8__654_ADR      ( ( SIPP_UPFIRDN_HP8__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP9_3210_ADR      ( ( SIPP_UPFIRDN_HP9_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP9__654_ADR      ( ( SIPP_UPFIRDN_HP9__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP10_3210_ADR     ( ( SIPP_UPFIRDN_HP10_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP10__654_ADR     ( ( SIPP_UPFIRDN_HP10__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP11_3210_ADR     ( ( SIPP_UPFIRDN_HP11_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP11__654_ADR     ( ( SIPP_UPFIRDN_HP11__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP12_3210_ADR     ( ( SIPP_UPFIRDN_HP12_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP12__654_ADR     ( ( SIPP_UPFIRDN_HP12__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP13_3210_ADR     ( ( SIPP_UPFIRDN_HP13_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP13__654_ADR     ( ( SIPP_UPFIRDN_HP13__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP14_3210_ADR     ( ( SIPP_UPFIRDN_HP14_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP14__654_ADR     ( ( SIPP_UPFIRDN_HP14__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP15_3210_ADR     ( ( SIPP_UPFIRDN_HP15_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP15__654_ADR     ( ( SIPP_UPFIRDN_HP15__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_INT_STATUS_ADR    ( ( SIPP_UPFIRDN_INT_STATUS_ADR  + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_INT_ENABLE_ADR    ( ( SIPP_UPFIRDN_INT_ENABLE_ADR  + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_INT_CLEAR_ADR     ( ( SIPP_UPFIRDN_INT_CLEAR_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_MAX_OFF           ( ( SIPP_UPFIRDN_MAX_OFF) )
#define SIPP_UPFIRDN1_IBUF0_BASE_ADR    ( ( SIPP_UPFIRDN_IBUF0_BASE_ADR  + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_IBUF0_CFG_ADR     ( ( SIPP_UPFIRDN_IBUF0_CFG_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_IBUF0_LS_ADR      ( ( SIPP_UPFIRDN_IBUF0_LS_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_IBUF0_PS_ADR      ( ( SIPP_UPFIRDN_IBUF0_PS_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_IBUF0_IR_ADR      ( ( SIPP_UPFIRDN_IBUF0_IR_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_IBUF0_FC_ADR      ( ( SIPP_UPFIRDN_IBUF0_FC_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_IBUF0_ICTX_ADR    ( ( SIPP_UPFIRDN_IBUF0_ICTX_ADR  + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_IBUF0_CHNK_ADR    ( ( SIPP_UPFIRDN_IBUF0_CHNK_ADR  + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_OBUF0_BASE_ADR    ( ( SIPP_UPFIRDN_OBUF0_BASE_ADR  + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_OBUF0_CFG_ADR     ( ( SIPP_UPFIRDN_OBUF0_CFG_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_OBUF0_LS_ADR      ( ( SIPP_UPFIRDN_OBUF0_LS_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_OBUF0_PS_ADR      ( ( SIPP_UPFIRDN_OBUF0_PS_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_OBUF0_IR_ADR      ( ( SIPP_UPFIRDN_OBUF0_IR_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_OBUF0_FC_ADR      ( ( SIPP_UPFIRDN_OBUF0_FC_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_OBUF0_OCTX_ADR    ( ( SIPP_UPFIRDN_OBUF0_OCTX_ADR  + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_OBUF0_CHNK_ADR    ( ( SIPP_UPFIRDN_OBUF0_CHNK_ADR  + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_DESC_ADDR_ADR     ( (SIPP_UPFIRDN_DESC_ADDR_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_DESC_CTRL_ADR     ( (SIPP_UPFIRDN_DESC_CTRL_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_DESC_DBG_ADR      ( (SIPP_UPFIRDN_DESC_DBG_ADR     + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_DESC_FSCFG_ADR    ( (SIPP_UPFIRDN_DESC_FSCFG_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_FRM_IN_DIM_ADR    ( ( SIPP_UPFIRDN_FRM_IN_DIM_ADR  + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_FRM_OUT_DIM_ADR   ( ( SIPP_UPFIRDN_FRM_OUT_DIM_ADR + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_ENABLE_ADR        ( ( SIPP_UPFIRDN_ENABLE_ADR      + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_CFG_ADR           ( ( SIPP_UPFIRDN_CFG_ADR         + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_IO_WIDTH_ADR      ( ( SIPP_UPFIRDN_IO_WIDTH_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VPHASE_ADR        ( ( SIPP_UPFIRDN_VPHASE_ADR      + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_XYSTART_ADR       ( ( SIPP_UPFIRDN_XYSTART_ADR     + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_INITPHASE_ADR     ( ( SIPP_UPFIRDN_INITPHASE_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP0_3210_ADR      ( ( SIPP_UPFIRDN_VP0_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP0__654_ADR      ( ( SIPP_UPFIRDN_VP0__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP1_3210_ADR      ( ( SIPP_UPFIRDN_VP1_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP1__654_ADR      ( ( SIPP_UPFIRDN_VP1__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP2_3210_ADR      ( ( SIPP_UPFIRDN_VP2_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP2__654_ADR      ( ( SIPP_UPFIRDN_VP2__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP3_3210_ADR      ( ( SIPP_UPFIRDN_VP3_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP3__654_ADR      ( ( SIPP_UPFIRDN_VP3__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP4_3210_ADR      ( ( SIPP_UPFIRDN_VP4_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP4__654_ADR      ( ( SIPP_UPFIRDN_VP4__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP5_3210_ADR      ( ( SIPP_UPFIRDN_VP5_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP5__654_ADR      ( ( SIPP_UPFIRDN_VP5__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP6_3210_ADR      ( ( SIPP_UPFIRDN_VP6_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP6__654_ADR      ( ( SIPP_UPFIRDN_VP6__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP7_3210_ADR      ( ( SIPP_UPFIRDN_VP7_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP7__654_ADR      ( ( SIPP_UPFIRDN_VP7__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP8_3210_ADR      ( ( SIPP_UPFIRDN_VP8_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP8__654_ADR      ( ( SIPP_UPFIRDN_VP8__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP9_3210_ADR      ( ( SIPP_UPFIRDN_VP9_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP9__654_ADR      ( ( SIPP_UPFIRDN_VP9__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP10_3210_ADR     ( ( SIPP_UPFIRDN_VP10_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP10__654_ADR     ( ( SIPP_UPFIRDN_VP10__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP11_3210_ADR     ( ( SIPP_UPFIRDN_VP11_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP11__654_ADR     ( ( SIPP_UPFIRDN_VP11__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP12_3210_ADR     ( ( SIPP_UPFIRDN_VP12_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP12__654_ADR     ( ( SIPP_UPFIRDN_VP12__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP13_3210_ADR     ( ( SIPP_UPFIRDN_VP13_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP13__654_ADR     ( ( SIPP_UPFIRDN_VP13__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP14_3210_ADR     ( ( SIPP_UPFIRDN_VP14_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP14__654_ADR     ( ( SIPP_UPFIRDN_VP14__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP15_3210_ADR     ( ( SIPP_UPFIRDN_VP15_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP15__654_ADR     ( ( SIPP_UPFIRDN_VP15__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP0_3210_ADR      ( ( SIPP_UPFIRDN_HP0_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP0__654_ADR      ( ( SIPP_UPFIRDN_HP0__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP1_3210_ADR      ( ( SIPP_UPFIRDN_HP1_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP1__654_ADR      ( ( SIPP_UPFIRDN_HP1__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP2_3210_ADR      ( ( SIPP_UPFIRDN_HP2_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP2__654_ADR      ( ( SIPP_UPFIRDN_HP2__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP3_3210_ADR      ( ( SIPP_UPFIRDN_HP3_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP3__654_ADR      ( ( SIPP_UPFIRDN_HP3__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP4_3210_ADR      ( ( SIPP_UPFIRDN_HP4_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP4__654_ADR      ( ( SIPP_UPFIRDN_HP4__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP5_3210_ADR      ( ( SIPP_UPFIRDN_HP5_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP5__654_ADR      ( ( SIPP_UPFIRDN_HP5__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP6_3210_ADR      ( ( SIPP_UPFIRDN_HP6_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP6__654_ADR      ( ( SIPP_UPFIRDN_HP6__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP7_3210_ADR      ( ( SIPP_UPFIRDN_HP7_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP7__654_ADR      ( ( SIPP_UPFIRDN_HP7__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP8_3210_ADR      ( ( SIPP_UPFIRDN_HP8_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP8__654_ADR      ( ( SIPP_UPFIRDN_HP8__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP9_3210_ADR      ( ( SIPP_UPFIRDN_HP9_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP9__654_ADR      ( ( SIPP_UPFIRDN_HP9__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP10_3210_ADR     ( ( SIPP_UPFIRDN_HP10_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP10__654_ADR     ( ( SIPP_UPFIRDN_HP10__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP11_3210_ADR     ( ( SIPP_UPFIRDN_HP11_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP11__654_ADR     ( ( SIPP_UPFIRDN_HP11__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP12_3210_ADR     ( ( SIPP_UPFIRDN_HP12_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP12__654_ADR     ( ( SIPP_UPFIRDN_HP12__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP13_3210_ADR     ( ( SIPP_UPFIRDN_HP13_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP13__654_ADR     ( ( SIPP_UPFIRDN_HP13__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP14_3210_ADR     ( ( SIPP_UPFIRDN_HP14_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP14__654_ADR     ( ( SIPP_UPFIRDN_HP14__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP15_3210_ADR     ( ( SIPP_UPFIRDN_HP15_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP15__654_ADR     ( ( SIPP_UPFIRDN_HP15__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_INT_STATUS_ADR    ( ( SIPP_UPFIRDN_INT_STATUS_ADR  + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_INT_ENABLE_ADR    ( ( SIPP_UPFIRDN_INT_ENABLE_ADR  + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_INT_CLEAR_ADR     ( ( SIPP_UPFIRDN_INT_CLEAR_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_MAX_OFF           ( ( SIPP_UPFIRDN_MAX_OFF) )
#define SIPP_UPFIRDN2_IBUF0_BASE_ADR    ( ( SIPP_UPFIRDN_IBUF0_BASE_ADR  + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_IBUF0_CFG_ADR     ( ( SIPP_UPFIRDN_IBUF0_CFG_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_IBUF0_LS_ADR      ( ( SIPP_UPFIRDN_IBUF0_LS_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_IBUF0_PS_ADR      ( ( SIPP_UPFIRDN_IBUF0_PS_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_IBUF0_IR_ADR      ( ( SIPP_UPFIRDN_IBUF0_IR_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_IBUF0_FC_ADR      ( ( SIPP_UPFIRDN_IBUF0_FC_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_IBUF0_ICTX_ADR    ( ( SIPP_UPFIRDN_IBUF0_ICTX_ADR  + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_IBUF0_CHNK_ADR    ( ( SIPP_UPFIRDN_IBUF0_CHNK_ADR  + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_OBUF0_BASE_ADR    ( ( SIPP_UPFIRDN_OBUF0_BASE_ADR  + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_OBUF0_CFG_ADR     ( ( SIPP_UPFIRDN_OBUF0_CFG_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_OBUF0_LS_ADR      ( ( SIPP_UPFIRDN_OBUF0_LS_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_OBUF0_PS_ADR      ( ( SIPP_UPFIRDN_OBUF0_PS_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_OBUF0_IR_ADR      ( ( SIPP_UPFIRDN_OBUF0_IR_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_OBUF0_FC_ADR      ( ( SIPP_UPFIRDN_OBUF0_FC_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_OBUF0_OCTX_ADR    ( ( SIPP_UPFIRDN_OBUF0_OCTX_ADR  + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_OBUF0_CHNK_ADR    ( ( SIPP_UPFIRDN_OBUF0_CHNK_ADR  + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_DESC_ADDR_ADR     ( (SIPP_UPFIRDN_DESC_ADDR_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_DESC_CTRL_ADR     ( (SIPP_UPFIRDN_DESC_CTRL_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_DESC_DBG_ADR      ( (SIPP_UPFIRDN_DESC_DBG_ADR     + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_DESC_FSCFG_ADR    ( (SIPP_UPFIRDN_DESC_FSCFG_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_FRM_IN_DIM_ADR    ( ( SIPP_UPFIRDN_FRM_IN_DIM_ADR  + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_FRM_OUT_DIM_ADR   ( ( SIPP_UPFIRDN_FRM_OUT_DIM_ADR + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_ENABLE_ADR        ( ( SIPP_UPFIRDN_ENABLE_ADR      + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_CFG_ADR           ( ( SIPP_UPFIRDN_CFG_ADR         + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_IO_WIDTH_ADR      ( ( SIPP_UPFIRDN_IO_WIDTH_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VPHASE_ADR        ( ( SIPP_UPFIRDN_VPHASE_ADR      + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_XYSTART_ADR       ( ( SIPP_UPFIRDN_XYSTART_ADR     + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_INITPHASE_ADR     ( ( SIPP_UPFIRDN_INITPHASE_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP0_3210_ADR      ( ( SIPP_UPFIRDN_VP0_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP0__654_ADR      ( ( SIPP_UPFIRDN_VP0__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP1_3210_ADR      ( ( SIPP_UPFIRDN_VP1_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP1__654_ADR      ( ( SIPP_UPFIRDN_VP1__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP2_3210_ADR      ( ( SIPP_UPFIRDN_VP2_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP2__654_ADR      ( ( SIPP_UPFIRDN_VP2__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP3_3210_ADR      ( ( SIPP_UPFIRDN_VP3_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP3__654_ADR      ( ( SIPP_UPFIRDN_VP3__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP4_3210_ADR      ( ( SIPP_UPFIRDN_VP4_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP4__654_ADR      ( ( SIPP_UPFIRDN_VP4__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP5_3210_ADR      ( ( SIPP_UPFIRDN_VP5_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP5__654_ADR      ( ( SIPP_UPFIRDN_VP5__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP6_3210_ADR      ( ( SIPP_UPFIRDN_VP6_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP6__654_ADR      ( ( SIPP_UPFIRDN_VP6__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP7_3210_ADR      ( ( SIPP_UPFIRDN_VP7_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP7__654_ADR      ( ( SIPP_UPFIRDN_VP7__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP8_3210_ADR      ( ( SIPP_UPFIRDN_VP8_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP8__654_ADR      ( ( SIPP_UPFIRDN_VP8__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP9_3210_ADR      ( ( SIPP_UPFIRDN_VP9_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP9__654_ADR      ( ( SIPP_UPFIRDN_VP9__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP10_3210_ADR     ( ( SIPP_UPFIRDN_VP10_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP10__654_ADR     ( ( SIPP_UPFIRDN_VP10__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP11_3210_ADR     ( ( SIPP_UPFIRDN_VP11_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP11__654_ADR     ( ( SIPP_UPFIRDN_VP11__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP12_3210_ADR     ( ( SIPP_UPFIRDN_VP12_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP12__654_ADR     ( ( SIPP_UPFIRDN_VP12__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP13_3210_ADR     ( ( SIPP_UPFIRDN_VP13_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP13__654_ADR     ( ( SIPP_UPFIRDN_VP13__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP14_3210_ADR     ( ( SIPP_UPFIRDN_VP14_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP14__654_ADR     ( ( SIPP_UPFIRDN_VP14__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP15_3210_ADR     ( ( SIPP_UPFIRDN_VP15_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP15__654_ADR     ( ( SIPP_UPFIRDN_VP15__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP0_3210_ADR      ( ( SIPP_UPFIRDN_HP0_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP0__654_ADR      ( ( SIPP_UPFIRDN_HP0__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP1_3210_ADR      ( ( SIPP_UPFIRDN_HP1_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP1__654_ADR      ( ( SIPP_UPFIRDN_HP1__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP2_3210_ADR      ( ( SIPP_UPFIRDN_HP2_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP2__654_ADR      ( ( SIPP_UPFIRDN_HP2__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP3_3210_ADR      ( ( SIPP_UPFIRDN_HP3_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP3__654_ADR      ( ( SIPP_UPFIRDN_HP3__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP4_3210_ADR      ( ( SIPP_UPFIRDN_HP4_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP4__654_ADR      ( ( SIPP_UPFIRDN_HP4__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP5_3210_ADR      ( ( SIPP_UPFIRDN_HP5_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP5__654_ADR      ( ( SIPP_UPFIRDN_HP5__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP6_3210_ADR      ( ( SIPP_UPFIRDN_HP6_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP6__654_ADR      ( ( SIPP_UPFIRDN_HP6__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP7_3210_ADR      ( ( SIPP_UPFIRDN_HP7_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP7__654_ADR      ( ( SIPP_UPFIRDN_HP7__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP8_3210_ADR      ( ( SIPP_UPFIRDN_HP8_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP8__654_ADR      ( ( SIPP_UPFIRDN_HP8__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP9_3210_ADR      ( ( SIPP_UPFIRDN_HP9_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP9__654_ADR      ( ( SIPP_UPFIRDN_HP9__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP10_3210_ADR     ( ( SIPP_UPFIRDN_HP10_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP10__654_ADR     ( ( SIPP_UPFIRDN_HP10__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP11_3210_ADR     ( ( SIPP_UPFIRDN_HP11_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP11__654_ADR     ( ( SIPP_UPFIRDN_HP11__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP12_3210_ADR     ( ( SIPP_UPFIRDN_HP12_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP12__654_ADR     ( ( SIPP_UPFIRDN_HP12__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP13_3210_ADR     ( ( SIPP_UPFIRDN_HP13_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP13__654_ADR     ( ( SIPP_UPFIRDN_HP13__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP14_3210_ADR     ( ( SIPP_UPFIRDN_HP14_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP14__654_ADR     ( ( SIPP_UPFIRDN_HP14__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP15_3210_ADR     ( ( SIPP_UPFIRDN_HP15_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP15__654_ADR     ( ( SIPP_UPFIRDN_HP15__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_INT_STATUS_ADR    ( ( SIPP_UPFIRDN_INT_STATUS_ADR  + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_INT_ENABLE_ADR    ( ( SIPP_UPFIRDN_INT_ENABLE_ADR  + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_INT_CLEAR_ADR     ( ( SIPP_UPFIRDN_INT_CLEAR_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_MAX_OFF           ( ( SIPP_UPFIRDN_MAX_OFF) )
#define SIPP_TNF_IBUF0_BASE_ADR                           ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_TNF_IBUF0_CFG_ADR                            ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_TNF_IBUF0_LS_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_TNF_IBUF0_PS_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_TNF_IBUF0_IR_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_TNF_IBUF0_FC_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_TNF_IBUF0_ICTX_ADR                           ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_TNF_IBUF0_CHNK_ADR                           ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_TNF_IBUF1_BASE_ADR                           ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_TNF_IBUF1_CFG_ADR                            ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_TNF_IBUF1_LS_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_TNF_IBUF1_PS_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_TNF_IBUF1_IR_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_TNF_IBUF1_FC_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_TNF_IBUF1_ICTX_ADR                           ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_TNF_IBUF1_CHNK_ADR                           ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_TNF_IBUF2_BASE_ADR                           ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_TNF_IBUF2_CFG_ADR                            ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_TNF_IBUF2_LS_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_TNF_IBUF2_PS_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_TNF_IBUF2_IR_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_TNF_IBUF2_FC_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_TNF_IBUF2_ICTX_ADR                           ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_TNF_IBUF2_CHNK_ADR                           ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_TNF_IBUF3_BASE_ADR                           ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (3 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_TNF_IBUF3_CFG_ADR                            ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (3 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_TNF_IBUF3_LS_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (3 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_TNF_IBUF3_PS_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (3 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_TNF_IBUF3_IR_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (3 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_TNF_IBUF3_FC_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (3 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_TNF_IBUF3_ICTX_ADR                           ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (3 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_TNF_IBUF3_CHNK_ADR                           ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (3 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_TNF_IBUF4_BASE_ADR                           ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (4 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_TNF_IBUF4_CFG_ADR                            ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (4 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_TNF_IBUF4_LS_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (4 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_TNF_IBUF4_PS_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (4 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_TNF_IBUF4_IR_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (4 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_TNF_IBUF4_FC_ADR                             ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (4 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_TNF_IBUF4_ICTX_ADR                           ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (4 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_TNF_IBUF4_CHNK_ADR                           ( (SIPP_TNF_BASE_ADR  + IBUF_OFF + (4 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_TNF_OBUF0_BASE_ADR                           ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_TNF_OBUF0_CFG_ADR                            ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define SIPP_TNF_OBUF0_LS_ADR                             ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_LS_OFF) )
#define SIPP_TNF_OBUF0_PS_ADR                             ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_PS_OFF) )
#define SIPP_TNF_OBUF0_IR_ADR                             ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_IR_OFF) )
#define SIPP_TNF_OBUF0_FC_ADR                             ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_FC_OFF) )
#define SIPP_TNF_OBUF0_OCTX_ADR                           ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_OCTX_OFF) )
#define SIPP_TNF_OBUF0_CHNK_ADR                           ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_CHNK_OFF) )
#define SIPP_TNF_OBUF1_BASE_ADR                           ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_TNF_OBUF1_CFG_ADR                            ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define SIPP_TNF_OBUF1_LS_ADR                             ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_LS_OFF) )
#define SIPP_TNF_OBUF1_PS_ADR                             ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_PS_OFF) )
#define SIPP_TNF_OBUF1_IR_ADR                             ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_IR_OFF) )
#define SIPP_TNF_OBUF1_FC_ADR                             ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_FC_OFF) )
#define SIPP_TNF_OBUF1_OCTX_ADR                           ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_OCTX_OFF) )
#define SIPP_TNF_OBUF1_CHNK_ADR                           ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_CHNK_OFF) )
#define SIPP_TNF_OBUF2_BASE_ADR                           ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (2 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_TNF_OBUF2_CFG_ADR                            ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (2 * BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define SIPP_TNF_OBUF2_LS_ADR                             ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (2 * BUF_SPACING) + SIPP_OBUF_LS_OFF) )
#define SIPP_TNF_OBUF2_PS_ADR                             ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (2 * BUF_SPACING) + SIPP_OBUF_PS_OFF) )
#define SIPP_TNF_OBUF2_IR_ADR                             ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (2 * BUF_SPACING) + SIPP_OBUF_IR_OFF) )
#define SIPP_TNF_OBUF2_FC_ADR                             ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (2 * BUF_SPACING) + SIPP_OBUF_FC_OFF) )
#define SIPP_TNF_OBUF2_OCTX_ADR                           ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (2 * BUF_SPACING) + SIPP_OBUF_OCTX_OFF) )
#define SIPP_TNF_OBUF2_CHNK_ADR                           ( (SIPP_TNF_BASE_ADR  + OBUF_OFF + (2 * BUF_SPACING) + SIPP_OBUF_CHNK_OFF) )
#define SIPP_TNF_LBUF0_CFG_ADR                            ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_TNF_LBUF0_ICTX_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_TNF_LBUF0_OCTX_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_TNF_LBUF0_DBG0_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_TNF_LBUF0_DBG1_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_TNF_LBUF1_CFG_ADR                            ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_TNF_LBUF1_ICTX_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_TNF_LBUF1_OCTX_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_TNF_LBUF1_DBG0_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_TNF_LBUF1_DBG1_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_TNF_LBUF2_CFG_ADR                            ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_TNF_LBUF2_ICTX_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_TNF_LBUF2_OCTX_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_TNF_LBUF2_DBG0_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_TNF_LBUF2_DBG1_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_TNF_LBUF3_CFG_ADR                            ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_TNF_LBUF3_ICTX_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_TNF_LBUF3_OCTX_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_TNF_LBUF3_DBG0_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_TNF_LBUF3_DBG1_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_TNF_LBUF4_CFG_ADR                            ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (4 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_TNF_LBUF4_ICTX_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (4 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_TNF_LBUF4_OCTX_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (4 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_TNF_LBUF4_DBG0_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (4 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_TNF_LBUF4_DBG1_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (4 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_TNF_LBUF5_CFG_ADR                            ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (5 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_TNF_LBUF5_ICTX_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (5 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_TNF_LBUF5_OCTX_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (5 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_TNF_LBUF5_DBG0_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (5 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_TNF_LBUF5_DBG1_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (5 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_TNF_LBUF6_CFG_ADR                            ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (6 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_TNF_LBUF6_ICTX_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (6 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_TNF_LBUF6_OCTX_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (6 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_TNF_LBUF6_DBG0_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (6 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_TNF_LBUF6_DBG1_ADR                           ( (SIPP_TNF_BASE_ADR  + LBUF_OFF + (6 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_TNF_DESC_ADDR_ADR                            ( (SIPP_TNF_BASE_ADR  + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_TNF_DESC_CFG_ADR                             ( (SIPP_TNF_BASE_ADR  + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_TNF_DESC_CTRL_ADR                            ( (SIPP_TNF_BASE_ADR  + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_TNF_DESC_DBG_ADR                             ( (SIPP_TNF_BASE_ADR  + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_TNF_DESC_FSCFG_ADR                           ( (SIPP_TNF_BASE_ADR  + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_TNF_FRM_DIM_OFFSET                           ( 0x400 )
#define SIPP_TNF_CFG_OFFSET                               ( 0x404 )
#define SIPP_TNF_SLOPE_OFFSET                             ( 0x408 )
#define SIPP_TNF_OFFSET_OFFSET                            ( 0x40C )
#define SIPP_TNF_LUMAGAIN_OFFSET                          ( 0x410 )
#define SIPP_TNF_MMASK_OFFSET                             ( 0x414 )
#define SIPP_TNF_MEM_CTRL_0_OFFSET                        ( 0x418 )
#define SIPP_TNF_FRM_DIM_ADR                              ( (SIPP_TNF_BASE_ADR + SIPP_TNF_FRM_DIM_OFFSET) )
#define SIPP_TNF_CFG_ADR                                  ( (SIPP_TNF_BASE_ADR + SIPP_TNF_CFG_OFFSET) )
#define SIPP_TNF_SLOPE_ADR                                ( (SIPP_TNF_BASE_ADR + SIPP_TNF_SLOPE_OFFSET) )
#define SIPP_TNF_OFFSET_ADR                               ( (SIPP_TNF_BASE_ADR + SIPP_TNF_OFFSET_OFFSET) )
#define SIPP_TNF_LUMAGAIN_ADR                             ( (SIPP_TNF_BASE_ADR + SIPP_TNF_LUMAGAIN_OFFSET) )
#define SIPP_TNF_MMASK_ADR                                ( (SIPP_TNF_BASE_ADR + SIPP_TNF_MMASK_OFFSET) )
#define SIPP_TNF_MEM_CTRL_0_ADR                           ( (SIPP_TNF_BASE_ADR + SIPP_TNF_MEM_CTRL_0_OFFSET) )
#define SIPP_TNF_KL  (  7 )
#define SIPP_HDR_LF_IBUF0_BASE_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_HDR_LF_IBUF0_CFG_ADR                         ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_HDR_LF_IBUF0_LS_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_HDR_LF_IBUF0_PS_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_HDR_LF_IBUF0_IR_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_HDR_LF_IBUF0_FC_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_HDR_LF_IBUF0_ICTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_HDR_LF_IBUF0_CHNK_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_HDR_LF_IBUF1_BASE_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_HDR_LF_IBUF1_CFG_ADR                         ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_HDR_LF_IBUF1_LS_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_HDR_LF_IBUF1_PS_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_HDR_LF_IBUF1_IR_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_HDR_LF_IBUF1_FC_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_HDR_LF_IBUF1_ICTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_HDR_LF_IBUF1_CHNK_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_HDR_LF_IBUF2_BASE_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_HDR_LF_IBUF2_CFG_ADR                         ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_HDR_LF_IBUF2_LS_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_HDR_LF_IBUF2_PS_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_HDR_LF_IBUF2_IR_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_HDR_LF_IBUF2_FC_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_HDR_LF_IBUF2_ICTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_HDR_LF_IBUF2_CHNK_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_HDR_LF_OBUF0_BASE_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_HDR_LF_OBUF0_CFG_ADR                         ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define SIPP_HDR_LF_OBUF0_LS_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_LS_OFF) )
#define SIPP_HDR_LF_OBUF0_PS_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_PS_OFF) )
#define SIPP_HDR_LF_OBUF0_IR_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_IR_OFF) )
#define SIPP_HDR_LF_OBUF0_FC_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_FC_OFF) )
#define SIPP_HDR_LF_OBUF0_OCTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_OCTX_OFF) )
#define SIPP_HDR_LF_OBUF0_CHNK_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_CHNK_OFF) )
#define SIPP_HDR_LF_OBUF1_BASE_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_HDR_LF_OBUF1_CFG_ADR                         ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define SIPP_HDR_LF_OBUF1_LS_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_LS_OFF) )
#define SIPP_HDR_LF_OBUF1_PS_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_PS_OFF) )
#define SIPP_HDR_LF_OBUF1_IR_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_IR_OFF) )
#define SIPP_HDR_LF_OBUF1_FC_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_FC_OFF) )
#define SIPP_HDR_LF_OBUF1_OCTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_OCTX_OFF) )
#define SIPP_HDR_LF_OBUF1_CHNK_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_CHNK_OFF) )
#define SIPP_HDR_LF_OBUF2_BASE_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (2 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_HDR_LF_OBUF2_CFG_ADR                         ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (2 * BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define SIPP_HDR_LF_OBUF2_LS_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (2 * BUF_SPACING) + SIPP_OBUF_LS_OFF) )
#define SIPP_HDR_LF_OBUF2_PS_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (2 * BUF_SPACING) + SIPP_OBUF_PS_OFF) )
#define SIPP_HDR_LF_OBUF2_IR_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (2 * BUF_SPACING) + SIPP_OBUF_IR_OFF) )
#define SIPP_HDR_LF_OBUF2_FC_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (2 * BUF_SPACING) + SIPP_OBUF_FC_OFF) )
#define SIPP_HDR_LF_OBUF2_OCTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (2 * BUF_SPACING) + SIPP_OBUF_OCTX_OFF) )
#define SIPP_HDR_LF_OBUF2_CHNK_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + OBUF_OFF + (2 * BUF_SPACING) + SIPP_OBUF_CHNK_OFF) )
#define SIPP_HDR_LF_LBUF0_CFG_ADR                         ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_HDR_LF_LBUF0_ICTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_HDR_LF_LBUF0_OCTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_HDR_LF_LBUF0_DBG0_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_HDR_LF_LBUF0_DBG1_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_HDR_LF_LBUF1_CFG_ADR                         ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_HDR_LF_LBUF1_ICTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_HDR_LF_LBUF1_OCTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_HDR_LF_LBUF1_DBG0_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_HDR_LF_LBUF1_DBG1_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_HDR_LF_LBUF2_CFG_ADR                         ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_HDR_LF_LBUF2_ICTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_HDR_LF_LBUF2_OCTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_HDR_LF_LBUF2_DBG0_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_HDR_LF_LBUF2_DBG1_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_HDR_LF_LBUF3_CFG_ADR                         ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_HDR_LF_LBUF3_ICTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_HDR_LF_LBUF3_OCTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_HDR_LF_LBUF3_DBG0_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_HDR_LF_LBUF3_DBG1_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_HDR_LF_LBUF4_CFG_ADR                         ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (4 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_HDR_LF_LBUF4_ICTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (4 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_HDR_LF_LBUF4_OCTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (4 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_HDR_LF_LBUF4_DBG0_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (4 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_HDR_LF_LBUF4_DBG1_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (4 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_HDR_LF_LBUF5_CFG_ADR                         ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (5 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_HDR_LF_LBUF5_ICTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (5 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_HDR_LF_LBUF5_OCTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (5 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_HDR_LF_LBUF5_DBG0_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (5 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_HDR_LF_LBUF5_DBG1_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (5 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_HDR_LF_LBUF6_CFG_ADR                         ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (6 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_HDR_LF_LBUF6_ICTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (6 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_HDR_LF_LBUF6_OCTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (6 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_HDR_LF_LBUF6_DBG0_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (6 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_HDR_LF_LBUF6_DBG1_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (6 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_HDR_LF_LBUF7_CFG_ADR                         ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (7 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_HDR_LF_LBUF7_ICTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (7 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_HDR_LF_LBUF7_OCTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (7 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_HDR_LF_LBUF7_DBG0_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (7 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_HDR_LF_LBUF7_DBG1_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (7 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_HDR_LF_LBUF8_CFG_ADR                         ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (8 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_HDR_LF_LBUF8_ICTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (8 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_HDR_LF_LBUF8_OCTX_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (8 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_HDR_LF_LBUF8_DBG0_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (8 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_HDR_LF_LBUF8_DBG1_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + LBUF_OFF + (8 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_HDR_LF_DESC_ADDR_ADR                         ( (SIPP_HDR_LF_BASE_ADR  + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_HDR_LF_DESC_CFG_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_HDR_LF_DESC_CTRL_ADR                         ( (SIPP_HDR_LF_BASE_ADR  + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_HDR_LF_DESC_DBG_ADR                          ( (SIPP_HDR_LF_BASE_ADR  + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_HDR_LF_DESC_FSCFG_ADR                        ( (SIPP_HDR_LF_BASE_ADR  + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_HDR_LF_FRM_DIM_OFFSET                        ( 0x500 )
#define SIPP_HDR_LF_CFG_OFFSET                            ( 0x504 )
#define SIPP_HDR_LF_EXPOSURE0_OFFSET                      ( 0x508 )
#define SIPP_HDR_LF_EXP_SCALE0_OFFSET                     ( 0x50C )
#define SIPP_HDR_LF_EXP_SCALE1_OFFSET                     ( 0x510 )
#define SIPP_HDR_LF_EXP_SCALE2_OFFSET                     ( 0x514 )
#define SIPP_HDR_LF_MID_OFFSET                            ( 0x518 )
#define SIPP_HDR_LF_LONG_OFFSET                           ( 0x51C )
#define SIPP_HDR_LF_MOTION_OFFSET                         ( 0x520 )
#define SIPP_HDR_LF_MD_SAD_OFFSET                         ( 0x524 )
#define SIPP_HDR_LF_TONE_MAP_OFFSET_OFFSET                ( 0x528 )
#define SIPP_HDR_LF_TONE_MAP_GAIN_OFFSET                  ( 0x52C )
#define SIPP_HDR_LF_MEM_CTRL_0_OFFSET                     ( 0x530 )
#define SIPP_HDR_LF_FRM_DIM_ADR                           ( (SIPP_HDR_LF_BASE_ADR + SIPP_HDR_LF_FRM_DIM_OFFSET) )
#define SIPP_HDR_LF_CFG_ADR                               ( (SIPP_HDR_LF_BASE_ADR + SIPP_HDR_LF_CFG_OFFSET) )
#define SIPP_HDR_LF_EXPOSURE0_ADR                         ( (SIPP_HDR_LF_BASE_ADR + SIPP_HDR_LF_EXPOSURE0_OFFSET) )
#define SIPP_HDR_LF_EXP_SCALE0_ADR                        ( (SIPP_HDR_LF_BASE_ADR + SIPP_HDR_LF_EXP_SCALE0_OFFSET) )
#define SIPP_HDR_LF_EXP_SCALE1_ADR                        ( (SIPP_HDR_LF_BASE_ADR + SIPP_HDR_LF_EXP_SCALE1_OFFSET) )
#define SIPP_HDR_LF_EXP_SCALE2_ADR                        ( (SIPP_HDR_LF_BASE_ADR + SIPP_HDR_LF_EXP_SCALE2_OFFSET) )
#define SIPP_HDR_LF_MID_ADR                               ( (SIPP_HDR_LF_BASE_ADR + SIPP_HDR_LF_MID_OFFSET) )
#define SIPP_HDR_LF_LONG_ADR                              ( (SIPP_HDR_LF_BASE_ADR + SIPP_HDR_LF_LONG_OFFSET) )
#define SIPP_HDR_LF_MOTION_ADR                            ( (SIPP_HDR_LF_BASE_ADR + SIPP_HDR_LF_MOTION_OFFSET) )
#define SIPP_HDR_LF_MD_SAD_ADR                            ( (SIPP_HDR_LF_BASE_ADR + SIPP_HDR_LF_MD_SAD_OFFSET) )
#define SIPP_HDR_LF_TONE_MAP_OFFSET_ADR                   ( (SIPP_HDR_LF_BASE_ADR + SIPP_HDR_LF_TONE_MAP_OFFSET_OFFSET) )
#define SIPP_HDR_LF_TONE_MAP_GAIN_ADR                     ( (SIPP_HDR_LF_BASE_ADR + SIPP_HDR_LF_TONE_MAP_GAIN_OFFSET) )
#define SIPP_HDR_LF_MEM_CTRL_0_ADR                        ( (SIPP_HDR_LF_BASE_ADR + SIPP_HDR_LF_MEM_CTRL_0_OFFSET) )
#define SIPP_HDR_CF_IBUF0_BASE_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_HDR_CF_IBUF0_CFG_ADR                         ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_HDR_CF_IBUF0_LS_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_HDR_CF_IBUF0_PS_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_HDR_CF_IBUF0_IR_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_HDR_CF_IBUF0_FC_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_HDR_CF_IBUF0_ICTX_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_HDR_CF_IBUF0_CHNK_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_HDR_CF_IBUF1_BASE_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_HDR_CF_IBUF1_CFG_ADR                         ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_HDR_CF_IBUF1_LS_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_HDR_CF_IBUF1_PS_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_HDR_CF_IBUF1_IR_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_HDR_CF_IBUF1_FC_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_HDR_CF_IBUF1_ICTX_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_HDR_CF_IBUF1_CHNK_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_HDR_CF_IBUF2_BASE_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_HDR_CF_IBUF2_CFG_ADR                         ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_HDR_CF_IBUF2_LS_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_HDR_CF_IBUF2_PS_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_HDR_CF_IBUF2_IR_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_HDR_CF_IBUF2_FC_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_HDR_CF_IBUF2_ICTX_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_HDR_CF_IBUF2_CHNK_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_HDR_CF_IBUF3_BASE_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (3 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_HDR_CF_IBUF3_CFG_ADR                         ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (3 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_HDR_CF_IBUF3_LS_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (3 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_HDR_CF_IBUF3_PS_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (3 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_HDR_CF_IBUF3_IR_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (3 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_HDR_CF_IBUF3_FC_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (3 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_HDR_CF_IBUF3_ICTX_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (3 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_HDR_CF_IBUF3_CHNK_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + IBUF_OFF + (3 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_HDR_CF_OBUF0_BASE_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_HDR_CF_OBUF0_CFG_ADR                         ( (SIPP_HDR_CF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define SIPP_HDR_CF_OBUF0_LS_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_LS_OFF) )
#define SIPP_HDR_CF_OBUF0_PS_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_PS_OFF) )
#define SIPP_HDR_CF_OBUF0_IR_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_IR_OFF) )
#define SIPP_HDR_CF_OBUF0_FC_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_FC_OFF) )
#define SIPP_HDR_CF_OBUF0_OCTX_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_OCTX_OFF) )
#define SIPP_HDR_CF_OBUF0_CHNK_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_CHNK_OFF) )
#define SIPP_HDR_CF_LBUF0_CFG_ADR                         ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_HDR_CF_LBUF0_ICTX_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_HDR_CF_LBUF0_OCTX_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_HDR_CF_LBUF0_DBG0_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_HDR_CF_LBUF0_DBG1_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_HDR_CF_LBUF1_CFG_ADR                         ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_HDR_CF_LBUF1_ICTX_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_HDR_CF_LBUF1_OCTX_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_HDR_CF_LBUF1_DBG0_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_HDR_CF_LBUF1_DBG1_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_HDR_CF_LBUF2_CFG_ADR                         ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_HDR_CF_LBUF2_ICTX_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_HDR_CF_LBUF2_OCTX_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_HDR_CF_LBUF2_DBG0_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_HDR_CF_LBUF2_DBG1_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_HDR_CF_LBUF3_CFG_ADR                         ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_HDR_CF_LBUF3_ICTX_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_HDR_CF_LBUF3_OCTX_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_HDR_CF_LBUF3_DBG0_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_HDR_CF_LBUF3_DBG1_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_HDR_CF_DESC_ADDR_ADR                         ( (SIPP_HDR_CF_BASE_ADR  + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_HDR_CF_DESC_CFG_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_HDR_CF_DESC_CTRL_ADR                         ( (SIPP_HDR_CF_BASE_ADR  + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_HDR_CF_DESC_DBG_ADR                          ( (SIPP_HDR_CF_BASE_ADR  + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_HDR_CF_DESC_FSCFG_ADR                        ( (SIPP_HDR_CF_BASE_ADR  + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_HDR_CF_FRM_DIM_OFFSET                        ( 0x400 )
#define SIPP_HDR_CF_CFG_OFFSET                            ( 0x404 )
#define SIPP_HDR_CF_MEM_CTRL_0_OFFSET                     ( 0x408 )
#define SIPP_HDR_CF_FRM_DIM_ADR                           ( (SIPP_HDR_CF_BASE_ADR + SIPP_HDR_CF_FRM_DIM_OFFSET) )
#define SIPP_HDR_CF_CFG_ADR                               ( (SIPP_HDR_CF_BASE_ADR + SIPP_HDR_CF_CFG_OFFSET) )
#define SIPP_HDR_CF_MEM_CTRL_0_ADR                        ( (SIPP_HDR_CF_BASE_ADR + SIPP_HDR_CF_MEM_CTRL_0_OFFSET) )
#define SIPP_HDR_TM_IBUF0_BASE_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_HDR_TM_IBUF0_CFG_ADR                         ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_HDR_TM_IBUF0_LS_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_HDR_TM_IBUF0_PS_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_HDR_TM_IBUF0_IR_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_HDR_TM_IBUF0_FC_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_HDR_TM_IBUF0_ICTX_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_HDR_TM_IBUF0_CHNK_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (0 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_HDR_TM_IBUF1_BASE_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_HDR_TM_IBUF1_CFG_ADR                         ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_HDR_TM_IBUF1_LS_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_HDR_TM_IBUF1_PS_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_HDR_TM_IBUF1_IR_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_HDR_TM_IBUF1_FC_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_HDR_TM_IBUF1_ICTX_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_HDR_TM_IBUF1_CHNK_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_HDR_TM_IBUF2_BASE_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_HDR_TM_IBUF2_CFG_ADR                         ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_HDR_TM_IBUF2_LS_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_HDR_TM_IBUF2_PS_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_HDR_TM_IBUF2_IR_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_HDR_TM_IBUF2_FC_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_HDR_TM_IBUF2_ICTX_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_HDR_TM_IBUF2_CHNK_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_HDR_TM_IBUF3_BASE_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + IBUF_OFF + (3 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_HDR_TM_OBUF0_BASE_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_HDR_TM_OBUF0_CFG_ADR                         ( (SIPP_HDR_TM_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define SIPP_HDR_TM_OBUF0_LS_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_LS_OFF) )
#define SIPP_HDR_TM_OBUF0_PS_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_PS_OFF) )
#define SIPP_HDR_TM_OBUF0_IR_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_IR_OFF) )
#define SIPP_HDR_TM_OBUF0_FC_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_FC_OFF) )
#define SIPP_HDR_TM_OBUF0_OCTX_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_OCTX_OFF) )
#define SIPP_HDR_TM_OBUF0_CHNK_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + OBUF_OFF + (0 * BUF_SPACING) + SIPP_OBUF_CHNK_OFF) )
#define SIPP_HDR_TM_OBUF1_BASE_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_HDR_TM_OBUF1_CFG_ADR                         ( (SIPP_HDR_TM_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define SIPP_HDR_TM_OBUF1_LS_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_LS_OFF) )
#define SIPP_HDR_TM_OBUF1_PS_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_PS_OFF) )
#define SIPP_HDR_TM_OBUF1_IR_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_IR_OFF) )
#define SIPP_HDR_TM_OBUF1_FC_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_FC_OFF) )
#define SIPP_HDR_TM_OBUF1_OCTX_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_OCTX_OFF) )
#define SIPP_HDR_TM_OBUF1_CHNK_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_CHNK_OFF) )
#define SIPP_HDR_TM_LBUF0_CFG_ADR                         ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_HDR_TM_LBUF0_ICTX_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_HDR_TM_LBUF0_OCTX_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_HDR_TM_LBUF0_DBG0_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_HDR_TM_LBUF0_DBG1_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_HDR_TM_LBUF1_CFG_ADR                         ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_HDR_TM_LBUF1_ICTX_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_HDR_TM_LBUF1_OCTX_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_HDR_TM_LBUF1_DBG0_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_HDR_TM_LBUF1_DBG1_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_HDR_TM_LBUF2_CFG_ADR                         ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_HDR_TM_LBUF2_ICTX_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_HDR_TM_LBUF2_OCTX_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_HDR_TM_LBUF2_DBG0_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_HDR_TM_LBUF2_DBG1_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_HDR_TM_LBUF3_CFG_ADR                         ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_HDR_TM_LBUF3_ICTX_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_HDR_TM_LBUF3_OCTX_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_HDR_TM_LBUF3_DBG0_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_HDR_TM_LBUF3_DBG1_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + LBUF_OFF + (3 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_HDR_TM_DESC_ADDR_ADR                         ( (SIPP_HDR_TM_BASE_ADR  + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_HDR_TM_DESC_CFG_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_HDR_TM_DESC_CTRL_ADR                         ( (SIPP_HDR_TM_BASE_ADR  + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_HDR_TM_DESC_DBG_ADR                          ( (SIPP_HDR_TM_BASE_ADR  + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_HDR_TM_DESC_FSCFG_ADR                        ( (SIPP_HDR_TM_BASE_ADR  + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_HDR_TM_FRM_DIM_OFFSET                        ( 0x400 )
#define SIPP_HDR_TM_FRM_OFFSET_OFFSET                     ( 0x404 )
#define SIPP_HDR_TM_FULL_DIM_OFFSET                       ( 0x408 )
#define SIPP_HDR_TM_CFG_OFFSET                            ( 0x40C )
#define SIPP_HDR_TM_EXPOSURE0_OFFSET                      ( 0x410 )
#define SIPP_HDR_TM_EXPOSURE1_OFFSET                      ( 0x414 )
#define SIPP_HDR_TM_BASE_OFFSET_OFFSET                    ( 0x418 )
#define SIPP_HDR_TM_BASE_STRENGTH_OFFSET                  ( 0x41C )
#define SIPP_HDR_TM_BLUR5_COEF_OFFSET                     ( 0x420 )
#define SIPP_HDR_TM_BLUR9_COEF0_OFFSET                    ( 0x424 )
#define SIPP_HDR_TM_BLUR9_COEF1_OFFSET                    ( 0x428 )
#define SIPP_HDR_TM_PRE_GAIN_OFFSET                       ( 0x42C )
#define SIPP_HDR_TM_LUT_DATA_OFFSET                       ( 0x430 )
#define SIPP_HDR_TM_LUT_CTRL_OFFSET                       ( 0x434 )
#define SIPP_HDR_TM_LUT_RDATA_OFFSET                      ( 0x438 )
#define SIPP_HDR_TM_FLAT_FIELD_DATA_OFFSET                ( 0x43C )
#define SIPP_HDR_TM_MEM_CTRL_0_OFFSET                     ( 0x440 )
#define SIPP_HDR_TM_FRM_DIM_ADR                           ( (SIPP_HDR_TM_BASE_ADR + SIPP_HDR_TM_FRM_DIM_OFFSET) )
#define SIPP_HDR_TM_FRM_OFFSET_ADR                        ( (SIPP_HDR_TM_BASE_ADR + SIPP_HDR_TM_FRM_OFFSET_OFFSET) )
#define SIPP_HDR_TM_FULL_DIM_ADR                          ( (SIPP_HDR_TM_BASE_ADR + SIPP_HDR_TM_FULL_DIM_OFFSET) )
#define SIPP_HDR_TM_CFG_ADR                               ( (SIPP_HDR_TM_BASE_ADR + SIPP_HDR_TM_CFG_OFFSET) )
#define SIPP_HDR_TM_EXPOSURE0_ADR                         ( (SIPP_HDR_TM_BASE_ADR + SIPP_HDR_TM_EXPOSURE0_OFFSET) )
#define SIPP_HDR_TM_EXPOSURE1_ADR                         ( (SIPP_HDR_TM_BASE_ADR + SIPP_HDR_TM_EXPOSURE1_OFFSET) )
#define SIPP_HDR_TM_BASE_OFFSET_ADR                       ( (SIPP_HDR_TM_BASE_ADR + SIPP_HDR_TM_BASE_OFFSET_OFFSET) )
#define SIPP_HDR_TM_BASE_STRENGTH_ADR                     ( (SIPP_HDR_TM_BASE_ADR + SIPP_HDR_TM_BASE_STRENGTH_OFFSET) )
#define SIPP_HDR_TM_BLUR5_COEF_ADR                        ( (SIPP_HDR_TM_BASE_ADR + SIPP_HDR_TM_BLUR5_COEF_OFFSET) )
#define SIPP_HDR_TM_BLUR9_COEF0_ADR                       ( (SIPP_HDR_TM_BASE_ADR + SIPP_HDR_TM_BLUR9_COEF0_OFFSET) )
#define SIPP_HDR_TM_BLUR9_COEF1_ADR                       ( (SIPP_HDR_TM_BASE_ADR + SIPP_HDR_TM_BLUR9_COEF1_OFFSET) )
#define SIPP_HDR_TM_PRE_GAIN_ADR                          ( (SIPP_HDR_TM_BASE_ADR + SIPP_HDR_TM_PRE_GAIN_OFFSET) )
#define SIPP_HDR_TM_LUT_DATA_ADR                          ( (SIPP_HDR_TM_BASE_ADR + SIPP_HDR_TM_LUT_DATA_OFFSET) )
#define SIPP_HDR_TM_LUT_CTRL_ADR                          ( (SIPP_HDR_TM_BASE_ADR + SIPP_HDR_TM_LUT_CTRL_OFFSET) )
#define SIPP_HDR_TM_LUT_RDATA_ADR                         ( (SIPP_HDR_TM_BASE_ADR + SIPP_HDR_TM_LUT_RDATA_OFFSET) )
#define SIPP_HDR_TM_FLAT_FIELD_DATA_ADR                   ( (SIPP_HDR_TM_BASE_ADR + SIPP_HDR_TM_FLAT_FIELD_DATA_OFFSET) )
#define SIPP_HDR_TM_MEM_CTRL_0_ADR                        ( (SIPP_HDR_TM_BASE_ADR + SIPP_HDR_TM_MEM_CTRL_0_OFFSET) )
#define SIPP_DEHAZE_IBUF0_BASE_ADR     ( (SIPP_DEHAZE_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_DEHAZE_IBUF0_CFG_ADR      ( (SIPP_DEHAZE_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_DEHAZE_IBUF0_LS_ADR       ( (SIPP_DEHAZE_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_DEHAZE_IBUF0_PS_ADR       ( (SIPP_DEHAZE_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_DEHAZE_IBUF0_IR_ADR       ( (SIPP_DEHAZE_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_DEHAZE_IBUF0_FC_ADR       ( (SIPP_DEHAZE_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_DEHAZE_IBUF0_ICTX_ADR     ( (SIPP_DEHAZE_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_DEHAZE_IBUF0_CHNK_ADR     ( (SIPP_DEHAZE_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_DEHAZE_IBUF1_BASE_ADR     ( (SIPP_DEHAZE_BASE_ADR + (IBUF_OFF + BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_DEHAZE_IBUF1_CFG_ADR      ( (SIPP_DEHAZE_BASE_ADR + (IBUF_OFF + BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_DEHAZE_IBUF1_LS_ADR       ( (SIPP_DEHAZE_BASE_ADR + (IBUF_OFF + BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_DEHAZE_IBUF1_PS_ADR       ( (SIPP_DEHAZE_BASE_ADR + (IBUF_OFF + BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_DEHAZE_IBUF1_IR_ADR       ( (SIPP_DEHAZE_BASE_ADR + (IBUF_OFF + BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_DEHAZE_IBUF1_FC_ADR       ( (SIPP_DEHAZE_BASE_ADR + (IBUF_OFF + BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_DEHAZE_IBUF1_ICTX_ADR     ( (SIPP_DEHAZE_BASE_ADR + (IBUF_OFF + BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_DEHAZE_IBUF1_CHNK_ADR     ( (SIPP_DEHAZE_BASE_ADR + (IBUF_OFF + BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_DEHAZE_OBUF0_BASE_ADR     ( (SIPP_DEHAZE_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_DEHAZE_OBUF0_CFG_ADR      ( (SIPP_DEHAZE_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_DEHAZE_OBUF0_LS_ADR       ( (SIPP_DEHAZE_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_DEHAZE_OBUF0_PS_ADR       ( (SIPP_DEHAZE_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_DEHAZE_OBUF0_IR_ADR       ( (SIPP_DEHAZE_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_DEHAZE_OBUF0_FC_ADR       ( (SIPP_DEHAZE_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_DEHAZE_OBUF0_OCTX_ADR     ( (SIPP_DEHAZE_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_DEHAZE_OBUF0_CHNK_ADR     ( (SIPP_DEHAZE_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_DEHAZE_OBUF1_BASE_ADR     ( (SIPP_DEHAZE_BASE_ADR + (OBUF_OFF + BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_DEHAZE_OBUF1_CFG_ADR      ( (SIPP_DEHAZE_BASE_ADR + (OBUF_OFF + BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define SIPP_DEHAZE_OBUF1_LS_ADR       ( (SIPP_DEHAZE_BASE_ADR + (OBUF_OFF + BUF_SPACING) + SIPP_OBUF_LS_OFF) )
#define SIPP_DEHAZE_OBUF1_PS_ADR       ( (SIPP_DEHAZE_BASE_ADR + (OBUF_OFF + BUF_SPACING) + SIPP_OBUF_PS_OFF) )
#define SIPP_DEHAZE_OBUF1_IR_ADR       ( (SIPP_DEHAZE_BASE_ADR + (OBUF_OFF + BUF_SPACING) + SIPP_OBUF_IR_OFF) )
#define SIPP_DEHAZE_OBUF1_FC_ADR       ( (SIPP_DEHAZE_BASE_ADR + (OBUF_OFF + BUF_SPACING) + SIPP_OBUF_FC_OFF) )
#define SIPP_DEHAZE_OBUF1_OCTX_ADR     ( (SIPP_DEHAZE_BASE_ADR + (OBUF_OFF + BUF_SPACING) + SIPP_OBUF_OCTX_OFF) )
#define SIPP_DEHAZE_OBUF1_CHNK_ADR     ( (SIPP_DEHAZE_BASE_ADR + (OBUF_OFF + BUF_SPACING) + SIPP_OBUF_CHNK_OFF) )
#define SIPP_DEHAZE_OBUF2_BASE_ADR     ( (SIPP_DEHAZE_BASE_ADR + (OBUF_OFF + (2*BUF_SPACING)) + SIPP_OBUF_BASE_OFF) )
#define SIPP_DEHAZE_OBUF2_CFG_ADR      ( (SIPP_DEHAZE_BASE_ADR + (OBUF_OFF + (2*BUF_SPACING)) + SIPP_OBUF_CFG_OFF) )
#define SIPP_DEHAZE_DESC_ADDR_ADR      ( (SIPP_DEHAZE_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_DEHAZE_DESC_CFG_ADR       ( (SIPP_DEHAZE_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_DEHAZE_DESC_CTRL_ADR      ( (SIPP_DEHAZE_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_DEHAZE_DESC_DBG_ADR       ( (SIPP_DEHAZE_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_DEHAZE_DESC_FSCFG_ADR     ( (SIPP_DEHAZE_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_DEHAZE_LBUF0_CFG_ADR     ( (SIPP_DEHAZE_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_DEHAZE_LBUF0_ICTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_DEHAZE_LBUF0_OCTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_DEHAZE_LBUF0_DBG0_ADR    ( (SIPP_DEHAZE_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_DEHAZE_LBUF0_DBG1_ADR    ( (SIPP_DEHAZE_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_DEHAZE_LBUF1_CFG_ADR     ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_DEHAZE_LBUF1_ICTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_DEHAZE_LBUF1_OCTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_DEHAZE_LBUF1_DBG0_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_DEHAZE_LBUF1_DBG1_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_DEHAZE_LBUF2_CFG_ADR     ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (2*BUF_SPACING)) + SIPP_LBUF_CFG_OFF) )
#define SIPP_DEHAZE_LBUF2_ICTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (2*BUF_SPACING)) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_DEHAZE_LBUF2_OCTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (2*BUF_SPACING)) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_DEHAZE_LBUF2_DBG0_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (2*BUF_SPACING)) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_DEHAZE_LBUF2_DBG1_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (2*BUF_SPACING)) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_DEHAZE_LBUF3_CFG_ADR     ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (3*BUF_SPACING)) + SIPP_LBUF_CFG_OFF) )
#define SIPP_DEHAZE_LBUF3_ICTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (3*BUF_SPACING)) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_DEHAZE_LBUF3_OCTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (3*BUF_SPACING)) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_DEHAZE_LBUF3_DBG0_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (3*BUF_SPACING)) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_DEHAZE_LBUF3_DBG1_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (3*BUF_SPACING)) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_DEHAZE_LBUF4_CFG_ADR     ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (4*BUF_SPACING)) + SIPP_LBUF_CFG_OFF) )
#define SIPP_DEHAZE_LBUF4_ICTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (4*BUF_SPACING)) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_DEHAZE_LBUF4_OCTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (4*BUF_SPACING)) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_DEHAZE_LBUF4_DBG0_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (4*BUF_SPACING)) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_DEHAZE_LBUF4_DBG1_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (4*BUF_SPACING)) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_DEHAZE_LBUF5_CFG_ADR     ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (5*BUF_SPACING)) + SIPP_LBUF_CFG_OFF) )
#define SIPP_DEHAZE_LBUF5_ICTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (5*BUF_SPACING)) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_DEHAZE_LBUF5_OCTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (5*BUF_SPACING)) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_DEHAZE_LBUF5_DBG0_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (5*BUF_SPACING)) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_DEHAZE_LBUF5_DBG1_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (5*BUF_SPACING)) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_DEHAZE_LBUF6_CFG_ADR     ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (6*BUF_SPACING)) + SIPP_LBUF_CFG_OFF) )
#define SIPP_DEHAZE_LBUF6_ICTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (6*BUF_SPACING)) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_DEHAZE_LBUF6_OCTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (6*BUF_SPACING)) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_DEHAZE_LBUF6_DBG0_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (6*BUF_SPACING)) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_DEHAZE_LBUF6_DBG1_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (6*BUF_SPACING)) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_DEHAZE_LBUF7_CFG_ADR     ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (7*BUF_SPACING)) + SIPP_LBUF_CFG_OFF) )
#define SIPP_DEHAZE_LBUF7_ICTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (7*BUF_SPACING)) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_DEHAZE_LBUF7_OCTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (7*BUF_SPACING)) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_DEHAZE_LBUF7_DBG0_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (7*BUF_SPACING)) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_DEHAZE_LBUF7_DBG1_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (7*BUF_SPACING)) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_DEHAZE_LBUF8_CFG_ADR     ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (8*BUF_SPACING)) + SIPP_LBUF_CFG_OFF) )
#define SIPP_DEHAZE_LBUF8_ICTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (8*BUF_SPACING)) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_DEHAZE_LBUF8_OCTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (8*BUF_SPACING)) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_DEHAZE_LBUF8_DBG0_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (8*BUF_SPACING)) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_DEHAZE_LBUF8_DBG1_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (8*BUF_SPACING)) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_DEHAZE_LBUF9_CFG_ADR     ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (9*BUF_SPACING)) + SIPP_LBUF_CFG_OFF) )
#define SIPP_DEHAZE_LBUF9_ICTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (9*BUF_SPACING)) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_DEHAZE_LBUF9_OCTX_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (9*BUF_SPACING)) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_DEHAZE_LBUF9_DBG0_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (9*BUF_SPACING)) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_DEHAZE_LBUF9_DBG1_ADR    ( (SIPP_DEHAZE_BASE_ADR + (LBUF_OFF + (9*BUF_SPACING)) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_DEHAZE_FRM_DIM_OFFSET         ( 0x500 )
#define SIPP_DEHAZE_CFG_OFFSET             ( 0x504 )
#define SIPP_DEHAZE_CFG_2_OFFSET           ( 0x508 )
#define SIPP_DEHAZE_GF_STRENGTH_OFFSET     ( 0x50C )
#define SIPP_DEHAZE_AIRLIGHT_RG_OFFSET     ( 0x510 )
#define SIPP_DEHAZE_AIRLIGHT_B_OFFSET      ( 0x514 )
#define SIPP_DEHAZE_GUIDE_GK_OFFSET        ( 0x518 )
#define SIPP_DEHAZE_MEM_CTRL_1_OFFSET      ( 0x520 )
#define CV_EDGE_OP_BASE_ADR          ( (PBI_AP11_CONTROL_ADR + 0x00000) )
#define CV_HARRIS_BASE_ADR           ( (PBI_AP11_CONTROL_ADR + 0x10000) )
#define CV_MATMUL_BASE_ADR           ( (PBI_AP11_CONTROL_ADR + 0x20000) )
#define CV_MEST_BASE_ADR             ( (PBI_AP11_CONTROL_ADR + 0x30000) )
#define CV_MIN_MAX_BASE_ADR          ( (PBI_AP11_CONTROL_ADR + 0x40000) )
#define CV_STEREO_BASE_ADR           ( (PBI_AP11_CONTROL_ADR + 0x50000) )
#define CV_UPFIRDN_BASE_ADR          ( (PBI_AP11_CONTROL_ADR + 0x60000) )
#define CV_WARP_BASE_ADR             ( (PBI_AP11_CONTROL_ADR + 0x90000) )
#define CV_CCS_BASE_ADR              ( (PBI_AP11_CONTROL_ADR + 0xb0000) )
#define STEREO_AXI_BASE_ADR          ( 0x3C000000 )
#define SIPP_EDGE_OP_BASE_ADR          (  CV_EDGE_OP_BASE_ADR )
#define SIPP_EDGE_OP_IBUF0_BASE_ADR    ( (CV_EDGE_OP_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_EDGE_OP_IBUF0_CFG_ADR     ( (CV_EDGE_OP_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_EDGE_OP_IBUF0_LS_ADR      ( (CV_EDGE_OP_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_EDGE_OP_IBUF0_PS_ADR      ( (CV_EDGE_OP_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_EDGE_OP_IBUF0_IR_ADR      ( (CV_EDGE_OP_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_EDGE_OP_IBUF0_FC_ADR      ( (CV_EDGE_OP_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_EDGE_OP_IBUF0_ICTX_ADR    ( (CV_EDGE_OP_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_EDGE_OP_IBUF0_CHNK_ADR    ( (CV_EDGE_OP_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_EDGE_OP_OBUF0_BASE_ADR    ( (CV_EDGE_OP_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_EDGE_OP_OBUF0_CFG_ADR     ( (CV_EDGE_OP_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_EDGE_OP_OBUF0_LS_ADR      ( (CV_EDGE_OP_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_EDGE_OP_OBUF0_PS_ADR      ( (CV_EDGE_OP_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_EDGE_OP_OBUF0_IR_ADR      ( (CV_EDGE_OP_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_EDGE_OP_OBUF0_FC_ADR      ( (CV_EDGE_OP_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_EDGE_OP_OBUF0_OCTX_ADR    ( (CV_EDGE_OP_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_EDGE_OP_OBUF0_CHNK_ADR    ( (CV_EDGE_OP_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_EDGE_OP_DESC_ADDR_ADR     ( (CV_EDGE_OP_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_EDGE_OP_DESC_CFG_ADR      ( (CV_EDGE_OP_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_EDGE_OP_DESC_CTRL_ADR     ( (CV_EDGE_OP_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_EDGE_OP_DESC_DBG_ADR      ( (CV_EDGE_OP_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_EDGE_OP_DESC_FSCFG_ADR    ( (CV_EDGE_OP_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_EDGE_OP_FRM_DIM_ADR       ( (CV_EDGE_OP_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_EDGE_OP_ENABLE_ADR        ( (CV_EDGE_OP_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_EDGE_OP_CFG_ADR           ( (CV_EDGE_OP_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_EDGE_OP_XCOEFF_ADR        ( (CV_EDGE_OP_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_EDGE_OP_YCOEFF_ADR        ( (CV_EDGE_OP_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_EDGE_OP_INT_STATUS_ADR    ( (CV_EDGE_OP_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_EDGE_OP_INT_CLEAR_ADR     ( (CV_EDGE_OP_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_EDGE_OP_INT_ENABLE_ADR    ( (CV_EDGE_OP_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define SIPP_EDGE_OP_RAM_CTRL_ADR      ( (CV_EDGE_OP_BASE_ADR + FILT_REG_OFF + 0x020) )
#define EDGE_OP_BOTTOM_ADR             (  CV_EDGE_OP_BASE_ADR )
#define EDGE_OP_TOP_ADR                (  SIPP_EDGE_OP_RAM_CTRL_ADR )
#define SIPP_EDGE_OP_MAX_OFF           ( (EDGE_OP_TOP_ADR - EDGE_OP_BOTTOM_ADR) )
#define SIPP_HARRIS_BASE_ADR           (  CV_HARRIS_BASE_ADR )
#define SIPP_HARRIS_IBUF0_BASE_ADR     ( (CV_HARRIS_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_HARRIS_IBUF0_CFG_ADR      ( (CV_HARRIS_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_HARRIS_IBUF0_LS_ADR       ( (CV_HARRIS_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_HARRIS_IBUF0_PS_ADR       ( (CV_HARRIS_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_HARRIS_IBUF0_IR_ADR       ( (CV_HARRIS_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_HARRIS_IBUF0_FC_ADR       ( (CV_HARRIS_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_HARRIS_IBUF0_ICTX_ADR     ( (CV_HARRIS_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_HARRIS_IBUF0_CHNK_ADR     ( (CV_HARRIS_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_HARRIS_OBUF0_BASE_ADR     ( (CV_HARRIS_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_HARRIS_OBUF0_CFG_ADR      ( (CV_HARRIS_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_HARRIS_OBUF0_LS_ADR       ( (CV_HARRIS_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_HARRIS_OBUF0_PS_ADR       ( (CV_HARRIS_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_HARRIS_OBUF0_IR_ADR       ( (CV_HARRIS_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_HARRIS_OBUF0_FC_ADR       ( (CV_HARRIS_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_HARRIS_OBUF0_OCTX_ADR     ( (CV_HARRIS_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_HARRIS_OBUF0_CHNK_ADR     ( (CV_HARRIS_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_HARRIS_DESC_ADDR_ADR      ( (CV_HARRIS_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_HARRIS_DESC_CFG_ADR       ( (CV_HARRIS_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define SIPP_HARRIS_DESC_CTRL_ADR      ( (CV_HARRIS_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_HARRIS_DESC_DBG_ADR       ( (CV_HARRIS_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_HARRIS_DESC_FSCFG_ADR     ( (CV_HARRIS_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_HARRIS_LBUF0_CFG_ADR      ( (CV_HARRIS_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_HARRIS_LBUF0_ICTX_ADR     ( (CV_HARRIS_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_HARRIS_LBUF0_OCTX_ADR     ( (CV_HARRIS_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_HARRIS_LBUF0_DBG0_ADR     ( (CV_HARRIS_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_HARRIS_LBUF0_DBG1_ADR     ( (CV_HARRIS_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_HARRIS_FRM_DIM_ADR        ( (CV_HARRIS_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_HARRIS_ENABLE_ADR         ( (CV_HARRIS_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_HARRIS_CFG_ADR            ( (CV_HARRIS_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_HARRIS_K_ADR              ( (CV_HARRIS_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_HARRIS_INT_STATUS_ADR     ( (CV_HARRIS_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_HARRIS_INT_ENABLE_ADR     ( (CV_HARRIS_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_HARRIS_INT_CLEAR_ADR      ( (CV_HARRIS_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_HARRIS_RAM_CTRL_ADR       ( (CV_HARRIS_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define HARRIS_BOTTOM_ADR              (  CV_HARRIS_BASE_ADR )
#define HARRIS_TOP_ADR                 (  SIPP_HARRIS_RAM_CTRL_ADR )
#define SIPP_HARRIS_MAX_OFF            ( (HARRIS_TOP_ADR - HARRIS_BOTTOM_ADR) )
#define SIPP_MIN_MAX_BASE_ADR                     (  CV_MIN_MAX_BASE_ADR )
#define CV_MIN_MAX_IBUF0_BASE_ADR                 ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define CV_MIN_MAX_IBUF0_CFG_ADR                  ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define CV_MIN_MAX_IBUF0_LS_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define CV_MIN_MAX_IBUF0_PS_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define CV_MIN_MAX_IBUF0_IR_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define CV_MIN_MAX_IBUF0_FC_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define CV_MIN_MAX_IBUF0_ICTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define CV_MIN_MAX_IBUF0_CHNK_ADR                 ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define CV_MIN_MAX_IBUF1_BASE_ADR                 ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define CV_MIN_MAX_IBUF1_CFG_ADR                  ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define CV_MIN_MAX_IBUF1_LS_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define CV_MIN_MAX_IBUF1_PS_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define CV_MIN_MAX_IBUF1_IR_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define CV_MIN_MAX_IBUF1_FC_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define CV_MIN_MAX_IBUF1_ICTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define CV_MIN_MAX_IBUF1_CHNK_ADR                 ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define CV_MIN_MAX_IBUF2_BASE_ADR                 ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define CV_MIN_MAX_IBUF2_CFG_ADR                  ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define CV_MIN_MAX_IBUF2_LS_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define CV_MIN_MAX_IBUF2_PS_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define CV_MIN_MAX_IBUF2_IR_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define CV_MIN_MAX_IBUF2_FC_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define CV_MIN_MAX_IBUF2_ICTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define CV_MIN_MAX_IBUF2_CHNK_ADR                 ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define CV_MIN_MAX_OBUF0_BASE_ADR                 ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define CV_MIN_MAX_OBUF0_CFG_ADR                  ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define CV_MIN_MAX_OBUF0_LS_ADR                   ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define CV_MIN_MAX_OBUF0_PS_ADR                   ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define CV_MIN_MAX_OBUF0_IR_ADR                   ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define CV_MIN_MAX_OBUF0_FC_ADR                   ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define CV_MIN_MAX_OBUF0_OCTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define CV_MIN_MAX_OBUF0_CHNK_ADR                 ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define CV_MIN_MAX_OBUF1_BASE_ADR                 ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_BASE_OFF) )
#define CV_MIN_MAX_OBUF1_CFG_ADR                  ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_CFG_OFF) )
#define CV_MIN_MAX_OBUF1_LS_ADR                   ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_LS_OFF) )
#define CV_MIN_MAX_OBUF1_PS_ADR                   ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_PS_OFF) )
#define CV_MIN_MAX_OBUF1_IR_ADR                   ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_IR_OFF) )
#define CV_MIN_MAX_OBUF1_FC_ADR                   ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_FC_OFF) )
#define CV_MIN_MAX_OBUF1_OCTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_OCTX_OFF) )
#define CV_MIN_MAX_OBUF1_CHNK_ADR                 ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_CHNK_OFF) )
#define CV_MIN_MAX_DESC_ADDR_ADR                  ( (CV_MIN_MAX_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define CV_MIN_MAX_DESC_CFG_ADR                   ( (CV_MIN_MAX_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define CV_MIN_MAX_DESC_CTRL_ADR                  ( (CV_MIN_MAX_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define CV_MIN_MAX_DESC_DBG_ADR                   ( (CV_MIN_MAX_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define CV_MIN_MAX_DESC_FSCFG_ADR                 ( (CV_MIN_MAX_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define CV_MIN_MAX_LBUF0_CFG_ADR                  ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define CV_MIN_MAX_LBUF0_ICTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define CV_MIN_MAX_LBUF0_OCTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define CV_MIN_MAX_LBUF0_DBG0_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define CV_MIN_MAX_LBUF0_DBG1_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define CV_MIN_MAX_LBUF1_CFG_ADR                  ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define CV_MIN_MAX_LBUF1_ICTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define CV_MIN_MAX_LBUF1_OCTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define CV_MIN_MAX_LBUF1_DBG0_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define CV_MIN_MAX_LBUF1_DBG1_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define CV_MIN_MAX_LBUF2_CFG_ADR                  ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define CV_MIN_MAX_LBUF2_ICTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define CV_MIN_MAX_LBUF2_OCTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define CV_MIN_MAX_LBUF2_DBG0_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define CV_MIN_MAX_LBUF2_DBG1_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define CV_MIN_MAX_FRM_DIM_ADR                    ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x000) )
#define CV_MIN_MAX_ENABLE_ADR                     ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x004) )
#define CV_MIN_MAX_CFG_ADR                        ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x008) )
#define CV_MIN_MAX_THRESHOLD_ADR                  ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define CV_MIN_MAX_BUF_CNTL_ADR                   ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x010) )
#define CV_MIN_MAX_INT_STATUS_ADR                 ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x014) )
#define CV_MIN_MAX_INT_ENABLE_ADR                 ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x018) )
#define CV_MIN_MAX_INT_CLEAR_ADR                  ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define CV_MIN_MAX_STATUS_IMG_WIDTH_ADR           ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x020) )
#define CV_MIN_MAX_RAMCTRL_ADR                    ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x024) )
#define CV_MIN_MAX_DEBUG_KERNELS_ADR              ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x028) )
#define CV_MIN_MAX_SC_TH_LUT_REQ_ADR              ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x02c) )
#define CV_MIN_MAX_SC_TH_LUT_RSP_ADR              ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x030) )
#define CV_MIN_MAX_STATUS_TILE_SIZE_ADR           ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x034) )
#define MIN_MAX_BOTTOM_ADR                        (  CV_MIN_MAX_BASE_ADR )
#define MIN_MAX_TOP_ADR                           (  CV_MIN_MAX_STATUS_TILE_SIZE_ADR )
#define CV_MIN_MAX_MAX_OFF                        ( (MIN_MAX_TOP_ADR - MIN_MAX_BOTTOM_ADR) )
#define CV_STEREO_IBUF0_BASE_ADR     ( (CV_STEREO_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define CV_STEREO_IBUF0_CFG_ADR      ( (CV_STEREO_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define CV_STEREO_IBUF0_LS_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define CV_STEREO_IBUF0_PS_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define CV_STEREO_IBUF0_IR_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define CV_STEREO_IBUF0_FC_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define CV_STEREO_IBUF0_ICTX_ADR     ( (CV_STEREO_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define CV_STEREO_IBUF0_CHNK_ADR     ( (CV_STEREO_BASE_ADR + IBUF_OFF + (0*BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define CV_STEREO_IBUF1_BASE_ADR     ( (CV_STEREO_BASE_ADR + IBUF_OFF + (1*BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define CV_STEREO_IBUF1_CFG_ADR      ( (CV_STEREO_BASE_ADR + IBUF_OFF + (1*BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define CV_STEREO_IBUF1_LS_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + (1*BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define CV_STEREO_IBUF1_PS_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + (1*BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define CV_STEREO_IBUF1_IR_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + (1*BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define CV_STEREO_IBUF1_FC_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + (1*BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define CV_STEREO_IBUF1_ICTX_ADR     ( (CV_STEREO_BASE_ADR + IBUF_OFF + (1*BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define CV_STEREO_IBUF1_CHNK_ADR     ( (CV_STEREO_BASE_ADR + IBUF_OFF + (1*BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define CV_STEREO_IBUF2_BASE_ADR     ( (CV_STEREO_BASE_ADR + IBUF_OFF + (2*BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define CV_STEREO_IBUF2_CFG_ADR      ( (CV_STEREO_BASE_ADR + IBUF_OFF + (2*BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define CV_STEREO_IBUF2_LS_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + (2*BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define CV_STEREO_IBUF2_PS_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + (2*BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define CV_STEREO_IBUF2_IR_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + (2*BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define CV_STEREO_IBUF2_FC_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + (2*BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define CV_STEREO_IBUF2_ICTX_ADR     ( (CV_STEREO_BASE_ADR + IBUF_OFF + (2*BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define CV_STEREO_IBUF2_CHNK_ADR     ( (CV_STEREO_BASE_ADR + IBUF_OFF + (2*BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define CV_STEREO_OBUF0_BASE_ADR     ( (CV_STEREO_BASE_ADR + OBUF_OFF + (0*BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define CV_STEREO_OBUF0_CFG_ADR      ( (CV_STEREO_BASE_ADR + OBUF_OFF + (0*BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define CV_STEREO_OBUF0_LS_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + (0*BUF_SPACING) + SIPP_OBUF_LS_OFF) )
#define CV_STEREO_OBUF0_PS_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + (0*BUF_SPACING) + SIPP_OBUF_PS_OFF) )
#define CV_STEREO_OBUF0_IR_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + (0*BUF_SPACING) + SIPP_OBUF_IR_OFF) )
#define CV_STEREO_OBUF0_FC_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + (0*BUF_SPACING) + SIPP_OBUF_FC_OFF) )
#define CV_STEREO_OBUF0_OCTX_ADR     ( (CV_STEREO_BASE_ADR + OBUF_OFF + (0*BUF_SPACING) + SIPP_OBUF_OCTX_OFF) )
#define CV_STEREO_OBUF0_CHNK_ADR     ( (CV_STEREO_BASE_ADR + OBUF_OFF + (0*BUF_SPACING) + SIPP_OBUF_CHNK_OFF) )
#define CV_STEREO_OBUF1_BASE_ADR     ( (CV_STEREO_BASE_ADR + OBUF_OFF + (1*BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define CV_STEREO_OBUF1_CFG_ADR      ( (CV_STEREO_BASE_ADR + OBUF_OFF + (1*BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define CV_STEREO_OBUF1_LS_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + (1*BUF_SPACING) + SIPP_OBUF_LS_OFF) )
#define CV_STEREO_OBUF1_PS_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + (1*BUF_SPACING) + SIPP_OBUF_PS_OFF) )
#define CV_STEREO_OBUF1_IR_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + (1*BUF_SPACING) + SIPP_OBUF_IR_OFF) )
#define CV_STEREO_OBUF1_FC_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + (1*BUF_SPACING) + SIPP_OBUF_FC_OFF) )
#define CV_STEREO_OBUF1_OCTX_ADR     ( (CV_STEREO_BASE_ADR + OBUF_OFF + (1*BUF_SPACING) + SIPP_OBUF_OCTX_OFF) )
#define CV_STEREO_OBUF1_CHNK_ADR     ( (CV_STEREO_BASE_ADR + OBUF_OFF + (1*BUF_SPACING) + SIPP_OBUF_CHNK_OFF) )
#define CV_STEREO_OBUF2_BASE_ADR     ( (CV_STEREO_BASE_ADR + OBUF_OFF + (2*BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define CV_STEREO_OBUF2_CFG_ADR      ( (CV_STEREO_BASE_ADR + OBUF_OFF + (2*BUF_SPACING) + SIPP_OBUF_CFG_OFF) )
#define CV_STEREO_OBUF2_LS_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + (2*BUF_SPACING) + SIPP_OBUF_LS_OFF) )
#define CV_STEREO_OBUF2_PS_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + (2*BUF_SPACING) + SIPP_OBUF_PS_OFF) )
#define CV_STEREO_OBUF2_IR_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + (2*BUF_SPACING) + SIPP_OBUF_IR_OFF) )
#define CV_STEREO_OBUF2_FC_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + (2*BUF_SPACING) + SIPP_OBUF_FC_OFF) )
#define CV_STEREO_OBUF2_OCTX_ADR     ( (CV_STEREO_BASE_ADR + OBUF_OFF + (2*BUF_SPACING) + SIPP_OBUF_OCTX_OFF) )
#define CV_STEREO_OBUF2_CHNK_ADR     ( (CV_STEREO_BASE_ADR + OBUF_OFF + (2*BUF_SPACING) + SIPP_OBUF_CHNK_OFF) )
#define CV_STEREO_LBUF0_CFG_ADR      ( (CV_STEREO_BASE_ADR + LBUF_OFF + (0*BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define CV_STEREO_LBUF0_ICTX_ADR     ( (CV_STEREO_BASE_ADR + LBUF_OFF + (0*BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define CV_STEREO_LBUF0_OCTX_ADR     ( (CV_STEREO_BASE_ADR + LBUF_OFF + (0*BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define CV_STEREO_LBUF0_DBG0_ADR     ( (CV_STEREO_BASE_ADR + LBUF_OFF + (0*BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define CV_STEREO_LBUF0_DBG1_ADR     ( (CV_STEREO_BASE_ADR + LBUF_OFF + (0*BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define CV_STEREO_LBUF1_CFG_ADR      ( (CV_STEREO_BASE_ADR + LBUF_OFF + (1*BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define CV_STEREO_LBUF1_ICTX_ADR     ( (CV_STEREO_BASE_ADR + LBUF_OFF + (1*BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define CV_STEREO_LBUF1_OCTX_ADR     ( (CV_STEREO_BASE_ADR + LBUF_OFF + (1*BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define CV_STEREO_LBUF1_DBG0_ADR     ( (CV_STEREO_BASE_ADR + LBUF_OFF + (1*BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define CV_STEREO_LBUF1_DBG1_ADR     ( (CV_STEREO_BASE_ADR + LBUF_OFF + (1*BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define CV_STEREO_DESC_ADDR_ADR      ( (CV_STEREO_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define CV_STEREO_DESC_CFG_ADR       ( (CV_STEREO_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define CV_STEREO_DESC_CTRL_ADR      ( (CV_STEREO_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define CV_STEREO_DESC_DBG_ADR       ( (CV_STEREO_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define CV_STEREO_DESC_FSCFG_ADR     ( (CV_STEREO_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define CV_STEREO_EN_ADR             ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  0)) )
#define CV_STEREO_CFG_ADR            ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  1)) )
#define CV_STEREO_PARAMS_ADR         ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  2)) )
#define CV_STEREO_PARAMS2_ADR        ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  3)) )
#define CV_STEREO_RWLUT_H_ADR        ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  4)) )
#define CV_STEREO_RWLUT_V_ADR        ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  5)) )
#define CV_STEREO_IBFL_INC_ADR       ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  6)) )
#define CV_STEREO_OBFL_DEC_ADR       ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  7)) )
#define CV_STEREO_DISAB_EOF_ADR      ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  8)) )
#define CV_STEREO_FRM_DIM_ADR        ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  9)) )
#define CV_STEREO_STATUS_ADR         ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 * 10)) )
#define CV_STEREO_INT_ENABLE_ADR     ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 * 11)) )
#define CV_STEREO_INT_CLEAR_ADR      ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 * 12)) )
#define CV_STEREO_INT_STATUS_ADR     ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 * 13)) )
#define CV_STEREO_SLC_SIZE_ADR       ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 * 14)) )
#define CV_STEREO_RAMCFG_ADR         ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 * 15)) )
#define CV_STEREO_BMI_EN_ADR         ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 * 16)) )
#define CV_STEREO_BMI_DPHASE_ADR     ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 * 17)) )
#define CV_STEREO_BMI_APHASE_ADR     ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 * 18)) )
#define CV_STEREO_MAX_OFF            ( (CV_STEREO_BMI_APHASE_ADR - CV_STEREO_BASE_ADR) )
#define CV_UPFIRDN_IBUF0_BASE_ADR     ( (CV_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define CV_UPFIRDN_IBUF0_CFG_ADR      ( (CV_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define CV_UPFIRDN_IBUF0_LS_ADR       ( (CV_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define CV_UPFIRDN_IBUF0_PS_ADR       ( (CV_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define CV_UPFIRDN_IBUF0_IR_ADR       ( (CV_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define CV_UPFIRDN_IBUF0_FC_ADR       ( (CV_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define CV_UPFIRDN_IBUF0_ICTX_ADR     ( (CV_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define CV_UPFIRDN_IBUF0_CHNK_ADR     ( (CV_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define CV_UPFIRDN_OBUF0_BASE_ADR     ( (CV_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define CV_UPFIRDN_OBUF0_CFG_ADR      ( (CV_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define CV_UPFIRDN_OBUF0_LS_ADR       ( (CV_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define CV_UPFIRDN_OBUF0_PS_ADR       ( (CV_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define CV_UPFIRDN_OBUF0_IR_ADR       ( (CV_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define CV_UPFIRDN_OBUF0_FC_ADR       ( (CV_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define CV_UPFIRDN_OBUF0_OCTX_ADR     ( (CV_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define CV_UPFIRDN_OBUF0_CHNK_ADR     ( (CV_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define CV_UPFIRDN_DESC_ADDR_ADR      ( (CV_UPFIRDN_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define CV_UPFIRDN_DESC_CFG_ADR      ( (CV_UPFIRDN_BASE_ADR + DESC_OFF + SIPP_DESC_CFG_OFF) )
#define CV_UPFIRDN_DESC_CTRL_ADR      ( (CV_UPFIRDN_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define CV_UPFIRDN_DESC_DBG_ADR       ( (CV_UPFIRDN_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define CV_UPFIRDN_DESC_FSCFG_ADR     ( (CV_UPFIRDN_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define CV_UPFIRDN_FRM_IN_DIM_ADR     ( (CV_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x000) )
#define CV_UPFIRDN_FRM_OUT_DIM_ADR    ( (CV_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x004) )
#define CV_UPFIRDN_CFG_ADR            ( (CV_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x008) )
#define CV_UPFIRDN_IO_WIDTH_ADR       ( (CV_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define CV_UPFIRDN_VPHASE_ADR         ( (CV_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x010) )
#define CV_UPFIRDN_XYSTART_ADR        ( (CV_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x014) )
#define CV_UPFIRDN_INITPHASE_ADR      ( (CV_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x018) )
#define CV_UPFIRDN_VP_OFF             ( (FILT_REG_OFF + 0x020) )
#define CV_UPFIRDN_VP0_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x000) )
#define CV_UPFIRDN_VP0__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x004) )
#define CV_UPFIRDN_VP1_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x008) )
#define CV_UPFIRDN_VP1__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x00c) )
#define CV_UPFIRDN_VP2_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x010) )
#define CV_UPFIRDN_VP2__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x014) )
#define CV_UPFIRDN_VP3_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x018) )
#define CV_UPFIRDN_VP3__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x01c) )
#define CV_UPFIRDN_VP4_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x020) )
#define CV_UPFIRDN_VP4__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x024) )
#define CV_UPFIRDN_VP5_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x028) )
#define CV_UPFIRDN_VP5__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x02c) )
#define CV_UPFIRDN_VP6_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x030) )
#define CV_UPFIRDN_VP6__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x034) )
#define CV_UPFIRDN_VP7_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x038) )
#define CV_UPFIRDN_VP7__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x03c) )
#define CV_UPFIRDN_VP8_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x040) )
#define CV_UPFIRDN_VP8__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x044) )
#define CV_UPFIRDN_VP9_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x048) )
#define CV_UPFIRDN_VP9__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x04c) )
#define CV_UPFIRDN_VP10_3210_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x050) )
#define CV_UPFIRDN_VP10__654_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x054) )
#define CV_UPFIRDN_VP11_3210_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x058) )
#define CV_UPFIRDN_VP11__654_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x05c) )
#define CV_UPFIRDN_VP12_3210_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x060) )
#define CV_UPFIRDN_VP12__654_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x064) )
#define CV_UPFIRDN_VP13_3210_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x068) )
#define CV_UPFIRDN_VP13__654_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x06c) )
#define CV_UPFIRDN_VP14_3210_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x070) )
#define CV_UPFIRDN_VP14__654_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x074) )
#define CV_UPFIRDN_VP15_3210_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x078) )
#define CV_UPFIRDN_VP15__654_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x07c) )
#define CV_UPFIRDN_HP_OFF             ( (SIPP_UPFIRDN_VP_OFF + 0x080) )
#define CV_UPFIRDN_HP0_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x000) )
#define CV_UPFIRDN_HP0__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x004) )
#define CV_UPFIRDN_HP1_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x008) )
#define CV_UPFIRDN_HP1__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x00c) )
#define CV_UPFIRDN_HP2_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x010) )
#define CV_UPFIRDN_HP2__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x014) )
#define CV_UPFIRDN_HP3_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x018) )
#define CV_UPFIRDN_HP3__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x01c) )
#define CV_UPFIRDN_HP4_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x020) )
#define CV_UPFIRDN_HP4__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x024) )
#define CV_UPFIRDN_HP5_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x028) )
#define CV_UPFIRDN_HP5__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x02c) )
#define CV_UPFIRDN_HP6_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x030) )
#define CV_UPFIRDN_HP6__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x034) )
#define CV_UPFIRDN_HP7_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x038) )
#define CV_UPFIRDN_HP7__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x03c) )
#define CV_UPFIRDN_HP8_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x040) )
#define CV_UPFIRDN_HP8__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x044) )
#define CV_UPFIRDN_HP9_3210_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x048) )
#define CV_UPFIRDN_HP9__654_ADR       ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x04c) )
#define CV_UPFIRDN_HP10_3210_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x050) )
#define CV_UPFIRDN_HP10__654_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x054) )
#define CV_UPFIRDN_HP11_3210_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x058) )
#define CV_UPFIRDN_HP11__654_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x05c) )
#define CV_UPFIRDN_HP12_3210_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x060) )
#define CV_UPFIRDN_HP12__654_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x064) )
#define CV_UPFIRDN_HP13_3210_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x068) )
#define CV_UPFIRDN_HP13__654_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x06c) )
#define CV_UPFIRDN_HP14_3210_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x070) )
#define CV_UPFIRDN_HP14__654_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x074) )
#define CV_UPFIRDN_HP15_3210_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x078) )
#define CV_UPFIRDN_HP15__654_ADR      ( (CV_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x07c) )
#define CV_UPFIRDN_MAX_OFF            ( (SIPP_UPFIRDN_HP15__654_ADR - CV_UPFIRDN_BASE_ADR) )
#define CV_UPFIRDN0_IBUF0_BASE_ADR    ( ( SIPP_UPFIRDN_IBUF0_BASE_ADR  + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_IBUF0_CFG_ADR     ( ( SIPP_UPFIRDN_IBUF0_CFG_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_IBUF0_LS_ADR      ( ( SIPP_UPFIRDN_IBUF0_LS_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_IBUF0_PS_ADR      ( ( SIPP_UPFIRDN_IBUF0_PS_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_IBUF0_IR_ADR      ( ( SIPP_UPFIRDN_IBUF0_IR_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_IBUF0_FC_ADR      ( ( SIPP_UPFIRDN_IBUF0_FC_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_IBUF0_ICTX_ADR    ( ( SIPP_UPFIRDN_IBUF0_ICTX_ADR  + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_IBUF0_CHNK_ADR    ( ( SIPP_UPFIRDN_IBUF0_CHNK_ADR  + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_OBUF0_BASE_ADR    ( ( SIPP_UPFIRDN_OBUF0_BASE_ADR  + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_OBUF0_CFG_ADR     ( ( SIPP_UPFIRDN_OBUF0_CFG_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_OBUF0_LS_ADR      ( ( SIPP_UPFIRDN_OBUF0_LS_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_OBUF0_PS_ADR      ( ( SIPP_UPFIRDN_OBUF0_PS_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_OBUF0_IR_ADR      ( ( SIPP_UPFIRDN_OBUF0_IR_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_OBUF0_FC_ADR      ( ( SIPP_UPFIRDN_OBUF0_FC_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_OBUF0_OCTX_ADR    ( ( SIPP_UPFIRDN_OBUF0_OCTX_ADR  + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_OBUF0_CHNK_ADR    ( ( SIPP_UPFIRDN_OBUF0_CHNK_ADR  + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_DESC_ADDR_ADR     ( (SIPP_UPFIRDN_DESC_ADDR_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_DESC_CTRL_ADR     ( (SIPP_UPFIRDN_DESC_CTRL_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_DESC_DBG_ADR      ( (SIPP_UPFIRDN_DESC_DBG_ADR     + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_DESC_FSCFG_ADR    ( (SIPP_UPFIRDN_DESC_FSCFG_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_FRM_IN_DIM_ADR    ( ( SIPP_UPFIRDN_FRM_IN_DIM_ADR  + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_FRM_OUT_DIM_ADR   ( ( SIPP_UPFIRDN_FRM_OUT_DIM_ADR + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_CFG_ADR           ( ( SIPP_UPFIRDN_CFG_ADR         + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_IO_WIDTH_ADR      ( ( SIPP_UPFIRDN_IO_WIDTH_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VPHASE_ADR        ( ( SIPP_UPFIRDN_VPHASE_ADR      + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_XYSTART_ADR       ( ( SIPP_UPFIRDN_XYSTART_ADR     + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_INITPHASE_ADR     ( ( SIPP_UPFIRDN_INITPHASE_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP0_3210_ADR      ( ( SIPP_UPFIRDN_VP0_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP0__654_ADR      ( ( SIPP_UPFIRDN_VP0__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP1_3210_ADR      ( ( SIPP_UPFIRDN_VP1_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP1__654_ADR      ( ( SIPP_UPFIRDN_VP1__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP2_3210_ADR      ( ( SIPP_UPFIRDN_VP2_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP2__654_ADR      ( ( SIPP_UPFIRDN_VP2__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP3_3210_ADR      ( ( SIPP_UPFIRDN_VP3_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP3__654_ADR      ( ( SIPP_UPFIRDN_VP3__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP4_3210_ADR      ( ( SIPP_UPFIRDN_VP4_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP4__654_ADR      ( ( SIPP_UPFIRDN_VP4__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP5_3210_ADR      ( ( SIPP_UPFIRDN_VP5_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP5__654_ADR      ( ( SIPP_UPFIRDN_VP5__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP6_3210_ADR      ( ( SIPP_UPFIRDN_VP6_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP6__654_ADR      ( ( SIPP_UPFIRDN_VP6__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP7_3210_ADR      ( ( SIPP_UPFIRDN_VP7_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP7__654_ADR      ( ( SIPP_UPFIRDN_VP7__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP8_3210_ADR      ( ( SIPP_UPFIRDN_VP8_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP8__654_ADR      ( ( SIPP_UPFIRDN_VP8__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP9_3210_ADR      ( ( SIPP_UPFIRDN_VP9_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP9__654_ADR      ( ( SIPP_UPFIRDN_VP9__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP10_3210_ADR     ( ( SIPP_UPFIRDN_VP10_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP10__654_ADR     ( ( SIPP_UPFIRDN_VP10__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP11_3210_ADR     ( ( SIPP_UPFIRDN_VP11_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP11__654_ADR     ( ( SIPP_UPFIRDN_VP11__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP12_3210_ADR     ( ( SIPP_UPFIRDN_VP12_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP12__654_ADR     ( ( SIPP_UPFIRDN_VP12__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP13_3210_ADR     ( ( SIPP_UPFIRDN_VP13_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP13__654_ADR     ( ( SIPP_UPFIRDN_VP13__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP14_3210_ADR     ( ( SIPP_UPFIRDN_VP14_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP14__654_ADR     ( ( SIPP_UPFIRDN_VP14__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP15_3210_ADR     ( ( SIPP_UPFIRDN_VP15_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_VP15__654_ADR     ( ( SIPP_UPFIRDN_VP15__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP0_3210_ADR      ( ( SIPP_UPFIRDN_HP0_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP0__654_ADR      ( ( SIPP_UPFIRDN_HP0__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP1_3210_ADR      ( ( SIPP_UPFIRDN_HP1_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP1__654_ADR      ( ( SIPP_UPFIRDN_HP1__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP2_3210_ADR      ( ( SIPP_UPFIRDN_HP2_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP2__654_ADR      ( ( SIPP_UPFIRDN_HP2__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP3_3210_ADR      ( ( SIPP_UPFIRDN_HP3_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP3__654_ADR      ( ( SIPP_UPFIRDN_HP3__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP4_3210_ADR      ( ( SIPP_UPFIRDN_HP4_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP4__654_ADR      ( ( SIPP_UPFIRDN_HP4__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP5_3210_ADR      ( ( SIPP_UPFIRDN_HP5_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP5__654_ADR      ( ( SIPP_UPFIRDN_HP5__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP6_3210_ADR      ( ( SIPP_UPFIRDN_HP6_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP6__654_ADR      ( ( SIPP_UPFIRDN_HP6__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP7_3210_ADR      ( ( SIPP_UPFIRDN_HP7_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP7__654_ADR      ( ( SIPP_UPFIRDN_HP7__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP8_3210_ADR      ( ( SIPP_UPFIRDN_HP8_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP8__654_ADR      ( ( SIPP_UPFIRDN_HP8__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP9_3210_ADR      ( ( SIPP_UPFIRDN_HP9_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP9__654_ADR      ( ( SIPP_UPFIRDN_HP9__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP10_3210_ADR     ( ( SIPP_UPFIRDN_HP10_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP10__654_ADR     ( ( SIPP_UPFIRDN_HP10__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP11_3210_ADR     ( ( SIPP_UPFIRDN_HP11_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP11__654_ADR     ( ( SIPP_UPFIRDN_HP11__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP12_3210_ADR     ( ( SIPP_UPFIRDN_HP12_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP12__654_ADR     ( ( SIPP_UPFIRDN_HP12__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP13_3210_ADR     ( ( SIPP_UPFIRDN_HP13_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP13__654_ADR     ( ( SIPP_UPFIRDN_HP13__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP14_3210_ADR     ( ( SIPP_UPFIRDN_HP14_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP14__654_ADR     ( ( SIPP_UPFIRDN_HP14__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP15_3210_ADR     ( ( SIPP_UPFIRDN_HP15_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_HP15__654_ADR     ( ( SIPP_UPFIRDN_HP15__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define CV_UPFIRDN0_MAX_OFF           ( ( SIPP_UPFIRDN_MAX_OFF) )
#define CV_UPFIRDN1_IBUF0_BASE_ADR    ( ( SIPP_UPFIRDN_IBUF0_BASE_ADR  + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_IBUF0_CFG_ADR     ( ( SIPP_UPFIRDN_IBUF0_CFG_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_IBUF0_LS_ADR      ( ( SIPP_UPFIRDN_IBUF0_LS_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_IBUF0_PS_ADR      ( ( SIPP_UPFIRDN_IBUF0_PS_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_IBUF0_IR_ADR      ( ( SIPP_UPFIRDN_IBUF0_IR_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_IBUF0_FC_ADR      ( ( SIPP_UPFIRDN_IBUF0_FC_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_IBUF0_ICTX_ADR    ( ( SIPP_UPFIRDN_IBUF0_ICTX_ADR  + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_IBUF0_CHNK_ADR    ( ( SIPP_UPFIRDN_IBUF0_CHNK_ADR  + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_OBUF0_BASE_ADR    ( ( SIPP_UPFIRDN_OBUF0_BASE_ADR  + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_OBUF0_CFG_ADR     ( ( SIPP_UPFIRDN_OBUF0_CFG_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_OBUF0_LS_ADR      ( ( SIPP_UPFIRDN_OBUF0_LS_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_OBUF0_PS_ADR      ( ( SIPP_UPFIRDN_OBUF0_PS_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_OBUF0_IR_ADR      ( ( SIPP_UPFIRDN_OBUF0_IR_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_OBUF0_FC_ADR      ( ( SIPP_UPFIRDN_OBUF0_FC_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_OBUF0_OCTX_ADR    ( ( SIPP_UPFIRDN_OBUF0_OCTX_ADR  + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_OBUF0_CHNK_ADR    ( ( SIPP_UPFIRDN_OBUF0_CHNK_ADR  + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_DESC_ADDR_ADR     ( (SIPP_UPFIRDN_DESC_ADDR_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_DESC_CTRL_ADR     ( (SIPP_UPFIRDN_DESC_CTRL_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_DESC_DBG_ADR      ( (SIPP_UPFIRDN_DESC_DBG_ADR     + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_DESC_FSCFG_ADR    ( (SIPP_UPFIRDN_DESC_FSCFG_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_FRM_IN_DIM_ADR    ( ( SIPP_UPFIRDN_FRM_IN_DIM_ADR  + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_FRM_OUT_DIM_ADR   ( ( SIPP_UPFIRDN_FRM_OUT_DIM_ADR + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_CFG_ADR           ( ( SIPP_UPFIRDN_CFG_ADR         + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_IO_WIDTH_ADR      ( ( SIPP_UPFIRDN_IO_WIDTH_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VPHASE_ADR        ( ( SIPP_UPFIRDN_VPHASE_ADR      + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_XYSTART_ADR       ( ( SIPP_UPFIRDN_XYSTART_ADR     + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_INITPHASE_ADR     ( ( SIPP_UPFIRDN_INITPHASE_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP0_3210_ADR      ( ( SIPP_UPFIRDN_VP0_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP0__654_ADR      ( ( SIPP_UPFIRDN_VP0__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP1_3210_ADR      ( ( SIPP_UPFIRDN_VP1_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP1__654_ADR      ( ( SIPP_UPFIRDN_VP1__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP2_3210_ADR      ( ( SIPP_UPFIRDN_VP2_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP2__654_ADR      ( ( SIPP_UPFIRDN_VP2__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP3_3210_ADR      ( ( SIPP_UPFIRDN_VP3_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP3__654_ADR      ( ( SIPP_UPFIRDN_VP3__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP4_3210_ADR      ( ( SIPP_UPFIRDN_VP4_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP4__654_ADR      ( ( SIPP_UPFIRDN_VP4__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP5_3210_ADR      ( ( SIPP_UPFIRDN_VP5_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP5__654_ADR      ( ( SIPP_UPFIRDN_VP5__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP6_3210_ADR      ( ( SIPP_UPFIRDN_VP6_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP6__654_ADR      ( ( SIPP_UPFIRDN_VP6__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP7_3210_ADR      ( ( SIPP_UPFIRDN_VP7_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP7__654_ADR      ( ( SIPP_UPFIRDN_VP7__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP8_3210_ADR      ( ( SIPP_UPFIRDN_VP8_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP8__654_ADR      ( ( SIPP_UPFIRDN_VP8__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP9_3210_ADR      ( ( SIPP_UPFIRDN_VP9_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP9__654_ADR      ( ( SIPP_UPFIRDN_VP9__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP10_3210_ADR     ( ( SIPP_UPFIRDN_VP10_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP10__654_ADR     ( ( SIPP_UPFIRDN_VP10__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP11_3210_ADR     ( ( SIPP_UPFIRDN_VP11_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP11__654_ADR     ( ( SIPP_UPFIRDN_VP11__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP12_3210_ADR     ( ( SIPP_UPFIRDN_VP12_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP12__654_ADR     ( ( SIPP_UPFIRDN_VP12__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP13_3210_ADR     ( ( SIPP_UPFIRDN_VP13_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP13__654_ADR     ( ( SIPP_UPFIRDN_VP13__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP14_3210_ADR     ( ( SIPP_UPFIRDN_VP14_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP14__654_ADR     ( ( SIPP_UPFIRDN_VP14__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP15_3210_ADR     ( ( SIPP_UPFIRDN_VP15_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_VP15__654_ADR     ( ( SIPP_UPFIRDN_VP15__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP0_3210_ADR      ( ( SIPP_UPFIRDN_HP0_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP0__654_ADR      ( ( SIPP_UPFIRDN_HP0__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP1_3210_ADR      ( ( SIPP_UPFIRDN_HP1_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP1__654_ADR      ( ( SIPP_UPFIRDN_HP1__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP2_3210_ADR      ( ( SIPP_UPFIRDN_HP2_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP2__654_ADR      ( ( SIPP_UPFIRDN_HP2__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP3_3210_ADR      ( ( SIPP_UPFIRDN_HP3_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP3__654_ADR      ( ( SIPP_UPFIRDN_HP3__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP4_3210_ADR      ( ( SIPP_UPFIRDN_HP4_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP4__654_ADR      ( ( SIPP_UPFIRDN_HP4__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP5_3210_ADR      ( ( SIPP_UPFIRDN_HP5_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP5__654_ADR      ( ( SIPP_UPFIRDN_HP5__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP6_3210_ADR      ( ( SIPP_UPFIRDN_HP6_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP6__654_ADR      ( ( SIPP_UPFIRDN_HP6__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP7_3210_ADR      ( ( SIPP_UPFIRDN_HP7_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP7__654_ADR      ( ( SIPP_UPFIRDN_HP7__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP8_3210_ADR      ( ( SIPP_UPFIRDN_HP8_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP8__654_ADR      ( ( SIPP_UPFIRDN_HP8__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP9_3210_ADR      ( ( SIPP_UPFIRDN_HP9_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP9__654_ADR      ( ( SIPP_UPFIRDN_HP9__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP10_3210_ADR     ( ( SIPP_UPFIRDN_HP10_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP10__654_ADR     ( ( SIPP_UPFIRDN_HP10__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP11_3210_ADR     ( ( SIPP_UPFIRDN_HP11_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP11__654_ADR     ( ( SIPP_UPFIRDN_HP11__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP12_3210_ADR     ( ( SIPP_UPFIRDN_HP12_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP12__654_ADR     ( ( SIPP_UPFIRDN_HP12__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP13_3210_ADR     ( ( SIPP_UPFIRDN_HP13_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP13__654_ADR     ( ( SIPP_UPFIRDN_HP13__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP14_3210_ADR     ( ( SIPP_UPFIRDN_HP14_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP14__654_ADR     ( ( SIPP_UPFIRDN_HP14__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP15_3210_ADR     ( ( SIPP_UPFIRDN_HP15_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_HP15__654_ADR     ( ( SIPP_UPFIRDN_HP15__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define CV_UPFIRDN1_MAX_OFF           ( ( SIPP_UPFIRDN_MAX_OFF) )
#define CV_UPFIRDN2_IBUF0_BASE_ADR    ( ( SIPP_UPFIRDN_IBUF0_BASE_ADR  + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_IBUF0_CFG_ADR     ( ( SIPP_UPFIRDN_IBUF0_CFG_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_IBUF0_LS_ADR      ( ( SIPP_UPFIRDN_IBUF0_LS_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_IBUF0_PS_ADR      ( ( SIPP_UPFIRDN_IBUF0_PS_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_IBUF0_IR_ADR      ( ( SIPP_UPFIRDN_IBUF0_IR_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_IBUF0_FC_ADR      ( ( SIPP_UPFIRDN_IBUF0_FC_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_IBUF0_ICTX_ADR    ( ( SIPP_UPFIRDN_IBUF0_ICTX_ADR  + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_IBUF0_CHNK_ADR    ( ( SIPP_UPFIRDN_IBUF0_CHNK_ADR  + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_OBUF0_BASE_ADR    ( ( SIPP_UPFIRDN_OBUF0_BASE_ADR  + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_OBUF0_CFG_ADR     ( ( SIPP_UPFIRDN_OBUF0_CFG_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_OBUF0_LS_ADR      ( ( SIPP_UPFIRDN_OBUF0_LS_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_OBUF0_PS_ADR      ( ( SIPP_UPFIRDN_OBUF0_PS_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_OBUF0_IR_ADR      ( ( SIPP_UPFIRDN_OBUF0_IR_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_OBUF0_FC_ADR      ( ( SIPP_UPFIRDN_OBUF0_FC_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_OBUF0_OCTX_ADR    ( ( SIPP_UPFIRDN_OBUF0_OCTX_ADR  + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_OBUF0_CHNK_ADR    ( ( SIPP_UPFIRDN_OBUF0_CHNK_ADR  + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_DESC_ADDR_ADR     ( (SIPP_UPFIRDN_DESC_ADDR_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_DESC_CTRL_ADR     ( (SIPP_UPFIRDN_DESC_CTRL_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_DESC_DBG_ADR      ( (SIPP_UPFIRDN_DESC_DBG_ADR     + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_DESC_FSCFG_ADR    ( (SIPP_UPFIRDN_DESC_FSCFG_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_FRM_IN_DIM_ADR    ( ( SIPP_UPFIRDN_FRM_IN_DIM_ADR  + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_FRM_OUT_DIM_ADR   ( ( SIPP_UPFIRDN_FRM_OUT_DIM_ADR + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_CFG_ADR           ( ( SIPP_UPFIRDN_CFG_ADR         + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_IO_WIDTH_ADR      ( ( SIPP_UPFIRDN_IO_WIDTH_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VPHASE_ADR        ( ( SIPP_UPFIRDN_VPHASE_ADR      + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_XYSTART_ADR       ( ( SIPP_UPFIRDN_XYSTART_ADR     + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_INITPHASE_ADR     ( ( SIPP_UPFIRDN_INITPHASE_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP0_3210_ADR      ( ( SIPP_UPFIRDN_VP0_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP0__654_ADR      ( ( SIPP_UPFIRDN_VP0__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP1_3210_ADR      ( ( SIPP_UPFIRDN_VP1_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP1__654_ADR      ( ( SIPP_UPFIRDN_VP1__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP2_3210_ADR      ( ( SIPP_UPFIRDN_VP2_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP2__654_ADR      ( ( SIPP_UPFIRDN_VP2__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP3_3210_ADR      ( ( SIPP_UPFIRDN_VP3_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP3__654_ADR      ( ( SIPP_UPFIRDN_VP3__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP4_3210_ADR      ( ( SIPP_UPFIRDN_VP4_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP4__654_ADR      ( ( SIPP_UPFIRDN_VP4__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP5_3210_ADR      ( ( SIPP_UPFIRDN_VP5_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP5__654_ADR      ( ( SIPP_UPFIRDN_VP5__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP6_3210_ADR      ( ( SIPP_UPFIRDN_VP6_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP6__654_ADR      ( ( SIPP_UPFIRDN_VP6__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP7_3210_ADR      ( ( SIPP_UPFIRDN_VP7_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP7__654_ADR      ( ( SIPP_UPFIRDN_VP7__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP8_3210_ADR      ( ( SIPP_UPFIRDN_VP8_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP8__654_ADR      ( ( SIPP_UPFIRDN_VP8__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP9_3210_ADR      ( ( SIPP_UPFIRDN_VP9_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP9__654_ADR      ( ( SIPP_UPFIRDN_VP9__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP10_3210_ADR     ( ( SIPP_UPFIRDN_VP10_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP10__654_ADR     ( ( SIPP_UPFIRDN_VP10__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP11_3210_ADR     ( ( SIPP_UPFIRDN_VP11_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP11__654_ADR     ( ( SIPP_UPFIRDN_VP11__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP12_3210_ADR     ( ( SIPP_UPFIRDN_VP12_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP12__654_ADR     ( ( SIPP_UPFIRDN_VP12__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP13_3210_ADR     ( ( SIPP_UPFIRDN_VP13_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP13__654_ADR     ( ( SIPP_UPFIRDN_VP13__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP14_3210_ADR     ( ( SIPP_UPFIRDN_VP14_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP14__654_ADR     ( ( SIPP_UPFIRDN_VP14__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP15_3210_ADR     ( ( SIPP_UPFIRDN_VP15_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_VP15__654_ADR     ( ( SIPP_UPFIRDN_VP15__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP0_3210_ADR      ( ( SIPP_UPFIRDN_HP0_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP0__654_ADR      ( ( SIPP_UPFIRDN_HP0__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP1_3210_ADR      ( ( SIPP_UPFIRDN_HP1_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP1__654_ADR      ( ( SIPP_UPFIRDN_HP1__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP2_3210_ADR      ( ( SIPP_UPFIRDN_HP2_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP2__654_ADR      ( ( SIPP_UPFIRDN_HP2__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP3_3210_ADR      ( ( SIPP_UPFIRDN_HP3_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP3__654_ADR      ( ( SIPP_UPFIRDN_HP3__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP4_3210_ADR      ( ( SIPP_UPFIRDN_HP4_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP4__654_ADR      ( ( SIPP_UPFIRDN_HP4__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP5_3210_ADR      ( ( SIPP_UPFIRDN_HP5_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP5__654_ADR      ( ( SIPP_UPFIRDN_HP5__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP6_3210_ADR      ( ( SIPP_UPFIRDN_HP6_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP6__654_ADR      ( ( SIPP_UPFIRDN_HP6__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP7_3210_ADR      ( ( SIPP_UPFIRDN_HP7_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP7__654_ADR      ( ( SIPP_UPFIRDN_HP7__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP8_3210_ADR      ( ( SIPP_UPFIRDN_HP8_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP8__654_ADR      ( ( SIPP_UPFIRDN_HP8__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP9_3210_ADR      ( ( SIPP_UPFIRDN_HP9_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP9__654_ADR      ( ( SIPP_UPFIRDN_HP9__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP10_3210_ADR     ( ( SIPP_UPFIRDN_HP10_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP10__654_ADR     ( ( SIPP_UPFIRDN_HP10__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP11_3210_ADR     ( ( SIPP_UPFIRDN_HP11_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP11__654_ADR     ( ( SIPP_UPFIRDN_HP11__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP12_3210_ADR     ( ( SIPP_UPFIRDN_HP12_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP12__654_ADR     ( ( SIPP_UPFIRDN_HP12__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP13_3210_ADR     ( ( SIPP_UPFIRDN_HP13_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP13__654_ADR     ( ( SIPP_UPFIRDN_HP13__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP14_3210_ADR     ( ( SIPP_UPFIRDN_HP14_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP14__654_ADR     ( ( SIPP_UPFIRDN_HP14__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP15_3210_ADR     ( ( SIPP_UPFIRDN_HP15_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_HP15__654_ADR     ( ( SIPP_UPFIRDN_HP15__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define CV_UPFIRDN2_MAX_OFF           ( ( SIPP_UPFIRDN_MAX_OFF) )
#define WARP_START_OFFSET             ( 0x00 )
#define WARP_RUNS_OFFSET              ( 0x04 )
#define WARP_MODE_OFFSET              ( 0x08 )
#define WARP_TILESTART_OFFSET         ( 0x0C )
#define WARP_INTMESHSTARTXY_OFFSET    ( 0x10 )
#define WARP_FRACMESHSTARTX_OFFSET    ( 0x14 )
#define WARP_FRACMESHSTARTY_OFFSET    ( 0x18 )
#define WARP_GRECIPX_OFFSET           ( 0x1C )
#define WARP_GRECIPY_OFFSET           ( 0x20 )
#define WARP_OUTFRAMELIM_OFFSET       ( 0x24 )
#define WARP_MAT0_OFFSET              ( 0x28 )
#define WARP_MAT1_OFFSET              ( 0x2C )
#define WARP_MAT2_OFFSET              ( 0x30 )
#define WARP_MAT3_OFFSET              ( 0x34 )
#define WARP_MAT4_OFFSET              ( 0x38 )
#define WARP_MAT5_OFFSET              ( 0x3C )
#define WARP_MAT6_OFFSET              ( 0x40 )
#define WARP_MAT7_OFFSET              ( 0x44 )
#define WARP_MAT8_OFFSET              ( 0x48 )
#define WARP_EDGECOLOUR_OFFSET        ( 0x4C )
#define WARP_MEMSETUP0_OFFSET         ( 0x50 )
#define WARP_MEMSETUP1_OFFSET         ( 0x54 )
#define WARP_MEMSETUP2_OFFSET         ( 0x58 )
#define WARP_MEMBASE0_OFFSET          ( 0x5C )
#define WARP_MEMBASE1_OFFSET          ( 0x60 )
#define WARP_MEMBASE2_OFFSET          ( 0x64 )
#define WARP_CBMEMSETUP_A0_OFFSET     ( 0x68 )
#define WARP_CBMEMSETUP_A1_OFFSET     ( 0x6C )
#define WARP_CBMEMSETUP_A2_OFFSET     ( 0x70 )
#define WARP_CBMEMSETUP_B0_OFFSET     ( 0x74 )
#define WARP_CBMEMSETUP_B1_OFFSET     ( 0x78 )
#define WARP_CBMEMSETUP_B2_OFFSET     ( 0x7C )
#define WARP_MESH_OFFSET              ( 0x80 )
#define WARP_INFRAMELIMIT_X_OFFSET    ( 0x84 )
#define WARP_INFRAMELIMIT_Y_OFFSET    ( 0x88 )
#define WARP_MESHLIMIT_OFFSET         ( 0x8C )
#define WARP_PFBC_OFFSET              ( 0x90 )
#define WARP_INT_STATUS_OFFSET        ( 0x94 )
#define WARP_INT_ENABLE_OFFSET        ( 0x98 )
#define WARP_INT_CLEAR_OFFSET         ( 0x9C )
#define WARP_CFG_RAM_CTRL_OFFSET      ( 0x100 )
#define WARP_HOST_ACCESS_OFFSET       ( 0x104 )
#define WARP_HOST_WDATA_OFFSET        ( 0x108 )
#define WARP_HOST_RDATA_OFFSET        ( 0x10C )
#define WARP_WIF_STATUS_OFFSET        ( 0x110 )
#define WARP_BCWRAP_STATUS_OFFSET     ( 0x114 )
#define WARP_PIXELFORMATS_OFFSET      ( 0x118 )
#define WARP_DEBUG_OFFSET             ( 0x11C )
#define WARP_DEBUG1_OFFSET            ( 0x120 )
#define WARP_DESC_OFFSET              ( 0x124 )
#define WARP_DESC_LAST_ADDR_OFFSET    ( 0x128 )
#define WARP_DESC1_OFFSET             ( 0x12c )
#define WARP_DESC1_LAST_ADDR_OFFSET   ( 0x130 )
#define WARP_METRIC_CFG_OFFSET        ( 0x134 )
#define WARP_METRIC_CNT0_OFFSET       ( 0x138 )
#define WARP_METRIC_CNT1_OFFSET       ( 0x13C )
#define WARP_METRIC_CNT2_OFFSET       ( 0x140 )
#define WARP_METRIC_CNT3_OFFSET       ( 0x144 )
#define WARP_METRIC_CNT4_OFFSET       ( 0x148 )
#define WARP_DESC_PAGE_OFFSET         ( 0x14C )
#define WARP0_BASE_ADR                ( (CV_WARP_BASE_ADR) )
#define WARP0_BOTTOM_ADR              ( (WARP0_BASE_ADR + 0x000) )
#define WARP0_TOP_ADR                 ( (WARP0_BASE_ADR + WARP_DESC_PAGE_OFFSET     ) )
#define WARP0_START_ADR               ( (WARP0_BASE_ADR +  WARP_START_OFFSET          ) )
#define WARP0_RUNS_ADR                ( (WARP0_BASE_ADR +  WARP_RUNS_OFFSET           ) )
#define WARP0_MODE_ADR                ( (WARP0_BASE_ADR +  WARP_MODE_OFFSET           ) )
#define WARP0_TILESTART_ADR           ( (WARP0_BASE_ADR +  WARP_TILESTART_OFFSET      ) )
#define WARP0_INTMESHSTARTXY_ADR      ( (WARP0_BASE_ADR +  WARP_INTMESHSTARTXY_OFFSET ) )
#define WARP0_FRACMESHSTARTX_ADR      ( (WARP0_BASE_ADR +  WARP_FRACMESHSTARTX_OFFSET ) )
#define WARP0_FRACMESHSTARTY_ADR      ( (WARP0_BASE_ADR +  WARP_FRACMESHSTARTY_OFFSET ) )
#define WARP0_GRECIPX_ADR             ( (WARP0_BASE_ADR +  WARP_GRECIPX_OFFSET        ) )
#define WARP0_GRECIPY_ADR             ( (WARP0_BASE_ADR +  WARP_GRECIPY_OFFSET        ) )
#define WARP0_OUTFRAMELIM_ADR         ( (WARP0_BASE_ADR +  WARP_OUTFRAMELIM_OFFSET    ) )
#define WARP0_MAT0_ADR                ( (WARP0_BASE_ADR +  WARP_MAT0_OFFSET           ) )
#define WARP0_MAT1_ADR                ( (WARP0_BASE_ADR +  WARP_MAT1_OFFSET           ) )
#define WARP0_MAT2_ADR                ( (WARP0_BASE_ADR +  WARP_MAT2_OFFSET           ) )
#define WARP0_MAT3_ADR                ( (WARP0_BASE_ADR +  WARP_MAT3_OFFSET           ) )
#define WARP0_MAT4_ADR                ( (WARP0_BASE_ADR +  WARP_MAT4_OFFSET           ) )
#define WARP0_MAT5_ADR                ( (WARP0_BASE_ADR +  WARP_MAT5_OFFSET           ) )
#define WARP0_MAT6_ADR                ( (WARP0_BASE_ADR +  WARP_MAT6_OFFSET           ) )
#define WARP0_MAT7_ADR                ( (WARP0_BASE_ADR +  WARP_MAT7_OFFSET           ) )
#define WARP0_MAT8_ADR                ( (WARP0_BASE_ADR +  WARP_MAT8_OFFSET           ) )
#define WARP0_EDGECOLOUR_ADR          ( (WARP0_BASE_ADR +  WARP_EDGECOLOUR_OFFSET     ) )
#define WARP0_MEMSETUP0_ADR           ( (WARP0_BASE_ADR +  WARP_MEMSETUP0_OFFSET      ) )
#define WARP0_MEMSETUP1_ADR           ( (WARP0_BASE_ADR +  WARP_MEMSETUP1_OFFSET      ) )
#define WARP0_MEMSETUP2_ADR           ( (WARP0_BASE_ADR +  WARP_MEMSETUP2_OFFSET      ) )
#define WARP0_MEMBASE0_ADR            ( (WARP0_BASE_ADR +  WARP_MEMBASE0_OFFSET       ) )
#define WARP0_MEMBASE1_ADR            ( (WARP0_BASE_ADR +  WARP_MEMBASE1_OFFSET       ) )
#define WARP0_MEMBASE2_ADR            ( (WARP0_BASE_ADR +  WARP_MEMBASE2_OFFSET       ) )
#define WARP0_CBMEMSETUP_A0_ADR       ( (WARP0_BASE_ADR +  WARP_CBMEMSETUP_A0_OFFSET  ) )
#define WARP0_CBMEMSETUP_A1_ADR       ( (WARP0_BASE_ADR +  WARP_CBMEMSETUP_A1_OFFSET  ) )
#define WARP0_CBMEMSETUP_A2_ADR       ( (WARP0_BASE_ADR +  WARP_CBMEMSETUP_A2_OFFSET  ) )
#define WARP0_CBMEMSETUP_B0_ADR       ( (WARP0_BASE_ADR +  WARP_CBMEMSETUP_B0_OFFSET  ) )
#define WARP0_CBMEMSETUP_B1_ADR       ( (WARP0_BASE_ADR +  WARP_CBMEMSETUP_B1_OFFSET  ) )
#define WARP0_CBMEMSETUP_B2_ADR       ( (WARP0_BASE_ADR +  WARP_CBMEMSETUP_B2_OFFSET  ) )
#define WARP0_MESH_ADR                ( (WARP0_BASE_ADR +  WARP_MESH_OFFSET           ) )
#define WARP0_INFRAMELIMIT_X_ADR      ( (WARP0_BASE_ADR +  WARP_INFRAMELIMIT_X_OFFSET ) )
#define WARP0_INFRAMELIMIT_Y_ADR      ( (WARP0_BASE_ADR +  WARP_INFRAMELIMIT_Y_OFFSET ) )
#define WARP0_MESHLIMIT_ADR           ( (WARP0_BASE_ADR +  WARP_MESHLIMIT_OFFSET      ) )
#define WARP0_PFBC_ADR                ( (WARP0_BASE_ADR +  WARP_PFBC_OFFSET           ) )
#define WARP0_INT_STATUS_ADR          ( (WARP0_BASE_ADR +  WARP_INT_STATUS_OFFSET     ) )
#define WARP0_INT_ENABLE_ADR          ( (WARP0_BASE_ADR +  WARP_INT_ENABLE_OFFSET     ) )
#define WARP0_INT_CLEAR_ADR           ( (WARP0_BASE_ADR +  WARP_INT_CLEAR_OFFSET      ) )
#define WARP0_CFG_RAM_CTRL_ADR        ( (WARP0_BASE_ADR +  WARP_CFG_RAM_CTRL_OFFSET   ) )
#define WARP0_HOST_ACCESS_ADR         ( (WARP0_BASE_ADR +  WARP_HOST_ACCESS_OFFSET    ) )
#define WARP0_HOST_WDATA_ADR          ( (WARP0_BASE_ADR +  WARP_HOST_WDATA_OFFSET     ) )
#define WARP0_HOST_RDATA_ADR          ( (WARP0_BASE_ADR +  WARP_HOST_RDATA_OFFSET     ) )
#define WARP0_WIF_STATUS_ADR          ( (WARP0_BASE_ADR +  WARP_WIF_STATUS_OFFSET     ) )
#define WARP0_BCWRAP_STATUS_ADR       ( (WARP0_BASE_ADR +  WARP_BCWRAP_STATUS_OFFSET  ) )
#define WARP0_PIXELFORMATS_ADR        ( (WARP0_BASE_ADR +  WARP_PIXELFORMATS_OFFSET   ) )
#define WARP0_DEBUG_ADR               ( (WARP0_BASE_ADR +  WARP_DEBUG_OFFSET          ) )
#define WARP0_DEBUG1_ADR              ( (WARP0_BASE_ADR +  WARP_DEBUG1_OFFSET         ) )
#define WARP0_DESC_ADR                ( (WARP0_BASE_ADR +  WARP_DESC_OFFSET           ) )
#define WARP0_DESC_LAST_ADDR_ADR      ( (WARP0_BASE_ADR +  WARP_DESC_LAST_ADDR_OFFSET ) )
#define WARP0_DESC1_ADR               ( (WARP0_BASE_ADR +  WARP_DESC1_OFFSET          ) )
#define WARP0_DESC1_LAST_ADDR_ADR     ( (WARP0_BASE_ADR +  WARP_DESC1_LAST_ADDR_OFFSET) )
#define WARP0_METRIC_CFG_ADR          ( (WARP0_BASE_ADR +  WARP_METRIC_CFG_OFFSET     ) )
#define WARP0_METRIC_CNT0_ADR         ( (WARP0_BASE_ADR +  WARP_METRIC_CNT0_OFFSET    ) )
#define WARP0_METRIC_CNT1_ADR         ( (WARP0_BASE_ADR +  WARP_METRIC_CNT1_OFFSET    ) )
#define WARP0_METRIC_CNT2_ADR         ( (WARP0_BASE_ADR +  WARP_METRIC_CNT2_OFFSET    ) )
#define WARP0_METRIC_CNT3_ADR         ( (WARP0_BASE_ADR +  WARP_METRIC_CNT3_OFFSET    ) )
#define WARP0_METRIC_CNT4_ADR         ( (WARP0_BASE_ADR +  WARP_METRIC_CNT4_OFFSET    ) )
#define WARP0_DESC_PAGE_OFFSET        ( (WARP0_BASE_ADR +  WARP_DESC_PAGE_OFFSET      ) )
#define WARP1_BASE_ADR                ( (CV_WARP_BASE_ADR + 0x10000) )
#define WARP1_BOTTOM_ADR              ( (WARP1_BASE_ADR + 0x000) )
#define WARP1_TOP_ADR                 ( (WARP1_BASE_ADR + WARP_DESC_PAGE_OFFSET     ) )
#define WARP1_START_ADR               ( (WARP1_BASE_ADR +  WARP_START_OFFSET          ) )
#define WARP1_RUNS_ADR                ( (WARP1_BASE_ADR +  WARP_RUNS_OFFSET           ) )
#define WARP1_MODE_ADR                ( (WARP1_BASE_ADR +  WARP_MODE_OFFSET           ) )
#define WARP1_TILESTART_ADR           ( (WARP1_BASE_ADR +  WARP_TILESTART_OFFSET      ) )
#define WARP1_INTMESHSTARTXY_ADR      ( (WARP1_BASE_ADR +  WARP_INTMESHSTARTXY_OFFSET ) )
#define WARP1_FRACMESHSTARTX_ADR      ( (WARP1_BASE_ADR +  WARP_FRACMESHSTARTX_OFFSET ) )
#define WARP1_FRACMESHSTARTY_ADR      ( (WARP1_BASE_ADR +  WARP_FRACMESHSTARTY_OFFSET ) )
#define WARP1_GRECIPX_ADR             ( (WARP1_BASE_ADR +  WARP_GRECIPX_OFFSET        ) )
#define WARP1_GRECIPY_ADR             ( (WARP1_BASE_ADR +  WARP_GRECIPY_OFFSET        ) )
#define WARP1_OUTFRAMELIM_ADR         ( (WARP1_BASE_ADR +  WARP_OUTFRAMELIM_OFFSET    ) )
#define WARP1_MAT0_ADR                ( (WARP1_BASE_ADR +  WARP_MAT0_OFFSET           ) )
#define WARP1_MAT1_ADR                ( (WARP1_BASE_ADR +  WARP_MAT1_OFFSET           ) )
#define WARP1_MAT2_ADR                ( (WARP1_BASE_ADR +  WARP_MAT2_OFFSET           ) )
#define WARP1_MAT3_ADR                ( (WARP1_BASE_ADR +  WARP_MAT3_OFFSET           ) )
#define WARP1_MAT4_ADR                ( (WARP1_BASE_ADR +  WARP_MAT4_OFFSET           ) )
#define WARP1_MAT5_ADR                ( (WARP1_BASE_ADR +  WARP_MAT5_OFFSET           ) )
#define WARP1_MAT6_ADR                ( (WARP1_BASE_ADR +  WARP_MAT6_OFFSET           ) )
#define WARP1_MAT7_ADR                ( (WARP1_BASE_ADR +  WARP_MAT7_OFFSET           ) )
#define WARP1_MAT8_ADR                ( (WARP1_BASE_ADR +  WARP_MAT8_OFFSET           ) )
#define WARP1_EDGECOLOUR_ADR          ( (WARP1_BASE_ADR +  WARP_EDGECOLOUR_OFFSET     ) )
#define WARP1_MEMSETUP0_ADR           ( (WARP1_BASE_ADR +  WARP_MEMSETUP0_OFFSET      ) )
#define WARP1_MEMSETUP1_ADR           ( (WARP1_BASE_ADR +  WARP_MEMSETUP1_OFFSET      ) )
#define WARP1_MEMSETUP2_ADR           ( (WARP1_BASE_ADR +  WARP_MEMSETUP2_OFFSET      ) )
#define WARP1_MEMBASE0_ADR            ( (WARP1_BASE_ADR +  WARP_MEMBASE0_OFFSET       ) )
#define WARP1_MEMBASE1_ADR            ( (WARP1_BASE_ADR +  WARP_MEMBASE1_OFFSET       ) )
#define WARP1_MEMBASE2_ADR            ( (WARP1_BASE_ADR +  WARP_MEMBASE2_OFFSET       ) )
#define WARP1_CBMEMSETUP_A0_ADR       ( (WARP1_BASE_ADR +  WARP_CBMEMSETUP_A0_OFFSET  ) )
#define WARP1_CBMEMSETUP_A1_ADR       ( (WARP1_BASE_ADR +  WARP_CBMEMSETUP_A1_OFFSET  ) )
#define WARP1_CBMEMSETUP_A2_ADR       ( (WARP1_BASE_ADR +  WARP_CBMEMSETUP_A2_OFFSET  ) )
#define WARP1_CBMEMSETUP_B0_ADR       ( (WARP1_BASE_ADR +  WARP_CBMEMSETUP_B0_OFFSET  ) )
#define WARP1_CBMEMSETUP_B1_ADR       ( (WARP1_BASE_ADR +  WARP_CBMEMSETUP_B1_OFFSET  ) )
#define WARP1_CBMEMSETUP_B2_ADR       ( (WARP1_BASE_ADR +  WARP_CBMEMSETUP_B2_OFFSET  ) )
#define WARP1_MESH_ADR                ( (WARP1_BASE_ADR +  WARP_MESH_OFFSET           ) )
#define WARP1_INFRAMELIMIT_X_ADR      ( (WARP1_BASE_ADR +  WARP_INFRAMELIMIT_X_OFFSET ) )
#define WARP1_INFRAMELIMIT_Y_ADR      ( (WARP1_BASE_ADR +  WARP_INFRAMELIMIT_Y_OFFSET ) )
#define WARP1_MESHLIMIT_ADR           ( (WARP1_BASE_ADR +  WARP_MESHLIMIT_OFFSET      ) )
#define WARP1_PFBC_ADR                ( (WARP1_BASE_ADR +  WARP_PFBC_OFFSET           ) )
#define WARP1_INT_STATUS_ADR          ( (WARP1_BASE_ADR +  WARP_INT_STATUS_OFFSET     ) )
#define WARP1_INT_ENABLE_ADR          ( (WARP1_BASE_ADR +  WARP_INT_ENABLE_OFFSET     ) )
#define WARP1_INT_CLEAR_ADR           ( (WARP1_BASE_ADR +  WARP_INT_CLEAR_OFFSET      ) )
#define WARP1_CFG_RAM_CTRL_ADR        ( (WARP1_BASE_ADR +  WARP_CFG_RAM_CTRL_OFFSET   ) )
#define WARP1_HOST_ACCESS_ADR         ( (WARP1_BASE_ADR +  WARP_HOST_ACCESS_OFFSET    ) )
#define WARP1_HOST_WDATA_ADR          ( (WARP1_BASE_ADR +  WARP_HOST_WDATA_OFFSET     ) )
#define WARP1_HOST_RDATA_ADR          ( (WARP1_BASE_ADR +  WARP_HOST_RDATA_OFFSET     ) )
#define WARP1_WIF_STATUS_ADR          ( (WARP1_BASE_ADR +  WARP_WIF_STATUS_OFFSET     ) )
#define WARP1_BCWRAP_STATUS_ADR       ( (WARP1_BASE_ADR +  WARP_BCWRAP_STATUS_OFFSET  ) )
#define WARP1_PIXELFORMATS_ADR        ( (WARP1_BASE_ADR +  WARP_PIXELFORMATS_OFFSET   ) )
#define WARP1_DEBUG_ADR               ( (WARP1_BASE_ADR +  WARP_DEBUG_OFFSET          ) )
#define WARP1_DEBUG1_ADR              ( (WARP1_BASE_ADR +  WARP_DEBUG1_OFFSET         ) )
#define WARP1_DESC_ADR                ( (WARP1_BASE_ADR +  WARP_DESC_OFFSET           ) )
#define WARP1_DESC_LAST_ADDR_ADR      ( (WARP1_BASE_ADR +  WARP_DESC_LAST_ADDR_OFFSET ) )
#define WARP1_DESC1_ADR               ( (WARP1_BASE_ADR +  WARP_DESC1_OFFSET          ) )
#define WARP1_DESC1_LAST_ADDR_ADR     ( (WARP1_BASE_ADR +  WARP_DESC1_LAST_ADDR_OFFSET) )
#define WARP1_METRIC_CFG_ADR          ( (WARP1_BASE_ADR +  WARP_METRIC_CFG_OFFSET     ) )
#define WARP1_METRIC_CNT0_ADR         ( (WARP1_BASE_ADR +  WARP_METRIC_CNT0_OFFSET    ) )
#define WARP1_METRIC_CNT1_ADR         ( (WARP1_BASE_ADR +  WARP_METRIC_CNT1_OFFSET    ) )
#define WARP1_METRIC_CNT2_ADR         ( (WARP1_BASE_ADR +  WARP_METRIC_CNT2_OFFSET    ) )
#define WARP1_METRIC_CNT3_ADR         ( (WARP1_BASE_ADR +  WARP_METRIC_CNT3_OFFSET    ) )
#define WARP1_METRIC_CNT4_ADR         ( (WARP1_BASE_ADR +  WARP_METRIC_CNT4_OFFSET    ) )
#define WARP1_DESC_PAGE_OFFSET        ( (WARP0_BASE_ADR +  WARP_DESC_PAGE_OFFSET      ) )
#define WARP0_MAX_OFF                 ( (WARP0_TOP_ADR  +  WARP0_BASE_ADR             ) )
#define WARP1_MAX_OFF                 ( (WARP1_TOP_ADR  +  WARP1_BASE_ADR             ) )
#define CCS_CLK_CTRL_OFFSET         ( 0x00 )
#define CCS_CLK_SET_OFFSET          ( 0x04 )
#define CCS_CLK_CLR_OFFSET          ( 0x08 )
#define CCS_RSTN_CTRL_OFFSET        ( 0x0c )
#define CCS_BOTTOM_ADR              ( (CV_CCS_BASE_ADR + 0x00) )
#define CCS_TOP_ADR                 ( (CV_CCS_BASE_ADR + 0x0c) )
#define CCS_CLK_CTRL_ADR            ( (CV_CCS_BASE_ADR + CCS_CLK_CTRL_OFFSET) )
#define CCS_CLK_SET_ADR             ( (CV_CCS_BASE_ADR + CCS_CLK_SET_OFFSET) )
#define CCS_CLK_CLR_ADR             ( (CV_CCS_BASE_ADR + CCS_CLK_CLR_OFFSET) )
#define CCS_RSTN_CTRL_ADR           ( (CV_CCS_BASE_ADR + CCS_RSTN_CTRL_OFFSET) )
#define CCS_MAX_OFF                 ( (CCS_RSTN_CTRL_ADR - CV_CCS_BASE_ADR) )
#define MATMUL_START_OFFSET              ( 0x0000 )
#define MATMUL_STATUS_OFFSET             ( 0x0004 )
#define MATMUL_STORAGE_CFG_OFFSET        ( 0x0008 )
#define MATMUL_A_SIZE_OFFSET             ( 0x0010 )
#define MATMUL_A_PITCH_OFFSET            ( 0x0014 )
#define MATMUL_A_BASE_ADDR_OFFSET        ( 0x0018 )
#define MATMUL_B_SIZE_OFFSET             ( 0x0020 )
#define MATMUL_B_PITCH_OFFSET            ( 0x0024 )
#define MATMUL_B_BASE_ADDR_OFFSET        ( 0x0028 )
#define MATMUL_C_SIZE_OFFSET             ( 0x0030 )
#define MATMUL_C_PITCH_OFFSET            ( 0x0034 )
#define MATMUL_C_BASE_ADDR_OFFSET        ( 0x0038 )
#define MATMUL_ALPHA_COEF_OFFSET         ( 0x0040 )
#define MATMUL_BETA_COEF_OFFSET          ( 0x0044 )
#define MATMUL_IRQ_STAT_OFFSET           ( 0x0050 )
#define MATMUL_IRQ_ENA_OFFSET            ( 0x0054 )
#define MATMUL_IRQ_CLR_OFFSET            ( 0x0058 )
#define MATMUL_CACHE_CTRL_OFFSET         ( 0x0060 )
#define MATMUL_CACHE_HIT_CNT_OFFSET      ( 0x0064 )
#define MATMUL_CACHE_MISS_CNT_OFFSET     ( 0x0068 )
#define MATMUL_CACHE_RAM_CFG_OFFSET      ( 0x006C )
#define MATMUL_CACHE_STATUS_OFFSET       ( 0x0070 )
#define MATMUL_PERF_CFG_OFFSET           ( 0x0074 )
#define MATMUL_PERF_ADDR_TRACE_OFFSET    ( 0x0078 )
#define MATMUL_PERF_CNT_OFFSET           ( 0x007C )
#define MATMUL_AMC_PAGE_OFFSET           ( 0x0080 )
#define MATMUL_CACHE_TAG_ACCESS_OFFSET   ( 0x1000 )
#define MATMUL_CACHE_DATA_ACCESS_OFFSET  ( 0x2000 )
#define MATMUL_BOTTOM_ADR             ( (CV_MATMUL_BASE_ADR + 0x0000) )
#define MATMUL_TOP_ADR                ( (CV_MATMUL_BASE_ADR + 0x4000) )
#define MATMUL_START_ADR              ( (CV_MATMUL_BASE_ADR + MATMUL_START_OFFSET) )
#define MATMUL_STATUS_ADR             ( (CV_MATMUL_BASE_ADR + MATMUL_STATUS_OFFSET) )
#define MATMUL_STORAGE_CFG_ADR        ( (CV_MATMUL_BASE_ADR + MATMUL_STORAGE_CFG_OFFSET) )
#define MATMUL_A_SIZE_ADR             ( (CV_MATMUL_BASE_ADR + MATMUL_A_SIZE_OFFSET) )
#define MATMUL_A_PITCH_ADR            ( (CV_MATMUL_BASE_ADR + MATMUL_A_PITCH_OFFSET) )
#define MATMUL_A_BASE_ADDR_ADR        ( (CV_MATMUL_BASE_ADR + MATMUL_A_BASE_ADDR_OFFSET) )
#define MATMUL_B_SIZE_ADR             ( (CV_MATMUL_BASE_ADR + MATMUL_B_SIZE_OFFSET) )
#define MATMUL_B_PITCH_ADR            ( (CV_MATMUL_BASE_ADR + MATMUL_B_PITCH_OFFSET) )
#define MATMUL_B_BASE_ADDR_ADR        ( (CV_MATMUL_BASE_ADR + MATMUL_B_BASE_ADDR_OFFSET) )
#define MATMUL_C_SIZE_ADR             ( (CV_MATMUL_BASE_ADR + MATMUL_C_SIZE_OFFSET) )
#define MATMUL_C_PITCH_ADR            ( (CV_MATMUL_BASE_ADR + MATMUL_C_PITCH_OFFSET) )
#define MATMUL_C_BASE_ADDR_ADR        ( (CV_MATMUL_BASE_ADR + MATMUL_C_BASE_ADDR_OFFSET) )
#define MATMUL_ALPHA_COEF_ADR         ( (CV_MATMUL_BASE_ADR + MATMUL_ALPHA_COEF_OFFSET) )
#define MATMUL_BETA_COEF_ADR          ( (CV_MATMUL_BASE_ADR + MATMUL_BETA_COEF_OFFSET) )
#define MATMUL_IRQ_STAT_ADR           ( (CV_MATMUL_BASE_ADR + MATMUL_IRQ_STAT_OFFSET) )
#define MATMUL_IRQ_ENA_ADR            ( (CV_MATMUL_BASE_ADR + MATMUL_IRQ_ENA_OFFSET) )
#define MATMUL_IRQ_CLR_ADR            ( (CV_MATMUL_BASE_ADR + MATMUL_IRQ_CLR_OFFSET) )
#define MATMUL_CACHE_CTRL_ADR         ( (CV_MATMUL_BASE_ADR + MATMUL_CACHE_CTRL_OFFSET) )
#define MATMUL_CACHE_HIT_CNT_ADR      ( (CV_MATMUL_BASE_ADR + MATMUL_CACHE_HIT_CNT_OFFSET) )
#define MATMUL_CACHE_MISS_CNT_ADR     ( (CV_MATMUL_BASE_ADR + MATMUL_CACHE_MISS_CNT_OFFSET) )
#define MATMUL_CACHE_RAM_CFG_ADR      ( (CV_MATMUL_BASE_ADR + MATMUL_CACHE_RAM_CFG_OFFSET) )
#define MATMUL_CACHE_STATUS_ADR       ( (CV_MATMUL_BASE_ADR + MATMUL_CACHE_STATUS_OFFSET) )
#define MATMUL_PERF_CFG_ADR           ( (CV_MATMUL_BASE_ADR + MATMUL_PERF_CFG_OFFSET) )
#define MATMUL_PERF_ADDR_TRACE_ADR    ( (CV_MATMUL_BASE_ADR + MATMUL_PERF_ADDR_TRACE_OFFSET) )
#define MATMUL_PERF_CNT_ADR           ( (CV_MATMUL_BASE_ADR + MATMUL_PERF_CNT_OFFSET) )
#define MATMUL_AMC_PAGE_ADR           ( (CV_MATMUL_BASE_ADR + MATMUL_AMC_PAGE_OFFSET) )
#define MATMUL_CACHE_TAG_ACCESS_ADR   ( (CV_MATMUL_BASE_ADR + MATMUL_CACHE_TAG_ACCESS_OFFSET) )
#define MATMUL_CACHE_DATA_ACCESS_ADR  ( (CV_MATMUL_BASE_ADR + MATMUL_CACHE_DATA_ACCESS_OFFSET) )
//#define NNCMX_FLAT
#define NCE_NNCPU_APB_SLV             ( 5 )
#define NCE_SHAVE_APB_SLV             ( 32 )
#define NCE_TTENSOR_APB_SLV           ( 32 )
#define NCE_BASE_ADR                  ( 0x3D000000 )
#define NCE_CMX_ADR                   ( (NCE_BASE_ADR + 0x01000000) )
#define NCE_DSU_ADR                   ( (NCE_BASE_ADR ) )
#define NCE_DPU_BASE_ADR              ( (NCE_BASE_ADR + 0x02100000) )
#define NCE_DSU_CTRL_ADR                   (   (NCE_DSU_ADR + DSU_LEON_RT_CTRL_OFFSET) )
#define NCE_DSU_TIME_TAG_CNT_ADR           (   (NCE_DSU_ADR + DSU_LEON_RT_TIME_TAG_CNT_OFFSET) )
#define NCE_DSU_BREAK_SINGLE_STEP_ADR      (   (NCE_DSU_ADR + DSU_LEON_RT_BREAK_SINGLE_STEP_OFFSET) )
#define NCE_DSU_DEBUG_MODE_MASK_ADR        (   (NCE_DSU_ADR + DSU_LEON_RT_DEBUG_MODE_MASK_OFFSET) )
#define NCE_DSU_AHB_TB_CTRL_ADR            (   (NCE_DSU_ADR + DSU_LEON_RT_AHB_TB_CTRL_OFFSET) )
#define NCE_DSU_AHB_TB_INDEX_ADR           (   (NCE_DSU_ADR + DSU_LEON_RT_AHB_TB_INDEX_OFFSET) )
#define NCE_DSU_AHB_BP_ADR1_ADR            (   (NCE_DSU_ADR + DSU_LEON_RT_AHB_BP_ADR1_OFFSET) )
#define NCE_DSU_AHB_MASK1_ADR              (   (NCE_DSU_ADR + DSU_LEON_RT_AHB_MASK1_OFFSET) )
#define NCE_DSU_AHB_BP_ADR2_ADR            (   (NCE_DSU_ADR + DSU_LEON_RT_AHB_BP_ADR2_OFFSET) )
#define NCE_DSU_AHB_MASK2_ADR              (   (NCE_DSU_ADR + DSU_LEON_RT_AHB_MASK2_OFFSET) )
#define NCE_DSU_AHB_ICNT_ADR               (   (NCE_DSU_ADR + DSU_LEON_RT_AHB_ICNT_OFFSET) )
#define NCE_DSU_AHB_WP_CTRL_ADR            (   (NCE_DSU_ADR + DSU_LEON_RT_AHB_WP_CTRL_OFFSET) )
#define NCE_DSU_AHB_WP1_DATA_BASE_ADR      (   (NCE_DSU_ADR + DSU_LEON_RT_AHB_WP1_DATA_BASE_OFFSET) )
#define NCE_DSU_AHB_WP1_MASK_BASE_ADR      (   (NCE_DSU_ADR + DSU_LEON_RT_AHB_WP1_MASK_BASE_OFFSET) )
#define NCE_DSU_AHB_WP2_DATA_BASE_ADR      (   (NCE_DSU_ADR + DSU_LEON_RT_AHB_WP2_DATA_BASE_OFFSET) )
#define NCE_DSU_AHB_WP2_MASK_BASE_ADR      (   (NCE_DSU_ADR + DSU_LEON_RT_AHB_WP2_MASK_BASE_OFFSET) )
#define NCE_DSU_INSTR_TB_BASE_ADR          (   (NCE_DSU_ADR + DSU_LEON_RT_INSTR_TB_BASE_OFFSET) )
#define NCE_DSU_INSTR_TB_CTRL_ADR          (   (NCE_DSU_ADR + DSU_LEON_RT_INSTR_TB_CTRL_OFFSET) )
#define NCE_DSU_AHB_TB_BASE_ADR            (   (NCE_DSU_ADR + DSU_LEON_RT_AHB_TB_BASE_OFFSET) )
#define NCE_DSU_IU_REGFILE_BASE_ADR        (   (NCE_DSU_ADR + DSU_LEON_RT_IU_REGFILE_BASE_OFFSET) )
#define NCE_DSU_FPU_REGFILE_BASE_ADR       (   (NCE_DSU_ADR + DSU_LEON_RT_FPU_REGFILE_BASE_OFFSET) )
#define NCE_DSU_IU_SPR_BASE_ADR            (   (NCE_DSU_ADR + DSU_LEON_RT_IU_SPR_BASE_OFFSET) )
#define NCE_DSU_Y_REG_ADR                  (   (NCE_DSU_ADR + DSU_LEON_RT_Y_REG_OFFSET) )
#define NCE_DSU_PSR_REG_ADR                (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_PSR_REG_OFFSET) )
#define NCE_DSU_WIM_REG_ADR                (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_WIM_REG_OFFSET) )
#define NCE_DSU_TBR_REG_ADR                (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_TBR_REG_OFFSET) )
#define NCE_DSU_PC_REG_ADR                 (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_PC_REG_OFFSET) )
#define NCE_DSU_NPC_REG_ADR                (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_NPC_REG_OFFSET) )
#define NCE_DSU_FSR_REG_ADR                (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_FSR_REG_OFFSET) )
#define NCE_DSU_CPSR_REG_ADR               (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_CPSR_REG_OFFSET) )
#define NCE_DSU_TRAP_REG_ADR               (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_TRAP_REG_OFFSET) )
#define NCE_DSU_ASI_REG_ADR                (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_ASI_REG_OFFSET) )
#define NCE_DSU_ASR16_REG_ADR              (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR16_REG_OFFSET) )
#define NCE_DSU_ASR17_REG_ADR              (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR17_REG_OFFSET) )
#define NCE_DSU_ASR18_REG_ADR              (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR18_REG_OFFSET) )
#define NCE_DSU_ASR19_REG_ADR              (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR19_REG_OFFSET) )
#define NCE_DSU_ASR20_REG_ADR              (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR20_REG_OFFSET) )
#define NCE_DSU_ASR21_REG_ADR              (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR21_REG_OFFSET) )
#define NCE_DSU_ASR22_REG_ADR              (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR22_REG_OFFSET) )
#define NCE_DSU_ASR23_REG_ADR              (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR23_REG_OFFSET) )
#define NCE_DSU_ASR24_REG_ADR              (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR24_REG_OFFSET) )
#define NCE_DSU_ASR25_REG_ADR              (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR25_REG_OFFSET) )
#define NCE_DSU_ASR26_REG_ADR              (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR26_REG_OFFSET) )
#define NCE_DSU_ASR27_REG_ADR              (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR27_REG_OFFSET) )
#define NCE_DSU_ASR28_REG_ADR              (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR28_REG_OFFSET) )
#define NCE_DSU_ASR29_REG_ADR              (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR29_REG_OFFSET) )
#define NCE_DSU_ASR30_REG_ADR              (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR30_REG_OFFSET) )
#define NCE_DSU_ASR31_REG_ADR              (   (NCE_DSU_IU_SPR_BASE_ADR + DSU_LEON_RT_ASR31_REG_OFFSET) )
#define NCE_DSU_ASR_DIAG_BASE_ADR          (   (NCE_DSU_ADR + DSU_LEON_RT_ASR_DIAG_BASE_OFFSET) )
#define NCE_HDE_BASE_ADR              ( (NCE_BASE_ADR + 0x0200A000) )
#define NCE_SVE_BASE_ADR              ( 0x3F800000 )
#define NCE_SVE0_BASE_ADR             ( (NCE_SVE_BASE_ADR + 0x00000000) )
#define NCE_SVE1_BASE_ADR             ( (NCE_SVE_BASE_ADR + 0x00010000) )
#define NCE_SVE2_BASE_ADR             ( (NCE_SVE_BASE_ADR + 0x00020000) )
#define NCE_SVE3_BASE_ADR             ( (NCE_SVE_BASE_ADR + 0x00030000) )
#define NCE_SVE4_BASE_ADR             ( (NCE_SVE_BASE_ADR + 0x00040000) )
#define NCE_SVE5_BASE_ADR             ( (NCE_SVE_BASE_ADR + 0x00050000) )
#define NCE_SVE6_BASE_ADR             ( (NCE_SVE_BASE_ADR + 0x00060000) )
#define NCE_SVE7_BASE_ADR             ( (NCE_SVE_BASE_ADR + 0x00070000) )
#define NCE_SVE8_BASE_ADR             ( (NCE_SVE_BASE_ADR + 0x00080000) )
#define NCE_SVE9_BASE_ADR             ( (NCE_SVE_BASE_ADR + 0x00090000) )
#define NCE_SVE10_BASE_ADR            ( (NCE_SVE_BASE_ADR + 0x000A0000) )
#define NCE_SVE11_BASE_ADR            ( (NCE_SVE_BASE_ADR + 0x000B0000) )
#define NCE_SVE12_BASE_ADR            ( (NCE_SVE_BASE_ADR + 0x000C0000) )
#define NCE_SVE13_BASE_ADR            ( (NCE_SVE_BASE_ADR + 0x000D0000) )
#define NCE_SVE14_BASE_ADR            ( (NCE_SVE_BASE_ADR + 0x000E0000) )
#define NCE_SVE15_BASE_ADR            ( (NCE_SVE_BASE_ADR + 0x000F0000) )
#define NCE_SVE16_BASE_ADR            ( (NCE_SVE_BASE_ADR + 0x00100000) )
#define NCE_SVE17_BASE_ADR            ( (NCE_SVE_BASE_ADR + 0x00110000) )
#define NCE_SVE18_BASE_ADR            ( (NCE_SVE_BASE_ADR + 0x00120000) )
#define NCE_SVE19_BASE_ADR            ( (NCE_SVE_BASE_ADR + 0x00130000) )
#define NCE_DPU0_BASE_ADR             ( (NCE_SVE0_BASE_ADR + 0x00008000) )
#define NCE_DPU0_PRM_BASE_ADR         ( (NCE_SVE0_BASE_ADR + 0x00008000) )
#define NCE_DPU0_SEC_BASE_ADR         ( (NCE_SVE0_BASE_ADR + 0x00008000) )
#define NCE_DPU0_IRAM_BASE_ADR        ( (NCE_SVE0_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU0_IRAM0_BASE_ADR       ( (NCE_DPU0_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU0_IRAM1_BASE_ADR       ( (NCE_DPU0_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU0_IRAM2_BASE_ADR       ( (NCE_DPU0_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU0_IRAM3_BASE_ADR       ( (NCE_DPU0_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU0_IRAM4_BASE_ADR       ( (NCE_DPU0_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU0_IRAM5_BASE_ADR       ( (NCE_DPU0_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU0_IRAM6_BASE_ADR       ( (NCE_DPU0_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU0_IRAM7_BASE_ADR       ( (NCE_DPU0_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU0_IRAM8_BASE_ADR       ( (NCE_DPU0_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU0_IRAM9_BASE_ADR       ( (NCE_DPU0_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU0_IRAM10_BASE_ADR      ( (NCE_DPU0_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU0_IRAM11_BASE_ADR      ( (NCE_DPU0_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU0_IRAM12_BASE_ADR      ( (NCE_DPU0_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU0_IRAM13_BASE_ADR      ( (NCE_DPU0_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU0_IRAM14_BASE_ADR      ( (NCE_DPU0_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU0_IRAM15_BASE_ADR      ( (NCE_DPU0_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_DPU1_BASE_ADR             ( (NCE_SVE1_BASE_ADR + 0x00008000) )
#define NCE_DPU1_PRM_BASE_ADR         ( (NCE_SVE1_BASE_ADR + 0x00008000) )
#define NCE_DPU1_SEC_BASE_ADR         ( (NCE_SVE1_BASE_ADR + 0x00008000) )
#define NCE_DPU1_IRAM_BASE_ADR        ( (NCE_SVE1_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU1_IRAM0_BASE_ADR       ( (NCE_DPU1_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU1_IRAM1_BASE_ADR       ( (NCE_DPU1_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU1_IRAM2_BASE_ADR       ( (NCE_DPU1_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU1_IRAM3_BASE_ADR       ( (NCE_DPU1_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU1_IRAM4_BASE_ADR       ( (NCE_DPU1_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU1_IRAM5_BASE_ADR       ( (NCE_DPU1_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU1_IRAM6_BASE_ADR       ( (NCE_DPU1_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU1_IRAM7_BASE_ADR       ( (NCE_DPU1_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU1_IRAM8_BASE_ADR       ( (NCE_DPU1_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU1_IRAM9_BASE_ADR       ( (NCE_DPU1_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU1_IRAM10_BASE_ADR      ( (NCE_DPU1_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU1_IRAM11_BASE_ADR      ( (NCE_DPU1_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU1_IRAM12_BASE_ADR      ( (NCE_DPU1_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU1_IRAM13_BASE_ADR      ( (NCE_DPU1_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU1_IRAM14_BASE_ADR      ( (NCE_DPU1_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU1_IRAM15_BASE_ADR      ( (NCE_DPU1_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_DPU2_BASE_ADR             ( (NCE_SVE2_BASE_ADR + 0x00008000) )
#define NCE_DPU2_PRM_BASE_ADR         ( (NCE_SVE2_BASE_ADR + 0x00008000) )
#define NCE_DPU2_SEC_BASE_ADR         ( (NCE_SVE2_BASE_ADR + 0x00008000) )
#define NCE_DPU2_IRAM_BASE_ADR        ( (NCE_SVE2_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU2_IRAM0_BASE_ADR       ( (NCE_DPU2_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU2_IRAM1_BASE_ADR       ( (NCE_DPU2_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU2_IRAM2_BASE_ADR       ( (NCE_DPU2_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU2_IRAM3_BASE_ADR       ( (NCE_DPU2_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU2_IRAM4_BASE_ADR       ( (NCE_DPU2_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU2_IRAM5_BASE_ADR       ( (NCE_DPU2_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU2_IRAM6_BASE_ADR       ( (NCE_DPU2_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU2_IRAM7_BASE_ADR       ( (NCE_DPU2_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU2_IRAM8_BASE_ADR       ( (NCE_DPU2_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU2_IRAM9_BASE_ADR       ( (NCE_DPU2_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU2_IRAM10_BASE_ADR      ( (NCE_DPU2_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU2_IRAM11_BASE_ADR      ( (NCE_DPU2_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU2_IRAM12_BASE_ADR      ( (NCE_DPU2_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU2_IRAM13_BASE_ADR      ( (NCE_DPU2_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU2_IRAM14_BASE_ADR      ( (NCE_DPU2_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU2_IRAM15_BASE_ADR      ( (NCE_DPU2_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_DPU3_BASE_ADR             ( (NCE_SVE3_BASE_ADR + 0x00008000) )
#define NCE_DPU3_PRM_BASE_ADR         ( (NCE_SVE3_BASE_ADR + 0x00008000) )
#define NCE_DPU3_SEC_BASE_ADR         ( (NCE_SVE3_BASE_ADR + 0x00008000) )
#define NCE_DPU3_IRAM_BASE_ADR        ( (NCE_SVE3_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU3_IRAM0_BASE_ADR       ( (NCE_DPU3_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU3_IRAM1_BASE_ADR       ( (NCE_DPU3_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU3_IRAM2_BASE_ADR       ( (NCE_DPU3_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU3_IRAM3_BASE_ADR       ( (NCE_DPU3_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU3_IRAM4_BASE_ADR       ( (NCE_DPU3_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU3_IRAM5_BASE_ADR       ( (NCE_DPU3_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU3_IRAM6_BASE_ADR       ( (NCE_DPU3_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU3_IRAM7_BASE_ADR       ( (NCE_DPU3_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU3_IRAM8_BASE_ADR       ( (NCE_DPU3_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU3_IRAM9_BASE_ADR       ( (NCE_DPU3_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU3_IRAM10_BASE_ADR      ( (NCE_DPU3_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU3_IRAM11_BASE_ADR      ( (NCE_DPU3_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU3_IRAM12_BASE_ADR      ( (NCE_DPU3_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU3_IRAM13_BASE_ADR      ( (NCE_DPU3_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU3_IRAM14_BASE_ADR      ( (NCE_DPU3_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU3_IRAM15_BASE_ADR      ( (NCE_DPU3_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_DPU4_BASE_ADR             ( (NCE_SVE4_BASE_ADR + 0x00008000) )
#define NCE_DPU4_PRM_BASE_ADR         ( (NCE_SVE4_BASE_ADR + 0x00008000) )
#define NCE_DPU4_SEC_BASE_ADR         ( (NCE_SVE4_BASE_ADR + 0x00008000) )
#define NCE_DPU4_IRAM_BASE_ADR        ( (NCE_SVE4_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU4_IRAM0_BASE_ADR       ( (NCE_DPU4_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU4_IRAM1_BASE_ADR       ( (NCE_DPU4_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU4_IRAM2_BASE_ADR       ( (NCE_DPU4_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU4_IRAM3_BASE_ADR       ( (NCE_DPU4_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU4_IRAM4_BASE_ADR       ( (NCE_DPU4_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU4_IRAM5_BASE_ADR       ( (NCE_DPU4_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU4_IRAM6_BASE_ADR       ( (NCE_DPU4_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU4_IRAM7_BASE_ADR       ( (NCE_DPU4_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU4_IRAM8_BASE_ADR       ( (NCE_DPU4_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU4_IRAM9_BASE_ADR       ( (NCE_DPU4_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU4_IRAM10_BASE_ADR      ( (NCE_DPU4_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU4_IRAM11_BASE_ADR      ( (NCE_DPU4_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU4_IRAM12_BASE_ADR      ( (NCE_DPU4_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU4_IRAM13_BASE_ADR      ( (NCE_DPU4_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU4_IRAM14_BASE_ADR      ( (NCE_DPU4_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU4_IRAM15_BASE_ADR      ( (NCE_DPU4_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_DPU5_BASE_ADR             ( (NCE_SVE5_BASE_ADR + 0x00008000) )
#define NCE_DPU5_PRM_BASE_ADR         ( (NCE_SVE5_BASE_ADR + 0x00008000) )
#define NCE_DPU5_SEC_BASE_ADR         ( (NCE_SVE5_BASE_ADR + 0x00008000) )
#define NCE_DPU5_IRAM_BASE_ADR        ( (NCE_SVE5_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU5_IRAM0_BASE_ADR       ( (NCE_DPU5_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU5_IRAM1_BASE_ADR       ( (NCE_DPU5_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU5_IRAM2_BASE_ADR       ( (NCE_DPU5_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU5_IRAM3_BASE_ADR       ( (NCE_DPU5_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU5_IRAM4_BASE_ADR       ( (NCE_DPU5_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU5_IRAM5_BASE_ADR       ( (NCE_DPU5_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU5_IRAM6_BASE_ADR       ( (NCE_DPU5_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU5_IRAM7_BASE_ADR       ( (NCE_DPU5_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU5_IRAM8_BASE_ADR       ( (NCE_DPU5_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU5_IRAM9_BASE_ADR       ( (NCE_DPU5_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU5_IRAM10_BASE_ADR      ( (NCE_DPU5_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU5_IRAM11_BASE_ADR      ( (NCE_DPU5_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU5_IRAM12_BASE_ADR      ( (NCE_DPU5_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU5_IRAM13_BASE_ADR      ( (NCE_DPU5_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU5_IRAM14_BASE_ADR      ( (NCE_DPU5_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU5_IRAM15_BASE_ADR      ( (NCE_DPU5_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_DPU6_BASE_ADR             ( (NCE_SVE6_BASE_ADR + 0x00008000) )
#define NCE_DPU6_PRM_BASE_ADR         ( (NCE_SVE6_BASE_ADR + 0x00008000) )
#define NCE_DPU6_SEC_BASE_ADR         ( (NCE_SVE6_BASE_ADR + 0x00008000) )
#define NCE_DPU6_IRAM_BASE_ADR        ( (NCE_SVE6_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU6_IRAM0_BASE_ADR       ( (NCE_DPU6_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU6_IRAM1_BASE_ADR       ( (NCE_DPU6_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU6_IRAM2_BASE_ADR       ( (NCE_DPU6_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU6_IRAM3_BASE_ADR       ( (NCE_DPU6_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU6_IRAM4_BASE_ADR       ( (NCE_DPU6_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU6_IRAM5_BASE_ADR       ( (NCE_DPU6_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU6_IRAM6_BASE_ADR       ( (NCE_DPU6_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU6_IRAM7_BASE_ADR       ( (NCE_DPU6_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU6_IRAM8_BASE_ADR       ( (NCE_DPU6_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU6_IRAM9_BASE_ADR       ( (NCE_DPU6_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU6_IRAM10_BASE_ADR      ( (NCE_DPU6_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU6_IRAM11_BASE_ADR      ( (NCE_DPU6_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU6_IRAM12_BASE_ADR      ( (NCE_DPU6_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU6_IRAM13_BASE_ADR      ( (NCE_DPU6_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU6_IRAM14_BASE_ADR      ( (NCE_DPU6_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU6_IRAM15_BASE_ADR      ( (NCE_DPU6_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_DPU7_BASE_ADR             ( (NCE_SVE7_BASE_ADR + 0x00008000) )
#define NCE_DPU7_PRM_BASE_ADR         ( (NCE_SVE7_BASE_ADR + 0x00008000) )
#define NCE_DPU7_SEC_BASE_ADR         ( (NCE_SVE7_BASE_ADR + 0x00008000) )
#define NCE_DPU7_IRAM_BASE_ADR        ( (NCE_SVE7_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU7_IRAM0_BASE_ADR       ( (NCE_DPU7_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU7_IRAM1_BASE_ADR       ( (NCE_DPU7_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU7_IRAM2_BASE_ADR       ( (NCE_DPU7_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU7_IRAM3_BASE_ADR       ( (NCE_DPU7_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU7_IRAM4_BASE_ADR       ( (NCE_DPU7_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU7_IRAM5_BASE_ADR       ( (NCE_DPU7_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU7_IRAM6_BASE_ADR       ( (NCE_DPU7_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU7_IRAM7_BASE_ADR       ( (NCE_DPU7_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU7_IRAM8_BASE_ADR       ( (NCE_DPU7_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU7_IRAM9_BASE_ADR       ( (NCE_DPU7_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU7_IRAM10_BASE_ADR      ( (NCE_DPU7_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU7_IRAM11_BASE_ADR      ( (NCE_DPU7_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU7_IRAM12_BASE_ADR      ( (NCE_DPU7_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU7_IRAM13_BASE_ADR      ( (NCE_DPU7_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU7_IRAM14_BASE_ADR      ( (NCE_DPU7_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU7_IRAM15_BASE_ADR      ( (NCE_DPU7_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_DPU8_BASE_ADR             ( (NCE_SVE8_BASE_ADR + 0x00008000) )
#define NCE_DPU8_PRM_BASE_ADR         ( (NCE_SVE8_BASE_ADR + 0x00008000) )
#define NCE_DPU8_SEC_BASE_ADR         ( (NCE_SVE8_BASE_ADR + 0x00008000) )
#define NCE_DPU8_IRAM_BASE_ADR        ( (NCE_SVE8_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU8_IRAM0_BASE_ADR       ( (NCE_DPU8_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU8_IRAM1_BASE_ADR       ( (NCE_DPU8_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU8_IRAM2_BASE_ADR       ( (NCE_DPU8_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU8_IRAM3_BASE_ADR       ( (NCE_DPU8_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU8_IRAM4_BASE_ADR       ( (NCE_DPU8_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU8_IRAM5_BASE_ADR       ( (NCE_DPU8_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU8_IRAM6_BASE_ADR       ( (NCE_DPU8_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU8_IRAM7_BASE_ADR       ( (NCE_DPU8_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU8_IRAM8_BASE_ADR       ( (NCE_DPU8_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU8_IRAM9_BASE_ADR       ( (NCE_DPU8_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU8_IRAM10_BASE_ADR      ( (NCE_DPU8_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU8_IRAM11_BASE_ADR      ( (NCE_DPU8_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU8_IRAM12_BASE_ADR      ( (NCE_DPU8_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU8_IRAM13_BASE_ADR      ( (NCE_DPU8_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU8_IRAM14_BASE_ADR      ( (NCE_DPU8_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU8_IRAM15_BASE_ADR      ( (NCE_DPU8_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_DPU9_BASE_ADR             ( (NCE_SVE9_BASE_ADR + 0x00008000) )
#define NCE_DPU9_PRM_BASE_ADR         ( (NCE_SVE9_BASE_ADR + 0x00008000) )
#define NCE_DPU9_SEC_BASE_ADR         ( (NCE_SVE9_BASE_ADR + 0x00008000) )
#define NCE_DPU9_IRAM_BASE_ADR        ( (NCE_SVE9_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU9_IRAM0_BASE_ADR       ( (NCE_DPU9_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU9_IRAM1_BASE_ADR       ( (NCE_DPU9_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU9_IRAM2_BASE_ADR       ( (NCE_DPU9_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU9_IRAM3_BASE_ADR       ( (NCE_DPU9_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU9_IRAM4_BASE_ADR       ( (NCE_DPU9_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU9_IRAM5_BASE_ADR       ( (NCE_DPU9_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU9_IRAM6_BASE_ADR       ( (NCE_DPU9_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU9_IRAM7_BASE_ADR       ( (NCE_DPU9_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU9_IRAM8_BASE_ADR       ( (NCE_DPU9_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU9_IRAM9_BASE_ADR       ( (NCE_DPU9_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU9_IRAM10_BASE_ADR      ( (NCE_DPU9_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU9_IRAM11_BASE_ADR      ( (NCE_DPU9_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU9_IRAM12_BASE_ADR      ( (NCE_DPU9_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU9_IRAM13_BASE_ADR      ( (NCE_DPU9_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU9_IRAM14_BASE_ADR      ( (NCE_DPU9_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU9_IRAM15_BASE_ADR      ( (NCE_DPU9_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_DPU10_BASE_ADR            ( (NCE_SVE10_BASE_ADR + 0x00008000) )
#define NCE_DPU10_PRM_BASE_ADR        ( (NCE_SVE10_BASE_ADR + 0x00008000) )
#define NCE_DPU10_SEC_BASE_ADR        ( (NCE_SVE10_BASE_ADR + 0x00008000) )
#define NCE_DPU10_IRAM_BASE_ADR       ( (NCE_SVE10_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU10_IRAM0_BASE_ADR      ( (NCE_DPU10_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU10_IRAM1_BASE_ADR      ( (NCE_DPU10_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU10_IRAM2_BASE_ADR      ( (NCE_DPU10_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU10_IRAM3_BASE_ADR      ( (NCE_DPU10_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU10_IRAM4_BASE_ADR      ( (NCE_DPU10_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU10_IRAM5_BASE_ADR      ( (NCE_DPU10_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU10_IRAM6_BASE_ADR      ( (NCE_DPU10_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU10_IRAM7_BASE_ADR      ( (NCE_DPU10_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU10_IRAM8_BASE_ADR      ( (NCE_DPU10_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU10_IRAM9_BASE_ADR      ( (NCE_DPU10_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU10_IRAM10_BASE_ADR     ( (NCE_DPU10_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU10_IRAM11_BASE_ADR     ( (NCE_DPU10_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU10_IRAM12_BASE_ADR     ( (NCE_DPU10_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU10_IRAM13_BASE_ADR     ( (NCE_DPU10_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU10_IRAM14_BASE_ADR     ( (NCE_DPU10_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU10_IRAM15_BASE_ADR     ( (NCE_DPU10_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_DPU11_BASE_ADR            ( (NCE_SVE11_BASE_ADR + 0x00008000) )
#define NCE_DPU11_PRM_BASE_ADR        ( (NCE_SVE11_BASE_ADR + 0x00008000) )
#define NCE_DPU11_SEC_BASE_ADR        ( (NCE_SVE11_BASE_ADR + 0x00008000) )
#define NCE_DPU11_IRAM_BASE_ADR       ( (NCE_SVE11_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU11_IRAM0_BASE_ADR      ( (NCE_DPU11_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU11_IRAM1_BASE_ADR      ( (NCE_DPU11_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU11_IRAM2_BASE_ADR      ( (NCE_DPU11_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU11_IRAM3_BASE_ADR      ( (NCE_DPU11_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU11_IRAM4_BASE_ADR      ( (NCE_DPU11_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU11_IRAM5_BASE_ADR      ( (NCE_DPU11_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU11_IRAM6_BASE_ADR      ( (NCE_DPU11_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU11_IRAM7_BASE_ADR      ( (NCE_DPU11_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU11_IRAM8_BASE_ADR      ( (NCE_DPU11_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU11_IRAM9_BASE_ADR      ( (NCE_DPU11_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU11_IRAM10_BASE_ADR     ( (NCE_DPU11_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU11_IRAM11_BASE_ADR     ( (NCE_DPU11_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU11_IRAM12_BASE_ADR     ( (NCE_DPU11_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU11_IRAM13_BASE_ADR     ( (NCE_DPU11_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU11_IRAM14_BASE_ADR     ( (NCE_DPU11_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU11_IRAM15_BASE_ADR     ( (NCE_DPU11_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_DPU12_BASE_ADR            ( (NCE_SVE12_BASE_ADR + 0x00008000) )
#define NCE_DPU12_PRM_BASE_ADR        ( (NCE_SVE12_BASE_ADR + 0x00008000) )
#define NCE_DPU12_SEC_BASE_ADR        ( (NCE_SVE12_BASE_ADR + 0x00009000) )
#define NCE_DPU12_IRAM_BASE_ADR       ( (NCE_SVE12_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU12_IRAM0_BASE_ADR      ( (NCE_DPU12_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU12_IRAM1_BASE_ADR      ( (NCE_DPU12_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU12_IRAM2_BASE_ADR      ( (NCE_DPU12_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU12_IRAM3_BASE_ADR      ( (NCE_DPU12_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU12_IRAM4_BASE_ADR      ( (NCE_DPU12_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU12_IRAM5_BASE_ADR      ( (NCE_DPU12_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU12_IRAM6_BASE_ADR      ( (NCE_DPU12_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU12_IRAM7_BASE_ADR      ( (NCE_DPU12_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU12_IRAM8_BASE_ADR      ( (NCE_DPU12_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU12_IRAM9_BASE_ADR      ( (NCE_DPU12_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU12_IRAM10_BASE_ADR     ( (NCE_DPU12_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU12_IRAM11_BASE_ADR     ( (NCE_DPU12_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU12_IRAM12_BASE_ADR     ( (NCE_DPU12_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU12_IRAM13_BASE_ADR     ( (NCE_DPU12_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU12_IRAM14_BASE_ADR     ( (NCE_DPU12_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU12_IRAM15_BASE_ADR     ( (NCE_DPU12_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_DPU13_BASE_ADR            ( (NCE_SVE13_BASE_ADR + 0x00008000) )
#define NCE_DPU13_PRM_BASE_ADR        ( (NCE_SVE13_BASE_ADR + 0x00008000) )
#define NCE_DPU13_SEC_BASE_ADR        ( (NCE_SVE13_BASE_ADR + 0x00008000) )
#define NCE_DPU13_IRAM_BASE_ADR       ( (NCE_SVE13_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU13_IRAM0_BASE_ADR      ( (NCE_DPU13_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU13_IRAM1_BASE_ADR      ( (NCE_DPU13_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU13_IRAM2_BASE_ADR      ( (NCE_DPU13_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU13_IRAM3_BASE_ADR      ( (NCE_DPU13_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU13_IRAM4_BASE_ADR      ( (NCE_DPU13_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU13_IRAM5_BASE_ADR      ( (NCE_DPU13_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU13_IRAM6_BASE_ADR      ( (NCE_DPU13_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU13_IRAM7_BASE_ADR      ( (NCE_DPU13_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU13_IRAM8_BASE_ADR      ( (NCE_DPU13_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU13_IRAM9_BASE_ADR      ( (NCE_DPU13_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU13_IRAM10_BASE_ADR     ( (NCE_DPU13_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU13_IRAM11_BASE_ADR     ( (NCE_DPU13_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU13_IRAM12_BASE_ADR     ( (NCE_DPU13_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU13_IRAM13_BASE_ADR     ( (NCE_DPU13_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU13_IRAM14_BASE_ADR     ( (NCE_DPU13_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU13_IRAM15_BASE_ADR     ( (NCE_DPU13_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_DPU14_BASE_ADR            ( (NCE_SVE14_BASE_ADR + 0x00008000) )
#define NCE_DPU14_PRM_BASE_ADR        ( (NCE_SVE14_BASE_ADR + 0x00008000) )
#define NCE_DPU14_SEC_BASE_ADR        ( (NCE_SVE14_BASE_ADR + 0x00008000) )
#define NCE_DPU14_IRAM_BASE_ADR       ( (NCE_SVE14_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU14_IRAM0_BASE_ADR      ( (NCE_DPU14_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU14_IRAM1_BASE_ADR      ( (NCE_DPU14_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU14_IRAM2_BASE_ADR      ( (NCE_DPU14_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU14_IRAM3_BASE_ADR      ( (NCE_DPU14_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU14_IRAM4_BASE_ADR      ( (NCE_DPU14_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU14_IRAM5_BASE_ADR      ( (NCE_DPU14_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU14_IRAM6_BASE_ADR      ( (NCE_DPU14_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU14_IRAM7_BASE_ADR      ( (NCE_DPU14_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU14_IRAM8_BASE_ADR      ( (NCE_DPU14_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU14_IRAM9_BASE_ADR      ( (NCE_DPU14_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU14_IRAM10_BASE_ADR     ( (NCE_DPU14_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU14_IRAM11_BASE_ADR     ( (NCE_DPU14_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU14_IRAM12_BASE_ADR     ( (NCE_DPU14_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU14_IRAM13_BASE_ADR     ( (NCE_DPU14_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU14_IRAM14_BASE_ADR     ( (NCE_DPU14_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU14_IRAM15_BASE_ADR     ( (NCE_DPU14_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_DPU15_BASE_ADR            ( (NCE_SVE15_BASE_ADR + 0x00008000) )
#define NCE_DPU15_PRM_BASE_ADR        ( (NCE_SVE15_BASE_ADR + 0x00008000) )
#define NCE_DPU15_SEC_BASE_ADR        ( (NCE_SVE15_BASE_ADR + 0x00008000) )
#define NCE_DPU15_IRAM_BASE_ADR       ( (NCE_SVE15_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU15_IRAM0_BASE_ADR      ( (NCE_DPU15_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU15_IRAM1_BASE_ADR      ( (NCE_DPU15_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU15_IRAM2_BASE_ADR      ( (NCE_DPU15_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU15_IRAM3_BASE_ADR      ( (NCE_DPU15_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU15_IRAM4_BASE_ADR      ( (NCE_DPU15_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU15_IRAM5_BASE_ADR      ( (NCE_DPU15_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU15_IRAM6_BASE_ADR      ( (NCE_DPU15_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU15_IRAM7_BASE_ADR      ( (NCE_DPU15_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU15_IRAM8_BASE_ADR      ( (NCE_DPU15_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU15_IRAM9_BASE_ADR      ( (NCE_DPU15_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU15_IRAM10_BASE_ADR     ( (NCE_DPU15_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU15_IRAM11_BASE_ADR     ( (NCE_DPU15_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU15_IRAM12_BASE_ADR     ( (NCE_DPU15_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU15_IRAM13_BASE_ADR     ( (NCE_DPU15_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU15_IRAM14_BASE_ADR     ( (NCE_DPU15_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU15_IRAM15_BASE_ADR     ( (NCE_DPU15_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_DPU16_BASE_ADR            ( (NCE_SVE16_BASE_ADR + 0x00008000) )
#define NCE_DPU16_PRM_BASE_ADR        ( (NCE_SVE16_BASE_ADR + 0x00008000) )
#define NCE_DPU16_SEC_BASE_ADR        ( (NCE_SVE16_BASE_ADR + 0x00008000) )
#define NCE_DPU16_IRAM_BASE_ADR       ( (NCE_SVE16_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU16_IRAM0_BASE_ADR      ( (NCE_DPU16_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU16_IRAM1_BASE_ADR      ( (NCE_DPU16_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU16_IRAM2_BASE_ADR      ( (NCE_DPU16_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU16_IRAM3_BASE_ADR      ( (NCE_DPU16_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU16_IRAM4_BASE_ADR      ( (NCE_DPU16_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU16_IRAM5_BASE_ADR      ( (NCE_DPU16_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU16_IRAM6_BASE_ADR      ( (NCE_DPU16_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU16_IRAM7_BASE_ADR      ( (NCE_DPU16_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU16_IRAM8_BASE_ADR      ( (NCE_DPU16_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU16_IRAM9_BASE_ADR      ( (NCE_DPU16_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU16_IRAM10_BASE_ADR     ( (NCE_DPU16_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU16_IRAM11_BASE_ADR     ( (NCE_DPU16_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU16_IRAM12_BASE_ADR     ( (NCE_DPU16_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU16_IRAM13_BASE_ADR     ( (NCE_DPU16_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU16_IRAM14_BASE_ADR     ( (NCE_DPU16_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU16_IRAM15_BASE_ADR     ( (NCE_DPU16_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_DPU17_BASE_ADR            ( (NCE_SVE17_BASE_ADR + 0x00008000) )
#define NCE_DPU17_PRM_BASE_ADR        ( (NCE_SVE17_BASE_ADR + 0x00008000) )
#define NCE_DPU17_SEC_BASE_ADR        ( (NCE_SVE17_BASE_ADR + 0x00008000) )
#define NCE_DPU17_IRAM_BASE_ADR       ( (NCE_SVE17_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU17_IRAM0_BASE_ADR      ( (NCE_DPU17_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU17_IRAM1_BASE_ADR      ( (NCE_DPU17_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU17_IRAM2_BASE_ADR      ( (NCE_DPU17_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU17_IRAM3_BASE_ADR      ( (NCE_DPU17_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU17_IRAM4_BASE_ADR      ( (NCE_DPU17_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU17_IRAM5_BASE_ADR      ( (NCE_DPU17_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU17_IRAM6_BASE_ADR      ( (NCE_DPU17_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU17_IRAM7_BASE_ADR      ( (NCE_DPU17_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU17_IRAM8_BASE_ADR      ( (NCE_DPU17_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU17_IRAM9_BASE_ADR      ( (NCE_DPU17_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU17_IRAM10_BASE_ADR     ( (NCE_DPU17_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU17_IRAM11_BASE_ADR     ( (NCE_DPU17_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU17_IRAM12_BASE_ADR     ( (NCE_DPU17_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU17_IRAM13_BASE_ADR     ( (NCE_DPU17_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU17_IRAM14_BASE_ADR     ( (NCE_DPU17_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU17_IRAM15_BASE_ADR     ( (NCE_DPU17_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_DPU18_BASE_ADR            ( (NCE_SVE18_BASE_ADR + 0x00008000) )
#define NCE_DPU18_PRM_BASE_ADR        ( (NCE_SVE18_BASE_ADR + 0x00008000) )
#define NCE_DPU18_SEC_BASE_ADR        ( (NCE_SVE18_BASE_ADR + 0x00008000) )
#define NCE_DPU18_IRAM_BASE_ADR       ( (NCE_SVE18_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU18_IRAM0_BASE_ADR      ( (NCE_DPU18_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU18_IRAM1_BASE_ADR      ( (NCE_DPU18_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU18_IRAM2_BASE_ADR      ( (NCE_DPU18_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU18_IRAM3_BASE_ADR      ( (NCE_DPU18_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU18_IRAM4_BASE_ADR      ( (NCE_DPU18_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU18_IRAM5_BASE_ADR      ( (NCE_DPU18_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU18_IRAM6_BASE_ADR      ( (NCE_DPU18_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU18_IRAM7_BASE_ADR      ( (NCE_DPU18_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU18_IRAM8_BASE_ADR      ( (NCE_DPU18_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU18_IRAM9_BASE_ADR      ( (NCE_DPU18_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU18_IRAM10_BASE_ADR     ( (NCE_DPU18_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU18_IRAM11_BASE_ADR     ( (NCE_DPU18_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU18_IRAM12_BASE_ADR     ( (NCE_DPU18_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU18_IRAM13_BASE_ADR     ( (NCE_DPU18_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU18_IRAM14_BASE_ADR     ( (NCE_DPU18_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU18_IRAM15_BASE_ADR     ( (NCE_DPU18_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_DPU19_BASE_ADR            ( (NCE_SVE19_BASE_ADR + 0x00008000) )
#define NCE_DPU19_PRM_BASE_ADR        ( (NCE_SVE19_BASE_ADR + 0x00008000) )
#define NCE_DPU19_SEC_BASE_ADR        ( (NCE_SVE19_BASE_ADR + 0x00008000) )
#define NCE_DPU19_IRAM_BASE_ADR       ( (NCE_SVE19_BASE_ADR + 0x00008000 + 0x00001000) )
#define NCE_DPU19_IRAM0_BASE_ADR      ( (NCE_DPU19_IRAM_BASE_ADR  + 0x00000000) )
#define NCE_DPU19_IRAM1_BASE_ADR      ( (NCE_DPU19_IRAM0_BASE_ADR + 0x00000040) )
#define NCE_DPU19_IRAM2_BASE_ADR      ( (NCE_DPU19_IRAM1_BASE_ADR + 0x00000040) )
#define NCE_DPU19_IRAM3_BASE_ADR      ( (NCE_DPU19_IRAM2_BASE_ADR + 0x00000040) )
#define NCE_DPU19_IRAM4_BASE_ADR      ( (NCE_DPU19_IRAM3_BASE_ADR + 0x00000040) )
#define NCE_DPU19_IRAM5_BASE_ADR      ( (NCE_DPU19_IRAM4_BASE_ADR + 0x00000040) )
#define NCE_DPU19_IRAM6_BASE_ADR      ( (NCE_DPU19_IRAM5_BASE_ADR + 0x00000040) )
#define NCE_DPU19_IRAM7_BASE_ADR      ( (NCE_DPU19_IRAM6_BASE_ADR + 0x00000040) )
#define NCE_DPU19_IRAM8_BASE_ADR      ( (NCE_DPU19_IRAM7_BASE_ADR + 0x00000040) )
#define NCE_DPU19_IRAM9_BASE_ADR      ( (NCE_DPU19_IRAM8_BASE_ADR + 0x00000040) )
#define NCE_DPU19_IRAM10_BASE_ADR     ( (NCE_DPU19_IRAM9_BASE_ADR + 0x00000040) )
#define NCE_DPU19_IRAM11_BASE_ADR     ( (NCE_DPU19_IRAM10_BASE_ADR + 0x00000040) )
#define NCE_DPU19_IRAM12_BASE_ADR     ( (NCE_DPU19_IRAM11_BASE_ADR + 0x00000040) )
#define NCE_DPU19_IRAM13_BASE_ADR     ( (NCE_DPU19_IRAM12_BASE_ADR + 0x00000040) )
#define NCE_DPU19_IRAM14_BASE_ADR     ( (NCE_DPU19_IRAM13_BASE_ADR + 0x00000040) )
#define NCE_DPU19_IRAM15_BASE_ADR     ( (NCE_DPU19_IRAM14_BASE_ADR + 0x00000040) )
#define NCE_CPU_BASE_ADR              ( 0x3F008000 )
#define NCE_LEON_CFG_ADR              ( (NCE_CPU_BASE_ADR + 0x00000000) )
#define NCE_DSU_CFG_ADR               ( (NCE_CPU_BASE_ADR + 0x00000004) )
#define NCE_CPU_CLKCTRL_ADR           ( (NCE_CPU_BASE_ADR + 0x00000008) )
#define NCE_CPU_RSTCTRL_ADR           ( (NCE_CPU_BASE_ADR + 0x0000000C) )
#define NCE_SVE_CLKCTRL_ADR           ( (NCE_CPU_BASE_ADR + 0x00000010) )
#define NCE_CPU_SETCLK_ADR            ( (NCE_CPU_BASE_ADR + 0x00000014) )
#define NCE_CPU_CLRCLK_ADR            ( (NCE_CPU_BASE_ADR + 0x00000018) )
#define NCE_CPU_SETRST_ADR            ( (NCE_CPU_BASE_ADR + 0x0000001C) )
#define NCE_CPU_CLRRST_ADR            ( (NCE_CPU_BASE_ADR + 0x00000020) )
#define NCE_SVE_SETCLK_ADR            ( (NCE_CPU_BASE_ADR + 0x00000024) )
#define NCE_SVE_CLRCLK_ADR            ( (NCE_CPU_BASE_ADR + 0x00000028) )
#define NCE_CLK_GATES                 ( 20 )
#define NN_NAHBSLV                    ( 16 )
#define NN_NAHBAMR                    ( 4 )
#define NN_NAHBIRQ                    ( 32 )
#define NN_NTESTINBITS                ( 4 )
#define NN_NAHBMST                    ( 16 )
#define NN_AHBDW                      ( 128 )
#define NCE_CDMA_BASE_ADR                 (  (NCE_BASE_ADR + 0x01006000) )
#define NCE_CDMA_CTRL_ADR                 (  (NCE_CDMA_BASE_ADR + (16* CDMA_CTRL_OFF             )) )
#define NCE_CDMA_SLICE_SIZE_ADR           (  (NCE_CDMA_BASE_ADR + (16* CDMA_SLICE_SIZE_OFF       )) )
#define NCE_CDMA_INTEN_0_ADR              (  (NCE_CDMA_BASE_ADR + (16* CDMA_INTEN_0_OFF          )) )
#define NCE_CDMA_INTEN_1_ADR              (  (NCE_CDMA_BASE_ADR + (16* CDMA_INTEN_1_OFF          )) )
#define NCE_CDMA_SET_INTEN_0_ADR          (  (NCE_CDMA_BASE_ADR + (16* CDMA_SET_INTEN_0_OFF      )) )
#define NCE_CDMA_SET_INTEN_1_ADR          (  (NCE_CDMA_BASE_ADR + (16* CDMA_SET_INTEN_1_OFF      )) )
#define NCE_CDMA_CLR_INTEN_0_ADR          (  (NCE_CDMA_BASE_ADR + (16* CDMA_CLR_INTEN_0_OFF      )) )
#define NCE_CDMA_CLR_INTEN_1_ADR          (  (NCE_CDMA_BASE_ADR + (16* CDMA_CLR_INTEN_1_OFF      )) )
#define NCE_CDMA_IMASK_0_ADR              (  (NCE_CDMA_BASE_ADR + (16* CDMA_IMASK_0_OFF          )) )
#define NCE_CDMA_IMASK_1_ADR              (  (NCE_CDMA_BASE_ADR + (16* CDMA_IMASK_1_OFF          )) )
#define NCE_CDMA_SET_IMASK_0_ADR          (  (NCE_CDMA_BASE_ADR + (16* CDMA_SET_IMASK_0_OFF      )) )
#define NCE_CDMA_SET_IMASK_1_ADR          (  (NCE_CDMA_BASE_ADR + (16* CDMA_SET_IMASK_1_OFF      )) )
#define NCE_CDMA_CLR_IMASK_0_ADR          (  (NCE_CDMA_BASE_ADR + (16* CDMA_CLR_IMASK_0_OFF      )) )
#define NCE_CDMA_CLR_IMASK_1_ADR          (  (NCE_CDMA_BASE_ADR + (16* CDMA_CLR_IMASK_1_OFF      )) )
#define NCE_CDMA_INT_RESET_0_ADR          (  (NCE_CDMA_BASE_ADR + (16* CDMA_INT_RESET_0_OFF      )) )
#define NCE_CDMA_INT_RESET_1_ADR          (  (NCE_CDMA_BASE_ADR + (16* CDMA_INT_RESET_1_OFF      )) )
#define NCE_CDMA_INT_STATUS_0_ADR         (  (NCE_CDMA_BASE_ADR + (16* CDMA_INT_STATUS_0_OFF     )) )
#define NCE_CDMA_INT_STATUS_1_ADR         (  (NCE_CDMA_BASE_ADR + (16* CDMA_INT_STATUS_1_OFF     )) )
#define NCE_CDMA_FENTRY_ADR               (  (NCE_CDMA_BASE_ADR + (16* CDMA_FENTRY_OFF           )) )
#define NCE_CDMA_FOVER_ADR                (  (NCE_CDMA_BASE_ADR + (16* CDMA_FOVER_OFF            )) )
#define NCE_CDMA_CLR_OVERFLOW_ADR         (  (NCE_CDMA_BASE_ADR + (16* CDMA_CLR_OVERFLOW_OFF     )) )
#define NCE_CDMA_GETID_ADR                (  (NCE_CDMA_BASE_ADR + (16* CDMA_GETID_OFF            )) )
#define NCE_CDMA_RELEASEID_ADR            (  (NCE_CDMA_BASE_ADR + (16* CDMA_RELEASEID_OFF        )) )
#define NCE_CDMA_SKIP_DES_0_ADR           (  (NCE_CDMA_BASE_ADR + (16* CDMA_SKIP_DES_0_OFF       )) )
#define NCE_CDMA_SKIP_DES_1_ADR           (  (NCE_CDMA_BASE_ADR + (16* CDMA_SKIP_DES_1_OFF       )) )
#define NCE_CDMA_SET_SKIPDES_0_ADR        (  (NCE_CDMA_BASE_ADR + (16* CDMA_SET_SKIPDES_0_OFF    )) )
#define NCE_CDMA_SET_SKIPDES_1_ADR        (  (NCE_CDMA_BASE_ADR + (16* CDMA_SET_SKIPDES_1_OFF    )) )
#define NCE_CDMA_CLR_SKIPDES_0_ADR        (  (NCE_CDMA_BASE_ADR + (16* CDMA_CLR_SKIPDES_0_OFF    )) )
#define NCE_CDMA_CLR_SKIPDES_1_ADR        (  (NCE_CDMA_BASE_ADR + (16* CDMA_CLR_SKIPDES_1_OFF    )) )
#define NCE_CDMA_LNK_ARB_CFG_ADR          (  (NCE_CDMA_BASE_ADR + (16* CDMA_LNK_ARB_CFG_OFF      )) )
#define NCE_CDMA_HALT_LINK_ADR            (  (NCE_CDMA_BASE_ADR + (16* CDMA_HALT_LINK_OFF        )) )
#define NCE_CDMA_RESUME_LINK_ADR          (  (NCE_CDMA_BASE_ADR + (16* CDMA_RESUME_LINK_OFF      )) )
#define NCE_CDMA_BUSY_LINK_ADR            (  (NCE_CDMA_BASE_ADR + (16* CDMA_BUSY_LINK_OFF        )) )
#define NCE_CDMA_SET_LINK2FIFO_ADR        (  (NCE_CDMA_BASE_ADR + (16* CDMA_SET_LINK2FIFO_OFF    )) )
#define NCE_CDMA_CLR_LINK2FIFO_ADR        (  (NCE_CDMA_BASE_ADR + (16* CDMA_CLR_LINK2FIFO_OFF    )) )
#define NCE_CDMA_CHGATE_ADR               (  (NCE_CDMA_BASE_ADR + (16* CDMA_CHGATE_OFF           )) )
#define NCE_CDMA_SET_CHGATE_ADR           (  (NCE_CDMA_BASE_ADR + (16* CDMA_SET_CHGATE_OFF       )) )
#define NCE_CDMA_CLR_CHGATE_ADR           (  (NCE_CDMA_BASE_ADR + (16* CDMA_CLR_CHGATE_OFF       )) )
#define NCE_CDMA_CHANNEL_ID_ADR           (  (NCE_CDMA_BASE_ADR + (16* CDMA_CHANNEL_ID_OFF       )) )
#define NCE_CDMA_TASKID_ADR               (  (NCE_CDMA_BASE_ADR + (16* CDMA_TASKID_OFF           )) )
#define NCE_CDMA_CHANNEL_0_STATUS_ADR     (  (NCE_CDMA_BASE_ADR + (16* CDMA_CHANNEL_0_STATUS_OFF )) )
#define NCE_CDMA_CHANNEL_1_STATUS_ADR     (  (NCE_CDMA_BASE_ADR + (16* CDMA_CHANNEL_1_STATUS_OFF )) )
#define NCE_CDMA_PCCFG_ADR                (  (NCE_CDMA_BASE_ADR + (16* CDMA_PCCFG_OFF            )) )
#define NCE_CDMA_PCTOTAL_ADR              (  (NCE_CDMA_BASE_ADR + (16* CDMA_PCTOTAL_OFF          )) )
#define NCE_CDMA_PCSTALLS_ADD             (  (NCE_CDMA_BASE_ADR + (16* CDMA_PCSTALLS_OFF         )) )
#define NCE_CDMA_PCSTALLD_ADD             (  (NCE_CDMA_BASE_ADR + (16* CDMA_PCSTALLD_OFF         )) )
#define NCE_CDMA_TRACE_STATUS_ADR         (  (NCE_CDMA_BASE_ADR + (16* CDMA_TRACE_STATUS_OFF     )) )
#define NCE_CDMA_TRACE_ADDR_0_ADR         (  (NCE_CDMA_BASE_ADR + (16* CDMA_TRACE_ADDR_0_OFF     )) )
#define NCE_CDMA_TRACE_ADDR_1_ADR         (  (NCE_CDMA_BASE_ADR + (16* CDMA_TRACE_ADDR_1_OFF     )) )
#define NCE_CDMA_TRACE_ADDR_2_ADR         (  (NCE_CDMA_BASE_ADR + (16* CDMA_TRACE_ADDR_2_OFF     )) )
#define NCE_CDMA_TRACE_ADDR_3_ADR         (  (NCE_CDMA_BASE_ADR + (16* CDMA_TRACE_ADDR_3_OFF     )) )
#define NCE_CDMA_TRACE_0_ADR              (  (NCE_CDMA_BASE_ADR + (16* CDMA_TRACE_0_OFF          )) )
#define NCE_CDMA_TRACE_1_ADR              (  (NCE_CDMA_BASE_ADR + (16* CDMA_TRACE_1_OFF          )) )
#define NCE_CDMA_TRACE_2_ADR              (  (NCE_CDMA_BASE_ADR + (16* CDMA_TRACE_2_OFF          )) )
#define NCE_CDMA_TRACE_3_ADR              (  (NCE_CDMA_BASE_ADR + (16* CDMA_TRACE_3_OFF          )) )
#define NCE_CDMA_FIFO_DBG_ADR             (  (NCE_CDMA_BASE_ADR + (16* CDMA_FIFO_DBG_OFF         )) )
#define NCE_CDMA_DBGREAD_IDD_ADR          (  (NCE_CDMA_BASE_ADR + (16* CDMA_DBGREAD_IDD_OFF      )) )
#define NCE_CDMA_FIFO_CTRL_ADR            (  (NCE_CDMA_BASE_ADR + (16* CDMA_FIFO_CTRL_OFF        )) )
#define NCE_CDMA_RAM_CTRL_ADR             (  (NCE_CDMA_BASE_ADR + (16* CDMA_RAM_CTRL_OFF         )) )
#define NCE_CDMA_BARR_DATA_OFF            (  (NCE_CDMA_BASE_ADR + (16* CDMA_BARR_DATA_OFF        )) )
#define NCE_CDMA_BARR_STAT_OFF            (  (NCE_CDMA_BASE_ADR + (16* CDMA_BARR_STAT_OFF        )) )
#define NCE_CDMA_BARR_PMASK_0_OFF         (  (NCE_CDMA_BASE_ADR + (16* CDMA_BARR_PMASK_0_OFF     )) )
#define NCE_CDMA_BARR_PMASK_1_OFF         (  (NCE_CDMA_BASE_ADR + (16* CDMA_BARR_PMASK_1_OFF     )) )
#define NCE_CDMA_LINK_0_CFG_ADR           (  (NCE_CDMA_BASE_ADR + (16* (CDMA_LINK_CFG_OFF  +  0 ))) )
#define NCE_CDMA_LINK_1_CFG_ADR           (  (NCE_CDMA_BASE_ADR + (16* (CDMA_LINK_CFG_OFF  +  1 ))) )
#define NCE_CDMA_LINK_2_CFG_ADR           (  (NCE_CDMA_BASE_ADR + (16* (CDMA_LINK_CFG_OFF  +  2 ))) )
#define NCE_CDMA_LINK_3_CFG_ADR           (  (NCE_CDMA_BASE_ADR + (16* (CDMA_LINK_CFG_OFF  +  3 ))) )
#define NCE_CDMA_LINK_4_CFG_ADR           (  (NCE_CDMA_BASE_ADR + (16* (CDMA_LINK_CFG_OFF  +  4 ))) )
#define NCE_CDMA_LINK_5_CFG_ADR           (  (NCE_CDMA_BASE_ADR + (16* (CDMA_LINK_CFG_OFF  +  5 ))) )
#define NCE_CDMA_LINK_6_CFG_ADR           (  (NCE_CDMA_BASE_ADR + (16* (CDMA_LINK_CFG_OFF  +  6 ))) )
#define NCE_CDMA_LINK_7_CFG_ADR           (  (NCE_CDMA_BASE_ADR + (16* (CDMA_LINK_CFG_OFF  +  7 ))) )
#define NCE_CDMA_LINK_8_CFG_ADR           (  (NCE_CDMA_BASE_ADR + (16* (CDMA_LINK_CFG_OFF  +  8 ))) )
#define NCE_CDMA_TOP0_ADR                 (  (NCE_CDMA_BASE_ADR + (16* (CDMA_TOP_OFF       +  0 ))) )
#define NCE_CDMA_TOP1_ADR                 (  (NCE_CDMA_BASE_ADR + (16* (CDMA_TOP_OFF       +  1 ))) )
#define NCE_CDMA_TOP2_ADR                 (  (NCE_CDMA_BASE_ADR + (16* (CDMA_TOP_OFF       +  2 ))) )
#define NCE_CDMA_TOP3_ADR                 (  (NCE_CDMA_BASE_ADR + (16* (CDMA_TOP_OFF       +  3 ))) )
#define NCE_CDMA_TOP4_ADR                 (  (NCE_CDMA_BASE_ADR + (16* (CDMA_TOP_OFF       +  4 ))) )
#define NCE_CDMA_TOP5_ADR                 (  (NCE_CDMA_BASE_ADR + (16* (CDMA_TOP_OFF       +  5 ))) )
#define NCE_CDMA_TOP6_ADR                 (  (NCE_CDMA_BASE_ADR + (16* (CDMA_TOP_OFF       +  6 ))) )
#define NCE_CDMA_TOP7_ADR                 (  (NCE_CDMA_BASE_ADR + (16* (CDMA_TOP_OFF       +  7 ))) )
#define NCE_CDMA_TOP8_ADR                 (  (NCE_CDMA_BASE_ADR + (16* (CDMA_TOP_OFF       +  8 ))) )
#define NCE_CDMA_PREVLINK_0_ADR           (  (NCE_CDMA_BASE_ADR + (16* (CDMA_PREVLINK_OFF  +  0 ))) )
#define NCE_CDMA_PREVLINK_1_ADR           (  (NCE_CDMA_BASE_ADR + (16* (CDMA_PREVLINK_OFF  +  1 ))) )
#define NCE_CDMA_PREVLINK_2_ADR           (  (NCE_CDMA_BASE_ADR + (16* (CDMA_PREVLINK_OFF  +  2 ))) )
#define NCE_CDMA_PREVLINK_3_ADR           (  (NCE_CDMA_BASE_ADR + (16* (CDMA_PREVLINK_OFF  +  3 ))) )
#define NCE_CDMA_PREVLINK_4_ADR           (  (NCE_CDMA_BASE_ADR + (16* (CDMA_PREVLINK_OFF  +  4 ))) )
#define NCE_CDMA_PREVLINK_5_ADR           (  (NCE_CDMA_BASE_ADR + (16* (CDMA_PREVLINK_OFF  +  5 ))) )
#define NCE_CDMA_PREVLINK_6_ADR           (  (NCE_CDMA_BASE_ADR + (16* (CDMA_PREVLINK_OFF  +  6 ))) )
#define NCE_CDMA_PREVLINK_7_ADR           (  (NCE_CDMA_BASE_ADR + (16* (CDMA_PREVLINK_OFF  +  7 ))) )
#define NCE_CDMA_PREVLINK_8_ADR           (  (NCE_CDMA_BASE_ADR + (16* (CDMA_PREVLINK_OFF  +  8 ))) )
#define NCE_CDMA_EXELINK_0_ADR            (  (NCE_CDMA_BASE_ADR + (16* (CDMA_EXELINK_OFF   +  0 ))) )
#define NCE_CDMA_EXELINK_1_ADR            (  (NCE_CDMA_BASE_ADR + (16* (CDMA_EXELINK_OFF   +  1 ))) )
#define NCE_CDMA_EXELINK_2_ADR            (  (NCE_CDMA_BASE_ADR + (16* (CDMA_EXELINK_OFF   +  2 ))) )
#define NCE_CDMA_EXELINK_3_ADR            (  (NCE_CDMA_BASE_ADR + (16* (CDMA_EXELINK_OFF   +  3 ))) )
#define NCE_CDMA_EXELINK_4_ADR            (  (NCE_CDMA_BASE_ADR + (16* (CDMA_EXELINK_OFF   +  4 ))) )
#define NCE_CDMA_EXELINK_5_ADR            (  (NCE_CDMA_BASE_ADR + (16* (CDMA_EXELINK_OFF   +  5 ))) )
#define NCE_CDMA_EXELINK_6_ADR            (  (NCE_CDMA_BASE_ADR + (16* (CDMA_EXELINK_OFF   +  6 ))) )
#define NCE_CDMA_EXELINK_7_ADR            (  (NCE_CDMA_BASE_ADR + (16* (CDMA_EXELINK_OFF   +  7 ))) )
#define NCE_CDMA_EXELINK_8_ADR            (  (NCE_CDMA_BASE_ADR + (16* (CDMA_EXELINK_OFF   +  8 ))) )
#define NCE_CDMA_IDLINK_0_ADR             (  (NCE_CDMA_BASE_ADR + (16* (CDMA_IDLINK_OFF    +  0 ))) )
#define NCE_CDMA_IDLINK_1_ADR             (  (NCE_CDMA_BASE_ADR + (16* (CDMA_IDLINK_OFF    +  1 ))) )
#define NCE_CDMA_IDLINK_2_ADR             (  (NCE_CDMA_BASE_ADR + (16* (CDMA_IDLINK_OFF    +  2 ))) )
#define NCE_CDMA_IDLINK_3_ADR             (  (NCE_CDMA_BASE_ADR + (16* (CDMA_IDLINK_OFF    +  3 ))) )
#define NCE_CDMA_IDLINK_4_ADR             (  (NCE_CDMA_BASE_ADR + (16* (CDMA_IDLINK_OFF    +  4 ))) )
#define NCE_DPU_SE_ADDR_OFFSET                            ( 0x00 )
#define NCE_DPU_SPARSITY_ADDR_OFFSET                      ( 0x04 )
#define NCE_DPU_Z_CONFIG_OFFSET                           ( 0x08 )
#define NCE_DPU_KERNAL_PAD_CFG_OFFSET                     ( 0x0C )
#define NCE_DPU_WEIGHT_SIZE_OFFSET                        ( 0x10 )
#define NCE_DPU_WEIGHT_NUM_OFFSET                         ( 0x14 )
#define NCE_DPU_WEIGHT_START_OFFSET                       ( 0x18 )
#define NCE_DPU_WORKLOAD_SIZE0_OFFSET                     ( 0x1C )
#define NCE_DPU_WORKLOAD_SIZE1_OFFSET                     ( 0x20 )
#define NCE_DPU_WORKLOAD_START0_OFFSET                    ( 0x24 )
#define NCE_DPU_WORKLOAD_START1_OFFSET                    ( 0x28 )
#define NCE_DPU_OFFSET_ADDR_OFFSET                        ( 0x2C )
#define NCE_DPU_TENSOR_SIZE0_OFFSET                       ( 0x30 )
#define NCE_DPU_TENSOR_SIZE1_OFFSET                       ( 0x34 )
#define NCE_DPU_TENSOR_START_OFFSET                       ( 0x38 )
#define NCE_DPU_TENSOR_MODE_OFFSET                        ( 0x3C )
#define NCE_DPU_ELOPS_SPARSITY_ADDR_OFFSET                ( 0x40 )
#define NCE_DPU_ELOPS_SE_ADDR_OFFSET                      ( 0x44 )
#define NCE_DPU_ELOPS_WLOAD_OFFSET                        ( 0x48 )
#define NCE_DPU_ACT0_OFFSET_OFFSET                        ( 0x4C )
#define NCE_DPU_ACT1_OFFSET_OFFSET                        ( 0x50 )
#define NCE_DPU_ACT2_OFFSET_OFFSET                        ( 0x54 )
#define NCE_DPU_ACT3_OFFSET_OFFSET                        ( 0x58 )
#define NCE_DPU_BASE_OFFSETA_OFFSET                       ( 0x5C )
#define NCE_DPU_BASE_OFFSETB_OFFSET                       ( 0x60 )
#define NCE_DPU_WT_OFFSET_OFFSET                          ( 0x64 )
#define NCE_DPU_ODU_CFG_OFFSET                            ( 0x68 )
#define NCE_DPU_ODU_CTX_SIZE_OFFSET                       ( 0x6C )
#define NCE_DPU_ODU_CTX_THRESHOLD_OFFSET                  ( 0x70 )
#define NCE_DPU_ODU_SE_SIZE_OFFSET                        ( 0x74 )
#define NCE_DPU_ODU_TE_END_0_OFFSET                       ( 0x78 )
#define NCE_DPU_ODU_TE_END_1_OFFSET                       ( 0x7C )
#define NCE_DPU_ODU_TE_BEG_0_OFFSET                       ( 0x80 )
#define NCE_DPU_ODU_TE_BEG_1_OFFSET                       ( 0x84 )
#define NCE_DPU_ODU_TE_DIM_0_OFFSET                       ( 0x88 )
#define NCE_DPU_ODU_TE_DIM_1_OFFSET                       ( 0x8C )
#define NCE_DPU_ODU_PT_BASE_OFFSET                        ( 0x90 )
#define NCE_DPU_ODU_SP_BASE_OFFSET                        ( 0x94 )
#define NCE_DPU_ODU_BASE_PTR_A_OFFSET                     ( 0x98 )
#define NCE_DPU_ODU_BASE_PTR_B_OFFSET                     ( 0x9C )
#define NCE_DPU_ODU_BASE_ADR_0_OFFSET                     ( 0xA0 )
#define NCE_DPU_ODU_BASE_ADR_1_OFFSET                     ( 0xA4 )
#define NCE_DPU_ODU_BASE_ADR_2_OFFSET                     ( 0xA8 )
#define NCE_DPU_ODU_BASE_ADR_3_OFFSET                     ( 0xAC )
#define NCE_DPU_ODU_BASE_SEL_OFFSET                       ( 0xB0 )
#define NCE_DPU_MPE_CFG_OFFSET                            ( 0xB4 )
#define NCE_DPU_MPE_BUS_DATA_SEL_OFFSET                   ( 0xB8 )
#define NCE_DPU_MPE_BUS_DATA_OFFSET                       ( 0xBC )
#define NCE_DPU_PPE_CFG_OFFSET                            ( 0xC0 )
#define NCE_DPU_PPE_BIAS_OFFSET                           ( 0xC4 )
#define NCE_DPU_PPE_SCALE_OFFSET                          ( 0xC8 )
#define NCE_DPU_PPE_SCALE_CTRL_OFFSET                     ( 0xCC )
#define NCE_DPU_PPE_PRELU_OFFSET                          ( 0xD0 )
#define NCE_DPU_PPE_PRELU_CTRL_OFFSET                     ( 0xD4 )
#define NCE_DPU_PPE_IRAM_CTRL_OFFSET                      ( 0xD8 )
#define NCE_DPU_PPE_IRAM_INSTR_OFFSET                     ( 0xDC )
#define NCE_DPU_DPU_CFG_OFFSET                            ( 0xE0 )
#define NCE_DPU_DPU_STS_OFFSET                            ( 0xE4 )
#define NCE_DPU_ODU_CTX_BASE_0_OFFSET                     ( 0x180 )
#define NCE_DPU_ODU_CTX_BASE_1_OFFSET                     ( 0x184 )
#define NCE_DPU_ODU_CTX_BASE_2_OFFSET                     ( 0x188 )
#define NCE_DPU_ODU_CTX_BASE_3_OFFSET                     ( 0x18C )
#define NCE_DPU_ODU_CTX_BASE_4_OFFSET                     ( 0x190 )
#define NCE_DPU_ODU_CTX_BASE_5_OFFSET                     ( 0x194 )
#define NCE_DPU_ODU_CTX_BASE_6_OFFSET                     ( 0x198 )
#define NCE_DPU_ODU_CTX_BASE_7_OFFSET                     ( 0x19C )
#define NCE_DPU_ODU_CTX_BASE_8_OFFSET                     ( 0x1A0 )
#define NCE_DPU_ODU_CTX_BASE_9_OFFSET                     ( 0x1A4 )
#define NCE_DPU_ODU_CTX_BASE_10_OFFSET                    ( 0x1A8 )
#define NCE_DPU_ODU_CTX_BASE_11_OFFSET                    ( 0x1AC )
#define NCE_DPU_ODU_CTX_BASE_12_OFFSET                    ( 0x1B0 )
#define NCE_DPU_ODU_CTX_BASE_13_OFFSET                    ( 0x1B4 )
#define NCE_DPU_ODU_CTX_BASE_14_OFFSET                    ( 0x1B8 )
#define NCE_DPU_ODU_CTX_BASE_15_OFFSET                    ( 0x1BC )
#define NCE_DPU_IDU_WL_STAT_OFFSET                        ( 0x200 )
#define NCE_DPU_IDU_SA_STAT_OFFSET                        ( 0x204 )
#define NCE_DPU_IDU_SW_STAT_OFFSET                        ( 0x208 )
#define NCE_DPU_IDU_DA_STAT_OFFSET                        ( 0x20C )
#define NCE_DPU_IDU_DW_STAT_OFFSET                        ( 0x210 )
#define NCE_DPU_IDU_CMX0_ST_STAT_OFFSET                   ( 0x214 )
#define NCE_DPU_IDU_CMX1_ST_STAT_OFFSET                   ( 0x218 )
#define NCE_DPU_IDU_CMX2_ST_STAT_OFFSET                   ( 0x21C )
#define NCE_DPU_IDU_CMX3_ST_STAT_OFFSET                   ( 0x220 )
#define NCE_DPU_IDU_CMX0_RD_STAT_OFFSET                   ( 0x224 )
#define NCE_DPU_IDU_CMX1_RD_STAT_OFFSET                   ( 0x228 )
#define NCE_DPU_IDU_CMX2_RD_STAT_OFFSET                   ( 0x22C )
#define NCE_DPU_IDU_CMX3_RD_STAT_OFFSET                   ( 0x230 )
#define NCE_DPU_IDU_AC_ST_STAT_OFFSET                     ( 0x234 )
#define NCE_DPU_IDU_AD_ST_STAT_OFFSET                     ( 0x238 )
#define NCE_DPU_IDU_WC_ST_STAT_OFFSET                     ( 0x23C )
#define NCE_DPU_IDU_WD_ST_STAT_OFFSET                     ( 0x240 )
#define NCE_DPU_IDU_AC_RD_STAT_OFFSET                     ( 0x244 )
#define NCE_DPU_IDU_AD_RD_STAT_OFFSET                     ( 0x248 )
#define NCE_DPU_IDU_WC_RD_STAT_OFFSET                     ( 0x24C )
#define NCE_DPU_IDU_WD_RD_STAT_OFFSET                     ( 0x250 )
#define NCE_DPU_ODU_STAT_OFFSET                           ( 0x254 )
#define NCE_DPU_ODU_STAT_MIN_MAX_OFFSET                   ( 0x258 )
#define NCE_DPU_ODU_STAT_ZERO_CNT_OFFSET                  ( 0x25C )
#define NCE_DPU_ODU_STAT_SUM_0_OFFSET                     ( 0x260 )
#define NCE_DPU_ODU_STAT_SUM_1_OFFSET                     ( 0x264 )
#define NCE_DPU_MEM_CTRL_0_OFFSET                         ( 0x268 )
#define NCE_DPU_SE_ADDR_ADR                               ( (NCE_DPU_BASE_ADR + NCE_DPU_SE_ADDR_OFFSET) )
#define NCE_DPU_SPARSITY_ADDR_ADR                         ( (NCE_DPU_BASE_ADR + NCE_DPU_SPARSITY_ADDR_OFFSET) )
#define NCE_DPU_Z_CONFIG_ADR                              ( (NCE_DPU_BASE_ADR + NCE_DPU_Z_CONFIG_OFFSET) )
#define NCE_DPU_KERNAL_PAD_CFG_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_KERNAL_PAD_CFG_OFFSET) )
#define NCE_DPU_WEIGHT_SIZE_ADR                           ( (NCE_DPU_BASE_ADR + NCE_DPU_WEIGHT_SIZE_OFFSET) )
#define NCE_DPU_WEIGHT_NUM_ADR                            ( (NCE_DPU_BASE_ADR + NCE_DPU_WEIGHT_NUM_OFFSET) )
#define NCE_DPU_WEIGHT_START_ADR                          ( (NCE_DPU_BASE_ADR + NCE_DPU_WEIGHT_START_OFFSET) )
#define NCE_DPU_WORKLOAD_SIZE0_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_WORKLOAD_SIZE0_OFFSET) )
#define NCE_DPU_WORKLOAD_SIZE1_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_WORKLOAD_SIZE1_OFFSET) )
#define NCE_DPU_WORKLOAD_START0_ADR                       ( (NCE_DPU_BASE_ADR + NCE_DPU_WORKLOAD_START0_OFFSET) )
#define NCE_DPU_WORKLOAD_START1_ADR                       ( (NCE_DPU_BASE_ADR + NCE_DPU_WORKLOAD_START1_OFFSET) )
#define NCE_DPU_OFFSET_ADDR_ADR                           ( (NCE_DPU_BASE_ADR + NCE_DPU_OFFSET_ADDR_OFFSET) )
#define NCE_DPU_TENSOR_SIZE0_ADR                          ( (NCE_DPU_BASE_ADR + NCE_DPU_TENSOR_SIZE0_OFFSET) )
#define NCE_DPU_TENSOR_SIZE1_ADR                          ( (NCE_DPU_BASE_ADR + NCE_DPU_TENSOR_SIZE1_OFFSET) )
#define NCE_DPU_TENSOR_START_ADR                          ( (NCE_DPU_BASE_ADR + NCE_DPU_TENSOR_START_OFFSET) )
#define NCE_DPU_TENSOR_MODE_ADR                           ( (NCE_DPU_BASE_ADR + NCE_DPU_TENSOR_MODE_OFFSET) )
#define NCE_DPU_ELOPS_SPARSITY_ADDR_ADR                   ( (NCE_DPU_BASE_ADR + NCE_DPU_ELOPS_SPARSITY_ADDR_OFFSET) )
#define NCE_DPU_ELOPS_SE_ADDR_ADR                         ( (NCE_DPU_BASE_ADR + NCE_DPU_ELOPS_SE_ADDR_OFFSET) )
#define NCE_DPU_ELOPS_WLOAD_ADR                           ( (NCE_DPU_BASE_ADR + NCE_DPU_ELOPS_WLOAD_OFFSET) )
#define NCE_DPU_ACT0_OFFSET_ADR                           ( (NCE_DPU_BASE_ADR + NCE_DPU_ACT0_OFFSET_OFFSET) )
#define NCE_DPU_ACT1_OFFSET_ADR                           ( (NCE_DPU_BASE_ADR + NCE_DPU_ACT1_OFFSET_OFFSET) )
#define NCE_DPU_ACT2_OFFSET_ADR                           ( (NCE_DPU_BASE_ADR + NCE_DPU_ACT2_OFFSET_OFFSET) )
#define NCE_DPU_ACT3_OFFSET_ADR                           ( (NCE_DPU_BASE_ADR + NCE_DPU_ACT3_OFFSET_OFFSET) )
#define NCE_DPU_BASE_OFFSETA_ADR                          ( (NCE_DPU_BASE_ADR + NCE_DPU_BASE_OFFSETA_OFFSET) )
#define NCE_DPU_BASE_OFFSETB_ADR                          ( (NCE_DPU_BASE_ADR + NCE_DPU_BASE_OFFSETB_OFFSET) )
#define NCE_DPU_WT_OFFSET_ADR                             ( (NCE_DPU_BASE_ADR + NCE_DPU_WT_OFFSET_OFFSET) )
#define NCE_DPU_ODU_CFG_ADR                               ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_CFG_OFFSET) )
#define NCE_DPU_ODU_CTX_SIZE_ADR                          ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_CTX_SIZE_OFFSET) )
#define NCE_DPU_ODU_CTX_THRESHOLD_ADR                     ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_CTX_THRESHOLD_OFFSET) )
#define NCE_DPU_ODU_SE_SIZE_ADR                           ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_SE_SIZE_OFFSET) )
#define NCE_DPU_ODU_TE_END_0_ADR                          ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_TE_END_0_OFFSET) )
#define NCE_DPU_ODU_TE_END_1_ADR                          ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_TE_END_1_OFFSET) )
#define NCE_DPU_ODU_TE_BEG_0_ADR                          ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_TE_BEG_0_OFFSET) )
#define NCE_DPU_ODU_TE_BEG_1_ADR                          ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_TE_BEG_1_OFFSET) )
#define NCE_DPU_ODU_TE_DIM_0_ADR                          ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_TE_DIM_0_OFFSET) )
#define NCE_DPU_ODU_TE_DIM_1_ADR                          ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_TE_DIM_1_OFFSET) )
#define NCE_DPU_ODU_PT_BASE_ADR                           ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_PT_BASE_OFFSET) )
#define NCE_DPU_ODU_SP_BASE_ADR                           ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_SP_BASE_OFFSET) )
#define NCE_DPU_ODU_BASE_PTR_A_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_BASE_PTR_A_OFFSET) )
#define NCE_DPU_ODU_BASE_PTR_B_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_BASE_PTR_B_OFFSET) )
#define NCE_DPU_ODU_BASE_ADR_0_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_BASE_ADR_0_OFFSET) )
#define NCE_DPU_ODU_BASE_ADR_1_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_BASE_ADR_1_OFFSET) )
#define NCE_DPU_ODU_BASE_ADR_2_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_BASE_ADR_2_OFFSET) )
#define NCE_DPU_ODU_BASE_ADR_3_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_BASE_ADR_3_OFFSET) )
#define NCE_DPU_ODU_BASE_SEL_ADR                          ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_BASE_SEL_OFFSET) )
#define NCE_DPU_MPE_CFG_ADR                               ( (NCE_DPU_BASE_ADR + NCE_DPU_MPE_CFG_OFFSET) )
#define NCE_DPU_MPE_BUS_DATA_SEL_ADR                      ( (NCE_DPU_BASE_ADR + NCE_DPU_MPE_BUS_DATA_SEL_OFFSET) )
#define NCE_DPU_MPE_BUS_DATA_ADR                          ( (NCE_DPU_BASE_ADR + NCE_DPU_MPE_BUS_DATA_OFFSET) )
#define NCE_DPU_PPE_CFG_ADR                               ( (NCE_DPU_BASE_ADR + NCE_DPU_PPE_CFG_OFFSET) )
#define NCE_DPU_PPE_BIAS_ADR                              ( (NCE_DPU_BASE_ADR + NCE_DPU_PPE_BIAS_OFFSET) )
#define NCE_DPU_PPE_SCALE_ADR                             ( (NCE_DPU_BASE_ADR + NCE_DPU_PPE_SCALE_OFFSET) )
#define NCE_DPU_PPE_SCALE_CTRL_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_PPE_SCALE_CTRL_OFFSET) )
#define NCE_DPU_PPE_PRELU_ADR                             ( (NCE_DPU_BASE_ADR + NCE_DPU_PPE_PRELU_OFFSET) )
#define NCE_DPU_PPE_PRELU_CTRL_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_PPE_PRELU_CTRL_OFFSET) )
#define NCE_DPU_PPE_IRAM_CTRL_ADR                         ( (NCE_DPU_BASE_ADR + NCE_DPU_PPE_IRAM_CTRL_OFFSET) )
#define NCE_DPU_PPE_IRAM_INSTR_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_PPE_IRAM_INSTR_OFFSET) )
#define NCE_DPU_DPU_CFG_ADR                               ( (NCE_DPU_BASE_ADR + NCE_DPU_DPU_CFG_OFFSET) )
#define NCE_DPU_DPU_STS_ADR                               ( (NCE_DPU_BASE_ADR + NCE_DPU_DPU_STS_OFFSET) )
#define NCE_DPU_ODU_CTX_BASE_0_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_CTX_BASE_0_OFFSET) )
#define NCE_DPU_ODU_CTX_BASE_1_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_CTX_BASE_1_OFFSET) )
#define NCE_DPU_ODU_CTX_BASE_2_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_CTX_BASE_2_OFFSET) )
#define NCE_DPU_ODU_CTX_BASE_3_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_CTX_BASE_3_OFFSET) )
#define NCE_DPU_ODU_CTX_BASE_4_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_CTX_BASE_4_OFFSET) )
#define NCE_DPU_ODU_CTX_BASE_5_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_CTX_BASE_5_OFFSET) )
#define NCE_DPU_ODU_CTX_BASE_6_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_CTX_BASE_6_OFFSET) )
#define NCE_DPU_ODU_CTX_BASE_7_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_CTX_BASE_7_OFFSET) )
#define NCE_DPU_ODU_CTX_BASE_8_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_CTX_BASE_8_OFFSET) )
#define NCE_DPU_ODU_CTX_BASE_9_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_CTX_BASE_9_OFFSET) )
#define NCE_DPU_ODU_CTX_BASE_10_ADR                       ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_CTX_BASE_10_OFFSET) )
#define NCE_DPU_ODU_CTX_BASE_11_ADR                       ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_CTX_BASE_11_OFFSET) )
#define NCE_DPU_ODU_CTX_BASE_12_ADR                       ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_CTX_BASE_12_OFFSET) )
#define NCE_DPU_ODU_CTX_BASE_13_ADR                       ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_CTX_BASE_13_OFFSET) )
#define NCE_DPU_ODU_CTX_BASE_14_ADR                       ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_CTX_BASE_14_OFFSET) )
#define NCE_DPU_ODU_CTX_BASE_15_ADR                       ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_CTX_BASE_15_OFFSET) )
#define NCE_DPU_IDU_WL_STAT_ADR                           ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_WL_STAT_OFFSET) )
#define NCE_DPU_IDU_SA_STAT_ADR                           ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_SA_STAT_OFFSET) )
#define NCE_DPU_IDU_SW_STAT_ADR                           ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_SW_STAT_OFFSET) )
#define NCE_DPU_IDU_DA_STAT_ADR                           ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_DA_STAT_OFFSET) )
#define NCE_DPU_IDU_DW_STAT_ADR                           ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_DW_STAT_OFFSET) )
#define NCE_DPU_IDU_CMX0_ST_STAT_ADR                      ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_CMX0_ST_STAT_OFFSET) )
#define NCE_DPU_IDU_CMX1_ST_STAT_ADR                      ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_CMX1_ST_STAT_OFFSET) )
#define NCE_DPU_IDU_CMX2_ST_STAT_ADR                      ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_CMX2_ST_STAT_OFFSET) )
#define NCE_DPU_IDU_CMX3_ST_STAT_ADR                      ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_CMX3_ST_STAT_OFFSET) )
#define NCE_DPU_IDU_CMX0_RD_STAT_ADR                      ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_CMX0_RD_STAT_OFFSET) )
#define NCE_DPU_IDU_CMX1_RD_STAT_ADR                      ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_CMX1_RD_STAT_OFFSET) )
#define NCE_DPU_IDU_CMX2_RD_STAT_ADR                      ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_CMX2_RD_STAT_OFFSET) )
#define NCE_DPU_IDU_CMX3_RD_STAT_ADR                      ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_CMX3_RD_STAT_OFFSET) )
#define NCE_DPU_IDU_AC_ST_STAT_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_AC_ST_STAT_OFFSET) )
#define NCE_DPU_IDU_AD_ST_STAT_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_AD_ST_STAT_OFFSET) )
#define NCE_DPU_IDU_WC_ST_STAT_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_WC_ST_STAT_OFFSET) )
#define NCE_DPU_IDU_WD_ST_STAT_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_WD_ST_STAT_OFFSET) )
#define NCE_DPU_IDU_AC_RD_STAT_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_AC_RD_STAT_OFFSET) )
#define NCE_DPU_IDU_AD_RD_STAT_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_AD_RD_STAT_OFFSET) )
#define NCE_DPU_IDU_WC_RD_STAT_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_WC_RD_STAT_OFFSET) )
#define NCE_DPU_IDU_WD_RD_STAT_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_IDU_WD_RD_STAT_OFFSET) )
#define NCE_DPU_ODU_STAT_ADR                              ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_STAT_OFFSET) )
#define NCE_DPU_ODU_STAT_MIN_MAX_ADR                      ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_STAT_MIN_MAX_OFFSET) )
#define NCE_DPU_ODU_STAT_ZERO_CNT_ADR                     ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_STAT_ZERO_CNT_OFFSET) )
#define NCE_DPU_ODU_STAT_SUM_0_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_STAT_SUM_0_OFFSET) )
#define NCE_DPU_ODU_STAT_SUM_1_ADR                        ( (NCE_DPU_BASE_ADR + NCE_DPU_ODU_STAT_SUM_1_OFFSET) )
#define NCE_DPU_MEM_CTRL_0_ADR                            ( (NCE_DPU_BASE_ADR + NCE_DPU_MEM_CTRL_0_OFFSET) )
#define NCE_HDE_HDE_CTRL_OFFSET                           ( 0x000 )
#define NCE_HDE_HDE_INT_STATUS_OFFSET                     ( 0x00C )
#define NCE_HDE_HDE_INT_ENABLE_OFFSET                     ( 0x010 )
#define NCE_HDE_HDE_INT_CLEAR_OFFSET                      ( 0x014 )
#define NCE_HDE_HDE_CTRL_ADR                              ( (NCE_HDE_BASE_ADR + NCE_HDE_HDE_CTRL_OFFSET) )
#define NCE_HDE_HDE_INT_STATUS_ADR                        ( (NCE_HDE_BASE_ADR + NCE_HDE_HDE_INT_STATUS_OFFSET) )
#define NCE_HDE_HDE_INT_ENABLE_ADR                        ( (NCE_HDE_BASE_ADR + NCE_HDE_HDE_INT_ENABLE_OFFSET) )
#define NCE_HDE_HDE_INT_CLEAR_ADR                         ( (NCE_HDE_BASE_ADR + NCE_HDE_HDE_INT_CLEAR_OFFSET) )
#define CV_CNN_BASE_ADR             ( (PBI_AP12_CONTROL_ADR + 0x00000) )
#define CNN_CNN_CTRL_OFFSET                               ( 0x00 )
#define CNN_CNN_STATUS_OFFSET                             ( 0x04 )
#define CNN_CNN_LANE0_STATUS_OFFSET                       ( 0x08 )
#define CNN_CNN_LANE1_STATUS_OFFSET                       ( 0x0c )
#define CNN_CNN_TOP0_OFFSET                               ( 0x10 )
#define CNN_CNN_TOP1_OFFSET                               ( 0x14 )
#define CNN_CNN_INT_EN_OFFSET                             ( 0x18 )
#define CNN_CNN_INT_FREQ0_OFFSET                          ( 0x1c )
#define CNN_CNN_INT_FREQ1_OFFSET                          ( 0x20 )
#define CNN_CNN_INT_STATUS_OFFSET                         ( 0x24 )
#define CNN_CNN_INT_RESET_OFFSET                          ( 0x28 )
#define CNN_CNN_LINK_SETUP_CFG0_OFFSET                    ( 0x2c )
#define CNN_CNN_LINK_CFG0_OFFSET                          ( 0x30 )
#define CNN_CNN_LINK_SETUP_CFG1_OFFSET                    ( 0x34 )
#define CNN_CNN_LINK_CFG1_OFFSET                          ( 0x38 )
#define CNN_CNN_DEBUG_OFFSET                              ( 0x3c )
#define CNN_CNN_PREVLINK0_OFFSET                          ( 0x40 )
#define CNN_CNN_PREVLINK1_OFFSET                          ( 0x44 )
#define CNN_CNN_EXELINK0_OFFSET                           ( 0x48 )
#define CNN_CNN_EXELINK1_OFFSET                           ( 0x4c )
#define CNN_RAM_CFG_OFFSET                                ( 0x50 )
#define CNN0_BASE_ADR                                     ( (PBI_AP12_CONTROL_ADR + 0x00000) )
#define CNN0_BOTTOM_ADR                                   ( (CNN0_BASE_ADR + 0x00) )
#define CNN0_TOP_ADR                                      ( (CNN0_BASE_ADR + 0x50) )
#define CNN0_CNN_CTRL_ADR                                 ( (CNN0_BASE_ADR + CNN_CNN_CTRL_OFFSET) )
#define CNN0_CNN_STATUS_ADR                               ( (CNN0_BASE_ADR + CNN_CNN_STATUS_OFFSET) )
#define CNN0_CNN_LANE0_STATUS_ADR                         ( (CNN0_BASE_ADR + CNN_CNN_LANE0_STATUS_OFFSET) )
#define CNN0_CNN_LANE1_STATUS_ADR                         ( (CNN0_BASE_ADR + CNN_CNN_LANE1_STATUS_OFFSET) )
#define CNN0_CNN_TOP0_ADR                                 ( (CNN0_BASE_ADR + CNN_CNN_TOP0_OFFSET) )
#define CNN0_CNN_TOP1_ADR                                 ( (CNN0_BASE_ADR + CNN_CNN_TOP1_OFFSET) )
#define CNN0_CNN_INT_EN_ADR                               ( (CNN0_BASE_ADR + CNN_CNN_INT_EN_OFFSET) )
#define CNN0_CNN_INT_FREQ0_ADR                            ( (CNN0_BASE_ADR + CNN_CNN_INT_FREQ0_OFFSET) )
#define CNN0_CNN_INT_FREQ1_ADR                            ( (CNN0_BASE_ADR + CNN_CNN_INT_FREQ1_OFFSET) )
#define CNN0_CNN_INT_STATUS_ADR                           ( (CNN0_BASE_ADR + CNN_CNN_INT_STATUS_OFFSET) )
#define CNN0_CNN_INT_RESET_ADR                            ( (CNN0_BASE_ADR + CNN_CNN_INT_RESET_OFFSET) )
#define CNN0_CNN_LINK_SETUP_CFG0_ADR                      ( (CNN0_BASE_ADR + CNN_CNN_LINK_SETUP_CFG0_OFFSET) )
#define CNN0_CNN_LINK_CFG0_ADR                            ( (CNN0_BASE_ADR + CNN_CNN_LINK_CFG0_OFFSET) )
#define CNN0_CNN_LINK_SETUP_CFG1_ADR                      ( (CNN0_BASE_ADR + CNN_CNN_LINK_SETUP_CFG1_OFFSET) )
#define CNN0_CNN_LINK_CFG1_ADR                            ( (CNN0_BASE_ADR + CNN_CNN_LINK_CFG1_OFFSET) )
#define CNN0_CNN_DEBUG_ADR                                ( (CNN0_BASE_ADR + CNN_CNN_DEBUG_OFFSET) )
#define CNN0_CNN_PREVLINK0_ADR                            ( (CNN0_BASE_ADR + CNN_CNN_PREVLINK0_OFFSET) )
#define CNN0_CNN_PREVLINK1_ADR                            ( (CNN0_BASE_ADR + CNN_CNN_PREVLINK1_OFFSET) )
#define CNN0_CNN_EXELINK0_ADR                             ( (CNN0_BASE_ADR + CNN_CNN_EXELINK0_OFFSET) )
#define CNN0_CNN_EXELINK1_ADR                             ( (CNN0_BASE_ADR + CNN_CNN_EXELINK1_OFFSET) )
#define CNN0_RAM_CFG_ADR                                  ( (CNN0_BASE_ADR + CNN_RAM_CFG_OFFSET) )
#define CNN1_BASE_ADR                                     ( (PBI_AP12_CONTROL_ADR + 0x10000) )
#define CNN1_BOTTOM_ADR                                   ( (CNN1_BASE_ADR + 0x00) )
#define CNN1_TOP_ADR                                      ( (CNN1_BASE_ADR + 0x50) )
#define CNN1_CNN_CTRL_ADR                                 ( (CNN1_BASE_ADR + CNN_CNN_CTRL_OFFSET) )
#define CNN1_CNN_STATUS_ADR                               ( (CNN1_BASE_ADR + CNN_CNN_STATUS_OFFSET) )
#define CNN1_CNN_LANE0_STATUS_ADR                         ( (CNN1_BASE_ADR + CNN_CNN_LANE0_STATUS_OFFSET) )
#define CNN1_CNN_LANE1_STATUS_ADR                         ( (CNN1_BASE_ADR + CNN_CNN_LANE1_STATUS_OFFSET) )
#define CNN1_CNN_TOP0_ADR                                 ( (CNN1_BASE_ADR + CNN_CNN_TOP0_OFFSET) )
#define CNN1_CNN_TOP1_ADR                                 ( (CNN1_BASE_ADR + CNN_CNN_TOP1_OFFSET) )
#define CNN1_CNN_INT_EN_ADR                               ( (CNN1_BASE_ADR + CNN_CNN_INT_EN_OFFSET) )
#define CNN1_CNN_INT_FREQ0_ADR                            ( (CNN1_BASE_ADR + CNN_CNN_INT_FREQ0_OFFSET) )
#define CNN1_CNN_INT_FREQ1_ADR                            ( (CNN1_BASE_ADR + CNN_CNN_INT_FREQ1_OFFSET) )
#define CNN1_CNN_INT_STATUS_ADR                           ( (CNN1_BASE_ADR + CNN_CNN_INT_STATUS_OFFSET) )
#define CNN1_CNN_INT_RESET_ADR                            ( (CNN1_BASE_ADR + CNN_CNN_INT_RESET_OFFSET) )
#define CNN1_CNN_LINK_SETUP_CFG0_ADR                      ( (CNN1_BASE_ADR + CNN_CNN_LINK_SETUP_CFG0_OFFSET) )
#define CNN1_CNN_LINK_CFG0_ADR                            ( (CNN1_BASE_ADR + CNN_CNN_LINK_CFG0_OFFSET) )
#define CNN1_CNN_LINK_SETUP_CFG1_ADR                      ( (CNN1_BASE_ADR + CNN_CNN_LINK_SETUP_CFG1_OFFSET) )
#define CNN1_CNN_LINK_CFG1_ADR                            ( (CNN1_BASE_ADR + CNN_CNN_LINK_CFG1_OFFSET) )
#define CNN1_CNN_DEBUG_ADR                                ( (CNN1_BASE_ADR + CNN_CNN_DEBUG_OFFSET) )
#define CNN1_CNN_PREVLINK0_ADR                            ( (CNN1_BASE_ADR + CNN_CNN_PREVLINK0_OFFSET) )
#define CNN1_CNN_PREVLINK1_ADR                            ( (CNN1_BASE_ADR + CNN_CNN_PREVLINK1_OFFSET) )
#define CNN1_CNN_EXELINK0_ADR                             ( (CNN1_BASE_ADR + CNN_CNN_EXELINK0_OFFSET) )
#define CNN1_CNN_EXELINK1_ADR                             ( (CNN1_BASE_ADR + CNN_CNN_EXELINK1_OFFSET) )
#define CNN1_RAM_CFG_ADR                                  ( (CNN1_BASE_ADR + CNN_RAM_CFG_OFFSET) )
#define CNN_CCS_BASE_ADR                                  ( (CV_CNN_BASE_ADR + 0x20000) )
#define CNN_CCS_BOTTOM_ADR              ( (CNN_CCS_BASE_ADR + 0x00) )
#define CNN_CCS_TOP_ADR                 ( (CNN_CCS_BASE_ADR + 0x0c) )
#define CNN_CCS_CLK_CTRL_ADR            ( (CNN_CCS_BASE_ADR + CCS_CLK_CTRL_OFFSET) )
#define CNN_CCS_CLK_SET_ADR             ( (CNN_CCS_BASE_ADR + CCS_CLK_SET_OFFSET) )
#define CNN_CCS_CLK_CLR_ADR             ( (CNN_CCS_BASE_ADR + CCS_CLK_CLR_OFFSET) )
#define CNN_CCS_RSTN_CTRL_ADR           ( (CNN_CCS_BASE_ADR + CCS_RSTN_CTRL_OFFSET) )
#define CNN_CCS_MAX_OFF                 ( (CNN_CCS_RSTN_CTRL_ADR - CNN_CCS_BASE_ADR) )
#define CIF_CONTROL_OFFSET             ( (0x000) )
#define CIF_INT_STATUS_OFFSET          ( (0x004) )
#define CIF_INT_ENABLE_OFFSET          ( (0x008) )
#define CIF_INT_CLEAR_OFFSET           ( (0x00c) )
#define CIF_INPUT_IF_CFG_OFFSET        ( (0x010) )
#define CIF_INPUT_FORMAT_OFFSET        ( (0x014) )
#define CIF_FRAME_WIDTH_OFFSET         ( (0x018) )
#define CIF_FRAME_HEIGHT_OFFSET        ( (0x01c) )
#define CIF_FRAME_COUNT_OFFSET         ( (0x020) )
#define CIF_FRAME_RATE_OFFSET          ( (0x024) )
#define CIF_LINE_COUNT_OFFSET          ( (0x028) )
#define CIF_WIN_ROW_START_OFFSET       ( (0x02c) )
#define CIF_WIN_COL_START_OFFSET       ( (0x030) )
#define CIF_WIN_WIDTH_OFFSET           ( (0x034) )
#define CIF_WIN_HEIGHT_OFFSET          ( (0x038) )
#define CIF_SUBSAMPLE_CFG_OFFSET       ( (0x03c) )
#define CIF_R_ACC_VAL_OFFSET           ( (0x040) )
#define CIF_G_ACC_VAL_OFFSET           ( (0x044) )
#define CIF_B_ACC_VAL_OFFSET           ( (0x048) )
#define CIF_R_MAX_VAL_OFFSET           ( (0x04c) )
#define CIF_G_MAX_VAL_OFFSET           ( (0x050) )
#define CIF_B_MAX_VAL_OFFSET           ( (0x054) )
#define CIF_CCR_COEFF11_OFFSET         ( (0x058) )
#define CIF_CCR_COEFF12_OFFSET         ( (0x05c) )
#define CIF_CCR_COEFF13_OFFSET         ( (0x060) )
#define CIF_CCR_COEFF21_OFFSET         ( (0x064) )
#define CIF_CCR_COEFF22_OFFSET         ( (0x068) )
#define CIF_CCR_COEFF23_OFFSET         ( (0x06c) )
#define CIF_CCR_COEFF31_OFFSET         ( (0x070) )
#define CIF_CCR_COEFF32_OFFSET         ( (0x074) )
#define CIF_CCR_COEFF33_OFFSET         ( (0x078) )
#define CIF_CCR_OFF1_OFFSET            ( (0x07c) )
#define CIF_CCR_OFF2_OFFSET            ( (0x080) )
#define CIF_CCR_OFF3_OFFSET            ( (0x084) )
#define CIF_CSC_COEFF11_OFFSET         ( (0x088) )
#define CIF_CSC_COEFF12_OFFSET         ( (0x08c) )
#define CIF_CSC_COEFF13_OFFSET         ( (0x090) )
#define CIF_CSC_COEFF21_OFFSET         ( (0x094) )
#define CIF_CSC_COEFF22_OFFSET         ( (0x098) )
#define CIF_CSC_COEFF23_OFFSET         ( (0x09c) )
#define CIF_CSC_COEFF31_OFFSET         ( (0x0a0) )
#define CIF_CSC_COEFF32_OFFSET         ( (0x0a4) )
#define CIF_CSC_COEFF33_OFFSET         ( (0x0a8) )
#define CIF_CSC_COEFF41_OFFSET         ( (0x0ac) )
#define CIF_CSC_COEFF42_OFFSET         ( (0x0b0) )
#define CIF_CSC_COEFF43_OFFSET         ( (0x0b4) )
#define CIF_CSC_OFF1_OFFSET            ( (0x0b8) )
#define CIF_CSC_OFF2_OFFSET            ( (0x0bc) )
#define CIF_CSC_OFF3_OFFSET            ( (0x0c0) )
#define CIF_CSC_OFF4_OFFSET            ( (0x0c4) )
#define CIF_OUTPUT_CFG_OFFSET          ( (0x0c8) )
#define CIF_PREVIEW_CFG_OFFSET         ( (0x0cc) )
#define CIF_FIFO_FLUSH_OFFSET          ( (0x0d0) )
#define CIF_DMA0_CFG_OFFSET            ( (0x0d4) )
#define CIF_DMA0_START_ADR_OFFSET      ( (0x0d8) )
#define CIF_DMA0_LINE_OFF_OFFSET       ( (0x0dc) )
#define CIF_DMA0_LINE_WIDTH_OFFSET     ( (0x0e0) )
#define CIF_DMA0_START_SHADOW_OFFSET   ( (0x0e4) )
#define CIF_DMA0_LEN_OFFSET            ( (0x0e8) )
#define CIF_DMA0_LEN_SHADOW_OFFSET     ( (0x0ec) )
#define CIF_DMA0_STATUS_OFFSET         ( (0x0f0) )
#define CIF_DMA1_CFG_OFFSET            ( (0x0f4) )
#define CIF_DMA1_START_ADR_OFFSET      ( (0x0f8) )
#define CIF_DMA1_LINE_OFF_OFFSET       ( (0x0fc) )
#define CIF_DMA1_LINE_WIDTH_OFFSET     ( (0x100) )
#define CIF_DMA1_START_SHADOW_OFFSET   ( (0x104) )
#define CIF_DMA1_LEN_OFFSET            ( (0x108) )
#define CIF_DMA1_LEN_SHADOW_OFFSET     ( (0x10c) )
#define CIF_DMA1_STATUS_OFFSET         ( (0x110) )
#define CIF_DMA2_CFG_OFFSET            ( (0x114) )
#define CIF_DMA2_START_ADR_OFFSET      ( (0x118) )
#define CIF_DMA2_LINE_OFF_OFFSET       ( (0x11c) )
#define CIF_DMA2_LINE_WIDTH_OFFSET     ( (0x120) )
#define CIF_DMA2_START_SHADOW_OFFSET   ( (0x124) )
#define CIF_DMA2_LEN_OFFSET            ( (0x128) )
#define CIF_DMA2_LEN_SHADOW_OFFSET     ( (0x12c) )
#define CIF_DMA2_STATUS_OFFSET         ( (0x130) )
#define CIF_HSYNC_WIDTH_OFFSET         ( (0x134) )
#define CIF_H_BACKPORCH_OFFSET         ( (0x138) )
#define CIF_H_ACTIVEWIDTH_OFFSET       ( (0x13c) )
#define CIF_H_FRONTPORCH_OFFSET        ( (0x140) )
#define CIF_VSYNC_WIDTH_OFFSET         ( (0x144) )
#define CIF_V_BACKPORCH_OFFSET         ( (0x148) )
#define CIF_V_ACTIVEHEIGHT_OFFSET      ( (0x14c) )
#define CIF_V_FRONTPORCH_OFFSET        ( (0x150) )
#define CIF_VSYNC_START_OFFSET_OFFSET  ( (0x154) )
#define CIF_VSYNC_END_OFFSET_OFFSET    ( (0x158) )
#define CIF_PWM0_CTRL_OFFSET           ( (0x15c) )
#define CIF_PWM0_RPT_LEADIN_OFFSET     ( (0x160) )
#define CIF_PWM0_HIGH_LOW_OFFSET       ( (0x164) )
#define CIF_PWM1_CTRL_OFFSET           ( (0x168) )
#define CIF_PWM1_RPT_LEADIN_OFFSET     ( (0x16c) )
#define CIF_PWM1_HIGH_LOW_OFFSET       ( (0x170) )
#define CIF_PWM2_CTRL_OFFSET           ( (0x174) )
#define CIF_PWM2_RPT_LEADIN_OFFSET     ( (0x178) )
#define CIF_PWM2_HIGH_LOW_OFFSET       ( (0x17c) )
#define CIF_RAM_CTRL_OFFSET            ( (0x180) )
#define CIF_LUT0_BASE_OFFSET           ( (0x800) )
#define CIF_LUT1_BASE_OFFSET           ( (0x900) )
#define CIF_LUT2_BASE_OFFSET           ( (0xa00) )
#define CIF_DMA_PAGE_ADR_OFFSET        ( (0xb00) )
#define CIF_BASE_ADR               ( (PBI_AP9_CONTROL_ADR + 0x20000) )
#define CIF_CONTROL_ADR            ( (CIF_BASE_ADR + CIF_CONTROL_OFFSET) )
#define CIF_INT_STATUS_ADR         ( (CIF_BASE_ADR + CIF_INT_STATUS_OFFSET) )
#define CIF_INT_ENABLE_ADR         ( (CIF_BASE_ADR + CIF_INT_ENABLE_OFFSET) )
#define CIF_INT_CLEAR_ADR          ( (CIF_BASE_ADR + CIF_INT_CLEAR_OFFSET) )
#define CIF_INPUT_IF_CFG_ADR       ( (CIF_BASE_ADR + CIF_INPUT_IF_CFG_OFFSET) )
#define CIF_INPUT_FORMAT_ADR       ( (CIF_BASE_ADR + CIF_INPUT_FORMAT_OFFSET) )
#define CIF_FRAME_WIDTH_ADR        ( (CIF_BASE_ADR + CIF_FRAME_WIDTH_OFFSET) )
#define CIF_FRAME_HEIGHT_ADR       ( (CIF_BASE_ADR + CIF_FRAME_HEIGHT_OFFSET) )
#define CIF_FRAME_COUNT_ADR        ( (CIF_BASE_ADR + CIF_FRAME_COUNT_OFFSET) )
#define CIF_FRAME_RATE_ADR         ( (CIF_BASE_ADR + CIF_FRAME_RATE_OFFSET) )
#define CIF_LINE_COUNT_ADR         ( (CIF_BASE_ADR + CIF_LINE_COUNT_OFFSET) )
#define CIF_WIN_ROW_START_ADR      ( (CIF_BASE_ADR + CIF_WIN_ROW_START_OFFSET) )
#define CIF_WIN_COL_START_ADR      ( (CIF_BASE_ADR + CIF_WIN_COL_START_OFFSET) )
#define CIF_WIN_WIDTH_ADR          ( (CIF_BASE_ADR + CIF_WIN_WIDTH_OFFSET) )
#define CIF_WIN_HEIGHT_ADR         ( (CIF_BASE_ADR + CIF_WIN_HEIGHT_OFFSET) )
#define CIF_SUBSAMPLE_CFG_ADR      ( (CIF_BASE_ADR + CIF_SUBSAMPLE_CFG_OFFSET) )
#define CIF_R_ACC_VAL_ADR          ( (CIF_BASE_ADR + CIF_R_ACC_VAL_OFFSET) )
#define CIF_G_ACC_VAL_ADR          ( (CIF_BASE_ADR + CIF_G_ACC_VAL_OFFSET) )
#define CIF_B_ACC_VAL_ADR          ( (CIF_BASE_ADR + CIF_B_ACC_VAL_OFFSET) )
#define CIF_R_MAX_VAL_ADR          ( (CIF_BASE_ADR + CIF_R_MAX_VAL_OFFSET) )
#define CIF_G_MAX_VAL_ADR          ( (CIF_BASE_ADR + CIF_G_MAX_VAL_OFFSET) )
#define CIF_B_MAX_VAL_ADR          ( (CIF_BASE_ADR + CIF_B_MAX_VAL_OFFSET) )
#define CIF_CCR_COEFF11_ADR        ( (CIF_BASE_ADR + CIF_CCR_COEFF11_OFFSET) )
#define CIF_CCR_COEFF12_ADR        ( (CIF_BASE_ADR + CIF_CCR_COEFF12_OFFSET) )
#define CIF_CCR_COEFF13_ADR        ( (CIF_BASE_ADR + CIF_CCR_COEFF13_OFFSET) )
#define CIF_CCR_COEFF21_ADR        ( (CIF_BASE_ADR + CIF_CCR_COEFF21_OFFSET) )
#define CIF_CCR_COEFF22_ADR        ( (CIF_BASE_ADR + CIF_CCR_COEFF22_OFFSET) )
#define CIF_CCR_COEFF23_ADR        ( (CIF_BASE_ADR + CIF_CCR_COEFF23_OFFSET) )
#define CIF_CCR_COEFF31_ADR        ( (CIF_BASE_ADR + CIF_CCR_COEFF31_OFFSET) )
#define CIF_CCR_COEFF32_ADR        ( (CIF_BASE_ADR + CIF_CCR_COEFF32_OFFSET) )
#define CIF_CCR_COEFF33_ADR        ( (CIF_BASE_ADR + CIF_CCR_COEFF33_OFFSET) )
#define CIF_CCR_OFF1_ADR           ( (CIF_BASE_ADR + CIF_CCR_OFF1_OFFSET) )
#define CIF_CCR_OFF2_ADR           ( (CIF_BASE_ADR + CIF_CCR_OFF2_OFFSET) )
#define CIF_CCR_OFF3_ADR           ( (CIF_BASE_ADR + CIF_CCR_OFF3_OFFSET) )
#define CIF_CSC_COEFF11_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF11_OFFSET) )
#define CIF_CSC_COEFF12_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF12_OFFSET) )
#define CIF_CSC_COEFF13_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF13_OFFSET) )
#define CIF_CSC_COEFF21_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF21_OFFSET) )
#define CIF_CSC_COEFF22_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF22_OFFSET) )
#define CIF_CSC_COEFF23_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF23_OFFSET) )
#define CIF_CSC_COEFF31_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF31_OFFSET) )
#define CIF_CSC_COEFF32_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF32_OFFSET) )
#define CIF_CSC_COEFF33_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF33_OFFSET) )
#define CIF_CSC_COEFF41_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF41_OFFSET) )
#define CIF_CSC_COEFF42_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF42_OFFSET) )
#define CIF_CSC_COEFF43_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF43_OFFSET) )
#define CIF_CSC_OFF1_ADR           ( (CIF_BASE_ADR + CIF_CSC_OFF1_OFFSET) )
#define CIF_CSC_OFF2_ADR           ( (CIF_BASE_ADR + CIF_CSC_OFF2_OFFSET) )
#define CIF_CSC_OFF3_ADR           ( (CIF_BASE_ADR + CIF_CSC_OFF3_OFFSET) )
#define CIF_CSC_OFF4_ADR           ( (CIF_BASE_ADR + CIF_CSC_OFF4_OFFSET) )
#define CIF_OUTPUT_CFG_ADR         ( (CIF_BASE_ADR + CIF_OUTPUT_CFG_OFFSET) )
#define CIF_PREVIEW_CFG_ADR        ( (CIF_BASE_ADR + CIF_PREVIEW_CFG_OFFSET) )
#define CIF_FIFO_FLUSH_ADR         ( (CIF_BASE_ADR + CIF_FIFO_FLUSH_OFFSET) )
#define CIF_DMA0_CFG_ADR           ( (CIF_BASE_ADR + CIF_DMA0_CFG_OFFSET) )
#define CIF_DMA0_START_ADR_ADR     ( (CIF_BASE_ADR + CIF_DMA0_START_ADR_OFFSET) )
#define CIF_DMA0_LINE_OFF_ADR      ( (CIF_BASE_ADR + CIF_DMA0_LINE_OFF_OFFSET) )
#define CIF_DMA0_LINE_WIDTH_ADR    ( (CIF_BASE_ADR + CIF_DMA0_LINE_WIDTH_OFFSET) )
#define CIF_DMA0_START_SHADOW_ADR  ( (CIF_BASE_ADR + CIF_DMA0_START_SHADOW_OFFSET) )
#define CIF_DMA0_LEN_ADR           ( (CIF_BASE_ADR + CIF_DMA0_LEN_OFFSET) )
#define CIF_DMA0_LEN_SHADOW_ADR    ( (CIF_BASE_ADR + CIF_DMA0_LEN_SHADOW_OFFSET) )
#define CIF_DMA0_STATUS_ADR        ( (CIF_BASE_ADR + CIF_DMA0_STATUS_OFFSET) )
#define CIF_DMA1_CFG_ADR           ( (CIF_BASE_ADR + CIF_DMA1_CFG_OFFSET) )
#define CIF_DMA1_START_ADR_ADR     ( (CIF_BASE_ADR + CIF_DMA1_START_ADR_OFFSET) )
#define CIF_DMA1_LINE_OFF_ADR      ( (CIF_BASE_ADR + CIF_DMA1_LINE_OFF_OFFSET) )
#define CIF_DMA1_LINE_WIDTH_ADR    ( (CIF_BASE_ADR + CIF_DMA1_LINE_WIDTH_OFFSET) )
#define CIF_DMA1_START_SHADOW_ADR  ( (CIF_BASE_ADR + CIF_DMA1_START_SHADOW_OFFSET) )
#define CIF_DMA1_LEN_ADR           ( (CIF_BASE_ADR + CIF_DMA1_LEN_OFFSET) )
#define CIF_DMA1_LEN_SHADOW_ADR    ( (CIF_BASE_ADR + CIF_DMA1_LEN_SHADOW_OFFSET) )
#define CIF_DMA1_STATUS_ADR        ( (CIF_BASE_ADR + CIF_DMA1_STATUS_OFFSET) )
#define CIF_DMA2_CFG_ADR           ( (CIF_BASE_ADR + CIF_DMA2_CFG_OFFSET) )
#define CIF_DMA2_START_ADR_ADR     ( (CIF_BASE_ADR + CIF_DMA2_START_ADR_OFFSET) )
#define CIF_DMA2_LINE_OFF_ADR      ( (CIF_BASE_ADR + CIF_DMA2_LINE_OFF_OFFSET) )
#define CIF_DMA2_LINE_WIDTH_ADR    ( (CIF_BASE_ADR + CIF_DMA2_LINE_WIDTH_OFFSET) )
#define CIF_DMA2_START_SHADOW_ADR  ( (CIF_BASE_ADR + CIF_DMA2_START_SHADOW_OFFSET) )
#define CIF_DMA2_LEN_ADR           ( (CIF_BASE_ADR + CIF_DMA2_LEN_OFFSET) )
#define CIF_DMA2_LEN_SHADOW_ADR    ( (CIF_BASE_ADR + CIF_DMA2_LEN_SHADOW_OFFSET) )
#define CIF_DMA2_STATUS_ADR        ( (CIF_BASE_ADR + CIF_DMA2_STATUS_OFFSET) )
#define CIF_HSYNC_WIDTH_ADR        ( (CIF_BASE_ADR + CIF_HSYNC_WIDTH_OFFSET) )
#define CIF_H_BACKPORCH_ADR        ( (CIF_BASE_ADR + CIF_H_BACKPORCH_OFFSET) )
#define CIF_H_ACTIVEWIDTH_ADR      ( (CIF_BASE_ADR + CIF_H_ACTIVEWIDTH_OFFSET) )
#define CIF_H_FRONTPORCH_ADR       ( (CIF_BASE_ADR + CIF_H_FRONTPORCH_OFFSET) )
#define CIF_VSYNC_WIDTH_ADR        ( (CIF_BASE_ADR + CIF_VSYNC_WIDTH_OFFSET) )
#define CIF_V_BACKPORCH_ADR        ( (CIF_BASE_ADR + CIF_V_BACKPORCH_OFFSET) )
#define CIF_V_ACTIVEHEIGHT_ADR     ( (CIF_BASE_ADR + CIF_V_ACTIVEHEIGHT_OFFSET) )
#define CIF_V_FRONTPORCH_ADR       ( (CIF_BASE_ADR + CIF_V_FRONTPORCH_OFFSET) )
#define CIF_VSYNC_START_OFFSET_ADR ( (CIF_BASE_ADR + CIF_VSYNC_START_OFFSET_OFFSET) )
#define CIF_VSYNC_END_OFFSET_ADR   ( (CIF_BASE_ADR + CIF_VSYNC_END_OFFSET_OFFSET) )
#define CIF_PWM0_CTRL_ADR          ( (CIF_BASE_ADR + CIF_PWM0_CTRL_OFFSET) )
#define CIF_PWM0_RPT_LEADIN_ADR    ( (CIF_BASE_ADR + CIF_PWM0_RPT_LEADIN_OFFSET) )
#define CIF_PWM0_HIGH_LOW_ADR      ( (CIF_BASE_ADR + CIF_PWM0_HIGH_LOW_OFFSET) )
#define CIF_PWM1_CTRL_ADR          ( (CIF_BASE_ADR + CIF_PWM1_CTRL_OFFSET) )
#define CIF_PWM1_RPT_LEADIN_ADR    ( (CIF_BASE_ADR + CIF_PWM1_RPT_LEADIN_OFFSET) )
#define CIF_PWM1_HIGH_LOW_ADR      ( (CIF_BASE_ADR + CIF_PWM1_HIGH_LOW_OFFSET) )
#define CIF_PWM2_CTRL_ADR          ( (CIF_BASE_ADR + CIF_PWM2_CTRL_OFFSET) )
#define CIF_PWM2_RPT_LEADIN_ADR    ( (CIF_BASE_ADR + CIF_PWM2_RPT_LEADIN_OFFSET) )
#define CIF_PWM2_HIGH_LOW_ADR      ( (CIF_BASE_ADR + CIF_PWM2_HIGH_LOW_OFFSET) )
#define CIF_RAM_CTRL_ADR           ( (CIF_BASE_ADR + CIF_RAM_CTRL_OFFSET) )
#define CIF_LUT0_BASE_ADR          ( (CIF_BASE_ADR + CIF_LUT0_BASE_OFFSET) )
#define CIF_LUT1_BASE_ADR          ( (CIF_BASE_ADR + CIF_LUT1_BASE_OFFSET) )
#define CIF_LUT2_BASE_ADR          ( (CIF_BASE_ADR + CIF_LUT2_BASE_OFFSET) )
#define CIF_DMA_PAGE_ADR           ( (CIF_BASE_ADR + CIF_DMA_PAGE_ADR_OFFSET) )
#define LCD_CONTROL_OFFSET                     ( 0x4 * 0x000 )
#define LCD_INT_STATUS_OFFSET                  ( 0x4 * 0x001 )
#define LCD_INT_ENABLE_OFFSET                  ( 0x4 * 0x002 )
#define LCD_INT_CLEAR_OFFSET                   ( 0x4 * 0x003 )
#define LCD_LINE_COUNT_OFFSET                  ( 0x4 * 0x004 )
#define LCD_LINE_COMPARE_OFFSET                ( 0x4 * 0x005 )
#define LCD_VSTATUS_OFFSET                     ( 0x4 * 0x006 )
#define LCD_VSTATUS_COMPARE_OFFSET             ( 0x4 * 0x007 )
#define LCD_SCREEN_WIDTH_OFFSET                ( 0x4 * 0x008 )
#define LCD_SCREEN_HEIGHT_OFFSET               ( 0x4 * 0x009 )
#define LCD_FIELD_INT_CFG_OFFSET               ( 0x4 * 0x00a )
#define LCD_FIFO_FLUSH_OFFSET                  ( 0x4 * 0x00b )
#define LCD_BG_COLOUR_LS_OFFSET                ( 0x4 * 0x00c )
#define LCD_BG_COLOUR_MS_OFFSET                ( 0x4 * 0x00d )
#define LCD_RAM_CFG_OFFSET                     ( 0x4 * 0x00e )
#define LCD_LAYER0_CFG_OFFSET                  ( 0x4 * 0x100 )
#define LCD_LAYER0_COL_START_OFFSET            ( 0x4 * 0x101 )
#define LCD_LAYER0_ROW_START_OFFSET            ( 0x4 * 0x102 )
#define LCD_LAYER0_WIDTH_OFFSET                ( 0x4 * 0x103 )
#define LCD_LAYER0_HEIGHT_OFFSET               ( 0x4 * 0x104 )
#define LCD_LAYER0_SCALE_CFG_OFFSET            ( 0x4 * 0x105 )
#define LCD_LAYER0_ALPHA_OFFSET                ( 0x4 * 0x106 )
#define LCD_LAYER0_INV_COLOUR_LS_OFFSET        ( 0x4 * 0x107 )
#define LCD_LAYER0_INV_COLOUR_MS_OFFSET        ( 0x4 * 0x108 )
#define LCD_LAYER0_TRANS_COLOUR_LS_OFFSET      ( 0x4 * 0x109 )
#define LCD_LAYER0_TRANS_COLOUR_MS_OFFSET      ( 0x4 * 0x10a )
#define LCD_LAYER0_CSC_COEFF11_OFFSET          ( 0x4 * 0x10b )
#define LCD_LAYER0_CSC_COEFF12_OFFSET          ( 0x4 * 0x10c )
#define LCD_LAYER0_CSC_COEFF13_OFFSET          ( 0x4 * 0x10d )
#define LCD_LAYER0_CSC_COEFF21_OFFSET          ( 0x4 * 0x10e )
#define LCD_LAYER0_CSC_COEFF22_OFFSET          ( 0x4 * 0x10f )
#define LCD_LAYER0_CSC_COEFF23_OFFSET          ( 0x4 * 0x110 )
#define LCD_LAYER0_CSC_COEFF31_OFFSET          ( 0x4 * 0x111 )
#define LCD_LAYER0_CSC_COEFF32_OFFSET          ( 0x4 * 0x112 )
#define LCD_LAYER0_CSC_COEFF33_OFFSET          ( 0x4 * 0x113 )
#define LCD_LAYER0_CSC_OFF1_OFFSET             ( 0x4 * 0x114 )
#define LCD_LAYER0_CSC_OFF2_OFFSET             ( 0x4 * 0x115 )
#define LCD_LAYER0_CSC_OFF3_OFFSET             ( 0x4 * 0x116 )
#define LCD_LAYER0_DMA_CFG_OFFSET              ( 0x4 * 0x117 )
#define LCD_LAYER0_DMA_START_ADR_OFFSET        ( 0x4 * 0x118 )
#define LCD_LAYER0_DMA_START_SHADOW_OFFSET     ( 0x4 * 0x119 )
#define LCD_LAYER0_DMA_LEN_OFFSET              ( 0x4 * 0x11a )
#define LCD_LAYER0_DMA_LEN_SHADOW_OFFSET       ( 0x4 * 0x11b )
#define LCD_LAYER0_DMA_STATUS_OFFSET           ( 0x4 * 0x11c )
#define LCD_LAYER0_DMA_LINE_WIDTH_OFFSET       ( 0x4 * 0x11d )
#define LCD_LAYER0_DMA_LINE_VSTRIDE_OFFSET     ( 0x4 * 0x11e )
#define LCD_LAYER0_DMA_FIFO_STATUS_OFFSET      ( 0x4 * 0x11f )
#define LCD_LAYER0_CFG2_OFFSET                 ( 0x4 * 0x120 )
#define LCD_LAYER0_DMA_PAGE_ADR_OFFSET         ( 0x4 * 0x121 )
#define LCD_LAYER1_CFG_OFFSET                  ( 0x4 * 0x200 )
#define LCD_LAYER1_COL_START_OFFSET            ( 0x4 * 0x201 )
#define LCD_LAYER1_ROW_START_OFFSET            ( 0x4 * 0x202 )
#define LCD_LAYER1_WIDTH_OFFSET                ( 0x4 * 0x203 )
#define LCD_LAYER1_HEIGHT_OFFSET               ( 0x4 * 0x204 )
#define LCD_LAYER1_SCALE_CFG_OFFSET            ( 0x4 * 0x205 )
#define LCD_LAYER1_ALPHA_OFFSET                ( 0x4 * 0x206 )
#define LCD_LAYER1_INV_COLOUR_LS_OFFSET        ( 0x4 * 0x207 )
#define LCD_LAYER1_INV_COLOUR_MS_OFFSET        ( 0x4 * 0x208 )
#define LCD_LAYER1_TRANS_COLOUR_LS_OFFSET      ( 0x4 * 0x209 )
#define LCD_LAYER1_TRANS_COLOUR_MS_OFFSET      ( 0x4 * 0x20a )
#define LCD_LAYER1_CSC_COEFF11_OFFSET          ( 0x4 * 0x20b )
#define LCD_LAYER1_CSC_COEFF12_OFFSET          ( 0x4 * 0x20c )
#define LCD_LAYER1_CSC_COEFF13_OFFSET          ( 0x4 * 0x20d )
#define LCD_LAYER1_CSC_COEFF21_OFFSET          ( 0x4 * 0x20e )
#define LCD_LAYER1_CSC_COEFF22_OFFSET          ( 0x4 * 0x20f )
#define LCD_LAYER1_CSC_COEFF23_OFFSET          ( 0x4 * 0x210 )
#define LCD_LAYER1_CSC_COEFF31_OFFSET          ( 0x4 * 0x211 )
#define LCD_LAYER1_CSC_COEFF32_OFFSET          ( 0x4 * 0x212 )
#define LCD_LAYER1_CSC_COEFF33_OFFSET          ( 0x4 * 0x213 )
#define LCD_LAYER1_CSC_OFF1_OFFSET             ( 0x4 * 0x214 )
#define LCD_LAYER1_CSC_OFF2_OFFSET             ( 0x4 * 0x215 )
#define LCD_LAYER1_CSC_OFF3_OFFSET             ( 0x4 * 0x216 )
#define LCD_LAYER1_DMA_CFG_OFFSET              ( 0x4 * 0x217 )
#define LCD_LAYER1_DMA_START_ADR_OFFSET        ( 0x4 * 0x218 )
#define LCD_LAYER1_DMA_START_SHADOW_OFFSET     ( 0x4 * 0x219 )
#define LCD_LAYER1_DMA_LEN_OFFSET              ( 0x4 * 0x21a )
#define LCD_LAYER1_DMA_LEN_SHADOW_OFFSET       ( 0x4 * 0x21b )
#define LCD_LAYER1_DMA_STATUS_OFFSET           ( 0x4 * 0x21c )
#define LCD_LAYER1_DMA_LINE_WIDTH_OFFSET       ( 0x4 * 0x21d )
#define LCD_LAYER1_DMA_LINE_VSTRIDE_OFFSET     ( 0x4 * 0x21e )
#define LCD_LAYER1_DMA_FIFO_STATUS_OFFSET      ( 0x4 * 0x21f )
#define LCD_LAYER1_CFG2_OFFSET                 ( 0x4 * 0x220 )
#define LCD_LAYER1_DMA_PAGE_ADR_OFFSET         ( 0x4 * 0x221 )
#define LCD_LAYER2_CFG_OFFSET                  ( 0x4 * 0x300 )
#define LCD_LAYER2_COL_START_OFFSET            ( 0x4 * 0x301 )
#define LCD_LAYER2_ROW_START_OFFSET            ( 0x4 * 0x302 )
#define LCD_LAYER2_WIDTH_OFFSET                ( 0x4 * 0x303 )
#define LCD_LAYER2_HEIGHT_OFFSET               ( 0x4 * 0x304 )
#define LCD_LAYER2_SCALE_CFG_OFFSET            ( 0x4 * 0x305 )
#define LCD_LAYER2_ALPHA_OFFSET                ( 0x4 * 0x306 )
#define LCD_LAYER2_INV_COLOUR_LS_OFFSET        ( 0x4 * 0x307 )
#define LCD_LAYER2_INV_COLOUR_MS_OFFSET        ( 0x4 * 0x308 )
#define LCD_LAYER2_TRANS_COLOUR_LS_OFFSET      ( 0x4 * 0x309 )
#define LCD_LAYER2_TRANS_COLOUR_MS_OFFSET      ( 0x4 * 0x30a )
#define LCD_LAYER2_CSC_COEFF11_OFFSET          ( 0x4 * 0x30b )
#define LCD_LAYER2_CSC_COEFF12_OFFSET          ( 0x4 * 0x30c )
#define LCD_LAYER2_CSC_COEFF13_OFFSET          ( 0x4 * 0x30d )
#define LCD_LAYER2_CSC_COEFF21_OFFSET          ( 0x4 * 0x30e )
#define LCD_LAYER2_CSC_COEFF22_OFFSET          ( 0x4 * 0x30f )
#define LCD_LAYER2_CSC_COEFF23_OFFSET          ( 0x4 * 0x310 )
#define LCD_LAYER2_CSC_COEFF31_OFFSET          ( 0x4 * 0x311 )
#define LCD_LAYER2_CSC_COEFF32_OFFSET          ( 0x4 * 0x312 )
#define LCD_LAYER2_CSC_COEFF33_OFFSET          ( 0x4 * 0x313 )
#define LCD_LAYER2_CSC_OFF1_OFFSET             ( 0x4 * 0x314 )
#define LCD_LAYER2_CSC_OFF2_OFFSET             ( 0x4 * 0x315 )
#define LCD_LAYER2_CSC_OFF3_OFFSET             ( 0x4 * 0x316 )
#define LCD_LAYER2_DMA_CFG_OFFSET              ( 0x4 * 0x317 )
#define LCD_LAYER2_DMA_START_ADR_OFFSET        ( 0x4 * 0x318 )
#define LCD_LAYER2_DMA_START_SHADOW_OFFSET     ( 0x4 * 0x319 )
#define LCD_LAYER2_DMA_LEN_OFFSET              ( 0x4 * 0x31a )
#define LCD_LAYER2_DMA_LEN_SHADOW_OFFSET       ( 0x4 * 0x31b )
#define LCD_LAYER2_DMA_STATUS_OFFSET           ( 0x4 * 0x31c )
#define LCD_LAYER2_DMA_LINE_WIDTH_OFFSET       ( 0x4 * 0x31d )
#define LCD_LAYER2_DMA_LINE_VSTRIDE_OFFSET     ( 0x4 * 0x31e )
#define LCD_LAYER2_DMA_FIFO_STATUS_OFFSET      ( 0x4 * 0x31f )
#define LCD_LAYER2_CFG2_OFFSET                 ( 0x4 * 0x320 )
#define LCD_LAYER2_DMA_PAGE_ADR_OFFSET         ( 0x4 * 0x321 )
#define LCD_LAYER3_CFG_OFFSET                  ( 0x4 * 0x400 )
#define LCD_LAYER3_COL_START_OFFSET            ( 0x4 * 0x401 )
#define LCD_LAYER3_ROW_START_OFFSET            ( 0x4 * 0x402 )
#define LCD_LAYER3_WIDTH_OFFSET                ( 0x4 * 0x403 )
#define LCD_LAYER3_HEIGHT_OFFSET               ( 0x4 * 0x404 )
#define LCD_LAYER3_SCALE_CFG_OFFSET            ( 0x4 * 0x405 )
#define LCD_LAYER3_ALPHA_OFFSET                ( 0x4 * 0x406 )
#define LCD_LAYER3_INV_COLOUR_LS_OFFSET        ( 0x4 * 0x407 )
#define LCD_LAYER3_INV_COLOUR_MS_OFFSET        ( 0x4 * 0x408 )
#define LCD_LAYER3_TRANS_COLOUR_LS_OFFSET      ( 0x4 * 0x409 )
#define LCD_LAYER3_TRANS_COLOUR_MS_OFFSET      ( 0x4 * 0x40a )
#define LCD_LAYER3_CSC_COEFF11_OFFSET          ( 0x4 * 0x40b )
#define LCD_LAYER3_CSC_COEFF12_OFFSET          ( 0x4 * 0x40c )
#define LCD_LAYER3_CSC_COEFF13_OFFSET          ( 0x4 * 0x40d )
#define LCD_LAYER3_CSC_COEFF21_OFFSET          ( 0x4 * 0x40e )
#define LCD_LAYER3_CSC_COEFF22_OFFSET          ( 0x4 * 0x40f )
#define LCD_LAYER3_CSC_COEFF23_OFFSET          ( 0x4 * 0x410 )
#define LCD_LAYER3_CSC_COEFF31_OFFSET          ( 0x4 * 0x411 )
#define LCD_LAYER3_CSC_COEFF32_OFFSET          ( 0x4 * 0x412 )
#define LCD_LAYER3_CSC_COEFF33_OFFSET          ( 0x4 * 0x413 )
#define LCD_LAYER3_CSC_OFF1_OFFSET             ( 0x4 * 0x414 )
#define LCD_LAYER3_CSC_OFF2_OFFSET             ( 0x4 * 0x415 )
#define LCD_LAYER3_CSC_OFF3_OFFSET             ( 0x4 * 0x416 )
#define LCD_LAYER3_DMA_CFG_OFFSET              ( 0x4 * 0x417 )
#define LCD_LAYER3_DMA_START_ADR_OFFSET        ( 0x4 * 0x418 )
#define LCD_LAYER3_DMA_START_SHADOW_OFFSET     ( 0x4 * 0x419 )
#define LCD_LAYER3_DMA_LEN_OFFSET              ( 0x4 * 0x41a )
#define LCD_LAYER3_DMA_LEN_SHADOW_OFFSET       ( 0x4 * 0x41b )
#define LCD_LAYER3_DMA_STATUS_OFFSET           ( 0x4 * 0x41c )
#define LCD_LAYER3_DMA_LINE_WIDTH_OFFSET       ( 0x4 * 0x41d )
#define LCD_LAYER3_DMA_LINE_VSTRIDE_OFFSET     ( 0x4 * 0x41e )
#define LCD_LAYER3_DMA_FIFO_STATUS_OFFSET      ( 0x4 * 0x41f )
#define LCD_LAYER3_CFG2_OFFSET                 ( 0x4 * 0x420 )
#define LCD_LAYER3_DMA_PAGE_ADR_OFFSET         ( 0x4 * 0x421 )
#define LCD_LAYER2_CLUT0_OFFSET                ( 0x4 * 0x500 )
#define LCD_LAYER2_CLUT1_OFFSET                ( 0x4 * 0x501 )
#define LCD_LAYER2_CLUT2_OFFSET                ( 0x4 * 0x502 )
#define LCD_LAYER2_CLUT3_OFFSET                ( 0x4 * 0x503 )
#define LCD_LAYER2_CLUT4_OFFSET                ( 0x4 * 0x504 )
#define LCD_LAYER2_CLUT5_OFFSET                ( 0x4 * 0x505 )
#define LCD_LAYER2_CLUT6_OFFSET                ( 0x4 * 0x506 )
#define LCD_LAYER2_CLUT7_OFFSET                ( 0x4 * 0x507 )
#define LCD_LAYER2_CLUT8_OFFSET                ( 0x4 * 0x508 )
#define LCD_LAYER2_CLUT9_OFFSET                ( 0x4 * 0x509 )
#define LCD_LAYER2_CLUT10_OFFSET               ( 0x4 * 0x50a )
#define LCD_LAYER2_CLUT11_OFFSET               ( 0x4 * 0x50b )
#define LCD_LAYER2_CLUT12_OFFSET               ( 0x4 * 0x50c )
#define LCD_LAYER2_CLUT13_OFFSET               ( 0x4 * 0x50d )
#define LCD_LAYER2_CLUT14_OFFSET               ( 0x4 * 0x50e )
#define LCD_LAYER2_CLUT15_OFFSET               ( 0x4 * 0x50f )
#define LCD_LAYER3_CLUT0_OFFSET                ( 0x4 * 0x600 )
#define LCD_LAYER3_CLUT1_OFFSET                ( 0x4 * 0x601 )
#define LCD_LAYER3_CLUT2_OFFSET                ( 0x4 * 0x602 )
#define LCD_LAYER3_CLUT3_OFFSET                ( 0x4 * 0x603 )
#define LCD_LAYER3_CLUT4_OFFSET                ( 0x4 * 0x604 )
#define LCD_LAYER3_CLUT5_OFFSET                ( 0x4 * 0x605 )
#define LCD_LAYER3_CLUT6_OFFSET                ( 0x4 * 0x606 )
#define LCD_LAYER3_CLUT7_OFFSET                ( 0x4 * 0x607 )
#define LCD_LAYER3_CLUT8_OFFSET                ( 0x4 * 0x608 )
#define LCD_LAYER3_CLUT9_OFFSET                ( 0x4 * 0x609 )
#define LCD_LAYER3_CLUT10_OFFSET               ( 0x4 * 0x60a )
#define LCD_LAYER3_CLUT11_OFFSET               ( 0x4 * 0x60b )
#define LCD_LAYER3_CLUT12_OFFSET               ( 0x4 * 0x60c )
#define LCD_LAYER3_CLUT13_OFFSET               ( 0x4 * 0x60d )
#define LCD_LAYER3_CLUT14_OFFSET               ( 0x4 * 0x60e )
#define LCD_LAYER3_CLUT15_OFFSET               ( 0x4 * 0x60f )
#define LCD_LAYER0_DMA_START_CB_ADR_OFFSET     ( 0x4 * 0x700 )
#define LCD_LAYER0_DMA_START_CB_SHADOW_OFFSET  ( 0x4 * 0x701 )
#define LCD_LAYER0_DMA_CB_LINE_WIDTH_OFFSET    ( 0x4 * 0x702 )
#define LCD_LAYER0_DMA_CB_LINE_VSTRIDE_OFFSET  ( 0x4 * 0x703 )
#define LCD_LAYER0_DMA_START_CR_ADR_OFFSET     ( 0x4 * 0x704 )
#define LCD_LAYER0_DMA_START_CR_SHADOW_OFFSET  ( 0x4 * 0x705 )
#define LCD_LAYER0_DMA_CR_LINE_WIDTH_OFFSET    ( 0x4 * 0x706 )
#define LCD_LAYER0_DMA_CR_LINE_VSTRIDE_OFFSET  ( 0x4 * 0x707 )
#define LCD_LAYER1_DMA_START_CB_ADR_OFFSET     ( 0x4 * 0x708 )
#define LCD_LAYER1_DMA_START_CB_SHADOW_OFFSET  ( 0x4 * 0x709 )
#define LCD_LAYER1_DMA_CB_LINE_WIDTH_OFFSET    ( 0x4 * 0x70a )
#define LCD_LAYER1_DMA_CB_LINE_VSTRIDE_OFFSET  ( 0x4 * 0x70b )
#define LCD_LAYER1_DMA_START_CR_ADR_OFFSET     ( 0x4 * 0x70c )
#define LCD_LAYER1_DMA_START_CR_SHADOW_OFFSET  ( 0x4 * 0x70d )
#define LCD_LAYER1_DMA_CR_LINE_WIDTH_OFFSET    ( 0x4 * 0x70e )
#define LCD_LAYER1_DMA_CR_LINE_VSTRIDE_OFFSET  ( 0x4 * 0x70f )
#define LCD_OUT_FORMAT_CFG_OFFSET              ( 0x4 * 0x800 )
#define LCD_HSYNC_WIDTH_OFFSET                 ( 0x4 * 0x801 )
#define LCD_H_BACKPORCH_OFFSET                 ( 0x4 * 0x802 )
#define LCD_H_ACTIVEWIDTH_OFFSET               ( 0x4 * 0x803 )
#define LCD_H_FRONTPORCH_OFFSET                ( 0x4 * 0x804 )
#define LCD_VSYNC_WIDTH_OFFSET                 ( 0x4 * 0x805 )
#define LCD_V_BACKPORCH_OFFSET                 ( 0x4 * 0x806 )
#define LCD_V_ACTIVEHEIGHT_OFFSET              ( 0x4 * 0x807 )
#define LCD_V_FRONTPORCH_OFFSET                ( 0x4 * 0x808 )
#define LCD_VSYNC_START_OFFSET_OFFSET          ( 0x4 * 0x809 )
#define LCD_VSYNC_END_OFFSET_OFFSET            ( 0x4 * 0x80a )
#define LCD_V_BACKPORCH_EVEN_OFFSET            ( 0x4 * 0x80b )
#define LCD_VSYNC_WIDTH_EVEN_OFFSET            ( 0x4 * 0x80c )
#define LCD_V_ACTIVEHEIGHT_EVEN_OFFSET         ( 0x4 * 0x80d )
#define LCD_V_FRONTPORCH_EVEN_OFFSET           ( 0x4 * 0x80e )
#define LCD_VSYNC_START_OFFSET_EVEN_OFFSET     ( 0x4 * 0x80f )
#define LCD_VSYNC_END_OFFSET_EVEN_OFFSET       ( 0x4 * 0x810 )
#define LCD_TIMING_GEN_TRIG_OFFSET             ( 0x4 * 0x811 )
#define LCD_PWM0_CTRL_OFFSET                   ( 0x4 * 0x812 )
#define LCD_PWM0_RPT_LEADIN_OFFSET             ( 0x4 * 0x813 )
#define LCD_PWM0_HIGH_LOW_OFFSET               ( 0x4 * 0x814 )
#define LCD_PWM1_CTRL_OFFSET                   ( 0x4 * 0x815 )
#define LCD_PWM1_RPT_LEADIN_OFFSET             ( 0x4 * 0x816 )
#define LCD_PWM1_HIGH_LOW_OFFSET               ( 0x4 * 0x817 )
#define LCD_PWM2_CTRL_OFFSET                   ( 0x4 * 0x818 )
#define LCD_PWM2_RPT_LEADIN_OFFSET             ( 0x4 * 0x819 )
#define LCD_PWM2_HIGH_LOW_OFFSET               ( 0x4 * 0x81a )
#define LCD_VIDEO0_DMA0_BYTES_OFFSET           ( 0x4 * 0xb00 )
#define LCD_VIDEO0_DMA0_STATE_OFFSET           ( 0x4 * 0xb01 )
#define LCD_VIDEO0_DMA1_BYTES_OFFSET           ( 0x4 * 0xb02 )
#define LCD_VIDEO0_DMA1_STATE_OFFSET           ( 0x4 * 0xb03 )
#define LCD_VIDEO0_DMA2_BYTES_OFFSET           ( 0x4 * 0xb04 )
#define LCD_VIDEO0_DMA2_STATE_OFFSET           ( 0x4 * 0xb05 )
#define LCD_VIDEO1_DMA0_BYTES_OFFSET           ( 0x4 * 0xb06 )
#define LCD_VIDEO1_DMA0_STATE_OFFSET           ( 0x4 * 0xb07 )
#define LCD_VIDEO1_DMA1_BYTES_OFFSET           ( 0x4 * 0xb08 )
#define LCD_VIDEO1_DMA1_STATE_OFFSET           ( 0x4 * 0xb09 )
#define LCD_VIDEO1_DMA2_BYTES_OFFSET           ( 0x4 * 0xb0a )
#define LCD_VIDEO1_DMA2_STATE_OFFSET           ( 0x4 * 0xb0b )
#define LCD_GRAPHIC0_DMA_BYTES_OFFSET          ( 0x4 * 0xb0c )
#define LCD_GRAPHIC0_DMA_STATE_OFFSET          ( 0x4 * 0xb0d )
#define LCD_GRAPHIC1_DMA_BYTES_OFFSET          ( 0x4 * 0xb0e )
#define LCD_GRAPHIC1_DMA_STATE_OFFSET          ( 0x4 * 0xb0f )
#define LCD_BASE_ADR                         ( (PBI_AP9_CONTROL_ADR + 0x30000) )
#define LCD_CONTROL_ADR                     ( (LCD_BASE_ADR + LCD_CONTROL_OFFSET) )
#define LCD_INT_STATUS_ADR                  ( (LCD_BASE_ADR + LCD_INT_STATUS_OFFSET) )
#define LCD_INT_ENABLE_ADR                  ( (LCD_BASE_ADR + LCD_INT_ENABLE_OFFSET) )
#define LCD_INT_CLEAR_ADR                   ( (LCD_BASE_ADR + LCD_INT_CLEAR_OFFSET) )
#define LCD_LINE_COUNT_ADR                  ( (LCD_BASE_ADR + LCD_LINE_COUNT_OFFSET) )
#define LCD_LINE_COMPARE_ADR                ( (LCD_BASE_ADR + LCD_LINE_COMPARE_OFFSET) )
#define LCD_VSTATUS_ADR                     ( (LCD_BASE_ADR + LCD_VSTATUS_OFFSET) )
#define LCD_VSTATUS_COMPARE_ADR             ( (LCD_BASE_ADR + LCD_VSTATUS_COMPARE_OFFSET) )
#define LCD_FIELD_INT_CFG_ADR               ( (LCD_BASE_ADR + LCD_FIELD_INT_CFG_OFFSET) )
#define LCD_FIFO_FLUSH_ADR                  ( (LCD_BASE_ADR + LCD_FIFO_FLUSH_OFFSET) )
#define LCD_SCREEN_WIDTH_ADR                ( (LCD_BASE_ADR + LCD_SCREEN_WIDTH_OFFSET) )
#define LCD_SCREEN_HEIGHT_ADR               ( (LCD_BASE_ADR + LCD_SCREEN_HEIGHT_OFFSET) )
#define LCD_BG_COLOUR_MS_ADR                ( (LCD_BASE_ADR + LCD_BG_COLOUR_MS_OFFSET) )
#define LCD_BG_COLOUR_LS_ADR                ( (LCD_BASE_ADR + LCD_BG_COLOUR_LS_OFFSET) )
#define LCD_RAM_CFG_ADR                     ( (LCD_BASE_ADR + LCD_RAM_CFG_OFFSET) )
#define LCD_LAYER0_CFG_ADR                  ( (LCD_BASE_ADR + LCD_LAYER0_CFG_OFFSET) )
#define LCD_LAYER0_COL_START_ADR            ( (LCD_BASE_ADR + LCD_LAYER0_COL_START_OFFSET) )
#define LCD_LAYER0_ROW_START_ADR            ( (LCD_BASE_ADR + LCD_LAYER0_ROW_START_OFFSET) )
#define LCD_LAYER0_WIDTH_ADR                ( (LCD_BASE_ADR + LCD_LAYER0_WIDTH_OFFSET) )
#define LCD_LAYER0_HEIGHT_ADR               ( (LCD_BASE_ADR + LCD_LAYER0_HEIGHT_OFFSET) )
#define LCD_LAYER0_SCALE_CFG_ADR            ( (LCD_BASE_ADR + LCD_LAYER0_SCALE_CFG_OFFSET) )
//#define LCD_LAYER0_ALPHA_ADR                ( (LCD_BASE_ADR + LCD_LAYER0_ALPHA_OFFSET) )
//#define LCD_LAYER0_INV_COLOUR_ADR           ( (LCD_BASE_ADR + LCD_LAYER0_INV_COLOUR_OFFSET) )
//#define LCD_LAYER0_TRANS_COLOUR_ADR         ( (LCD_BASE_ADR + LCD_LAYER0_TRANS_COLOUR_OFFSET) )
#define LCD_LAYER0_CSC_COEFF11_ADR          ( (LCD_BASE_ADR + LCD_LAYER0_CSC_COEFF11_OFFSET) )
#define LCD_LAYER0_CSC_COEFF12_ADR          ( (LCD_BASE_ADR + LCD_LAYER0_CSC_COEFF12_OFFSET) )
#define LCD_LAYER0_CSC_COEFF13_ADR          ( (LCD_BASE_ADR + LCD_LAYER0_CSC_COEFF13_OFFSET) )
#define LCD_LAYER0_CSC_COEFF21_ADR          ( (LCD_BASE_ADR + LCD_LAYER0_CSC_COEFF21_OFFSET) )
#define LCD_LAYER0_CSC_COEFF22_ADR          ( (LCD_BASE_ADR + LCD_LAYER0_CSC_COEFF22_OFFSET) )
#define LCD_LAYER0_CSC_COEFF23_ADR          ( (LCD_BASE_ADR + LCD_LAYER0_CSC_COEFF23_OFFSET) )
#define LCD_LAYER0_CSC_COEFF31_ADR          ( (LCD_BASE_ADR + LCD_LAYER0_CSC_COEFF31_OFFSET) )
#define LCD_LAYER0_CSC_COEFF32_ADR          ( (LCD_BASE_ADR + LCD_LAYER0_CSC_COEFF32_OFFSET) )
#define LCD_LAYER0_CSC_COEFF33_ADR          ( (LCD_BASE_ADR + LCD_LAYER0_CSC_COEFF33_OFFSET) )
#define LCD_LAYER0_CSC_OFF1_ADR             ( (LCD_BASE_ADR + LCD_LAYER0_CSC_OFF1_OFFSET) )
#define LCD_LAYER0_CSC_OFF2_ADR             ( (LCD_BASE_ADR + LCD_LAYER0_CSC_OFF2_OFFSET) )
#define LCD_LAYER0_CSC_OFF3_ADR             ( (LCD_BASE_ADR + LCD_LAYER0_CSC_OFF3_OFFSET) )
#define LCD_LAYER0_DMA_CFG_ADR              ( (LCD_BASE_ADR + LCD_LAYER0_DMA_CFG_OFFSET) )
#define LCD_LAYER0_DMA_START_ADR_ADR        ( (LCD_BASE_ADR + LCD_LAYER0_DMA_START_ADR_OFFSET) )
#define LCD_LAYER0_DMA_START_SHADOW_ADR     ( (LCD_BASE_ADR + LCD_LAYER0_DMA_START_SHADOW_OFFSET) )
#define LCD_LAYER0_DMA_LEN_ADR              ( (LCD_BASE_ADR + LCD_LAYER0_DMA_LEN_OFFSET) )
#define LCD_LAYER0_DMA_LEN_SHADOW_ADR       ( (LCD_BASE_ADR + LCD_LAYER0_DMA_LEN_SHADOW_OFFSET) )
#define LCD_LAYER0_DMA_STATUS_ADR           ( (LCD_BASE_ADR + LCD_LAYER0_DMA_STATUS_OFFSET) )
#define LCD_LAYER0_DMA_LINE_WIDTH_ADR       ( (LCD_BASE_ADR + LCD_LAYER0_DMA_LINE_WIDTH_OFFSET) )
#define LCD_LAYER0_DMA_LINE_VSTRIDE_ADR     ( (LCD_BASE_ADR + LCD_LAYER0_DMA_LINE_VSTRIDE_OFFSET) )
#define LCD_LAYER0_DMA_START_CB_ADR_ADR     ( (LCD_BASE_ADR + LCD_LAYER0_DMA_START_CB_ADR_OFFSET) )
#define LCD_LAYER0_DMA_START_CB_SHADOW_ADR  ( (LCD_BASE_ADR + LCD_LAYER0_DMA_START_CB_SHADOW_OFFSET) )
#define LCD_LAYER0_DMA_CB_LINE_WIDTH_ADR    ( (LCD_BASE_ADR + LCD_LAYER0_DMA_CB_LINE_WIDTH_OFFSET) )
#define LCD_LAYER0_DMA_CB_LINE_VSTRIDE_ADR  ( (LCD_BASE_ADR + LCD_LAYER0_DMA_CB_LINE_VSTRIDE_OFFSET) )
#define LCD_LAYER0_DMA_START_CR_ADR_ADR     ( (LCD_BASE_ADR + LCD_LAYER0_DMA_START_CR_ADR_OFFSET) )
#define LCD_LAYER0_DMA_START_CR_SHADOW_ADR  ( (LCD_BASE_ADR + LCD_LAYER0_DMA_START_CR_SHADOW_OFFSET) )
#define LCD_LAYER0_DMA_CR_LINE_WIDTH_ADR    ( (LCD_BASE_ADR + LCD_LAYER0_DMA_CR_LINE_WIDTH_OFFSET) )
#define LCD_LAYER0_DMA_CR_LINE_VSTRIDE_ADR  ( (LCD_BASE_ADR + LCD_LAYER0_DMA_CR_LINE_VSTRIDE_OFFSET) )
#define LCD_LAYER0_DMA_FIFO_STATUS_ADR      ( (LCD_BASE_ADR + LCD_LAYER0_DMA_FIFO_STATUS_OFFSET) )
#define LCD_LAYER0_DMA_PAGE_ADR             ( (LCD_BASE_ADR + LCD_LAYER0_DMA_PAGE_ADR_OFFSET) )
#define LCD_LAYER1_CFG_ADR                  ( (LCD_BASE_ADR + LCD_LAYER1_CFG_OFFSET) )
#define LCD_LAYER1_COL_START_ADR            ( (LCD_BASE_ADR + LCD_LAYER1_COL_START_OFFSET) )
#define LCD_LAYER1_ROW_START_ADR            ( (LCD_BASE_ADR + LCD_LAYER1_ROW_START_OFFSET) )
#define LCD_LAYER1_WIDTH_ADR                ( (LCD_BASE_ADR + LCD_LAYER1_WIDTH_OFFSET) )
#define LCD_LAYER1_HEIGHT_ADR               ( (LCD_BASE_ADR + LCD_LAYER1_HEIGHT_OFFSET) )
#define LCD_LAYER1_SCALE_CFG_ADR            ( (LCD_BASE_ADR + LCD_LAYER1_SCALE_CFG_OFFSET) )
//#define LCD_LAYER1_ALPHA_ADR                ( (LCD_BASE_ADR + LCD_LAYER1_ALPHA_OFFSET) )
//#define LCD_LAYER1_INV_COLOUR_ADR           ( (LCD_BASE_ADR + LCD_LAYER1_INV_COLOUR_OFFSET) )
//#define LCD_LAYER1_TRANS_COLOUR_ADR         ( (LCD_BASE_ADR + LCD_LAYER1_TRANS_COLOUR_OFFSET) )
#define LCD_LAYER1_CSC_COEFF11_ADR          ( (LCD_BASE_ADR + LCD_LAYER1_CSC_COEFF11_OFFSET) )
#define LCD_LAYER1_CSC_COEFF12_ADR          ( (LCD_BASE_ADR + LCD_LAYER1_CSC_COEFF12_OFFSET) )
#define LCD_LAYER1_CSC_COEFF13_ADR          ( (LCD_BASE_ADR + LCD_LAYER1_CSC_COEFF13_OFFSET) )
#define LCD_LAYER1_CSC_COEFF21_ADR          ( (LCD_BASE_ADR + LCD_LAYER1_CSC_COEFF21_OFFSET) )
#define LCD_LAYER1_CSC_COEFF22_ADR          ( (LCD_BASE_ADR + LCD_LAYER1_CSC_COEFF22_OFFSET) )
#define LCD_LAYER1_CSC_COEFF23_ADR          ( (LCD_BASE_ADR + LCD_LAYER1_CSC_COEFF23_OFFSET) )
#define LCD_LAYER1_CSC_COEFF31_ADR          ( (LCD_BASE_ADR + LCD_LAYER1_CSC_COEFF31_OFFSET) )
#define LCD_LAYER1_CSC_COEFF32_ADR          ( (LCD_BASE_ADR + LCD_LAYER1_CSC_COEFF32_OFFSET) )
#define LCD_LAYER1_CSC_COEFF33_ADR          ( (LCD_BASE_ADR + LCD_LAYER1_CSC_COEFF33_OFFSET) )
#define LCD_LAYER1_CSC_OFF1_ADR             ( (LCD_BASE_ADR + LCD_LAYER1_CSC_OFF1_OFFSET) )
#define LCD_LAYER1_CSC_OFF2_ADR             ( (LCD_BASE_ADR + LCD_LAYER1_CSC_OFF2_OFFSET) )
#define LCD_LAYER1_CSC_OFF3_ADR             ( (LCD_BASE_ADR + LCD_LAYER1_CSC_OFF3_OFFSET) )
#define LCD_LAYER1_DMA_CFG_ADR              ( (LCD_BASE_ADR + LCD_LAYER1_DMA_CFG_OFFSET) )
#define LCD_LAYER1_DMA_START_ADR_ADR        ( (LCD_BASE_ADR + LCD_LAYER1_DMA_START_ADR_OFFSET) )
#define LCD_LAYER1_DMA_START_SHADOW_ADR     ( (LCD_BASE_ADR + LCD_LAYER1_DMA_START_SHADOW_OFFSET) )
#define LCD_LAYER1_DMA_LEN_ADR              ( (LCD_BASE_ADR + LCD_LAYER1_DMA_LEN_OFFSET) )
#define LCD_LAYER1_DMA_LEN_SHADOW_ADR       ( (LCD_BASE_ADR + LCD_LAYER1_DMA_LEN_SHADOW_OFFSET) )
#define LCD_LAYER1_DMA_STATUS_ADR           ( (LCD_BASE_ADR + LCD_LAYER1_DMA_STATUS_OFFSET) )
#define LCD_LAYER1_DMA_LINE_WIDTH_ADR       ( (LCD_BASE_ADR + LCD_LAYER1_DMA_LINE_WIDTH_OFFSET) )
#define LCD_LAYER1_DMA_LINE_VSTRIDE_ADR     ( (LCD_BASE_ADR + LCD_LAYER1_DMA_LINE_VSTRIDE_OFFSET) )
#define LCD_LAYER1_DMA_START_CB_ADR_ADR     ( (LCD_BASE_ADR + LCD_LAYER1_DMA_START_CB_ADR_OFFSET) )
#define LCD_LAYER1_DMA_START_CB_SHADOW_ADR  ( (LCD_BASE_ADR + LCD_LAYER1_DMA_START_CB_SHADOW_OFFSET) )
#define LCD_LAYER1_DMA_CB_LINE_WIDTH_ADR    ( (LCD_BASE_ADR + LCD_LAYER1_DMA_CB_LINE_WIDTH_OFFSET) )
#define LCD_LAYER1_DMA_CB_LINE_VSTRIDE_ADR  ( (LCD_BASE_ADR + LCD_LAYER1_DMA_CB_LINE_VSTRIDE_OFFSET) )
#define LCD_LAYER1_DMA_START_CR_ADR_ADR     ( (LCD_BASE_ADR + LCD_LAYER1_DMA_START_CR_ADR_OFFSET) )
#define LCD_LAYER1_DMA_START_CR_SHADOW_ADR  ( (LCD_BASE_ADR + LCD_LAYER1_DMA_START_CR_SHADOW_OFFSET) )
#define LCD_LAYER1_DMA_CR_LINE_WIDTH_ADR    ( (LCD_BASE_ADR + LCD_LAYER1_DMA_CR_LINE_WIDTH_OFFSET) )
#define LCD_LAYER1_DMA_CR_LINE_VSTRIDE_ADR  ( (LCD_BASE_ADR + LCD_LAYER1_DMA_CR_LINE_VSTRIDE_OFFSET) )
#define LCD_LAYER1_DMA_FIFO_STATUS_ADR      ( (LCD_BASE_ADR + LCD_LAYER1_DMA_FIFO_STATUS_OFFSET) )
#define LCD_LAYER1_DMA_PAGE_ADR             ( (LCD_BASE_ADR + LCD_LAYER1_DMA_PAGE_ADR_OFFSET) )
#define LCD_LAYER2_CFG_ADR                  ( (LCD_BASE_ADR + LCD_LAYER2_CFG_OFFSET) )
#define LCD_LAYER2_COL_START_ADR            ( (LCD_BASE_ADR + LCD_LAYER2_COL_START_OFFSET) )
#define LCD_LAYER2_ROW_START_ADR            ( (LCD_BASE_ADR + LCD_LAYER2_ROW_START_OFFSET) )
#define LCD_LAYER2_WIDTH_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_WIDTH_OFFSET) )
#define LCD_LAYER2_HEIGHT_ADR               ( (LCD_BASE_ADR + LCD_LAYER2_HEIGHT_OFFSET) )
#define LCD_LAYER2_SCALE_CFG_ADR            ( (LCD_BASE_ADR + LCD_LAYER2_SCALE_CFG_OFFSET) )
//#define LCD_LAYER2_ALPHA_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_ALPHA_OFFSET) )
//#define LCD_LAYER2_INV_COLOUR_ADR           ( (LCD_BASE_ADR + LCD_LAYER2_INV_COLOUR_OFFSET) )
//#define LCD_LAYER2_TRANS_COLOUR_ADR         ( (LCD_BASE_ADR + LCD_LAYER2_TRANS_COLOUR_OFFSET) )
#define LCD_LAYER2_CSC_COEFF11_ADR          ( (LCD_BASE_ADR + LCD_LAYER2_CSC_COEFF11_OFFSET) )
#define LCD_LAYER2_CSC_COEFF12_ADR          ( (LCD_BASE_ADR + LCD_LAYER2_CSC_COEFF12_OFFSET) )
#define LCD_LAYER2_CSC_COEFF13_ADR          ( (LCD_BASE_ADR + LCD_LAYER2_CSC_COEFF13_OFFSET) )
#define LCD_LAYER2_CSC_COEFF21_ADR          ( (LCD_BASE_ADR + LCD_LAYER2_CSC_COEFF21_OFFSET) )
#define LCD_LAYER2_CSC_COEFF22_ADR          ( (LCD_BASE_ADR + LCD_LAYER2_CSC_COEFF22_OFFSET) )
#define LCD_LAYER2_CSC_COEFF23_ADR          ( (LCD_BASE_ADR + LCD_LAYER2_CSC_COEFF23_OFFSET) )
#define LCD_LAYER2_CSC_COEFF31_ADR          ( (LCD_BASE_ADR + LCD_LAYER2_CSC_COEFF31_OFFSET) )
#define LCD_LAYER2_CSC_COEFF32_ADR          ( (LCD_BASE_ADR + LCD_LAYER2_CSC_COEFF32_OFFSET) )
#define LCD_LAYER2_CSC_COEFF33_ADR          ( (LCD_BASE_ADR + LCD_LAYER2_CSC_COEFF33_OFFSET) )
#define LCD_LAYER2_CSC_OFF1_ADR             ( (LCD_BASE_ADR + LCD_LAYER2_CSC_OFF1_OFFSET) )
#define LCD_LAYER2_CSC_OFF2_ADR             ( (LCD_BASE_ADR + LCD_LAYER2_CSC_OFF2_OFFSET) )
#define LCD_LAYER2_CSC_OFF3_ADR             ( (LCD_BASE_ADR + LCD_LAYER2_CSC_OFF3_OFFSET) )
#define LCD_LAYER2_DMA_CFG_ADR              ( (LCD_BASE_ADR + LCD_LAYER2_DMA_CFG_OFFSET) )
#define LCD_LAYER2_DMA_START_ADR_ADR        ( (LCD_BASE_ADR + LCD_LAYER2_DMA_START_ADR_OFFSET) )
#define LCD_LAYER2_DMA_START_SHADOW_ADR     ( (LCD_BASE_ADR + LCD_LAYER2_DMA_START_SHADOW_OFFSET) )
#define LCD_LAYER2_DMA_LEN_ADR              ( (LCD_BASE_ADR + LCD_LAYER2_DMA_LEN_OFFSET) )
#define LCD_LAYER2_DMA_LEN_SHADOW_ADR       ( (LCD_BASE_ADR + LCD_LAYER2_DMA_LEN_SHADOW_OFFSET) )
#define LCD_LAYER2_DMA_STATUS_ADR           ( (LCD_BASE_ADR + LCD_LAYER2_DMA_STATUS_OFFSET) )
#define LCD_LAYER2_DMA_LINE_WIDTH_ADR       ( (LCD_BASE_ADR + LCD_LAYER2_DMA_LINE_WIDTH_OFFSET) )
#define LCD_LAYER2_DMA_LINE_VSTRIDE_ADR     ( (LCD_BASE_ADR + LCD_LAYER2_DMA_LINE_VSTRIDE_OFFSET) )
#define LCD_LAYER2_DMA_FIFO_STATUS_ADR      ( (LCD_BASE_ADR + LCD_LAYER2_DMA_FIFO_STATUS_OFFSET) )
#define LCD_LAYER2_DMA_PAGE_ADR             ( (LCD_BASE_ADR + LCD_LAYER2_DMA_PAGE_ADR_OFFSET) )
#define LCD_LAYER2_CLUT0_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT0_OFFSET) )
#define LCD_LAYER2_CLUT1_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT1_OFFSET) )
#define LCD_LAYER2_CLUT2_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT2_OFFSET) )
#define LCD_LAYER2_CLUT3_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT3_OFFSET) )
#define LCD_LAYER2_CLUT4_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT4_OFFSET) )
#define LCD_LAYER2_CLUT5_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT5_OFFSET) )
#define LCD_LAYER2_CLUT6_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT6_OFFSET) )
#define LCD_LAYER2_CLUT7_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT7_OFFSET) )
#define LCD_LAYER2_CLUT8_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT8_OFFSET) )
#define LCD_LAYER2_CLUT9_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT9_OFFSET) )
#define LCD_LAYER2_CLUT10_ADR               ( (LCD_BASE_ADR + LCD_LAYER2_CLUT10_OFFSET) )
#define LCD_LAYER2_CLUT11_ADR               ( (LCD_BASE_ADR + LCD_LAYER2_CLUT11_OFFSET) )
#define LCD_LAYER2_CLUT12_ADR               ( (LCD_BASE_ADR + LCD_LAYER2_CLUT12_OFFSET) )
#define LCD_LAYER2_CLUT13_ADR               ( (LCD_BASE_ADR + LCD_LAYER2_CLUT13_OFFSET) )
#define LCD_LAYER2_CLUT14_ADR               ( (LCD_BASE_ADR + LCD_LAYER2_CLUT14_OFFSET) )
#define LCD_LAYER2_CLUT15_ADR               ( (LCD_BASE_ADR + LCD_LAYER2_CLUT15_OFFSET) )
#define LCD_LAYER3_CFG_ADR                  ( (LCD_BASE_ADR + LCD_LAYER3_CFG_OFFSET) )
#define LCD_LAYER3_COL_START_ADR            ( (LCD_BASE_ADR + LCD_LAYER3_COL_START_OFFSET) )
#define LCD_LAYER3_ROW_START_ADR            ( (LCD_BASE_ADR + LCD_LAYER3_ROW_START_OFFSET) )
#define LCD_LAYER3_WIDTH_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_WIDTH_OFFSET) )
#define LCD_LAYER3_HEIGHT_ADR               ( (LCD_BASE_ADR + LCD_LAYER3_HEIGHT_OFFSET) )
#define LCD_LAYER3_SCALE_CFG_ADR            ( (LCD_BASE_ADR + LCD_LAYER3_SCALE_CFG_OFFSET) )
//#define LCD_LAYER3_ALPHA_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_ALPHA_OFFSET) )
//#define LCD_LAYER3_INV_COLOUR_ADR           ( (LCD_BASE_ADR + LCD_LAYER3_INV_COLOUR_OFFSET) )
//#define LCD_LAYER3_TRANS_COLOUR_ADR         ( (LCD_BASE_ADR + LCD_LAYER3_TRANS_COLOUR_OFFSET) )
#define LCD_LAYER3_CSC_COEFF11_ADR          ( (LCD_BASE_ADR + LCD_LAYER3_CSC_COEFF11_OFFSET) )
#define LCD_LAYER3_CSC_COEFF12_ADR          ( (LCD_BASE_ADR + LCD_LAYER3_CSC_COEFF12_OFFSET) )
#define LCD_LAYER3_CSC_COEFF13_ADR          ( (LCD_BASE_ADR + LCD_LAYER3_CSC_COEFF13_OFFSET) )
#define LCD_LAYER3_CSC_COEFF21_ADR          ( (LCD_BASE_ADR + LCD_LAYER3_CSC_COEFF21_OFFSET) )
#define LCD_LAYER3_CSC_COEFF22_ADR          ( (LCD_BASE_ADR + LCD_LAYER3_CSC_COEFF22_OFFSET) )
#define LCD_LAYER3_CSC_COEFF23_ADR          ( (LCD_BASE_ADR + LCD_LAYER3_CSC_COEFF23_OFFSET) )
#define LCD_LAYER3_CSC_COEFF31_ADR          ( (LCD_BASE_ADR + LCD_LAYER3_CSC_COEFF31_OFFSET) )
#define LCD_LAYER3_CSC_COEFF32_ADR          ( (LCD_BASE_ADR + LCD_LAYER3_CSC_COEFF32_OFFSET) )
#define LCD_LAYER3_CSC_COEFF33_ADR          ( (LCD_BASE_ADR + LCD_LAYER3_CSC_COEFF33_OFFSET) )
#define LCD_LAYER3_CSC_OFF1_ADR             ( (LCD_BASE_ADR + LCD_LAYER3_CSC_OFF1_OFFSET) )
#define LCD_LAYER3_CSC_OFF2_ADR             ( (LCD_BASE_ADR + LCD_LAYER3_CSC_OFF2_OFFSET) )
#define LCD_LAYER3_CSC_OFF3_ADR             ( (LCD_BASE_ADR + LCD_LAYER3_CSC_OFF3_OFFSET) )
#define LCD_LAYER3_DMA_CFG_ADR              ( (LCD_BASE_ADR + LCD_LAYER3_DMA_CFG_OFFSET) )
#define LCD_LAYER3_DMA_START_ADR_ADR        ( (LCD_BASE_ADR + LCD_LAYER3_DMA_START_ADR_OFFSET) )
#define LCD_LAYER3_DMA_START_SHADOW_ADR     ( (LCD_BASE_ADR + LCD_LAYER3_DMA_START_SHADOW_OFFSET) )
#define LCD_LAYER3_DMA_LEN_ADR              ( (LCD_BASE_ADR + LCD_LAYER3_DMA_LEN_OFFSET) )
#define LCD_LAYER3_DMA_LEN_SHADOW_ADR       ( (LCD_BASE_ADR + LCD_LAYER3_DMA_LEN_SHADOW_OFFSET) )
#define LCD_LAYER3_DMA_STATUS_ADR           ( (LCD_BASE_ADR + LCD_LAYER3_DMA_STATUS_OFFSET) )
#define LCD_LAYER3_DMA_LINE_WIDTH_ADR       ( (LCD_BASE_ADR + LCD_LAYER3_DMA_LINE_WIDTH_OFFSET) )
#define LCD_LAYER3_DMA_LINE_VSTRIDE_ADR     ( (LCD_BASE_ADR + LCD_LAYER3_DMA_LINE_VSTRIDE_OFFSET) )
#define LCD_LAYER3_DMA_FIFO_STATUS_ADR      ( (LCD_BASE_ADR + LCD_LAYER3_DMA_FIFO_STATUS_OFFSET) )
#define LCD_LAYER3_DMA_PAGE_ADR             ( (LCD_BASE_ADR + LCD_LAYER3_DMA_PAGE_ADR_OFFSET) )
#define LCD_LAYER3_CLUT0_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT0_OFFSET) )
#define LCD_LAYER3_CLUT1_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT1_OFFSET) )
#define LCD_LAYER3_CLUT2_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT2_OFFSET) )
#define LCD_LAYER3_CLUT3_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT3_OFFSET) )
#define LCD_LAYER3_CLUT4_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT4_OFFSET) )
#define LCD_LAYER3_CLUT5_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT5_OFFSET) )
#define LCD_LAYER3_CLUT6_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT6_OFFSET) )
#define LCD_LAYER3_CLUT7_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT7_OFFSET) )
#define LCD_LAYER3_CLUT8_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT8_OFFSET) )
#define LCD_LAYER3_CLUT9_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT9_OFFSET) )
#define LCD_LAYER3_CLUT10_ADR               ( (LCD_BASE_ADR + LCD_LAYER3_CLUT10_OFFSET) )
#define LCD_LAYER3_CLUT11_ADR               ( (LCD_BASE_ADR + LCD_LAYER3_CLUT11_OFFSET) )
#define LCD_LAYER3_CLUT12_ADR               ( (LCD_BASE_ADR + LCD_LAYER3_CLUT12_OFFSET) )
#define LCD_LAYER3_CLUT13_ADR               ( (LCD_BASE_ADR + LCD_LAYER3_CLUT13_OFFSET) )
#define LCD_LAYER3_CLUT14_ADR               ( (LCD_BASE_ADR + LCD_LAYER3_CLUT14_OFFSET) )
#define LCD_LAYER3_CLUT15_ADR               ( (LCD_BASE_ADR + LCD_LAYER3_CLUT15_OFFSET) )
#define LCD_OUT_FORMAT_CFG_ADR              ( (LCD_BASE_ADR + LCD_OUT_FORMAT_CFG_OFFSET) )
#define LCD_HSYNC_WIDTH_ADR                 ( (LCD_BASE_ADR + LCD_HSYNC_WIDTH_OFFSET) )
#define LCD_H_BACKPORCH_ADR                 ( (LCD_BASE_ADR + LCD_H_BACKPORCH_OFFSET) )
#define LCD_H_ACTIVEWIDTH_ADR               ( (LCD_BASE_ADR + LCD_H_ACTIVEWIDTH_OFFSET) )
#define LCD_H_FRONTPORCH_ADR                ( (LCD_BASE_ADR + LCD_H_FRONTPORCH_OFFSET) )
#define LCD_VSYNC_WIDTH_ADR                 ( (LCD_BASE_ADR + LCD_VSYNC_WIDTH_OFFSET) )
#define LCD_V_BACKPORCH_ADR                 ( (LCD_BASE_ADR + LCD_V_BACKPORCH_OFFSET) )
#define LCD_V_ACTIVEHEIGHT_ADR              ( (LCD_BASE_ADR + LCD_V_ACTIVEHEIGHT_OFFSET) )
#define LCD_V_FRONTPORCH_ADR                ( (LCD_BASE_ADR + LCD_V_FRONTPORCH_OFFSET) )
#define LCD_VSYNC_START_OFFSET_ADR          ( (LCD_BASE_ADR + LCD_VSYNC_START_OFFSET_OFFSET) )
#define LCD_VSYNC_END_OFFSET_ADR            ( (LCD_BASE_ADR + LCD_VSYNC_END_OFFSET_OFFSET) )
#define LCD_V_BACKPORCH_EVEN_ADR            ( (LCD_BASE_ADR + LCD_V_BACKPORCH_EVEN_OFFSET) )
#define LCD_VSYNC_WIDTH_EVEN_ADR            ( (LCD_BASE_ADR + LCD_VSYNC_WIDTH_EVEN_OFFSET) )
#define LCD_V_ACTIVEHEIGHT_EVEN_ADR         ( (LCD_BASE_ADR + LCD_V_ACTIVEHEIGHT_EVEN_OFFSET) )
#define LCD_V_FRONTPORCH_EVEN_ADR           ( (LCD_BASE_ADR + LCD_V_FRONTPORCH_EVEN_OFFSET) )
#define LCD_VSYNC_START_OFFSET_EVEN_ADR     ( (LCD_BASE_ADR + LCD_VSYNC_START_OFFSET_EVEN_OFFSET) )
#define LCD_VSYNC_END_OFFSET_EVEN_ADR       ( (LCD_BASE_ADR + LCD_VSYNC_END_OFFSET_EVEN_OFFSET) )
#define LCD_TIMING_GEN_TRIG_ADR             ( (LCD_BASE_ADR + LCD_TIMING_GEN_TRIG_OFFSET) )
#define LCD_PWM0_CTRL_ADR                   ( (LCD_BASE_ADR + LCD_PWM0_CTRL_OFFSET) )
#define LCD_PWM0_RPT_LEADIN_ADR             ( (LCD_BASE_ADR + LCD_PWM0_RPT_LEADIN_OFFSET) )
#define LCD_PWM0_HIGH_LOW_ADR               ( (LCD_BASE_ADR + LCD_PWM0_HIGH_LOW_OFFSET) )
#define LCD_PWM1_CTRL_ADR                   ( (LCD_BASE_ADR + LCD_PWM1_CTRL_OFFSET) )
#define LCD_PWM1_RPT_LEADIN_ADR             ( (LCD_BASE_ADR + LCD_PWM1_RPT_LEADIN_OFFSET) )
#define LCD_PWM1_HIGH_LOW_ADR               ( (LCD_BASE_ADR + LCD_PWM1_HIGH_LOW_OFFSET) )
#define LCD_PWM2_CTRL_ADR                   ( (LCD_BASE_ADR + LCD_PWM2_CTRL_OFFSET) )
#define LCD_PWM2_RPT_LEADIN_ADR             ( (LCD_BASE_ADR + LCD_PWM2_RPT_LEADIN_OFFSET) )
#define LCD_PWM2_HIGH_LOW_ADR               ( (LCD_BASE_ADR + LCD_PWM2_HIGH_LOW_OFFSET) )
#define USB_DWC_usb31_block_gbl_BaseAddress  ( ( USB_CTRL_AXI_BASE_ADR+0xc100 ) )
#define USB_GSBUSCFG0              ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x0) ) )
#define USB_GSBUSCFG1              ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x4) ) )
#define USB_GTXTHRCFG              ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x8) ) )
#define USB_GRXTHRCFG              ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0xc) ) )
#define USB_GCTL                   ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x10) ) )
#define USB_GPMSTS                 ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x14) ) )
#define USB_GSTS                   ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x18) ) )
#define USB_GUCTL1                 ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x1c) ) )
#define USB_USB31_IP_NAME          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x20) ) )
#define USB_GGPIO                  ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x24) ) )
#define USB_GUID                   ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x28) ) )
#define USB_GUCTL                  ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x2c) ) )
#define USB_GBUSERRADDRLO          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x30) ) )
#define USB_GBUSERRADDRHI          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x34) ) )
#define USB_GPRTBIMAPLO            ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x38) ) )
#define USB_GPRTBIMAPHI            ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x3c) ) )
#define USB_GHWPARAMS0             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x40) ) )
#define USB_GHWPARAMS1             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x44) ) )
#define USB_GHWPARAMS2             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x48) ) )
#define USB_GHWPARAMS3             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x4c) ) )
#define USB_GHWPARAMS4             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x50) ) )
#define USB_GHWPARAMS5             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x54) ) )
#define USB_GHWPARAMS6             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x58) ) )
#define USB_GHWPARAMS7             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x5c) ) )
#define USB_GDBGFIFOSPACE          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x60) ) )
#define USB_GBMUCTL                ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x64) ) )
#define USB_GDBGBMU                ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x6c) ) )
#define USB_GDBGLSPMUX_DEV         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x70) ) )
#define USB_GDBGLSPMUX_HST         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x70) ) )
#define USB_GDBGLSP                ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x74) ) )
#define USB_GDBGEPINFO0            ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x78) ) )
#define USB_GDBGEPINFO1            ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x7c) ) )
#define USB_GPRTBIMAP_HSLO         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x80) ) )
#define USB_GPRTBIMAP_HSHI         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x84) ) )
#define USB_GPRTBIMAP_FSLO         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x88) ) )
#define USB_GPRTBIMAP_FSHI         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x8c) ) )
#define USB_GHMSOCBWOR             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x90) ) )
#define USB_Reserved_94            ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x94) ) )
#define USB_Reserved_98            ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x98) ) )
#define USB_USB31_VER_NUMBER       ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0xa0) ) )
#define USB_USB31_VER_TYPE         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0xa4) ) )
#define USB_GSYSBLKWINCTRL         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0xb0) ) )
#define USB_GUSB2PHYCFG_REGS       ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x100) ) )
#define USB_GUSB2PHYCFG_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x100) ) )
#define USB_GUSB2I2CCTL_REGS       ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x140) ) )
#define USB_GUSB2I2CCTL_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x140) ) )
#define USB_GUSB2PHYACC_REGS       ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x180) ) )
#define USB_GUSB2PHYACC_ULPI_0     ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x180) ) )
#define USB_GUSB3PIPECTL_REGS      ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x1c0) ) )
#define USB_GUSB3PIPECTL_0         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x1c0) ) )
#define USB_GTXFIFOSIZ_REGS        ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x200) ) )
#define USB_GTXFIFOSIZ0_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x200) ) )
#define USB_GTXFIFOSIZ1_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x204) ) )
#define USB_GTXFIFOSIZ2_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x208) ) )
#define USB_GTXFIFOSIZ3_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x20c) ) )
#define USB_GTXFIFOSIZ4_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x210) ) )
#define USB_GTXFIFOSIZ5_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x214) ) )
#define USB_GTXFIFOSIZ6_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x218) ) )
#define USB_GRXFIFOSIZ_REGS        ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x280) ) )
#define USB_GRXFIFOSIZ0_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x280) ) )
#define USB_GRXFIFOSIZ1_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x284) ) )
#define USB_GRXFIFOSIZ2_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x288) ) )
#define USB_GRXFIFOSIZ3_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x28c) ) )
#define USB_GRXFIFOSIZ4_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x290) ) )
#define USB_GRXFIFOSIZ5_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x294) ) )
#define USB_GEVNTADRLO_REGS        ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x300) ) )
#define USB_GEVNTADRLO_0           ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x300) ) )
#define USB_GEVNTADRHI_0           ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x304) ) )
#define USB_GEVNTSIZ_0             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x308) ) )
#define USB_GEVNTCOUNT_0           ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x30c) ) )
#define USB_GHWPARAMS8             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x500) ) )
#define USB_GSMACCTL               ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x504) ) )
#define USB_GUCTL2                 ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x508) ) )
#define USB_GUCTL3                 ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x50c) ) )
#define USB_GTXFIFOPRIDEV          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x510) ) )
#define USB_GTXFIFOPRIHST          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x518) ) )
#define USB_GRXFIFOPRIHST          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x51c) ) )
#define USB_GFIFOPRIDBC            ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x520) ) )
#define USB_GDMAHLRATIO            ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x524) ) )
#define USB_GOSTDDMA_ASYNC         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x528) ) )
#define USB_GOSTDDMA_PRD           ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x52c) ) )
#define USB_GFLADJ                 ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x530) ) )
#define USB_DWC_usb31_block_dev_BaseAddress  ( ( USB_CTRL_AXI_BASE_ADR+0xc700 ) )
#define USB_DCFG                   ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x0) ) )
#define USB_DCTL                   ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x4) ) )
#define USB_DEVTEN                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x8) ) )
#define USB_DSTS                   ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0xc) ) )
#define USB_DGCMDPAR               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x10) ) )
#define USB_DGCMD                  ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x14) ) )
#define USB_DALEPENA               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x20) ) )
#define USB_DLDMENA                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x24) ) )
#define USB_Rsvd_REGS              ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x28) ) )
#define USB_Rsvd_0                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x28) ) )
#define USB_Rsvd_1                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x2c) ) )
#define USB_Rsvd_2                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x30) ) )
#define USB_Rsvd_3                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x34) ) )
#define USB_Rsvd_4                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x38) ) )
#define USB_Rsvd_5                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x3c) ) )
#define USB_Rsvd_6                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x40) ) )
#define USB_Rsvd_7                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x44) ) )
#define USB_Rsvd_8                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x48) ) )
#define USB_Rsvd_9                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x4c) ) )
#define USB_Rsvd_10                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x50) ) )
#define USB_Rsvd_11                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x54) ) )
#define USB_Rsvd_12                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x58) ) )
#define USB_Rsvd_13                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x5c) ) )
#define USB_Rsvd_14                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x60) ) )
#define USB_Rsvd_15                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x64) ) )
#define USB_Rsvd_16                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x68) ) )
#define USB_Rsvd_17                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x6c) ) )
#define USB_Rsvd_18                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x70) ) )
#define USB_Rsvd_19                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x74) ) )
#define USB_Rsvd_20                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x78) ) )
#define USB_Rsvd_21                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x7c) ) )
#define USB_Rsvd_22                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x80) ) )
#define USB_Rsvd_23                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x84) ) )
#define USB_Rsvd_24                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x88) ) )
#define USB_Rsvd_25                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x8c) )  )
#define USB_Rsvd_26                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x90) ) )
#define USB_Rsvd_27                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x94) ) )
#define USB_Rsvd_28                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x98) ) )
#define USB_Rsvd_29                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x9c) ) )
#define USB_Rsvd_30                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0xa0) ) )
#define USB_Rsvd_31                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0xa4) ) )
#define USB_DEPCMDPAR2_REGS        ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x100) ) )
#define USB_DEPCMDPAR2_0           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x100) ) )
#define USB_DEPCMDPAR1_0           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x104) ) )
#define USB_DEPCMDPAR0_0           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x108) ) )
#define USB_DEPCMD_0               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x10c) ) )
#define USB_DEPCMDPAR2_1           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x110) ) )
#define USB_DEPCMDPAR1_1           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x114) ) )
#define USB_DEPCMDPAR0_1           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x118) ) )
#define USB_DEPCMD_1               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x11c) ) )
#define USB_DEPCMDPAR2_2           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x120) ) )
#define USB_DEPCMDPAR1_2           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x124) ) )
#define USB_DEPCMDPAR0_2           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x128) ) )
#define USB_DEPCMD_2               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x12c) ) )
#define USB_DEPCMDPAR2_3           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x130) ) )
#define USB_DEPCMDPAR1_3           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x134) ) )
#define USB_DEPCMDPAR0_3           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x138) ) )
#define USB_DEPCMD_3               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x13c) ) )
#define USB_DEPCMDPAR2_4           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x140) ) )
#define USB_DEPCMDPAR1_4           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x144) ) )
#define USB_DEPCMDPAR0_4           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x148) ) )
#define USB_DEPCMD_4               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x14c) ) )
#define USB_DEPCMDPAR2_5           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x150) ) )
#define USB_DEPCMDPAR1_5           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x154) ) )
#define USB_DEPCMDPAR0_5           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x158) ) )
#define USB_DEPCMD_5               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x15c) ) )
#define USB_DEPCMDPAR2_6           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x160) ) )
#define USB_DEPCMDPAR1_6           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x164) ) )
#define USB_DEPCMDPAR0_6           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x168) ) )
#define USB_DEPCMD_6               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x16c) ) )
#define USB_DEPCMDPAR2_7           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x170) ) )
#define USB_DEPCMDPAR1_7           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x174) ) )
#define USB_DEPCMDPAR0_7           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x178) ) )
#define USB_DEPCMD_7               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x17c) ) )
#define USB_DEV_IMOD_REGS          ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x300) ) )
#define USB_DEV_IMOD_0             ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x300) ) )
#define USB_DWC_usb31_block_link_BaseAddress  ( ( USB_CTRL_AXI_BASE_ADR+0xd000 ) )
#define USB_LINK_REGS              ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x0) ) )
#define USB_LU1LFPSRXTIM_0         ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x0) ) )
#define USB_LU1LFPSTXTIM_0         ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x4) ) )
#define USB_LU2LFPSRXTIM_0         ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x8) ) )
#define USB_LU2LFPSTXTIM_0         ( ( (USB_DWC_usb31_block_link_BaseAddress + 0xc) ) )
#define USB_LU3LFPSRXTIM_0         ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x10) ) )
#define USB_LU3LFPSTXTIM_0         ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x14) ) )
#define USB_LPINGLFPSTIM_0         ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x18) ) )
#define USB_LPOLLLFPSTXTIM_0       ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x1c) ) )
#define USB_LSKIPFREQ_0            ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x20) ) )
#define USB_LLUCTL_0               ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x24) ) )
#define USB_LPTMDPDELAY_0          ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x28) ) )
#define USB_LSCDTIM1_0             ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x2c) ) )
#define USB_LSCDTIM2_0             ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x30) ) )
#define USB_LSCDTIM3_0             ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x34) ) )
#define USB_LSCDTIM4_0             ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x38) ) )
#define USB_LLPBMTIM1_0            ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x3c) ) )
#define USB_LLPBMTIM2_0            ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x40) ) )
#define USB_LLPBMTXTIM_0           ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x44) ) )
#define USB_LLINKERRINJ_0          ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x48) ) )
#define USB_LLINKERRINJEN_0        ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x4c) ) )
#define USB_GDBGLTSSM_0            ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x50) ) )
#define USB_GDBGLNMCC_0            ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x54) ) )
#define USB_LLINKDBGCTRL_0         ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x58) ) )
#define USB_LLINKDBGCNTTRIG_0      ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x5c) ) )
#define USB_LCSR_TX_DEEMPH_0       ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x60) ) )
#define USB_LCSR_TX_DEEMPH_1_0     ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x64) ) )
#define USB_LCSR_TX_DEEMPH_2_0     ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x68) ) )
#define USB_LCSR_TX_DEEMPH_3_0     ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x6c) ) )
#define USB_LCSRPTMDEBUG1_0        ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x70) ) )
#define USB_LCSRPTMDEBUG2_0        ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x74) ) )
#define USB_DWC_usb31_block_debug_BaseAddress  ( ( USB_CTRL_AXI_BASE_ADR+0xd800 ) )
#define USB_RHBDBG_REGS            ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x0) ) )
#define USB_BU31RHBDBG_0           ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x0) ) )
#define USB_BRAMHIADDR             ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x4c) ) )
#define USB_BRSERRCNT              ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x50) ) )
#define USB_BRMERRCNT              ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x54) ) )
#define USB_BRAMECCERR             ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x58) ) )
#define USB_BRERRCTL               ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x5c) ) )
#define USB_BRAM0ADDRERR           ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x60) ) )
#define USB_BRAM1ADDRERR           ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x64) ) )
#define USB_BRAM2ADDRERR           ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x68) ) )
#define USB_BRAM3ADDRERR           ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x6c) ) )
#define USB_BRAM4ADDRERR           ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x70) ) )
#define USB_BLOOPBCKCTRL           ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x100) ) )
#define USB_BLOOPBCKTFERSZ         ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x104) ) )
#define USB_BBISTDATAPATSEED       ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x108) ) )
#define USB_BBISTCTRL              ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x10c) ) )
#define USB_BBISTXFERSTS0          ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x110) ) )
#define USB_BBISTXFERSTS1          ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x114) ) )
#define USB_BBISTXFERSTS2          ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x118) ) )
#define USB_BBISTXFERSTS3          ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x11c) ) )
#define USB_BBISTEXPDATASTS0       ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x120) ) )
#define USB_BBISTEXPDATASTS1       ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x124) ) )
#define USB_BBISTEXPDATASTS2       ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x128) ) )
#define USB_BBISTEXPDATASTS3       ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x12c) ) )
#define USB_BBISTRCVDDATASTS0      ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x130) ) )
#define USB_BBISTRCVDDATASTS1      ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x134) ) )
#define USB_BBISTRCVDDATASTS2      ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x138) ) )
#define USB_BBISTRCVDDATASTS3      ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x13c) ) )
#define USB_DWC_usb31_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress  ( ( USB_CTRL_AXI_BASE_ADR+0x0 ) )
#define USB_CAPLENGTH              ( ( (USB_DWC_usb31_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x0) ) )
#define USB_HCSPARAMS1             ( ( (USB_DWC_usb31_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x4) ) )
#define USB_HCSPARAMS2             ( ( (USB_DWC_usb31_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x8) ) )
#define USB_HCSPARAMS3             ( ( (USB_DWC_usb31_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0xc) ) )
#define USB_HCCPARAMS1             ( ( (USB_DWC_usb31_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x10) ) )
#define USB_DBOFF                  ( ( (USB_DWC_usb31_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x14) ) )
#define USB_RTSOFF                 ( ( (USB_DWC_usb31_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x18) ) )
#define USB_HCCPARAMS2             ( ( (USB_DWC_usb31_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x1c) ) )
#define USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress  ( ( USB_CTRL_AXI_BASE_ADR+0x20 ) )
#define USB_USBCMD                 ( ( (USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x0) ) )
#define USB_USBSTS                 ( ( (USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x4) ) )
#define USB_PAGESIZE               ( ( (USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x8) ) )
#define USB_DNCTRL                 ( ( (USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x14) ) )
#define USB_CRCR_LO                ( ( (USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x18) ) )
#define USB_CRCR_HI                ( ( (USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x1c) ) )
#define USB_DCBAAP_LO              ( ( (USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x30) ) )
#define USB_DCBAAP_HI              ( ( (USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x34) ) )
#define USB_CONFIG                 ( ( (USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x38) ) )
#define USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress  ( ( USB_CTRL_AXI_BASE_ADR+0x420 ) )
#define USB_PORTSC_20_REGS         ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x0) ) )
#define USB_PORTSC_20_0            ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x0) ) )
#define USB_PORTPMSC_20_0          ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x4) ) )
#define USB_PORTLI_20_0            ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x8) ) )
#define USB_PORTHLPMC_20_0         ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0xc) ) )
#define USB_PORTSC_30_REGS         ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x10) ) )
#define USB_PORTSC_30_0            ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x10) ) )
#define USB_PORTPMSC_30_0          ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x14) ) )
#define USB_PORTLI_30_0            ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x18) ) )
#define USB_PORTHLPMC_30_0         ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x1c) ) )
#define USB_DWC_usb31_block_Host_Cntrl_Runtime_Regs_BaseAddress  ( ( USB_CTRL_AXI_BASE_ADR+0x440 ) )
#define USB_MFINDEX                ( ( (USB_DWC_usb31_block_Host_Cntrl_Runtime_Regs_BaseAddress + 0x0) ) )
#define USB_RsvdZ                  ( ( (USB_DWC_usb31_block_Host_Cntrl_Runtime_Regs_BaseAddress + 0x4) ) )
#define USB_DWC_usb31_block_Interrupter_Regs_BaseAddress  ( ( USB_CTRL_AXI_BASE_ADR+0x460 ) )
#define USB_IMAN_REGS              ( ( (USB_DWC_usb31_block_Interrupter_Regs_BaseAddress + 0x0) ) )
#define USB_IMAN_0                 ( ( (USB_DWC_usb31_block_Interrupter_Regs_BaseAddress + 0x0) ) )
#define USB_IMOD_0                 ( ( (USB_DWC_usb31_block_Interrupter_Regs_BaseAddress + 0x4) ) )
#define USB_ERSTSZ_0               ( ( (USB_DWC_usb31_block_Interrupter_Regs_BaseAddress + 0x8) ) )
#define USB_RsvdP_0                ( ( (USB_DWC_usb31_block_Interrupter_Regs_BaseAddress + 0xc) ) )
#define USB_ERSTBA_LO_0            ( ( (USB_DWC_usb31_block_Interrupter_Regs_BaseAddress + 0x10) ) )
#define USB_ERSTBA_HI_0            ( ( (USB_DWC_usb31_block_Interrupter_Regs_BaseAddress + 0x14) ) )
#define USB_ERDP_LO_0              ( ( (USB_DWC_usb31_block_Interrupter_Regs_BaseAddress + 0x18) ) )
#define USB_ERDP_HI_0              ( ( (USB_DWC_usb31_block_Interrupter_Regs_BaseAddress + 0x1c) ) )
#define USB_DWC_usb31_block_Doorbell_Register_BaseAddress  ( ( USB_CTRL_AXI_BASE_ADR+0x480 ) )
#define USB_DB_REGS                ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x0) ) )
#define USB_DB_0                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x0) ) )
#define USB_DB_1                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x4) ) )
#define USB_DB_2                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x8) ) )
#define USB_DB_3                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xc) ) )
#define USB_DB_4                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x10) ) )
#define USB_DB_5                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x14) ) )
#define USB_DB_6                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x18) ) )
#define USB_DB_7                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x1c) ) )
#define USB_DB_8                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x20) ) )
#define USB_DB_9                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x24) ) )
#define USB_DB_10                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x28) ) )
#define USB_DB_11                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x2c) ) )
#define USB_DB_12                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x30) ) )
#define USB_DB_13                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x34) ) )
#define USB_DB_14                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x38) ) )
#define USB_DB_15                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x3c) ) )
#define USB_DB_16                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x40) ) )
#define USB_DB_17                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x44) ) )
#define USB_DB_18                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x48) ) )
#define USB_DB_19                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x4c) ) )
#define USB_DB_20                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x50) ) )
#define USB_DB_21                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x54) ) )
#define USB_DB_22                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x58) ) )
#define USB_DB_23                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x5c) ) )
#define USB_DB_24                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x60) ) )
#define USB_DB_25                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x64) ) )
#define USB_DB_26                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x68) ) )
#define USB_DB_27                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x6c) ) )
#define USB_DB_28                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x70) ) )
#define USB_DB_29                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x74) ) )
#define USB_DB_30                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x78) ) )
#define USB_DB_31                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x7c) ) )
#define USB_DB_32                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x80) ) )
#define USB_DB_33                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x84) ) )
#define USB_DB_34                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x88) ) )
#define USB_DB_35                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x8c) ) )
#define USB_DB_36                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x90) ) )
#define USB_DB_37                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x94) ) )
#define USB_DB_38                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x98) ) )
#define USB_DB_39                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x9c) ) )
#define USB_DB_40                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xa0) ) )
#define USB_DB_41                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xa4) ) )
#define USB_DB_42                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xa8) ) )
#define USB_DB_43                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xac) ) )
#define USB_DB_44                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xb0) ) )
#define USB_DB_45                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xb4) ) )
#define USB_DB_46                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xb8) ) )
#define USB_DB_47                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xbc) ) )
#define USB_DB_48                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xc0) ) )
#define USB_DB_49                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xc4) ) )
#define USB_DB_50                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xc8) ) )
#define USB_DB_51                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xcc) ) )
#define USB_DB_52                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xd0) ) )
#define USB_DB_53                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xd4) ) )
#define USB_DB_54                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xd8) ) )
#define USB_DB_55                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xdc) ) )
#define USB_DB_56                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xe0) ) )
#define USB_DB_57                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xe4) ) )
#define USB_DB_58                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xe8) ) )
#define USB_DB_59                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xec) ) )
#define USB_DB_60                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xf0) ) )
#define USB_DB_61                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xf4) ) )
#define USB_DB_62                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xf8) ) )
#define USB_DB_63                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xfc) ) )
#define USB_DB_64                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x100) ) )
#define USB_DWC_usb31_block_int_RAM0_BaseAddress  ( ( USB_CTRL_AXI_BASE_ADR+0x40000 ) )
#define USB_DWC_usb31_block_int_RAM1_BaseAddress  ( ( USB_CTRL_AXI_BASE_ADR+0x80000 ) )
#define USB_DWC_usb31_block_int_RAM2_BaseAddress  ( ( USB_CTRL_AXI_BASE_ADR+0xc0000 ) )
#define USB_DWC_usb31_block_HC_Extended_Capability_Register_BaseAddress  ( ( USB_CTRL_AXI_BASE_ADR+0x880 ) )
#define USB_USBLEGSUP              ( ( (USB_DWC_usb31_block_HC_Extended_Capability_Register_BaseAddress + 0x0) ) )
#define USB_USBLEGCTLSTS           ( ( (USB_DWC_usb31_block_HC_Extended_Capability_Register_BaseAddress + 0x4) ) )
#define USB_DWC_usb31_block_xHCI_Supt_USB20_Prt_Cap_BaseAddress  ( ( USB_CTRL_AXI_BASE_ADR+0x890 ) )
#define USB_SUPTPRT2_DW0           ( ( (USB_DWC_usb31_block_xHCI_Supt_USB20_Prt_Cap_BaseAddress + 0x0) ) )
#define USB_SUPTPRT2_DW1           ( ( (USB_DWC_usb31_block_xHCI_Supt_USB20_Prt_Cap_BaseAddress + 0x4) ) )
#define USB_SUPTPRT2_DW2           ( ( (USB_DWC_usb31_block_xHCI_Supt_USB20_Prt_Cap_BaseAddress + 0x8) ) )
#define USB_SUPTPRT2_DW3           ( ( (USB_DWC_usb31_block_xHCI_Supt_USB20_Prt_Cap_BaseAddress + 0xc) ) )
#define USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress  ( ( USB_CTRL_AXI_BASE_ADR+0x8a0 ) )
#define USB_SUPT_30_REGS           ( ( (USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0x0) ) )
#define USB_SUPTPRT3_DW0_0         ( ( (USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0x0) ) )
#define USB_SUPTPRT3_DW1_0         ( ( (USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0x4) ) )
#define USB_SUPTPRT3_DW2_0         ( ( (USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0x8) ) )
#define USB_SUPTPRT3_DW3_0         ( ( (USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0xc) ) )
#define USB_SUPTPRT3_DW4_0         ( ( (USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0x10) ) )
#define USB_SUPTPRT3_DW5_0         ( ( (USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0x14) ) )
#define USB_SUPTPRT3_DW6_0         ( ( (USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0x18) ) )
#define USB_SUPTPRT3_DW7_0         ( ( (USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0x1c) ) )
#define USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress  ( ( USB_CTRL_AXI_BASE_ADR+0x8c0 ) )
#define USB_DCID                   ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x0) ) )
#define USB_DCDB                   ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x4) ) )
#define USB_DCERSTSZ               ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x8) ) )
#define USB_DCERSTBA_LO            ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x10) ) )
#define USB_DCERSTBA_HI            ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x14) ) )
#define USB_DCERDP_LO              ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x18) ) )
#define USB_DCERDP_HI              ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x1c) ) )
#define USB_DCCTRL                 ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x20) ) )
#define USB_DCST                   ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x24) ) )
#define USB_DCPORTSC               ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x28) ) )
#define USB_DCCP_LO                ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x30) ) )
#define USB_DCCP_HI                ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x34) ) )
#define USB_DCDDI1                 ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x38) ) )
#define USB_DCDDI2                 ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x3c) ) )
#define UART_RBR_OFFSET                   (   (0x0000) )
#define UART_THR_OFFSET                   (   (0x0000) )
#define UART_DLL_OFFSET                   (   (0x0000) )
#define UART_DLH_OFFSET                   (   (0x0004) )
#define UART_IER_OFFSET                   (   (0x0004) )
#define UART_IIR_OFFSET                   (   (0x0008) )
#define UART_FCR_OFFSET                   (   (0x0008) )
#define UART_LCR_OFFSET                   (   (0x000c) )
#define UART_MCR_OFFSET                   (   (0x0010) )
#define UART_LSR_OFFSET                   (   (0x0014) )
#define UART_MSR_OFFSET                   (   (0x0018) )
#define UART_SCR_OFFSET                   (   (0x001c) )
#define UART_LPDLL_OFFSET                 (   (0x0020) )
#define UART_LPDLH_OFFSET                 (   (0x0024) )
#define UART_SRBR_OFFSET                  (   (0x0030) )
#define UART_STHR_OFFSET                  (   (0x0030) )
#define UART_FAR_OFFSET                   (   (0x0070) )
#define UART_TFR_OFFSET                   (   (0x0074) )
#define UART_RFW_OFFSET                   (   (0x0078) )
#define UART_USR_OFFSET                   (   (0x007c) )
#define UART_TFL_OFFSET                   (   (0x0080) )
#define UART_RFL_OFFSET                   (   (0x0084) )
#define UART_SRR_OFFSET                   (   (0x0088) )
#define UART_SRTS_OFFSET                  (   (0x008c) )
#define UART_SBCR_OFFSET                  (   (0x0090) )
#define UART_SDMAM_OFFSET                 (   (0x0094) )
#define UART_SFE_OFFSET                   (   (0x0098) )
#define UART_SRT_OFFSET                   (   (0x009c) )
#define UART_STET_OFFSET                  (   (0x00a0) )
#define UART_HTX_OFFSET                   (   (0x00a4) )
#define UART_DMASA_OFFSET                 (   (0x00a8) )
#define UART_CPR_OFFSET                   (   (0x00f4) )
#define UART_UCV_OFFSET                   (   (0x00f8) )
#define UART_CTR_OFFSET                   (   (0x00fc) )
#define UART_BASE_ADR                  (   (PBI_AP1_CONTROL_ADR + 0x50000) )
#define UART0_BASE_ADR                  (   (PBI_AP1_CONTROL_ADR + 0x50000) )
#define UART0_RBR_ADR                   (   (UART0_BASE_ADR + UART_RBR_OFFSET) )
#define UART0_THR_ADR                   (   (UART0_BASE_ADR + UART_THR_OFFSET) )
#define UART0_DLL_ADR                   (   (UART0_BASE_ADR + UART_DLL_OFFSET) )
#define UART0_DLH_ADR                   (   (UART0_BASE_ADR + UART_DLH_OFFSET) )
#define UART0_IER_ADR                   (   (UART0_BASE_ADR + UART_IER_OFFSET) )
#define UART0_IIR_ADR                   (   (UART0_BASE_ADR + UART_IIR_OFFSET) )
#define UART0_FCR_ADR                   (   (UART0_BASE_ADR + UART_FCR_OFFSET) )
#define UART0_LCR_ADR                   (   (UART0_BASE_ADR + UART_LCR_OFFSET) )
#define UART0_MCR_ADR                   (   (UART0_BASE_ADR + UART_MCR_OFFSET) )
#define UART0_LSR_ADR                   (   (UART0_BASE_ADR + UART_LSR_OFFSET) )
#define UART0_MSR_ADR                   (   (UART0_BASE_ADR + UART_MSR_OFFSET) )
#define UART0_SCR_ADR                   (   (UART0_BASE_ADR + UART_SCR_OFFSET) )
#define UART0_LPDLL_ADR                 (   (UART0_BASE_ADR + UART_LPDLL_OFFSET) )
#define UART0_LPDLH_ADR                 (   (UART0_BASE_ADR + UART_LPDLH_OFFSET) )
#define UART0_SRBR_ADR                  (   (UART0_BASE_ADR + UART_SRBR_OFFSET) )
#define UART0_STHR_ADR                  (   (UART0_BASE_ADR + UART_STHR_OFFSET) )
#define UART0_FAR_ADR                   (   (UART0_BASE_ADR + UART_FAR_OFFSET) )
#define UART0_TFR_ADR                   (   (UART0_BASE_ADR + UART_TFR_OFFSET) )
#define UART0_RFW_ADR                   (   (UART0_BASE_ADR + UART_RFW_OFFSET) )
#define UART0_USR_ADR                   (   (UART0_BASE_ADR + UART_USR_OFFSET) )
#define UART0_TFL_ADR                   (   (UART0_BASE_ADR + UART_TFL_OFFSET) )
#define UART0_RFL_ADR                   (   (UART0_BASE_ADR + UART_RFL_OFFSET) )
#define UART0_SRR_ADR                   (   (UART0_BASE_ADR + UART_SRR_OFFSET) )
#define UART0_SRTS_ADR                  (   (UART0_BASE_ADR + UART_SRTS_OFFSET) )
#define UART0_SBCR_ADR                  (   (UART0_BASE_ADR + UART_SBCR_OFFSET) )
#define UART0_SDMAM_ADR                 (   (UART0_BASE_ADR + UART_SDMAM_OFFSET) )
#define UART0_SFE_ADR                   (   (UART0_BASE_ADR + UART_SFE_OFFSET) )
#define UART0_SRT_ADR                   (   (UART0_BASE_ADR + UART_SRT_OFFSET) )
#define UART0_STET_ADR                  (   (UART0_BASE_ADR + UART_STET_OFFSET) )
#define UART0_HTX_ADR                   (   (UART0_BASE_ADR + UART_HTX_OFFSET) )
#define UART0_DMASA_ADR                 (   (UART0_BASE_ADR + UART_DMASA_OFFSET) )
#define UART0_CPR_ADR                   (   (UART0_BASE_ADR + UART_CPR_OFFSET) )
#define UART0_UCV_ADR                   (   (UART0_BASE_ADR + UART_UCV_OFFSET) )
#define UART0_CTR_ADR                   (   (UART0_BASE_ADR + UART_CTR_OFFSET) )
#define UART1_BASE_ADR                  (   (PBI_AP1_CONTROL_ADR + 0x60000) )
#define UART1_RBR_ADR                   (   (UART1_BASE_ADR + UART_RBR_OFFSET) )
#define UART1_THR_ADR                   (   (UART1_BASE_ADR + UART_THR_OFFSET) )
#define UART1_DLL_ADR                   (   (UART1_BASE_ADR + UART_DLL_OFFSET) )
#define UART1_DLH_ADR                   (   (UART1_BASE_ADR + UART_DLH_OFFSET) )
#define UART1_IER_ADR                   (   (UART1_BASE_ADR + UART_IER_OFFSET) )
#define UART1_IIR_ADR                   (   (UART1_BASE_ADR + UART_IIR_OFFSET) )
#define UART1_FCR_ADR                   (   (UART1_BASE_ADR + UART_FCR_OFFSET) )
#define UART1_LCR_ADR                   (   (UART1_BASE_ADR + UART_LCR_OFFSET) )
#define UART1_MCR_ADR                   (   (UART1_BASE_ADR + UART_MCR_OFFSET) )
#define UART1_LSR_ADR                   (   (UART1_BASE_ADR + UART_LSR_OFFSET) )
#define UART1_MSR_ADR                   (   (UART1_BASE_ADR + UART_MSR_OFFSET) )
#define UART1_SCR_ADR                   (   (UART1_BASE_ADR + UART_SCR_OFFSET) )
#define UART1_LPDLL_ADR                 (   (UART1_BASE_ADR + UART_LPDLL_OFFSET) )
#define UART1_LPDLH_ADR                 (   (UART1_BASE_ADR + UART_LPDLH_OFFSET) )
#define UART1_SRBR_ADR                  (   (UART1_BASE_ADR + UART_SRBR_OFFSET) )
#define UART1_STHR_ADR                  (   (UART1_BASE_ADR + UART_STHR_OFFSET) )
#define UART1_FAR_ADR                   (   (UART1_BASE_ADR + UART_FAR_OFFSET) )
#define UART1_TFR_ADR                   (   (UART1_BASE_ADR + UART_TFR_OFFSET) )
#define UART1_RFW_ADR                   (   (UART1_BASE_ADR + UART_RFW_OFFSET) )
#define UART1_USR_ADR                   (   (UART1_BASE_ADR + UART_USR_OFFSET) )
#define UART1_TFL_ADR                   (   (UART1_BASE_ADR + UART_TFL_OFFSET) )
#define UART1_RFL_ADR                   (   (UART1_BASE_ADR + UART_RFL_OFFSET) )
#define UART1_SRR_ADR                   (   (UART1_BASE_ADR + UART_SRR_OFFSET) )
#define UART1_SRTS_ADR                  (   (UART1_BASE_ADR + UART_SRTS_OFFSET) )
#define UART1_SBCR_ADR                  (   (UART1_BASE_ADR + UART_SBCR_OFFSET) )
#define UART1_SDMAM_ADR                 (   (UART1_BASE_ADR + UART_SDMAM_OFFSET) )
#define UART1_SFE_ADR                   (   (UART1_BASE_ADR + UART_SFE_OFFSET) )
#define UART1_SRT_ADR                   (   (UART1_BASE_ADR + UART_SRT_OFFSET) )
#define UART1_STET_ADR                  (   (UART1_BASE_ADR + UART_STET_OFFSET) )
#define UART1_HTX_ADR                   (   (UART1_BASE_ADR + UART_HTX_OFFSET) )
#define UART1_DMASA_ADR                 (   (UART1_BASE_ADR + UART_DMASA_OFFSET) )
#define UART1_CPR_ADR                   (   (UART1_BASE_ADR + UART_CPR_OFFSET) )
#define UART1_UCV_ADR                   (   (UART1_BASE_ADR + UART_UCV_OFFSET) )
#define UART1_CTR_ADR                   (   (UART1_BASE_ADR + UART_CTR_OFFSET) )
#define UART2_BASE_ADR                  (   (PBI_AP1_CONTROL_ADR + 0x70000) )
#define UART2_RBR_ADR                   (   (UART2_BASE_ADR + UART_RBR_OFFSET) )
#define UART2_THR_ADR                   (   (UART2_BASE_ADR + UART_THR_OFFSET) )
#define UART2_DLL_ADR                   (   (UART2_BASE_ADR + UART_DLL_OFFSET) )
#define UART2_DLH_ADR                   (   (UART2_BASE_ADR + UART_DLH_OFFSET) )
#define UART2_IER_ADR                   (   (UART2_BASE_ADR + UART_IER_OFFSET) )
#define UART2_IIR_ADR                   (   (UART2_BASE_ADR + UART_IIR_OFFSET) )
#define UART2_FCR_ADR                   (   (UART2_BASE_ADR + UART_FCR_OFFSET) )
#define UART2_LCR_ADR                   (   (UART2_BASE_ADR + UART_LCR_OFFSET) )
#define UART2_MCR_ADR                   (   (UART2_BASE_ADR + UART_MCR_OFFSET) )
#define UART2_LSR_ADR                   (   (UART2_BASE_ADR + UART_LSR_OFFSET) )
#define UART2_MSR_ADR                   (   (UART2_BASE_ADR + UART_MSR_OFFSET) )
#define UART2_SCR_ADR                   (   (UART2_BASE_ADR + UART_SCR_OFFSET) )
#define UART2_LPDLL_ADR                 (   (UART2_BASE_ADR + UART_LPDLL_OFFSET) )
#define UART2_LPDLH_ADR                 (   (UART2_BASE_ADR + UART_LPDLH_OFFSET) )
#define UART2_SRBR_ADR                  (   (UART2_BASE_ADR + UART_SRBR_OFFSET) )
#define UART2_STHR_ADR                  (   (UART2_BASE_ADR + UART_STHR_OFFSET) )
#define UART2_FAR_ADR                   (   (UART2_BASE_ADR + UART_FAR_OFFSET) )
#define UART2_TFR_ADR                   (   (UART2_BASE_ADR + UART_TFR_OFFSET) )
#define UART2_RFW_ADR                   (   (UART2_BASE_ADR + UART_RFW_OFFSET) )
#define UART2_USR_ADR                   (   (UART2_BASE_ADR + UART_USR_OFFSET) )
#define UART2_TFL_ADR                   (   (UART2_BASE_ADR + UART_TFL_OFFSET) )
#define UART2_RFL_ADR                   (   (UART2_BASE_ADR + UART_RFL_OFFSET) )
#define UART2_SRR_ADR                   (   (UART2_BASE_ADR + UART_SRR_OFFSET) )
#define UART2_SRTS_ADR                  (   (UART2_BASE_ADR + UART_SRTS_OFFSET) )
#define UART2_SBCR_ADR                  (   (UART2_BASE_ADR + UART_SBCR_OFFSET) )
#define UART2_SDMAM_ADR                 (   (UART2_BASE_ADR + UART_SDMAM_OFFSET) )
#define UART2_SFE_ADR                   (   (UART2_BASE_ADR + UART_SFE_OFFSET) )
#define UART2_SRT_ADR                   (   (UART2_BASE_ADR + UART_SRT_OFFSET) )
#define UART2_STET_ADR                  (   (UART2_BASE_ADR + UART_STET_OFFSET) )
#define UART2_HTX_ADR                   (   (UART2_BASE_ADR + UART_HTX_OFFSET) )
#define UART2_DMASA_ADR                 (   (UART2_BASE_ADR + UART_DMASA_OFFSET) )
#define UART2_CPR_ADR                   (   (UART2_BASE_ADR + UART_CPR_OFFSET) )
#define UART2_UCV_ADR                   (   (UART2_BASE_ADR + UART_UCV_OFFSET) )
#define UART2_CTR_ADR                   (   (UART2_BASE_ADR + UART_CTR_OFFSET) )
#define UART3_BASE_ADR                  (   (PBI_AP1_CONTROL_ADR + 0x80000) )
#define UART3_RBR_ADR                   (   (UART3_BASE_ADR + UART_RBR_OFFSET) )
#define UART3_THR_ADR                   (   (UART3_BASE_ADR + UART_THR_OFFSET) )
#define UART3_DLL_ADR                   (   (UART3_BASE_ADR + UART_DLL_OFFSET) )
#define UART3_DLH_ADR                   (   (UART3_BASE_ADR + UART_DLH_OFFSET) )
#define UART3_IER_ADR                   (   (UART3_BASE_ADR + UART_IER_OFFSET) )
#define UART3_IIR_ADR                   (   (UART3_BASE_ADR + UART_IIR_OFFSET) )
#define UART3_FCR_ADR                   (   (UART3_BASE_ADR + UART_FCR_OFFSET) )
#define UART3_LCR_ADR                   (   (UART3_BASE_ADR + UART_LCR_OFFSET) )
#define UART3_MCR_ADR                   (   (UART3_BASE_ADR + UART_MCR_OFFSET) )
#define UART3_LSR_ADR                   (   (UART3_BASE_ADR + UART_LSR_OFFSET) )
#define UART3_MSR_ADR                   (   (UART3_BASE_ADR + UART_MSR_OFFSET) )
#define UART3_SCR_ADR                   (   (UART3_BASE_ADR + UART_SCR_OFFSET) )
#define UART3_LPDLL_ADR                 (   (UART3_BASE_ADR + UART_LPDLL_OFFSET) )
#define UART3_LPDLH_ADR                 (   (UART3_BASE_ADR + UART_LPDLH_OFFSET) )
#define UART3_SRBR_ADR                  (   (UART3_BASE_ADR + UART_SRBR_OFFSET) )
#define UART3_STHR_ADR                  (   (UART3_BASE_ADR + UART_STHR_OFFSET) )
#define UART3_FAR_ADR                   (   (UART3_BASE_ADR + UART_FAR_OFFSET) )
#define UART3_TFR_ADR                   (   (UART3_BASE_ADR + UART_TFR_OFFSET) )
#define UART3_RFW_ADR                   (   (UART3_BASE_ADR + UART_RFW_OFFSET) )
#define UART3_USR_ADR                   (   (UART3_BASE_ADR + UART_USR_OFFSET) )
#define UART3_TFL_ADR                   (   (UART3_BASE_ADR + UART_TFL_OFFSET) )
#define UART3_RFL_ADR                   (   (UART3_BASE_ADR + UART_RFL_OFFSET) )
#define UART3_SRR_ADR                   (   (UART3_BASE_ADR + UART_SRR_OFFSET) )
#define UART3_SRTS_ADR                  (   (UART3_BASE_ADR + UART_SRTS_OFFSET) )
#define UART3_SBCR_ADR                  (   (UART3_BASE_ADR + UART_SBCR_OFFSET) )
#define UART3_SDMAM_ADR                 (   (UART3_BASE_ADR + UART_SDMAM_OFFSET) )
#define UART3_SFE_ADR                   (   (UART3_BASE_ADR + UART_SFE_OFFSET) )
#define UART3_SRT_ADR                   (   (UART3_BASE_ADR + UART_SRT_OFFSET) )
#define UART3_STET_ADR                  (   (UART3_BASE_ADR + UART_STET_OFFSET) )
#define UART3_HTX_ADR                   (   (UART3_BASE_ADR + UART_HTX_OFFSET) )
#define UART3_DMASA_ADR                 (   (UART3_BASE_ADR + UART_DMASA_OFFSET) )
#define UART3_CPR_ADR                   (   (UART3_BASE_ADR + UART_CPR_OFFSET) )
#define UART3_UCV_ADR                   (   (UART3_BASE_ADR + UART_UCV_OFFSET) )
#define UART3_CTR_ADR                   (   (UART3_BASE_ADR + UART_CTR_OFFSET) )
#define ICB_CTRL0_OFFSET                  (   ( 0x0000) )
#define ICB_CTRL1_OFFSET                  (   ( 0x0004) )
#define ICB_CTRL2_OFFSET                  (   ( 0x0008) )
#define ICB_CTRL3_OFFSET                  (   ( 0x000c) )
#define ICB_CTRL4_OFFSET                  (   ( 0x0010) )
#define ICB_CTRL5_OFFSET                  (   ( 0x0014) )
#define ICB_CTRL6_OFFSET                  (   ( 0x0018) )
#define ICB_CTRL7_OFFSET                  (   ( 0x001c) )
#define ICB_CTRL8_OFFSET                  (   ( 0x0020) )
#define ICB_CTRL9_OFFSET                  (   ( 0x0024) )
#define ICB_CTRL10_OFFSET                 (   ( 0x0028) )
#define ICB_CTRL11_OFFSET                 (   ( 0x002c) )
#define ICB_CTRL12_OFFSET                 (   ( 0x0030) )
#define ICB_CTRL13_OFFSET                 (   ( 0x0034) )
#define ICB_CTRL14_OFFSET                 (   ( 0x0038) )
#define ICB_CTRL15_OFFSET                 (   ( 0x003c) )
#define ICB_CTRL16_OFFSET                 (   ( 0x0040) )
#define ICB_CTRL17_OFFSET                 (   ( 0x0044) )
#define ICB_CTRL18_OFFSET                 (   ( 0x0048) )
#define ICB_CTRL19_OFFSET                 (   ( 0x004c) )
#define ICB_CTRL20_OFFSET                 (   ( 0x0050) )
#define ICB_CTRL21_OFFSET                 (   ( 0x0054) )
#define ICB_CTRL22_OFFSET                 (   ( 0x0058) )
#define ICB_CTRL23_OFFSET                 (   ( 0x005c) )
#define ICB_CTRL24_OFFSET                 (   ( 0x0060) )
#define ICB_CTRL25_OFFSET                 (   ( 0x0064) )
#define ICB_CTRL26_OFFSET                 (   ( 0x0068) )
#define ICB_CTRL27_OFFSET                 (   ( 0x006c) )
#define ICB_CTRL28_OFFSET                 (   ( 0x0070) )
#define ICB_CTRL29_OFFSET                 (   ( 0x0074) )
#define ICB_CTRL30_OFFSET                 (   ( 0x0078) )
#define ICB_CTRL31_OFFSET                 (   ( 0x007c) )
#define ICB_CTRL32_OFFSET                 (   ( 0x0080) )
#define ICB_CTRL33_OFFSET                 (   ( 0x0084) )
#define ICB_CTRL34_OFFSET                 (   ( 0x0088) )
#define ICB_CTRL35_OFFSET                 (   ( 0x008c) )
#define ICB_CTRL36_OFFSET                 (   ( 0x0090) )
#define ICB_CTRL37_OFFSET                 (   ( 0x0094) )
#define ICB_CTRL38_OFFSET                 (   ( 0x0098) )
#define ICB_CTRL39_OFFSET                 (   ( 0x009c) )
#define ICB_CTRL40_OFFSET                 (   ( 0x00a0) )
#define ICB_CTRL41_OFFSET                 (   ( 0x00a4) )
#define ICB_CTRL42_OFFSET                 (   ( 0x00a8) )
#define ICB_CTRL43_OFFSET                 (   ( 0x00ac) )
#define ICB_CTRL44_OFFSET                 (   ( 0x00b0) )
#define ICB_CTRL45_OFFSET                 (   ( 0x00b4) )
#define ICB_CTRL46_OFFSET                 (   ( 0x00b8) )
#define ICB_CTRL47_OFFSET                 (   ( 0x00bc) )
#define ICB_CTRL48_OFFSET                 (   ( 0x00c0) )
#define ICB_CTRL49_OFFSET                 (   ( 0x00c4) )
#define ICB_CTRL50_OFFSET                 (   ( 0x00c8) )
#define ICB_CTRL51_OFFSET                 (   ( 0x00cc) )
#define ICB_CTRL52_OFFSET                 (   ( 0x00d0) )
#define ICB_CTRL53_OFFSET                 (   ( 0x00d4) )
#define ICB_CTRL54_OFFSET                 (   ( 0x00d8) )
#define ICB_CTRL55_OFFSET                 (   ( 0x00dc) )
#define ICB_CTRL56_OFFSET                 (   ( 0x00e0) )
#define ICB_CTRL57_OFFSET                 (   ( 0x00e4) )
#define ICB_CTRL58_OFFSET                 (   ( 0x00e8) )
#define ICB_CTRL59_OFFSET                 (   ( 0x00ec) )
#define ICB_CTRL60_OFFSET                 (   ( 0x00f0) )
#define ICB_CTRL61_OFFSET                 (   ( 0x00f4) )
#define ICB_CTRL62_OFFSET                 (   ( 0x00f8) )
#define ICB_CTRL63_OFFSET                 (   ( 0x00fc) )
#define ICB_CTRL64_OFFSET                 (   ( 0x0100) )
#define ICB_CTRL65_OFFSET                 (   ( 0x0104) )
#define ICB_CTRL66_OFFSET                 (   ( 0x0108) )
#define ICB_CTRL67_OFFSET                 (   ( 0x010c) )
#define ICB_CTRL68_OFFSET                 (   ( 0x0110) )
#define ICB_CTRL69_OFFSET                 (   ( 0x0114) )
#define ICB_CTRL70_OFFSET                 (   ( 0x0118) )
#define ICB_CTRL71_OFFSET                 (   ( 0x011c) )
#define ICB_CTRL72_OFFSET                 (   ( 0x0120) )
#define ICB_CTRL73_OFFSET                 (   ( 0x0124) )
#define ICB_CTRL74_OFFSET                 (   ( 0x0128) )
#define ICB_CTRL75_OFFSET                 (   ( 0x012c) )
#define ICB_CTRL76_OFFSET                 (   ( 0x0130) )
#define ICB_CTRL77_OFFSET                 (   ( 0x0134) )
#define ICB_CTRL78_OFFSET                 (   ( 0x0138) )
#define ICB_CTRL79_OFFSET                 (   ( 0x013c) )
#define ICB_CTRL80_OFFSET                 (   ( 0x0140) )
#define ICB_CTRL81_OFFSET                 (   ( 0x0144) )
#define ICB_CTRL82_OFFSET                 (   ( 0x0148) )
#define ICB_CTRL83_OFFSET                 (   ( 0x014c) )
#define ICB_CTRL84_OFFSET                 (   ( 0x0150) )
#define ICB_CTRL85_OFFSET                 (   ( 0x0154) )
#define ICB_CTRL86_OFFSET                 (   ( 0x0158) )
#define ICB_CTRL87_OFFSET                 (   ( 0x015c) )
#define ICB_CTRL88_OFFSET                 (   ( 0x0160) )
#define ICB_CTRL89_OFFSET                 (   ( 0x0164) )
#define ICB_CTRL90_OFFSET                 (   ( 0x0168) )
#define ICB_CTRL91_OFFSET                 (   ( 0x016c) )
#define ICB_CTRL92_OFFSET                 (   ( 0x0170) )
#define ICB_CTRL93_OFFSET                 (   ( 0x0174) )
#define ICB_CTRL94_OFFSET                 (   ( 0x0178) )
#define ICB_CTRL95_OFFSET                 (   ( 0x017c) )
#define ICB_CTRL96_OFFSET                 (   ( 0x0180) )
#define ICB_CTRL97_OFFSET                 (   ( 0x0184) )
#define ICB_CTRL98_OFFSET                 (   ( 0x0188) )
#define ICB_CTRL99_OFFSET                 (   ( 0x018c) )
#define ICB_CTRL100_OFFSET                (   ( 0x0190) )
#define ICB_CTRL101_OFFSET                (   ( 0x0194) )
#define ICB_CTRL102_OFFSET                (   ( 0x0198) )
#define ICB_CTRL103_OFFSET                (   ( 0x019c) )
#define ICB_CTRL104_OFFSET                (   ( 0x01a0) )
#define ICB_CTRL105_OFFSET                (   ( 0x01a4) )
#define ICB_CTRL106_OFFSET                (   ( 0x01a8) )
#define ICB_CTRL107_OFFSET                (   ( 0x01ac) )
#define ICB_CTRL108_OFFSET                (   ( 0x01b0) )
#define ICB_CTRL109_OFFSET                (   ( 0x01b4) )
#define ICB_CTRL110_OFFSET                (   ( 0x01b8) )
#define ICB_CTRL111_OFFSET                (   ( 0x01bc) )
#define ICB_CTRL112_OFFSET                (   ( 0x01c0) )
#define ICB_CTRL113_OFFSET                (   ( 0x01c4) )
#define ICB_CTRL114_OFFSET                (   ( 0x01c8) )
#define ICB_CTRL115_OFFSET                (   ( 0x01cc) )
#define ICB_CTRL116_OFFSET                (   ( 0x01d0) )
#define ICB_CTRL117_OFFSET                (   ( 0x01d4) )
#define ICB_CTRL118_OFFSET                (   ( 0x01d8) )
#define ICB_CTRL119_OFFSET                (   ( 0x01dc) )
#define ICB_CTRL120_OFFSET                (   ( 0x01e0) )
#define ICB_CTRL121_OFFSET                (   ( 0x01e4) )
#define ICB_CTRL122_OFFSET                (   ( 0x01e8) )
#define ICB_CTRL123_OFFSET                (   ( 0x01ec) )
#define ICB_CTRL124_OFFSET                (   ( 0x01f0) )
#define ICB_CTRL125_OFFSET                (   ( 0x01f4) )
#define ICB_CTRL126_OFFSET                (   ( 0x01f8) )
#define ICB_CTRL127_OFFSET                (   ( 0x01fc) )
#define ICB_PEND_0_OFFSET                 (   ( 0x0200) )
#define ICB_PEND_1_OFFSET                 (   ( 0x0204) )
#define ICB_PEND_2_OFFSET                 (   ( 0x0208) )
#define ICB_PEND_3_OFFSET                 (   ( 0x020c) )
#define ICB_STATUS_0_OFFSET               (   ( 0x0210) )
#define ICB_STATUS_1_OFFSET               (   ( 0x0214) )
#define ICB_STATUS_2_OFFSET               (   ( 0x0218) )
#define ICB_STATUS_3_OFFSET               (   ( 0x021c) )
#define ICB_CLEAR_0_OFFSET                (   ( 0x0220) )
#define ICB_CLEAR_1_OFFSET                (   ( 0x0224) )
#define ICB_CLEAR_2_OFFSET                (   ( 0x0228) )
#define ICB_CLEAR_3_OFFSET                (   ( 0x022c) )
#define ICB_SRC_0_OFFSET                  (   ( 0x0230) )
#define ICB_SRC_1_OFFSET                  (   ( 0x0234) )
#define ICB_IRQ_REDIR_OFFSET              (   ( 0x0238) )
#define ICB_ENABLE_0_OFFSET               (   ( 0x0240) )
#define ICB_ENABLE_1_OFFSET               (   ( 0x0244) )
#define ICB_ENABLE_2_OFFSET               (   ( 0x0248) )
#define ICB_ENABLE_3_OFFSET               (   ( 0x024c) )
#define ICB_SETINT_0_OFFSET               (   ( 0x0250) )
#define ICB_SETINT_1_OFFSET               (   ( 0x0254) )
#define ICB_SETINT_2_OFFSET               (   ( 0x0258) )
#define ICB_SETINT_3_OFFSET               (   ( 0x025c) )
#define ICB_SVE0_0_INT_CFG_OFFSET         (   ( 0x0260) )
#define ICB_SVE1_0_INT_CFG_OFFSET         (   ( 0x0264) )
#define ICB_SVE2_0_INT_CFG_OFFSET         (   ( 0x0268) )
#define ICB_SVE3_0_INT_CFG_OFFSET         (   ( 0x026c) )
#define ICB_SVE4_0_INT_CFG_OFFSET         (   ( 0x0270) )
#define ICB_SVE5_0_INT_CFG_OFFSET         (   ( 0x0274) )
#define ICB_SVE6_0_INT_CFG_OFFSET         (   ( 0x0278) )
#define ICB_SVE7_0_INT_CFG_OFFSET         (   ( 0x027c) )
#define ICB_SVE8_0_INT_CFG_OFFSET         (   ( 0x0280) )
#define ICB_SVE9_0_INT_CFG_OFFSET         (   ( 0x0284) )
#define ICB_SVE10_0_INT_CFG_OFFSET        (   ( 0x0288) )
#define ICB_SVE11_0_INT_CFG_OFFSET        (   ( 0x028c) )
#define ICB_SVE12_0_INT_CFG_OFFSET        (   ( 0x0290) )
#define ICB_SVE13_0_INT_CFG_OFFSET        (   ( 0x0294) )
#define ICB_SVE14_0_INT_CFG_OFFSET        (   ( 0x0298) )
#define ICB_SVE15_0_INT_CFG_OFFSET        (   ( 0x029c) )
#define ICB_SVE0_1_INT_CFG_OFFSET         (   ( 0x02a0) )
#define ICB_SVE1_1_INT_CFG_OFFSET         (   ( 0x02a4) )
#define ICB_SVE2_1_INT_CFG_OFFSET         (   ( 0x02a8) )
#define ICB_SVE3_1_INT_CFG_OFFSET         (   ( 0x02ac) )
#define ICB_SVE4_1_INT_CFG_OFFSET         (   ( 0x02b0) )
#define ICB_SVE5_1_INT_CFG_OFFSET         (   ( 0x02b4) )
#define ICB_SVE6_1_INT_CFG_OFFSET         (   ( 0x02b8) )
#define ICB_SVE7_1_INT_CFG_OFFSET         (   ( 0x02bc) )
#define ICB_SVE8_1_INT_CFG_OFFSET         (   ( 0x02c0) )
#define ICB_SVE9_1_INT_CFG_OFFSET         (   ( 0x02c4) )
#define ICB_SVE10_1_INT_CFG_OFFSET        (   ( 0x02c8) )
#define ICB_SVE11_1_INT_CFG_OFFSET        (   ( 0x02cc) )
#define ICB_SVE12_1_INT_CFG_OFFSET        (   ( 0x02d0) )
#define ICB_SVE13_1_INT_CFG_OFFSET        (   ( 0x02d4) )
#define ICB_SVE14_1_INT_CFG_OFFSET        (   ( 0x02d8) )
#define ICB_SVE15_1_INT_CFG_OFFSET        (   ( 0x02dc) )
#define ICB_INTER_CPU0_INT_OFFSET         (   ( 0x0300) )
#define ICB_C2C0_INT_CFG0_OFFSET          (   ( 0x0304) )
#define ICB_C2C0_INT_CFG1_OFFSET          (   ( 0x0308) )
#define ICB_C2C0_INT_CFG2_OFFSET          (   ( 0x030c) )
#define ICB_C2C0_INT_CFG3_OFFSET          (   ( 0x0310) )
#define ICB_INTER_CPU1_INT_OFFSET         (   ( 0x0320) )
#define ICB_C2C1_INT_CFG0_OFFSET          (   ( 0x0324) )
#define ICB_C2C1_INT_CFG1_OFFSET          (   ( 0x0328) )
#define ICB_C2C1_INT_CFG2_OFFSET          (   ( 0x032c) )
#define ICB_C2C1_INT_CFG3_OFFSET          (   ( 0x0330) )
#define ICB_EN_SET_0_OFFSET               (   ( 0x0340) )
#define ICB_EN_SET_1_OFFSET               (   ( 0x0344) )
#define ICB_EN_SET_2_OFFSET               (   ( 0x0348) )
#define ICB_EN_SET_3_OFFSET               (   ( 0x034c) )
#define ICB_EN_CLEAR_0_OFFSET             (   ( 0x0350) )
#define ICB_EN_CLEAR_1_OFFSET             (   ( 0x0354) )
#define ICB_EN_CLEAR_2_OFFSET             (   ( 0x0358) )
#define ICB_EN_CLEAR_3_OFFSET             (   ( 0x035c) )
#define ICB_C2C_NO                        (   16 )
#define ICB_NO_INTERRUPT                  ( 0xff )
#define ICB0_BASE_ADR                  (   PBI_AP3_CONTROL_ADR + 0x10000 )
#define ICB0_SEC_PAGE_OFFSET           (   0x01000 )
#define ICB0_SEC_BASE_ADR              (   ICB0_BASE_ADR + ICB0_SEC_PAGE_OFFSET )
#define ICB0_INT_NO                    (   128 )
#define ICB0_CTRL0_ADR                 (   (ICB0_SEC_BASE_ADR + ICB_CTRL0_OFFSET    ) )
#define ICB0_CTRL1_ADR                 (   (ICB0_SEC_BASE_ADR + ICB_CTRL1_OFFSET    ) )
#define ICB0_CTRL2_ADR                 (   (ICB0_SEC_BASE_ADR + ICB_CTRL2_OFFSET    ) )
#define ICB0_CTRL3_ADR                 (   (ICB0_SEC_BASE_ADR + ICB_CTRL3_OFFSET    ) )
#define ICB0_CTRL4_ADR                 (   (ICB0_SEC_BASE_ADR + ICB_CTRL4_OFFSET    ) )
#define ICB0_CTRL5_ADR                 (   (ICB0_SEC_BASE_ADR + ICB_CTRL5_OFFSET    ) )
#define ICB0_CTRL6_ADR                 (   (ICB0_SEC_BASE_ADR + ICB_CTRL6_OFFSET    ) )
#define ICB0_CTRL7_ADR                 (   (ICB0_SEC_BASE_ADR + ICB_CTRL7_OFFSET    ) )
#define ICB0_CTRL8_ADR                 (   (ICB0_SEC_BASE_ADR + ICB_CTRL8_OFFSET    ) )
#define ICB0_CTRL9_ADR                 (   (ICB0_SEC_BASE_ADR + ICB_CTRL9_OFFSET    ) )
#define ICB0_CTRL10_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL10_OFFSET   ) )
#define ICB0_CTRL11_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL11_OFFSET   ) )
#define ICB0_CTRL12_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL12_OFFSET   ) )
#define ICB0_CTRL13_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL13_OFFSET   ) )
#define ICB0_CTRL14_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL14_OFFSET   ) )
#define ICB0_CTRL15_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL15_OFFSET   ) )
#define ICB0_CTRL16_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL16_OFFSET   ) )
#define ICB0_CTRL17_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL17_OFFSET   ) )
#define ICB0_CTRL18_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL18_OFFSET   ) )
#define ICB0_CTRL19_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL19_OFFSET   ) )
#define ICB0_CTRL20_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL20_OFFSET   ) )
#define ICB0_CTRL21_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL21_OFFSET   ) )
#define ICB0_CTRL22_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL22_OFFSET   ) )
#define ICB0_CTRL23_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL23_OFFSET   ) )
#define ICB0_CTRL24_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL24_OFFSET   ) )
#define ICB0_CTRL25_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL25_OFFSET   ) )
#define ICB0_CTRL26_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL26_OFFSET   ) )
#define ICB0_CTRL27_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL27_OFFSET   ) )
#define ICB0_CTRL28_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL28_OFFSET   ) )
#define ICB0_CTRL29_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL29_OFFSET   ) )
#define ICB0_CTRL30_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL30_OFFSET   ) )
#define ICB0_CTRL31_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL31_OFFSET   ) )
#define ICB0_CTRL32_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL32_OFFSET   ) )
#define ICB0_CTRL33_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL33_OFFSET   ) )
#define ICB0_CTRL34_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL34_OFFSET   ) )
#define ICB0_CTRL35_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL35_OFFSET   ) )
#define ICB0_CTRL36_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL36_OFFSET   ) )
#define ICB0_CTRL37_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL37_OFFSET   ) )
#define ICB0_CTRL38_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL38_OFFSET   ) )
#define ICB0_CTRL39_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL39_OFFSET   ) )
#define ICB0_CTRL40_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL40_OFFSET   ) )
#define ICB0_CTRL41_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL41_OFFSET   ) )
#define ICB0_CTRL42_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL42_OFFSET   ) )
#define ICB0_CTRL43_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL43_OFFSET   ) )
#define ICB0_CTRL44_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL44_OFFSET   ) )
#define ICB0_CTRL45_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL45_OFFSET   ) )
#define ICB0_CTRL46_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL46_OFFSET   ) )
#define ICB0_CTRL47_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL47_OFFSET   ) )
#define ICB0_CTRL48_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL48_OFFSET   ) )
#define ICB0_CTRL49_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL49_OFFSET   ) )
#define ICB0_CTRL50_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL50_OFFSET   ) )
#define ICB0_CTRL51_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL51_OFFSET   ) )
#define ICB0_CTRL52_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL52_OFFSET   ) )
#define ICB0_CTRL53_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL53_OFFSET   ) )
#define ICB0_CTRL54_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL54_OFFSET   ) )
#define ICB0_CTRL55_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL55_OFFSET   ) )
#define ICB0_CTRL56_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL56_OFFSET   ) )
#define ICB0_CTRL57_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL57_OFFSET   ) )
#define ICB0_CTRL58_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL58_OFFSET   ) )
#define ICB0_CTRL59_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL59_OFFSET   ) )
#define ICB0_CTRL60_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL60_OFFSET   ) )
#define ICB0_CTRL61_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL61_OFFSET   ) )
#define ICB0_CTRL62_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL62_OFFSET   ) )
#define ICB0_CTRL63_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL63_OFFSET   ) )
#define ICB0_CTRL64_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL64_OFFSET   ) )
#define ICB0_CTRL65_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL65_OFFSET   ) )
#define ICB0_CTRL66_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL66_OFFSET   ) )
#define ICB0_CTRL67_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL67_OFFSET   ) )
#define ICB0_CTRL68_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL68_OFFSET   ) )
#define ICB0_CTRL69_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL69_OFFSET   ) )
#define ICB0_CTRL70_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL70_OFFSET   ) )
#define ICB0_CTRL71_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL71_OFFSET   ) )
#define ICB0_CTRL72_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL72_OFFSET   ) )
#define ICB0_CTRL73_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL73_OFFSET   ) )
#define ICB0_CTRL74_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL74_OFFSET   ) )
#define ICB0_CTRL75_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL75_OFFSET   ) )
#define ICB0_CTRL76_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL76_OFFSET   ) )
#define ICB0_CTRL77_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL77_OFFSET   ) )
#define ICB0_CTRL78_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL78_OFFSET   ) )
#define ICB0_CTRL79_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL79_OFFSET   ) )
#define ICB0_CTRL80_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL80_OFFSET   ) )
#define ICB0_CTRL81_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL81_OFFSET   ) )
#define ICB0_CTRL82_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL82_OFFSET   ) )
#define ICB0_CTRL83_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL83_OFFSET   ) )
#define ICB0_CTRL84_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL84_OFFSET   ) )
#define ICB0_CTRL85_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL85_OFFSET   ) )
#define ICB0_CTRL86_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL86_OFFSET   ) )
#define ICB0_CTRL87_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL87_OFFSET   ) )
#define ICB0_CTRL88_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL88_OFFSET   ) )
#define ICB0_CTRL89_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL89_OFFSET   ) )
#define ICB0_CTRL90_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL90_OFFSET   ) )
#define ICB0_CTRL91_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL91_OFFSET   ) )
#define ICB0_CTRL92_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL92_OFFSET   ) )
#define ICB0_CTRL93_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL93_OFFSET   ) )
#define ICB0_CTRL94_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL94_OFFSET   ) )
#define ICB0_CTRL95_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL95_OFFSET   ) )
#define ICB0_CTRL96_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL96_OFFSET   ) )
#define ICB0_CTRL97_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL97_OFFSET   ) )
#define ICB0_CTRL98_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL98_OFFSET   ) )
#define ICB0_CTRL99_ADR                (   (ICB0_SEC_BASE_ADR + ICB_CTRL99_OFFSET   ) )
#define ICB0_CTRL100_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL100_OFFSET  ) )
#define ICB0_CTRL101_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL101_OFFSET  ) )
#define ICB0_CTRL102_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL102_OFFSET  ) )
#define ICB0_CTRL103_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL103_OFFSET  ) )
#define ICB0_CTRL104_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL104_OFFSET  ) )
#define ICB0_CTRL105_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL105_OFFSET  ) )
#define ICB0_CTRL106_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL106_OFFSET  ) )
#define ICB0_CTRL107_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL107_OFFSET  ) )
#define ICB0_CTRL108_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL108_OFFSET  ) )
#define ICB0_CTRL109_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL109_OFFSET  ) )
#define ICB0_CTRL110_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL110_OFFSET  ) )
#define ICB0_CTRL111_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL111_OFFSET  ) )
#define ICB0_CTRL112_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL112_OFFSET  ) )
#define ICB0_CTRL113_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL113_OFFSET  ) )
#define ICB0_CTRL114_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL114_OFFSET  ) )
#define ICB0_CTRL115_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL115_OFFSET  ) )
#define ICB0_CTRL116_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL116_OFFSET  ) )
#define ICB0_CTRL117_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL117_OFFSET  ) )
#define ICB0_CTRL118_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL118_OFFSET  ) )
#define ICB0_CTRL119_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL119_OFFSET  ) )
#define ICB0_CTRL120_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL120_OFFSET  ) )
#define ICB0_CTRL121_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL121_OFFSET  ) )
#define ICB0_CTRL122_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL122_OFFSET  ) )
#define ICB0_CTRL123_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL123_OFFSET  ) )
#define ICB0_CTRL124_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL124_OFFSET  ) )
#define ICB0_CTRL125_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL125_OFFSET  ) )
#define ICB0_CTRL126_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL126_OFFSET  ) )
#define ICB0_CTRL127_ADR               (   (ICB0_SEC_BASE_ADR + ICB_CTRL127_OFFSET  ) )
#define ICB0_IRQ_REDIR_ADR             (   (ICB0_SEC_BASE_ADR + ICB_IRQ_REDIR_OFFSET) )
#define ICB0_ENABLE_0_ADR              (   (ICB0_BASE_ADR     + ICB_ENABLE_0_OFFSET ) )
#define ICB0_ENABLE_1_ADR              (   (ICB0_BASE_ADR     + ICB_ENABLE_1_OFFSET ) )
#define ICB0_ENABLE_2_ADR              (   (ICB0_BASE_ADR     + ICB_ENABLE_2_OFFSET ) )
#define ICB0_ENABLE_3_ADR              (   (ICB0_BASE_ADR     + ICB_ENABLE_3_OFFSET ) )
#define ICB0_SETINT_0_ADR              (   (ICB0_SEC_BASE_ADR + ICB_SETINT_0_OFFSET ) )
#define ICB0_SETINT_1_ADR              (   (ICB0_SEC_BASE_ADR + ICB_SETINT_1_OFFSET ) )
#define ICB0_SETINT_2_ADR              (   (ICB0_SEC_BASE_ADR + ICB_SETINT_2_OFFSET ) )
#define ICB0_SETINT_3_ADR              (   (ICB0_SEC_BASE_ADR + ICB_SETINT_3_OFFSET ) )
#define ICB0_SVE0_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE0_0_INT_CFG_OFFSET ) )
#define ICB0_SVE1_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE1_0_INT_CFG_OFFSET ) )
#define ICB0_SVE2_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE2_0_INT_CFG_OFFSET ) )
#define ICB0_SVE3_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE3_0_INT_CFG_OFFSET ) )
#define ICB0_SVE4_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE4_0_INT_CFG_OFFSET ) )
#define ICB0_SVE5_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE5_0_INT_CFG_OFFSET ) )
#define ICB0_SVE6_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE6_0_INT_CFG_OFFSET ) )
#define ICB0_SVE7_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE7_0_INT_CFG_OFFSET ) )
#define ICB0_SVE8_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE8_0_INT_CFG_OFFSET ) )
#define ICB0_SVE9_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE9_0_INT_CFG_OFFSET ) )
#define ICB0_SVE10_0_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE10_0_INT_CFG_OFFSET) )
#define ICB0_SVE11_0_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE11_0_INT_CFG_OFFSET) )
#define ICB0_SVE12_0_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE12_0_INT_CFG_OFFSET) )
#define ICB0_SVE13_0_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE13_0_INT_CFG_OFFSET) )
#define ICB0_SVE14_0_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE14_0_INT_CFG_OFFSET) )
#define ICB0_SVE15_0_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE15_0_INT_CFG_OFFSET) )
#define ICB0_SVE0_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE0_1_INT_CFG_OFFSET ) )
#define ICB0_SVE1_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE1_1_INT_CFG_OFFSET ) )
#define ICB0_SVE2_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE2_1_INT_CFG_OFFSET ) )
#define ICB0_SVE3_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE3_1_INT_CFG_OFFSET ) )
#define ICB0_SVE4_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE4_1_INT_CFG_OFFSET ) )
#define ICB0_SVE5_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE5_1_INT_CFG_OFFSET ) )
#define ICB0_SVE6_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE6_1_INT_CFG_OFFSET ) )
#define ICB0_SVE7_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE7_1_INT_CFG_OFFSET ) )
#define ICB0_SVE8_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE8_1_INT_CFG_OFFSET ) )
#define ICB0_SVE9_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE9_1_INT_CFG_OFFSET ) )
#define ICB0_SVE10_1_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE10_1_INT_CFG_OFFSET) )
#define ICB0_SVE11_1_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE11_1_INT_CFG_OFFSET) )
#define ICB0_SVE12_1_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE12_1_INT_CFG_OFFSET) )
#define ICB0_SVE13_1_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE13_1_INT_CFG_OFFSET) )
#define ICB0_SVE14_1_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE14_1_INT_CFG_OFFSET) )
#define ICB0_SVE15_1_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE15_1_INT_CFG_OFFSET) )
#define ICB0_INTER_CPU0_INT_ADR         (  (ICB0_BASE_ADR + ICB_INTER_CPU0_INT_OFFSET) )
#define ICB0_C2C0_INT_CFG0_ADR          (  (ICB0_BASE_ADR + ICB_C2C0_INT_CFG0_OFFSET) )
#define ICB0_C2C0_INT_CFG1_ADR          (  (ICB0_BASE_ADR + ICB_C2C0_INT_CFG1_OFFSET) )
#define ICB0_C2C0_INT_CFG2_ADR          (  (ICB0_BASE_ADR + ICB_C2C0_INT_CFG2_OFFSET) )
#define ICB0_C2C0_INT_CFG3_ADR          (  (ICB0_BASE_ADR + ICB_C2C0_INT_CFG3_OFFSET) )
#define ICB0_INTER_CPU1_INT_ADR         (  (ICB0_BASE_ADR + ICB_INTER_CPU1_INT_OFFSET) )
#define ICB0_C2C1_INT_CFG0_ADR          (  (ICB0_BASE_ADR + ICB_C2C1_INT_CFG0_OFFSET) )
#define ICB0_C2C1_INT_CFG1_ADR          (  (ICB0_BASE_ADR + ICB_C2C1_INT_CFG1_OFFSET) )
#define ICB0_C2C1_INT_CFG2_ADR          (  (ICB0_BASE_ADR + ICB_C2C1_INT_CFG2_OFFSET) )
#define ICB0_C2C1_INT_CFG3_ADR          (  (ICB0_BASE_ADR + ICB_C2C1_INT_CFG3_OFFSET) )
// a53 icb irq position defines
#define TIM_WDOG_IRQ                    (  0 )
#define UART_PIRQ                       (  4 )
#define CPR_RTC_IRQ                     (  5 )
#define TIM_IRQ                         ( 13 )
#define I2C_IRQ                         ( 18 )
#define SPI_LEON_IRQ                    ( 22 )
#define I2S_IRQ                         ( 26 )
#define EMMC_IRQ                        ( 27 )
#define SDIO_IRQ                        ( 29 )
#define PBI_FAULT_IRQ                   ( 30 )
#define DMA_IRQ_A53                     ( 31 )
#define DMA_IRQ_RT                      ( 33 )
#define AON_IRQ                         ( 34 )
#define USB_CTRL_IRQ                    ( 35 )
#define UPA_SHAVE_IRQ                   ( 52 )
#define UPA_CMX_IRQ                     ( 53 )
#define UPA_CMXDMA_IRQ                  ( 54 )
#define GPIO_IRQ                        ( 62 )
#define TIM_FIFO_IRQ                    ( 63 )
#define RT2OS_IRQ                       ( 75 )
#define DDR_IRQ0                        ( 76 )
#define DDR_IRQ1                        ( 77 )
#define VENC_IRQ                        ( 79 )
#define VDEC_IRQ                        ( 80 )
#define PCIE_IRQ                        ( 81 )
#define PCIE_EV_IRQ                     ( 82 )
#define PCIE_ERR_IRQ                    ( 83 )
#define EMMC_WAKEUP                     ( 84 )
#define SDIO_WAKEUP                     ( 86 )
#define AES_A_OOB_IRQ                   ( 87 )
#define I3C_IRQ                         ( 90 )
#define TRNG_IRQ                        ( 91 )
#define ETHER_IRQ                       ( 92 )
#define ECC_OOB_IRQ                     ( 93 )
#define HCU_OOB_IRQ                     ( 94 )
#define SKS_OOB_IRQ                     ( 95 )
#define NN2OS_IRQ                       ( 107 )
#define I3C_SLV_WAKEUP_IRQ              ( 114 )
#define ICB1_BASE_ADR                  (   (PBI_AP8_CONTROL_ADR + 0x00000) )
#define ICB1_INT_NO                    (   128 )
#define ICB1_CTRL0_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL0_OFFSET    ) )
#define ICB1_CTRL1_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL1_OFFSET    ) )
#define ICB1_CTRL2_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL2_OFFSET    ) )
#define ICB1_CTRL3_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL3_OFFSET    ) )
#define ICB1_CTRL4_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL4_OFFSET    ) )
#define ICB1_CTRL5_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL5_OFFSET    ) )
#define ICB1_CTRL6_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL6_OFFSET    ) )
#define ICB1_CTRL7_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL7_OFFSET    ) )
#define ICB1_CTRL8_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL8_OFFSET    ) )
#define ICB1_CTRL9_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL9_OFFSET    ) )
#define ICB1_CTRL10_ADR                (   (ICB1_BASE_ADR + ICB_CTRL10_OFFSET   ) )
#define ICB1_CTRL11_ADR                (   (ICB1_BASE_ADR + ICB_CTRL11_OFFSET   ) )
#define ICB1_CTRL12_ADR                (   (ICB1_BASE_ADR + ICB_CTRL12_OFFSET   ) )
#define ICB1_CTRL13_ADR                (   (ICB1_BASE_ADR + ICB_CTRL13_OFFSET   ) )
#define ICB1_CTRL14_ADR                (   (ICB1_BASE_ADR + ICB_CTRL14_OFFSET   ) )
#define ICB1_CTRL15_ADR                (   (ICB1_BASE_ADR + ICB_CTRL15_OFFSET   ) )
#define ICB1_CTRL16_ADR                (   (ICB1_BASE_ADR + ICB_CTRL16_OFFSET   ) )
#define ICB1_CTRL17_ADR                (   (ICB1_BASE_ADR + ICB_CTRL17_OFFSET   ) )
#define ICB1_CTRL18_ADR                (   (ICB1_BASE_ADR + ICB_CTRL18_OFFSET   ) )
#define ICB1_CTRL19_ADR                (   (ICB1_BASE_ADR + ICB_CTRL19_OFFSET   ) )
#define ICB1_CTRL20_ADR                (   (ICB1_BASE_ADR + ICB_CTRL20_OFFSET   ) )
#define ICB1_CTRL21_ADR                (   (ICB1_BASE_ADR + ICB_CTRL21_OFFSET   ) )
#define ICB1_CTRL22_ADR                (   (ICB1_BASE_ADR + ICB_CTRL22_OFFSET   ) )
#define ICB1_CTRL23_ADR                (   (ICB1_BASE_ADR + ICB_CTRL23_OFFSET   ) )
#define ICB1_CTRL24_ADR                (   (ICB1_BASE_ADR + ICB_CTRL24_OFFSET   ) )
#define ICB1_CTRL25_ADR                (   (ICB1_BASE_ADR + ICB_CTRL25_OFFSET   ) )
#define ICB1_CTRL26_ADR                (   (ICB1_BASE_ADR + ICB_CTRL26_OFFSET   ) )
#define ICB1_CTRL27_ADR                (   (ICB1_BASE_ADR + ICB_CTRL27_OFFSET   ) )
#define ICB1_CTRL28_ADR                (   (ICB1_BASE_ADR + ICB_CTRL28_OFFSET   ) )
#define ICB1_CTRL29_ADR                (   (ICB1_BASE_ADR + ICB_CTRL29_OFFSET   ) )
#define ICB1_CTRL30_ADR                (   (ICB1_BASE_ADR + ICB_CTRL30_OFFSET   ) )
#define ICB1_CTRL31_ADR                (   (ICB1_BASE_ADR + ICB_CTRL31_OFFSET   ) )
#define ICB1_CTRL32_ADR                (   (ICB1_BASE_ADR + ICB_CTRL32_OFFSET   ) )
#define ICB1_CTRL33_ADR                (   (ICB1_BASE_ADR + ICB_CTRL33_OFFSET   ) )
#define ICB1_CTRL34_ADR                (   (ICB1_BASE_ADR + ICB_CTRL34_OFFSET   ) )
#define ICB1_CTRL35_ADR                (   (ICB1_BASE_ADR + ICB_CTRL35_OFFSET   ) )
#define ICB1_CTRL36_ADR                (   (ICB1_BASE_ADR + ICB_CTRL36_OFFSET   ) )
#define ICB1_CTRL37_ADR                (   (ICB1_BASE_ADR + ICB_CTRL37_OFFSET   ) )
#define ICB1_CTRL38_ADR                (   (ICB1_BASE_ADR + ICB_CTRL38_OFFSET   ) )
#define ICB1_CTRL39_ADR                (   (ICB1_BASE_ADR + ICB_CTRL39_OFFSET   ) )
#define ICB1_CTRL40_ADR                (   (ICB1_BASE_ADR + ICB_CTRL40_OFFSET   ) )
#define ICB1_CTRL41_ADR                (   (ICB1_BASE_ADR + ICB_CTRL41_OFFSET   ) )
#define ICB1_CTRL42_ADR                (   (ICB1_BASE_ADR + ICB_CTRL42_OFFSET   ) )
#define ICB1_CTRL43_ADR                (   (ICB1_BASE_ADR + ICB_CTRL43_OFFSET   ) )
#define ICB1_CTRL44_ADR                (   (ICB1_BASE_ADR + ICB_CTRL44_OFFSET   ) )
#define ICB1_CTRL45_ADR                (   (ICB1_BASE_ADR + ICB_CTRL45_OFFSET   ) )
#define ICB1_CTRL46_ADR                (   (ICB1_BASE_ADR + ICB_CTRL46_OFFSET   ) )
#define ICB1_CTRL47_ADR                (   (ICB1_BASE_ADR + ICB_CTRL47_OFFSET   ) )
#define ICB1_CTRL48_ADR                (   (ICB1_BASE_ADR + ICB_CTRL48_OFFSET   ) )
#define ICB1_CTRL49_ADR                (   (ICB1_BASE_ADR + ICB_CTRL49_OFFSET   ) )
#define ICB1_CTRL50_ADR                (   (ICB1_BASE_ADR + ICB_CTRL50_OFFSET   ) )
#define ICB1_CTRL51_ADR                (   (ICB1_BASE_ADR + ICB_CTRL51_OFFSET   ) )
#define ICB1_CTRL52_ADR                (   (ICB1_BASE_ADR + ICB_CTRL52_OFFSET   ) )
#define ICB1_CTRL53_ADR                (   (ICB1_BASE_ADR + ICB_CTRL53_OFFSET   ) )
#define ICB1_CTRL54_ADR                (   (ICB1_BASE_ADR + ICB_CTRL54_OFFSET   ) )
#define ICB1_CTRL55_ADR                (   (ICB1_BASE_ADR + ICB_CTRL55_OFFSET   ) )
#define ICB1_CTRL56_ADR                (   (ICB1_BASE_ADR + ICB_CTRL56_OFFSET   ) )
#define ICB1_CTRL57_ADR                (   (ICB1_BASE_ADR + ICB_CTRL57_OFFSET   ) )
#define ICB1_CTRL58_ADR                (   (ICB1_BASE_ADR + ICB_CTRL58_OFFSET   ) )
#define ICB1_CTRL59_ADR                (   (ICB1_BASE_ADR + ICB_CTRL59_OFFSET   ) )
#define ICB1_CTRL60_ADR                (   (ICB1_BASE_ADR + ICB_CTRL60_OFFSET   ) )
#define ICB1_CTRL61_ADR                (   (ICB1_BASE_ADR + ICB_CTRL61_OFFSET   ) )
#define ICB1_CTRL62_ADR                (   (ICB1_BASE_ADR + ICB_CTRL62_OFFSET   ) )
#define ICB1_CTRL63_ADR                (   (ICB1_BASE_ADR + ICB_CTRL63_OFFSET   ) )
#define ICB1_CTRL64_ADR                (   (ICB1_BASE_ADR + ICB_CTRL64_OFFSET   ) )
#define ICB1_CTRL65_ADR                (   (ICB1_BASE_ADR + ICB_CTRL65_OFFSET   ) )
#define ICB1_CTRL66_ADR                (   (ICB1_BASE_ADR + ICB_CTRL66_OFFSET   ) )
#define ICB1_CTRL67_ADR                (   (ICB1_BASE_ADR + ICB_CTRL67_OFFSET   ) )
#define ICB1_CTRL68_ADR                (   (ICB1_BASE_ADR + ICB_CTRL68_OFFSET   ) )
#define ICB1_CTRL69_ADR                (   (ICB1_BASE_ADR + ICB_CTRL69_OFFSET   ) )
#define ICB1_CTRL70_ADR                (   (ICB1_BASE_ADR + ICB_CTRL70_OFFSET   ) )
#define ICB1_CTRL71_ADR                (   (ICB1_BASE_ADR + ICB_CTRL71_OFFSET   ) )
#define ICB1_CTRL72_ADR                (   (ICB1_BASE_ADR + ICB_CTRL72_OFFSET   ) )
#define ICB1_CTRL73_ADR                (   (ICB1_BASE_ADR + ICB_CTRL73_OFFSET   ) )
#define ICB1_CTRL74_ADR                (   (ICB1_BASE_ADR + ICB_CTRL74_OFFSET   ) )
#define ICB1_CTRL75_ADR                (   (ICB1_BASE_ADR + ICB_CTRL75_OFFSET   ) )
#define ICB1_CTRL76_ADR                (   (ICB1_BASE_ADR + ICB_CTRL76_OFFSET   ) )
#define ICB1_CTRL77_ADR                (   (ICB1_BASE_ADR + ICB_CTRL77_OFFSET   ) )
#define ICB1_CTRL78_ADR                (   (ICB1_BASE_ADR + ICB_CTRL78_OFFSET   ) )
#define ICB1_CTRL79_ADR                (   (ICB1_BASE_ADR + ICB_CTRL79_OFFSET   ) )
#define ICB1_CTRL80_ADR                (   (ICB1_BASE_ADR + ICB_CTRL80_OFFSET   ) )
#define ICB1_CTRL81_ADR                (   (ICB1_BASE_ADR + ICB_CTRL81_OFFSET   ) )
#define ICB1_CTRL82_ADR                (   (ICB1_BASE_ADR + ICB_CTRL82_OFFSET   ) )
#define ICB1_CTRL83_ADR                (   (ICB1_BASE_ADR + ICB_CTRL83_OFFSET   ) )
#define ICB1_CTRL84_ADR                (   (ICB1_BASE_ADR + ICB_CTRL84_OFFSET   ) )
#define ICB1_CTRL85_ADR                (   (ICB1_BASE_ADR + ICB_CTRL85_OFFSET   ) )
#define ICB1_CTRL86_ADR                (   (ICB1_BASE_ADR + ICB_CTRL86_OFFSET   ) )
#define ICB1_CTRL87_ADR                (   (ICB1_BASE_ADR + ICB_CTRL87_OFFSET   ) )
#define ICB1_CTRL88_ADR                (   (ICB1_BASE_ADR + ICB_CTRL88_OFFSET   ) )
#define ICB1_CTRL89_ADR                (   (ICB1_BASE_ADR + ICB_CTRL89_OFFSET   ) )
#define ICB1_CTRL90_ADR                (   (ICB1_BASE_ADR + ICB_CTRL90_OFFSET   ) )
#define ICB1_CTRL91_ADR                (   (ICB1_BASE_ADR + ICB_CTRL91_OFFSET   ) )
#define ICB1_CTRL92_ADR                (   (ICB1_BASE_ADR + ICB_CTRL92_OFFSET   ) )
#define ICB1_CTRL93_ADR                (   (ICB1_BASE_ADR + ICB_CTRL93_OFFSET   ) )
#define ICB1_CTRL94_ADR                (   (ICB1_BASE_ADR + ICB_CTRL94_OFFSET   ) )
#define ICB1_CTRL95_ADR                (   (ICB1_BASE_ADR + ICB_CTRL95_OFFSET   ) )
#define ICB1_CTRL96_ADR                (   (ICB1_BASE_ADR + ICB_CTRL96_OFFSET   ) )
#define ICB1_CTRL97_ADR                (   (ICB1_BASE_ADR + ICB_CTRL97_OFFSET   ) )
#define ICB1_CTRL98_ADR                (   (ICB1_BASE_ADR + ICB_CTRL98_OFFSET   ) )
#define ICB1_CTRL99_ADR                (   (ICB1_BASE_ADR + ICB_CTRL99_OFFSET   ) )
#define ICB1_CTRL100_ADR               (   (ICB1_BASE_ADR + ICB_CTRL100_OFFSET  ) )
#define ICB1_CTRL101_ADR               (   (ICB1_BASE_ADR + ICB_CTRL101_OFFSET  ) )
#define ICB1_CTRL102_ADR               (   (ICB1_BASE_ADR + ICB_CTRL102_OFFSET  ) )
#define ICB1_CTRL103_ADR               (   (ICB1_BASE_ADR + ICB_CTRL103_OFFSET  ) )
#define ICB1_CTRL104_ADR               (   (ICB1_BASE_ADR + ICB_CTRL104_OFFSET  ) )
#define ICB1_CTRL105_ADR               (   (ICB1_BASE_ADR + ICB_CTRL105_OFFSET  ) )
#define ICB1_CTRL106_ADR               (   (ICB1_BASE_ADR + ICB_CTRL106_OFFSET  ) )
#define ICB1_CTRL107_ADR               (   (ICB1_BASE_ADR + ICB_CTRL107_OFFSET  ) )
#define ICB1_CTRL108_ADR               (   (ICB1_BASE_ADR + ICB_CTRL108_OFFSET  ) )
#define ICB1_CTRL109_ADR               (   (ICB1_BASE_ADR + ICB_CTRL109_OFFSET  ) )
#define ICB1_CTRL110_ADR               (   (ICB1_BASE_ADR + ICB_CTRL110_OFFSET  ) )
#define ICB1_CTRL111_ADR               (   (ICB1_BASE_ADR + ICB_CTRL111_OFFSET  ) )
#define ICB1_CTRL112_ADR               (   (ICB1_BASE_ADR + ICB_CTRL112_OFFSET  ) )
#define ICB1_CTRL113_ADR               (   (ICB1_BASE_ADR + ICB_CTRL113_OFFSET  ) )
#define ICB1_CTRL114_ADR               (   (ICB1_BASE_ADR + ICB_CTRL114_OFFSET  ) )
#define ICB1_CTRL115_ADR               (   (ICB1_BASE_ADR + ICB_CTRL115_OFFSET  ) )
#define ICB1_CTRL116_ADR               (   (ICB1_BASE_ADR + ICB_CTRL116_OFFSET  ) )
#define ICB1_CTRL117_ADR               (   (ICB1_BASE_ADR + ICB_CTRL117_OFFSET  ) )
#define ICB1_CTRL118_ADR               (   (ICB1_BASE_ADR + ICB_CTRL118_OFFSET  ) )
#define ICB1_CTRL119_ADR               (   (ICB1_BASE_ADR + ICB_CTRL119_OFFSET  ) )
#define ICB1_CTRL120_ADR               (   (ICB1_BASE_ADR + ICB_CTRL120_OFFSET  ) )
#define ICB1_CTRL121_ADR               (   (ICB1_BASE_ADR + ICB_CTRL121_OFFSET  ) )
#define ICB1_CTRL122_ADR               (   (ICB1_BASE_ADR + ICB_CTRL122_OFFSET  ) )
#define ICB1_CTRL123_ADR               (   (ICB1_BASE_ADR + ICB_CTRL123_OFFSET  ) )
#define ICB1_CTRL124_ADR               (   (ICB1_BASE_ADR + ICB_CTRL124_OFFSET  ) )
#define ICB1_CTRL125_ADR               (   (ICB1_BASE_ADR + ICB_CTRL125_OFFSET  ) )
#define ICB1_CTRL126_ADR               (   (ICB1_BASE_ADR + ICB_CTRL126_OFFSET  ) )
#define ICB1_CTRL127_ADR               (   (ICB1_BASE_ADR + ICB_CTRL127_OFFSET  ) )
#define ICB1_PEND_0_ADR                (   (ICB1_BASE_ADR + ICB_PEND_0_OFFSET   ) )
#define ICB1_PEND_1_ADR                (   (ICB1_BASE_ADR + ICB_PEND_1_OFFSET   ) )
#define ICB1_PEND_2_ADR                (   (ICB1_BASE_ADR + ICB_PEND_2_OFFSET   ) )
#define ICB1_PEND_3_ADR                (   (ICB1_BASE_ADR + ICB_PEND_3_OFFSET   ) )
#define ICB1_STATUS_0_ADR              (   (ICB1_BASE_ADR + ICB_STATUS_0_OFFSET ) )
#define ICB1_STATUS_1_ADR              (   (ICB1_BASE_ADR + ICB_STATUS_1_OFFSET ) )
#define ICB1_STATUS_2_ADR              (   (ICB1_BASE_ADR + ICB_STATUS_2_OFFSET ) )
#define ICB1_STATUS_3_ADR              (   (ICB1_BASE_ADR + ICB_STATUS_3_OFFSET ) )
#define ICB1_CLEAR_0_ADR               (   (ICB1_BASE_ADR + ICB_CLEAR_0_OFFSET  ) )
#define ICB1_CLEAR_1_ADR               (   (ICB1_BASE_ADR + ICB_CLEAR_1_OFFSET  ) )
#define ICB1_CLEAR_2_ADR               (   (ICB1_BASE_ADR + ICB_CLEAR_2_OFFSET  ) )
#define ICB1_CLEAR_3_ADR               (   (ICB1_BASE_ADR + ICB_CLEAR_3_OFFSET  ) )
#define ICB1_SRC_0_ADR                 (   (ICB1_BASE_ADR + ICB_SRC_0_OFFSET    ) )
#define ICB1_SRC_1_ADR                 (   (ICB1_BASE_ADR + ICB_SRC_1_OFFSET    ) )
#define ICB1_IRQ_REDIR_ADR             (   (ICB1_BASE_ADR + ICB_IRQ_REDIR_OFFSET) )
#define ICB1_ENABLE_0_ADR              (   (ICB1_BASE_ADR + ICB_ENABLE_0_OFFSET ) )
#define ICB1_ENABLE_1_ADR              (   (ICB1_BASE_ADR + ICB_ENABLE_1_OFFSET ) )
#define ICB1_ENABLE_2_ADR              (   (ICB1_BASE_ADR + ICB_ENABLE_2_OFFSET ) )
#define ICB1_ENABLE_3_ADR              (   (ICB1_BASE_ADR + ICB_ENABLE_3_OFFSET ) )
#define ICB1_SETINT_0_ADR              (   (ICB1_BASE_ADR + ICB_SETINT_0_OFFSET ) )
#define ICB1_SETINT_1_ADR              (   (ICB1_BASE_ADR + ICB_SETINT_1_OFFSET ) )
#define ICB1_SETINT_2_ADR              (   (ICB1_BASE_ADR + ICB_SETINT_2_OFFSET ) )
#define ICB1_SETINT_3_ADR              (   (ICB1_BASE_ADR + ICB_SETINT_3_OFFSET ) )
#define ICB1_SVE0_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE0_0_INT_CFG_OFFSET ) )
#define ICB1_SVE1_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE1_0_INT_CFG_OFFSET ) )
#define ICB1_SVE2_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE2_0_INT_CFG_OFFSET ) )
#define ICB1_SVE3_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE3_0_INT_CFG_OFFSET ) )
#define ICB1_SVE4_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE4_0_INT_CFG_OFFSET ) )
#define ICB1_SVE5_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE5_0_INT_CFG_OFFSET ) )
#define ICB1_SVE6_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE6_0_INT_CFG_OFFSET ) )
#define ICB1_SVE7_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE7_0_INT_CFG_OFFSET ) )
#define ICB1_SVE8_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE8_0_INT_CFG_OFFSET ) )
#define ICB1_SVE9_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE9_0_INT_CFG_OFFSET ) )
#define ICB1_SVE10_0_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE10_0_INT_CFG_OFFSET) )
#define ICB1_SVE11_0_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE11_0_INT_CFG_OFFSET) )
#define ICB1_SVE12_0_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE12_0_INT_CFG_OFFSET) )
#define ICB1_SVE13_0_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE13_0_INT_CFG_OFFSET) )
#define ICB1_SVE14_0_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE14_0_INT_CFG_OFFSET) )
#define ICB1_SVE15_0_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE15_0_INT_CFG_OFFSET) )
#define ICB1_SVE0_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE0_1_INT_CFG_OFFSET ) )
#define ICB1_SVE1_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE1_1_INT_CFG_OFFSET ) )
#define ICB1_SVE2_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE2_1_INT_CFG_OFFSET ) )
#define ICB1_SVE3_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE3_1_INT_CFG_OFFSET ) )
#define ICB1_SVE4_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE4_1_INT_CFG_OFFSET ) )
#define ICB1_SVE5_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE5_1_INT_CFG_OFFSET ) )
#define ICB1_SVE6_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE6_1_INT_CFG_OFFSET ) )
#define ICB1_SVE7_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE7_1_INT_CFG_OFFSET ) )
#define ICB1_SVE8_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE8_1_INT_CFG_OFFSET ) )
#define ICB1_SVE9_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE9_1_INT_CFG_OFFSET ) )
#define ICB1_SVE10_1_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE10_1_INT_CFG_OFFSET) )
#define ICB1_SVE11_1_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE11_1_INT_CFG_OFFSET) )
#define ICB1_SVE12_1_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE12_1_INT_CFG_OFFSET) )
#define ICB1_SVE13_1_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE13_1_INT_CFG_OFFSET) )
#define ICB1_SVE14_1_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE14_1_INT_CFG_OFFSET) )
#define ICB1_SVE15_1_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE15_1_INT_CFG_OFFSET) )
#define ICB1_INTER_CPU0_INT_ADR        (   (ICB1_BASE_ADR + ICB_INTER_CPU0_INT_OFFSET) )
#define ICB1_C2C0_INT_CFG0_ADR         (   (ICB1_BASE_ADR + ICB_C2C0_INT_CFG0_OFFSET) )
#define ICB1_C2C0_INT_CFG1_ADR         (   (ICB1_BASE_ADR + ICB_C2C0_INT_CFG1_OFFSET) )
#define ICB1_C2C0_INT_CFG2_ADR         (   (ICB1_BASE_ADR + ICB_C2C0_INT_CFG2_OFFSET) )
#define ICB1_C2C0_INT_CFG3_ADR         (   (ICB1_BASE_ADR + ICB_C2C0_INT_CFG3_OFFSET) )
#define ICB1_INTER_CPU1_INT_ADR        (   (ICB1_BASE_ADR + ICB_INTER_CPU1_INT_OFFSET) )
#define ICB1_C2C1_INT_CFG0_ADR         (   (ICB1_BASE_ADR + ICB_C2C1_INT_CFG0_OFFSET) )
#define ICB1_C2C1_INT_CFG1_ADR         (   (ICB1_BASE_ADR + ICB_C2C1_INT_CFG1_OFFSET) )
#define ICB1_C2C1_INT_CFG2_ADR         (   (ICB1_BASE_ADR + ICB_C2C1_INT_CFG2_OFFSET) )
#define ICB1_C2C1_INT_CFG3_ADR         (   (ICB1_BASE_ADR + ICB_C2C1_INT_CFG3_OFFSET) )
#define ICB1_EN_SET_0_ADR              (  (ICB1_BASE_ADR + ICB_EN_SET_0_OFFSET) )
#define ICB1_EN_SET_1_ADR              (  (ICB1_BASE_ADR + ICB_EN_SET_1_OFFSET) )
#define ICB1_EN_SET_2_ADR              (  (ICB1_BASE_ADR + ICB_EN_SET_2_OFFSET) )
#define ICB1_EN_SET_3_ADR              (  (ICB1_BASE_ADR + ICB_EN_SET_3_OFFSET) )
#define ICB1_EN_CLEAR_0_ADR            (  (ICB1_BASE_ADR + ICB_EN_CLEAR_0_OFFSET) )
#define ICB1_EN_CLEAR_1_ADR            (  (ICB1_BASE_ADR + ICB_EN_CLEAR_1_OFFSET) )
#define ICB1_EN_CLEAR_2_ADR            (  (ICB1_BASE_ADR + ICB_EN_CLEAR_2_OFFSET) )
#define ICB1_EN_CLEAR_3_ADR            (  (ICB1_BASE_ADR + ICB_EN_CLEAR_3_OFFSET) )
#define ICB2_BASE_ADR                  (   0x3F000000 )
#define ICB2_INT_NO                    (   128 )
#define ICB2_CTRL0_ADR                 (   (ICB2_BASE_ADR + ICB_CTRL0_OFFSET    ) )
#define ICB2_CTRL1_ADR                 (   (ICB2_BASE_ADR + ICB_CTRL1_OFFSET    ) )
#define ICB2_CTRL2_ADR                 (   (ICB2_BASE_ADR + ICB_CTRL2_OFFSET    ) )
#define ICB2_CTRL3_ADR                 (   (ICB2_BASE_ADR + ICB_CTRL3_OFFSET    ) )
#define ICB2_CTRL4_ADR                 (   (ICB2_BASE_ADR + ICB_CTRL4_OFFSET    ) )
#define ICB2_CTRL5_ADR                 (   (ICB2_BASE_ADR + ICB_CTRL5_OFFSET    ) )
#define ICB2_CTRL6_ADR                 (   (ICB2_BASE_ADR + ICB_CTRL6_OFFSET    ) )
#define ICB2_CTRL7_ADR                 (   (ICB2_BASE_ADR + ICB_CTRL7_OFFSET    ) )
#define ICB2_CTRL8_ADR                 (   (ICB2_BASE_ADR + ICB_CTRL8_OFFSET    ) )
#define ICB2_CTRL9_ADR                 (   (ICB2_BASE_ADR + ICB_CTRL9_OFFSET    ) )
#define ICB2_CTRL10_ADR                (   (ICB2_BASE_ADR + ICB_CTRL10_OFFSET   ) )
#define ICB2_CTRL11_ADR                (   (ICB2_BASE_ADR + ICB_CTRL11_OFFSET   ) )
#define ICB2_CTRL12_ADR                (   (ICB2_BASE_ADR + ICB_CTRL12_OFFSET   ) )
#define ICB2_CTRL13_ADR                (   (ICB2_BASE_ADR + ICB_CTRL13_OFFSET   ) )
#define ICB2_CTRL14_ADR                (   (ICB2_BASE_ADR + ICB_CTRL14_OFFSET   ) )
#define ICB2_CTRL15_ADR                (   (ICB2_BASE_ADR + ICB_CTRL15_OFFSET   ) )
#define ICB2_CTRL16_ADR                (   (ICB2_BASE_ADR + ICB_CTRL16_OFFSET   ) )
#define ICB2_CTRL17_ADR                (   (ICB2_BASE_ADR + ICB_CTRL17_OFFSET   ) )
#define ICB2_CTRL18_ADR                (   (ICB2_BASE_ADR + ICB_CTRL18_OFFSET   ) )
#define ICB2_CTRL19_ADR                (   (ICB2_BASE_ADR + ICB_CTRL19_OFFSET   ) )
#define ICB2_CTRL20_ADR                (   (ICB2_BASE_ADR + ICB_CTRL20_OFFSET   ) )
#define ICB2_CTRL21_ADR                (   (ICB2_BASE_ADR + ICB_CTRL21_OFFSET   ) )
#define ICB2_CTRL22_ADR                (   (ICB2_BASE_ADR + ICB_CTRL22_OFFSET   ) )
#define ICB2_CTRL23_ADR                (   (ICB2_BASE_ADR + ICB_CTRL23_OFFSET   ) )
#define ICB2_CTRL24_ADR                (   (ICB2_BASE_ADR + ICB_CTRL24_OFFSET   ) )
#define ICB2_CTRL25_ADR                (   (ICB2_BASE_ADR + ICB_CTRL25_OFFSET   ) )
#define ICB2_CTRL26_ADR                (   (ICB2_BASE_ADR + ICB_CTRL26_OFFSET   ) )
#define ICB2_CTRL27_ADR                (   (ICB2_BASE_ADR + ICB_CTRL27_OFFSET   ) )
#define ICB2_CTRL28_ADR                (   (ICB2_BASE_ADR + ICB_CTRL28_OFFSET   ) )
#define ICB2_CTRL29_ADR                (   (ICB2_BASE_ADR + ICB_CTRL29_OFFSET   ) )
#define ICB2_CTRL30_ADR                (   (ICB2_BASE_ADR + ICB_CTRL30_OFFSET   ) )
#define ICB2_CTRL31_ADR                (   (ICB2_BASE_ADR + ICB_CTRL31_OFFSET   ) )
#define ICB2_CTRL32_ADR                (   (ICB2_BASE_ADR + ICB_CTRL32_OFFSET   ) )
#define ICB2_CTRL33_ADR                (   (ICB2_BASE_ADR + ICB_CTRL33_OFFSET   ) )
#define ICB2_CTRL34_ADR                (   (ICB2_BASE_ADR + ICB_CTRL34_OFFSET   ) )
#define ICB2_CTRL35_ADR                (   (ICB2_BASE_ADR + ICB_CTRL35_OFFSET   ) )
#define ICB2_CTRL36_ADR                (   (ICB2_BASE_ADR + ICB_CTRL36_OFFSET   ) )
#define ICB2_CTRL37_ADR                (   (ICB2_BASE_ADR + ICB_CTRL37_OFFSET   ) )
#define ICB2_CTRL38_ADR                (   (ICB2_BASE_ADR + ICB_CTRL38_OFFSET   ) )
#define ICB2_CTRL39_ADR                (   (ICB2_BASE_ADR + ICB_CTRL39_OFFSET   ) )
#define ICB2_CTRL40_ADR                (   (ICB2_BASE_ADR + ICB_CTRL40_OFFSET   ) )
#define ICB2_CTRL41_ADR                (   (ICB2_BASE_ADR + ICB_CTRL41_OFFSET   ) )
#define ICB2_CTRL42_ADR                (   (ICB2_BASE_ADR + ICB_CTRL42_OFFSET   ) )
#define ICB2_CTRL43_ADR                (   (ICB2_BASE_ADR + ICB_CTRL43_OFFSET   ) )
#define ICB2_CTRL44_ADR                (   (ICB2_BASE_ADR + ICB_CTRL44_OFFSET   ) )
#define ICB2_CTRL45_ADR                (   (ICB2_BASE_ADR + ICB_CTRL45_OFFSET   ) )
#define ICB2_CTRL46_ADR                (   (ICB2_BASE_ADR + ICB_CTRL46_OFFSET   ) )
#define ICB2_CTRL47_ADR                (   (ICB2_BASE_ADR + ICB_CTRL47_OFFSET   ) )
#define ICB2_CTRL48_ADR                (   (ICB2_BASE_ADR + ICB_CTRL48_OFFSET   ) )
#define ICB2_CTRL49_ADR                (   (ICB2_BASE_ADR + ICB_CTRL49_OFFSET   ) )
#define ICB2_CTRL50_ADR                (   (ICB2_BASE_ADR + ICB_CTRL50_OFFSET   ) )
#define ICB2_CTRL51_ADR                (   (ICB2_BASE_ADR + ICB_CTRL51_OFFSET   ) )
#define ICB2_CTRL52_ADR                (   (ICB2_BASE_ADR + ICB_CTRL52_OFFSET   ) )
#define ICB2_CTRL53_ADR                (   (ICB2_BASE_ADR + ICB_CTRL53_OFFSET   ) )
#define ICB2_CTRL54_ADR                (   (ICB2_BASE_ADR + ICB_CTRL54_OFFSET   ) )
#define ICB2_CTRL55_ADR                (   (ICB2_BASE_ADR + ICB_CTRL55_OFFSET   ) )
#define ICB2_CTRL56_ADR                (   (ICB2_BASE_ADR + ICB_CTRL56_OFFSET   ) )
#define ICB2_CTRL57_ADR                (   (ICB2_BASE_ADR + ICB_CTRL57_OFFSET   ) )
#define ICB2_CTRL58_ADR                (   (ICB2_BASE_ADR + ICB_CTRL58_OFFSET   ) )
#define ICB2_CTRL59_ADR                (   (ICB2_BASE_ADR + ICB_CTRL59_OFFSET   ) )
#define ICB2_CTRL60_ADR                (   (ICB2_BASE_ADR + ICB_CTRL60_OFFSET   ) )
#define ICB2_CTRL61_ADR                (   (ICB2_BASE_ADR + ICB_CTRL61_OFFSET   ) )
#define ICB2_CTRL62_ADR                (   (ICB2_BASE_ADR + ICB_CTRL62_OFFSET   ) )
#define ICB2_CTRL63_ADR                (   (ICB2_BASE_ADR + ICB_CTRL63_OFFSET   ) )
#define ICB2_CTRL64_ADR                (   (ICB2_BASE_ADR + ICB_CTRL64_OFFSET   ) )
#define ICB2_CTRL65_ADR                (   (ICB2_BASE_ADR + ICB_CTRL65_OFFSET   ) )
#define ICB2_CTRL66_ADR                (   (ICB2_BASE_ADR + ICB_CTRL66_OFFSET   ) )
#define ICB2_CTRL67_ADR                (   (ICB2_BASE_ADR + ICB_CTRL67_OFFSET   ) )
#define ICB2_CTRL68_ADR                (   (ICB2_BASE_ADR + ICB_CTRL68_OFFSET   ) )
#define ICB2_CTRL69_ADR                (   (ICB2_BASE_ADR + ICB_CTRL69_OFFSET   ) )
#define ICB2_CTRL70_ADR                (   (ICB2_BASE_ADR + ICB_CTRL70_OFFSET   ) )
#define ICB2_CTRL71_ADR                (   (ICB2_BASE_ADR + ICB_CTRL71_OFFSET   ) )
#define ICB2_CTRL72_ADR                (   (ICB2_BASE_ADR + ICB_CTRL72_OFFSET   ) )
#define ICB2_CTRL73_ADR                (   (ICB2_BASE_ADR + ICB_CTRL73_OFFSET   ) )
#define ICB2_CTRL74_ADR                (   (ICB2_BASE_ADR + ICB_CTRL74_OFFSET   ) )
#define ICB2_CTRL75_ADR                (   (ICB2_BASE_ADR + ICB_CTRL75_OFFSET   ) )
#define ICB2_CTRL76_ADR                (   (ICB2_BASE_ADR + ICB_CTRL76_OFFSET   ) )
#define ICB2_CTRL77_ADR                (   (ICB2_BASE_ADR + ICB_CTRL77_OFFSET   ) )
#define ICB2_CTRL78_ADR                (   (ICB2_BASE_ADR + ICB_CTRL78_OFFSET   ) )
#define ICB2_CTRL79_ADR                (   (ICB2_BASE_ADR + ICB_CTRL79_OFFSET   ) )
#define ICB2_CTRL80_ADR                (   (ICB2_BASE_ADR + ICB_CTRL80_OFFSET   ) )
#define ICB2_CTRL81_ADR                (   (ICB2_BASE_ADR + ICB_CTRL81_OFFSET   ) )
#define ICB2_CTRL82_ADR                (   (ICB2_BASE_ADR + ICB_CTRL82_OFFSET   ) )
#define ICB2_CTRL83_ADR                (   (ICB2_BASE_ADR + ICB_CTRL83_OFFSET   ) )
#define ICB2_CTRL84_ADR                (   (ICB2_BASE_ADR + ICB_CTRL84_OFFSET   ) )
#define ICB2_CTRL85_ADR                (   (ICB2_BASE_ADR + ICB_CTRL85_OFFSET   ) )
#define ICB2_CTRL86_ADR                (   (ICB2_BASE_ADR + ICB_CTRL86_OFFSET   ) )
#define ICB2_CTRL87_ADR                (   (ICB2_BASE_ADR + ICB_CTRL87_OFFSET   ) )
#define ICB2_CTRL88_ADR                (   (ICB2_BASE_ADR + ICB_CTRL88_OFFSET   ) )
#define ICB2_CTRL89_ADR                (   (ICB2_BASE_ADR + ICB_CTRL89_OFFSET   ) )
#define ICB2_CTRL90_ADR                (   (ICB2_BASE_ADR + ICB_CTRL90_OFFSET   ) )
#define ICB2_CTRL91_ADR                (   (ICB2_BASE_ADR + ICB_CTRL91_OFFSET   ) )
#define ICB2_CTRL92_ADR                (   (ICB2_BASE_ADR + ICB_CTRL92_OFFSET   ) )
#define ICB2_CTRL93_ADR                (   (ICB2_BASE_ADR + ICB_CTRL93_OFFSET   ) )
#define ICB2_CTRL94_ADR                (   (ICB2_BASE_ADR + ICB_CTRL94_OFFSET   ) )
#define ICB2_CTRL95_ADR                (   (ICB2_BASE_ADR + ICB_CTRL95_OFFSET   ) )
#define ICB2_CTRL96_ADR                (   (ICB2_BASE_ADR + ICB_CTRL96_OFFSET   ) )
#define ICB2_CTRL97_ADR                (   (ICB2_BASE_ADR + ICB_CTRL97_OFFSET   ) )
#define ICB2_CTRL98_ADR                (   (ICB2_BASE_ADR + ICB_CTRL98_OFFSET   ) )
#define ICB2_CTRL99_ADR                (   (ICB2_BASE_ADR + ICB_CTRL99_OFFSET   ) )
#define ICB2_CTRL100_ADR               (   (ICB2_BASE_ADR + ICB_CTRL100_OFFSET  ) )
#define ICB2_CTRL101_ADR               (   (ICB2_BASE_ADR + ICB_CTRL101_OFFSET  ) )
#define ICB2_CTRL102_ADR               (   (ICB2_BASE_ADR + ICB_CTRL102_OFFSET  ) )
#define ICB2_CTRL103_ADR               (   (ICB2_BASE_ADR + ICB_CTRL103_OFFSET  ) )
#define ICB2_CTRL104_ADR               (   (ICB2_BASE_ADR + ICB_CTRL104_OFFSET  ) )
#define ICB2_CTRL105_ADR               (   (ICB2_BASE_ADR + ICB_CTRL105_OFFSET  ) )
#define ICB2_CTRL106_ADR               (   (ICB2_BASE_ADR + ICB_CTRL106_OFFSET  ) )
#define ICB2_CTRL107_ADR               (   (ICB2_BASE_ADR + ICB_CTRL107_OFFSET  ) )
#define ICB2_CTRL108_ADR               (   (ICB2_BASE_ADR + ICB_CTRL108_OFFSET  ) )
#define ICB2_CTRL109_ADR               (   (ICB2_BASE_ADR + ICB_CTRL109_OFFSET  ) )
#define ICB2_CTRL110_ADR               (   (ICB2_BASE_ADR + ICB_CTRL110_OFFSET  ) )
#define ICB2_CTRL111_ADR               (   (ICB2_BASE_ADR + ICB_CTRL111_OFFSET  ) )
#define ICB2_CTRL112_ADR               (   (ICB2_BASE_ADR + ICB_CTRL112_OFFSET  ) )
#define ICB2_CTRL113_ADR               (   (ICB2_BASE_ADR + ICB_CTRL113_OFFSET  ) )
#define ICB2_CTRL114_ADR               (   (ICB2_BASE_ADR + ICB_CTRL114_OFFSET  ) )
#define ICB2_CTRL115_ADR               (   (ICB2_BASE_ADR + ICB_CTRL115_OFFSET  ) )
#define ICB2_CTRL116_ADR               (   (ICB2_BASE_ADR + ICB_CTRL116_OFFSET  ) )
#define ICB2_CTRL117_ADR               (   (ICB2_BASE_ADR + ICB_CTRL117_OFFSET  ) )
#define ICB2_CTRL118_ADR               (   (ICB2_BASE_ADR + ICB_CTRL118_OFFSET  ) )
#define ICB2_CTRL119_ADR               (   (ICB2_BASE_ADR + ICB_CTRL119_OFFSET  ) )
#define ICB2_CTRL120_ADR               (   (ICB2_BASE_ADR + ICB_CTRL120_OFFSET  ) )
#define ICB2_CTRL121_ADR               (   (ICB2_BASE_ADR + ICB_CTRL121_OFFSET  ) )
#define ICB2_CTRL122_ADR               (   (ICB2_BASE_ADR + ICB_CTRL122_OFFSET  ) )
#define ICB2_CTRL123_ADR               (   (ICB2_BASE_ADR + ICB_CTRL123_OFFSET  ) )
#define ICB2_CTRL124_ADR               (   (ICB2_BASE_ADR + ICB_CTRL124_OFFSET  ) )
#define ICB2_CTRL125_ADR               (   (ICB2_BASE_ADR + ICB_CTRL125_OFFSET  ) )
#define ICB2_CTRL126_ADR               (   (ICB2_BASE_ADR + ICB_CTRL126_OFFSET  ) )
#define ICB2_CTRL127_ADR               (   (ICB2_BASE_ADR + ICB_CTRL127_OFFSET  ) )
#define ICB2_PEND_0_ADR                (   (ICB2_BASE_ADR + ICB_PEND_0_OFFSET   ) )
#define ICB2_PEND_1_ADR                (   (ICB2_BASE_ADR + ICB_PEND_1_OFFSET   ) )
#define ICB2_PEND_2_ADR                (   (ICB2_BASE_ADR + ICB_PEND_2_OFFSET   ) )
#define ICB2_PEND_3_ADR                (   (ICB2_BASE_ADR + ICB_PEND_3_OFFSET   ) )
#define ICB2_STATUS_0_ADR              (   (ICB2_BASE_ADR + ICB_STATUS_0_OFFSET ) )
#define ICB2_STATUS_1_ADR              (   (ICB2_BASE_ADR + ICB_STATUS_1_OFFSET ) )
#define ICB2_STATUS_2_ADR              (   (ICB2_BASE_ADR + ICB_STATUS_2_OFFSET ) )
#define ICB2_STATUS_3_ADR              (   (ICB2_BASE_ADR + ICB_STATUS_3_OFFSET ) )
#define ICB2_CLEAR_0_ADR               (   (ICB2_BASE_ADR + ICB_CLEAR_0_OFFSET  ) )
#define ICB2_CLEAR_1_ADR               (   (ICB2_BASE_ADR + ICB_CLEAR_1_OFFSET  ) )
#define ICB2_CLEAR_2_ADR               (   (ICB2_BASE_ADR + ICB_CLEAR_2_OFFSET  ) )
#define ICB2_CLEAR_3_ADR               (   (ICB2_BASE_ADR + ICB_CLEAR_3_OFFSET  ) )
#define ICB2_SRC_0_ADR                 (   (ICB2_BASE_ADR + ICB_SRC_0_OFFSET    ) )
#define ICB2_SRC_1_ADR                 (   (ICB2_BASE_ADR + ICB_SRC_1_OFFSET    ) )
#define ICB2_IRQ_REDIR_ADR             (   (ICB2_BASE_ADR + ICB_IRQ_REDIR_OFFSET) )
#define ICB2_ENABLE_0_ADR              (   (ICB2_BASE_ADR + ICB_ENABLE_0_OFFSET ) )
#define ICB2_ENABLE_1_ADR              (   (ICB2_BASE_ADR + ICB_ENABLE_1_OFFSET ) )
#define ICB2_ENABLE_2_ADR              (   (ICB2_BASE_ADR + ICB_ENABLE_2_OFFSET ) )
#define ICB2_ENABLE_3_ADR              (   (ICB2_BASE_ADR + ICB_ENABLE_3_OFFSET ) )
#define ICB2_SETINT_0_ADR              (   (ICB2_BASE_ADR + ICB_SETINT_0_OFFSET ) )
#define ICB2_SETINT_1_ADR              (   (ICB2_BASE_ADR + ICB_SETINT_1_OFFSET ) )
#define ICB2_SETINT_2_ADR              (   (ICB2_BASE_ADR + ICB_SETINT_2_OFFSET ) )
#define ICB2_SETINT_3_ADR              (   (ICB2_BASE_ADR + ICB_SETINT_3_OFFSET ) )
#define ICB2_SVE0_0_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE0_0_INT_CFG_OFFSET ) )
#define ICB2_SVE1_0_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE1_0_INT_CFG_OFFSET ) )
#define ICB2_SVE2_0_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE2_0_INT_CFG_OFFSET ) )
#define ICB2_SVE3_0_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE3_0_INT_CFG_OFFSET ) )
#define ICB2_SVE4_0_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE4_0_INT_CFG_OFFSET ) )
#define ICB2_SVE5_0_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE5_0_INT_CFG_OFFSET ) )
#define ICB2_SVE6_0_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE6_0_INT_CFG_OFFSET ) )
#define ICB2_SVE7_0_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE7_0_INT_CFG_OFFSET ) )
#define ICB2_SVE8_0_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE8_0_INT_CFG_OFFSET ) )
#define ICB2_SVE9_0_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE9_0_INT_CFG_OFFSET ) )
#define ICB2_SVE10_0_INT_CFG_ADR       (   (ICB2_BASE_ADR + ICB_SVE10_0_INT_CFG_OFFSET) )
#define ICB2_SVE11_0_INT_CFG_ADR       (   (ICB2_BASE_ADR + ICB_SVE11_0_INT_CFG_OFFSET) )
#define ICB2_SVE12_0_INT_CFG_ADR       (   (ICB2_BASE_ADR + ICB_SVE12_0_INT_CFG_OFFSET) )
#define ICB2_SVE13_0_INT_CFG_ADR       (   (ICB2_BASE_ADR + ICB_SVE13_0_INT_CFG_OFFSET) )
#define ICB2_SVE14_0_INT_CFG_ADR       (   (ICB2_BASE_ADR + ICB_SVE14_0_INT_CFG_OFFSET) )
#define ICB2_SVE15_0_INT_CFG_ADR       (   (ICB2_BASE_ADR + ICB_SVE15_0_INT_CFG_OFFSET) )
#define ICB2_SVE0_1_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE0_1_INT_CFG_OFFSET ) )
#define ICB2_SVE1_1_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE1_1_INT_CFG_OFFSET ) )
#define ICB2_SVE2_1_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE2_1_INT_CFG_OFFSET ) )
#define ICB2_SVE3_1_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE3_1_INT_CFG_OFFSET ) )
#define ICB2_SVE4_1_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE4_1_INT_CFG_OFFSET ) )
#define ICB2_SVE5_1_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE5_1_INT_CFG_OFFSET ) )
#define ICB2_SVE6_1_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE6_1_INT_CFG_OFFSET ) )
#define ICB2_SVE7_1_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE7_1_INT_CFG_OFFSET ) )
#define ICB2_SVE8_1_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE8_1_INT_CFG_OFFSET ) )
#define ICB2_SVE9_1_INT_CFG_ADR        (   (ICB2_BASE_ADR + ICB_SVE9_1_INT_CFG_OFFSET ) )
#define ICB2_SVE10_1_INT_CFG_ADR       (   (ICB2_BASE_ADR + ICB_SVE10_1_INT_CFG_OFFSET) )
#define ICB2_SVE11_1_INT_CFG_ADR       (   (ICB2_BASE_ADR + ICB_SVE11_1_INT_CFG_OFFSET) )
#define ICB2_SVE12_1_INT_CFG_ADR       (   (ICB2_BASE_ADR + ICB_SVE12_1_INT_CFG_OFFSET) )
#define ICB2_SVE13_1_INT_CFG_ADR       (   (ICB2_BASE_ADR + ICB_SVE13_1_INT_CFG_OFFSET) )
#define ICB2_SVE14_1_INT_CFG_ADR       (   (ICB2_BASE_ADR + ICB_SVE14_1_INT_CFG_OFFSET) )
#define ICB2_SVE15_1_INT_CFG_ADR       (   (ICB2_BASE_ADR + ICB_SVE15_1_INT_CFG_OFFSET) )
#define ICB2_INTER_CPU0_INT_ADR        (   (ICB2_BASE_ADR + ICB_INTER_CPU0_INT_OFFSET) )
#define ICB2_C2C0_INT_CFG0_ADR         (   (ICB2_BASE_ADR + ICB_C2C0_INT_CFG0_OFFSET) )
#define ICB2_C2C0_INT_CFG1_ADR         (   (ICB2_BASE_ADR + ICB_C2C0_INT_CFG1_OFFSET) )
#define ICB2_C2C0_INT_CFG2_ADR         (   (ICB2_BASE_ADR + ICB_C2C0_INT_CFG2_OFFSET) )
#define ICB2_C2C0_INT_CFG3_ADR         (   (ICB2_BASE_ADR + ICB_C2C0_INT_CFG3_OFFSET) )
#define ICB2_INTER_CPU1_INT_ADR        (   (ICB2_BASE_ADR + ICB_INTER_CPU1_INT_OFFSET) )
#define ICB2_C2C1_INT_CFG0_ADR         (   (ICB2_BASE_ADR + ICB_C2C1_INT_CFG0_OFFSET) )
#define ICB2_C2C1_INT_CFG1_ADR         (   (ICB2_BASE_ADR + ICB_C2C1_INT_CFG1_OFFSET) )
#define ICB2_C2C1_INT_CFG2_ADR         (   (ICB2_BASE_ADR + ICB_C2C1_INT_CFG2_OFFSET) )
#define ICB2_C2C1_INT_CFG3_ADR         (   (ICB2_BASE_ADR + ICB_C2C1_INT_CFG3_OFFSET) )
#define ICB2_EN_SET_0_ADR              (  (ICB2_BASE_ADR + ICB_EN_SET_0_OFFSET) )
#define ICB2_EN_SET_1_ADR              (  (ICB2_BASE_ADR + ICB_EN_SET_1_OFFSET) )
#define ICB2_EN_SET_2_ADR              (  (ICB2_BASE_ADR + ICB_EN_SET_2_OFFSET) )
#define ICB2_EN_SET_3_ADR              (  (ICB2_BASE_ADR + ICB_EN_SET_3_OFFSET) )
#define ICB2_EN_CLEAR_0_ADR            (  (ICB2_BASE_ADR + ICB_EN_CLEAR_0_OFFSET) )
#define ICB2_EN_CLEAR_1_ADR            (  (ICB2_BASE_ADR + ICB_EN_CLEAR_1_OFFSET) )
#define ICB2_EN_CLEAR_2_ADR            (  (ICB2_BASE_ADR + ICB_EN_CLEAR_2_OFFSET) )
#define ICB2_EN_CLEAR_3_ADR            (  (ICB2_BASE_ADR + ICB_EN_CLEAR_3_OFFSET) )
#define GIC_BASE_ADR            (     0x20500000 )
#define GIC_PERIPHBASE          (   0x0020380000 )
#define GICD_CTLR_OFFSET                     ( 0x00000 )
#define GICD_TYPER_OFFSET                    ( 0x00004 )
#define GICD_IIDR_OFFSET                     ( 0x00008 )
#define GICD_SETSPI_NSR_OFFSET               ( 0x00040 )
#define GICD_CLRSPI_NSR_OFFSET               ( 0x00048 )
#define GICD_SETSPI_SR_OFFSET                ( 0x00050 )
#define GICD_CLRSPI_SR_OFFSET                ( 0x00058 )
#define GICD_IGROUPR0_OFFSET                 ( 0x00080 )
#define GICD_IGROUPR1_OFFSET                 ( 0x00084 )
#define GICD_IGROUPR2_OFFSET                 ( 0x00088 )
#define GICD_IGROUPR3_OFFSET                 ( 0x0008c )
#define GICD_ISENABLER1_OFFSET               ( 0x00104 )
#define GICD_ISENABLER2_OFFSET               ( 0x00108 )
#define GICD_ISENABLER3_OFFSET               ( 0x0010c )
#define GICD_ICENABLER1_OFFSET               ( 0x00184 )
#define GICD_ICENABLER2_OFFSET               ( 0x00188 )
#define GICD_ICENABLER3_OFFSET               ( 0x0018c )
#define GICD_ISPENDR1_OFFSET                 ( 0x00204 )
#define GICD_ISPENDR2_OFFSET                 ( 0x00208 )
#define GICD_ISPENDR3_OFFSET                 ( 0x0020c )
#define GICD_ICPENDR1_OFFSET                 ( 0x00284 )
#define GICD_ICPENDR2_OFFSET                 ( 0x00288 )
#define GICD_ICPENDR3_OFFSET                 ( 0x0028c )
#define GICD_ISACTIVER1_OFFSET               ( 0x00304 )
#define GICD_ISACTIVER2_OFFSET               ( 0x00308 )
#define GICD_ISACTIVER3_OFFSET               ( 0x0030c )
#define GICD_ICACTIVER1_OFFSET               ( 0x00384 )
#define GICD_ICACTIVER2_OFFSET               ( 0x00388 )
#define GICD_ICACTIVER3_OFFSET               ( 0x0038c )
#define GICD_IPRIORITYR8_OFFSET              ( 0x00420 )
#define GICD_IPRIORITYR9_OFFSET              ( 0x00424 )
#define GICD_IPRIORITYR10_OFFSET             ( 0x00428 )
#define GICD_IPRIORITYR11_OFFSET             ( 0x0042c )
#define GICD_IPRIORITYR12_OFFSET             ( 0x00430 )
#define GICD_IPRIORITYR13_OFFSET             ( 0x00434 )
#define GICD_IPRIORITYR14_OFFSET             ( 0x00438 )
#define GICD_IPRIORITYR15_OFFSET             ( 0x0043c )
#define GICD_IPRIORITYR16_OFFSET             ( 0x00440 )
#define GICD_IPRIORITYR17_OFFSET             ( 0x00444 )
#define GICD_IPRIORITYR18_OFFSET             ( 0x00448 )
#define GICD_IPRIORITYR19_OFFSET             ( 0x0044c )
#define GICD_IPRIORITYR20_OFFSET             ( 0x00450 )
#define GICD_IPRIORITYR21_OFFSET             ( 0x00454 )
#define GICD_IPRIORITYR22_OFFSET             ( 0x00458 )
#define GICD_IPRIORITYR23_OFFSET             ( 0x0045c )
#define GICD_IPRIORITYR24_OFFSET             ( 0x00460 )
#define GICD_IPRIORITYR25_OFFSET             ( 0x00464 )
#define GICD_IPRIORITYR26_OFFSET             ( 0x00468 )
#define GICD_IPRIORITYR27_OFFSET             ( 0x0046c )
#define GICD_IPRIORITYR28_OFFSET             ( 0x00470 )
#define GICD_IPRIORITYR29_OFFSET             ( 0x00474 )
#define GICD_IPRIORITYR30_OFFSET             ( 0x00478 )
#define GICD_IPRIORITYR31_OFFSET             ( 0x0047c )
#define GICD_ITARGETSR8_OFFSET               ( 0x00820 )
#define GICD_ITARGETSR9_OFFSET               ( 0x00824 )
#define GICD_ITARGETSR10_OFFSET              ( 0x00828 )
#define GICD_ITARGETSR11_OFFSET              ( 0x0082c )
#define GICD_ITARGETSR12_OFFSET              ( 0x00830 )
#define GICD_ITARGETSR13_OFFSET              ( 0x00834 )
#define GICD_ITARGETSR14_OFFSET              ( 0x00838 )
#define GICD_ITARGETSR15_OFFSET              ( 0x0083c )
#define GICD_ITARGETSR16_OFFSET              ( 0x00840 )
#define GICD_ITARGETSR17_OFFSET              ( 0x00844 )
#define GICD_ITARGETSR18_OFFSET              ( 0x00848 )
#define GICD_ITARGETSR19_OFFSET              ( 0x0084c )
#define GICD_ITARGETSR20_OFFSET              ( 0x00850 )
#define GICD_ITARGETSR21_OFFSET              ( 0x00854 )
#define GICD_ITARGETSR22_OFFSET              ( 0x00858 )
#define GICD_ITARGETSR23_OFFSET              ( 0x0085c )
#define GICD_ITARGETSR24_OFFSET              ( 0x00860 )
#define GICD_ITARGETSR25_OFFSET              ( 0x00864 )
#define GICD_ITARGETSR26_OFFSET              ( 0x00868 )
#define GICD_ITARGETSR27_OFFSET              ( 0x0086c )
#define GICD_ITARGETSR28_OFFSET              ( 0x00870 )
#define GICD_ITARGETSR29_OFFSET              ( 0x00874 )
#define GICD_ITARGETSR30_OFFSET              ( 0x00878 )
#define GICD_ITARGETSR31_OFFSET              ( 0x0087c )
#define GICD_ICFGR2_OFFSET                   ( 0x00c08 )
#define GICD_ICFGR3_OFFSET                   ( 0x00c0c )
#define GICD_ICFGR4_OFFSET                   ( 0x00c10 )
#define GICD_ICFGR5_OFFSET                   ( 0x00c14 )
#define GICD_ICFGR6_OFFSET                   ( 0x00c18 )
#define GICD_ICFGR7_OFFSET                   ( 0x00c1c )
#define GICD_IGRPMODR0_OFFSET                ( 0x00d00 )
#define GICD_IGRPMODR1_OFFSET                ( 0x00d04 )
#define GICD_IGRPMODR2_OFFSET                ( 0x00d08 )
#define GICD_IGRPMODR3_OFFSET                ( 0x00d0c )
#define GICD_NSACR0_OFFSET                   ( 0x00e00 )
#define GICD_NSACR1_OFFSET                   ( 0x00e04 )
#define GICD_NSACR2_OFFSET                   ( 0x00e08 )
#define GICD_NSACR3_OFFSET                   ( 0x00e0c )
#define GICD_NSACR4_OFFSET                   ( 0x00e10 )
#define GICD_NSACR5_OFFSET                   ( 0x00e14 )
#define GICD_NSACR6_OFFSET                   ( 0x00e18 )
#define GICD_NSACR7_OFFSET                   ( 0x00e1c )
#define GICD_IROUTER32_LOWER_OFFSET          ( 0x06100 )
#define GICD_IROUTER32_UPPER_OFFSET          ( 0x06104 )
#define GICD_IROUTER33_LOWER_OFFSET          ( 0x06108 )
#define GICD_IROUTER33_UPPER_OFFSET          ( 0x0610c )
#define GICD_IROUTER34_LOWER_OFFSET          ( 0x06110 )
#define GICD_IROUTER34_UPPER_OFFSET          ( 0x06114 )
#define GICD_IROUTER35_LOWER_OFFSET          ( 0x06118 )
#define GICD_IROUTER35_UPPER_OFFSET          ( 0x0611c )
#define GICD_IROUTER36_LOWER_OFFSET          ( 0x06120 )
#define GICD_IROUTER36_UPPER_OFFSET          ( 0x06124 )
#define GICD_IROUTER37_LOWER_OFFSET          ( 0x06128 )
#define GICD_IROUTER37_UPPER_OFFSET          ( 0x0612c )
#define GICD_IROUTER38_LOWER_OFFSET          ( 0x06130 )
#define GICD_IROUTER38_UPPER_OFFSET          ( 0x06134 )
#define GICD_IROUTER39_LOWER_OFFSET          ( 0x06138 )
#define GICD_IROUTER39_UPPER_OFFSET          ( 0x0613c )
#define GICD_IROUTER40_LOWER_OFFSET          ( 0x06140 )
#define GICD_IROUTER40_UPPER_OFFSET          ( 0x06144 )
#define GICD_IROUTER41_LOWER_OFFSET          ( 0x06148 )
#define GICD_IROUTER41_UPPER_OFFSET          ( 0x0614c )
#define GICD_IROUTER42_LOWER_OFFSET          ( 0x06150 )
#define GICD_IROUTER42_UPPER_OFFSET          ( 0x06154 )
#define GICD_IROUTER43_LOWER_OFFSET          ( 0x06158 )
#define GICD_IROUTER43_UPPER_OFFSET          ( 0x0615c )
#define GICD_IROUTER44_LOWER_OFFSET          ( 0x06160 )
#define GICD_IROUTER44_UPPER_OFFSET          ( 0x06164 )
#define GICD_IROUTER45_LOWER_OFFSET          ( 0x06168 )
#define GICD_IROUTER45_UPPER_OFFSET          ( 0x0616c )
#define GICD_IROUTER46_LOWER_OFFSET          ( 0x06170 )
#define GICD_IROUTER46_UPPER_OFFSET          ( 0x06174 )
#define GICD_IROUTER47_LOWER_OFFSET          ( 0x06178 )
#define GICD_IROUTER47_UPPER_OFFSET          ( 0x0617c )
#define GICD_IROUTER48_LOWER_OFFSET          ( 0x06180 )
#define GICD_IROUTER48_UPPER_OFFSET          ( 0x06184 )
#define GICD_IROUTER49_LOWER_OFFSET          ( 0x06188 )
#define GICD_IROUTER49_UPPER_OFFSET          ( 0x0618c )
#define GICD_IROUTER50_LOWER_OFFSET          ( 0x06190 )
#define GICD_IROUTER50_UPPER_OFFSET          ( 0x06194 )
#define GICD_IROUTER51_LOWER_OFFSET          ( 0x06198 )
#define GICD_IROUTER51_UPPER_OFFSET          ( 0x0619c )
#define GICD_IROUTER52_LOWER_OFFSET          ( 0x061a0 )
#define GICD_IROUTER52_UPPER_OFFSET          ( 0x061a4 )
#define GICD_IROUTER53_LOWER_OFFSET          ( 0x061a8 )
#define GICD_IROUTER53_UPPER_OFFSET          ( 0x061ac )
#define GICD_IROUTER54_LOWER_OFFSET          ( 0x061b0 )
#define GICD_IROUTER54_UPPER_OFFSET          ( 0x061b4 )
#define GICD_IROUTER55_LOWER_OFFSET          ( 0x061b8 )
#define GICD_IROUTER55_UPPER_OFFSET          ( 0x061bc )
#define GICD_IROUTER56_LOWER_OFFSET          ( 0x061c0 )
#define GICD_IROUTER56_UPPER_OFFSET          ( 0x061c4 )
#define GICD_IROUTER57_LOWER_OFFSET          ( 0x061c8 )
#define GICD_IROUTER57_UPPER_OFFSET          ( 0x061cc )
#define GICD_IROUTER58_LOWER_OFFSET          ( 0x061d0 )
#define GICD_IROUTER58_UPPER_OFFSET          ( 0x061d4 )
#define GICD_IROUTER59_LOWER_OFFSET          ( 0x061d8 )
#define GICD_IROUTER59_UPPER_OFFSET          ( 0x061dc )
#define GICD_IROUTER60_LOWER_OFFSET          ( 0x061e0 )
#define GICD_IROUTER60_UPPER_OFFSET          ( 0x061e4 )
#define GICD_IROUTER61_LOWER_OFFSET          ( 0x061e8 )
#define GICD_IROUTER61_UPPER_OFFSET          ( 0x061ec )
#define GICD_IROUTER62_LOWER_OFFSET          ( 0x061f0 )
#define GICD_IROUTER62_UPPER_OFFSET          ( 0x061f4 )
#define GICD_IROUTER63_LOWER_OFFSET          ( 0x061f8 )
#define GICD_IROUTER63_UPPER_OFFSET          ( 0x061fc )
#define GICD_IROUTER64_LOWER_OFFSET          ( 0x06200 )
#define GICD_IROUTER64_UPPER_OFFSET          ( 0x06204 )
#define GICD_IROUTER65_LOWER_OFFSET          ( 0x06208 )
#define GICD_IROUTER65_UPPER_OFFSET          ( 0x0620c )
#define GICD_IROUTER66_LOWER_OFFSET          ( 0x06210 )
#define GICD_IROUTER66_UPPER_OFFSET          ( 0x06214 )
#define GICD_IROUTER67_LOWER_OFFSET          ( 0x06218 )
#define GICD_IROUTER67_UPPER_OFFSET          ( 0x0621c )
#define GICD_IROUTER68_LOWER_OFFSET          ( 0x06220 )
#define GICD_IROUTER68_UPPER_OFFSET          ( 0x06224 )
#define GICD_IROUTER69_LOWER_OFFSET          ( 0x06228 )
#define GICD_IROUTER69_UPPER_OFFSET          ( 0x0622c )
#define GICD_IROUTER70_LOWER_OFFSET          ( 0x06230 )
#define GICD_IROUTER70_UPPER_OFFSET          ( 0x06234 )
#define GICD_IROUTER71_LOWER_OFFSET          ( 0x06238 )
#define GICD_IROUTER71_UPPER_OFFSET          ( 0x0623c )
#define GICD_IROUTER72_LOWER_OFFSET          ( 0x06240 )
#define GICD_IROUTER72_UPPER_OFFSET          ( 0x06244 )
#define GICD_IROUTER73_LOWER_OFFSET          ( 0x06248 )
#define GICD_IROUTER73_UPPER_OFFSET          ( 0x0624c )
#define GICD_IROUTER74_LOWER_OFFSET          ( 0x06250 )
#define GICD_IROUTER74_UPPER_OFFSET          ( 0x06254 )
#define GICD_IROUTER75_LOWER_OFFSET          ( 0x06258 )
#define GICD_IROUTER75_UPPER_OFFSET          ( 0x0625c )
#define GICD_IROUTER76_LOWER_OFFSET          ( 0x06260 )
#define GICD_IROUTER76_UPPER_OFFSET          ( 0x06264 )
#define GICD_IROUTER77_LOWER_OFFSET          ( 0x06268 )
#define GICD_IROUTER77_UPPER_OFFSET          ( 0x0626c )
#define GICD_IROUTER78_LOWER_OFFSET          ( 0x06270 )
#define GICD_IROUTER78_UPPER_OFFSET          ( 0x06274 )
#define GICD_IROUTER79_LOWER_OFFSET          ( 0x06278 )
#define GICD_IROUTER79_UPPER_OFFSET          ( 0x0627c )
#define GICD_IROUTER80_LOWER_OFFSET          ( 0x06280 )
#define GICD_IROUTER80_UPPER_OFFSET          ( 0x06284 )
#define GICD_IROUTER81_LOWER_OFFSET          ( 0x06288 )
#define GICD_IROUTER81_UPPER_OFFSET          ( 0x0628c )
#define GICD_IROUTER82_LOWER_OFFSET          ( 0x06290 )
#define GICD_IROUTER82_UPPER_OFFSET          ( 0x06294 )
#define GICD_IROUTER83_LOWER_OFFSET          ( 0x06298 )
#define GICD_IROUTER83_UPPER_OFFSET          ( 0x0629c )
#define GICD_IROUTER84_LOWER_OFFSET          ( 0x062a0 )
#define GICD_IROUTER84_UPPER_OFFSET          ( 0x062a4 )
#define GICD_IROUTER85_LOWER_OFFSET          ( 0x062a8 )
#define GICD_IROUTER85_UPPER_OFFSET          ( 0x062ac )
#define GICD_IROUTER86_LOWER_OFFSET          ( 0x062b0 )
#define GICD_IROUTER86_UPPER_OFFSET          ( 0x062b4 )
#define GICD_IROUTER87_LOWER_OFFSET          ( 0x062b8 )
#define GICD_IROUTER87_UPPER_OFFSET          ( 0x062bc )
#define GICD_IROUTER88_LOWER_OFFSET          ( 0x062c0 )
#define GICD_IROUTER88_UPPER_OFFSET          ( 0x062c4 )
#define GICD_IROUTER89_LOWER_OFFSET          ( 0x062c8 )
#define GICD_IROUTER89_UPPER_OFFSET          ( 0x062cc )
#define GICD_IROUTER90_LOWER_OFFSET          ( 0x062d0 )
#define GICD_IROUTER90_UPPER_OFFSET          ( 0x062d4 )
#define GICD_IROUTER91_LOWER_OFFSET          ( 0x062d8 )
#define GICD_IROUTER91_UPPER_OFFSET          ( 0x062dc )
#define GICD_IROUTER92_LOWER_OFFSET          ( 0x062e0 )
#define GICD_IROUTER92_UPPER_OFFSET          ( 0x062e4 )
#define GICD_IROUTER93_LOWER_OFFSET          ( 0x062e8 )
#define GICD_IROUTER93_UPPER_OFFSET          ( 0x062ec )
#define GICD_IROUTER94_LOWER_OFFSET          ( 0x062f0 )
#define GICD_IROUTER94_UPPER_OFFSET          ( 0x062f4 )
#define GICD_IROUTER95_LOWER_OFFSET          ( 0x062f8 )
#define GICD_IROUTER95_UPPER_OFFSET          ( 0x062fc )
#define GICD_IROUTER96_LOWER_OFFSET          ( 0x06300 )
#define GICD_IROUTER96_UPPER_OFFSET          ( 0x06304 )
#define GICD_IROUTER97_LOWER_OFFSET          ( 0x06308 )
#define GICD_IROUTER97_UPPER_OFFSET          ( 0x0630c )
#define GICD_IROUTER98_LOWER_OFFSET          ( 0x06310 )
#define GICD_IROUTER98_UPPER_OFFSET          ( 0x06314 )
#define GICD_IROUTER99_LOWER_OFFSET          ( 0x06318 )
#define GICD_IROUTER99_UPPER_OFFSET          ( 0x0631c )
#define GICD_IROUTER100_LOWER_OFFSET         ( 0x06320 )
#define GICD_IROUTER100_UPPER_OFFSET         ( 0x06324 )
#define GICD_IROUTER101_LOWER_OFFSET         ( 0x06328 )
#define GICD_IROUTER101_UPPER_OFFSET         ( 0x0632c )
#define GICD_IROUTER102_LOWER_OFFSET         ( 0x06330 )
#define GICD_IROUTER102_UPPER_OFFSET         ( 0x06334 )
#define GICD_IROUTER103_LOWER_OFFSET         ( 0x06338 )
#define GICD_IROUTER103_UPPER_OFFSET         ( 0x0633c )
#define GICD_IROUTER104_LOWER_OFFSET         ( 0x06340 )
#define GICD_IROUTER104_UPPER_OFFSET         ( 0x06344 )
#define GICD_IROUTER105_LOWER_OFFSET         ( 0x06348 )
#define GICD_IROUTER105_UPPER_OFFSET         ( 0x0634c )
#define GICD_IROUTER106_LOWER_OFFSET         ( 0x06350 )
#define GICD_IROUTER106_UPPER_OFFSET         ( 0x06354 )
#define GICD_IROUTER107_LOWER_OFFSET         ( 0x06358 )
#define GICD_IROUTER107_UPPER_OFFSET         ( 0x0635c )
#define GICD_IROUTER108_LOWER_OFFSET         ( 0x06360 )
#define GICD_IROUTER108_UPPER_OFFSET         ( 0x06364 )
#define GICD_IROUTER109_LOWER_OFFSET         ( 0x06368 )
#define GICD_IROUTER109_UPPER_OFFSET         ( 0x0636c )
#define GICD_IROUTER110_LOWER_OFFSET         ( 0x06370 )
#define GICD_IROUTER110_UPPER_OFFSET         ( 0x06374 )
#define GICD_IROUTER111_LOWER_OFFSET         ( 0x06378 )
#define GICD_IROUTER111_UPPER_OFFSET         ( 0x0637c )
#define GICD_IROUTER112_LOWER_OFFSET         ( 0x06380 )
#define GICD_IROUTER112_UPPER_OFFSET         ( 0x06384 )
#define GICD_IROUTER113_LOWER_OFFSET         ( 0x06388 )
#define GICD_IROUTER113_UPPER_OFFSET         ( 0x0638c )
#define GICD_IROUTER114_LOWER_OFFSET         ( 0x06390 )
#define GICD_IROUTER114_UPPER_OFFSET         ( 0x06394 )
#define GICD_IROUTER115_LOWER_OFFSET         ( 0x06398 )
#define GICD_IROUTER115_UPPER_OFFSET         ( 0x0639c )
#define GICD_IROUTER116_LOWER_OFFSET         ( 0x063a0 )
#define GICD_IROUTER116_UPPER_OFFSET         ( 0x063a4 )
#define GICD_IROUTER117_LOWER_OFFSET         ( 0x063a8 )
#define GICD_IROUTER117_UPPER_OFFSET         ( 0x063ac )
#define GICD_IROUTER118_LOWER_OFFSET         ( 0x063b0 )
#define GICD_IROUTER118_UPPER_OFFSET         ( 0x063b4 )
#define GICD_IROUTER119_LOWER_OFFSET         ( 0x063b8 )
#define GICD_IROUTER119_UPPER_OFFSET         ( 0x063bc )
#define GICD_IROUTER120_LOWER_OFFSET         ( 0x063c0 )
#define GICD_IROUTER120_UPPER_OFFSET         ( 0x063c4 )
#define GICD_IROUTER121_LOWER_OFFSET         ( 0x063c8 )
#define GICD_IROUTER121_UPPER_OFFSET         ( 0x063cc )
#define GICD_IROUTER122_LOWER_OFFSET         ( 0x063d0 )
#define GICD_IROUTER122_UPPER_OFFSET         ( 0x063d4 )
#define GICD_IROUTER123_LOWER_OFFSET         ( 0x063d8 )
#define GICD_IROUTER123_UPPER_OFFSET         ( 0x063dc )
#define GICD_IROUTER124_LOWER_OFFSET         ( 0x063e0 )
#define GICD_IROUTER124_UPPER_OFFSET         ( 0x063e4 )
#define GICD_IROUTER125_LOWER_OFFSET         ( 0x063e8 )
#define GICD_IROUTER125_UPPER_OFFSET         ( 0x063ec )
#define GICD_IROUTER126_LOWER_OFFSET         ( 0x063f0 )
#define GICD_IROUTER126_UPPER_OFFSET         ( 0x063f4 )
#define GICD_IROUTER127_LOWER_OFFSET         ( 0x063f8 )
#define GICD_IROUTER127_UPPER_OFFSET         ( 0x063fc )
#define GICD_ESTATUSR_OFFSET                 ( 0x0c000 )
#define GICD_ERRTESTR_OFFSET                 ( 0x0c004 )
#define GICD_SPISR0_OFFSET                   ( 0x0c084 )
#define GICD_SPISR1_OFFSET                   ( 0x0c088 )
#define GICD_SPISR2_OFFSET                   ( 0x0c08c )
#define GICD_PIDR4_OFFSET                    ( 0x0ffd0 )
#define GICD_PIDR5_OFFSET                    ( 0x0ffd4 )
#define GICD_PIDR6_OFFSET                    ( 0x0ffd8 )
#define GICD_PIDR7_OFFSET                    ( 0x0ffdc )
#define GICD_PIDR0_OFFSET                    ( 0x0ffe0 )
#define GICD_PIDR1_OFFSET                    ( 0x0ffe4 )
#define GICD_PIDR2_OFFSET                    ( 0x0ffe8 )
#define GICD_PIDR3_OFFSET                    ( 0x0ffec )
#define GICD_CIDR0_OFFSET                    ( 0x0fff0 )
#define GICD_CIDR1_OFFSET                    ( 0x0fff4 )
#define GICD_CIDR2_OFFSET                    ( 0x0fff8 )
#define GICD_CIDR3_OFFSET                    ( 0x0fffc )
#define GICD_SETSPI_NSR_ALIAS_OFFSET         ( 0x10040 )
#define GICD_CLRSPI_NSR_ALIAS_OFFSET         ( 0x10048 )
#define GICD_SETSPI_SR_ALIAS_OFFSET          ( 0x10050 )
#define GICD_CLRSPI_SR_ALIAS_OFFSET          ( 0x10058 )
#define GICR_CTLR_PE0_OFFSET                 ( 0x80000 )
#define GICR_IIDR_PE0_OFFSET                 ( 0x80004 )
#define GICR_TYPER_LOWER_PE0_OFFSET          ( 0x80008 )
#define GICR_TYPER_UPPER_PE0_OFFSET          ( 0x8000c )
#define GICR_WAKER_PE0_OFFSET                ( 0x80014 )
#define GICR_PIDR4_PE0_OFFSET                ( 0x8ffd0 )
#define GICR_PIDR5_PE0_OFFSET                ( 0x8ffd4 )
#define GICR_PIDR6_PE0_OFFSET                ( 0x8ffd8 )
#define GICR_PIDR7_PE0_OFFSET                ( 0x8ffdc )
#define GICR_PIDR0_PE0_OFFSET                ( 0x8ffe0 )
#define GICR_PIDR1_PE0_OFFSET                ( 0x8ffe4 )
#define GICR_PIDR2_PE0_OFFSET                ( 0x8ffe8 )
#define GICR_PIDR3_PE0_OFFSET                ( 0x8ffec )
#define GICR_CIDR0_PE0_OFFSET                ( 0x8fff0 )
#define GICR_CIDR1_PE0_OFFSET                ( 0x8fff4 )
#define GICR_CIDR2_PE0_OFFSET                ( 0x8fff8 )
#define GICR_CIDR3_PE0_OFFSET                ( 0x8fffc )
#define GICR_IGROUPR0_PE0_OFFSET             ( 0x90080 )
#define GICR_ISENABLER0_PE0_OFFSET           ( 0x90100 )
#define GICR_ICENABLER0_PE0_OFFSET           ( 0x90180 )
#define GICR_ISPENDR0_PE0_OFFSET             ( 0x90200 )
#define GICR_ICPENDR0_PE0_OFFSET             ( 0x90280 )
#define GICR_ISACTIVER0_PE0_OFFSET           ( 0x90300 )
#define GICR_ICACTIVER0_PE0_OFFSET           ( 0x90380 )
#define GICR_IPRIORITYR0_PE0_OFFSET          ( 0x90400 )
#define GICR_IPRIORITYR1_PE0_OFFSET          ( 0x90404 )
#define GICR_IPRIORITYR2_PE0_OFFSET          ( 0x90408 )
#define GICR_IPRIORITYR3_PE0_OFFSET          ( 0x9040c )
#define GICR_IPRIORITYR4_PE0_OFFSET          ( 0x90410 )
#define GICR_IPRIORITYR5_PE0_OFFSET          ( 0x90414 )
#define GICR_IPRIORITYR6_PE0_OFFSET          ( 0x90418 )
#define GICR_IPRIORITYR7_PE0_OFFSET          ( 0x9041c )
#define GICR_ICFGR0_PE0_OFFSET               ( 0x90c00 )
#define GICR_ICFGR1_PE0_OFFSET               ( 0x90c04 )
#define GICR_IGRPMODR0_PE0_OFFSET            ( 0x90d00 )
#define GICR_NSACR_PE0_OFFSET                ( 0x90e00 )
#define GICR_MISCSTATUSR_PE0_OFFSET          ( 0x9c000 )
#define GICR_PPISR_PE0_OFFSET                ( 0x9c080 )
#define GICR_CTLR_PE1_OFFSET                 ( 0xa0000 )
#define GICR_IIDR_PE1_OFFSET                 ( 0xa0004 )
#define GICR_TYPER_LOWER_PE1_OFFSET          ( 0xa0008 )
#define GICR_TYPER_UPPER_PE1_OFFSET          ( 0xa000c )
#define GICR_WAKER_PE1_OFFSET                ( 0xa0014 )
#define GICR_PIDR4_PE1_OFFSET                ( 0xaffd0 )
#define GICR_PIDR5_PE1_OFFSET                ( 0xaffd4 )
#define GICR_PIDR6_PE1_OFFSET                ( 0xaffd8 )
#define GICR_PIDR7_PE1_OFFSET                ( 0xaffdc )
#define GICR_PIDR0_PE1_OFFSET                ( 0xaffe0 )
#define GICR_PIDR1_PE1_OFFSET                ( 0xaffe4 )
#define GICR_PIDR2_PE1_OFFSET                ( 0xaffe8 )
#define GICR_PIDR3_PE1_OFFSET                ( 0xaffec )
#define GICR_CIDR0_PE1_OFFSET                ( 0xafff0 )
#define GICR_CIDR1_PE1_OFFSET                ( 0xafff4 )
#define GICR_CIDR2_PE1_OFFSET                ( 0xafff8 )
#define GICR_CIDR3_PE1_OFFSET                ( 0xafffc )
#define GICR_IGROUPR0_PE1_OFFSET             ( 0xb0080 )
#define GICR_ISENABLER0_PE1_OFFSET           ( 0xb0100 )
#define GICR_ICENABLER0_PE1_OFFSET           ( 0xb0180 )
#define GICR_ISPENDR0_PE1_OFFSET             ( 0xb0200 )
#define GICR_ICPENDR0_PE1_OFFSET             ( 0xb0280 )
#define GICR_ISACTIVER0_PE1_OFFSET           ( 0xb0300 )
#define GICR_ICACTIVER0_PE1_OFFSET           ( 0xb0380 )
#define GICR_IPRIORITYR0_PE1_OFFSET          ( 0xb0400 )
#define GICR_IPRIORITYR1_PE1_OFFSET          ( 0xb0404 )
#define GICR_IPRIORITYR2_PE1_OFFSET          ( 0xb0408 )
#define GICR_IPRIORITYR3_PE1_OFFSET          ( 0xb040c )
#define GICR_IPRIORITYR4_PE1_OFFSET          ( 0xb0410 )
#define GICR_IPRIORITYR5_PE1_OFFSET          ( 0xb0414 )
#define GICR_IPRIORITYR6_PE1_OFFSET          ( 0xb0418 )
#define GICR_IPRIORITYR7_PE1_OFFSET          ( 0xb041c )
#define GICR_ICFGR0_PE1_OFFSET               ( 0xb0c00 )
#define GICR_ICFGR1_PE1_OFFSET               ( 0xb0c04 )
#define GICR_IGRPMODR0_PE1_OFFSET            ( 0xb0d00 )
#define GICR_NSACR_PE1_OFFSET                ( 0xb0e00 )
#define GICR_MISCSTATUSR_PE1_OFFSET          ( 0xbc000 )
#define GICR_PPISR_PE1_OFFSET                ( 0xbc080 )
#define GICR_CTLR_PE2_OFFSET                 ( 0xc0000 )
#define GICR_IIDR_PE2_OFFSET                 ( 0xc0004 )
#define GICR_TYPER_LOWER_PE2_OFFSET          ( 0xc0008 )
#define GICR_TYPER_UPPER_PE2_OFFSET          ( 0xc000c )
#define GICR_WAKER_PE2_OFFSET                ( 0xc0014 )
#define GICR_PIDR4_PE2_OFFSET                ( 0xcffd0 )
#define GICR_PIDR5_PE2_OFFSET                ( 0xcffd4 )
#define GICR_PIDR6_PE2_OFFSET                ( 0xcffd8 )
#define GICR_PIDR7_PE2_OFFSET                ( 0xcffdc )
#define GICR_PIDR0_PE2_OFFSET                ( 0xcffe0 )
#define GICR_PIDR1_PE2_OFFSET                ( 0xcffe4 )
#define GICR_PIDR2_PE2_OFFSET                ( 0xcffe8 )
#define GICR_PIDR3_PE2_OFFSET                ( 0xcffec )
#define GICR_CIDR0_PE2_OFFSET                ( 0xcfff0 )
#define GICR_CIDR1_PE2_OFFSET                ( 0xcfff4 )
#define GICR_CIDR2_PE2_OFFSET                ( 0xcfff8 )
#define GICR_CIDR3_PE2_OFFSET                ( 0xcfffc )
#define GICR_IGROUPR0_PE2_OFFSET             ( 0xd0080 )
#define GICR_ISENABLER0_PE2_OFFSET           ( 0xd0100 )
#define GICR_ICENABLER0_PE2_OFFSET           ( 0xd0180 )
#define GICR_ISPENDR0_PE2_OFFSET             ( 0xd0200 )
#define GICR_ICPENDR0_PE2_OFFSET             ( 0xd0280 )
#define GICR_ISACTIVER0_PE2_OFFSET           ( 0xd0300 )
#define GICR_ICACTIVER0_PE2_OFFSET           ( 0xd0380 )
#define GICR_IPRIORITYR0_PE2_OFFSET          ( 0xd0400 )
#define GICR_IPRIORITYR1_PE2_OFFSET          ( 0xd0404 )
#define GICR_IPRIORITYR2_PE2_OFFSET          ( 0xd0408 )
#define GICR_IPRIORITYR3_PE2_OFFSET          ( 0xd040c )
#define GICR_IPRIORITYR4_PE2_OFFSET          ( 0xd0410 )
#define GICR_IPRIORITYR5_PE2_OFFSET          ( 0xd0414 )
#define GICR_IPRIORITYR6_PE2_OFFSET          ( 0xd0418 )
#define GICR_IPRIORITYR7_PE2_OFFSET          ( 0xd041c )
#define GICR_ICFGR0_PE2_OFFSET               ( 0xd0c00 )
#define GICR_ICFGR1_PE2_OFFSET               ( 0xd0c04 )
#define GICR_IGRPMODR0_PE2_OFFSET            ( 0xd0d00 )
#define GICR_NSACR_PE2_OFFSET                ( 0xd0e00 )
#define GICR_MISCSTATUSR_PE2_OFFSET          ( 0xdc000 )
#define GICR_PPISR_PE2_OFFSET                ( 0xdc080 )
#define GICR_CTLR_PE3_OFFSET                 ( 0xe0000 )
#define GICR_IIDR_PE3_OFFSET                 ( 0xe0004 )
#define GICR_TYPER_LOWER_PE3_OFFSET          ( 0xe0008 )
#define GICR_TYPER_UPPER_PE3_OFFSET          ( 0xe000c )
#define GICR_WAKER_PE3_OFFSET                ( 0xe0014 )
#define GICR_PIDR4_PE3_OFFSET                ( 0xeffd0 )
#define GICR_PIDR5_PE3_OFFSET                ( 0xeffd4 )
#define GICR_PIDR6_PE3_OFFSET                ( 0xeffd8 )
#define GICR_PIDR7_PE3_OFFSET                ( 0xeffdc )
#define GICR_PIDR0_PE3_OFFSET                ( 0xeffe0 )
#define GICR_PIDR1_PE3_OFFSET                ( 0xeffe4 )
#define GICR_PIDR2_PE3_OFFSET                ( 0xeffe8 )
#define GICR_PIDR3_PE3_OFFSET                ( 0xeffec )
#define GICR_CIDR0_PE3_OFFSET                ( 0xefff0 )
#define GICR_CIDR1_PE3_OFFSET                ( 0xefff4 )
#define GICR_CIDR2_PE3_OFFSET                ( 0xefff8 )
#define GICR_CIDR3_PE3_OFFSET                ( 0xefffc )
#define GICR_IGROUPR0_PE3_OFFSET             ( 0xf0080 )
#define GICR_ISENABLER0_PE3_OFFSET           ( 0xf0100 )
#define GICR_ICENABLER0_PE3_OFFSET           ( 0xf0180 )
#define GICR_ISPENDR0_PE3_OFFSET             ( 0xf0200 )
#define GICR_ICPENDR0_PE3_OFFSET             ( 0xf0280 )
#define GICR_ISACTIVER0_PE3_OFFSET           ( 0xf0300 )
#define GICR_ICACTIVER0_PE3_OFFSET           ( 0xf0380 )
#define GICR_IPRIORITYR0_PE3_OFFSET          ( 0xf0400 )
#define GICR_IPRIORITYR1_PE3_OFFSET          ( 0xf0404 )
#define GICR_IPRIORITYR2_PE3_OFFSET          ( 0xf0408 )
#define GICR_IPRIORITYR3_PE3_OFFSET          ( 0xf040c )
#define GICR_IPRIORITYR4_PE3_OFFSET          ( 0xf0410 )
#define GICR_IPRIORITYR5_PE3_OFFSET          ( 0xf0414 )
#define GICR_IPRIORITYR6_PE3_OFFSET          ( 0xf0418 )
#define GICR_IPRIORITYR7_PE3_OFFSET          ( 0xf041c )
#define GICR_ICFGR0_PE3_OFFSET               ( 0xf0c00 )
#define GICR_ICFGR1_PE3_OFFSET               ( 0xf0c04 )
#define GICR_IGRPMODR0_PE3_OFFSET            ( 0xf0d00 )
#define GICR_NSACR_PE3_OFFSET                ( 0xf0e00 )
#define GICR_MISCSTATUSR_PE3_OFFSET          ( 0xfc000 )
#define GICR_PPISR_PE3_OFFSET                ( 0xfc080 )
#define GICD_CTLR_ADR                 ( GIC_BASE_ADR + GICD_CTLR_OFFSET )
#define GICD_TYPER_ADR                ( GIC_BASE_ADR + GICD_TYPER_OFFSET )
#define GICD_IIDR_ADR                 ( GIC_BASE_ADR + GICD_IIDR_OFFSET )
#define GICD_SETSPI_NSR_ADR           ( GIC_BASE_ADR + GICD_SETSPI_NSR_OFFSET )
#define GICD_CLRSPI_NSR_ADR           ( GIC_BASE_ADR + GICD_CLRSPI_NSR_OFFSET )
#define GICD_SETSPI_SR_ADR            ( GIC_BASE_ADR + GICD_SETSPI_SR_OFFSET )
#define GICD_CLRSPI_SR_ADR            ( GIC_BASE_ADR + GICD_CLRSPI_SR_OFFSET )
#define GICD_IGROUPR0_ADR             ( GIC_BASE_ADR + GICD_IGROUPR0_OFFSET )
#define GICD_IGROUPR1_ADR             ( GIC_BASE_ADR + GICD_IGROUPR1_OFFSET )
#define GICD_IGROUPR2_ADR             ( GIC_BASE_ADR + GICD_IGROUPR2_OFFSET )
#define GICD_IGROUPR3_ADR             ( GIC_BASE_ADR + GICD_IGROUPR3_OFFSET )
#define GICD_ISENABLER1_ADR           ( GIC_BASE_ADR + GICD_ISENABLER1_OFFSET )
#define GICD_ISENABLER2_ADR           ( GIC_BASE_ADR + GICD_ISENABLER2_OFFSET )
#define GICD_ISENABLER3_ADR           ( GIC_BASE_ADR + GICD_ISENABLER3_OFFSET )
#define GICD_ICENABLER1_ADR           ( GIC_BASE_ADR + GICD_ICENABLER1_OFFSET )
#define GICD_ICENABLER2_ADR           ( GIC_BASE_ADR + GICD_ICENABLER2_OFFSET )
#define GICD_ICENABLER3_ADR           ( GIC_BASE_ADR + GICD_ICENABLER3_OFFSET )
#define GICD_ISPENDR1_ADR             ( GIC_BASE_ADR + GICD_ISPENDR1_OFFSET )
#define GICD_ISPENDR2_ADR             ( GIC_BASE_ADR + GICD_ISPENDR2_OFFSET )
#define GICD_ISPENDR3_ADR             ( GIC_BASE_ADR + GICD_ISPENDR3_OFFSET )
#define GICD_ICPENDR1_ADR             ( GIC_BASE_ADR + GICD_ICPENDR1_OFFSET )
#define GICD_ICPENDR2_ADR             ( GIC_BASE_ADR + GICD_ICPENDR2_OFFSET )
#define GICD_ICPENDR3_ADR             ( GIC_BASE_ADR + GICD_ICPENDR3_OFFSET )
#define GICD_ISACTIVER1_ADR           ( GIC_BASE_ADR + GICD_ISACTIVER1_OFFSET )
#define GICD_ISACTIVER2_ADR           ( GIC_BASE_ADR + GICD_ISACTIVER2_OFFSET )
#define GICD_ISACTIVER3_ADR           ( GIC_BASE_ADR + GICD_ISACTIVER3_OFFSET )
#define GICD_ICACTIVER1_ADR           ( GIC_BASE_ADR + GICD_ICACTIVER1_OFFSET )
#define GICD_ICACTIVER2_ADR           ( GIC_BASE_ADR + GICD_ICACTIVER2_OFFSET )
#define GICD_ICACTIVER3_ADR           ( GIC_BASE_ADR + GICD_ICACTIVER3_OFFSET )
#define GICD_IPRIORITYR8_ADR          ( GIC_BASE_ADR + GICD_IPRIORITYR8_OFFSET )
#define GICD_IPRIORITYR9_ADR          ( GIC_BASE_ADR + GICD_IPRIORITYR9_OFFSET )
#define GICD_IPRIORITYR10_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR10_OFFSET )
#define GICD_IPRIORITYR11_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR11_OFFSET )
#define GICD_IPRIORITYR12_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR12_OFFSET )
#define GICD_IPRIORITYR13_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR13_OFFSET )
#define GICD_IPRIORITYR14_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR14_OFFSET )
#define GICD_IPRIORITYR15_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR15_OFFSET )
#define GICD_IPRIORITYR16_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR16_OFFSET )
#define GICD_IPRIORITYR17_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR17_OFFSET )
#define GICD_IPRIORITYR18_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR18_OFFSET )
#define GICD_IPRIORITYR19_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR19_OFFSET )
#define GICD_IPRIORITYR20_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR20_OFFSET )
#define GICD_IPRIORITYR21_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR21_OFFSET )
#define GICD_IPRIORITYR22_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR22_OFFSET )
#define GICD_IPRIORITYR23_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR23_OFFSET )
#define GICD_IPRIORITYR24_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR24_OFFSET )
#define GICD_IPRIORITYR25_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR25_OFFSET )
#define GICD_IPRIORITYR26_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR26_OFFSET )
#define GICD_IPRIORITYR27_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR27_OFFSET )
#define GICD_IPRIORITYR28_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR28_OFFSET )
#define GICD_IPRIORITYR29_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR29_OFFSET )
#define GICD_IPRIORITYR30_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR30_OFFSET )
#define GICD_IPRIORITYR31_ADR         ( GIC_BASE_ADR + GICD_IPRIORITYR31_OFFSET )
#define GICD_ITARGETSR8_ADR           ( GIC_BASE_ADR + GICD_ITARGETSR8_OFFSET )
#define GICD_ITARGETSR9_ADR           ( GIC_BASE_ADR + GICD_ITARGETSR9_OFFSET )
#define GICD_ITARGETSR10_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR10_OFFSET )
#define GICD_ITARGETSR11_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR11_OFFSET )
#define GICD_ITARGETSR12_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR12_OFFSET )
#define GICD_ITARGETSR13_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR13_OFFSET )
#define GICD_ITARGETSR14_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR14_OFFSET )
#define GICD_ITARGETSR15_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR15_OFFSET )
#define GICD_ITARGETSR16_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR16_OFFSET )
#define GICD_ITARGETSR17_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR17_OFFSET )
#define GICD_ITARGETSR18_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR18_OFFSET )
#define GICD_ITARGETSR19_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR19_OFFSET )
#define GICD_ITARGETSR20_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR20_OFFSET )
#define GICD_ITARGETSR21_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR21_OFFSET )
#define GICD_ITARGETSR22_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR22_OFFSET )
#define GICD_ITARGETSR23_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR23_OFFSET )
#define GICD_ITARGETSR24_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR24_OFFSET )
#define GICD_ITARGETSR25_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR25_OFFSET )
#define GICD_ITARGETSR26_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR26_OFFSET )
#define GICD_ITARGETSR27_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR27_OFFSET )
#define GICD_ITARGETSR28_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR28_OFFSET )
#define GICD_ITARGETSR29_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR29_OFFSET )
#define GICD_ITARGETSR30_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR30_OFFSET )
#define GICD_ITARGETSR31_ADR          ( GIC_BASE_ADR + GICD_ITARGETSR31_OFFSET )
#define GICD_ICFGR2_ADR               ( GIC_BASE_ADR + GICD_ICFGR2_OFFSET )
#define GICD_ICFGR3_ADR               ( GIC_BASE_ADR + GICD_ICFGR3_OFFSET )
#define GICD_ICFGR4_ADR               ( GIC_BASE_ADR + GICD_ICFGR4_OFFSET )
#define GICD_ICFGR5_ADR               ( GIC_BASE_ADR + GICD_ICFGR5_OFFSET )
#define GICD_ICFGR6_ADR               ( GIC_BASE_ADR + GICD_ICFGR6_OFFSET )
#define GICD_ICFGR7_ADR               ( GIC_BASE_ADR + GICD_ICFGR7_OFFSET )
#define GICD_IGRPMODR0_ADR            ( GIC_BASE_ADR + GICD_IGRPMODR0_OFFSET )
#define GICD_IGRPMODR1_ADR            ( GIC_BASE_ADR + GICD_IGRPMODR1_OFFSET )
#define GICD_IGRPMODR2_ADR            ( GIC_BASE_ADR + GICD_IGRPMODR2_OFFSET )
#define GICD_IGRPMODR3_ADR            ( GIC_BASE_ADR + GICD_IGRPMODR3_OFFSET )
#define GICD_NSACR0_ADR               ( GIC_BASE_ADR + GICD_NSACR0_OFFSET )
#define GICD_NSACR1_ADR               ( GIC_BASE_ADR + GICD_NSACR1_OFFSET )
#define GICD_NSACR2_ADR               ( GIC_BASE_ADR + GICD_NSACR2_OFFSET )
#define GICD_NSACR3_ADR               ( GIC_BASE_ADR + GICD_NSACR3_OFFSET )
#define GICD_NSACR4_ADR               ( GIC_BASE_ADR + GICD_NSACR4_OFFSET )
#define GICD_NSACR5_ADR               ( GIC_BASE_ADR + GICD_NSACR5_OFFSET )
#define GICD_NSACR6_ADR               ( GIC_BASE_ADR + GICD_NSACR6_OFFSET )
#define GICD_NSACR7_ADR               ( GIC_BASE_ADR + GICD_NSACR7_OFFSET )
#define GICD_IROUTER32_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER32_LOWER_OFFSET )
#define GICD_IROUTER32_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER32_UPPER_OFFSET )
#define GICD_IROUTER33_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER33_LOWER_OFFSET )
#define GICD_IROUTER33_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER33_UPPER_OFFSET )
#define GICD_IROUTER34_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER34_LOWER_OFFSET )
#define GICD_IROUTER34_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER34_UPPER_OFFSET )
#define GICD_IROUTER35_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER35_LOWER_OFFSET )
#define GICD_IROUTER35_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER35_UPPER_OFFSET )
#define GICD_IROUTER36_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER36_LOWER_OFFSET )
#define GICD_IROUTER36_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER36_UPPER_OFFSET )
#define GICD_IROUTER37_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER37_LOWER_OFFSET )
#define GICD_IROUTER37_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER37_UPPER_OFFSET )
#define GICD_IROUTER38_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER38_LOWER_OFFSET )
#define GICD_IROUTER38_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER38_UPPER_OFFSET )
#define GICD_IROUTER39_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER39_LOWER_OFFSET )
#define GICD_IROUTER39_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER39_UPPER_OFFSET )
#define GICD_IROUTER40_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER40_LOWER_OFFSET )
#define GICD_IROUTER40_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER40_UPPER_OFFSET )
#define GICD_IROUTER41_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER41_LOWER_OFFSET )
#define GICD_IROUTER41_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER41_UPPER_OFFSET )
#define GICD_IROUTER42_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER42_LOWER_OFFSET )
#define GICD_IROUTER42_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER42_UPPER_OFFSET )
#define GICD_IROUTER43_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER43_LOWER_OFFSET )
#define GICD_IROUTER43_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER43_UPPER_OFFSET )
#define GICD_IROUTER44_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER44_LOWER_OFFSET )
#define GICD_IROUTER44_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER44_UPPER_OFFSET )
#define GICD_IROUTER45_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER45_LOWER_OFFSET )
#define GICD_IROUTER45_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER45_UPPER_OFFSET )
#define GICD_IROUTER46_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER46_LOWER_OFFSET )
#define GICD_IROUTER46_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER46_UPPER_OFFSET )
#define GICD_IROUTER47_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER47_LOWER_OFFSET )
#define GICD_IROUTER47_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER47_UPPER_OFFSET )
#define GICD_IROUTER48_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER48_LOWER_OFFSET )
#define GICD_IROUTER48_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER48_UPPER_OFFSET )
#define GICD_IROUTER49_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER49_LOWER_OFFSET )
#define GICD_IROUTER49_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER49_UPPER_OFFSET )
#define GICD_IROUTER50_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER50_LOWER_OFFSET )
#define GICD_IROUTER50_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER50_UPPER_OFFSET )
#define GICD_IROUTER51_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER51_LOWER_OFFSET )
#define GICD_IROUTER51_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER51_UPPER_OFFSET )
#define GICD_IROUTER52_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER52_LOWER_OFFSET )
#define GICD_IROUTER52_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER52_UPPER_OFFSET )
#define GICD_IROUTER53_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER53_LOWER_OFFSET )
#define GICD_IROUTER53_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER53_UPPER_OFFSET )
#define GICD_IROUTER54_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER54_LOWER_OFFSET )
#define GICD_IROUTER54_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER54_UPPER_OFFSET )
#define GICD_IROUTER55_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER55_LOWER_OFFSET )
#define GICD_IROUTER55_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER55_UPPER_OFFSET )
#define GICD_IROUTER56_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER56_LOWER_OFFSET )
#define GICD_IROUTER56_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER56_UPPER_OFFSET )
#define GICD_IROUTER57_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER57_LOWER_OFFSET )
#define GICD_IROUTER57_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER57_UPPER_OFFSET )
#define GICD_IROUTER58_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER58_LOWER_OFFSET )
#define GICD_IROUTER58_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER58_UPPER_OFFSET )
#define GICD_IROUTER59_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER59_LOWER_OFFSET )
#define GICD_IROUTER59_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER59_UPPER_OFFSET )
#define GICD_IROUTER60_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER60_LOWER_OFFSET )
#define GICD_IROUTER60_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER60_UPPER_OFFSET )
#define GICD_IROUTER61_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER61_LOWER_OFFSET )
#define GICD_IROUTER61_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER61_UPPER_OFFSET )
#define GICD_IROUTER62_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER62_LOWER_OFFSET )
#define GICD_IROUTER62_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER62_UPPER_OFFSET )
#define GICD_IROUTER63_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER63_LOWER_OFFSET )
#define GICD_IROUTER63_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER63_UPPER_OFFSET )
#define GICD_IROUTER64_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER64_LOWER_OFFSET )
#define GICD_IROUTER64_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER64_UPPER_OFFSET )
#define GICD_IROUTER65_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER65_LOWER_OFFSET )
#define GICD_IROUTER65_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER65_UPPER_OFFSET )
#define GICD_IROUTER66_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER66_LOWER_OFFSET )
#define GICD_IROUTER66_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER66_UPPER_OFFSET )
#define GICD_IROUTER67_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER67_LOWER_OFFSET )
#define GICD_IROUTER67_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER67_UPPER_OFFSET )
#define GICD_IROUTER68_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER68_LOWER_OFFSET )
#define GICD_IROUTER68_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER68_UPPER_OFFSET )
#define GICD_IROUTER69_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER69_LOWER_OFFSET )
#define GICD_IROUTER69_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER69_UPPER_OFFSET )
#define GICD_IROUTER70_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER70_LOWER_OFFSET )
#define GICD_IROUTER70_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER70_UPPER_OFFSET )
#define GICD_IROUTER71_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER71_LOWER_OFFSET )
#define GICD_IROUTER71_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER71_UPPER_OFFSET )
#define GICD_IROUTER72_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER72_LOWER_OFFSET )
#define GICD_IROUTER72_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER72_UPPER_OFFSET )
#define GICD_IROUTER73_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER73_LOWER_OFFSET )
#define GICD_IROUTER73_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER73_UPPER_OFFSET )
#define GICD_IROUTER74_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER74_LOWER_OFFSET )
#define GICD_IROUTER74_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER74_UPPER_OFFSET )
#define GICD_IROUTER75_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER75_LOWER_OFFSET )
#define GICD_IROUTER75_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER75_UPPER_OFFSET )
#define GICD_IROUTER76_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER76_LOWER_OFFSET )
#define GICD_IROUTER76_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER76_UPPER_OFFSET )
#define GICD_IROUTER77_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER77_LOWER_OFFSET )
#define GICD_IROUTER77_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER77_UPPER_OFFSET )
#define GICD_IROUTER78_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER78_LOWER_OFFSET )
#define GICD_IROUTER78_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER78_UPPER_OFFSET )
#define GICD_IROUTER79_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER79_LOWER_OFFSET )
#define GICD_IROUTER79_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER79_UPPER_OFFSET )
#define GICD_IROUTER80_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER80_LOWER_OFFSET )
#define GICD_IROUTER80_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER80_UPPER_OFFSET )
#define GICD_IROUTER81_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER81_LOWER_OFFSET )
#define GICD_IROUTER81_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER81_UPPER_OFFSET )
#define GICD_IROUTER82_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER82_LOWER_OFFSET )
#define GICD_IROUTER82_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER82_UPPER_OFFSET )
#define GICD_IROUTER83_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER83_LOWER_OFFSET )
#define GICD_IROUTER83_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER83_UPPER_OFFSET )
#define GICD_IROUTER84_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER84_LOWER_OFFSET )
#define GICD_IROUTER84_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER84_UPPER_OFFSET )
#define GICD_IROUTER85_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER85_LOWER_OFFSET )
#define GICD_IROUTER85_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER85_UPPER_OFFSET )
#define GICD_IROUTER86_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER86_LOWER_OFFSET )
#define GICD_IROUTER86_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER86_UPPER_OFFSET )
#define GICD_IROUTER87_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER87_LOWER_OFFSET )
#define GICD_IROUTER87_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER87_UPPER_OFFSET )
#define GICD_IROUTER88_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER88_LOWER_OFFSET )
#define GICD_IROUTER88_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER88_UPPER_OFFSET )
#define GICD_IROUTER89_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER89_LOWER_OFFSET )
#define GICD_IROUTER89_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER89_UPPER_OFFSET )
#define GICD_IROUTER90_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER90_LOWER_OFFSET )
#define GICD_IROUTER90_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER90_UPPER_OFFSET )
#define GICD_IROUTER91_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER91_LOWER_OFFSET )
#define GICD_IROUTER91_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER91_UPPER_OFFSET )
#define GICD_IROUTER92_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER92_LOWER_OFFSET )
#define GICD_IROUTER92_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER92_UPPER_OFFSET )
#define GICD_IROUTER93_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER93_LOWER_OFFSET )
#define GICD_IROUTER93_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER93_UPPER_OFFSET )
#define GICD_IROUTER94_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER94_LOWER_OFFSET )
#define GICD_IROUTER94_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER94_UPPER_OFFSET )
#define GICD_IROUTER95_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER95_LOWER_OFFSET )
#define GICD_IROUTER95_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER95_UPPER_OFFSET )
#define GICD_IROUTER96_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER96_LOWER_OFFSET )
#define GICD_IROUTER96_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER96_UPPER_OFFSET )
#define GICD_IROUTER97_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER97_LOWER_OFFSET )
#define GICD_IROUTER97_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER97_UPPER_OFFSET )
#define GICD_IROUTER98_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER98_LOWER_OFFSET )
#define GICD_IROUTER98_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER98_UPPER_OFFSET )
#define GICD_IROUTER99_LOWER_ADR      ( GIC_BASE_ADR + GICD_IROUTER99_LOWER_OFFSET )
#define GICD_IROUTER99_UPPER_ADR      ( GIC_BASE_ADR + GICD_IROUTER99_UPPER_OFFSET )
#define GICD_IROUTER100_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER100_LOWER_OFFSET )
#define GICD_IROUTER100_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER100_UPPER_OFFSET )
#define GICD_IROUTER101_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER101_LOWER_OFFSET )
#define GICD_IROUTER101_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER101_UPPER_OFFSET )
#define GICD_IROUTER102_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER102_LOWER_OFFSET )
#define GICD_IROUTER102_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER102_UPPER_OFFSET )
#define GICD_IROUTER103_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER103_LOWER_OFFSET )
#define GICD_IROUTER103_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER103_UPPER_OFFSET )
#define GICD_IROUTER104_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER104_LOWER_OFFSET )
#define GICD_IROUTER104_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER104_UPPER_OFFSET )
#define GICD_IROUTER105_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER105_LOWER_OFFSET )
#define GICD_IROUTER105_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER105_UPPER_OFFSET )
#define GICD_IROUTER106_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER106_LOWER_OFFSET )
#define GICD_IROUTER106_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER106_UPPER_OFFSET )
#define GICD_IROUTER107_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER107_LOWER_OFFSET )
#define GICD_IROUTER107_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER107_UPPER_OFFSET )
#define GICD_IROUTER108_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER108_LOWER_OFFSET )
#define GICD_IROUTER108_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER108_UPPER_OFFSET )
#define GICD_IROUTER109_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER109_LOWER_OFFSET )
#define GICD_IROUTER109_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER109_UPPER_OFFSET )
#define GICD_IROUTER110_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER110_LOWER_OFFSET )
#define GICD_IROUTER110_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER110_UPPER_OFFSET )
#define GICD_IROUTER111_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER111_LOWER_OFFSET )
#define GICD_IROUTER111_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER111_UPPER_OFFSET )
#define GICD_IROUTER112_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER112_LOWER_OFFSET )
#define GICD_IROUTER112_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER112_UPPER_OFFSET )
#define GICD_IROUTER113_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER113_LOWER_OFFSET )
#define GICD_IROUTER113_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER113_UPPER_OFFSET )
#define GICD_IROUTER114_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER114_LOWER_OFFSET )
#define GICD_IROUTER114_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER114_UPPER_OFFSET )
#define GICD_IROUTER115_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER115_LOWER_OFFSET )
#define GICD_IROUTER115_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER115_UPPER_OFFSET )
#define GICD_IROUTER116_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER116_LOWER_OFFSET )
#define GICD_IROUTER116_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER116_UPPER_OFFSET )
#define GICD_IROUTER117_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER117_LOWER_OFFSET )
#define GICD_IROUTER117_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER117_UPPER_OFFSET )
#define GICD_IROUTER118_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER118_LOWER_OFFSET )
#define GICD_IROUTER118_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER118_UPPER_OFFSET )
#define GICD_IROUTER119_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER119_LOWER_OFFSET )
#define GICD_IROUTER119_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER119_UPPER_OFFSET )
#define GICD_IROUTER120_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER120_LOWER_OFFSET )
#define GICD_IROUTER120_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER120_UPPER_OFFSET )
#define GICD_IROUTER121_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER121_LOWER_OFFSET )
#define GICD_IROUTER121_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER121_UPPER_OFFSET )
#define GICD_IROUTER122_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER122_LOWER_OFFSET )
#define GICD_IROUTER122_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER122_UPPER_OFFSET )
#define GICD_IROUTER123_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER123_LOWER_OFFSET )
#define GICD_IROUTER123_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER123_UPPER_OFFSET )
#define GICD_IROUTER124_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER124_LOWER_OFFSET )
#define GICD_IROUTER124_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER124_UPPER_OFFSET )
#define GICD_IROUTER125_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER125_LOWER_OFFSET )
#define GICD_IROUTER125_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER125_UPPER_OFFSET )
#define GICD_IROUTER126_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER126_LOWER_OFFSET )
#define GICD_IROUTER126_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER126_UPPER_OFFSET )
#define GICD_IROUTER127_LOWER_ADR     ( GIC_BASE_ADR + GICD_IROUTER127_LOWER_OFFSET )
#define GICD_IROUTER127_UPPER_ADR     ( GIC_BASE_ADR + GICD_IROUTER127_UPPER_OFFSET )
#define GICD_ESTATUSR_ADR             ( GIC_BASE_ADR + GICD_ESTATUSR_OFFSET )
#define GICD_ERRTESTR_ADR             ( GIC_BASE_ADR + GICD_ERRTESTR_OFFSET )
#define GICD_SPISR0_ADR               ( GIC_BASE_ADR + GICD_SPISR0_OFFSET )
#define GICD_SPISR1_ADR               ( GIC_BASE_ADR + GICD_SPISR1_OFFSET )
#define GICD_SPISR2_ADR               ( GIC_BASE_ADR + GICD_SPISR2_OFFSET )
#define GICD_PIDR4_ADR                ( GIC_BASE_ADR + GICD_PIDR4_OFFSET )
#define GICD_PIDR5_ADR                ( GIC_BASE_ADR + GICD_PIDR5_OFFSET )
#define GICD_PIDR6_ADR                ( GIC_BASE_ADR + GICD_PIDR6_OFFSET )
#define GICD_PIDR7_ADR                ( GIC_BASE_ADR + GICD_PIDR7_OFFSET )
#define GICD_PIDR0_ADR                ( GIC_BASE_ADR + GICD_PIDR0_OFFSET )
#define GICD_PIDR1_ADR                ( GIC_BASE_ADR + GICD_PIDR1_OFFSET )
#define GICD_PIDR2_ADR                ( GIC_BASE_ADR + GICD_PIDR2_OFFSET )
#define GICD_PIDR3_ADR                ( GIC_BASE_ADR + GICD_PIDR3_OFFSET )
#define GICD_CIDR0_ADR                ( GIC_BASE_ADR + GICD_CIDR0_OFFSET )
#define GICD_CIDR1_ADR                ( GIC_BASE_ADR + GICD_CIDR1_OFFSET )
#define GICD_CIDR2_ADR                ( GIC_BASE_ADR + GICD_CIDR2_OFFSET )
#define GICD_CIDR3_ADR                ( GIC_BASE_ADR + GICD_CIDR3_OFFSET )
#define GICD_SETSPI_NSR_ALIAS_ADR     ( GIC_BASE_ADR + GICD_SETSPI_NSR_ALIAS_OFFSET )
#define GICD_CLRSPI_NSR_ALIAS_ADR     ( GIC_BASE_ADR + GICD_CLRSPI_NSR_ALIAS_OFFSET )
#define GICD_SETSPI_SR_ALIAS_ADR      ( GIC_BASE_ADR + GICD_SETSPI_SR_ALIAS_OFFSET )
#define GICD_CLRSPI_SR_ALIAS_ADR      ( GIC_BASE_ADR + GICD_CLRSPI_SR_ALIAS_OFFSET )
#define GICR_CTLR_PE0_ADR             ( GIC_BASE_ADR + GICR_CTLR_PE0_OFFSET )
#define GICR_IIDR_PE0_ADR             ( GIC_BASE_ADR + GICR_IIDR_PE0_OFFSET )
#define GICR_TYPER_LOWER_PE0_ADR      ( GIC_BASE_ADR + GICR_TYPER_LOWER_PE0_OFFSET )
#define GICR_TYPER_UPPER_PE0_ADR      ( GIC_BASE_ADR + GICR_TYPER_UPPER_PE0_OFFSET )
#define GICR_WAKER_PE0_ADR            ( GIC_BASE_ADR + GICR_WAKER_PE0_OFFSET )
#define GICR_PIDR4_PE0_ADR            ( GIC_BASE_ADR + GICR_PIDR4_PE0_OFFSET )
#define GICR_PIDR5_PE0_ADR            ( GIC_BASE_ADR + GICR_PIDR5_PE0_OFFSET )
#define GICR_PIDR6_PE0_ADR            ( GIC_BASE_ADR + GICR_PIDR6_PE0_OFFSET )
#define GICR_PIDR7_PE0_ADR            ( GIC_BASE_ADR + GICR_PIDR7_PE0_OFFSET )
#define GICR_PIDR0_PE0_ADR            ( GIC_BASE_ADR + GICR_PIDR0_PE0_OFFSET )
#define GICR_PIDR1_PE0_ADR            ( GIC_BASE_ADR + GICR_PIDR1_PE0_OFFSET )
#define GICR_PIDR2_PE0_ADR            ( GIC_BASE_ADR + GICR_PIDR2_PE0_OFFSET )
#define GICR_PIDR3_PE0_ADR            ( GIC_BASE_ADR + GICR_PIDR3_PE0_OFFSET )
#define GICR_CIDR0_PE0_ADR            ( GIC_BASE_ADR + GICR_CIDR0_PE0_OFFSET )
#define GICR_CIDR1_PE0_ADR            ( GIC_BASE_ADR + GICR_CIDR1_PE0_OFFSET )
#define GICR_CIDR2_PE0_ADR            ( GIC_BASE_ADR + GICR_CIDR2_PE0_OFFSET )
#define GICR_CIDR3_PE0_ADR            ( GIC_BASE_ADR + GICR_CIDR3_PE0_OFFSET )
#define GICR_IGROUPR0_PE0_ADR         ( GIC_BASE_ADR + GICR_IGROUPR0_PE0_OFFSET )
#define GICR_ISENABLER0_PE0_ADR       ( GIC_BASE_ADR + GICR_ISENABLER0_PE0_OFFSET )
#define GICR_ICENABLER0_PE0_ADR       ( GIC_BASE_ADR + GICR_ICENABLER0_PE0_OFFSET )
#define GICR_ISPENDR0_PE0_ADR         ( GIC_BASE_ADR + GICR_ISPENDR0_PE0_OFFSET )
#define GICR_ICPENDR0_PE0_ADR         ( GIC_BASE_ADR + GICR_ICPENDR0_PE0_OFFSET )
#define GICR_ISACTIVER0_PE0_ADR       ( GIC_BASE_ADR + GICR_ISACTIVER0_PE0_OFFSET )
#define GICR_ICACTIVER0_PE0_ADR       ( GIC_BASE_ADR + GICR_ICACTIVER0_PE0_OFFSET )
#define GICR_IPRIORITYR0_PE0_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR0_PE0_OFFSET )
#define GICR_IPRIORITYR1_PE0_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR1_PE0_OFFSET )
#define GICR_IPRIORITYR2_PE0_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR2_PE0_OFFSET )
#define GICR_IPRIORITYR3_PE0_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR3_PE0_OFFSET )
#define GICR_IPRIORITYR4_PE0_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR4_PE0_OFFSET )
#define GICR_IPRIORITYR5_PE0_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR5_PE0_OFFSET )
#define GICR_IPRIORITYR6_PE0_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR6_PE0_OFFSET )
#define GICR_IPRIORITYR7_PE0_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR7_PE0_OFFSET )
#define GICR_ICFGR0_PE0_ADR           ( GIC_BASE_ADR + GICR_ICFGR0_PE0_OFFSET )
#define GICR_ICFGR1_PE0_ADR           ( GIC_BASE_ADR + GICR_ICFGR1_PE0_OFFSET )
#define GICR_IGRPMODR0_PE0_ADR        ( GIC_BASE_ADR + GICR_IGRPMODR0_PE0_OFFSET )
#define GICR_NSACR_PE0_ADR            ( GIC_BASE_ADR + GICR_NSACR_PE0_OFFSET )
#define GICR_MISCSTATUSR_PE0_ADR      ( GIC_BASE_ADR + GICR_MISCSTATUSR_PE0_OFFSET )
#define GICR_PPISR_PE0_ADR            ( GIC_BASE_ADR + GICR_PPISR_PE0_OFFSET )
#define GICR_CTLR_PE1_ADR             ( GIC_BASE_ADR + GICR_CTLR_PE1_OFFSET )
#define GICR_IIDR_PE1_ADR             ( GIC_BASE_ADR + GICR_IIDR_PE1_OFFSET )
#define GICR_TYPER_LOWER_PE1_ADR      ( GIC_BASE_ADR + GICR_TYPER_LOWER_PE1_OFFSET )
#define GICR_TYPER_UPPER_PE1_ADR      ( GIC_BASE_ADR + GICR_TYPER_UPPER_PE1_OFFSET )
#define GICR_WAKER_PE1_ADR            ( GIC_BASE_ADR + GICR_WAKER_PE1_OFFSET )
#define GICR_PIDR4_PE1_ADR            ( GIC_BASE_ADR + GICR_PIDR4_PE1_OFFSET )
#define GICR_PIDR5_PE1_ADR            ( GIC_BASE_ADR + GICR_PIDR5_PE1_OFFSET )
#define GICR_PIDR6_PE1_ADR            ( GIC_BASE_ADR + GICR_PIDR6_PE1_OFFSET )
#define GICR_PIDR7_PE1_ADR            ( GIC_BASE_ADR + GICR_PIDR7_PE1_OFFSET )
#define GICR_PIDR0_PE1_ADR            ( GIC_BASE_ADR + GICR_PIDR0_PE1_OFFSET )
#define GICR_PIDR1_PE1_ADR            ( GIC_BASE_ADR + GICR_PIDR1_PE1_OFFSET )
#define GICR_PIDR2_PE1_ADR            ( GIC_BASE_ADR + GICR_PIDR2_PE1_OFFSET )
#define GICR_PIDR3_PE1_ADR            ( GIC_BASE_ADR + GICR_PIDR3_PE1_OFFSET )
#define GICR_CIDR0_PE1_ADR            ( GIC_BASE_ADR + GICR_CIDR0_PE1_OFFSET )
#define GICR_CIDR1_PE1_ADR            ( GIC_BASE_ADR + GICR_CIDR1_PE1_OFFSET )
#define GICR_CIDR2_PE1_ADR            ( GIC_BASE_ADR + GICR_CIDR2_PE1_OFFSET )
#define GICR_CIDR3_PE1_ADR            ( GIC_BASE_ADR + GICR_CIDR3_PE1_OFFSET )
#define GICR_IGROUPR0_PE1_ADR         ( GIC_BASE_ADR + GICR_IGROUPR0_PE1_OFFSET )
#define GICR_ISENABLER0_PE1_ADR       ( GIC_BASE_ADR + GICR_ISENABLER0_PE1_OFFSET )
#define GICR_ICENABLER0_PE1_ADR       ( GIC_BASE_ADR + GICR_ICENABLER0_PE1_OFFSET )
#define GICR_ISPENDR0_PE1_ADR         ( GIC_BASE_ADR + GICR_ISPENDR0_PE1_OFFSET )
#define GICR_ICPENDR0_PE1_ADR         ( GIC_BASE_ADR + GICR_ICPENDR0_PE1_OFFSET )
#define GICR_ISACTIVER0_PE1_ADR       ( GIC_BASE_ADR + GICR_ISACTIVER0_PE1_OFFSET )
#define GICR_ICACTIVER0_PE1_ADR       ( GIC_BASE_ADR + GICR_ICACTIVER0_PE1_OFFSET )
#define GICR_IPRIORITYR0_PE1_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR0_PE1_OFFSET )
#define GICR_IPRIORITYR1_PE1_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR1_PE1_OFFSET )
#define GICR_IPRIORITYR2_PE1_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR2_PE1_OFFSET )
#define GICR_IPRIORITYR3_PE1_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR3_PE1_OFFSET )
#define GICR_IPRIORITYR4_PE1_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR4_PE1_OFFSET )
#define GICR_IPRIORITYR5_PE1_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR5_PE1_OFFSET )
#define GICR_IPRIORITYR6_PE1_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR6_PE1_OFFSET )
#define GICR_IPRIORITYR7_PE1_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR7_PE1_OFFSET )
#define GICR_ICFGR0_PE1_ADR           ( GIC_BASE_ADR + GICR_ICFGR0_PE1_OFFSET )
#define GICR_ICFGR1_PE1_ADR           ( GIC_BASE_ADR + GICR_ICFGR1_PE1_OFFSET )
#define GICR_IGRPMODR0_PE1_ADR        ( GIC_BASE_ADR + GICR_IGRPMODR0_PE1_OFFSET )
#define GICR_NSACR_PE1_ADR            ( GIC_BASE_ADR + GICR_NSACR_PE1_OFFSET )
#define GICR_MISCSTATUSR_PE1_ADR      ( GIC_BASE_ADR + GICR_MISCSTATUSR_PE1_OFFSET )
#define GICR_PPISR_PE1_ADR            ( GIC_BASE_ADR + GICR_PPISR_PE1_OFFSET )
#define GICR_CTLR_PE2_ADR             ( GIC_BASE_ADR + GICR_CTLR_PE2_OFFSET )
#define GICR_IIDR_PE2_ADR             ( GIC_BASE_ADR + GICR_IIDR_PE2_OFFSET )
#define GICR_TYPER_LOWER_PE2_ADR      ( GIC_BASE_ADR + GICR_TYPER_LOWER_PE2_OFFSET )
#define GICR_TYPER_UPPER_PE2_ADR      ( GIC_BASE_ADR + GICR_TYPER_UPPER_PE2_OFFSET )
#define GICR_WAKER_PE2_ADR            ( GIC_BASE_ADR + GICR_WAKER_PE2_OFFSET )
#define GICR_PIDR4_PE2_ADR            ( GIC_BASE_ADR + GICR_PIDR4_PE2_OFFSET )
#define GICR_PIDR5_PE2_ADR            ( GIC_BASE_ADR + GICR_PIDR5_PE2_OFFSET )
#define GICR_PIDR6_PE2_ADR            ( GIC_BASE_ADR + GICR_PIDR6_PE2_OFFSET )
#define GICR_PIDR7_PE2_ADR            ( GIC_BASE_ADR + GICR_PIDR7_PE2_OFFSET )
#define GICR_PIDR0_PE2_ADR            ( GIC_BASE_ADR + GICR_PIDR0_PE2_OFFSET )
#define GICR_PIDR1_PE2_ADR            ( GIC_BASE_ADR + GICR_PIDR1_PE2_OFFSET )
#define GICR_PIDR2_PE2_ADR            ( GIC_BASE_ADR + GICR_PIDR2_PE2_OFFSET )
#define GICR_PIDR3_PE2_ADR            ( GIC_BASE_ADR + GICR_PIDR3_PE2_OFFSET )
#define GICR_CIDR0_PE2_ADR            ( GIC_BASE_ADR + GICR_CIDR0_PE2_OFFSET )
#define GICR_CIDR1_PE2_ADR            ( GIC_BASE_ADR + GICR_CIDR1_PE2_OFFSET )
#define GICR_CIDR2_PE2_ADR            ( GIC_BASE_ADR + GICR_CIDR2_PE2_OFFSET )
#define GICR_CIDR3_PE2_ADR            ( GIC_BASE_ADR + GICR_CIDR3_PE2_OFFSET )
#define GICR_IGROUPR0_PE2_ADR         ( GIC_BASE_ADR + GICR_IGROUPR0_PE2_OFFSET )
#define GICR_ISENABLER0_PE2_ADR       ( GIC_BASE_ADR + GICR_ISENABLER0_PE2_OFFSET )
#define GICR_ICENABLER0_PE2_ADR       ( GIC_BASE_ADR + GICR_ICENABLER0_PE2_OFFSET )
#define GICR_ISPENDR0_PE2_ADR         ( GIC_BASE_ADR + GICR_ISPENDR0_PE2_OFFSET )
#define GICR_ICPENDR0_PE2_ADR         ( GIC_BASE_ADR + GICR_ICPENDR0_PE2_OFFSET )
#define GICR_ISACTIVER0_PE2_ADR       ( GIC_BASE_ADR + GICR_ISACTIVER0_PE2_OFFSET )
#define GICR_ICACTIVER0_PE2_ADR       ( GIC_BASE_ADR + GICR_ICACTIVER0_PE2_OFFSET )
#define GICR_IPRIORITYR0_PE2_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR0_PE2_OFFSET )
#define GICR_IPRIORITYR1_PE2_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR1_PE2_OFFSET )
#define GICR_IPRIORITYR2_PE2_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR2_PE2_OFFSET )
#define GICR_IPRIORITYR3_PE2_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR3_PE2_OFFSET )
#define GICR_IPRIORITYR4_PE2_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR4_PE2_OFFSET )
#define GICR_IPRIORITYR5_PE2_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR5_PE2_OFFSET )
#define GICR_IPRIORITYR6_PE2_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR6_PE2_OFFSET )
#define GICR_IPRIORITYR7_PE2_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR7_PE2_OFFSET )
#define GICR_ICFGR0_PE2_ADR           ( GIC_BASE_ADR + GICR_ICFGR0_PE2_OFFSET )
#define GICR_ICFGR1_PE2_ADR           ( GIC_BASE_ADR + GICR_ICFGR1_PE2_OFFSET )
#define GICR_IGRPMODR0_PE2_ADR        ( GIC_BASE_ADR + GICR_IGRPMODR0_PE2_OFFSET )
#define GICR_NSACR_PE2_ADR            ( GIC_BASE_ADR + GICR_NSACR_PE2_OFFSET )
#define GICR_MISCSTATUSR_PE2_ADR      ( GIC_BASE_ADR + GICR_MISCSTATUSR_PE2_OFFSET )
#define GICR_PPISR_PE2_ADR            ( GIC_BASE_ADR + GICR_PPISR_PE2_OFFSET )
#define GICR_CTLR_PE3_ADR             ( GIC_BASE_ADR + GICR_CTLR_PE3_OFFSET )
#define GICR_IIDR_PE3_ADR             ( GIC_BASE_ADR + GICR_IIDR_PE3_OFFSET )
#define GICR_TYPER_LOWER_PE3_ADR      ( GIC_BASE_ADR + GICR_TYPER_LOWER_PE3_OFFSET )
#define GICR_TYPER_UPPER_PE3_ADR      ( GIC_BASE_ADR + GICR_TYPER_UPPER_PE3_OFFSET )
#define GICR_WAKER_PE3_ADR            ( GIC_BASE_ADR + GICR_WAKER_PE3_OFFSET )
#define GICR_PIDR4_PE3_ADR            ( GIC_BASE_ADR + GICR_PIDR4_PE3_OFFSET )
#define GICR_PIDR5_PE3_ADR            ( GIC_BASE_ADR + GICR_PIDR5_PE3_OFFSET )
#define GICR_PIDR6_PE3_ADR            ( GIC_BASE_ADR + GICR_PIDR6_PE3_OFFSET )
#define GICR_PIDR7_PE3_ADR            ( GIC_BASE_ADR + GICR_PIDR7_PE3_OFFSET )
#define GICR_PIDR0_PE3_ADR            ( GIC_BASE_ADR + GICR_PIDR0_PE3_OFFSET )
#define GICR_PIDR1_PE3_ADR            ( GIC_BASE_ADR + GICR_PIDR1_PE3_OFFSET )
#define GICR_PIDR2_PE3_ADR            ( GIC_BASE_ADR + GICR_PIDR2_PE3_OFFSET )
#define GICR_PIDR3_PE3_ADR            ( GIC_BASE_ADR + GICR_PIDR3_PE3_OFFSET )
#define GICR_CIDR0_PE3_ADR            ( GIC_BASE_ADR + GICR_CIDR0_PE3_OFFSET )
#define GICR_CIDR1_PE3_ADR            ( GIC_BASE_ADR + GICR_CIDR1_PE3_OFFSET )
#define GICR_CIDR2_PE3_ADR            ( GIC_BASE_ADR + GICR_CIDR2_PE3_OFFSET )
#define GICR_CIDR3_PE3_ADR            ( GIC_BASE_ADR + GICR_CIDR3_PE3_OFFSET )
#define GICR_IGROUPR0_PE3_ADR         ( GIC_BASE_ADR + GICR_IGROUPR0_PE3_OFFSET )
#define GICR_ISENABLER0_PE3_ADR       ( GIC_BASE_ADR + GICR_ISENABLER0_PE3_OFFSET )
#define GICR_ICENABLER0_PE3_ADR       ( GIC_BASE_ADR + GICR_ICENABLER0_PE3_OFFSET )
#define GICR_ISPENDR0_PE3_ADR         ( GIC_BASE_ADR + GICR_ISPENDR0_PE3_OFFSET )
#define GICR_ICPENDR0_PE3_ADR         ( GIC_BASE_ADR + GICR_ICPENDR0_PE3_OFFSET )
#define GICR_ISACTIVER0_PE3_ADR       ( GIC_BASE_ADR + GICR_ISACTIVER0_PE3_OFFSET )
#define GICR_ICACTIVER0_PE3_ADR       ( GIC_BASE_ADR + GICR_ICACTIVER0_PE3_OFFSET )
#define GICR_IPRIORITYR0_PE3_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR0_PE3_OFFSET )
#define GICR_IPRIORITYR1_PE3_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR1_PE3_OFFSET )
#define GICR_IPRIORITYR2_PE3_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR2_PE3_OFFSET )
#define GICR_IPRIORITYR3_PE3_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR3_PE3_OFFSET )
#define GICR_IPRIORITYR4_PE3_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR4_PE3_OFFSET )
#define GICR_IPRIORITYR5_PE3_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR5_PE3_OFFSET )
#define GICR_IPRIORITYR6_PE3_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR6_PE3_OFFSET )
#define GICR_IPRIORITYR7_PE3_ADR      ( GIC_BASE_ADR + GICR_IPRIORITYR7_PE3_OFFSET )
#define GICR_ICFGR0_PE3_ADR           ( GIC_BASE_ADR + GICR_ICFGR0_PE3_OFFSET )
#define GICR_ICFGR1_PE3_ADR           ( GIC_BASE_ADR + GICR_ICFGR1_PE3_OFFSET )
#define GICR_IGRPMODR0_PE3_ADR        ( GIC_BASE_ADR + GICR_IGRPMODR0_PE3_OFFSET )
#define GICR_NSACR_PE3_ADR            ( GIC_BASE_ADR + GICR_NSACR_PE3_OFFSET )
#define GICR_MISCSTATUSR_PE3_ADR      ( GIC_BASE_ADR + GICR_MISCSTATUSR_PE3_OFFSET )
#define GICR_PPISR_PE3_ADR            ( GIC_BASE_ADR + GICR_PPISR_PE3_OFFSET )
#define TIM_SCALER_VAL_OFFSET           (   0x0000 )
#define TIM_SCALER_RELOAD_OFFSET        (   0x0004 )
#define TIM_GEN_CONFIG_OFFSET           (   0x0008 )
#define TIM0_CNT_VAL_OFFSET             (   0x0010 )
#define TIM0_RELOAD_VAL_OFFSET          (   0x0014 )
#define TIM0_CONFIG_OFFSET              (   0x0018 )
#define TIM1_CNT_VAL_OFFSET             (   0x0020 )
#define TIM1_RELOAD_VAL_OFFSET          (   0x0024 )
#define TIM1_CONFIG_OFFSET              (   0x0028 )
#define TIM2_CNT_VAL_OFFSET             (   0x0030 )
#define TIM2_RELOAD_VAL_OFFSET          (   0x0034 )
#define TIM2_CONFIG_OFFSET              (   0x0038 )
#define TIM3_CNT_VAL_OFFSET             (   0x0040 )
#define TIM3_RELOAD_VAL_OFFSET          (   0x0044 )
#define TIM3_CONFIG_OFFSET              (   0x0048 )
#define TIM4_CNT_VAL_OFFSET             (   0x0050 )
#define TIM4_RELOAD_VAL_OFFSET          (   0x0054 )
#define TIM4_CONFIG_OFFSET              (   0x0058 )
#define TIM5_CNT_VAL_OFFSET             (   0x0060 )
#define TIM5_RELOAD_VAL_OFFSET          (   0x0064 )
#define TIM5_CONFIG_OFFSET              (   0x0068 )
#define TIM6_CNT_VAL_OFFSET             (   0x0070 )
#define TIM6_RELOAD_VAL_OFFSET          (   0x0074 )
#define TIM6_CONFIG_OFFSET              (   0x0078 )
#define TIM7_CNT_VAL_OFFSET             (   0x0080 )
#define TIM7_RELOAD_VAL_OFFSET          (   0x0084 )
#define TIM7_CONFIG_OFFSET              (   0x0088 )
#define TIM_FREE_CNT0_OFFSET            (   0x0090 )
#define TIM_FREE_CNT1_OFFSET            (   0x0094 )
#define TIM_RND_NUM_OFFSET              (   0x0098 )
#define TIM_WATCHDOG_OFFSET             (   0x009c )
#define TIM_WATCHDOG_INT_THRES_OFFSET   (   0x00a0 )
#define TIM_WDOG_EN_OFFSET              (   0x00a4 )
#define TIM_SAFE_OFFSET                 (   0x00a8 )
#define TIM_RAM_CFG_OFFSET              (   0x00b0 )
#define TIM_RF_CFG0_OFFSET              (   0x00b4 )
#define TIM_RF_CFG1_OFFSET              (   0x00b8 )
#define TIM_FREE_LOWER_RAW_OFFSET       (   0x00bc )
#define TIM_GPIO_TIMESTAMP_CFG_OFFSET   (   0x00c0 )
#define TIM_GPIO_TIMESTAMP_0LO_OFFSET   (   0x00c4 )
#define TIM_GPIO_TIMESTAMP_0HI_OFFSET   (   0x00c8 )
#define TIM_GPIO_TIMESTAMP_1LO_OFFSET   (   0x00cc )
#define TIM_GPIO_TIMESTAMP_1HI_OFFSET   (   0x00d0 )
#define TIM_GPIO_TIMESTAMP_2LO_OFFSET   (   0x00d4 )
#define TIM_GPIO_TIMESTAMP_2HI_OFFSET   (   0x00d8 )
#define TIM_GPIO_TIMESTAMP_3LO_OFFSET   (   0x00dc )
#define TIM_GPIO_TIMESTAMP_3HI_OFFSET   (   0x00e0 )
#define TIM_FREE_CNT2_OFFSET            (   0x00e8 )
#define TIM_FREE_CNT3_OFFSET            (   0x00ec )
#define TIM_IPC_FIFO0_OFFSET            (   0x00f0 )
#define TIM_IPC_ATM_FIFO0_OFFSET        (   0x00f4 )
#define TIM_IPC_FIFO_CTRL_OFFSET        (   0x00f8 )
#define TIM_IPC_FIFO_STAT_OFFSET        (   0x00fc )
#define TIM_IPC_FIFO_DIRECT_OFFSET      (   0x0200 )
#define TIM0_BASE_ADR                  (   (PBI_AP3_CONTROL_ADR + 0x30000) )
#define TIM0_SEC_PAGE_OFFSET           (   0x01000 )
#define TIM0_SEC_BASE_ADR              (   TIM0_BASE_ADR + TIM0_SEC_PAGE_OFFSET )
#define TIM0_SCALER_VAL_ADR             (   (TIM0_BASE_ADR + TIM_SCALER_VAL_OFFSET        ) )
#define TIM0_SCALER_RELOAD_ADR          (   (TIM0_BASE_ADR + TIM_SCALER_RELOAD_OFFSET     ) )
#define TIM0_GEN_CONFIG_ADR             (   (TIM0_BASE_ADR + TIM_GEN_CONFIG_OFFSET        ) )
#define TIM0_0_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM0_CNT_VAL_OFFSET          ) )
#define TIM0_0_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM0_RELOAD_VAL_OFFSET       ) )
#define TIM0_0_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM0_CONFIG_OFFSET           ) )
#define TIM0_1_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM1_CNT_VAL_OFFSET          ) )
#define TIM0_1_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM1_RELOAD_VAL_OFFSET       ) )
#define TIM0_1_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM1_CONFIG_OFFSET           ) )
#define TIM0_2_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM2_CNT_VAL_OFFSET          ) )
#define TIM0_2_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM2_RELOAD_VAL_OFFSET       ) )
#define TIM0_2_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM2_CONFIG_OFFSET           ) )
#define TIM0_3_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM3_CNT_VAL_OFFSET          ) )
#define TIM0_3_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM3_RELOAD_VAL_OFFSET       ) )
#define TIM0_3_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM3_CONFIG_OFFSET           ) )
#define TIM0_4_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM4_CNT_VAL_OFFSET          ) )
#define TIM0_4_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM4_RELOAD_VAL_OFFSET       ) )
#define TIM0_4_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM4_CONFIG_OFFSET           ) )
#define TIM0_5_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM5_CNT_VAL_OFFSET          ) )
#define TIM0_5_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM5_RELOAD_VAL_OFFSET       ) )
#define TIM0_5_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM5_CONFIG_OFFSET           ) )
#define TIM0_6_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM6_CNT_VAL_OFFSET          ) )
#define TIM0_6_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM6_RELOAD_VAL_OFFSET       ) )
#define TIM0_6_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM6_CONFIG_OFFSET           ) )
#define TIM0_7_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM7_CNT_VAL_OFFSET          ) )
#define TIM0_7_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM7_RELOAD_VAL_OFFSET       ) )
#define TIM0_7_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM7_CONFIG_OFFSET           ) )
#define TIM0_FREE_CNT0_ADR              (   (TIM0_BASE_ADR + TIM_FREE_CNT0_OFFSET         ) )
#define TIM0_FREE_CNT1_ADR              (   (TIM0_BASE_ADR + TIM_FREE_CNT1_OFFSET         ) )
#define TIM0_RND_NUM_ADR                (   (TIM0_BASE_ADR + TIM_RND_NUM_OFFSET           ) )
#define TIM0_WATCHDOG_ADR               (   (TIM0_BASE_ADR + TIM_WATCHDOG_OFFSET          ) )
#define TIM0_WATCHDOG_INT_THRES_ADR     (   (TIM0_BASE_ADR + TIM_WATCHDOG_INT_THRES_OFFSET) )
#define TIM0_WDOG_EN_ADR                (   (TIM0_BASE_ADR + TIM_WDOG_EN_OFFSET           ) )
#define TIM0_SEC_WATCHDOG_ADR            (  (TIM0_SEC_BASE_ADR + TIM_WATCHDOG_OFFSET          ) )
#define TIM0_SEC_WATCHDOG_INT_THRES_ADR  (  (TIM0_SEC_BASE_ADR + TIM_WATCHDOG_INT_THRES_OFFSET) )
#define TIM0_SEC_WDOG_EN_ADR             (  (TIM0_SEC_BASE_ADR + TIM_WDOG_EN_OFFSET           ) )
#define TIM0_SAFE_ADR                   (   (TIM0_BASE_ADR + TIM_SAFE_OFFSET              ) )
#define TIM0_RAM_CFG_ADR                (   (TIM0_BASE_ADR + TIM_RAM_CFG_OFFSET           ) )
#define TIM0_RF_CFG0_ADR                (   (TIM0_BASE_ADR + TIM_RF_CFG0_OFFSET           ) )
#define TIM0_RF_CFG1_ADR                (   (TIM0_BASE_ADR + TIM_RF_CFG1_OFFSET           ) )
#define TIM0_FREE_LOWER_RAW_ADR         (   (TIM0_BASE_ADR + TIM_FREE_LOWER_RAW_OFFSET    ) )
#define TIM0_GPIO_TIMESTAMP_CFG_ADR     (   (TIM0_BASE_ADR + TIM_GPIO_TIMESTAMP_CFG_OFFSET) )
#define TIM0_GPIO_TIMESTAMP_0LO_ADR     (   (TIM0_BASE_ADR + TIM_GPIO_TIMESTAMP_0LO_OFFSET) )
#define TIM0_GPIO_TIMESTAMP_0HI_ADR     (   (TIM0_BASE_ADR + TIM_GPIO_TIMESTAMP_0HI_OFFSET) )
#define TIM0_GPIO_TIMESTAMP_1LO_ADR     (   (TIM0_BASE_ADR + TIM_GPIO_TIMESTAMP_1LO_OFFSET) )
#define TIM0_GPIO_TIMESTAMP_1HI_ADR     (   (TIM0_BASE_ADR + TIM_GPIO_TIMESTAMP_1HI_OFFSET) )
#define TIM0_GPIO_TIMESTAMP_2LO_ADR     (   (TIM0_BASE_ADR + TIM_GPIO_TIMESTAMP_2LO_OFFSET) )
#define TIM0_GPIO_TIMESTAMP_2HI_ADR     (   (TIM0_BASE_ADR + TIM_GPIO_TIMESTAMP_2HI_OFFSET) )
#define TIM0_GPIO_TIMESTAMP_3LO_ADR     (   (TIM0_BASE_ADR + TIM_GPIO_TIMESTAMP_3LO_OFFSET) )
#define TIM0_GPIO_TIMESTAMP_3HI_ADR     (   (TIM0_BASE_ADR + TIM_GPIO_TIMESTAMP_3HI_OFFSET) )
#define TIM0_FREE_CNT2_ADR              (   (TIM0_BASE_ADR + TIM_FREE_CNT2_OFFSET         ) )
#define TIM0_FREE_CNT3_ADR              (   (TIM0_BASE_ADR + TIM_FREE_CNT3_OFFSET         ) )
#define TIM0_IPC_FIFO0_ADR              (   (TIM0_BASE_ADR + TIM_IPC_FIFO0_OFFSET         ) )
#define TIM0_IPC_ATM_FIFO0_ADR          (   (TIM0_BASE_ADR + TIM_IPC_ATM_FIFO0_OFFSET     ) )
#define TIM0_IPC_FIFO_CTRL_ADR          (   (TIM0_BASE_ADR + TIM_IPC_FIFO_CTRL_OFFSET     ) )
#define TIM0_IPC_FIFO_STAT_ADR          (   (TIM0_BASE_ADR + TIM_IPC_FIFO_STAT_OFFSET     ) )
#define TIM0_IPC_FIFO_DIRECT_ADR        (   (TIM0_BASE_ADR + TIM_IPC_FIFO_DIRECT_OFFSET   ) )
#define TIM1_BASE_ADR                   (   (PBI_AP8_CONTROL_ADR + 0x20000) )
#define TIM1_SCALER_VAL_ADR             (   (TIM1_BASE_ADR + TIM_SCALER_VAL_OFFSET        ) )
#define TIM1_SCALER_RELOAD_ADR          (   (TIM1_BASE_ADR + TIM_SCALER_RELOAD_OFFSET     ) )
#define TIM1_GEN_CONFIG_ADR             (   (TIM1_BASE_ADR + TIM_GEN_CONFIG_OFFSET        ) )
#define TIM1_0_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM0_CNT_VAL_OFFSET          ) )
#define TIM1_0_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM0_RELOAD_VAL_OFFSET       ) )
#define TIM1_0_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM0_CONFIG_OFFSET           ) )
#define TIM1_1_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM1_CNT_VAL_OFFSET          ) )
#define TIM1_1_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM1_RELOAD_VAL_OFFSET       ) )
#define TIM1_1_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM1_CONFIG_OFFSET           ) )
#define TIM1_2_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM2_CNT_VAL_OFFSET          ) )
#define TIM1_2_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM2_RELOAD_VAL_OFFSET       ) )
#define TIM1_2_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM2_CONFIG_OFFSET           ) )
#define TIM1_3_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM3_CNT_VAL_OFFSET          ) )
#define TIM1_3_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM3_RELOAD_VAL_OFFSET       ) )
#define TIM1_3_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM3_CONFIG_OFFSET           ) )
#define TIM1_4_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM4_CNT_VAL_OFFSET          ) )
#define TIM1_4_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM4_RELOAD_VAL_OFFSET       ) )
#define TIM1_4_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM4_CONFIG_OFFSET           ) )
#define TIM1_5_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM5_CNT_VAL_OFFSET          ) )
#define TIM1_5_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM5_RELOAD_VAL_OFFSET       ) )
#define TIM1_5_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM5_CONFIG_OFFSET           ) )
#define TIM1_6_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM6_CNT_VAL_OFFSET          ) )
#define TIM1_6_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM6_RELOAD_VAL_OFFSET       ) )
#define TIM1_6_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM6_CONFIG_OFFSET           ) )
#define TIM1_7_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM7_CNT_VAL_OFFSET          ) )
#define TIM1_7_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM7_RELOAD_VAL_OFFSET       ) )
#define TIM1_7_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM7_CONFIG_OFFSET           ) )
#define TIM1_FREE_CNT0_ADR              (   (TIM1_BASE_ADR + TIM_FREE_CNT0_OFFSET         ) )
#define TIM1_FREE_CNT1_ADR              (   (TIM1_BASE_ADR + TIM_FREE_CNT1_OFFSET         ) )
#define TIM1_RND_NUM_ADR                (   (TIM1_BASE_ADR + TIM_RND_NUM_OFFSET           ) )
#define TIM1_WATCHDOG_ADR               (   (TIM1_BASE_ADR + TIM_WATCHDOG_OFFSET          ) )
#define TIM1_WATCHDOG_INT_THRES_ADR     (   (TIM1_BASE_ADR + TIM_WATCHDOG_INT_THRES_OFFSET) )
#define TIM1_WDOG_EN_ADR                (   (TIM1_BASE_ADR + TIM_WDOG_EN_OFFSET           ) )
#define TIM1_SAFE_ADR                   (   (TIM1_BASE_ADR + TIM_SAFE_OFFSET              ) )
#define TIM1_RAM_CFG_ADR                (   (TIM1_BASE_ADR + TIM_RAM_CFG_OFFSET           ) )
#define TIM1_RF_CFG0_ADR                (   (TIM1_BASE_ADR + TIM_RF_CFG0_OFFSET           ) )
#define TIM1_RF_CFG1_ADR                (   (TIM1_BASE_ADR + TIM_RF_CFG1_OFFSET           ) )
#define TIM1_FREE_LOWER_RAW_ADR         (   (TIM1_BASE_ADR + TIM_FREE_LOWER_RAW_OFFSET    ) )
#define TIM1_FREE_CNT2_ADR              (   (TIM1_BASE_ADR + TIM_FREE_CNT2_OFFSET         ) )
#define TIM1_FREE_CNT3_ADR              (   (TIM1_BASE_ADR + TIM_FREE_CNT3_OFFSET         ) )
#define TIM1_IPC_FIFO0_ADR              (   (TIM1_BASE_ADR + TIM_IPC_FIFO0_OFFSET         ) )
#define TIM1_IPC_ATM_FIFO0_ADR          (   (TIM1_BASE_ADR + TIM_IPC_ATM_FIFO0_OFFSET     ) )
#define TIM1_IPC_FIFO_CTRL_ADR          (   (TIM1_BASE_ADR + TIM_IPC_FIFO_CTRL_OFFSET     ) )
#define TIM1_IPC_FIFO_STAT_ADR          (   (TIM1_BASE_ADR + TIM_IPC_FIFO_STAT_OFFSET     ) )
#define TIM1_IPC_FIFO_DIRECT_ADR        (   (TIM1_BASE_ADR + TIM_IPC_FIFO_DIRECT_OFFSET   ) )
#define TIM_SAFE_VALUE                  (   0xf1d0dead )
//#define AON_BASE_ADR                   (   (PBI_AP3_CONTROL_ADR + 0x40000) )
#define AON_NUM_PWR_DOM                (   32 )
#define AON_BASE_ADR                   (   (PBI_AP2_CONTROL_ADR + 0x60000) )
#define AON_CFG0_ADR                   (   (AON_BASE_ADR + 0x0000) )
#define AON_CFG1_ADR                   (   (AON_BASE_ADR + 0x0004) )
#define AON_CFG2_ADR                   (   (AON_BASE_ADR + 0x0008) )
#define AON_RETENTION0_ADR             (   (AON_BASE_ADR + 0x000c) )
#define AON_RETENTION1_ADR             (   (AON_BASE_ADR + 0x0010) )
#define AON_RETENTION2_ADR             (   (AON_BASE_ADR + 0x0014) )
#define AON_RETENTION3_ADR             (   (AON_BASE_ADR + 0x0018) )
#define AON_RETENTION4_ADR             (   (AON_BASE_ADR + 0x001c) )
#define AON_RETENTION5_ADR             (   (AON_BASE_ADR + 0x0170) )
#define AON_RETENTION6_ADR             (   (AON_BASE_ADR + 0x0174) )
#define AON_RETENTION7_ADR             (   (AON_BASE_ADR + 0x0178) )
#define AON_RETENTION8_ADR             (   (AON_BASE_ADR + 0x017c) )
#define AON_RETENTION9_ADR             (   (AON_BASE_ADR + 0x0180) )
#define AON_RETENTION10_ADR            (   (AON_BASE_ADR + 0x0184) )
#define AON_RETENTION11_ADR            (   (AON_BASE_ADR + 0x0188) )
#define AON_RETENTION12_ADR            (   (AON_BASE_ADR + 0x018c) )
#define AON_RETENTION13_ADR            (   (AON_BASE_ADR + 0x0190) )
#define AON_RETENTION14_ADR            (   (AON_BASE_ADR + 0x0194) )
#define AON_RETENTION15_ADR            (   (AON_BASE_ADR + 0x0198) )
#define AON_PWR_ISO_EN0_ADR            (   (AON_BASE_ADR + 0x0020) )
#define AON_PWR_ISLAND_EN0_ADR         (   (AON_BASE_ADR + 0x0024) )
#define AON_PWR_ISLAND_TRK_EN0_ADR     (   (AON_BASE_ADR + 0x0028) )
#define AON_PWR_ISLAND_STAT0_ADR       (   (AON_BASE_ADR + 0x002c) )
#define AON_PWR_ISO_EN1_ADR            (   (AON_BASE_ADR + 0x0050) )
#define AON_PWR_ISLAND_EN1_ADR         (   (AON_BASE_ADR + 0x0054) )
#define AON_PWR_ISLAND_TRK_EN1_ADR     (   (AON_BASE_ADR + 0x0058) )
#define AON_PWR_ISLAND_STAT1_ADR       (   (AON_BASE_ADR + 0x005C) )
#define AON_TSENS_TRIM0_CFG_ADR        (   (AON_BASE_ADR + 0x0030) )
#define AON_TSENS_TRIM1_CFG_ADR        (   (AON_BASE_ADR + 0x0034) )
#define AON_TSENS_CFG_ADR              (   (AON_BASE_ADR + 0x0038) )
#define AON_TSENS_INT0_ADR             (   (AON_BASE_ADR + 0x003c) )
#define AON_TSENS_INT1_ADR             (   (AON_BASE_ADR + 0x0040) )
#define AON_TSENS_IRQ_CLR_ADR          (   (AON_BASE_ADR + 0x0044) )
#define AON_TSENS_DATA0                (   (AON_BASE_ADR + 0x0048) )
#define AON_TSENS_DATA1                (   (AON_BASE_ADR + 0x004c) )
#define AON_SM_CFG0_ADR                (   (AON_BASE_ADR + 0x0100) )
#define AON_SM_CFG1_ADR                (   (AON_BASE_ADR + 0x0104) )
#define AON_SM_CFG2_ADR                (   (AON_BASE_ADR + 0x0108) )
#define AON_SM_CFG3_ADR                (   (AON_BASE_ADR + 0x010c) )
#define AON_SM_CFG4_ADR                (   (AON_BASE_ADR + 0x0110) )
#define AON_SM_CFG5_ADR                (   (AON_BASE_ADR + 0x0114) )
#define AON_SM_CFG6_ADR                (   (AON_BASE_ADR + 0x0118) )
#define AON_SM_CFG7_ADR                (   (AON_BASE_ADR + 0x011c) )
#define AON_SM_CFG8_ADR                (   (AON_BASE_ADR + 0x0120) )
#define AON_SM_CFG9_ADR                (   (AON_BASE_ADR + 0x0124) )
#define AON_SM_CFG10_ADR               (   (AON_BASE_ADR + 0x0128) )
#define AON_SM_CFG11_ADR               (   (AON_BASE_ADR + 0x012c) )
#define AON_SM_CFG12_ADR               (   (AON_BASE_ADR + 0x0130) )
#define AON_SM_CFG13_ADR               (   (AON_BASE_ADR + 0x0134) )
#define AON_SM_CFG14_ADR               (   (AON_BASE_ADR + 0x0138) )
#define AON_SM_CFG15_ADR               (   (AON_BASE_ADR + 0x013c) )
#define AON_CNT_CFG_ADR                (   (AON_BASE_ADR + 0x0140) )
#define AON_GPIO_IN_CFG_ADR            (   (AON_BASE_ADR + 0x0144) )
#define AON_GPIO_OUT_CFG_ADR           (   (AON_BASE_ADR + 0x0148) )
#define A53SS_CPR_BASE_ADR             (   (PBI_AP3_CONTROL_ADR + 0x00000) )
#define A53SS_CPR_PLL_0_BYPASS_ADR     (   (A53SS_CPR_BASE_ADR + 0x0000) )
#define A53SS_CPR_PLL_0_CTRL_ADR       (   (A53SS_CPR_BASE_ADR + 0x0004) )
#define A53SS_CPR_PLL_0_OUT_CTRL_ADR   (   (A53SS_CPR_BASE_ADR + 0x0008) )
#define A53SS_CPR_PLL_0_SM_CTRL_ADR    (   (A53SS_CPR_BASE_ADR + 0x000C) )
#define A53SS_CPR_REFCLK_0_DIV_ADR     (   (A53SS_CPR_BASE_ADR + 0x0010) )
#define A53SS_CPR_PLL_0_STAT_ADR       (   (A53SS_CPR_BASE_ADR + 0x0014) )
#define A53SS_CPR_PLL_1_BYPASS_ADR     (   (A53SS_CPR_BASE_ADR + 0x0020) )
#define A53SS_CPR_PLL_1_CTRL_ADR       (   (A53SS_CPR_BASE_ADR + 0x0024) )
#define A53SS_CPR_PLL_1_OUT_CTRL_ADR   (   (A53SS_CPR_BASE_ADR + 0x0028) )
#define A53SS_CPR_PLL_1_SM_CTRL_ADR    (   (A53SS_CPR_BASE_ADR + 0x002C) )
#define A53SS_CPR_REFCLK_1_DIV_ADR     (   (A53SS_CPR_BASE_ADR + 0x0030) )
#define A53SS_CPR_PLL_1_STAT_ADR       (   (A53SS_CPR_BASE_ADR + 0x0034) )
#define A53SS_CPR_PLL_2_BYPASS_ADR     (   (A53SS_CPR_BASE_ADR + 0x0040) )
#define A53SS_CPR_PLL_2_CTRL_ADR       (   (A53SS_CPR_BASE_ADR + 0x0044) )
#define A53SS_CPR_PLL_2_OUT_CTRL_ADR   (   (A53SS_CPR_BASE_ADR + 0x0048) )
#define A53SS_CPR_PLL_2_SM_CTRL_ADR    (   (A53SS_CPR_BASE_ADR + 0x004C) )
#define A53SS_CPR_REFCLK_2_DIV_ADR     (   (A53SS_CPR_BASE_ADR + 0x0050) )
#define A53SS_CPR_PLL_2_STAT_ADR       (   (A53SS_CPR_BASE_ADR + 0x0054) )
#define A53SS_NUM_CLK                  (    16 )
#define A53SS_CPR_CLKRST_BASE_ADR      (   (A53SS_CPR_BASE_ADR + 0x0080) )
#define A53SS_CPR_AON                  (    0 )
#define A53SS_CPR_NOC                  (    1 )
#define A53SS_CPR_FUSE                 (    2 )
#define A53SS_CPR_ROM                  (    3 )
#define A53SS_CPR_ICB                  (    4 )
#define A53SS_CPR_GIC                  (    5 )
#define A53SS_CPR_TIM                  (    6 )
#define A53SS_CPR_GPIO                 (    7 )
#define A53SS_CPR_JTAG                 (    8 )
#define A53SS_CPR_BIST                 (    9 )
#define A53SS_CPR_DSS_MAS              (    10 )
#define A53SS_CPR_MSS_MAS              (    11 )
#define A53SS_CPR_PSS_MAS              (    12 )
#define A53SS_CPR_PCIE_MAS             (    13 )
#define A53SS_CPR_VEN_MAS              (    14 )
#define A53SS_CPR_VDE_MAS              (    15 )
#define ARM_NUM_CORE                   (    4 )
#define A53SS_CPR_WRST_CORE_0          (    0 )
#define A53SS_CPR_WRST_CORE_1          (    1 )
#define A53SS_CPR_WRST_CORE_2          (    2 )
#define A53SS_CPR_WRST_CORE_3          (    3 )
#define A53SS_CPR_CRST_CORE_0          (    4 )
#define A53SS_CPR_CRST_CORE_1          (    5 )
#define A53SS_CPR_CRST_CORE_2          (    6 )
#define A53SS_CPR_CRST_CORE_3          (    7 )
#define ARM_BOOT_ADR                   (    0x00_76000000 )
#define ARM_BOOT_VECTOR_VAL            (    ARM_BOOT_ADR >> 2 )
#define A53SS_CPR_CLK_EN_ADR           (   (A53SS_CPR_CLKRST_BASE_ADR + 0x0000) )
#define A53SS_CPR_CLK_SET_ADR          (   (A53SS_CPR_CLKRST_BASE_ADR + 0x0004) )
#define A53SS_CPR_CLK_CLR_ADR          (   (A53SS_CPR_CLKRST_BASE_ADR + 0x0008) )
#define A53SS_CPR_RST_EN_ADR           (   (A53SS_CPR_CLKRST_BASE_ADR + 0x0010) )
#define A53SS_CPR_RST_SET_ADR          (   (A53SS_CPR_CLKRST_BASE_ADR + 0x0014) )
#define A53SS_CPR_RST_CLR_ADR          (   (A53SS_CPR_CLKRST_BASE_ADR + 0x0018) )
#define A53SS_CPR_RST_MAS_ADR          (   (A53SS_CPR_CLKRST_BASE_ADR + 0x001C) )
#define A53SS_CPR_AUX_CLK_EN_ADR       (   (A53SS_CPR_CLKRST_BASE_ADR + 0x0020) )
#define A53SS_CPR_AUX_CLK_SET_ADR      (   (A53SS_CPR_CLKRST_BASE_ADR + 0x0024) )
#define A53SS_CPR_AUX_CLK_CLR_ADR      (   (A53SS_CPR_CLKRST_BASE_ADR + 0x0028) )
#define A53SS_CPR_AUX_RST_EN_ADR       (   (A53SS_CPR_CLKRST_BASE_ADR + 0x0030) )
#define A53SS_CPR_AUX_RST_SET_ADR      (   (A53SS_CPR_CLKRST_BASE_ADR + 0x0034) )
#define A53SS_CPR_AUX_RST_CLR_ADR      (   (A53SS_CPR_CLKRST_BASE_ADR + 0x0038) )
#define A53SS_CPR_ARM_CRST_EN_ADR      (   (A53SS_CPR_CLKRST_BASE_ADR + 0x0040) )
#define A53SS_CPR_ARM_CRST_SET_ADR     (   (A53SS_CPR_CLKRST_BASE_ADR + 0x0044) )
#define A53SS_CPR_ARM_CRST_CLR_ADR     (   (A53SS_CPR_CLKRST_BASE_ADR + 0x0048) )
#define A53SS_CPR_RTC_BASE_ADR         (   (A53SS_CPR_BASE_ADR + 0x0100) )
#define A53SS_WAKEUP_MASK_ADR          (   (A53SS_CPR_RTC_BASE_ADR + 0x0000) )
#define A53SS_BOOT_MODE_ADR            (   (A53SS_CPR_RTC_BASE_ADR + 0x0004) )
#define A53SS_VERSION_ID_ADR           (   (A53SS_CPR_RTC_BASE_ADR + 0x0008) )
#define A53SS_RTC_CTRL_ADR             (   (A53SS_CPR_RTC_BASE_ADR + 0x000C) )
#define A53SS_RTC_VALUE_ADR            (   (A53SS_CPR_RTC_BASE_ADR + 0x0010) )
#define A53SS_RTC_INT_VALUE_ADR        (   (A53SS_CPR_RTC_BASE_ADR + 0x0014) )
#define A53SS_GEN_CTRL_ADR             (   (A53SS_CPR_RTC_BASE_ADR + 0x0018) )
#define A53SS_GEN_CTRL2_ADR            (   (A53SS_CPR_RTC_BASE_ADR + 0x001C) )
#define A53SS_GEN_STAT_ADR             (   (A53SS_CPR_RTC_BASE_ADR + 0x0020) )
#define A53SS_BIST_CFG_ADR             (   (A53SS_CPR_RTC_BASE_ADR + 0x0024) )
#define A53SS_BIST_STAT_ADR            (   (A53SS_CPR_RTC_BASE_ADR + 0x0028) )
#define A53SS_ROM_MEM_CTRL_ADR         (   (A53SS_CPR_RTC_BASE_ADR + 0x002C) )
#define A53SS_CPR_ARM_BOOT_VEC_L_1     (   (A53SS_CPR_RTC_BASE_ADR + 0x0038) )
#define A53SS_CPR_ARM_BOOT_VEC_H_1     (   (A53SS_CPR_RTC_BASE_ADR + 0x003C) )
#define A53SS_CPR_ARM_BOOT_VEC_L_2     (   (A53SS_CPR_RTC_BASE_ADR + 0x0040) )
#define A53SS_CPR_ARM_BOOT_VEC_H_2     (   (A53SS_CPR_RTC_BASE_ADR + 0x0044) )
#define A53SS_CPR_ARM_BOOT_VEC_L_3     (   (A53SS_CPR_RTC_BASE_ADR + 0x0048) )
#define A53SS_CPR_ARM_BOOT_VEC_H_3     (   (A53SS_CPR_RTC_BASE_ADR + 0x004C) )
#define A53SS_NUM_AUX_CLK              (    24 )
#define A53SS_CPR_AUX_CTL_BASE_ADR     (   (A53SS_CPR_BASE_ADR + 0x0200) )
#define A53SS_CPR_AUX_32KHZ            (    0 )
#define A53SS_CPR_AUX_CPR              (    1 )
#define A53SS_CPR_AUX_TSENS            (    2 )
#define A53SS_CPR_AUX_GPIO0            (    3 )
#define A53SS_CPR_AUX_GPIO1            (    4 )
#define A53SS_CPR_AUX_GPIO2            (    5 )
#define A53SS_CPR_AUX_GPIO3            (    6 )
#define A53SS_CPR_AUX_DDR_REF          (    7 )
#define A53SS_CPR_AUX_DDR_REF_BYPASS   (    8 )
#define A53SS_CPR_AUX_VENC             (    10 )
#define A53SS_CPR_AUX_VDEC             (    11 )
#define A53SS_CPR_AUX_USOC_USB_CTRL    (    12 )
#define A53SS_CPR_AUX_USB_MAS          (    13 )
#define A53SS_CPR_AUX_USB_REF          (    14 )
#define A53SS_CPR_AUX_USB_ALT_REF      (    15 )
#define A53SS_CPR_AUX_USB_SUSPEND      (    16 )
#define A53SS_CPR_AUX_TSENS_A53SS      (    17 )
#define A53SS_CPR_AUX_PCIE             (    18 )
#define A53SS_CPR_AUX_DBG_CLK          (    19 )
#define A53SS_CPR_AUX_DBG_ATB          (    20 )
#define A53SS_CPR_AUX_DBG_DAP          (    21 )
#define A53SS_CPR_AUX_ARM_CLKIN        (    22 )
#define A53SS_CPR_AUX_ARM_AXI          (    23 )
#define A53SS_CPR_AUX_CLK_CTRL_0       (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x0000) )
#define A53SS_CPR_AUX_CLK_CTRL_1       (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x0004) )
#define A53SS_CPR_AUX_CLK_CTRL_2       (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x0008) )
#define A53SS_CPR_AUX_CLK_CTRL_3       (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x000C) )
#define A53SS_CPR_AUX_CLK_CTRL_4       (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x0010) )
#define A53SS_CPR_AUX_CLK_CTRL_5       (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x0014) )
#define A53SS_CPR_AUX_CLK_CTRL_6       (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x0018) )
#define A53SS_CPR_AUX_CLK_CTRL_7       (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x001C) )
#define A53SS_CPR_AUX_CLK_CTRL_8       (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x0020) )
#define A53SS_CPR_AUX_CLK_CTRL_9       (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x0024) )
#define A53SS_CPR_AUX_CLK_CTRL_10      (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x0028) )
#define A53SS_CPR_AUX_CLK_CTRL_11      (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x002C) )
#define A53SS_CPR_AUX_CLK_CTRL_12      (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x0030) )
#define A53SS_CPR_AUX_CLK_CTRL_13      (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x0034) )
#define A53SS_CPR_AUX_CLK_CTRL_14      (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x0038) )
#define A53SS_CPR_AUX_CLK_CTRL_15      (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x003C) )
#define A53SS_CPR_AUX_CLK_CTRL_16      (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x0040) )
#define A53SS_CPR_AUX_CLK_CTRL_17      (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x0044) )
#define A53SS_CPR_AUX_CLK_CTRL_18      (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x0048) )
#define A53SS_CPR_AUX_CLK_CTRL_19      (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x004C) )
#define A53SS_CPR_AUX_CLK_CTRL_20      (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x0050) )
#define A53SS_CPR_AUX_CLK_CTRL_21      (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x0054) )
#define A53SS_CPR_AUX_CLK_CTRL_22      (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x0058) )
#define A53SS_CPR_AUX_CLK_CTRL_23      (   (A53SS_CPR_AUX_CTL_BASE_ADR + 0x005C) )
#define PSS_NUM_AUX_CLK                (    14 )
#define PSS_CPR_AUX_CLK_CTRL_BASE_ADR  (   (A53SS_CPR_BASE_ADR + 0x0300) )
#define PSS_CPR_AUX_I2S0               (    0 )
#define PSS_CPR_AUX_I2S1               (    1 )
#define PSS_CPR_AUX_I2S2               (    2 )
#define PSS_CPR_AUX_I2S3               (    3 )
#define PSS_CPR_AUX_UART0_SCLK         (    4 )
#define PSS_CPR_AUX_UART1_SCLK         (    5 )
#define PSS_CPR_AUX_UART2_SCLK         (    6 )
#define PSS_CPR_AUX_UART3_SCLK         (    7 )
#define PSS_CPR_AUX_SDIO0              (    8 )
#define PSS_CPR_AUX_SDIO1              (    9 )
#define PSS_CPR_AUX_EMMC               (    10 )
#define PSS_CPR_AUX_TRNG               (    11 )
#define PSS_CPR_AUX_OCS                (    12 )
#define PSS_CPR_AUX_ETH_PTP            (    13 )
#define PSS_CPR_AUX_CLK_CTRL_0         (   (PSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x0000) )
#define PSS_CPR_AUX_CLK_CTRL_1         (   (PSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x0004) )
#define PSS_CPR_AUX_CLK_CTRL_2         (   (PSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x0008) )
#define PSS_CPR_AUX_CLK_CTRL_3         (   (PSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x000C) )
#define PSS_CPR_AUX_CLK_CTRL_4         (   (PSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x0010) )
#define PSS_CPR_AUX_CLK_CTRL_5         (   (PSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x0014) )
#define PSS_CPR_AUX_CLK_CTRL_6         (   (PSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x0018) )
#define PSS_CPR_AUX_CLK_CTRL_7         (   (PSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x001C) )
#define PSS_CPR_AUX_CLK_CTRL_8         (   (PSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x0020) )
#define PSS_CPR_AUX_CLK_CTRL_9         (   (PSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x0024) )
#define PSS_CPR_AUX_CLK_CTRL_10        (   (PSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x0028) )
#define PSS_CPR_AUX_CLK_CTRL_11        (   (PSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x002C) )
#define PSS_CPR_AUX_CLK_CTRL_12        (   (PSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x0030) )
#define PSS_CPR_AUX_CLK_CTRL_13        (   (PSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x0034) )
#define MSSCPU_NUM_AUX_CLK             (    9 )
#define MSS_CPR_AUX_CLK_CTRL_BASE_ADR  (   (A53SS_CPR_BASE_ADR + 0x0400) )
#define MSSCPU_CPR_AUX_CIF0            (    0 )
#define MSSCPU_CPR_AUX_LCD             (    1 )
#define MSSCPU_CPR_AUX_SLVDS0          (    2 )
#define MSSCPU_CPR_AUX_SLVDS1          (    3 )
#define MSSCPU_CPR_AUX_MIPI_TX0        (    4 )
#define MSSCPU_CPR_AUX_MIPI_TX1        (    5 )
#define MSSCPU_CPR_AUX_MIPI_ECFG       (    6 )
#define MSSCPU_CPR_AUX_MIPI_CFG        (    7 )
#define MSSCPU_CPR_AUX_JPE             (    8 )
#define MSSCPU_CPR_AUX_CLK_CTRL_0      (   (MSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x0000) )
#define MSSCPU_CPR_AUX_CLK_CTRL_1      (   (MSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x0004) )
#define MSSCPU_CPR_AUX_CLK_CTRL_2      (   (MSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x0008) )
#define MSSCPU_CPR_AUX_CLK_CTRL_3      (   (MSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x000C) )
#define MSSCPU_CPR_AUX_CLK_CTRL_4      (   (MSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x0010) )
#define MSSCPU_CPR_AUX_CLK_CTRL_5      (   (MSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x0014) )
#define MSSCPU_CPR_AUX_CLK_CTRL_6      (   (MSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x0018) )
#define MSSCPU_CPR_AUX_CLK_CTRL_7      (   (MSS_CPR_AUX_CLK_CTRL_BASE_ADR + 0x001C) )
#define LEON_RT_BOOT_VECTOR_VAL        (   0x70202000 )
// #define MSSCPU_CPR_GEN_BASE_ADR        (   (MSSCPU_CPR_BASE_ADR + 0x0040) )
// #define MSSCPU_CPR_LEON_RT_VEC_ADR     (   (MSSCPU_CPR_GEN_BASE_ADR + 0x0000) )
#define PSS_NUM_CLK                    (    25 )
#define PSS_CPR_BASE_ADR               (   (PBI_AP1_CONTROL_ADR + 0x00000) )
#define PSS_CPR_I2C0                   (    0 )
#define PSS_CPR_I2C1                   (    1 )
#define PSS_CPR_I2C2                   (    2 )
#define PSS_CPR_I2C3                   (    3 )
#define PSS_CPR_I2C4                   (    4 )
#define PSS_CPR_SDIO0                  (    5 )
#define PSS_CPR_SDIO1                  (    6 )
#define PSS_CPR_EMMC                   (    7 )
#define PSS_CPR_AXI_DMA                (    8 )
#define PSS_CPR_SPI0                   (    9 )
#define PSS_CPR_SPI1                   (    10 )
#define PSS_CPR_SPI2                   (    11 )
#define PSS_CPR_SPI3                   (    12 )
#define PSS_CPR_I2S0                   (    13 )
#define PSS_CPR_I2S1                   (    14 )
#define PSS_CPR_I2S2                   (    15 )
#define PSS_CPR_I2S3                   (    16 )
#define PSS_CPR_UART0                  (    17 )
#define PSS_CPR_UART1                  (    18 )
#define PSS_CPR_UART2                  (    19 )
#define PSS_CPR_UART3                  (    20 )
#define PSS_CPR_I3C0                   (    21 )
#define PSS_CPR_I3C1                   (    22 )
#define PSS_CPR_I3C2                   (    23 )
#define PSS_CPR_1GB_ETH                (    24 )
#define PSS_CPR_CLK_EN_ADR             (   (PSS_CPR_BASE_ADR + 0x0000) )
#define PSS_CPR_CLK_SET_ADR            (   (PSS_CPR_BASE_ADR + 0x0004) )
#define PSS_CPR_CLK_CLR_ADR            (   (PSS_CPR_BASE_ADR + 0x0008) )
#define PSS_CPR_RST_EN_ADR             (   (PSS_CPR_BASE_ADR + 0x0010) )
#define PSS_CPR_RST_SET_ADR            (   (PSS_CPR_BASE_ADR + 0x0014) )
#define PSS_CPR_RST_CLR_ADR            (   (PSS_CPR_BASE_ADR + 0x0018) )
#define PSS_CPR_AUX_CLK_EN_ADR         (   (PSS_CPR_BASE_ADR + 0x0020) )
#define PSS_CPR_AUX_CLK_SET_ADR        (   (PSS_CPR_BASE_ADR + 0x0024) )
#define PSS_CPR_AUX_CLK_CLR_ADR        (   (PSS_CPR_BASE_ADR + 0x0028) )
#define PSS_CPR_AUX_RST_EN_ADR         (   (PSS_CPR_BASE_ADR + 0x0070) )
#define PSS_CPR_AUX_RST_SET_ADR        (   (PSS_CPR_BASE_ADR + 0x0074) )
#define PSS_CPR_AUX_RST_CLR_ADR        (   (PSS_CPR_BASE_ADR + 0x0078) )
#define MSSCPU_NUM_CLK                 (    14 )
#define MSSCPU_CPR_BASE_ADR            (   (PBI_AP8_CONTROL_ADR + 0x10000) )
#define MSSCPU_CPR_CLK_EN_ADR          (   (MSSCPU_CPR_BASE_ADR + 0x0000) )
#define MSSCPU_CPR_CLK_SET_ADR         (   (MSSCPU_CPR_BASE_ADR + 0x0004) )
#define MSSCPU_CPR_CLK_CLR_ADR         (   (MSSCPU_CPR_BASE_ADR + 0x0008) )
#define MSSCPU_CPR_RST_EN_ADR          (   (MSSCPU_CPR_BASE_ADR + 0x0010) )
#define MSSCPU_CPR_RST_SET_ADR         (   (MSSCPU_CPR_BASE_ADR + 0x0014) )
#define MSSCPU_CPR_RST_CLR_ADR         (   (MSSCPU_CPR_BASE_ADR + 0x0018) )
#define MSSCPU_CPR_AUX_CLK_EN_ADR      (   (MSSCPU_CPR_BASE_ADR + 0x0020) )
#define MSSCPU_CPR_AUX_CLK_SET_ADR     (   (MSSCPU_CPR_BASE_ADR + 0x0024) )
#define MSSCPU_CPR_AUX_CLK_CLR_ADR     (   (MSSCPU_CPR_BASE_ADR + 0x0028) )
#define MSSCPU_CPR_AUX_RST_EN_ADR      (   (MSSCPU_CPR_BASE_ADR + 0x0030) )
#define MSSCPU_CPR_AUX_RST_SET_ADR     (   (MSSCPU_CPR_BASE_ADR + 0x0034) )
#define MSSCPU_CPR_AUX_RST_CLR_ADR     (   (MSSCPU_CPR_BASE_ADR + 0x0038) )
#define MSSCPU_CPR_CPU                 (    0 )
#define MSSCPU_CPR_CPU_DSU             (    1 )
#define MSSCPU_CPR_CPU_L2C             (    2 )
#define MSSCPU_CPR_CPU_ICB             (    3 )
#define MSSCPU_CPR_CPU_TIM             (    4 )
#define MSSCPU_CPR_JPGENC              (    5 )
#define MSSCPU_CPR_DTB                 (    6 )
#define MSSCPU_CPR_BLT                 (    7 )
#define MSSCPU_CPR_UPA_MAS             (    8 )
#define MSSCPU_CPR_NCE_MAS             (    9 )
#define MSSCPU_CPR_CV_MAS              (    10 )
#define MSSCPU_CPR_ISP_MAS             (    11 )
#define MSSCPU_CPR_CAM_MAS             (    12 )
#define MSSCPU_CPR_GEN_BASE_ADR        (   (MSSCPU_CPR_BASE_ADR + 0x0040) )
#define MSSCPU_CPR_LEON_RT_VEC_ADR     (   (MSSCPU_CPR_GEN_BASE_ADR + 0x0000) )
#define MSS_CAM_BASE_ADR               (  (PBI_AP9_CONTROL_ADR+ 0x10000) )
#define MSS_MIPI_CIF_CFG_ADR           (  (MSS_CAM_BASE_ADR + 0x000) )
#define MSS_LCD_MIPI_CFG_ADR           (  (MSS_CAM_BASE_ADR + 0x004) )
#define MSS_GPIO_CFG_ADR               (  (MSS_CAM_BASE_ADR + 0x008) )
#define MSS_LOOPBACK_CFG_ADR           (  (MSS_CAM_BASE_ADR + 0x00c) )
#define MSS_CAM_CLK_CTRL_ADR           (  (MSS_CAM_BASE_ADR + 0x010) )
#define MSS_CAM_RSTN_CTRL_ADR          (  (MSS_CAM_BASE_ADR + 0x014) )
#define MSS_CAM_CLK_SET_ADR            (  (MSS_CAM_BASE_ADR + 0x018) )
#define MSS_CAM_CLK_CLR_ADR            (  (MSS_CAM_BASE_ADR + 0x01c) )
#define MSS_CAM_RSTN_SET_ADR           (  (MSS_CAM_BASE_ADR + 0x020) )
#define MSS_CAM_RSTN_CLR_ADR           (  (MSS_CAM_BASE_ADR + 0x024) )
#define DSS_NUM_CLK                    ( 11 )
#define DSS_NUM_SRC_CLK                ( 4 )
#define DSS_CPR_SYS                    ( 0 )
#define DSS_CPR_DEC400                 ( 1 )
#define DSS_CPR_TSENSE                 ( 2 )
#define DSS_CPR_BUS_0                  ( 3 )
#define DSS_CPR_CORE_0                 ( 4 )
#define DSS_CPR_REF_0                  ( 5 )
#define DSS_CPR_REF_BYP_0              ( 6 )
#define DSS_CPR_BUS_1                  ( 7 )
#define DSS_CPR_CORE_1                 ( 8 )
#define DSS_CPR_REF_1                  ( 9 )
#define DSS_CPR_REF_BYP_1              ( 10 )
#define DSS_CPR_CLKRST_BASE_ADR        (   (0x18000000 + 0x0080) )
#define DSS_CPR_CLK_EN_ADR             (   (DSS_CPR_CLKRST_BASE_ADR + 0x0000) )
#define DSS_CPR_CLK_SET_ADR            (   (DSS_CPR_CLKRST_BASE_ADR + 0x0004) )
#define DSS_CPR_CLK_CLR_ADR            (   (DSS_CPR_CLKRST_BASE_ADR + 0x0008) )
#define DSS_CPR_RST_EN_ADR             (   (DSS_CPR_CLKRST_BASE_ADR + 0x0010) )
#define DSS_CPR_RST_SET_ADR            (   (DSS_CPR_CLKRST_BASE_ADR + 0x0014) )
#define DSS_CPR_RST_CLR_ADR            (   (DSS_CPR_CLKRST_BASE_ADR + 0x0018) )
#define USS_NUM_CLK                    ( 7 )
#define USS_CPR_SYS                    ( 0 )
#define USS_CPR_REF                    ( 1 )
#define USS_CPR_ALT_REF                ( 2 )
#define USS_CPR_SUSPEND                ( 3 )
#define USS_CPR_CORE                   ( 4 )
#define USS_CPR_LOW_JIT                ( 5 )
#define USS_CPR_PHY_TST                ( 6 )
#define USS_CPR_BASE_ADR               (   (PBI_AP4_CONTROL_ADR + 0x0) )
#define USS_CPR_CLK_EN_ADR             (   (USS_CPR_BASE_ADR + 0x0000) )
#define USS_CPR_CLK_SET_ADR            (   (USS_CPR_BASE_ADR + 0x0004) )
#define USS_CPR_CLK_CLR_ADR            (   (USS_CPR_BASE_ADR + 0x0008) )
#define USS_CPR_RST_EN_ADR             (   (USS_CPR_BASE_ADR + 0x0010) )
#define USS_CPR_RST_SET_ADR            (   (USS_CPR_BASE_ADR + 0x0014) )
#define USS_CPR_RST_CLR_ADR            (   (USS_CPR_BASE_ADR + 0x0018) )
#define CSS_NUMBER_I2C_INSTANCES       (    5 )
#define CSS_NUMBER_I2S_INSTANCES       (    4 )
#define CSS_NUMBER_I2S_CHANNELS        (    2 )
#define CSS_TOTAL_NUMBER_I2S_CH  ( CSS_NUMBER_I2S_INSTANCES*CSS_NUMBER_I2S_CHANNELS )
#define CSS_NUMBER_AXIDMA_SOURCES      (    60 )
#define NB_DMA_CH                      (   6 )
#define BOOT_MODE_ENABLES_LSB                     (    0 )
#define SECURE_BOOT_ENABLE_LSB                    (    32 )
#define BOOT_OPERATION_LSB                        (    64 )
#define ECC_ROT_KEY_LSB                           (    704 )
#define HBS_ROT_KEY_LSB                           (    1088 )
#define ENC_UPDATE_KEY_LSB                        (    1344 )
#define EPID_KEY_LSB                              (    1600 )
#define DEVICE_UNIQUE_KEY_LSB                     (    1856 )
#define ORANGE_SECURE_KEY_LSB                     (    2112 )
#define ORANGE_SECURE_WORLD_PROF_LSB              (    2240 )
#define ORANGE_NON_SECURE_KEY_LSB                 (    2272 )
#define ORANGE_NON_SECURE_WORLD_PROF_LSB          (    2400 )
#define RED_KEY_LSB                               (    2432 )
#define DLCS_LSB                                  (    2560 )
#define TRUSTED_FW_SVN_LSB                        (    2592 )
#define NON_TRUSTED_FW_SVN_LSB                    (    2656 )
#define FEATURE_EXCLUDE_LSB                       (    2720 )
#define CUSTOMER_FUSE_LOCK_LSB                    (    2784 )
#define GENERAL_PURPOSE_LSB                       (    2816 )
#define ULT_LSB                                   (    3968 )
#define DEVICE_ID_LSB                             (    4032 )
#define BOOT_MODE_ENABLES_WIDTH                   (    8 )
#define SECURE_BOOT_ENABLE_WIDTH                  (    8 )
#define BOOT_OPERATION_WIDTH                      (    640 )
#define ECC_ROT_KEY_WIDTH                         (    384 )
#define HBS_ROT_KEY_WIDTH                         (    256 )
#define ENC_UPDATE_KEY_WIDTH                      (    256 )
#define EPID_KEY_WIDTH                            (    256 )
#define DEVICE_UNIQUE_KEY_WIDTH                   (    256 )
#define ORANGE_SECURE_KEY_WIDTH                   (    128 )
#define ORANGE_SECURE_WORLD_PROF_WIDTH            (    2 )
#define ORANGE_NON_SECURE_KEY_WIDTH               (    128 )
#define ORANGE_NON_SECURE_WORLD_PROF_WIDTH        (    2 )
#define RED_KEY_WIDTH                             (    128 )
#define DLCS_WIDTH                                (    2 )
#define TRUSTED_FW_SVN_WIDTH                      (    64 )
#define NON_TRUSTED_FW_SVN_WIDTH                  (    64 )
#define FEATURE_EXCLUDE_WIDTH                     (    58 )
#define CUSTOMER_FUSE_LOCK_WIDTH                  (    1 )
#define GENERAL_PURPOSE_WIDTH                     (    1152 )
#define ULT_WIDTH                                 (    64 )
#define DEVICE_ID_WIDTH                           (    64 )
#define SHAVE_0_3                                ( 0  )
#define SHAVE_4_7                                ( 1  )
#define SHAVE_8_11                               ( 2  )
#define SHAVE_12_15                              ( 3  )
#define MIPI_RX_1_0                              ( 4  )
#define MIPI_RX_3_2                              ( 5  )
#define MIPI_RX_5_4                              ( 6  )
#define MIPI_TX_7_6                              ( 7  )
#define MIPI_TX_9_8                              ( 8  )
#define SLVDS                                    ( 9  )
#define VIDEO_ENCODER_FEATURE_0_HEVC             ( 10 )
#define VIDEO_ENCODER_FEATURE_1_H_264            ( 11 )
#define VIDEO_ENCODE_DECODE_FEATURE_JPEG         ( 12 )
#define VIDEO_DECODER_FEATURE_0_HEVC             ( 13 )
#define VIDEO_DECODER_FEATURE_1_H_264            ( 14 )
#define VIDEO_DECODER_FEATURE_2_H_264_MVC        ( 15 )
#define VIDEO_DECODER_FEATURE_4_SCALING_IN_PP    ( 16 )
#define WARP_0                                   ( 17 )
#define WARP_1                                   ( 18 )
#define EMMC                                     ( 19 )
#define SDIO_0                                   ( 20 )
#define SDIO_1                                   ( 21 )
#define OCS_AES                                  ( 22 )
#define OCS_SM4                                  ( 23 )
#define OCS_SHA2                                 ( 24 )
#define OCS_SM3                                  ( 25 )
#define OCS_SM2                                  ( 26 )
#define DPU_1_0                                  ( 27 )
#define DPU_3_2                                  ( 28 )
#define DPU_5_4                                  ( 29 )
#define DPU_7_6                                  ( 30 )
#define DPU_9_8                                  ( 31 )
#define DPU_11_10                                ( 32 )
#define DPU_13_12                                ( 33 )
#define DPU_15_14                                ( 34 )
#define DPU_17_16                                ( 35 )
#define DPU_19_18                                ( 36 )
#define A53_SECONDARY_CORE_1                     ( 37 )
#define A53_SECONDARY_CORE_2                     ( 38 )
#define A53_SECONDARY_CORE_3                     ( 39 )
#define MATMUL                                   ( 40 )
#define DDR_CH_0                                 ( 41 )
#define DDR_CH_1                                 ( 42 )
#define SOFTWARE_0                               ( 43 )
#define SOFTWARE_1                               ( 44 )
#define SOFTWARE_2                               ( 45 )
#define SOFTWARE_3                               ( 46 )
#define ISP_BLOCK_FRONT_END                      ( 47 )
#define ISP_BLOCK_BACK_END                       ( 48 )
#define HDR_DISABLE                              ( 49 )
#define STEREO                                   ( 50 )
#define EFUSE_CTRL_EFUSE_DATA_OFFSET             (   (0x0000) )
#define EFUSE_CTRL_EFUSE_CMD_OFFSET              (   (0x0004) )
#define EFUSE_CTRL_EFUSE_STA_OFFSET              (   (0x0008) )
#define EFUSE_CTRL_EFUSE_OVERRIDE_ADR_OFFSET     (   (0x000C) )
#define EFUSE_CTRL_EFUSE_OVERRIDE_DATA_OFFSET    (   (0x0010) )
#define EFUSE_CTRL_EFUSE_BOOT_READ_LOCK_OFFSET   (   (0x0014) )
#define EFUSE_CTRL_EFUSE_SW_WRITE_LOCK_OFFSET    (   (0x0018) )
#define EFUSE_CTRL_EFUSE_DATA_ADR                      ( (CSS_EFUSE_BASE_ADR + EFUSE_CTRL_EFUSE_DATA_OFFSET) )
#define EFUSE_CTRL_EFUSE_CMD_ADR                       ( (CSS_EFUSE_BASE_ADR + EFUSE_CTRL_EFUSE_CMD_OFFSET) )
#define EFUSE_CTRL_EFUSE_STA_ADR                       ( (CSS_EFUSE_BASE_ADR + EFUSE_CTRL_EFUSE_STA_OFFSET) )
#define EFUSE_CTRL_EFUSE_OVERRIDE_ADR_ADR              ( (CSS_EFUSE_BASE_ADR + EFUSE_CTRL_EFUSE_OVERRIDE_ADR_OFFSET) )
#define EFUSE_CTRL_EFUSE_OVERRIDE_DATA_ADR             ( (CSS_EFUSE_BASE_ADR + EFUSE_CTRL_EFUSE_OVERRIDE_DATA_OFFSET) )
#define EFUSE_CTRL_EFUSE_BOOT_READ_LOCK_ADR            ( (CSS_EFUSE_BASE_ADR + EFUSE_CTRL_EFUSE_BOOT_READ_LOCK_OFFSET) )
#define EFUSE_CTRL_EFUSE_SW_WRITE_LOCK_ADR             ( (CSS_EFUSE_BASE_ADR + EFUSE_CTRL_EFUSE_SW_WRITE_LOCK_OFFSET) )
#define UPA_NUM_CLK                    (   20 )
#define UPA_SH0                        (    0 )
#define UPA_SH1                        (    1 )
#define UPA_SH2                        (    2 )
#define UPA_SH3                        (    3 )
#define UPA_SH4                        (    4 )
#define UPA_SH5                        (    5 )
#define UPA_SH6                        (    6 )
#define UPA_SH7                        (    7 )
#define UPA_SH8                        (    8 )
#define UPA_SH9                        (    9 )
#define UPA_SH10                       (    10 )
#define UPA_SH11                       (    11 )
#define UPA_SH12                       (    12 )
#define UPA_SH13                       (    13 )
#define UPA_SH14                       (    14 )
#define UPA_SH15                       (    15 )
#define UPA_SHAVE_L2                   (    16 )
#define UPA_CDMA                       (    17 )
#define UPA_CTRL                       (    18 )
#define UPA_MTX                        (    19 )
#define SIPP_CLK_GATES                 ( 21 )
#define MSS_SIPP_CLK_GATES             ( SIPP_CLK_GATES + 1 )
#define MSS_ISP_SIGMA                  ( 0 )
#define MSS_ISP_LSC                    ( 1 )
#define MSS_ISP_RAW                    ( 2 )
#define MSS_ISP_LCA                    ( 3 )
#define MSS_ISP_DEBAYER                ( 4 )
#define MSS_ISP_DOGL                   ( 5 )
#define MSS_ISP_LUMA                   ( 6 )
#define MSS_ISP_SHARPEN                ( 7 )
#define MSS_ISP_CGEN                   ( 8 )
#define MSS_ISP_MEDIAN                 ( 9 )
#define MSS_ISP_CHROMA                 ( 10 )
#define MSS_ISP_CC                     ( 11 )
#define MSS_ISP_LUT                    ( 12 )
#define MSS_ISP_UPFIRDN0               ( 13 )
#define MSS_ISP_UPFIRDN1               ( 14 )
#define MSS_ISP_UPFIRDN2               ( 15 )
#define MSS_ISP_HDR_LF_ID              ( 16 )
#define MSS_ISP_HDR_TM_ID              ( 17 )
#define MSS_ISP_HDR_CF_ID              ( 18 )
#define MSS_ISP_DEHAZE_ID              ( 19 )
#define MSS_ISP_TNF_CF_ID              ( 20 )
#define MSS_ISP_SIPP_ABPSLV            ( 21 )
#define MSS_CAM_CLK_GATES              ( 2 + 13 + 3 )
#define MSS_CAM_CIF0                  ( 0 )
#define MSS_CAM_LCD                   ( 1 )
#define MSS_CAM_MIPI_COMMON           ( 2 )
#define MSS_CAM_MIPI_CTRL_LO          ( 3 )
#define MSS_CAM_MIPI_CTRL_HI          ( 12 )
#define MSS_CAM_SLVDS_COMMON          ( 15 )
#define MSS_CAM_SLVDS_CTRL_LO         ( 16 )
#define MSS_CAM_SLVDS_CTRL_HI         ( 17 )
#define USS_BASE_ADR                               (   (PBI_AP4_CONTROL_ADR + 0x80000) )
#define USS_USB_CTRL_VERSION_OFFSET                       ( 0x00 )
#define USS_USB_CTRL_CFG0_OFFSET                          ( 0x10 )
#define USS_USB_CTRL_DEV_INEP_PKT_BUFF_AVAIL_OFFSET       ( 0x14 )
#define USS_USB_CTRL_DEV_OUTEP_PKT_BUFF_AVAIL_OFFSET      ( 0x18 )
#define USS_USB_CTRL_DEV_INEP_PKT_ACK_RECEIVED_OFFSET     ( 0x1C )
#define USS_USB_CTRL_DEV_INEP_PKT_RETRY_RECEIVED_OFFSET   ( 0x20 )
#define USS_USB_CTRL_DEV_OUTEP_PKT_RECEIVED_OFFSET        ( 0x24 )
#define USS_USB_CTRL_STAT0_OFFSET                         ( 0x28 )
#define USS_USB_PHY_CFG0_OFFSET                           ( 0x30 )
#define USS_USB_TEST_CTRL0_OFFSET                         ( 0x34 )
#define USS_USB_MPLLA_CFG0_OFFSET                         ( 0x38 )
#define USS_USB_MPLLB_CFG0_OFFSET                         ( 0x3C )
#define USS_USB_MPLLA_CFG1_OFFSET                         ( 0x40 )
#define USS_USB_MPLLB_CFG1_OFFSET                         ( 0x44 )
#define USS_USB_MPLLA_CFG2_OFFSET                         ( 0x48 )
#define USS_USB_MPLLB_CFG2_OFFSET                         ( 0x4C )
#define USS_USB_PHY_CFG1_OFFSET                           ( 0x50 )
#define USS_USB_PHY_CFG2_OFFSET                           ( 0x54 )
#define USS_USB_PHY_CFG3_OFFSET                           ( 0x58 )
#define USS_USB_PHY_CFG4_OFFSET                           ( 0x5C )
#define USS_USB_PHY_CFG5_OFFSET                           ( 0x60 )
#define USS_USB_PHY_CFG6_OFFSET                           ( 0x64 )
#define USS_USB_PHY_BYPASS_CTRL_OFFSET                    ( 0x68 )
#define USS_USB_PHY_CFG7_OFFSET                           ( 0x6C )
#define USS_USB_PHY_CFG8_OFFSET                           ( 0x70 )
#define USS_USB_TEST_CTRL1_OFFSET                         ( 0x74 )
#define USS_USB_PHY_STAT_OFFSET                           ( 0x7C )
#define USS_USB_CTRL_DEBUG0_OFFSET                        ( 0x80 )
#define USS_USB_CTRL_DEBUG1_OFFSET                        ( 0x84 )
#define USS_USB_CTRL_DEBUG2_OFFSET                        ( 0x88 )
#define USS_USB_CTRL_LOGIC_ANA0_OFFSET                    ( 0x8C )
#define USS_USB_CTRL_LOGIC_ANA1_OFFSET                    ( 0x90 )
#define USS_USB_CTRL_STAT_OFFSET                          ( 0x94 )
#define USS_USB_TEST_STAT_OFFSET                          ( 0x98 )
#define USS_USB_SOC_COMMON_CTRL_OFFSET                    ( 0x9C )
#define USS_USB_PARALLEL_IF_CTRL_OFFSET                   ( 0xA0 )
#define USS_USB_PARALLEL_IF_ADDRDATA_OFFSET               ( 0xA4 )
#define USS_USB_GPIO_OFFSET                               ( 0xA8 )
#define USS_USB_TSET_SIGNALS_AND_GLOB_OFFSET              ( 0xAC )
#define USS_USB_PTM_TIM_OFFSET                            ( 0xB0 )
#define USS_USB_PARALLEL_RD_DAT_OFFSET                    ( 0xB4 )
#define USS_USB_STATUS_REG_OFFSET                         ( 0xB8 )
#define USS_USB_TIEOFFS_CONSTANTS_REG0_OFFSET             ( 0xBC )
#define USS_USB_TIEOFFS_CONSTANTS_REG1_OFFSET             ( 0xC0 )
#define USS_CFG_MEM_CTRL_OFFSET                           ( 0xC4 )
#define USS_USB_CTRL_VERSION_ADR                          ( (USS_BASE_ADR + USS_USB_CTRL_VERSION_OFFSET) )
#define USS_USB_CTRL_CFG0_ADR                             ( (USS_BASE_ADR + USS_USB_CTRL_CFG0_OFFSET) )
#define USS_USB_CTRL_DEV_INEP_PKT_BUFF_AVAIL_ADR          ( (USS_BASE_ADR + USS_USB_CTRL_DEV_INEP_PKT_BUFF_AVAIL_OFFSET) )
#define USS_USB_CTRL_DEV_OUTEP_PKT_BUFF_AVAIL_ADR         ( (USS_BASE_ADR + USS_USB_CTRL_DEV_OUTEP_PKT_BUFF_AVAIL_OFFSET) )
#define USS_USB_CTRL_DEV_INEP_PKT_ACK_RECEIVED_ADR        ( (USS_BASE_ADR + USS_USB_CTRL_DEV_INEP_PKT_ACK_RECEIVED_OFFSET) )
#define USS_USB_CTRL_DEV_INEP_PKT_RETRY_RECEIVED_ADR      ( (USS_BASE_ADR + USS_USB_CTRL_DEV_INEP_PKT_RETRY_RECEIVED_OFFSET) )
#define USS_USB_CTRL_DEV_OUTEP_PKT_RECEIVED_ADR           ( (USS_BASE_ADR + USS_USB_CTRL_DEV_OUTEP_PKT_RECEIVED_OFFSET) )
#define USS_USB_CTRL_STAT0_ADR                            ( (USS_BASE_ADR + USS_USB_CTRL_STAT0_OFFSET) )
#define USS_USB_PHY_CFG0_ADR                              ( (USS_BASE_ADR + USS_USB_PHY_CFG0_OFFSET) )
#define USS_USB_TEST_CTRL0_ADR                            ( (USS_BASE_ADR + USS_USB_TEST_CTRL0_OFFSET) )
#define USS_USB_MPLLA_CFG0_ADR                            ( (USS_BASE_ADR + USS_USB_MPLLA_CFG0_OFFSET) )
#define USS_USB_MPLLB_CFG0_ADR                            ( (USS_BASE_ADR + USS_USB_MPLLB_CFG0_OFFSET) )
#define USS_USB_MPLLA_CFG1_ADR                            ( (USS_BASE_ADR + USS_USB_MPLLA_CFG1_OFFSET) )
#define USS_USB_MPLLB_CFG1_ADR                            ( (USS_BASE_ADR + USS_USB_MPLLB_CFG1_OFFSET) )
#define USS_USB_MPLLA_CFG2_ADR                            ( (USS_BASE_ADR + USS_USB_MPLLA_CFG2_OFFSET) )
#define USS_USB_MPLLB_CFG2_ADR                            ( (USS_BASE_ADR + USS_USB_MPLLB_CFG2_OFFSET) )
#define USS_USB_PHY_CFG1_ADR                              ( (USS_BASE_ADR + USS_USB_PHY_CFG1_OFFSET) )
#define USS_USB_PHY_CFG2_ADR                              ( (USS_BASE_ADR + USS_USB_PHY_CFG2_OFFSET) )
#define USS_USB_PHY_CFG3_ADR                              ( (USS_BASE_ADR + USS_USB_PHY_CFG3_OFFSET) )
#define USS_USB_PHY_CFG4_ADR                              ( (USS_BASE_ADR + USS_USB_PHY_CFG4_OFFSET) )
#define USS_USB_PHY_CFG5_ADR                              ( (USS_BASE_ADR + USS_USB_PHY_CFG5_OFFSET) )
#define USS_USB_PHY_CFG6_ADR                              ( (USS_BASE_ADR + USS_USB_PHY_CFG6_OFFSET) )
#define USS_USB_PHY_BYPASS_CTRL_ADR                       ( (USS_BASE_ADR + USS_USB_PHY_BYPASS_CTRL_OFFSET) )
#define USS_USB_PHY_CFG7_ADR                              ( (USS_BASE_ADR + USS_USB_PHY_CFG7_OFFSET) )
#define USS_USB_PHY_CFG8_ADR                              ( (USS_BASE_ADR + USS_USB_PHY_CFG8_OFFSET) )
#define USS_USB_TEST_CTRL1_ADR                            ( (USS_BASE_ADR + USS_USB_TEST_CTRL1_OFFSET) )
#define USS_USB_PHY_STAT_ADR                              ( (USS_BASE_ADR + USS_USB_PHY_STAT_OFFSET) )
#define USS_USB_CTRL_DEBUG0_ADR                           ( (USS_BASE_ADR + USS_USB_CTRL_DEBUG0_OFFSET) )
#define USS_USB_CTRL_DEBUG1_ADR                           ( (USS_BASE_ADR + USS_USB_CTRL_DEBUG1_OFFSET) )
#define USS_USB_CTRL_DEBUG2_ADR                           ( (USS_BASE_ADR + USS_USB_CTRL_DEBUG2_OFFSET) )
#define USS_USB_CTRL_LOGIC_ANA0_ADR                       ( (USS_BASE_ADR + USS_USB_CTRL_LOGIC_ANA0_OFFSET) )
#define USS_USB_CTRL_LOGIC_ANA1_ADR                       ( (USS_BASE_ADR + USS_USB_CTRL_LOGIC_ANA1_OFFSET) )
#define USS_USB_CTRL_STAT_ADR                             ( (USS_BASE_ADR + USS_USB_CTRL_STAT_OFFSET) )
#define USS_USB_TEST_STAT_ADR                             ( (USS_BASE_ADR + USS_USB_TEST_STAT_OFFSET) )
#define USS_USB_SOC_COMMON_CTRL_ADR                       ( (USS_BASE_ADR + USS_USB_SOC_COMMON_CTRL_OFFSET) )
#define USS_USB_PARALLEL_IF_CTRL_ADR                      ( (USS_BASE_ADR + USS_USB_PARALLEL_IF_CTRL_OFFSET) )
#define USS_USB_PARALLEL_IF_ADDRDATA_ADR                  ( (USS_BASE_ADR + USS_USB_PARALLEL_IF_ADDRDATA_OFFSET) )
#define USS_USB_GPIO_ADR                                  ( (USS_BASE_ADR + USS_USB_GPIO_OFFSET) )
#define USS_USB_TSET_SIGNALS_AND_GLOB_ADR                 ( (USS_BASE_ADR + USS_USB_TSET_SIGNALS_AND_GLOB_OFFSET) )
#define USS_USB_PTM_TIM_ADR                               ( (USS_BASE_ADR + USS_USB_PTM_TIM_OFFSET) )
#define USS_USB_PARALLEL_RD_DAT_ADR                       ( (USS_BASE_ADR + USS_USB_PARALLEL_RD_DAT_OFFSET) )
#define USS_USB_STATUS_REG_ADR                            ( (USS_BASE_ADR + USS_USB_STATUS_REG_OFFSET) )
#define USS_USB_TIEOFFS_CONSTANTS_REG0_ADR                ( (USS_BASE_ADR + USS_USB_TIEOFFS_CONSTANTS_REG0_OFFSET) )
#define USS_USB_TIEOFFS_CONSTANTS_REG1_ADR                ( (USS_BASE_ADR + USS_USB_TIEOFFS_CONSTANTS_REG1_OFFSET) )
#define USS_CFG_MEM_CTRL_ADR                              ( (USS_BASE_ADR + USS_CFG_MEM_CTRL_OFFSET) )
#define PCIE_REGS_PCIE_SUBSYSTEM_VERSION_OFFSET           ( 0x000 )
#define PCIE_REGS_PCIE_CFG_OFFSET                         ( 0x004 )
#define PCIE_REGS_PCIE_APP_CNTRL_OFFSET                   ( 0x008 )
#define PCIE_REGS_PCIE_DEBUG_AUX_OFFSET                   ( 0x00c )
#define PCIE_REGS_PCIE_DEBUG_CORE_OFFSET                  ( 0x010 )
#define PCIE_REGS_PCIE_SYS_CNTRL_OFFSET                   ( 0x014 )
#define PCIE_REGS_PCIE_INTR_ENABLE_OFFSET                 ( 0x018 )
#define PCIE_REGS_PCIE_INTR_FLAGS_OFFSET                  ( 0x01c )
#define PCIE_REGS_PCIE_ERR_INTR_ENABLE_OFFSET             ( 0x020 )
#define PCIE_REGS_PCIE_ERR_INTR_FLAGS_OFFSET              ( 0x024 )
#define PCIE_REGS_INTERRUPT_ENABLE_OFFSET                 ( 0x028 )
#define PCIE_REGS_INTERRUPT_STATUS_OFFSET                 ( 0x02c )
#define PCIE_REGS_PCIE_MISC_STATUS_OFFSET                 ( 0x030 )
#define PCIE_REGS_PCIE_MSI_STATUS_OFFSET                  ( 0x034 )
#define PCIE_REGS_PCIE_MSI_STATUS_IO_OFFSET               ( 0x038 )
#define PCIE_REGS_PCIE_MSI_SII_DATA_OFFSET                ( 0x03c )
#define PCIE_REGS_PCIE_MSI_SII_CTRL_OFFSET                ( 0x040 )
#define PCIE_REGS_PCIE_CFG_MSI_OFFSET                     ( 0x044 )
#define PCIE_REGS_PCIE_CFG_MSI_ADDR0_OFFSET               ( 0x048 )
#define PCIE_REGS_PCIE_CFG_MSI_ADDR1_OFFSET               ( 0x04c )
#define PCIE_REGS_PCIE_CFG_MSI_MASK_OFFSET                ( 0x050 )
#define PCIE_REGS_PCIE_CFG_MSI_PENDING_OFFSET             ( 0x054 )
#define PCIE_REGS_PCIE_CFG_MSIX_RAM_DEBUG_OFFSET          ( 0x058 )
#define PCIE_REGS_PCIE_TRGT_TIMEOUT_OFFSET                ( 0x05c )
#define PCIE_REGS_PCIE_RADM_TIMEOUT_OFFSET                ( 0x060 )
#define PCIE_REGS_VENDOR_MSG_PAYLOAD_0_OFFSET             ( 0x064 )
#define PCIE_REGS_VENDOR_MSG_PAYLOAD_1_OFFSET             ( 0x068 )
#define PCIE_REGS_VENDOR_MSG_REQ_ID_OFFSET                ( 0x06c )
#define PCIE_REGS_LTR_MSG_PAYLOAD_0_OFFSET                ( 0x070 )
#define PCIE_REGS_LTR_MSG_PAYLOAD_1_OFFSET                ( 0x074 )
#define PCIE_REGS_LTR_MSG_REQ_ID_OFFSET                   ( 0x078 )
#define PCIE_REGS_PCIE_SYS_CFG_CORE_OFFSET                ( 0x07c )
#define PCIE_REGS_PCIE_SYS_CFG_AUX_OFFSET                 ( 0x080 )
#define PCIE_REGS_PCIE_ELECTR_MECH_OFFSET                 ( 0x084 )
#define PCIE_REGS_PCIE_CII_HDR_0_OFFSET                   ( 0x088 )
#define PCIE_REGS_PCIE_CII_HDR_1_OFFSET                   ( 0x08c )
#define PCIE_REGS_PCIE_CII_DATA_OFFSET                    ( 0x090 )
#define PCIE_REGS_PCIE_CII_CNTRL_OFFSET                   ( 0x094 )
#define PCIE_REGS_PCIE_CII_OVERRIDE_DATA_OFFSET           ( 0x098 )
#define PCIE_REGS_PCIE_LTR_CNTRL_OFFSET                   ( 0x09c )
#define PCIE_REGS_PCIE_LTR_MSG_LATENCY_OFFSET             ( 0x0a0 )
#define PCIE_REGS_PCIE_CFG_LTR_MAX_LATENCY_OFFSET         ( 0x0a4 )
#define PCIE_REGS_PCIE_APP_LTR_LATENCY_OFFSET             ( 0x0a8 )
#define PCIE_REGS_PCIE_SII_PM_STATE_OFFSET                ( 0x0ac )
#define PCIE_REGS_PCIE_SII_PM_STATE_1_OFFSET              ( 0x0b0 )
#define PCIE_REGS_MEM_CTRL_OFFSET                         ( 0x0b4 )
#define PCIE_REGS_VMI_CTRL_OFFSET                         ( 0x0b8 )
#define PCIE_REGS_VMI_PARAMS_0_OFFSET                     ( 0x0bc )
#define PCIE_REGS_VMI_PARAMS_1_OFFSET                     ( 0x0c0 )
#define PCIE_REGS_VMI_DATA_0_OFFSET                       ( 0x0c4 )
#define PCIE_REGS_VMI_DATA_1_OFFSET                       ( 0x0c8 )
#define PCIE_REGS_PCIE_DIAG_CTRL_OFFSET                   ( 0x0cc )
#define PCIE_REGS_PCIE_DIAG_STATUS_0_OFFSET               ( 0x0d0 )
#define PCIE_REGS_PCIE_DIAG_STATUS_1_OFFSET               ( 0x0d4 )
#define PCIE_REGS_PCIE_DIAG_STATUS_2_OFFSET               ( 0x0d8 )
#define PCIE_REGS_PCIE_DIAG_STATUS_3_OFFSET               ( 0x0dc )
#define PCIE_REGS_CXPL_DEBUG_INFO_0_OFFSET                ( 0x0e0 )
#define PCIE_REGS_CXPL_DEBUG_INFO_1_OFFSET                ( 0x0e4 )
#define PCIE_REGS_CXPL_DEBUG_INFO_EI_OFFSET               ( 0x0e8 )
#define PCIE_REGS_PCIE_MSTR_RMISC_INFO_0_OFFSET           ( 0x0ec )
#define PCIE_REGS_PCIE_SLV_AWMISC_INFO_0_OFFSET           ( 0x0f0 )
#define PCIE_REGS_PCIE_SLV_AWMISC_INFO_1_OFFSET           ( 0x0f4 )
#define PCIE_REGS_PCIE_SLV_AWMISC_INFO_2_OFFSET           ( 0x0f8 )
#define PCIE_REGS_PCIE_SLV_AWMISC_INFO_3_OFFSET           ( 0x0fc )
#define PCIE_REGS_PCIE_SLV_ARMISC_INFO_0_OFFSET           ( 0x100 )
#define PCIE_REGS_PCIE_SLV_ARMISC_INFO_1_OFFSET           ( 0x104 )
#define PCIE_REGS_PCIE_PLL_CNTRL_OFFSET                   ( 0x108 )
#define PCIE_REGS_PCIE_WAKE_CSR_OFFSET                    ( 0x10c )
#define PCIE_REGS_EXT_CLK_CNTRL_OFFSET                    ( 0x110 )
#define PCIE_REGS_PCIE_LANE_FLIP_OFFSET                   ( 0x114 )
#define PCIE_REGS_PCIE_PHY_CNTL_STAT_OFFSET               ( 0x118 )
#define PCIE_APB_BASE_ADR                                 ( (PBI_AP16_CONTROL_ADR) )
#define PCIE_REGS_BOTTOM_ADR                              ( (PCIE_APB_BASE_ADR + 0x000) )
#define PCIE_REGS_TOP_ADR                                 ( (PCIE_APB_BASE_ADR + 0x118) )
#define PCIE_REGS_PCIE_SUBSYSTEM_VERSION_ADR              ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SUBSYSTEM_VERSION_OFFSET) )
#define PCIE_REGS_PCIE_CFG_ADR                            ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CFG_OFFSET) )
#define PCIE_REGS_PCIE_APP_CNTRL_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_APP_CNTRL_OFFSET) )
#define PCIE_REGS_PCIE_DEBUG_AUX_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_DEBUG_AUX_OFFSET) )
#define PCIE_REGS_PCIE_DEBUG_CORE_ADR                     ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_DEBUG_CORE_OFFSET) )
#define PCIE_REGS_PCIE_SYS_CNTRL_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SYS_CNTRL_OFFSET) )
#define PCIE_REGS_PCIE_INTR_ENABLE_ADR                    ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_INTR_ENABLE_OFFSET) )
#define PCIE_REGS_PCIE_INTR_FLAGS_ADR                     ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_INTR_FLAGS_OFFSET) )
#define PCIE_REGS_PCIE_ERR_INTR_ENABLE_ADR                ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_ERR_INTR_ENABLE_OFFSET) )
#define PCIE_REGS_PCIE_ERR_INTR_FLAGS_ADR                 ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_ERR_INTR_FLAGS_OFFSET) )
#define PCIE_REGS_INTERRUPT_ENABLE_ADR                    ( (PCIE_APB_BASE_ADR + PCIE_REGS_INTERRUPT_ENABLE_OFFSET) )
#define PCIE_REGS_INTERRUPT_STATUS_ADR                    ( (PCIE_APB_BASE_ADR + PCIE_REGS_INTERRUPT_STATUS_OFFSET) )
#define PCIE_REGS_PCIE_MISC_STATUS_ADR                    ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_MISC_STATUS_OFFSET) )
#define PCIE_REGS_PCIE_MSI_STATUS_ADR                     ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_MSI_STATUS_OFFSET) )
#define PCIE_REGS_PCIE_MSI_STATUS_IO_ADR                  ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_MSI_STATUS_IO_OFFSET) )
#define PCIE_REGS_PCIE_MSI_SII_DATA_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_MSI_SII_DATA_OFFSET) )
#define PCIE_REGS_PCIE_MSI_SII_CTRL_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_MSI_SII_CTRL_OFFSET) )
#define PCIE_REGS_PCIE_CFG_MSI_ADR                        ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CFG_MSI_OFFSET) )
#define PCIE_REGS_PCIE_CFG_MSI_ADDR0_ADR                  ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CFG_MSI_ADDR0_OFFSET) )
#define PCIE_REGS_PCIE_CFG_MSI_ADDR1_ADR                  ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CFG_MSI_ADDR1_OFFSET) )
#define PCIE_REGS_PCIE_CFG_MSI_MASK_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CFG_MSI_MASK_OFFSET) )
#define PCIE_REGS_PCIE_CFG_MSI_PENDING_ADR                ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CFG_MSI_PENDING_OFFSET) )
#define PCIE_REGS_PCIE_CFG_MSIX_RAM_DEBUG_ADR             ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CFG_MSIX_RAM_DEBUG_OFFSET) )
#define PCIE_REGS_PCIE_TRGT_TIMEOUT_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_TRGT_TIMEOUT_OFFSET) )
#define PCIE_REGS_PCIE_RADM_TIMEOUT_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_RADM_TIMEOUT_OFFSET) )
#define PCIE_REGS_VENDOR_MSG_PAYLOAD_0_ADR                ( (PCIE_APB_BASE_ADR + PCIE_REGS_VENDOR_MSG_PAYLOAD_0_OFFSET) )
#define PCIE_REGS_VENDOR_MSG_PAYLOAD_1_ADR                ( (PCIE_APB_BASE_ADR + PCIE_REGS_VENDOR_MSG_PAYLOAD_1_OFFSET) )
#define PCIE_REGS_VENDOR_MSG_REQ_ID_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_VENDOR_MSG_REQ_ID_OFFSET) )
#define PCIE_REGS_LTR_MSG_PAYLOAD_0_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_LTR_MSG_PAYLOAD_0_OFFSET) )
#define PCIE_REGS_LTR_MSG_PAYLOAD_1_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_LTR_MSG_PAYLOAD_1_OFFSET) )
#define PCIE_REGS_LTR_MSG_REQ_ID_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_LTR_MSG_REQ_ID_OFFSET) )
#define PCIE_REGS_PCIE_SYS_CFG_CORE_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SYS_CFG_CORE_OFFSET) )
#define PCIE_REGS_PCIE_SYS_CFG_AUX_ADR                    ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SYS_CFG_AUX_OFFSET) )
#define PCIE_REGS_PCIE_ELECTR_MECH_ADR                    ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_ELECTR_MECH_OFFSET) )
#define PCIE_REGS_PCIE_CII_HDR_0_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CII_HDR_0_OFFSET) )
#define PCIE_REGS_PCIE_CII_HDR_1_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CII_HDR_1_OFFSET) )
#define PCIE_REGS_PCIE_CII_DATA_ADR                       ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CII_DATA_OFFSET) )
#define PCIE_REGS_PCIE_CII_CNTRL_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CII_CNTRL_OFFSET) )
#define PCIE_REGS_PCIE_CII_OVERRIDE_DATA_ADR              ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CII_OVERRIDE_DATA_OFFSET) )
#define PCIE_REGS_PCIE_LTR_CNTRL_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_LTR_CNTRL_OFFSET) )
#define PCIE_REGS_PCIE_LTR_MSG_LATENCY_ADR                ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_LTR_MSG_LATENCY_OFFSET) )
#define PCIE_REGS_PCIE_CFG_LTR_MAX_LATENCY_ADR            ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CFG_LTR_MAX_LATENCY_OFFSET) )
#define PCIE_REGS_PCIE_APP_LTR_LATENCY_ADR                ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_APP_LTR_LATENCY_OFFSET) )
#define PCIE_REGS_PCIE_SII_PM_STATE_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SII_PM_STATE_OFFSET) )
#define PCIE_REGS_PCIE_SII_PM_STATE_1_ADR                 ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SII_PM_STATE_1_OFFSET) )
#define PCIE_REGS_MEM_CTRL_ADR                            ( (PCIE_APB_BASE_ADR + PCIE_REGS_MEM_CTRL_OFFSET) )
#define PCIE_REGS_VMI_CTRL_ADR                            ( (PCIE_APB_BASE_ADR + PCIE_REGS_VMI_CTRL_OFFSET) )
#define PCIE_REGS_VMI_PARAMS_0_ADR                        ( (PCIE_APB_BASE_ADR + PCIE_REGS_VMI_PARAMS_0_OFFSET) )
#define PCIE_REGS_VMI_PARAMS_1_ADR                        ( (PCIE_APB_BASE_ADR + PCIE_REGS_VMI_PARAMS_1_OFFSET) )
#define PCIE_REGS_VMI_DATA_0_ADR                          ( (PCIE_APB_BASE_ADR + PCIE_REGS_VMI_DATA_0_OFFSET) )
#define PCIE_REGS_VMI_DATA_1_ADR                          ( (PCIE_APB_BASE_ADR + PCIE_REGS_VMI_DATA_1_OFFSET) )
#define PCIE_REGS_PCIE_DIAG_CTRL_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_DIAG_CTRL_OFFSET) )
#define PCIE_REGS_PCIE_DIAG_STATUS_0_ADR                  ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_DIAG_STATUS_0_OFFSET) )
#define PCIE_REGS_PCIE_DIAG_STATUS_1_ADR                  ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_DIAG_STATUS_1_OFFSET) )
#define PCIE_REGS_PCIE_DIAG_STATUS_2_ADR                  ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_DIAG_STATUS_2_OFFSET) )
#define PCIE_REGS_PCIE_DIAG_STATUS_3_ADR                  ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_DIAG_STATUS_3_OFFSET) )
#define PCIE_REGS_CXPL_DEBUG_INFO_0_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_CXPL_DEBUG_INFO_0_OFFSET) )
#define PCIE_REGS_CXPL_DEBUG_INFO_1_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_CXPL_DEBUG_INFO_1_OFFSET) )
#define PCIE_REGS_CXPL_DEBUG_INFO_EI_ADR                  ( (PCIE_APB_BASE_ADR + PCIE_REGS_CXPL_DEBUG_INFO_EI_OFFSET) )
#define PCIE_REGS_PCIE_MSTR_RMISC_INFO_0_ADR              ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_MSTR_RMISC_INFO_0_OFFSET) )
#define PCIE_REGS_PCIE_SLV_AWMISC_INFO_0_ADR              ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SLV_AWMISC_INFO_0_OFFSET) )
#define PCIE_REGS_PCIE_SLV_AWMISC_INFO_1_ADR              ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SLV_AWMISC_INFO_1_OFFSET) )
#define PCIE_REGS_PCIE_SLV_AWMISC_INFO_2_ADR              ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SLV_AWMISC_INFO_2_OFFSET) )
#define PCIE_REGS_PCIE_SLV_AWMISC_INFO_3_ADR              ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SLV_AWMISC_INFO_3_OFFSET) )
#define PCIE_REGS_PCIE_SLV_ARMISC_INFO_0_ADR              ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SLV_ARMISC_INFO_0_OFFSET) )
#define PCIE_REGS_PCIE_SLV_ARMISC_INFO_1_ADR              ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SLV_ARMISC_INFO_1_OFFSET) )
#define PCIE_REGS_PCIE_PLL_CNTRL_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_PLL_CNTRL_OFFSET) )
#define PCIE_REGS_PCIE_WAKE_CSR_ADR                       ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_WAKE_CSR_OFFSET) )
#define PCIE_REGS_EXT_CLK_CNTRL_ADR                       ( (PCIE_APB_BASE_ADR + PCIE_REGS_EXT_CLK_CNTRL_OFFSET) )
#define PCIE_REGS_PCIE_LANE_FLIP_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_LANE_FLIP_OFFSET) )
#define PCIE_REGS_PCIE_PHY_CNTL_STAT_ADR                  ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_PHY_CNTL_STAT_OFFSET) )
#define ETH_REGS_ETH_SUBSYSTEM_VERSION_OFFSET             ( 0x000 )
#define ETH_REGS_ETH_PMT_STATUS_OFFSET                    ( 0x004 )
#define ETH_REGS_ETH_PMT_CONTROL_OFFSET                   ( 0x008 )
#define ETH_REGS_PERCH_INT_STATUS_OFFSET                  ( 0x00c )
#define ETH_REGS_MISC_INT_STATUS_OFFSET                   ( 0x010 )
#define ETH_REGS_PTP_CNTRL_OFFSET                         ( 0x014 )
#define ETH_REGS_PTP_TIMESTAMP_L_OFFSET                   ( 0x018 )
#define ETH_REGS_PTP_TIMESTAMP_H_OFFSET                   ( 0x01c )
#define ETH_REGS_XGMAC_STATUS_OFFSET                      ( 0x020 )
#define ETH_REGS_MEM_CTRL_OFFSET                          ( 0x024 )
#define ETH_BASE_ADR                                      ( (PBI_AP16_CONTROL_ADR + 0x200000) )
#define ETH_REGS_BOTTOM_ADR                               ( (ETH_BASE_ADR + 0x000) )
#define ETH_REGS_TOP_ADR                                  ( (ETH_BASE_ADR + 0x024) )
#define ETH_REGS_ETH_SUBSYSTEM_VERSION_ADR                ( (ETH_BASE_ADR + ETH_REGS_ETH_SUBSYSTEM_VERSION_OFFSET) )
#define ETH_REGS_ETH_PMT_STATUS_ADR                       ( (ETH_BASE_ADR + ETH_REGS_ETH_PMT_STATUS_OFFSET) )
#define ETH_REGS_ETH_PMT_CONTROL_ADR                      ( (ETH_BASE_ADR + ETH_REGS_ETH_PMT_CONTROL_OFFSET) )
#define ETH_REGS_PERCH_INT_STATUS_ADR                     ( (ETH_BASE_ADR + ETH_REGS_PERCH_INT_STATUS_OFFSET) )
#define ETH_REGS_MISC_INT_STATUS_ADR                      ( (ETH_BASE_ADR + ETH_REGS_MISC_INT_STATUS_OFFSET) )
#define ETH_REGS_PTP_CNTRL_ADR                            ( (ETH_BASE_ADR + ETH_REGS_PTP_CNTRL_OFFSET) )
#define ETH_REGS_PTP_TIMESTAMP_L_ADR                      ( (ETH_BASE_ADR + ETH_REGS_PTP_TIMESTAMP_L_OFFSET) )
#define ETH_REGS_PTP_TIMESTAMP_H_ADR                      ( (ETH_BASE_ADR + ETH_REGS_PTP_TIMESTAMP_H_OFFSET) )
#define ETH_REGS_XGMAC_STATUS_ADR                         ( (ETH_BASE_ADR + ETH_REGS_XGMAC_STATUS_OFFSET) )
#define ETH_REGS_MEM_CTRL_ADR                             ( (ETH_BASE_ADR + ETH_REGS_MEM_CTRL_OFFSET) )
#define ETHMAC_MAC_TX_CONFIGURATION_ADR                      ( (XGMAC_BASE_ADR + 0x0) )
#define ETHMAC_MAC_RX_CONFIGURATION_ADR                      ( (XGMAC_BASE_ADR + 0x4) )
#define ETHMAC_MAC_PACKET_FILTER_ADR                         ( (XGMAC_BASE_ADR + 0x8) )
#define ETHMAC_MAC_WATCHDOG_TIMEOUT_ADR                      ( (XGMAC_BASE_ADR + 0xC) )
#define ETHMAC_MAC_VLAN_TAG_CTRL_ADR                         ( (XGMAC_BASE_ADR + 0x50) )
#define ETHMAC_MAC_VLAN_TAG_DATA_ADR                         ( (XGMAC_BASE_ADR + 0x54) )
#define ETHMAC_MAC_VLAN_TAG_FILTER0_ADR                      ( (XGMAC_BASE_ADR + 0x54) )
#define ETHMAC_MAC_VLAN_TAG_FILTER1_ADR                      ( (XGMAC_BASE_ADR + 0x54) )
#define ETHMAC_MAC_VLAN_TAG_FILTER2_ADR                      ( (XGMAC_BASE_ADR + 0x54) )
#define ETHMAC_MAC_VLAN_TAG_FILTER3_ADR                      ( (XGMAC_BASE_ADR + 0x54) )
#define ETHMAC_MAC_VLAN_INCL_ADR                             ( (XGMAC_BASE_ADR + 0x60) )
#define ETHMAC_MAC_VLAN_INCL0_ADR                            ( (XGMAC_BASE_ADR + 0x60) )
#define ETHMAC_MAC_VLAN_INCL1_ADR                            ( (XGMAC_BASE_ADR + 0x60) )
#define ETHMAC_MAC_VLAN_INCL2_ADR                            ( (XGMAC_BASE_ADR + 0x60) )
#define ETHMAC_MAC_VLAN_INCL3_ADR                            ( (XGMAC_BASE_ADR + 0x60) )
#define ETHMAC_MAC_VLAN_INCL4_ADR                            ( (XGMAC_BASE_ADR + 0x60) )
#define ETHMAC_MAC_VLAN_INCL5_ADR                            ( (XGMAC_BASE_ADR + 0x60) )
#define ETHMAC_MAC_VLAN_INCL6_ADR                            ( (XGMAC_BASE_ADR + 0x60) )
#define ETHMAC_MAC_VLAN_INCL7_ADR                            ( (XGMAC_BASE_ADR + 0x60) )
#define ETHMAC_MAC_INNER_VLAN_INCL_ADR                       ( (XGMAC_BASE_ADR + 0x64) )
#define ETHMAC_MAC_RX_ETH_TYPE_MATCH_ADR                     ( (XGMAC_BASE_ADR + 0x6C) )
#define ETHMAC_MAC_Q0_TX_FLOW_CTRL_ADR                       ( (XGMAC_BASE_ADR + 0x70) )
#define ETHMAC_MAC_Q1_TX_FLOW_CTRL_ADR                       ( (XGMAC_BASE_ADR + 0x74) )
#define ETHMAC_MAC_RX_FLOW_CTRL_ADR                          ( (XGMAC_BASE_ADR + 0x90) )
#define ETHMAC_MAC_RXQ_CTRL0_ADR                             ( (XGMAC_BASE_ADR + 0xA0) )
#define ETHMAC_MAC_RXQ_CTRL1_ADR                             ( (XGMAC_BASE_ADR + 0xA4) )
#define ETHMAC_MAC_RXQ_CTRL2_ADR                             ( (XGMAC_BASE_ADR + 0xA8) )
#define ETHMAC_MAC_INTERRUPT_STATUS_ADR                      ( (XGMAC_BASE_ADR + 0xB0) )
#define ETHMAC_MAC_INTERRUPT_ENABLE_ADR                      ( (XGMAC_BASE_ADR + 0xB4) )
#define ETHMAC_MAC_RX_TX_STATUS_ADR                          ( (XGMAC_BASE_ADR + 0xB8) )
#define ETHMAC_MAC_PMT_CONTROL_STATUS_ADR                    ( (XGMAC_BASE_ADR + 0xC0) )
#define ETHMAC_MAC_RWK_PACKET_FILTER_ADR                     ( (XGMAC_BASE_ADR + 0xC4) )
#define ETHMAC_RWK_FILTER0123_COMMAND_ADR                    ( (XGMAC_BASE_ADR + 0xC4) )
#define ETHMAC_RWK_FILTER0123_OFFSET_ADR                     ( (XGMAC_BASE_ADR + 0xC4) )
#define ETHMAC_RWK_FILTER01_CRC_ADR                          ( (XGMAC_BASE_ADR + 0xC4) )
#define ETHMAC_RWK_FILTER0_BYTE_MASK_ADR                     ( (XGMAC_BASE_ADR + 0xC4) )
#define ETHMAC_RWK_FILTER1_BYTE_MASK_ADR                     ( (XGMAC_BASE_ADR + 0xC4) )
#define ETHMAC_RWK_FILTER23_CRC_ADR                          ( (XGMAC_BASE_ADR + 0xC4) )
#define ETHMAC_RWK_FILTER2_BYTE_MASK_ADR                     ( (XGMAC_BASE_ADR + 0xC4) )
#define ETHMAC_RWK_FILTER3_BYTE_MASK_ADR                     ( (XGMAC_BASE_ADR + 0xC4) )
#define ETHMAC_MAC_LPI_CONTROL_STATUS_ADR                    ( (XGMAC_BASE_ADR + 0xD0) )
#define ETHMAC_MAC_LPI_TIMERS_CONTROL_ADR                    ( (XGMAC_BASE_ADR + 0xD4) )
#define ETHMAC_MAC_LPI_AUTO_ENTRY_TIMER_ADR                  ( (XGMAC_BASE_ADR + 0xD8) )
#define ETHMAC_MAC_1US_TIC_COUNTER_ADR                       ( (XGMAC_BASE_ADR + 0xDC) )
#define ETHMAC_MAC_TUNNEL_IDENTIFIER_ADR                     ( (XGMAC_BASE_ADR + 0xE0) )
#define ETHMAC_MAC_VERSION_ADR                               ( (XGMAC_BASE_ADR + 0x110) )
#define ETHMAC_MAC_DEBUG_ADR                                 ( (XGMAC_BASE_ADR + 0x114) )
#define ETHMAC_MAC_HW_FEATURE0_ADR                           ( (XGMAC_BASE_ADR + 0x11C) )
#define ETHMAC_MAC_HW_FEATURE1_ADR                           ( (XGMAC_BASE_ADR + 0x120) )
#define ETHMAC_MAC_HW_FEATURE2_ADR                           ( (XGMAC_BASE_ADR + 0x124) )
#define ETHMAC_MAC_HW_FEATURE3_ADR                           ( (XGMAC_BASE_ADR + 0x128) )
#define ETHMAC_MDIO_SINGLE_COMMAND_ADDRESS_ADR               ( (XGMAC_BASE_ADR + 0x200) )
#define ETHMAC_MDIO_SINGLE_COMMAND_CONTROL_DATA_ADR          ( (XGMAC_BASE_ADR + 0x204) )
#define ETHMAC_MDIO_CONTINUOUS_WRITE_ADDRESS_ADR             ( (XGMAC_BASE_ADR + 0x208) )
#define ETHMAC_MDIO_CONTINUOUS_WRITE_DATA_ADR                ( (XGMAC_BASE_ADR + 0x20C) )
#define ETHMAC_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_ADR          ( (XGMAC_BASE_ADR + 0x210) )
#define ETHMAC_MDIO_INTERRUPT_STATUS_ADR                     ( (XGMAC_BASE_ADR + 0x214) )
#define ETHMAC_MDIO_INTERRUPT_ENABLE_ADR                     ( (XGMAC_BASE_ADR + 0x218) )
#define ETHMAC_MDIO_PORT_CONNECT_DISCONNECT_STATUS_ADR       ( (XGMAC_BASE_ADR + 0x21C) )
#define ETHMAC_MDIO_CLAUSE_22_PORT_ADR                       ( (XGMAC_BASE_ADR + 0x220) )
#define ETHMAC_MDIO_PORT0_DEVICE_IN_USE_ADR                  ( (XGMAC_BASE_ADR + 0x230) )
#define ETHMAC_MDIO_PORT0_LINK_STATUS_ADR                    ( (XGMAC_BASE_ADR + 0x234) )
#define ETHMAC_MDIO_PORT0_ALIVE_STATUS_ADR                   ( (XGMAC_BASE_ADR + 0x238) )
#define ETHMAC_MDIO_PORT1_DEVICE_IN_USE_ADR                  ( (XGMAC_BASE_ADR + 0x240) )
#define ETHMAC_MDIO_PORT1_LINK_STATUS_ADR                    ( (XGMAC_BASE_ADR + 0x244) )
#define ETHMAC_MDIO_PORT1_ALIVE_STATUS_ADR                   ( (XGMAC_BASE_ADR + 0x248) )
#define ETHMAC_MDIO_PORT2_DEVICE_IN_USE_ADR                  ( (XGMAC_BASE_ADR + 0x250) )
#define ETHMAC_MDIO_PORT2_LINK_STATUS_ADR                    ( (XGMAC_BASE_ADR + 0x254) )
#define ETHMAC_MDIO_PORT2_ALIVE_STATUS_ADR                   ( (XGMAC_BASE_ADR + 0x258) )
#define ETHMAC_MDIO_PORT3_DEVICE_IN_USE_ADR                  ( (XGMAC_BASE_ADR + 0x260) )
#define ETHMAC_MDIO_PORT3_LINK_STATUS_ADR                    ( (XGMAC_BASE_ADR + 0x264) )
#define ETHMAC_MDIO_PORT3_ALIVE_STATUS_ADR                   ( (XGMAC_BASE_ADR + 0x268) )
#define ETHMAC_MAC_ADDRESS0_HIGH_ADR                         ( (XGMAC_BASE_ADR + 0x300) )
#define ETHMAC_MAC_ADDRESS0_LOW_ADR                          ( (XGMAC_BASE_ADR + 0x304) )
#define ETHMAC_MAC_ADDRESS1_HIGH_ADR                         ( (XGMAC_BASE_ADR + 0x308) )
#define ETHMAC_MAC_ADDRESS1_LOW_ADR                          ( (XGMAC_BASE_ADR + 0x30C) )
#define ETHMAC_MMC_CONTROL_ADR                               ( (XGMAC_BASE_ADR + 0x800) )
#define ETHMAC_MMC_RECEIVE_INTERRUPT_ADR                     ( (XGMAC_BASE_ADR + 0x804) )
#define ETHMAC_MMC_TRANSMIT_INTERRUPT_ADR                    ( (XGMAC_BASE_ADR + 0x808) )
#define ETHMAC_MMC_RECEIVE_INTERRUPT_ENABLE_ADR              ( (XGMAC_BASE_ADR + 0x80C) )
#define ETHMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_ADR             ( (XGMAC_BASE_ADR + 0x810) )
#define ETHMAC_TX_FRAME_COUNT_GOOD_BAD_LOW_ADR               ( (XGMAC_BASE_ADR + 0x81C) )
#define ETHMAC_TX_UNDERFLOW_ERROR_FRAMES_LOW_ADR             ( (XGMAC_BASE_ADR + 0x87C) )
#define ETHMAC_TX_FRAME_COUNT_GOOD_LOW_ADR                   ( (XGMAC_BASE_ADR + 0x88C) )
#define ETHMAC_TX_PAUSE_FRAMES_LOW_ADR                       ( (XGMAC_BASE_ADR + 0x894) )
#define ETHMAC_TX_VLAN_FRAMES_GOOD_LOW_ADR                   ( (XGMAC_BASE_ADR + 0x89C) )
#define ETHMAC_RX_FRAME_COUNT_GOOD_BAD_LOW_ADR               ( (XGMAC_BASE_ADR + 0x900) )
#define ETHMAC_RX_CRC_ERROR_FRAMES_LOW_ADR                   ( (XGMAC_BASE_ADR + 0x928) )
#define ETHMAC_RX_RUNT_ERROR_FRAMES_ADR                      ( (XGMAC_BASE_ADR + 0x930) )
#define ETHMAC_RX_JABBER_ERROR_FRAMES_ADR                    ( (XGMAC_BASE_ADR + 0x934) )
#define ETHMAC_RX_UNDERSIZE_FRAMES_GOOD_ADR                  ( (XGMAC_BASE_ADR + 0x938) )
#define ETHMAC_RX_LENGTH_ERROR_FRAMES_LOW_ADR                ( (XGMAC_BASE_ADR + 0x978) )
#define ETHMAC_RX_PAUSE_FRAMES_LOW_ADR                       ( (XGMAC_BASE_ADR + 0x988) )
#define ETHMAC_RX_FIFOOVERFLOW_FRAMES_LOW_ADR                ( (XGMAC_BASE_ADR + 0x990) )
#define ETHMAC_RX_VLAN_FRAMES_GOOD_BAD_LOW_ADR               ( (XGMAC_BASE_ADR + 0x998) )
#define ETHMAC_RX_WATCHDOG_ERROR_FRAMES_ADR                  ( (XGMAC_BASE_ADR + 0x9A0) )
#define ETHMAC_RX_DISCARD_FRAME_COUNT_GOOD_BAD_LOW_ADR       ( (XGMAC_BASE_ADR + 0x9AC) )
#define ETHMAC_MAC_L3_L4_ADDRESS_CONTROL_ADR                 ( (XGMAC_BASE_ADR + 0xC00) )
#define ETHMAC_MAC_L3_L4_DATA_ADR                            ( (XGMAC_BASE_ADR + 0xC04) )
#define ETHMAC_MAC_ARP_ADDRESS_ADR                           ( (XGMAC_BASE_ADR + 0xC10) )
#define ETHMAC_MAC_RSS_CONTROL_ADR                           ( (XGMAC_BASE_ADR + 0xC80) )
#define ETHMAC_MAC_RSS_ADDRESS_ADR                           ( (XGMAC_BASE_ADR + 0xC88) )
#define ETHMAC_MAC_RSS_DATA_ADR                              ( (XGMAC_BASE_ADR + 0xC8C) )
#define ETHMAC_MAC_TIMESTAMP_CONTROL_ADR                     ( (XGMAC_BASE_ADR + 0xD00) )
#define ETHMAC_MAC_SUB_SECOND_INCREMENT_ADR                  ( (XGMAC_BASE_ADR + 0xD04) )
#define ETHMAC_MAC_SYSTEM_TIME_SECONDS_ADR                   ( (XGMAC_BASE_ADR + 0xD08) )
#define ETHMAC_MAC_SYSTEM_TIME_NANOSECONDS_ADR               ( (XGMAC_BASE_ADR + 0xD0C) )
#define ETHMAC_MAC_SYSTEM_TIME_SECONDS_UPDATE_ADR            ( (XGMAC_BASE_ADR + 0xD10) )
#define ETHMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_ADR        ( (XGMAC_BASE_ADR + 0xD14) )
#define ETHMAC_MAC_TIMESTAMP_ADDEND_ADR                      ( (XGMAC_BASE_ADR + 0xD18) )
#define ETHMAC_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_ADR       ( (XGMAC_BASE_ADR + 0xD1C) )
#define ETHMAC_MAC_TIMESTAMP_STATUS_ADR                      ( (XGMAC_BASE_ADR + 0xD20) )
#define ETHMAC_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_ADR       ( (XGMAC_BASE_ADR + 0xD30) )
#define ETHMAC_MAC_TX_TIMESTAMP_STATUS_SECONDS_ADR           ( (XGMAC_BASE_ADR + 0xD34) )
#define ETHMAC_MAC_AUXILIARY_CONTROL_ADR                     ( (XGMAC_BASE_ADR + 0xD40) )
#define ETHMAC_MAC_AUXILIARY_TIMESTAMP_NANOSECONDS_ADR       ( (XGMAC_BASE_ADR + 0xD48) )
#define ETHMAC_MAC_AUXILIARY_TIMESTAMP_SECONDS_ADR           ( (XGMAC_BASE_ADR + 0xD4C) )
#define ETHMAC_MAC_TIMESTAMP_INGRESS_ASYM_CORR_ADR           ( (XGMAC_BASE_ADR + 0xD50) )
#define ETHMAC_MAC_TIMESTAMP_EGRESS_ASYM_CORR_ADR            ( (XGMAC_BASE_ADR + 0xD54) )
#define ETHMAC_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_ADR     ( (XGMAC_BASE_ADR + 0xD58) )
#define ETHMAC_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSECOND_ADR  ( (XGMAC_BASE_ADR + 0xD5C) )
#define ETHMAC_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_ADR      ( (XGMAC_BASE_ADR + 0xD60) )
#define ETHMAC_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSECOND_ADR   ( (XGMAC_BASE_ADR + 0xD64) )
#define ETHMAC_MAC_PPS_CONTROL_ADR                           ( (XGMAC_BASE_ADR + 0xD70) )
#define ETHMAC_MAC_PPS0_TARGET_TIME_SECONDS_ADR              ( (XGMAC_BASE_ADR + 0xD80) )
#define ETHMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_ADR          ( (XGMAC_BASE_ADR + 0xD84) )
#define ETHMAC_MAC_PPS0_INTERVAL_ADR                         ( (XGMAC_BASE_ADR + 0xD88) )
#define ETHMAC_MAC_PPS0_WIDTH_ADR                            ( (XGMAC_BASE_ADR + 0xD8C) )
#define ETHMAC_MAC_PTO_CONTROL_ADR                           ( (XGMAC_BASE_ADR + 0xDC0) )
#define ETHMAC_MAC_SOURCE_PORT_IDENTITY0_ADR                 ( (XGMAC_BASE_ADR + 0xDC4) )
#define ETHMAC_MAC_SOURCE_PORT_IDENTITY1_ADR                 ( (XGMAC_BASE_ADR + 0xDC8) )
#define ETHMAC_MAC_SOURCE_PORT_IDENTITY2_ADR                 ( (XGMAC_BASE_ADR + 0xDCC) )
#define ETHMAC_MAC_LOG_MESSAGE_INTERVAL_ADR                  ( (XGMAC_BASE_ADR + 0xDD0) )
#define XGMAC_MTL_BASE_ADR                                   ( (XGMAC_BASE_ADR + 0x1000) )
#define ETHMAC_MTL_OPERATION_MODE_ADR                        ( (XGMAC_MTL_BASE_ADR + 0x0) )
#define ETHMAC_MTL_DEBUG_CONTROL_ADR                         ( (XGMAC_MTL_BASE_ADR + 0x8) )
#define ETHMAC_MTL_DEBUG_STATUS_ADR                          ( (XGMAC_MTL_BASE_ADR + 0xC) )
#define ETHMAC_MTL_FIFO_DEBUG_DATA_ADR                       ( (XGMAC_MTL_BASE_ADR + 0x10) )
#define ETHMAC_MTL_INTERRUPT_STATUS_ADR                      ( (XGMAC_MTL_BASE_ADR + 0x20) )
#define ETHMAC_MTL_RXQ_DMA_MAP0_ADR                          ( (XGMAC_MTL_BASE_ADR + 0x30) )
#define ETHMAC_MTL_TC_PRTY_MAP0_ADR                          ( (XGMAC_MTL_BASE_ADR + 0x40) )
#define XGMAC_MTL_TCQ0_BASE_ADR                              ( (XGMAC_BASE_ADR + 0x1100) )
#define ETHMAC_MTL_TXQ0_OPERATION_MODE_ADR                   ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x0) )
#define ETHMAC_MTL_TXQ0_UNDERFLOW_ADR                        ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x4) )
#define ETHMAC_MTL_TXQ0_DEBUG_ADR                            ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x8) )
#define ETHMAC_MTL_TC0_ETS_CONTROL_ADR                       ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x10) )
#define ETHMAC_MTL_TC0_ETS_STATUS_ADR                        ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x14) )
#define ETHMAC_MTL_TC0_QUANTUM_WEIGHT_ADR                    ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x18) )
#define ETHMAC_MTL_RXQ0_OPERATION_MODE_ADR                   ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x40) )
#define ETHMAC_MTL_RXQ0_MISSED_PKT_OVERFLOW_CNT_ADR          ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x44) )
#define ETHMAC_MTL_RXQ0_DEBUG_ADR                            ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x48) )
#define ETHMAC_MTL_RXQ0_CONTROL_ADR                          ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x4C) )
#define ETHMAC_MTL_RXQ0_FLOW_CONTROL_ADR                     ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x50) )
#define ETHMAC_MTL_Q0_INTERRUPT_ENABLE_ADR                   ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x70) )
#define ETHMAC_MTL_Q0_INTERRUPT_STATUS_ADR                   ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x74) )
#define XGMAC_MTL_TCQ1_BASE_ADR                              ( (XGMAC_BASE_ADR + 0x1180) )
#define ETHMAC_MTL_TXQ1_OPERATION_MODE_ADR                   ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x0) )
#define ETHMAC_MTL_TXQ1_UNDERFLOW_ADR                        ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x4) )
#define ETHMAC_MTL_TXQ1_DEBUG_ADR                            ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x8) )
#define ETHMAC_MTL_TC1_ETS_CONTROL_ADR                       ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x10) )
#define ETHMAC_MTL_TC1_ETS_STATUS_ADR                        ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x14) )
#define ETHMAC_MTL_TC1_QUANTUM_WEIGHT_ADR                    ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x18) )
#define ETHMAC_MTL_TC1_SENDSLOPECREDIT_ADR                   ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x1C) )
#define ETHMAC_MTL_TC1_HICREDIT_ADR                          ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x20) )
#define ETHMAC_MTL_TC1_LOCREDIT_ADR                          ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x24) )
#define ETHMAC_MTL_RXQ1_OPERATION_MODE_ADR                   ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x40) )
#define ETHMAC_MTL_RXQ1_MISSED_PKT_OVERFLOW_CNT_ADR          ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x44) )
#define ETHMAC_MTL_RXQ1_DEBUG_ADR                            ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x48) )
#define ETHMAC_MTL_RXQ1_CONTROL_ADR                          ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x4C) )
#define ETHMAC_MTL_RXQ1_FLOW_CONTROL_ADR                     ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x50) )
#define ETHMAC_MTL_Q1_INTERRUPT_ENABLE_ADR                   ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x70) )
#define ETHMAC_MTL_Q1_INTERRUPT_STATUS_ADR                   ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x74) )
#define XGMAC_DMA_BASE_ADR                                   ( (XGMAC_BASE_ADR + 0x3000) )
#define ETHMAC_DMA_MODE_ADR                                  ( (XGMAC_DMA_BASE_ADR + 0x0) )
#define ETHMAC_DMA_SYSBUS_MODE_ADR                           ( (XGMAC_DMA_BASE_ADR + 0x4) )
#define ETHMAC_DMA_INTERRUPT_STATUS_ADR                      ( (XGMAC_DMA_BASE_ADR + 0x8) )
#define ETHMAC_AXI_TX_AR_ACE_CONTROL_ADR                     ( (XGMAC_DMA_BASE_ADR + 0x10) )
#define ETHMAC_AXI_RX_AW_ACE_CONTROL_ADR                     ( (XGMAC_DMA_BASE_ADR + 0x18) )
#define ETHMAC_AXI_TXRX_AWAR_ACE_CONTROL_ADR                 ( (XGMAC_DMA_BASE_ADR + 0x1C) )
#define ETHMAC_DMA_DEBUG_STATUS0_ADR                         ( (XGMAC_DMA_BASE_ADR + 0x20) )
#define ETHMAC_DMA_DEBUG_STATUS1_ADR                         ( (XGMAC_DMA_BASE_ADR + 0x24) )
#define ETHMAC_DMA_DEBUG_STATUS3_ADR                         ( (XGMAC_DMA_BASE_ADR + 0x2C) )
#define ETHMAC_DMA_TX_EDMA_CONTROL_ADR                       ( (XGMAC_DMA_BASE_ADR + 0x40) )
#define ETHMAC_DMA_RX_EDMA_CONTROL_ADR                       ( (XGMAC_DMA_BASE_ADR + 0x44) )
#define ETHMAC_AXI_LPI_ENTRY_INTERVAL_ADR                    ( (XGMAC_DMA_BASE_ADR + 0x50) )
#define XGMAC_DMA_CH0_BASE_ADR                               ( (XGMAC_BASE_ADR + 0x3100) )
#define ETHMAC_DMA_CH0_CONTROL_ADR                           ( (XGMAC_DMA_CH0_BASE_ADR + 0x0) )
#define ETHMAC_DMA_CH0_TX_CONTROL_ADR                        ( (XGMAC_DMA_CH0_BASE_ADR + 0x4) )
#define ETHMAC_DMA_CH0_RX_CONTROL_ADR                        ( (XGMAC_DMA_CH0_BASE_ADR + 0x8) )
#define ETHMAC_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_ADR      ( (XGMAC_DMA_CH0_BASE_ADR + 0xC) )
#define ETHMAC_DMA_CH0_TXDESC_LIST_LADDRESS_ADR              ( (XGMAC_DMA_CH0_BASE_ADR + 0x14) )
#define ETHMAC_DMA_CH0_RXDESC_LIST_LADDRESS_ADR              ( (XGMAC_DMA_CH0_BASE_ADR + 0x1C) )
#define ETHMAC_DMA_CH0_TXDESC_TAIL_LPOINTER_ADR              ( (XGMAC_DMA_CH0_BASE_ADR + 0x24) )
#define ETHMAC_DMA_CH0_RXDESC_TAIL_LPOINTER_ADR              ( (XGMAC_DMA_CH0_BASE_ADR + 0x2C) )
#define ETHMAC_DMA_CH0_TXDESC_RING_LENGTH_ADR                ( (XGMAC_DMA_CH0_BASE_ADR + 0x30) )
#define ETHMAC_DMA_CH0_RXDESC_RING_LENGTH_ADR                ( (XGMAC_DMA_CH0_BASE_ADR + 0x34) )
#define ETHMAC_DMA_CH0_INTERRUPT_ENABLE_ADR                  ( (XGMAC_DMA_CH0_BASE_ADR + 0x38) )
#define ETHMAC_DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER_ADR       ( (XGMAC_DMA_CH0_BASE_ADR + 0x3C) )
#define ETHMAC_DMA_CH0_CURRENT_APP_TXDESC_L_ADR              ( (XGMAC_DMA_CH0_BASE_ADR + 0x44) )
#define ETHMAC_DMA_CH0_CURRENT_APP_RXDESC_L_ADR              ( (XGMAC_DMA_CH0_BASE_ADR + 0x4C) )
#define ETHMAC_DMA_CH0_CURRENT_APP_TXBUFFER_H_ADR            ( (XGMAC_DMA_CH0_BASE_ADR + 0x50) )
#define ETHMAC_DMA_CH0_CURRENT_APP_TXBUFFER_L_ADR            ( (XGMAC_DMA_CH0_BASE_ADR + 0x54) )
#define ETHMAC_DMA_CH0_CURRENT_APP_RXBUFFER_H_ADR            ( (XGMAC_DMA_CH0_BASE_ADR + 0x58) )
#define ETHMAC_DMA_CH0_CURRENT_APP_RXBUFFER_L_ADR            ( (XGMAC_DMA_CH0_BASE_ADR + 0x5C) )
#define ETHMAC_DMA_CH0_STATUS_ADR                            ( (XGMAC_DMA_CH0_BASE_ADR + 0x60) )
#define ETHMAC_DMA_CH0_DEBUG_STATUS_ADR                      ( (XGMAC_DMA_CH0_BASE_ADR + 0x64) )
#define ETHMAC_DMA_CH0_DESC_MEM_CACHE_FILL_LEVEL_ADR         ( (XGMAC_DMA_CH0_BASE_ADR + 0x68) )
#define ETHMAC_DMA_CH0_MISS_FRAME_CNT_ADR                    ( (XGMAC_DMA_CH0_BASE_ADR + 0x6C) )
#define ETHMAC_DMA_CH0_TX_DATA_XFER_RING_OFFSET_ADR          ( (XGMAC_DMA_CH0_BASE_ADR + 0x70) )
#define ETHMAC_DMA_CH0_RX_DATA_XFER_RING_OFFSET_ADR          ( (XGMAC_DMA_CH0_BASE_ADR + 0x74) )
#define ETHMAC_DMA_CH0_TX_DESC_WRITE_RING_OFFSET_ADR         ( (XGMAC_DMA_CH0_BASE_ADR + 0x78) )
#define ETHMAC_DMA_CH0_RX_DESC_WRITE_RING_OFFSET_ADR         ( (XGMAC_DMA_CH0_BASE_ADR + 0x7C) )
#define XGMAC_DMA_CH1_BASE_ADR                               ( (XGMAC_BASE_ADR + 0x3180) )
#define ETHMAC_DMA_CH1_CONTROL_ADR                           ( (XGMAC_DMA_CH1_BASE_ADR + 0x0) )
#define ETHMAC_DMA_CH1_TX_CONTROL_ADR                        ( (XGMAC_DMA_CH1_BASE_ADR + 0x4) )
#define ETHMAC_DMA_CH1_RX_CONTROL_ADR                        ( (XGMAC_DMA_CH1_BASE_ADR + 0x8) )
#define ETHMAC_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_ADR      ( (XGMAC_DMA_CH1_BASE_ADR + 0xC) )
#define ETHMAC_DMA_CH1_TXDESC_LIST_LADDRESS_ADR              ( (XGMAC_DMA_CH1_BASE_ADR + 0x14) )
#define ETHMAC_DMA_CH1_RXDESC_LIST_LADDRESS_ADR              ( (XGMAC_DMA_CH1_BASE_ADR + 0x1C) )
#define ETHMAC_DMA_CH1_TXDESC_TAIL_LPOINTER_ADR              ( (XGMAC_DMA_CH1_BASE_ADR + 0x24) )
#define ETHMAC_DMA_CH1_RXDESC_TAIL_LPOINTER_ADR              ( (XGMAC_DMA_CH1_BASE_ADR + 0x2C) )
#define ETHMAC_DMA_CH1_TXDESC_RING_LENGTH_ADR                ( (XGMAC_DMA_CH1_BASE_ADR + 0x30) )
#define ETHMAC_DMA_CH1_RXDESC_RING_LENGTH_ADR                ( (XGMAC_DMA_CH1_BASE_ADR + 0x34) )
#define ETHMAC_DMA_CH1_INTERRUPT_ENABLE_ADR                  ( (XGMAC_DMA_CH1_BASE_ADR + 0x38) )
#define ETHMAC_DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER_ADR       ( (XGMAC_DMA_CH1_BASE_ADR + 0x3C) )
#define ETHMAC_DMA_CH1_CURRENT_APP_TXDESC_L_ADR              ( (XGMAC_DMA_CH1_BASE_ADR + 0x44) )
#define ETHMAC_DMA_CH1_CURRENT_APP_RXDESC_L_ADR              ( (XGMAC_DMA_CH1_BASE_ADR + 0x4C) )
#define ETHMAC_DMA_CH1_CURRENT_APP_TXBUFFER_L_ADR            ( (XGMAC_DMA_CH1_BASE_ADR + 0x54) )
#define ETHMAC_DMA_CH1_CURRENT_APP_RXBUFFER_L_ADR            ( (XGMAC_DMA_CH1_BASE_ADR + 0x5C) )
#define ETHMAC_DMA_CH1_STATUS_ADR                            ( (XGMAC_DMA_CH1_BASE_ADR + 0x60) )
#define ETHMAC_DMA_CH1_DEBUG_STATUS_ADR                      ( (XGMAC_DMA_CH1_BASE_ADR + 0x64) )
#define ETHMAC_DMA_CH1_DESC_MEM_CACHE_FILL_LEVEL_ADR         ( (XGMAC_DMA_CH1_BASE_ADR + 0x68) )
#define ETHMAC_DMA_CH1_MISS_FRAME_CNT_ADR                    ( (XGMAC_DMA_CH1_BASE_ADR + 0x6C) )
#define ETHMAC_DMA_CH1_TX_DATA_XFER_RING_OFFSET_ADR          ( (XGMAC_DMA_CH1_BASE_ADR + 0x70) )
#define ETHMAC_DMA_CH1_RX_DATA_XFER_RING_OFFSET_ADR          ( (XGMAC_DMA_CH1_BASE_ADR + 0x74) )
#define ETHMAC_DMA_CH1_TX_DESC_WRITE_RING_OFFSET_ADR         ( (XGMAC_DMA_CH1_BASE_ADR + 0x78) )
#define ETHMAC_DMA_CH1_RX_DESC_WRITE_RING_OFFSET_ADR         ( (XGMAC_DMA_CH1_BASE_ADR + 0x7C) )
#define XGMAC_DMA_DUMMY_BASE_ADR                             ( (XGMAC_BASE_ADR + 0x3FF8) )
#define ETHMAC_DMA_DUMMY_ADR                                 ( (XGMAC_DMA_DUMMY_BASE_ADR + 0x4) )
#define XPCS_BASE_ADR                                        ( (PBI_AP16_CONTROL_ADR + 0x400000) )
#define XS_PCS_MMD_BASE_ADR                                  ( (XPCS_BASE_ADR + 0x30000) )
#define XPCS_SR_XS_PCS_CTRL1_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0x0) )
#define XPCS_SR_XS_PCS_STS1_ADR                              ( (XS_PCS_MMD_BASE_ADR + 0x4) )
#define XPCS_SR_XS_PCS_DEV_ID1_ADR                           ( (XS_PCS_MMD_BASE_ADR + 0x8) )
#define XPCS_SR_XS_PCS_DEV_ID2_ADR                           ( (XS_PCS_MMD_BASE_ADR + 0xC) )
#define XPCS_SR_XS_PCS_SPD_ABL_ADR                           ( (XS_PCS_MMD_BASE_ADR + 0x10) )
#define XPCS_SR_XS_PCS_DEV_PKG1_ADR                          ( (XS_PCS_MMD_BASE_ADR + 0x14) )
#define XPCS_SR_XS_PCS_DEV_PKG2_ADR                          ( (XS_PCS_MMD_BASE_ADR + 0x18) )
#define XPCS_SR_XS_PCS_CTRL2_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0x1C) )
#define XPCS_SR_XS_PCS_STS2_ADR                              ( (XS_PCS_MMD_BASE_ADR + 0x20) )
#define XPCS_SR_XS_PCS_PKG1_ADR                              ( (XS_PCS_MMD_BASE_ADR + 0x38) )
#define XPCS_SR_XS_PCS_PKG2_ADR                              ( (XS_PCS_MMD_BASE_ADR + 0x3C) )
#define XPCS_SR_XS_PCS_EEE_ABL_ADR                           ( (XS_PCS_MMD_BASE_ADR + 0x50) )
#define XPCS_SR_XS_PCS_EEE_WKERR_ADR                         ( (XS_PCS_MMD_BASE_ADR + 0x58) )
#define XPCS_SR_XS_PCS_LSTS_ADR                              ( (XS_PCS_MMD_BASE_ADR + 0x60) )
#define XPCS_SR_XS_PCS_TCTRL_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0x64) )
#define XPCS_SR_XS_PCS_KR_STS1_ADR                           ( (XS_PCS_MMD_BASE_ADR + 0x80) )
#define XPCS_SR_XS_PCS_KR_STS2_ADR                           ( (XS_PCS_MMD_BASE_ADR + 0x84) )
#define XPCS_SR_XS_PCS_TP_A0_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0x88) )
#define XPCS_SR_XS_PCS_TP_A1_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0x8C) )
#define XPCS_SR_XS_PCS_TP_A2_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0x90) )
#define XPCS_SR_XS_PCS_TP_A3_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0x94) )
#define XPCS_SR_XS_PCS_TP_B0_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0x98) )
#define XPCS_SR_XS_PCS_TP_B1_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0x9C) )
#define XPCS_SR_XS_PCS_TP_B2_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0xA0) )
#define XPCS_SR_XS_PCS_TP_B3_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0xA4) )
#define XPCS_SR_XS_PCS_TP_CTRL_ADR                           ( (XS_PCS_MMD_BASE_ADR + 0xA8) )
#define XPCS_SR_XS_PCS_TP_ERRCTR_ADR                         ( (XS_PCS_MMD_BASE_ADR + 0xAC) )
#define XPCS_SR_PCS_TIME_SYNC_PCS_ABL_ADR                    ( (XS_PCS_MMD_BASE_ADR + 0x1C20) )
#define XPCS_SR_PCS_TIME_SYNC_TX_MAX_DLY_LWR_ADR             ( (XS_PCS_MMD_BASE_ADR + 0x1C24) )
#define XPCS_SR_PCS_TIME_SYNC_TX_MAX_DLY_UPR_ADR             ( (XS_PCS_MMD_BASE_ADR + 0x1C28) )
#define XPCS_SR_PCS_TIME_SYNC_TX_MIN_DLY_LWR_ADR             ( (XS_PCS_MMD_BASE_ADR + 0x1C2C) )
#define XPCS_SR_PCS_TIME_SYNC_TX_MIN_DLY_UPR_ADR             ( (XS_PCS_MMD_BASE_ADR + 0x1C30) )
#define XPCS_SR_PCS_TIME_SYNC_RX_MAX_DLY_LWR_ADR             ( (XS_PCS_MMD_BASE_ADR + 0x1C34) )
#define XPCS_SR_PCS_TIME_SYNC_RX_MAX_DLY_UPR_ADR             ( (XS_PCS_MMD_BASE_ADR + 0x1C38) )
#define XPCS_SR_PCS_TIME_SYNC_RX_MIN_DLY_LWR_ADR             ( (XS_PCS_MMD_BASE_ADR + 0x1C3C) )
#define XPCS_SR_PCS_TIME_SYNC_RX_MIN_DLY_UPR_ADR             ( (XS_PCS_MMD_BASE_ADR + 0x1C40) )
#define XPCS_VR_XS_PCS_DIG_CTRL1_ADR                         ( (XS_PCS_MMD_BASE_ADR + 0x8000) )
#define XPCS_VR_XS_PCS_DIG_CTRL2_ADR                         ( (XS_PCS_MMD_BASE_ADR + 0x8004) )
#define XPCS_VR_XS_PCS_DIG_ERRCNT_ADR                        ( (XS_PCS_MMD_BASE_ADR + 0x8008) )
#define XPCS_VR_XS_PCS_XAUI_CTRL_ADR                         ( (XS_PCS_MMD_BASE_ADR + 0x8010) )
#define XPCS_VR_XS_PCS_DEBUG_CTRL_ADR                        ( (XS_PCS_MMD_BASE_ADR + 0x8014) )
#define XPCS_VR_XS_PCS_EEE_MCTRL_ADR                         ( (XS_PCS_MMD_BASE_ADR + 0x8018) )
#define XPCS_VR_XS_PCS_KR_CTRL_ADR                           ( (XS_PCS_MMD_BASE_ADR + 0x801C) )
#define XPCS_VR_XS_PCS_EEE_TXTIMER_ADR                       ( (XS_PCS_MMD_BASE_ADR + 0x8020) )
#define XPCS_VR_XS_PCS_EEE_RXTIMER_ADR                       ( (XS_PCS_MMD_BASE_ADR + 0x8024) )
#define XPCS_VR_XS_PCS_DIG_STS_ADR                           ( (XS_PCS_MMD_BASE_ADR + 0x8040) )
#define XPCS_VR_XS_PCS_ICG_ERRCNT1_ADR                       ( (XS_PCS_MMD_BASE_ADR + 0x8044) )
#define VS_MMD1_BASE_ADR                                     ( (XPCS_BASE_ADR + 0x1E0000) )
#define XPCS_SR_VSMMD_PMA_ID1_ADR                            ( (VS_MMD1_BASE_ADR + 0x0) )
#define XPCS_SR_VSMMD_PMA_ID2_ADR                            ( (VS_MMD1_BASE_ADR + 0x4) )
#define XPCS_SR_VSMMD_DEV_ID1_ADR                            ( (VS_MMD1_BASE_ADR + 0x8) )
#define XPCS_SR_VSMMD_DEV_ID2_ADR                            ( (VS_MMD1_BASE_ADR + 0xC) )
#define XPCS_SR_VSMMD_PCS_ID1_ADR                            ( (VS_MMD1_BASE_ADR + 0x10) )
#define XPCS_SR_VSMMD_PCS_ID2_ADR                            ( (VS_MMD1_BASE_ADR + 0x14) )
#define XPCS_SR_VSMMD_AN_ID1_ADR                             ( (VS_MMD1_BASE_ADR + 0x18) )
#define XPCS_SR_VSMMD_AN_ID2_ADR                             ( (VS_MMD1_BASE_ADR + 0x1C) )
#define XPCS_SR_VSMMD_STS_ADR                                ( (VS_MMD1_BASE_ADR + 0x20) )
#define XPCS_SR_VSMMD_CTRL_ADR                               ( (VS_MMD1_BASE_ADR + 0x24) )
#define XPCS_SR_VSMMD_PKGID1_ADR                             ( (VS_MMD1_BASE_ADR + 0x38) )
#define XPCS_SR_VSMMD_PKGID2_ADR                             ( (VS_MMD1_BASE_ADR + 0x3C) )
#define VS_MII_MMD_BASE_ADR                                  (  (XPCS_BASE_ADR + 0x1F0000) )
#define XPCS_SR_MII_CTRL_ADR                                 ( (VS_MII_MMD_BASE_ADR + 0x0) )
#define XPCS_SR_MII_STS_ADR                                  ( (VS_MII_MMD_BASE_ADR + 0x4) )
#define XPCS_SR_MII_DEV_ID1_ADR                              ( (VS_MII_MMD_BASE_ADR + 0x8) )
#define XPCS_SR_MII_DEV_ID2_ADR                              ( (VS_MII_MMD_BASE_ADR + 0xC) )
#define XPCS_SR_MII_AN_ADV_ADR                               ( (VS_MII_MMD_BASE_ADR + 0x10) )
#define XPCS_SR_MII_LP_BABL_ADR                              ( (VS_MII_MMD_BASE_ADR + 0x14) )
#define XPCS_SR_MII_EXPN_ADR                                 ( (VS_MII_MMD_BASE_ADR + 0x18) )
#define XPCS_SR_MII_EXT_STS_ADR                              ( (VS_MII_MMD_BASE_ADR + 0x3C) )
#define XPCS_VR_MII_DIG_CTRL1_ADR                            ( (VS_MII_MMD_BASE_ADR + 0x8000) )
#define XPCS_VR_MII_AN_CTRL_ADR                              ( (VS_MII_MMD_BASE_ADR + 0x8004) )
#define XPCS_VR_MII_AN_INTR_STS_ADR                          ( (VS_MII_MMD_BASE_ADR + 0x8008) )
#define XPCS_VR_MII_LINK_TIMER_CTRL_ADR                      ( (VS_MII_MMD_BASE_ADR + 0x8028) )
#define XPCS_VR_MII_ICG_ERRCNT1_ADR                          ( (VS_MII_MMD_BASE_ADR + 0x8044) )
#define PMA_BASE_ADR                     (   (PBI_AP16_CONTROL_ADR + 0x600000) )
#define PMA_CONTROL_0_ADR                (   (PMA_BASE_ADR + 0x0000) )
#define PCIE_DBI_BASE_ADR                              ( (PCIDBG_BASE_ADR) )
#define PF0_TYPE0_HDR_BaseAddress          ( (PCIE_DBI_BASE_ADR + 0x0) )
#define PF0_TYPE1_HDR_BaseAddress          ( (PCIE_DBI_BASE_ADR + 0x0) )
#define PF0_TYPE0_HDR_DBI2_BaseAddress     ( (PCIE_DBI_BASE_ADR + 0x100000) )
#define PF0_VC_CAP_BaseAddress             ( (PCIE_DBI_BASE_ADR + 0x148) )
#define PF0_SPCIE_CAP_BaseAddress          ( (PCIE_DBI_BASE_ADR + 0x1d8) )
#define PF0_PL16G_CAP_BaseAddress          ( (PCIE_DBI_BASE_ADR + 0x1e8) )
#define PF0_MARGIN_CAP_BaseAddress         ( (PCIE_DBI_BASE_ADR + 0x20c) )
#define PF0_L1SUB_CAP_BaseAddress          ( (PCIE_DBI_BASE_ADR + 0x224) )
#define PF0_RAS_DES_CAP_BaseAddress        ( (PCIE_DBI_BASE_ADR + 0x234) )
#define PF0_PM_CAP_BaseAddress             ( (PCIE_DBI_BASE_ADR + 0x40) )
#define PF0_PCIE_CAP_BaseAddress           ( (PCIE_DBI_BASE_ADR + 0x70) )
#define PF0_PCIE_CAP_DBI2_BaseAddress      ( (PCIE_DBI_BASE_ADR + 0x100070) )
#define PF0_AER_CAP_BaseAddress            ( (PCIE_DBI_BASE_ADR + 0x100) )
#define PF0_MSI_CAP_BaseAddress            ( (PCIE_DBI_BASE_ADR + 0x50) )
#define PF0_MSIX_CAP_BaseAddress           ( (PCIE_DBI_BASE_ADR + 0xb0) )
#define PF0_MSIX_CAP_DBI2_BaseAddress      ( (PCIE_DBI_BASE_ADR + 0x1000b0) )
#define PF0_LTR_CAP_BaseAddress            ( (PCIE_DBI_BASE_ADR + 0x21c) )
#define PF0_DLINK_CAP_BaseAddress          ( (PCIE_DBI_BASE_ADR + 0x334) )
#define PF0_DMA_CAP_BaseAddress            ( (PCIE_DBI_BASE_ADR + 0x380000) )
#define PF0_ATU_CAP_BaseAddress            ( (PCIE_DBI_BASE_ADR + 0x300000) )
#define PF0_PORT_LOGIC_BaseAddress         ( (PCIE_DBI_BASE_ADR + 0x700) )
#define PCIE_DBI_DEVICE_ID_VENDOR_ID_REG_ADR                                     ( (PF0_TYPE0_HDR_BaseAddress + 0x0) )
#define PCIE_DBI_STATUS_COMMAND_REG_ADR                                          ( (PF0_TYPE0_HDR_BaseAddress + 0x4) )
#define PCIE_DBI_CLASS_CODE_REVISION_ID_ADR                                      ( (PF0_TYPE0_HDR_BaseAddress + 0x8) )
#define PCIE_DBI_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_ADR                ( (PF0_TYPE0_HDR_BaseAddress + 0xc) )
#define PCIE_DBI_BAR0_REG_ADR                                                    ( (PF0_TYPE0_HDR_BaseAddress + 0x10) )
#define PCIE_DBI_BAR1_REG_ADR                                                    ( (PF0_TYPE0_HDR_BaseAddress + 0x14) )
#define PCIE_DBI_BAR2_REG_ADR                                                    ( (PF0_TYPE0_HDR_BaseAddress + 0x18) )
#define PCIE_DBI_BAR3_REG_ADR                                                    ( (PF0_TYPE0_HDR_BaseAddress + 0x1c) )
#define PCIE_DBI_BAR4_REG_ADR                                                    ( (PF0_TYPE0_HDR_BaseAddress + 0x20) )
#define PCIE_DBI_BAR5_REG_ADR                                                    ( (PF0_TYPE0_HDR_BaseAddress + 0x24) )
#define PCIE_DBI_CARDBUS_CIS_PTR_REG_ADR                                         ( (PF0_TYPE0_HDR_BaseAddress + 0x28) )
#define PCIE_DBI_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_ADR                        ( (PF0_TYPE0_HDR_BaseAddress + 0x2c) )
#define PCIE_DBI_EXP_ROM_BASE_ADDR_REG_ADR                                       ( (PF0_TYPE0_HDR_BaseAddress + 0x30) )
#define PCIE_DBI_PCI_CAP_PTR_REG_ADR                                             ( (PF0_TYPE0_HDR_BaseAddress + 0x34) )
#define PCIE_DBI_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_ADR      ( (PF0_TYPE0_HDR_BaseAddress + 0x3c) )
#define PCIE_DBI_BAR0_MASK_REG_ADR                                               ( (PF0_TYPE0_HDR_DBI2_BaseAddress + 0x10) )
#define PCIE_DBI_BAR1_MASK_REG_ADR                                               ( (PF0_TYPE0_HDR_DBI2_BaseAddress + 0x14) )
#define PCIE_DBI_BAR2_MASK_REG_ADR                                               ( (PF0_TYPE0_HDR_DBI2_BaseAddress + 0x18) )
#define PCIE_DBI_BAR3_MASK_REG_ADR                                               ( (PF0_TYPE0_HDR_DBI2_BaseAddress + 0x1c) )
#define PCIE_DBI_BAR4_MASK_REG_ADR                                               ( (PF0_TYPE0_HDR_DBI2_BaseAddress + 0x20) )
#define PCIE_DBI_BAR5_MASK_REG_ADR                                               ( (PF0_TYPE0_HDR_DBI2_BaseAddress + 0x24) )
#define PCIE_DBI_EXP_ROM_BAR_MASK_REG_ADR                                        ( (PF0_TYPE0_HDR_DBI2_BaseAddress + 0x30) )
#define PCIE_DBI_TYPE1_DEV_ID_VEND_ID_REG_ADR                                    ( (PF0_TYPE1_HDR_BaseAddress + 0x0) )
#define PCIE_DBI_TYPE1_STATUS_COMMAND_REG_ADR                                    ( (PF0_TYPE1_HDR_BaseAddress + 0x4) )
#define PCIE_DBI_TYPE1_CLASS_CODE_REV_ID_REG_ADR                                 ( (PF0_TYPE1_HDR_BaseAddress + 0x8) )
#define PCIE_DBI_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_ADR                 ( (PF0_TYPE1_HDR_BaseAddress + 0xc) )
#define PCIE_DBI_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_ADR                   ( (PF0_TYPE1_HDR_BaseAddress + 0x18) )
#define PCIE_DBI_SEC_STAT_IO_LIMIT_IO_BASE_REG_ADR                               ( (PF0_TYPE1_HDR_BaseAddress + 0x1c) )
#define PCIE_DBI_MEM_LIMIT_MEM_BASE_REG_ADR                                      ( (PF0_TYPE1_HDR_BaseAddress + 0x20) )
#define PCIE_DBI_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_ADR                            ( (PF0_TYPE1_HDR_BaseAddress + 0x24) )
#define PCIE_DBI_PREF_BASE_UPPER_REG_ADR                                         ( (PF0_TYPE1_HDR_BaseAddress + 0x28) )
#define PCIE_DBI_PREF_LIMIT_UPPER_REG_ADR                                        ( (PF0_TYPE1_HDR_BaseAddress + 0x2c) )
#define PCIE_DBI_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_ADR                            ( (PF0_TYPE1_HDR_BaseAddress + 0x30) )
#define PCIE_DBI_TYPE1_CAP_PTR_REG_ADR                                           ( (PF0_TYPE1_HDR_BaseAddress + 0x34) )
#define PCIE_DBI_TYPE1_EXP_ROM_BASE_REG_ADR                                      ( (PF0_TYPE1_HDR_BaseAddress + 0x38) )
#define PCIE_DBI_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_ADR                            ( (PF0_TYPE1_HDR_BaseAddress + 0x3c) )
#define PCIE_DBI_VC_BASE_ADR                                                     ( (PF0_VC_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_VC_CAPABILITIES_REG_1_ADR                                       ( (PF0_VC_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_VC_CAPABILITIES_REG_2_ADR                                       ( (PF0_VC_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_VC_STATUS_CONTROL_REG_ADR                                       ( (PF0_VC_CAP_BaseAddress + 0xc) )
#define PCIE_DBI_RESOURCE_CAP_REG_VC0_ADR                                        ( (PF0_VC_CAP_BaseAddress + 0x10) )
#define PCIE_DBI_RESOURCE_CON_REG_VC0_ADR                                        ( (PF0_VC_CAP_BaseAddress + 0x14) )
#define PCIE_DBI_RESOURCE_STATUS_REG_VC0_ADR                                     ( (PF0_VC_CAP_BaseAddress + 0x18) )
#define PCIE_DBI_RESOURCE_CAP_REG_VC1_ADR                                        ( (PF0_VC_CAP_BaseAddress + 0x1c) )
#define PCIE_DBI_RESOURCE_CON_REG_VC1_ADR                                        ( (PF0_VC_CAP_BaseAddress + 0x20) )
#define PCIE_DBI_RESOURCE_STATUS_REG_VC1_ADR                                     ( (PF0_VC_CAP_BaseAddress + 0x24) )
#define PCIE_DBI_RESOURCE_CAP_REG_VC2_ADR                                        ( (PF0_VC_CAP_BaseAddress + 0x28) )
#define PCIE_DBI_RESOURCE_CON_REG_VC2_ADR                                        ( (PF0_VC_CAP_BaseAddress + 0x2c) )
#define PCIE_DBI_RESOURCE_STATUS_REG_VC2_ADR                                     ( (PF0_VC_CAP_BaseAddress + 0x30) )
#define PCIE_DBI_RESOURCE_CAP_REG_VC3_ADR                                        ( (PF0_VC_CAP_BaseAddress + 0x34) )
#define PCIE_DBI_RESOURCE_CON_REG_VC3_ADR                                        ( (PF0_VC_CAP_BaseAddress + 0x38) )
#define PCIE_DBI_RESOURCE_STATUS_REG_VC3_ADR                                     ( (PF0_VC_CAP_BaseAddress + 0x3c) )
#define PCIE_DBI_RESOURCE_CAP_REG_VC4_ADR                                        ( (PF0_VC_CAP_BaseAddress + 0x40) )
#define PCIE_DBI_RESOURCE_CON_REG_VC4_ADR                                        ( (PF0_VC_CAP_BaseAddress + 0x44) )
#define PCIE_DBI_RESOURCE_STATUS_REG_VC4_ADR                                     ( (PF0_VC_CAP_BaseAddress + 0x48) )
#define PCIE_DBI_RESOURCE_CAP_REG_VC5_ADR                                        ( (PF0_VC_CAP_BaseAddress + 0x4c) )
#define PCIE_DBI_RESOURCE_CON_REG_VC5_ADR                                        ( (PF0_VC_CAP_BaseAddress + 0x50) )
#define PCIE_DBI_RESOURCE_STATUS_REG_VC5_ADR                                     ( (PF0_VC_CAP_BaseAddress + 0x54) )
#define PCIE_DBI_RESOURCE_CAP_REG_VC6_ADR                                        ( (PF0_VC_CAP_BaseAddress + 0x58) )
#define PCIE_DBI_RESOURCE_CON_REG_VC6_ADR                                        ( (PF0_VC_CAP_BaseAddress + 0x5c) )
#define PCIE_DBI_RESOURCE_STATUS_REG_VC6_ADR                                     ( (PF0_VC_CAP_BaseAddress + 0x60) )
#define PCIE_DBI_RESOURCE_CAP_REG_VC7_ADR                                        ( (PF0_VC_CAP_BaseAddress + 0x64) )
#define PCIE_DBI_RESOURCE_CON_REG_VC7_ADR                                        ( (PF0_VC_CAP_BaseAddress + 0x68) )
#define PCIE_DBI_RESOURCE_STATUS_REG_VC7_ADR                                     ( (PF0_VC_CAP_BaseAddress + 0x6c) )
#define PCIE_DBI_SPCIE_CAP_HEADER_REG_ADR                                        ( (PF0_SPCIE_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_LINK_CONTROL3_REG_ADR                                           ( (PF0_SPCIE_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_LANE_ERR_STATUS_REG_ADR                                         ( (PF0_SPCIE_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_SPCIE_CAP_OFF_0CH_REG_ADR                                       ( (PF0_SPCIE_CAP_BaseAddress + 0xc) )
#define PCIE_DBI_PL16G_EXT_CAP_HDR_REG_ADR                                       ( (PF0_PL16G_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_PL16G_CAPABILITY_REG_ADR                                        ( (PF0_PL16G_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_PL16G_CONTROL_REG_ADR                                           ( (PF0_PL16G_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_PL16G_STATUS_REG_ADR                                            ( (PF0_PL16G_CAP_BaseAddress + 0xc) )
#define PCIE_DBI_PL16G_LC_DPAR_STATUS_REG_ADR                                    ( (PF0_PL16G_CAP_BaseAddress + 0x10) )
#define PCIE_DBI_PL16G_FIRST_RETIMER_DPAR_STATUS_REG_ADR                         ( (PF0_PL16G_CAP_BaseAddress + 0x14) )
#define PCIE_DBI_PL16G_SECOND_RETIMER_DPAR_STATUS_REG_ADR                        ( (PF0_PL16G_CAP_BaseAddress + 0x18) )
#define PCIE_DBI_PL16G_CAP_OFF_20H_REG_ADR                                       ( (PF0_PL16G_CAP_BaseAddress + 0x20) )
#define PCIE_DBI_MARGIN_EXT_CAP_HDR_REG_ADR                                      ( (PF0_MARGIN_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_MARGIN_PORT_CAPABILITIES_STATUS_REG_ADR                         ( (PF0_MARGIN_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_MARGIN_LANE_CNTRL_STATUS0_REG_ADR                               ( (PF0_MARGIN_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_MARGIN_LANE_CNTRL_STATUS1_REG_ADR                               ( (PF0_MARGIN_CAP_BaseAddress + 0xc) )
#define PCIE_DBI_L1SUB_CAP_HEADER_REG_ADR                                        ( (PF0_L1SUB_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_L1SUB_CAPABILITY_REG_ADR                                        ( (PF0_L1SUB_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_L1SUB_CONTROL1_REG_ADR                                          ( (PF0_L1SUB_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_L1SUB_CONTROL2_REG_ADR                                          ( (PF0_L1SUB_CAP_BaseAddress + 0xc) )
#define PCIE_DBI_RAS_DES_CAP_HEADER_REG_ADR                                      ( (PF0_RAS_DES_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_VENDOR_SPECIFIC_HEADER_REG_ADR                                  ( (PF0_RAS_DES_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_EVENT_COUNTER_CONTROL_REG_ADR                                   ( (PF0_RAS_DES_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_EVENT_COUNTER_DATA_REG_ADR                                      ( (PF0_RAS_DES_CAP_BaseAddress + 0xc) )
#define PCIE_DBI_TIME_BASED_ANALYSIS_CONTROL_REG_ADR                             ( (PF0_RAS_DES_CAP_BaseAddress + 0x10) )
#define PCIE_DBI_TIME_BASED_ANALYSIS_DATA_REG_ADR                                ( (PF0_RAS_DES_CAP_BaseAddress + 0x14) )
#define PCIE_DBI_EINJ_ENABLE_REG_ADR                                             ( (PF0_RAS_DES_CAP_BaseAddress + 0x30) )
#define PCIE_DBI_EINJ0_CRC_REG_ADR                                               ( (PF0_RAS_DES_CAP_BaseAddress + 0x34) )
#define PCIE_DBI_EINJ1_SEQNUM_REG_ADR                                            ( (PF0_RAS_DES_CAP_BaseAddress + 0x38) )
#define PCIE_DBI_EINJ2_DLLP_REG_ADR                                              ( (PF0_RAS_DES_CAP_BaseAddress + 0x3c) )
#define PCIE_DBI_EINJ3_SYMBOL_REG_ADR                                            ( (PF0_RAS_DES_CAP_BaseAddress + 0x40) )
#define PCIE_DBI_EINJ4_FC_REG_ADR                                                ( (PF0_RAS_DES_CAP_BaseAddress + 0x44) )
#define PCIE_DBI_EINJ5_SP_TLP_REG_ADR                                            ( (PF0_RAS_DES_CAP_BaseAddress + 0x48) )
#define PCIE_DBI_EINJ6_COMPARE_POINT_H0_REG_ADR                                  ( (PF0_RAS_DES_CAP_BaseAddress + 0x4c) )
#define PCIE_DBI_EINJ6_COMPARE_POINT_H1_REG_ADR                                  ( (PF0_RAS_DES_CAP_BaseAddress + 0x50) )
#define PCIE_DBI_EINJ6_COMPARE_POINT_H2_REG_ADR                                  ( (PF0_RAS_DES_CAP_BaseAddress + 0x54) )
#define PCIE_DBI_EINJ6_COMPARE_POINT_H3_REG_ADR                                  ( (PF0_RAS_DES_CAP_BaseAddress + 0x58) )
#define PCIE_DBI_EINJ6_COMPARE_VALUE_H0_REG_ADR                                  ( (PF0_RAS_DES_CAP_BaseAddress + 0x5c) )
#define PCIE_DBI_EINJ6_COMPARE_VALUE_H1_REG_ADR                                  ( (PF0_RAS_DES_CAP_BaseAddress + 0x60) )
#define PCIE_DBI_EINJ6_COMPARE_VALUE_H2_REG_ADR                                  ( (PF0_RAS_DES_CAP_BaseAddress + 0x64) )
#define PCIE_DBI_EINJ6_COMPARE_VALUE_H3_REG_ADR                                  ( (PF0_RAS_DES_CAP_BaseAddress + 0x68) )
#define PCIE_DBI_EINJ6_CHANGE_POINT_H0_REG_ADR                                   ( (PF0_RAS_DES_CAP_BaseAddress + 0x6c) )
#define PCIE_DBI_EINJ6_CHANGE_POINT_H1_REG_ADR                                   ( (PF0_RAS_DES_CAP_BaseAddress + 0x70) )
#define PCIE_DBI_EINJ6_CHANGE_POINT_H2_REG_ADR                                   ( (PF0_RAS_DES_CAP_BaseAddress + 0x74) )
#define PCIE_DBI_EINJ6_CHANGE_POINT_H3_REG_ADR                                   ( (PF0_RAS_DES_CAP_BaseAddress + 0x78) )
#define PCIE_DBI_EINJ6_CHANGE_VALUE_H0_REG_ADR                                   ( (PF0_RAS_DES_CAP_BaseAddress + 0x7c) )
#define PCIE_DBI_EINJ6_CHANGE_VALUE_H1_REG_ADR                                   ( (PF0_RAS_DES_CAP_BaseAddress + 0x80) )
#define PCIE_DBI_EINJ6_CHANGE_VALUE_H2_REG_ADR                                   ( (PF0_RAS_DES_CAP_BaseAddress + 0x84) )
#define PCIE_DBI_EINJ6_CHANGE_VALUE_H3_REG_ADR                                   ( (PF0_RAS_DES_CAP_BaseAddress + 0x88) )
#define PCIE_DBI_EINJ6_TLP_REG_ADR                                               ( (PF0_RAS_DES_CAP_BaseAddress + 0x8c) )
#define PCIE_DBI_SD_CONTROL1_REG_ADR                                             ( (PF0_RAS_DES_CAP_BaseAddress + 0xa0) )
#define PCIE_DBI_SD_CONTROL2_REG_ADR                                             ( (PF0_RAS_DES_CAP_BaseAddress + 0xa4) )
#define PCIE_DBI_SD_STATUS_L1LANE_REG_ADR                                        ( (PF0_RAS_DES_CAP_BaseAddress + 0xb0) )
#define PCIE_DBI_SD_STATUS_L1LTSSM_REG_ADR                                       ( (PF0_RAS_DES_CAP_BaseAddress + 0xb4) )
#define PCIE_DBI_SD_STATUS_PM_REG_ADR                                            ( (PF0_RAS_DES_CAP_BaseAddress + 0xb8) )
#define PCIE_DBI_SD_STATUS_L2_REG_ADR                                            ( (PF0_RAS_DES_CAP_BaseAddress + 0xbc) )
#define PCIE_DBI_SD_STATUS_L3FC_REG_ADR                                          ( (PF0_RAS_DES_CAP_BaseAddress + 0xc0) )
#define PCIE_DBI_SD_STATUS_L3_REG_ADR                                            ( (PF0_RAS_DES_CAP_BaseAddress + 0xc4) )
#define PCIE_DBI_SD_EQ_CONTROL1_REG_ADR                                          ( (PF0_RAS_DES_CAP_BaseAddress + 0xd0) )
#define PCIE_DBI_SD_EQ_CONTROL2_REG_ADR                                          ( (PF0_RAS_DES_CAP_BaseAddress + 0xd4) )
#define PCIE_DBI_SD_EQ_CONTROL3_REG_ADR                                          ( (PF0_RAS_DES_CAP_BaseAddress + 0xd8) )
#define PCIE_DBI_SD_EQ_STATUS1_REG_ADR                                           ( (PF0_RAS_DES_CAP_BaseAddress + 0xe0) )
#define PCIE_DBI_SD_EQ_STATUS2_REG_ADR                                           ( (PF0_RAS_DES_CAP_BaseAddress + 0xe4) )
#define PCIE_DBI_SD_EQ_STATUS3_REG_ADR                                           ( (PF0_RAS_DES_CAP_BaseAddress + 0xe8) )
#define PCIE_DBI_CAP_ID_NXT_PTR_REG_ADR                                          ( (PF0_PM_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_CON_STATUS_REG_ADR                                              ( (PF0_PM_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_ADR                  ( (PF0_PCIE_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_DEVICE_CAPABILITIES_REG_ADR                                     ( (PF0_PCIE_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_ADR                                ( (PF0_PCIE_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_LINK_CAPABILITIES_REG_ADR                                       ( (PF0_PCIE_CAP_BaseAddress + 0xc) )
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_ADR                                ( (PF0_PCIE_CAP_BaseAddress + 0x10) )
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_ADR                                    ( (PF0_PCIE_CAP_BaseAddress + 0x24) )
#define PCIE_DBI_DEVICE_CONTROL2_DEVICE_STATUS2_REG_ADR                          ( (PF0_PCIE_CAP_BaseAddress + 0x28) )
#define PCIE_DBI_LINK_CAPABILITIES2_REG_ADR                                      ( (PF0_PCIE_CAP_BaseAddress + 0x2c) )
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_ADR                              ( (PF0_PCIE_CAP_BaseAddress + 0x30) )
#define PCIE_DBI_AER_EXT_CAP_HDR_OFF_ADR                                         ( (PF0_AER_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_ADR                                       ( (PF0_AER_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_ADR                                         ( (PF0_AER_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_ADR                                          ( (PF0_AER_CAP_BaseAddress + 0xc) )
#define PCIE_DBI_CORR_ERR_STATUS_OFF_ADR                                         ( (PF0_AER_CAP_BaseAddress + 0x10) )
#define PCIE_DBI_CORR_ERR_MASK_OFF_ADR                                           ( (PF0_AER_CAP_BaseAddress + 0x14) )
#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_ADR                                        ( (PF0_AER_CAP_BaseAddress + 0x18) )
#define PCIE_DBI_HDR_LOG_0_OFF_ADR                                               ( (PF0_AER_CAP_BaseAddress + 0x1c) )
#define PCIE_DBI_HDR_LOG_1_OFF_ADR                                               ( (PF0_AER_CAP_BaseAddress + 0x20) )
#define PCIE_DBI_HDR_LOG_2_OFF_ADR                                               ( (PF0_AER_CAP_BaseAddress + 0x24) )
#define PCIE_DBI_HDR_LOG_3_OFF_ADR                                               ( (PF0_AER_CAP_BaseAddress + 0x28) )
#define PCIE_DBI_TLP_PREFIX_LOG_1_OFF_ADR                                        ( (PF0_AER_CAP_BaseAddress + 0x38) )
#define PCIE_DBI_TLP_PREFIX_LOG_2_OFF_ADR                                        ( (PF0_AER_CAP_BaseAddress + 0x3c) )
#define PCIE_DBI_TLP_PREFIX_LOG_3_OFF_ADR                                        ( (PF0_AER_CAP_BaseAddress + 0x40) )
#define PCIE_DBI_TLP_PREFIX_LOG_4_OFF_ADR                                        ( (PF0_AER_CAP_BaseAddress + 0x44) )
#define PCIE_DBI_PCI_MSI_CAP_ID_NEXT_CTRL_REG_ADR                                ( (PF0_MSI_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_MSI_CAP_OFF_04H_REG_ADR                                         ( (PF0_MSI_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_MSI_CAP_OFF_08H_REG_ADR                                         ( (PF0_MSI_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_MSI_CAP_OFF_0CH_REG_ADR                                         ( (PF0_MSI_CAP_BaseAddress + 0xc) )
#define PCIE_DBI_MSI_CAP_OFF_10H_REG_ADR                                         ( (PF0_MSI_CAP_BaseAddress + 0x10) )
#define PCIE_DBI_MSI_CAP_OFF_14H_REG_ADR                                         ( (PF0_MSI_CAP_BaseAddress + 0x14) )
#define PCIE_DBI_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_ADR                               ( (PF0_MSIX_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_MSIX_TABLE_OFFSET_REG_ADR                                       ( (PF0_MSIX_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_MSIX_PBA_OFFSET_REG_ADR                                         ( (PF0_MSIX_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_ADR                        ( (PF0_MSIX_CAP_DBI2_BaseAddress + 0x0) )
#define PCIE_DBI_LTR_CAP_HDR_REG_ADR                                             ( (PF0_LTR_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_LTR_LATENCY_REG_ADR                                             ( (PF0_LTR_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_DATA_LINK_FEATURE_EXT_HDR_OFF_ADR                               ( (PF0_DLINK_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_DATA_LINK_FEATURE_CAP_OFF_ADR                                   ( (PF0_DLINK_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_DATA_LINK_FEATURE_STATUS_OFF_ADR                                ( (PF0_DLINK_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_DMA_CTRL_DATA_ARB_PRIOR_OFF_ADR                                 ( (PF0_DMA_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_DMA_CTRL_OFF_ADR                                                ( (PF0_DMA_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_DMA_WRITE_ENGINE_EN_OFF_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0xc) )
#define PCIE_DBI_DMA_WRITE_DOORBELL_OFF_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x10) )
#define PCIE_DBI_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_ADR                        ( (PF0_DMA_CAP_BaseAddress + 0x18) )
#define PCIE_DBI_DMA_WRITE_CHANNEL_ARB_WEIGHT_HIGH_OFF_ADR                       ( (PF0_DMA_CAP_BaseAddress + 0x1c) )
#define PCIE_DBI_DMA_READ_ENGINE_EN_OFF_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x2c) )
#define PCIE_DBI_DMA_READ_DOORBELL_OFF_ADR                                       ( (PF0_DMA_CAP_BaseAddress + 0x30) )
#define PCIE_DBI_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_ADR                         ( (PF0_DMA_CAP_BaseAddress + 0x38) )
#define PCIE_DBI_DMA_READ_CHANNEL_ARB_WEIGHT_HIGH_OFF_ADR                        ( (PF0_DMA_CAP_BaseAddress + 0x3c) )
#define PCIE_DBI_DMA_WRITE_INT_STATUS_OFF_ADR                                    ( (PF0_DMA_CAP_BaseAddress + 0x4c) )
#define PCIE_DBI_DMA_WRITE_INT_MASK_OFF_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x54) )
#define PCIE_DBI_DMA_WRITE_INT_CLEAR_OFF_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x58) )
#define PCIE_DBI_DMA_WRITE_ERR_STATUS_OFF_ADR                                    ( (PF0_DMA_CAP_BaseAddress + 0x5c) )
#define PCIE_DBI_DMA_WRITE_DONE_IMWR_LOW_OFF_ADR                                 ( (PF0_DMA_CAP_BaseAddress + 0x60) )
#define PCIE_DBI_DMA_WRITE_DONE_IMWR_HIGH_OFF_ADR                                ( (PF0_DMA_CAP_BaseAddress + 0x64) )
#define PCIE_DBI_DMA_WRITE_ABORT_IMWR_LOW_OFF_ADR                                ( (PF0_DMA_CAP_BaseAddress + 0x68) )
#define PCIE_DBI_DMA_WRITE_ABORT_IMWR_HIGH_OFF_ADR                               ( (PF0_DMA_CAP_BaseAddress + 0x6c) )
#define PCIE_DBI_DMA_WRITE_CH01_IMWR_DATA_OFF_ADR                                ( (PF0_DMA_CAP_BaseAddress + 0x70) )
#define PCIE_DBI_DMA_WRITE_CH23_IMWR_DATA_OFF_ADR                                ( (PF0_DMA_CAP_BaseAddress + 0x74) )
#define PCIE_DBI_DMA_WRITE_CH45_IMWR_DATA_OFF_ADR                                ( (PF0_DMA_CAP_BaseAddress + 0x78) )
#define PCIE_DBI_DMA_WRITE_CH67_IMWR_DATA_OFF_ADR                                ( (PF0_DMA_CAP_BaseAddress + 0x7c) )
#define PCIE_DBI_DMA_WRITE_LINKED_LIST_ERR_EN_OFF_ADR                            ( (PF0_DMA_CAP_BaseAddress + 0x90) )
#define PCIE_DBI_DMA_READ_INT_STATUS_OFF_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0xa0) )
#define PCIE_DBI_DMA_READ_INT_MASK_OFF_ADR                                       ( (PF0_DMA_CAP_BaseAddress + 0xa8) )
#define PCIE_DBI_DMA_READ_INT_CLEAR_OFF_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0xac) )
#define PCIE_DBI_DMA_READ_ERR_STATUS_LOW_OFF_ADR                                 ( (PF0_DMA_CAP_BaseAddress + 0xb4) )
#define PCIE_DBI_DMA_READ_ERR_STATUS_HIGH_OFF_ADR                                ( (PF0_DMA_CAP_BaseAddress + 0xb8) )
#define PCIE_DBI_DMA_READ_LINKED_LIST_ERR_EN_OFF_ADR                             ( (PF0_DMA_CAP_BaseAddress + 0xc4) )
#define PCIE_DBI_DMA_READ_DONE_IMWR_LOW_OFF_ADR                                  ( (PF0_DMA_CAP_BaseAddress + 0xcc) )
#define PCIE_DBI_DMA_READ_DONE_IMWR_HIGH_OFF_ADR                                 ( (PF0_DMA_CAP_BaseAddress + 0xd0) )
#define PCIE_DBI_DMA_READ_ABORT_IMWR_LOW_OFF_ADR                                 ( (PF0_DMA_CAP_BaseAddress + 0xd4) )
#define PCIE_DBI_DMA_READ_ABORT_IMWR_HIGH_OFF_ADR                                ( (PF0_DMA_CAP_BaseAddress + 0xd8) )
#define PCIE_DBI_DMA_READ_CH01_IMWR_DATA_OFF_ADR                                 ( (PF0_DMA_CAP_BaseAddress + 0xdc) )
#define PCIE_DBI_DMA_READ_CH23_IMWR_DATA_OFF_ADR                                 ( (PF0_DMA_CAP_BaseAddress + 0xe0) )
#define PCIE_DBI_DMA_READ_CH45_IMWR_DATA_OFF_ADR                                 ( (PF0_DMA_CAP_BaseAddress + 0xe4) )
#define PCIE_DBI_DMA_READ_CH67_IMWR_DATA_OFF_ADR                                 ( (PF0_DMA_CAP_BaseAddress + 0xe8) )
#define PCIE_DBI_DMA_CH_CONTROL1_OFF_WRCH_0_ADR                                  ( (PF0_DMA_CAP_BaseAddress + 0x200) )
#define PCIE_DBI_DMA_TRANSFER_SIZE_OFF_WRCH_0_ADR                                ( (PF0_DMA_CAP_BaseAddress + 0x208) )
#define PCIE_DBI_DMA_SAR_LOW_OFF_WRCH_0_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x20c) )
#define PCIE_DBI_DMA_SAR_HIGH_OFF_WRCH_0_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x210) )
#define PCIE_DBI_DMA_DAR_LOW_OFF_WRCH_0_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x214) )
#define PCIE_DBI_DMA_DAR_HIGH_OFF_WRCH_0_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x218) )
#define PCIE_DBI_DMA_LLP_LOW_OFF_WRCH_0_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x21c) )
#define PCIE_DBI_DMA_LLP_HIGH_OFF_WRCH_0_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x220) )
#define PCIE_DBI_DMA_CH_CONTROL1_OFF_RDCH_0_ADR                                  ( (PF0_DMA_CAP_BaseAddress + 0x300) )
#define PCIE_DBI_DMA_TRANSFER_SIZE_OFF_RDCH_0_ADR                                ( (PF0_DMA_CAP_BaseAddress + 0x308) )
#define PCIE_DBI_DMA_SAR_LOW_OFF_RDCH_0_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x30c) )
#define PCIE_DBI_DMA_SAR_HIGH_OFF_RDCH_0_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x310) )
#define PCIE_DBI_DMA_DAR_LOW_OFF_RDCH_0_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x314) )
#define PCIE_DBI_DMA_DAR_HIGH_OFF_RDCH_0_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x318) )
#define PCIE_DBI_DMA_LLP_LOW_OFF_RDCH_0_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x31c) )
#define PCIE_DBI_DMA_LLP_HIGH_OFF_RDCH_0_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x320) )
#define PCIE_DBI_DMA_CH_CONTROL1_OFF_WRCH_1_ADR                                  ( (PF0_DMA_CAP_BaseAddress + 0x400) )
#define PCIE_DBI_DMA_TRANSFER_SIZE_OFF_WRCH_1_ADR                                ( (PF0_DMA_CAP_BaseAddress + 0x408) )
#define PCIE_DBI_DMA_SAR_LOW_OFF_WRCH_1_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x40c) )
#define PCIE_DBI_DMA_SAR_HIGH_OFF_WRCH_1_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x410) )
#define PCIE_DBI_DMA_DAR_LOW_OFF_WRCH_1_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x414) )
#define PCIE_DBI_DMA_DAR_HIGH_OFF_WRCH_1_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x418) )
#define PCIE_DBI_DMA_LLP_LOW_OFF_WRCH_1_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x41c) )
#define PCIE_DBI_DMA_LLP_HIGH_OFF_WRCH_1_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x420) )
#define PCIE_DBI_DMA_CH_CONTROL1_OFF_RDCH_1_ADR                                  ( (PF0_DMA_CAP_BaseAddress + 0x500) )
#define PCIE_DBI_DMA_TRANSFER_SIZE_OFF_RDCH_1_ADR                                ( (PF0_DMA_CAP_BaseAddress + 0x508) )
#define PCIE_DBI_DMA_SAR_LOW_OFF_RDCH_1_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x50c) )
#define PCIE_DBI_DMA_SAR_HIGH_OFF_RDCH_1_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x510) )
#define PCIE_DBI_DMA_DAR_LOW_OFF_RDCH_1_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x514) )
#define PCIE_DBI_DMA_DAR_HIGH_OFF_RDCH_1_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x518) )
#define PCIE_DBI_DMA_LLP_LOW_OFF_RDCH_1_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x51c) )
#define PCIE_DBI_DMA_LLP_HIGH_OFF_RDCH_1_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x520) )
#define PCIE_DBI_DMA_CH_CONTROL1_OFF_WRCH_2_ADR                                  ( (PF0_DMA_CAP_BaseAddress + 0x600) )
#define PCIE_DBI_DMA_TRANSFER_SIZE_OFF_WRCH_2_ADR                                ( (PF0_DMA_CAP_BaseAddress + 0x608) )
#define PCIE_DBI_DMA_SAR_LOW_OFF_WRCH_2_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x60c) )
#define PCIE_DBI_DMA_SAR_HIGH_OFF_WRCH_2_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x610) )
#define PCIE_DBI_DMA_DAR_LOW_OFF_WRCH_2_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x614) )
#define PCIE_DBI_DMA_DAR_HIGH_OFF_WRCH_2_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x618) )
#define PCIE_DBI_DMA_LLP_LOW_OFF_WRCH_2_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x61c) )
#define PCIE_DBI_DMA_LLP_HIGH_OFF_WRCH_2_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x620) )
#define PCIE_DBI_DMA_CH_CONTROL1_OFF_RDCH_2_ADR                                  ( (PF0_DMA_CAP_BaseAddress + 0x700) )
#define PCIE_DBI_DMA_TRANSFER_SIZE_OFF_RDCH_2_ADR                                ( (PF0_DMA_CAP_BaseAddress + 0x708) )
#define PCIE_DBI_DMA_SAR_LOW_OFF_RDCH_2_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x70c) )
#define PCIE_DBI_DMA_SAR_HIGH_OFF_RDCH_2_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x710) )
#define PCIE_DBI_DMA_DAR_LOW_OFF_RDCH_2_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x714) )
#define PCIE_DBI_DMA_DAR_HIGH_OFF_RDCH_2_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x718) )
#define PCIE_DBI_DMA_LLP_LOW_OFF_RDCH_2_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x71c) )
#define PCIE_DBI_DMA_LLP_HIGH_OFF_RDCH_2_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x720) )
#define PCIE_DBI_DMA_CH_CONTROL1_OFF_WRCH_3_ADR                                  ( (PF0_DMA_CAP_BaseAddress + 0x800) )
#define PCIE_DBI_DMA_TRANSFER_SIZE_OFF_WRCH_3_ADR                                ( (PF0_DMA_CAP_BaseAddress + 0x808) )
#define PCIE_DBI_DMA_SAR_LOW_OFF_WRCH_3_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x80c) )
#define PCIE_DBI_DMA_SAR_HIGH_OFF_WRCH_3_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x810) )
#define PCIE_DBI_DMA_DAR_LOW_OFF_WRCH_3_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x814) )
#define PCIE_DBI_DMA_DAR_HIGH_OFF_WRCH_3_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x818) )
#define PCIE_DBI_DMA_LLP_LOW_OFF_WRCH_3_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x81c) )
#define PCIE_DBI_DMA_LLP_HIGH_OFF_WRCH_3_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x820) )
#define PCIE_DBI_DMA_CH_CONTROL1_OFF_RDCH_3_ADR                                  ( (PF0_DMA_CAP_BaseAddress + 0x900) )
#define PCIE_DBI_DMA_TRANSFER_SIZE_OFF_RDCH_3_ADR                                ( (PF0_DMA_CAP_BaseAddress + 0x908) )
#define PCIE_DBI_DMA_SAR_LOW_OFF_RDCH_3_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x90c) )
#define PCIE_DBI_DMA_SAR_HIGH_OFF_RDCH_3_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x910) )
#define PCIE_DBI_DMA_DAR_LOW_OFF_RDCH_3_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x914) )
#define PCIE_DBI_DMA_DAR_HIGH_OFF_RDCH_3_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x918) )
#define PCIE_DBI_DMA_LLP_LOW_OFF_RDCH_3_ADR                                      ( (PF0_DMA_CAP_BaseAddress + 0x91c) )
#define PCIE_DBI_DMA_LLP_HIGH_OFF_RDCH_3_ADR                                     ( (PF0_DMA_CAP_BaseAddress + 0x920) )
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_ADR                           ( (PF0_ATU_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_ADR                           ( (PF0_ATU_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_ADR                           ( (PF0_ATU_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_ADR                         ( (PF0_ATU_CAP_BaseAddress + 0xc) )
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_ADR                              ( (PF0_ATU_CAP_BaseAddress + 0x10) )
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_ADR                         ( (PF0_ATU_CAP_BaseAddress + 0x14) )
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_ADR                       ( (PF0_ATU_CAP_BaseAddress + 0x18) )
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_ADR                            ( (PF0_ATU_CAP_BaseAddress + 0x100) )
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_ADR                            ( (PF0_ATU_CAP_BaseAddress + 0x104) )
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_ADR                            ( (PF0_ATU_CAP_BaseAddress + 0x108) )
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_ADR                          ( (PF0_ATU_CAP_BaseAddress + 0x10c) )
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_0_ADR                               ( (PF0_ATU_CAP_BaseAddress + 0x110) )
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_ADR                          ( (PF0_ATU_CAP_BaseAddress + 0x114) )
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_ADR                        ( (PF0_ATU_CAP_BaseAddress + 0x118) )
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_ADR                           ( (PF0_ATU_CAP_BaseAddress + 0x200) )
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_ADR                           ( (PF0_ATU_CAP_BaseAddress + 0x204) )
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_ADR                           ( (PF0_ATU_CAP_BaseAddress + 0x208) )
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_ADR                         ( (PF0_ATU_CAP_BaseAddress + 0x20c) )
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_ADR                              ( (PF0_ATU_CAP_BaseAddress + 0x210) )
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_ADR                         ( (PF0_ATU_CAP_BaseAddress + 0x214) )
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_ADR                       ( (PF0_ATU_CAP_BaseAddress + 0x218) )
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1_ADR                            ( (PF0_ATU_CAP_BaseAddress + 0x300) )
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_ADR                            ( (PF0_ATU_CAP_BaseAddress + 0x304) )
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_ADR                            ( (PF0_ATU_CAP_BaseAddress + 0x308) )
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_ADR                          ( (PF0_ATU_CAP_BaseAddress + 0x30c) )
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_1_ADR                               ( (PF0_ATU_CAP_BaseAddress + 0x310) )
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_ADR                          ( (PF0_ATU_CAP_BaseAddress + 0x314) )
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_ADR                        ( (PF0_ATU_CAP_BaseAddress + 0x318) )
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_ADR                           ( (PF0_ATU_CAP_BaseAddress + 0x400) )
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_ADR                           ( (PF0_ATU_CAP_BaseAddress + 0x404) )
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_ADR                           ( (PF0_ATU_CAP_BaseAddress + 0x408) )
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_ADR                         ( (PF0_ATU_CAP_BaseAddress + 0x40c) )
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_ADR                              ( (PF0_ATU_CAP_BaseAddress + 0x410) )
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_ADR                         ( (PF0_ATU_CAP_BaseAddress + 0x414) )
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_ADR                       ( (PF0_ATU_CAP_BaseAddress + 0x418) )
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2_ADR                            ( (PF0_ATU_CAP_BaseAddress + 0x500) )
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_ADR                            ( (PF0_ATU_CAP_BaseAddress + 0x504) )
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_ADR                            ( (PF0_ATU_CAP_BaseAddress + 0x508) )
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_ADR                          ( (PF0_ATU_CAP_BaseAddress + 0x50c) )
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_2_ADR                               ( (PF0_ATU_CAP_BaseAddress + 0x510) )
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_ADR                          ( (PF0_ATU_CAP_BaseAddress + 0x514) )
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_ADR                        ( (PF0_ATU_CAP_BaseAddress + 0x518) )
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_ADR                           ( (PF0_ATU_CAP_BaseAddress + 0x600) )
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_ADR                           ( (PF0_ATU_CAP_BaseAddress + 0x604) )
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_ADR                           ( (PF0_ATU_CAP_BaseAddress + 0x608) )
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_ADR                         ( (PF0_ATU_CAP_BaseAddress + 0x60c) )
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_ADR                              ( (PF0_ATU_CAP_BaseAddress + 0x610) )
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_ADR                         ( (PF0_ATU_CAP_BaseAddress + 0x614) )
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_ADR                       ( (PF0_ATU_CAP_BaseAddress + 0x618) )
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3_ADR                            ( (PF0_ATU_CAP_BaseAddress + 0x700) )
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_ADR                            ( (PF0_ATU_CAP_BaseAddress + 0x704) )
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_ADR                            ( (PF0_ATU_CAP_BaseAddress + 0x708) )
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_ADR                          ( (PF0_ATU_CAP_BaseAddress + 0x70c) )
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_3_ADR                               ( (PF0_ATU_CAP_BaseAddress + 0x710) )
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_ADR                          ( (PF0_ATU_CAP_BaseAddress + 0x714) )
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_ADR                        ( (PF0_ATU_CAP_BaseAddress + 0x718) )
#define PCIE_DBI_ACK_LATENCY_TIMER_OFF_ADR                                       ( (PF0_PORT_LOGIC_BaseAddress + 0x0) )
#define PCIE_DBI_VENDOR_SPEC_DLLP_OFF_ADR                                        ( (PF0_PORT_LOGIC_BaseAddress + 0x4) )
#define PCIE_DBI_PORT_FORCE_OFF_ADR                                              ( (PF0_PORT_LOGIC_BaseAddress + 0x8) )
#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF_ADR                                         ( (PF0_PORT_LOGIC_BaseAddress + 0xc) )
#define PCIE_DBI_PORT_LINK_CTRL_OFF_ADR                                          ( (PF0_PORT_LOGIC_BaseAddress + 0x10) )
#define PCIE_DBI_LANE_SKEW_OFF_ADR                                               ( (PF0_PORT_LOGIC_BaseAddress + 0x14) )
#define PCIE_DBI_TIMER_CTRL_MAX_FUNC_NUM_OFF_ADR                                 ( (PF0_PORT_LOGIC_BaseAddress + 0x18) )
#define PCIE_DBI_SYMBOL_TIMER_FILTER_1_OFF_ADR                                   ( (PF0_PORT_LOGIC_BaseAddress + 0x1c) )
#define PCIE_DBI_FILTER_MASK_2_OFF_ADR                                           ( (PF0_PORT_LOGIC_BaseAddress + 0x20) )
#define PCIE_DBI_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF_ADR                      ( (PF0_PORT_LOGIC_BaseAddress + 0x24) )
#define PCIE_DBI_PL_DEBUG0_OFF_ADR                                               ( (PF0_PORT_LOGIC_BaseAddress + 0x28) )
#define PCIE_DBI_PL_DEBUG1_OFF_ADR                                               ( (PF0_PORT_LOGIC_BaseAddress + 0x2c) )
#define PCIE_DBI_TX_P_FC_CREDIT_STATUS_OFF_ADR                                   ( (PF0_PORT_LOGIC_BaseAddress + 0x30) )
#define PCIE_DBI_TX_NP_FC_CREDIT_STATUS_OFF_ADR                                  ( (PF0_PORT_LOGIC_BaseAddress + 0x34) )
#define PCIE_DBI_TX_CPL_FC_CREDIT_STATUS_OFF_ADR                                 ( (PF0_PORT_LOGIC_BaseAddress + 0x38) )
#define PCIE_DBI_QUEUE_STATUS_OFF_ADR                                            ( (PF0_PORT_LOGIC_BaseAddress + 0x3c) )
#define PCIE_DBI_VC_TX_ARBI_1_OFF_ADR                                            ( (PF0_PORT_LOGIC_BaseAddress + 0x40) )
#define PCIE_DBI_VC_TX_ARBI_2_OFF_ADR                                            ( (PF0_PORT_LOGIC_BaseAddress + 0x44) )
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_ADR                                         ( (PF0_PORT_LOGIC_BaseAddress + 0x48) )
#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_ADR                                        ( (PF0_PORT_LOGIC_BaseAddress + 0x4c) )
#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_ADR                                       ( (PF0_PORT_LOGIC_BaseAddress + 0x50) )
#define PCIE_DBI_VC1_P_RX_Q_CTRL_OFF_ADR                                         ( (PF0_PORT_LOGIC_BaseAddress + 0x54) )
#define PCIE_DBI_VC1_NP_RX_Q_CTRL_OFF_ADR                                        ( (PF0_PORT_LOGIC_BaseAddress + 0x58) )
#define PCIE_DBI_VC1_CPL_RX_Q_CTRL_OFF_ADR                                       ( (PF0_PORT_LOGIC_BaseAddress + 0x5c) )
#define PCIE_DBI_VC2_P_RX_Q_CTRL_OFF_ADR                                         ( (PF0_PORT_LOGIC_BaseAddress + 0x60) )
#define PCIE_DBI_VC2_NP_RX_Q_CTRL_OFF_ADR                                        ( (PF0_PORT_LOGIC_BaseAddress + 0x64) )
#define PCIE_DBI_VC2_CPL_RX_Q_CTRL_OFF_ADR                                       ( (PF0_PORT_LOGIC_BaseAddress + 0x68) )
#define PCIE_DBI_VC3_P_RX_Q_CTRL_OFF_ADR                                         ( (PF0_PORT_LOGIC_BaseAddress + 0x6c) )
#define PCIE_DBI_VC3_NP_RX_Q_CTRL_OFF_ADR                                        ( (PF0_PORT_LOGIC_BaseAddress + 0x70) )
#define PCIE_DBI_VC3_CPL_RX_Q_CTRL_OFF_ADR                                       ( (PF0_PORT_LOGIC_BaseAddress + 0x74) )
#define PCIE_DBI_VC4_P_RX_Q_CTRL_OFF_ADR                                         ( (PF0_PORT_LOGIC_BaseAddress + 0x78) )
#define PCIE_DBI_VC4_NP_RX_Q_CTRL_OFF_ADR                                        ( (PF0_PORT_LOGIC_BaseAddress + 0x7c) )
#define PCIE_DBI_VC4_CPL_RX_Q_CTRL_OFF_ADR                                       ( (PF0_PORT_LOGIC_BaseAddress + 0x80) )
#define PCIE_DBI_VC5_P_RX_Q_CTRL_OFF_ADR                                         ( (PF0_PORT_LOGIC_BaseAddress + 0x84) )
#define PCIE_DBI_VC5_NP_RX_Q_CTRL_OFF_ADR                                        ( (PF0_PORT_LOGIC_BaseAddress + 0x88) )
#define PCIE_DBI_VC5_CPL_RX_Q_CTRL_OFF_ADR                                       ( (PF0_PORT_LOGIC_BaseAddress + 0x8c) )
#define PCIE_DBI_VC6_P_RX_Q_CTRL_OFF_ADR                                         ( (PF0_PORT_LOGIC_BaseAddress + 0x90) )
#define PCIE_DBI_VC6_NP_RX_Q_CTRL_OFF_ADR                                        ( (PF0_PORT_LOGIC_BaseAddress + 0x94) )
#define PCIE_DBI_VC6_CPL_RX_Q_CTRL_OFF_ADR                                       ( (PF0_PORT_LOGIC_BaseAddress + 0x98) )
#define PCIE_DBI_VC7_P_RX_Q_CTRL_OFF_ADR                                         ( (PF0_PORT_LOGIC_BaseAddress + 0x9c) )
#define PCIE_DBI_VC7_NP_RX_Q_CTRL_OFF_ADR                                        ( (PF0_PORT_LOGIC_BaseAddress + 0xa0) )
#define PCIE_DBI_VC7_CPL_RX_Q_CTRL_OFF_ADR                                       ( (PF0_PORT_LOGIC_BaseAddress + 0xa4) )
#define PCIE_DBI_GEN2_CTRL_OFF_ADR                                               ( (PF0_PORT_LOGIC_BaseAddress + 0x10c) )
#define PCIE_DBI_PHY_STATUS_OFF_ADR                                              ( (PF0_PORT_LOGIC_BaseAddress + 0x110) )
#define PCIE_DBI_PHY_CONTROL_OFF_ADR                                             ( (PF0_PORT_LOGIC_BaseAddress + 0x114) )
#define PCIE_DBI_TRGT_MAP_CTRL_OFF_ADR                                           ( (PF0_PORT_LOGIC_BaseAddress + 0x11c) )
#define PCIE_DBI_CLOCK_GATING_CTRL_OFF_ADR                                       ( (PF0_PORT_LOGIC_BaseAddress + 0x18c) )
#define PCIE_DBI_GEN3_RELATED_OFF_ADR                                            ( (PF0_PORT_LOGIC_BaseAddress + 0x190) )
#define PCIE_DBI_GEN3_EQ_CONTROL_OFF_ADR                                         ( (PF0_PORT_LOGIC_BaseAddress + 0x1a8) )
#define PCIE_DBI_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_ADR                              ( (PF0_PORT_LOGIC_BaseAddress + 0x1ac) )
#define PCIE_DBI_ORDER_RULE_CTRL_OFF_ADR                                         ( (PF0_PORT_LOGIC_BaseAddress + 0x1b4) )
#define PCIE_DBI_PIPE_LOOPBACK_CONTROL_OFF_ADR                                   ( (PF0_PORT_LOGIC_BaseAddress + 0x1b8) )
#define PCIE_DBI_MISC_CONTROL_1_OFF_ADR                                          ( (PF0_PORT_LOGIC_BaseAddress + 0x1bc) )
#define PCIE_DBI_MULTI_LANE_CONTROL_OFF_ADR                                      ( (PF0_PORT_LOGIC_BaseAddress + 0x1c0) )
#define PCIE_DBI_PHY_INTEROP_CTRL_OFF_ADR                                        ( (PF0_PORT_LOGIC_BaseAddress + 0x1c4) )
#define PCIE_DBI_TRGT_CPL_LUT_DELETE_ENTRY_OFF_ADR                               ( (PF0_PORT_LOGIC_BaseAddress + 0x1c8) )
#define PCIE_DBI_LINK_FLUSH_CONTROL_OFF_ADR                                      ( (PF0_PORT_LOGIC_BaseAddress + 0x1cc) )
#define PCIE_DBI_AMBA_ERROR_RESPONSE_DEFAULT_OFF_ADR                             ( (PF0_PORT_LOGIC_BaseAddress + 0x1d0) )
#define PCIE_DBI_AMBA_LINK_TIMEOUT_OFF_ADR                                       ( (PF0_PORT_LOGIC_BaseAddress + 0x1d4) )
#define PCIE_DBI_AMBA_ORDERING_CTRL_OFF_ADR                                      ( (PF0_PORT_LOGIC_BaseAddress + 0x1d8) )
#define PCIE_DBI_COHERENCY_CONTROL_1_OFF_ADR                                     ( (PF0_PORT_LOGIC_BaseAddress + 0x1e0) )
#define PCIE_DBI_COHERENCY_CONTROL_2_OFF_ADR                                     ( (PF0_PORT_LOGIC_BaseAddress + 0x1e4) )
#define PCIE_DBI_COHERENCY_CONTROL_3_OFF_ADR                                     ( (PF0_PORT_LOGIC_BaseAddress + 0x1e8) )
#define PCIE_DBI_AXI_MSTR_MSG_ADDR_LOW_OFF_ADR                                   ( (PF0_PORT_LOGIC_BaseAddress + 0x1f0) )
#define PCIE_DBI_AXI_MSTR_MSG_ADDR_HIGH_OFF_ADR                                  ( (PF0_PORT_LOGIC_BaseAddress + 0x1f4) )
#define PCIE_DBI_PCIE_VERSION_NUMBER_OFF_ADR                                     ( (PF0_PORT_LOGIC_BaseAddress + 0x1f8) )
#define PCIE_DBI_PCIE_VERSION_TYPE_OFF_ADR                                       ( (PF0_PORT_LOGIC_BaseAddress + 0x1fc) )
#define PCIE_DBI_MSIX_ADDRESS_MATCH_LOW_OFF_ADR                                  ( (PF0_PORT_LOGIC_BaseAddress + 0x240) )
#define PCIE_DBI_MSIX_ADDRESS_MATCH_HIGH_OFF_ADR                                 ( (PF0_PORT_LOGIC_BaseAddress + 0x244) )
#define PCIE_DBI_MSIX_DOORBELL_OFF_ADR                                           ( (PF0_PORT_LOGIC_BaseAddress + 0x248) )
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_ADR                                           ( (PF0_PORT_LOGIC_BaseAddress + 0x24c) )
#define PCIE_DBI_PL_LTR_LATENCY_OFF_ADR                                          ( (PF0_PORT_LOGIC_BaseAddress + 0x430) )
#define PCIE_DBI_AUX_CLK_FREQ_OFF_ADR                                            ( (PF0_PORT_LOGIC_BaseAddress + 0x440) )
#define PCIE_DBI_L1_SUBSTATES_OFF_ADR                                            ( (PF0_PORT_LOGIC_BaseAddress + 0x444) )
#define PCIE_DBI_PHY_VIEWPORT_CTLSTS_OFF_ADR                                     ( (PF0_PORT_LOGIC_BaseAddress + 0x470) )
#define PCIE_DBI_PHY_VIEWPORT_DATA_OFF_ADR                                       ( (PF0_PORT_LOGIC_BaseAddress + 0x474) )
#define PCIE_DBI_GEN4_LANE_MARGINING_1_OFF_ADR                                   ( (PF0_PORT_LOGIC_BaseAddress + 0x480) )
#define PCIE_DBI_GEN4_LANE_MARGINING_2_OFF_ADR                                   ( (PF0_PORT_LOGIC_BaseAddress + 0x484) )
#define PCIE_DBI_PIPE_RELATED_OFF_ADR                                            ( (PF0_PORT_LOGIC_BaseAddress + 0x490) )
#define L2C_CFG_BASE_ADR               (   (PBI_AP7_CONTROL_ADR + 0x10000) )
#define L2C_MODE_ADR                   (   (L2C_CFG_BASE_ADR + 0x0000) )
#define L2C_PTRANS0_ADR                (   (L2C_CFG_BASE_ADR + 0x0004) )
#define L2C_PTRANS1_ADR                (   (L2C_CFG_BASE_ADR + 0x0008) )
#define L2C_PTRANS2_ADR                (   (L2C_CFG_BASE_ADR + 0x000c) )
#define L2C_PTRANS3_ADR                (   (L2C_CFG_BASE_ADR + 0x0010) )
#define L2C_PTRANS4_ADR                (   (L2C_CFG_BASE_ADR + 0x0014) )
#define L2C_PTRANS5_ADR                (   (L2C_CFG_BASE_ADR + 0x0018) )
#define L2C_PTRANS6_ADR                (   (L2C_CFG_BASE_ADR + 0x001c) )
#define L2C_PTRANS7_ADR                (   (L2C_CFG_BASE_ADR + 0x0020) )
#define L2C_FLUSHINV_ADR               (   (L2C_CFG_BASE_ADR + 0x0024) )
#define L2C_DEBUG_ADR                  (   (L2C_CFG_BASE_ADR + 0x0028) )
#define L2C_DBG_TADDR_ADR              (   (L2C_CFG_BASE_ADR + 0x002c) )
#define L2C_DBG_TRD_ADR                (   (L2C_CFG_BASE_ADR + 0x0030) )
#define L2C_DBG_TWR_ADR                (   (L2C_CFG_BASE_ADR + 0x0034) )
#define L2C_DBG_TWDATA0_ADR            (   (L2C_CFG_BASE_ADR + 0x0038) )
#define L2C_DBG_TWDATA1_ADR            (   (L2C_CFG_BASE_ADR + 0x003c) )
#define L2C_DBG_TRDATA0_ADR            (   (L2C_CFG_BASE_ADR + 0x0040) )
#define L2C_DBG_TRDATA1_ADR            (   (L2C_CFG_BASE_ADR + 0x0044) )
#define L2C_DBG_CADDR_ADR              (   (L2C_CFG_BASE_ADR + 0x0048) )
#define L2C_DBG_CRD0_ADR               (   (L2C_CFG_BASE_ADR + 0x004c) )
#define L2C_DBG_CRD1_ADR               (   (L2C_CFG_BASE_ADR + 0x0050) )
#define L2C_DBG_CWR0_ADR               (   (L2C_CFG_BASE_ADR + 0x0054) )
#define L2C_DBG_CWR1_ADR               (   (L2C_CFG_BASE_ADR + 0x0058) )
#define L2C_DBG_CWDATA0_ADR            (   (L2C_CFG_BASE_ADR + 0x005c) )
#define L2C_DBG_CWDATA1_ADR            (   (L2C_CFG_BASE_ADR + 0x0060) )
#define L2C_DBG_CWDATA2_ADR            (   (L2C_CFG_BASE_ADR + 0x0064) )
#define L2C_DBG_CWDATA3_ADR            (   (L2C_CFG_BASE_ADR + 0x0068) )
#define L2C_DBG_CRDATA0_ADR            (   (L2C_CFG_BASE_ADR + 0x006c) )
#define L2C_DBG_CRDATA1_ADR            (   (L2C_CFG_BASE_ADR + 0x0070) )
#define L2C_DBG_CRDATA2_ADR            (   (L2C_CFG_BASE_ADR + 0x0074) )
#define L2C_DBG_CRDATA3_ADR            (   (L2C_CFG_BASE_ADR + 0x0078) )
#define L2C_HIT_CNT_ADR                (   (L2C_CFG_BASE_ADR + 0x007c) )
#define L2C_MISS_CNT_ADR               (   (L2C_CFG_BASE_ADR + 0x0080) )
#define L2C_BUSY_ADR                   (   (L2C_CFG_BASE_ADR + 0x0084) )
#define L2C_MXITID_ADR                 (   (L2C_CFG_BASE_ADR + 0x0088) )
#define L2C_STOP_ADR                   (   (L2C_CFG_BASE_ADR + 0x008c) )
#define L2C_RAM_CFG_ADR                (   (L2C_CFG_BASE_ADR + 0x0090) )
#define L2C_PTRANS8_ADR                (   (L2C_CFG_BASE_ADR + 0x0104) )
#define L2C_PTRANS9_ADR                (   (L2C_CFG_BASE_ADR + 0x0108) )
#define L2C_PTRANS10_ADR               (   (L2C_CFG_BASE_ADR + 0x010c) )
#define L2C_PTRANS11_ADR               (   (L2C_CFG_BASE_ADR + 0x0110) )
#define L2C_PTRANS12_ADR               (   (L2C_CFG_BASE_ADR + 0x0114) )
#define L2C_PTRANS13_ADR               (   (L2C_CFG_BASE_ADR + 0x0118) )
#define L2C_PTRANS14_ADR               (   (L2C_CFG_BASE_ADR + 0x011c) )
#define L2C_PTRANS15_ADR               (   (L2C_CFG_BASE_ADR + 0x0120) )
#define L2C_AFI_ADR                    (   (L2C_CFG_BASE_ADR + 0x0124) )
#define L2C_PTRANS_BITS                (   8 )
#define L2C_CDW                        (   128 )
#define L2C_CSW                        (   16 )
#define L2C_CAW                        (   13 )
#define L2C_TDW                        (   45 )
#define L2C_TAW                        (   11 )
#define L2C_TA_WLO                     (   4 )
#define L2C_TA_WHI                     (   5 )
#define L2C_TA_PALO                    (   6 )
#define L2C_TA_PAHI                    (   12 )
#define L2C_TA_PSLO                    (   13 )
#define L2C_TA_PSHI                    (   15 )
#define L2C_TA_TLO                     (   13 )
#define L2C_TA_THI                     (   31 )
#define PMB_BASE_ADR                   (  CMX_BASE_ADR )
#define PMB_CTRL_BASE_ADR              ( (PMB_BASE_ADR      + 0x08000000 + 0x02000000) )
#define PMB_CFG_REG0_ADR               ( (PMB_CTRL_BASE_ADR + 0x0000) )
#define PMB_CFG_REG1_ADR               ( (PMB_CTRL_BASE_ADR + 0x0008) )
#define PMB_TIMER0_ADR                 ( (PMB_CTRL_BASE_ADR + 0x0010) )
#define PMB_TIMER1_ADR                 ( (PMB_CTRL_BASE_ADR + 0x0018) )
#define PMB_CAS_BASE_ADR               ( PMB_CTRL_BASE_ADR )
#define NUM_CAS                        ( 15 )
#define PMB_CAS0_ADR                   ( (PMB_CAS_BASE_ADR + ((1  ) * 2097152 )) )
#define PMB_CAS1_ADR                   ( (PMB_CAS_BASE_ADR + ((2  ) * 2097152 )) )
#define PMB_CAS2_ADR                   ( (PMB_CAS_BASE_ADR + ((3  ) * 2097152 )) )
#define PMB_CAS3_ADR                   ( (PMB_CAS_BASE_ADR + ((4  ) * 2097152 )) )
#define PMB_CAS4_ADR                   ( (PMB_CAS_BASE_ADR + ((5  ) * 2097152 )) )
#define PMB_CAS5_ADR                   ( (PMB_CAS_BASE_ADR + ((6  ) * 2097152 )) )
#define PMB_CAS6_ADR                   ( (PMB_CAS_BASE_ADR + ((7  ) * 2097152 )) )
#define PMB_CAS7_ADR                   ( (PMB_CAS_BASE_ADR + ((8  ) * 2097152 )) )
#define PMB_CAS8_ADR                   ( (PMB_CAS_BASE_ADR + ((9  ) * 2097152 )) )
#define PMB_CAS9_ADR                   ( (PMB_CAS_BASE_ADR + ((10 ) * 2097152 )) )
#define PMB_CAS10_ADR                  ( (PMB_CAS_BASE_ADR + ((11 ) * 2097152 )) )
#define PMB_CAS11_ADR                  ( (PMB_CAS_BASE_ADR + ((12 ) * 2097152 )) )
#define PMB_CAS12_ADR                  ( (PMB_CAS_BASE_ADR + ((13 ) * 2097152 )) )
#define PMB_CAS13_ADR                  ( (PMB_CAS_BASE_ADR + ((14 ) * 2097152 )) )
#define PMB_CAS14_ADR                  ( (PMB_CAS_BASE_ADR + ((15 ) * 2097152 )) )
#define UPA_CDMA_BASE_ADR                 (  (PMB_CTRL_BASE_ADR + 0x2000) )
#define UPA_CDMA_CTRL_ADR                 (  (UPA_CDMA_BASE_ADR + (16* CDMA_CTRL_OFF             )) )
#define UPA_CDMA_SLICE_SIZE_ADR           (  (UPA_CDMA_BASE_ADR + (16* CDMA_SLICE_SIZE_OFF       )) )
#define UPA_CDMA_INTEN_0_ADR              (  (UPA_CDMA_BASE_ADR + (16* CDMA_INTEN_0_OFF          )) )
#define UPA_CDMA_INTEN_1_ADR              (  (UPA_CDMA_BASE_ADR + (16* CDMA_INTEN_1_OFF          )) )
#define UPA_CDMA_SET_INTEN_0_ADR          (  (UPA_CDMA_BASE_ADR + (16* CDMA_SET_INTEN_0_OFF      )) )
#define UPA_CDMA_SET_INTEN_1_ADR          (  (UPA_CDMA_BASE_ADR + (16* CDMA_SET_INTEN_1_OFF      )) )
#define UPA_CDMA_CLR_INTEN_0_ADR          (  (UPA_CDMA_BASE_ADR + (16* CDMA_CLR_INTEN_0_OFF      )) )
#define UPA_CDMA_CLR_INTEN_1_ADR          (  (UPA_CDMA_BASE_ADR + (16* CDMA_CLR_INTEN_1_OFF      )) )
#define UPA_CDMA_IMASK_0_ADR              (  (UPA_CDMA_BASE_ADR + (16* CDMA_IMASK_0_OFF          )) )
#define UPA_CDMA_IMASK_1_ADR              (  (UPA_CDMA_BASE_ADR + (16* CDMA_IMASK_1_OFF          )) )
#define UPA_CDMA_SET_IMASK_0_ADR          (  (UPA_CDMA_BASE_ADR + (16* CDMA_SET_IMASK_0_OFF      )) )
#define UPA_CDMA_SET_IMASK_1_ADR          (  (UPA_CDMA_BASE_ADR + (16* CDMA_SET_IMASK_1_OFF      )) )
#define UPA_CDMA_CLR_IMASK_0_ADR          (  (UPA_CDMA_BASE_ADR + (16* CDMA_CLR_IMASK_0_OFF      )) )
#define UPA_CDMA_CLR_IMASK_1_ADR          (  (UPA_CDMA_BASE_ADR + (16* CDMA_CLR_IMASK_1_OFF      )) )
#define UPA_CDMA_INT_RESET_0_ADR          (  (UPA_CDMA_BASE_ADR + (16* CDMA_INT_RESET_0_OFF      )) )
#define UPA_CDMA_INT_RESET_1_ADR          (  (UPA_CDMA_BASE_ADR + (16* CDMA_INT_RESET_1_OFF      )) )
#define UPA_CDMA_INT_STATUS_0_ADR         (  (UPA_CDMA_BASE_ADR + (16* CDMA_INT_STATUS_0_OFF     )) )
#define UPA_CDMA_INT_STATUS_1_ADR         (  (UPA_CDMA_BASE_ADR + (16* CDMA_INT_STATUS_1_OFF     )) )
#define UPA_CDMA_FENTRY_ADR               (  (UPA_CDMA_BASE_ADR + (16* CDMA_FENTRY_OFF           )) )
#define UPA_CDMA_FOVER_ADR                (  (UPA_CDMA_BASE_ADR + (16* CDMA_FOVER_OFF            )) )
#define UPA_CDMA_CLR_OVERFLOW_ADR         (  (UPA_CDMA_BASE_ADR + (16* CDMA_CLR_OVERFLOW_OFF     )) )
#define UPA_CDMA_GETID_ADR                (  (UPA_CDMA_BASE_ADR + (16* CDMA_GETID_OFF            )) )
#define UPA_CDMA_RELEASEID_ADR            (  (UPA_CDMA_BASE_ADR + (16* CDMA_RELEASEID_OFF        )) )
#define UPA_CDMA_SKIP_DES_0_ADR           (  (UPA_CDMA_BASE_ADR + (16* CDMA_SKIP_DES_0_OFF       )) )
#define UPA_CDMA_SKIP_DES_1_ADR           (  (UPA_CDMA_BASE_ADR + (16* CDMA_SKIP_DES_1_OFF       )) )
#define UPA_CDMA_SET_SKIPDES_0_ADR        (  (UPA_CDMA_BASE_ADR + (16* CDMA_SET_SKIPDES_0_OFF    )) )
#define UPA_CDMA_SET_SKIPDES_1_ADR        (  (UPA_CDMA_BASE_ADR + (16* CDMA_SET_SKIPDES_1_OFF    )) )
#define UPA_CDMA_CLR_SKIPDES_0_ADR        (  (UPA_CDMA_BASE_ADR + (16* CDMA_CLR_SKIPDES_0_OFF    )) )
#define UPA_CDMA_CLR_SKIPDES_1_ADR        (  (UPA_CDMA_BASE_ADR + (16* CDMA_CLR_SKIPDES_1_OFF    )) )
#define UPA_CDMA_LNK_ARB_CFG_ADR          (  (UPA_CDMA_BASE_ADR + (16* CDMA_LNK_ARB_CFG_OFF      )) )
#define UPA_CDMA_HALT_LINK_ADR            (  (UPA_CDMA_BASE_ADR + (16* CDMA_HALT_LINK_OFF        )) )
#define UPA_CDMA_RESUME_LINK_ADR          (  (UPA_CDMA_BASE_ADR + (16* CDMA_RESUME_LINK_OFF      )) )
#define UPA_CDMA_BUSY_LINK_ADR            (  (UPA_CDMA_BASE_ADR + (16* CDMA_BUSY_LINK_OFF        )) )
#define UPA_CDMA_SET_LINK2FIFO_ADR        (  (UPA_CDMA_BASE_ADR + (16* CDMA_SET_LINK2FIFO_OFF    )) )
#define UPA_CDMA_CLR_LINK2FIFO_ADR        (  (UPA_CDMA_BASE_ADR + (16* CDMA_CLR_LINK2FIFO_OFF    )) )
#define UPA_CDMA_CHGATE_ADR               (  (UPA_CDMA_BASE_ADR + (16* CDMA_CHGATE_OFF           )) )
#define UPA_CDMA_SET_CHGATE_ADR           (  (UPA_CDMA_BASE_ADR + (16* CDMA_SET_CHGATE_OFF       )) )
#define UPA_CDMA_CLR_CHGATE_ADR           (  (UPA_CDMA_BASE_ADR + (16* CDMA_CLR_CHGATE_OFF       )) )
#define UPA_CDMA_CHANNEL_ID_ADR           (  (UPA_CDMA_BASE_ADR + (16* CDMA_CHANNEL_ID_OFF       )) )
#define UPA_CDMA_TASKID_ADR               (  (UPA_CDMA_BASE_ADR + (16* CDMA_TASKID_OFF           )) )
#define UPA_CDMA_CHANNEL_0_STATUS_ADR     (  (UPA_CDMA_BASE_ADR + (16* CDMA_CHANNEL_0_STATUS_OFF )) )
#define UPA_CDMA_CHANNEL_1_STATUS_ADR     (  (UPA_CDMA_BASE_ADR + (16* CDMA_CHANNEL_1_STATUS_OFF )) )
#define UPA_CDMA_PCCFG_ADR                (  (UPA_CDMA_BASE_ADR + (16* CDMA_PCCFG_OFF            )) )
#define UPA_CDMA_PCTOTAL_ADR              (  (UPA_CDMA_BASE_ADR + (16* CDMA_PCTOTAL_OFF          )) )
#define UPA_CDMA_PCSTALLS_ADD             (  (UPA_CDMA_BASE_ADR + (16* CDMA_PCSTALLS_OFF         )) )
#define UPA_CDMA_PCSTALLD_ADD             (  (UPA_CDMA_BASE_ADR + (16* CDMA_PCSTALLD_OFF         )) )
#define UPA_CDMA_TRACE_STATUS_ADR         (  (UPA_CDMA_BASE_ADR + (16* CDMA_TRACE_STATUS_OFF     )) )
#define UPA_CDMA_TRACE_ADDR_0_ADR         (  (UPA_CDMA_BASE_ADR + (16* CDMA_TRACE_ADDR_0_OFF     )) )
#define UPA_CDMA_TRACE_ADDR_1_ADR         (  (UPA_CDMA_BASE_ADR + (16* CDMA_TRACE_ADDR_1_OFF     )) )
#define UPA_CDMA_TRACE_ADDR_2_ADR         (  (UPA_CDMA_BASE_ADR + (16* CDMA_TRACE_ADDR_2_OFF     )) )
#define UPA_CDMA_TRACE_ADDR_3_ADR         (  (UPA_CDMA_BASE_ADR + (16* CDMA_TRACE_ADDR_3_OFF     )) )
#define UPA_CDMA_TRACE_0_ADR              (  (UPA_CDMA_BASE_ADR + (16* CDMA_TRACE_0_OFF          )) )
#define UPA_CDMA_TRACE_1_ADR              (  (UPA_CDMA_BASE_ADR + (16* CDMA_TRACE_1_OFF          )) )
#define UPA_CDMA_TRACE_2_ADR              (  (UPA_CDMA_BASE_ADR + (16* CDMA_TRACE_2_OFF          )) )
#define UPA_CDMA_TRACE_3_ADR              (  (UPA_CDMA_BASE_ADR + (16* CDMA_TRACE_3_OFF          )) )
#define UPA_CDMA_FIFO_DBG_ADR             (  (UPA_CDMA_BASE_ADR + (16* CDMA_FIFO_DBG_OFF         )) )
#define UPA_CDMA_DBGREAD_IDD_ADR          (  (UPA_CDMA_BASE_ADR + (16* CDMA_DBGREAD_IDD_OFF      )) )
#define UPA_CDMA_FIFO_CTRL_ADR            (  (UPA_CDMA_BASE_ADR + (16* CDMA_FIFO_CTRL_OFF        )) )
#define UPA_CDMA_RAM_CTRL_ADR             (  (UPA_CDMA_BASE_ADR + (16* CDMA_RAM_CTRL_OFF         )) )
#define UPA_CDMA_LINK_0_CFG_ADR           (  (UPA_CDMA_BASE_ADR + (16* (CDMA_LINK_CFG_OFF  +  0 ))) )
#define UPA_CDMA_LINK_1_CFG_ADR           (  (UPA_CDMA_BASE_ADR + (16* (CDMA_LINK_CFG_OFF  +  1 ))) )
#define UPA_CDMA_LINK_2_CFG_ADR           (  (UPA_CDMA_BASE_ADR + (16* (CDMA_LINK_CFG_OFF  +  2 ))) )
#define UPA_CDMA_LINK_3_CFG_ADR           (  (UPA_CDMA_BASE_ADR + (16* (CDMA_LINK_CFG_OFF  +  3 ))) )
#define UPA_CDMA_LINK_4_CFG_ADR           (  (UPA_CDMA_BASE_ADR + (16* (CDMA_LINK_CFG_OFF  +  4 ))) )
#define UPA_CDMA_LINK_5_CFG_ADR           (  (UPA_CDMA_BASE_ADR + (16* (CDMA_LINK_CFG_OFF  +  5 ))) )
#define UPA_CDMA_LINK_6_CFG_ADR           (  (UPA_CDMA_BASE_ADR + (16* (CDMA_LINK_CFG_OFF  +  6 ))) )
#define UPA_CDMA_LINK_7_CFG_ADR           (  (UPA_CDMA_BASE_ADR + (16* (CDMA_LINK_CFG_OFF  +  7 ))) )
#define UPA_CDMA_TOP0_ADR                 (  (UPA_CDMA_BASE_ADR + (16* (CDMA_TOP_OFF       +  0 ))) )
#define UPA_CDMA_TOP1_ADR                 (  (UPA_CDMA_BASE_ADR + (16* (CDMA_TOP_OFF       +  1 ))) )
#define UPA_CDMA_TOP2_ADR                 (  (UPA_CDMA_BASE_ADR + (16* (CDMA_TOP_OFF       +  2 ))) )
#define UPA_CDMA_TOP3_ADR                 (  (UPA_CDMA_BASE_ADR + (16* (CDMA_TOP_OFF       +  3 ))) )
#define UPA_CDMA_TOP4_ADR                 (  (UPA_CDMA_BASE_ADR + (16* (CDMA_TOP_OFF       +  4 ))) )
#define UPA_CDMA_TOP5_ADR                 (  (UPA_CDMA_BASE_ADR + (16* (CDMA_TOP_OFF       +  5 ))) )
#define UPA_CDMA_TOP6_ADR                 (  (UPA_CDMA_BASE_ADR + (16* (CDMA_TOP_OFF       +  6 ))) )
#define UPA_CDMA_TOP7_ADR                 (  (UPA_CDMA_BASE_ADR + (16* (CDMA_TOP_OFF       +  7 ))) )
#define UPA_CDMA_PREVLINK_0_ADR           (  (UPA_CDMA_BASE_ADR + (16* (CDMA_PREVLINK_OFF  +  0 ))) )
#define UPA_CDMA_PREVLINK_1_ADR           (  (UPA_CDMA_BASE_ADR + (16* (CDMA_PREVLINK_OFF  +  1 ))) )
#define UPA_CDMA_PREVLINK_2_ADR           (  (UPA_CDMA_BASE_ADR + (16* (CDMA_PREVLINK_OFF  +  2 ))) )
#define UPA_CDMA_PREVLINK_3_ADR           (  (UPA_CDMA_BASE_ADR + (16* (CDMA_PREVLINK_OFF  +  3 ))) )
#define UPA_CDMA_PREVLINK_4_ADR           (  (UPA_CDMA_BASE_ADR + (16* (CDMA_PREVLINK_OFF  +  4 ))) )
#define UPA_CDMA_PREVLINK_5_ADR           (  (UPA_CDMA_BASE_ADR + (16* (CDMA_PREVLINK_OFF  +  5 ))) )
#define UPA_CDMA_PREVLINK_6_ADR           (  (UPA_CDMA_BASE_ADR + (16* (CDMA_PREVLINK_OFF  +  6 ))) )
#define UPA_CDMA_PREVLINK_7_ADR           (  (UPA_CDMA_BASE_ADR + (16* (CDMA_PREVLINK_OFF  +  7 ))) )
#define UPA_CDMA_EXELINK_0_ADR            (  (UPA_CDMA_BASE_ADR + (16* (CDMA_EXELINK_OFF   +  0 ))) )
#define UPA_CDMA_EXELINK_1_ADR            (  (UPA_CDMA_BASE_ADR + (16* (CDMA_EXELINK_OFF   +  1 ))) )
#define UPA_CDMA_EXELINK_2_ADR            (  (UPA_CDMA_BASE_ADR + (16* (CDMA_EXELINK_OFF   +  2 ))) )
#define UPA_CDMA_EXELINK_3_ADR            (  (UPA_CDMA_BASE_ADR + (16* (CDMA_EXELINK_OFF   +  3 ))) )
#define UPA_CDMA_EXELINK_4_ADR            (  (UPA_CDMA_BASE_ADR + (16* (CDMA_EXELINK_OFF   +  4 ))) )
#define UPA_CDMA_EXELINK_5_ADR            (  (UPA_CDMA_BASE_ADR + (16* (CDMA_EXELINK_OFF   +  5 ))) )
#define UPA_CDMA_EXELINK_6_ADR            (  (UPA_CDMA_BASE_ADR + (16* (CDMA_EXELINK_OFF   +  6 ))) )
#define UPA_CDMA_EXELINK_7_ADR            (  (UPA_CDMA_BASE_ADR + (16* (CDMA_EXELINK_OFF   +  7 ))) )
#define UPA_CDMA_IDLINK_0_ADR             (  (UPA_CDMA_BASE_ADR + (16* (CDMA_IDLINK_OFF    +  0 ))) )
#define UPA_CDMA_IDLINK_1_ADR             (  (UPA_CDMA_BASE_ADR + (16* (CDMA_IDLINK_OFF    +  1 ))) )
#define UPA_CDMA_IDLINK_2_ADR             (  (UPA_CDMA_BASE_ADR + (16* (CDMA_IDLINK_OFF    +  2 ))) )
#define UPA_CDMA_IDLINK_3_ADR             (  (UPA_CDMA_BASE_ADR + (16* (CDMA_IDLINK_OFF    +  3 ))) )
#define PFIFO_BASE_ADR                 ( (PMB_CTRL_BASE_ADR + 0x3000) )
#define PFIFO_FIFO0_ADR                ( PFIFO_BASE_ADR + (8*0) )
#define PFIFO_FIFO1_ADR                ( PFIFO_BASE_ADR + (8*1) )
#define PFIFO_FIFO2_ADR                ( PFIFO_BASE_ADR + (8*2) )
#define PFIFO_FIFO3_ADR                ( PFIFO_BASE_ADR + (8*3) )
#define PFIFO_FIFO4_ADR                ( PFIFO_BASE_ADR + (8*4) )
#define PFIFO_FIFO5_ADR                ( PFIFO_BASE_ADR + (8*5) )
#define PFIFO_FIFO6_ADR                ( PFIFO_BASE_ADR + (8*6) )
#define PFIFO_FIFO7_ADR                ( PFIFO_BASE_ADR + (8*7) )
#define PFIFO_FIFO8_ADR                ( PFIFO_BASE_ADR + (8*8) )
#define PFIFO_FIFO9_ADR                ( PFIFO_BASE_ADR + (8*9) )
#define PFIFO_FIFO10_ADR               ( PFIFO_BASE_ADR + (8*10) )
#define PFIFO_FIFO11_ADR               ( PFIFO_BASE_ADR + (8*11) )
#define PFIFO_FIFO12_ADR               ( PFIFO_BASE_ADR + (8*12) )
#define PFIFO_FIFO13_ADR               ( PFIFO_BASE_ADR + (8*13) )
#define PFIFO_FIFO14_ADR               ( PFIFO_BASE_ADR + (8*14) )
#define PFIFO_FIFO15_ADR               ( PFIFO_BASE_ADR + (8*15) )
#define PFIFO_CTRL_ADR                 ( PFIFO_BASE_ADR + (8*16) )
#define PFIFO_GEN_CTRL_ADR             ( PFIFO_BASE_ADR + (8*17) )
#define PFIFO_PTR_STAT0_ADR            ( PFIFO_BASE_ADR + (8*18) )
#define PFIFO_PTR_STAT1_ADR            ( PFIFO_BASE_ADR + (8*19) )
#define PFIFO_PTR_STAT2_ADR            ( PFIFO_BASE_ADR + (8*20) )
#define PFIFO_PTR_STAT3_ADR            ( PFIFO_BASE_ADR + (8*21) )
#define PFIFO_OF_FLAG_ADR              ( PFIFO_BASE_ADR + (8*22) )
#define PFIFO_ATM_FIFO0_ADR            ( PFIFO_BASE_ADR + (8*24) )
#define PFIFO_ATM_FIFO1_ADR            ( PFIFO_BASE_ADR + (8*25) )
#define PFIFO_ATM_FIFO2_ADR            ( PFIFO_BASE_ADR + (8*26) )
#define PFIFO_ATM_FIFO3_ADR            ( PFIFO_BASE_ADR + (8*27) )
#define PFIFO_ATM_FIFO4_ADR            ( PFIFO_BASE_ADR + (8*28) )
#define PFIFO_ATM_FIFO5_ADR            ( PFIFO_BASE_ADR + (8*29) )
#define PFIFO_ATM_FIFO6_ADR            ( PFIFO_BASE_ADR + (8*30) )
#define PFIFO_ATM_FIFO7_ADR            ( PFIFO_BASE_ADR + (8*31) )
#define PFIFO_ATM_FIFO8_ADR            ( PFIFO_BASE_ADR + (8*32) )
#define PFIFO_ATM_FIFO9_ADR            ( PFIFO_BASE_ADR + (8*33) )
#define PFIFO_ATM_FIFO10_ADR           ( PFIFO_BASE_ADR + (8*34) )
#define PFIFO_ATM_FIFO11_ADR           ( PFIFO_BASE_ADR + (8*35) )
#define PFIFO_ATM_FIFO12_ADR           ( PFIFO_BASE_ADR + (8*36) )
#define PFIFO_ATM_FIFO13_ADR           ( PFIFO_BASE_ADR + (8*37) )
#define PFIFO_ATM_FIFO14_ADR           ( PFIFO_BASE_ADR + (8*38) )
#define PFIFO_ATM_FIFO15_ADR           ( PFIFO_BASE_ADR + (8*39) )
#define PFIFO_DIRECT_ADR               ( PFIFO_BASE_ADR + 0x0800 )
#define DRAM_NUM_DBYTES                                    (   4 )
#define DRAM_NUM_ANIBS                                     (   6 )
#define DDR_CHANNEL0_BASE_ADR                              (  (PBI_AP17_CONTROL_ADR + 0x00000000) )
#define DDRCCFG0_BASE_ADR                                  (  (DDR_CHANNEL0_BASE_ADR + 0x01000000) )
#define DWC_DDRPHYA0_BASE_ADR                              (  (DDR_CHANNEL0_BASE_ADR + 0x02000000) )
#define DDR_CHANNEL1_BASE_ADR                              (  (DDR_CHANNEL0_BASE_ADR+ 0x04000000) )
#define DDRCCFG1_BASE_ADR                                  (  (DDR_CHANNEL1_BASE_ADR + 0x01000000) )
#define DWC_DDRPHYA1_BASE_ADR                               (  (DDR_CHANNEL1_BASE_ADR + 0x02000000) )
#define DRAM_BASE_ADR                                      (   0x80000000 )
#define DDRC_BASE_ADR                                      (   0x80000000 )
#define DDR_CHANNEL_GCTRL_GPIO_OFFSET                     ( 0x00 )
#define DDR_CHANNEL_GCTRL_PERF_CNT0_OFFSET                ( 0x04 )
#define DDR_CHANNEL_GCTRL_PERF_CNT1_OFFSET                ( 0x08 )
#define DDR_CHANNEL_GCTRL_PERF_CNT2_OFFSET                ( 0x0C )
#define DDR_CHANNEL_GCTRL_PERF_CNT3_OFFSET                ( 0x10 )
#define DDR_CHANNEL_GCTRL_PERF_CTRL_OFFSET                ( 0x14 )
#define DDR_CHANNEL_GCTRL_MRR_DATA_OFFSET                 ( 0x18 )
#define DDR_CHANNEL_GCTRL_MRR_CTRL_OFFSET                 ( 0x1C )
#define DDR_CHANNEL_GCTRL_CTRL_VER_OFFSET                 ( 0x20 )
#define DDR_CHANNEL_GCTRL_LPI_CTRL_OFFSET                 ( 0x24 )
#define DDR_CHANNEL_GCTRL_STA0_OFFSET                     ( 0x28 )
#define DDR_CHANNEL0_GCTRL_GPIO_ADR                        ( (DDR_CHANNEL0_BASE_ADR + DDR_CHANNEL_GCTRL_GPIO_OFFSET) )
#define DDR_CHANNEL0_GCTRL_PERF_CNT0_ADR                   ( (DDR_CHANNEL0_BASE_ADR + DDR_CHANNEL_GCTRL_PERF_CNT0_OFFSET) )
#define DDR_CHANNEL0_GCTRL_PERF_CNT1_ADR                   ( (DDR_CHANNEL0_BASE_ADR + DDR_CHANNEL_GCTRL_PERF_CNT1_OFFSET) )
#define DDR_CHANNEL0_GCTRL_PERF_CNT2_ADR                   ( (DDR_CHANNEL0_BASE_ADR + DDR_CHANNEL_GCTRL_PERF_CNT2_OFFSET) )
#define DDR_CHANNEL0_GCTRL_PERF_CNT3_ADR                   ( (DDR_CHANNEL0_BASE_ADR + DDR_CHANNEL_GCTRL_PERF_CNT3_OFFSET) )
#define DDR_CHANNEL0_GCTRL_PERF_CTRL_ADR                   ( (DDR_CHANNEL0_BASE_ADR + DDR_CHANNEL_GCTRL_PERF_CTRL_OFFSET) )
#define DDR_CHANNEL0_GCTRL_MRR_DATA_ADR                    ( (DDR_CHANNEL0_BASE_ADR + DDR_CHANNEL_GCTRL_MRR_DATA_OFFSET) )
#define DDR_CHANNEL0_GCTRL_MRR_CTRL_ADR                    ( (DDR_CHANNEL0_BASE_ADR + DDR_CHANNEL_GCTRL_MRR_CTRL_OFFSET) )
#define DDR_CHANNEL0_GCTRL_CTRL_VER_ADR                    ( (DDR_CHANNEL0_BASE_ADR + DDR_CHANNEL_GCTRL_CTRL_VER_OFFSET) )
#define DDR_CHANNEL0_GCTRL_LPI_CTRL_ADR                    ( (DDR_CHANNEL0_BASE_ADR + DDR_CHANNEL_GCTRL_LPI_CTRL_OFFSET) )
#define DDR_CHANNEL0_GCTRL_STA0_ADR                        ( (DDR_CHANNEL0_BASE_ADR + DDR_CHANNEL_GCTRL_STA0_OFFSET) )
#define DDR_GCTRL_GPIO0_ADR                               (   DDR_CHANNEL0_GCTRL_GPIO_ADR     )
#define DDR_GCTRL_PERF_CNT0_ADR                           (   DDR_CHANNEL0_GCTRL_PERF_CNT0_ADR )
#define DDR_GCTRL_PERF_CNT1_ADR                           (   DDR_CHANNEL0_GCTRL_PERF_CNT1_ADR )
#define DDR_GCTRL_PERF_CNT2_ADR                           (   DDR_CHANNEL0_GCTRL_PERF_CNT2_ADR )
#define DDR_GCTRL_PERF_CNT3_ADR                           (   DDR_CHANNEL0_GCTRL_PERF_CNT3_ADR )
#define DDR_GCTRL_PERF_CTRL_ADR                           (   DDR_CHANNEL0_GCTRL_PERF_CTRL_ADR )
#define DDR_GCTRL_MRR_DATA_ADR                            (   DDR_CHANNEL0_GCTRL_MRR_DATA_ADR  )
#define DDR_GCTRL_MRR_CTRL_ADR                            (   DDR_CHANNEL0_GCTRL_MRR_CTRL_ADR  )
#define DWC_DDRPHYA0_DBYTE2_TSM1_I1_OFFSET                ( 0x0486CC )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R7_P3_OFFSET       ( 0xC45F04 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U0_P3_OFFSET      ( 0xC40234 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X31_OFFSET             ( 0x10017C )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B0_P3_OFFSET    ( 0xC4010C )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R5_OFFSET          ( 0x0415A4 )
#define DWC_DDRPHYA0_ACSM0_ACSMODTCTRL7_OFFSET            ( 0x10039C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B65S0_OFFSET    ( 0x2403B0 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U1_P0_OFFSET      ( 0x04C638 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R6_OFFSET          ( 0x0419A4 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R3_P3_OFFSET       ( 0xC48F0C )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U1_P2_OFFSET      ( 0x84C638 )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY3_P0_OFFSET          ( 0x080038 )
#define DWC_DDRPHYA0_DRTUB0_DCTSHADOWREGS_OFFSET          ( 0x300010 )
#define DWC_DDRPHYA0_DBYTE3_TSMBYTE5_OFFSET               ( 0x04C060 )
#define DWC_DDRPHYA0_DBYTE1_TSMBYTE4_OFFSET               ( 0x044050 )
#define DWC_DDRPHYA0_DBYTE3_DTSMBLANKINGCTRL_OFFSET       ( 0x04C2C4 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B93S0_OFFSET    ( 0x240500 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B12S1_OFFSET    ( 0x240138 )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC0_R3_OFFSET            ( 0x040D00 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B92S0_OFFSET    ( 0x2404F4 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X6_OFFSET              ( 0x100118 )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC0_R4_OFFSET            ( 0x04D100 )
#define DWC_DDRPHYA0_DBYTE3_TSMBYTE4_OFFSET               ( 0x04C050 )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC0_R4_OFFSET            ( 0x041100 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U0_P0_OFFSET       ( 0x048208 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X5_OFFSET              ( 0x100194 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R1_P2_OFFSET       ( 0x84070C )
#define DWC_DDRPHYA0_DRTUB0_CUSTPUBREV_OFFSET             ( 0x3003B4 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R8_P2_OFFSET       ( 0x84E30C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B5S0_OFFSET     ( 0x2400E0 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R0_P2_OFFSET       ( 0x844304 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U0_P1_OFFSET     ( 0x444244 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R1_P3_OFFSET       ( 0xC44704 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B14S1_OFFSET    ( 0x240150 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X29_OFFSET             ( 0x100174 )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC0_R6_OFFSET            ( 0x049900 )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL4_OFFSET               ( 0x1003D0 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R1_P3_OFFSET       ( 0xC48708 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R8_P3_OFFSET       ( 0xC4A30C )
#define DWC_DDRPHYA0_DBYTE3_TXEQUALIZATIONMODE_P2_OFFSET  ( 0x84C120 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B32S1_OFFSET    ( 0x240228 )
#define DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R3_OFFSET ( 0x044D88 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R6_P1_OFFSET       ( 0x44DB00 )
#define DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R6_OFFSET        ( 0x04D8C8 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X3_P1_OFFSET      ( 0x50021C )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC1_R2_OFFSET            ( 0x0408C0 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X15_OFFSET             ( 0x1000BC )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B1_P3_OFFSET ( 0xC44504 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R0_OFFSET          ( 0x0401A8 )
#define DWC_DDRPHYA0_MASTER0_DQSPREAMBLECONTROL_P2_OFFSET ( 0x880090 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U1_P3_OFFSET     ( 0xC4C644 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U0_P2_OFFSET      ( 0x84C230 )
#define DWC_DDRPHYA0_DBYTE2_TSMBYTE0_OFFSET               ( 0x048004 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B96S0_OFFSET    ( 0x240524 )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL22_OFFSET              ( 0x1003BC )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U0_P0_OFFSET      ( 0x044234 )
#define DWC_DDRPHYA0_APBONLY0_UCTDATWRITEONLYSHADOW_OFFSET ( 0x3400D0 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R0_P3_OFFSET       ( 0xC48300 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R6_P1_OFFSET       ( 0x441B0C )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U0_P2_OFFSET      ( 0x848340 )
#define DWC_DDRPHYA0_DBYTE0_ASYNCDBYTETXEN_OFFSET         ( 0x040098 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B16S0_OFFSET    ( 0x240164 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B10S0_OFFSET    ( 0x24011C )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U0_P2_OFFSET     ( 0x844240 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B9S1_OFFSET     ( 0x240114 )
#define DWC_DDRPHYA0_DBYTE1_RXFIFOCONTENTSDQ7654_OFFSET   ( 0x04416C )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X7_P3_OFFSET      ( 0xD00238 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B109S2_OFFSET   ( 0x2405C8 )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE8_OFFSET            ( 0x1C00E0 )
#define DWC_DDRPHYA0_DBYTE1_RXFIFOCHECKSTATUS_OFFSET      ( 0x044158 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U1_P0_OFFSET     ( 0x04C644 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U0_P2_OFFSET       ( 0x840208 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U0_P3_OFFSET     ( 0xC4024C )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B0_P0_OFFSET ( 0x04012C )
#define DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R1_OFFSET        ( 0x04C4C8 )
#define DWC_DDRPHYA0_APBONLY0_MICRORESET_OFFSET           ( 0x340264 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R8_P0_OFFSET       ( 0x04E30C )
#define DWC_DDRPHYA0_ANIB3_AFORCETRICONT_OFFSET           ( 0x00C0A0 )
#define DWC_DDRPHYA0_ANIB3_ATXDLY_P2_OFFSET               ( 0x80C200 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R8_P1_OFFSET       ( 0x446304 )
#define DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R2_OFFSET        ( 0x0408C8 )
#define DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B1_P0_OFFSET    ( 0x040534 )
#define DWC_DDRPHYA0_APBONLY0_UCTWRITEONLYSHADOW_OFFSET   ( 0x3400C8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R6_P0_OFFSET       ( 0x04DB00 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B85S1_OFFSET    ( 0x2404A4 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R6_P0_OFFSET       ( 0x041B08 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I7_OFFSET          ( 0x1C1C9C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R7_P3_OFFSET       ( 0xC41F04 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U0_P2_OFFSET      ( 0x840230 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R1_OFFSET          ( 0x04C5A8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B56S2_OFFSET    ( 0x24034C )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U1_P1_OFFSET     ( 0x444644 )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B1_P2_OFFSET ( 0x844524 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U1_P3_OFFSET      ( 0xC44748 )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B1_OFFSET       ( 0x240060 )
#define DWC_DDRPHYA0_DBYTE2_TSM0_I5_OFFSET                ( 0x0496C8 )
#define DWC_DDRPHYA0_DBYTE2_TSM0_I6_OFFSET                ( 0x049AC8 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R7_P0_OFFSET       ( 0x049F08 )
#define DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R0_OFFSET        ( 0x0440C8 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R5_P0_OFFSET       ( 0x041708 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B70S0_OFFSET    ( 0x2403EC )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R7_P1_OFFSET       ( 0x449F00 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R7_OFFSET          ( 0x049DA4 )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B1_P3_OFFSET ( 0xC4C504 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R5_OFFSET          ( 0x0455A0 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U1_P3_OFFSET      ( 0xC48744 )
#define DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R3_OFFSET        ( 0x04CCC8 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U0_P0_OFFSET     ( 0x040240 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R2_P3_OFFSET       ( 0xC40B0C )
#define DWC_DDRPHYA0_MASTER0_CALOFFSETS_OFFSET            ( 0x080114 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B21S0_OFFSET    ( 0x2401A0 )
#define DWC_DDRPHYA0_MASTER0_MASUPDFAILCTR_OFFSET         ( 0x0802E8 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR8_P0_OFFSET         ( 0x240820 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R3_P1_OFFSET       ( 0x44CF00 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U0_P2_OFFSET      ( 0x848230 )
#define DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R8_OFFSET ( 0x04A188 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R3_P1_OFFSET       ( 0x440F0C )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC0_R2_OFFSET            ( 0x040900 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U1_P3_OFFSET     ( 0xC40644 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R2_P0_OFFSET       ( 0x048B00 )
#define DWC_DDRPHYA0_MASTER0_HWTLPCSENA_OFFSET            ( 0x0801C8 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X21_OFFSET             ( 0x1000D4 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R0_OFFSET          ( 0x0481A8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U0_P3_OFFSET      ( 0xC4C34C )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U1_P3_OFFSET      ( 0xC4863C )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R2_OFFSET          ( 0x0489A0 )
#define DWC_DDRPHYA0_INITENG0_PRESEQUENCEREG0B1S2_OFFSET  ( 0x240014 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I6_OFFSET          ( 0x1C1894 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B26S0_OFFSET    ( 0x2401DC )
#define DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R8_OFFSET ( 0x04E188 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X15_OFFSET             ( 0x10003C )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I8_OFFSET          ( 0x1C2098 )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL4_P1_OFFSET           ( 0x480330 )
#define DWC_DDRPHYA0_MASTER0_DFIGEARDOWNCTL_OFFSET        ( 0x08008C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R5_P1_OFFSET       ( 0x44D704 )
#define DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R8_OFFSET        ( 0x04A0C8 )
#define DWC_DDRPHYA0_DBYTE3_DTSMLOTHLDXINGIND_OFFSET      ( 0x04C2E0 )
#define DWC_DDRPHYA0_DBYTE1_TXCHKDATASELECTS_OFFSET       ( 0x0442D8 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U1_P1_OFFSET     ( 0x44C644 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X0_P2_OFFSET      ( 0x900204 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X7_P2_OFFSET      ( 0x900238 )
#define DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG0_P1_OFFSET  ( 0x4482B8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B2S1_OFFSET     ( 0x2400C0 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R3_OFFSET          ( 0x044DA4 )
#define DWC_DDRPHYA0_MASTER0_MAPCAB9TODFI_OFFSET          ( 0x080464 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U1_P1_OFFSET      ( 0x440748 )
#define DWC_DDRPHYA0_DBYTE3_ASYNCDBYTETXEN_OFFSET         ( 0x04C098 )
#define DWC_DDRPHYA0_DBYTE2_TSMBYTE2_OFFSET               ( 0x048048 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R4_P0_OFFSET       ( 0x045308 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B57S1_OFFSET    ( 0x240354 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R5_P3_OFFSET       ( 0xC41704 )
#define DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B0_P0_OFFSET       ( 0x04017C )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X19_OFFSET             ( 0x1001CC )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS2_OFFSET ( 0x080488 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R6_P3_OFFSET       ( 0xC41B0C )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U1_P0_OFFSET     ( 0x044648 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R1_OFFSET          ( 0x0405A8 )
#define DWC_DDRPHYA0_DRTUB0_CURPSTATE0B_OFFSET            ( 0x300204 )
#define DWC_DDRPHYA0_DBYTE1_TSM0_I4_OFFSET                ( 0x0452C8 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R7_P3_OFFSET       ( 0xC49F04 )
#define DWC_DDRPHYA0_MASTER0_PLLLOCKSTATUS_OFFSET         ( 0x080324 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I3_OFFSET          ( 0x1C0C90 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B112S2_OFFSET   ( 0x2405EC )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC1_R2_OFFSET            ( 0x04C8C0 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG7_OFFSET    ( 0x24004C )
#define DWC_DDRPHYA0_ANIB4_ATXDLY_P1_OFFSET               ( 0x410200 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R5_P2_OFFSET       ( 0x84D700 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U0_P0_OFFSET       ( 0x040208 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U0_P1_OFFSET      ( 0x44C230 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R0_P1_OFFSET       ( 0x440300 )
#define DWC_DDRPHYA0_MASTER0_ACSMGLBLSTART_OFFSET         ( 0x080204 )
#define DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R0_OFFSET ( 0x04C188 )
#define DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG0_P0_OFFSET  ( 0x04C2B8 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R0_OFFSET          ( 0x04C1A4 )
#define DWC_DDRPHYA0_DBYTE0_TXEQUALIZATIONMODE_P0_OFFSET  ( 0x040120 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R4_P3_OFFSET       ( 0xC4D30C )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B1_P3_OFFSET ( 0xC40524 )
#define DWC_DDRPHYA0_MASTER0_PROCODTTIMECTL_P1_OFFSET     ( 0x480158 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R1_P1_OFFSET       ( 0x448708 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B117S2_OFFSET   ( 0x240628 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U0_P1_OFFSET      ( 0x448230 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R2_OFFSET          ( 0x0449AC )
#define DWC_DDRPHYA0_MASTER0_PLLTESTMODE_P0_OFFSET        ( 0x080328 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B6S0_OFFSET     ( 0x2400EC )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U0_P1_OFFSET       ( 0x448200 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U1_P0_OFFSET     ( 0x048644 )
#define DWC_DDRPHYA0_ACSM0_LOWSPEEDCLOCKDIVIDER_OFFSET    ( 0x100320 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R2_P0_OFFSET       ( 0x044B0C )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B6_OFFSET       ( 0x240074 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U0_P2_OFFSET       ( 0x848204 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B82S1_OFFSET    ( 0x240480 )
#define DWC_DDRPHYA0_MASTER0_PHYINTERRUPTCLEAR_OFFSET     ( 0x080478 )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B12_OFFSET      ( 0x24008C )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL15_OFFSET              ( 0x1003FC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B59S2_OFFSET    ( 0x240370 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U1_P1_OFFSET       ( 0x448600 )
#define DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B0_P1_OFFSET    ( 0x44C134 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U1_P3_OFFSET       ( 0xC40600 )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B0_P1_OFFSET ( 0x440124 )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B1_P2_OFFSET ( 0x84452C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B47S1_OFFSET    ( 0x2402DC )
#define DWC_DDRPHYA0_MASTER0_PROCODTTIMECTL_P2_OFFSET     ( 0x880158 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R5_P1_OFFSET       ( 0x44D700 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B15S1_OFFSET    ( 0x24015C )
#define DWC_DDRPHYA0_PPGC0_PPGCLANE2CRCINMAP1_OFFSET      ( 0x1C0058 )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC0_R0_OFFSET            ( 0x048100 )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL12_OFFSET         ( 0x100370 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B101S0_OFFSET   ( 0x240560 )
#define DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R7_OFFSET        ( 0x04DCC8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R1_P2_OFFSET       ( 0x84C70C )
#define DWC_DDRPHYA0_DBYTE2_TSM3_OFFSET                   ( 0x0482D4 )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B1_P0_OFFSET ( 0x040504 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R0_P1_OFFSET       ( 0x448300 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X17_OFFSET             ( 0x100144 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U1_P1_OFFSET       ( 0x44C608 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS11_OFFSET ( 0x0804AC )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B1_P2_OFFSET ( 0x848504 )
#define DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG0_P0_OFFSET  ( 0x0442B8 )
#define DWC_DDRPHYA0_DBYTE1_DQ5LNSEL_OFFSET               ( 0x044294 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R1_P1_OFFSET       ( 0x440700 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R2_OFFSET          ( 0x0409AC )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R7_P2_OFFSET       ( 0x849F08 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG2_OFFSET    ( 0x240038 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U0_P3_OFFSET     ( 0xC4C24C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R3_P1_OFFSET       ( 0x444F04 )
#define DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B1_P3_OFFSET       ( 0xC4457C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R5_P0_OFFSET       ( 0x04170C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R5_P0_OFFSET       ( 0x04D704 )
#define DWC_DDRPHYA0_DBYTE2_TSM1_I5_OFFSET                ( 0x0496CC )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U1_P2_OFFSET       ( 0x84C60C )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R7_OFFSET          ( 0x049DAC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B18S1_OFFSET    ( 0x240180 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U0_P1_OFFSET     ( 0x440244 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B63S1_OFFSET    ( 0x24039C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R6_P3_OFFSET       ( 0xC49B0C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B89S0_OFFSET    ( 0x2404D0 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R2_P1_OFFSET       ( 0x440B00 )
#define DWC_DDRPHYA0_PPGC0_PRBSGENCTL2_OFFSET             ( 0x1C0198 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R8_P0_OFFSET       ( 0x04A308 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X26_OFFSET             ( 0x1001E8 )
#define DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R6_OFFSET ( 0x041988 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R5_P0_OFFSET       ( 0x049708 )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC0_R2_OFFSET            ( 0x044900 )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC0_R8_OFFSET            ( 0x042100 )
#define DWC_DDRPHYA0_MASTER0_UCMEMRESETCONTROL_OFFSET     ( 0x08023C )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B1_P0_OFFSET ( 0x048504 )
#define DWC_DDRPHYA0_DBYTE0_TSMBYTE2_OFFSET               ( 0x040048 )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B0_P1_OFFSET ( 0x444124 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X27_OFFSET             ( 0x1001EC )
#define DWC_DDRPHYA0_MASTER0_DFIHANDSHAKEDELAYS1_OFFSET   ( 0x0804F4 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R7_P3_OFFSET       ( 0xC4DF00 )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC0_R7_OFFSET            ( 0x041D00 )
#define DWC_DDRPHYA0_MASTER0_MAPCAB1TODFI_OFFSET          ( 0x080444 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R8_OFFSET          ( 0x04E1A0 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R8_P3_OFFSET       ( 0xC46304 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U1_P3_OFFSET     ( 0xC40648 )
#define DWC_DDRPHYA0_DBYTE0_TXEQUALIZATIONMODE_P2_OFFSET  ( 0x840120 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U1_P0_OFFSET     ( 0x048640 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U0_P1_OFFSET      ( 0x448340 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B21S1_OFFSET    ( 0x2401A4 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R8_OFFSET          ( 0x0421AC )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U0_P3_OFFSET      ( 0xC48234 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R1_OFFSET          ( 0x0445AC )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U1_P3_OFFSET     ( 0xC48644 )
#define DWC_DDRPHYA0_MASTER0_MAPCAA2TODFI_OFFSET          ( 0x080408 )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B1_P3_OFFSET ( 0xC4852C )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U0_P3_OFFSET      ( 0xC40344 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X28_OFFSET             ( 0x100170 )
#define DWC_DDRPHYA0_MASTER0_MAPCAA5TODFI_OFFSET          ( 0x080414 )
#define DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B1_P1_OFFSET    ( 0x448534 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R0_P2_OFFSET       ( 0x84C30C )
#define DWC_DDRPHYA0_ACSM0_ACSMODTCTRL2_OFFSET            ( 0x100388 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U1_P3_OFFSET      ( 0xC4874C )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B0_P2_OFFSET ( 0x840104 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R1_P1_OFFSET       ( 0x44C708 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R2_OFFSET          ( 0x0449A0 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R4_P0_OFFSET       ( 0x041304 )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB2_OFFSET  ( 0x08035C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R4_P3_OFFSET       ( 0xC45300 )
#define DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG1_P3_OFFSET  ( 0xC442BC )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R6_P0_OFFSET       ( 0x045B04 )
#define DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R1_OFFSET ( 0x048588 )
#define DWC_DDRPHYA0_MASTER0_ANLCDLCALPHDETOUT_OFFSET     ( 0x0800FC )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U0_P1_OFFSET      ( 0x444230 )
#define DWC_DDRPHYA0_DBYTE2_PPTINFO_OFFSET                ( 0x0482B0 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R0_P0_OFFSET       ( 0x04C304 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R8_P1_OFFSET       ( 0x442304 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U0_P2_OFFSET       ( 0x84C208 )
#define DWC_DDRPHYA0_MASTER0_HWTCAMODE_OFFSET             ( 0x0801DC )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U1_P2_OFFSET     ( 0x84C64C )
#define DWC_DDRPHYA0_MASTER0_DB2LCDLCALPHDETOUT_OFFSET    ( 0x0800C8 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R5_P1_OFFSET       ( 0x445700 )
#define DWC_DDRPHYA0_DBYTE0_DFIMRL_P2_OFFSET              ( 0x840080 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X1_P1_OFFSET      ( 0x50020C )
#define DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R7_OFFSET        ( 0x049CC8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R8_P1_OFFSET       ( 0x44E30C )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U0_P0_OFFSET      ( 0x044238 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R8_P0_OFFSET       ( 0x042304 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R3_P3_OFFSET       ( 0xC4CF08 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R6_P3_OFFSET       ( 0xC45B08 )
#define DWC_DDRPHYA0_DBYTE0_ASYNCDBYTETXDATA_OFFSET       ( 0x0400A0 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X0_OFFSET              ( 0x100080 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR5_P1_OFFSET         ( 0x640814 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X9_OFFSET              ( 0x100024 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X0_OFFSET              ( 0x100100 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R3_P0_OFFSET       ( 0x044F04 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B68S0_OFFSET    ( 0x2403D4 )
#define DWC_DDRPHYA0_MASTER0_PHYUPD0GOODCTR_OFFSET        ( 0x0802D8 )
#define DWC_DDRPHYA0_DRTUB0_UCTWRITEPROT_OFFSET           ( 0x3000CC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B37S0_OFFSET    ( 0x240260 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U0_P3_OFFSET      ( 0xC48340 )
#define DWC_DDRPHYA0_DBYTE2_DQ4LNSEL_OFFSET               ( 0x048290 )
#define DWC_DDRPHYA0_DBYTE0_TSM2_I4_OFFSET                ( 0x0412D0 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X2_P1_OFFSET      ( 0x500210 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U0_P3_OFFSET      ( 0xC4C234 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X11_OFFSET             ( 0x10012C )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U0_P3_OFFSET      ( 0xC44234 )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL2_P0_OFFSET      ( 0x044130 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U1_P2_OFFSET       ( 0x844600 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U0_P2_OFFSET     ( 0x844244 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X4_P2_OFFSET      ( 0x900220 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I6_OFFSET          ( 0x1C1898 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B33S1_OFFSET    ( 0x240234 )
#define DWC_DDRPHYA0_MASTER0_HWTCONTROLOVR0_OFFSET        ( 0x0801E8 )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE2_OFFSET            ( 0x1C00C8 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R7_P1_OFFSET       ( 0x441F08 )
#define DWC_DDRPHYA0_MASTER0_CALNINT_OFFSET               ( 0x080274 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B115S1_OFFSET   ( 0x24060C )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R7_OFFSET          ( 0x04DDA8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B77S2_OFFSET    ( 0x240448 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B110S2_OFFSET   ( 0x2405D4 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U1_P3_OFFSET     ( 0xC4C648 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B86S0_OFFSET    ( 0x2404AC )
#define DWC_DDRPHYA0_ANIB3_ATXDLY_P0_OFFSET               ( 0x00C200 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U0_P0_OFFSET       ( 0x04420C )
#define DWC_DDRPHYA0_ANIB0_ATXIMPEDANCE_OFFSET            ( 0x00010C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R4_P2_OFFSET       ( 0x845304 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X7_P1_OFFSET      ( 0x50023C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B105S0_OFFSET   ( 0x240590 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U1_P2_OFFSET      ( 0x84C63C )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R4_OFFSET          ( 0x0491A8 )
#define DWC_DDRPHYA0_DBYTE3_DQ6LNSEL_OFFSET               ( 0x04C298 )
#define DWC_DDRPHYA0_ANIB2_ATXSLEWRATE_OFFSET             ( 0x008154 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B31S0_OFFSET    ( 0x240218 )
#define DWC_DDRPHYA0_APBONLY0_DFIINITCOMPLETESHADOW_OFFSET ( 0x3403E8 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R4_OFFSET          ( 0x0411A4 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U0_P0_OFFSET      ( 0x044344 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U0_P0_OFFSET       ( 0x04C204 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R7_P1_OFFSET       ( 0x445F04 )
#define DWC_DDRPHYA0_ANIB1_ATXDLY_P2_OFFSET               ( 0x804200 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B40S2_OFFSET    ( 0x24028C )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X27_OFFSET             ( 0x1000EC )
#define DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R2_OFFSET        ( 0x0488C8 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U0_P2_OFFSET      ( 0x844348 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R5_P2_OFFSET       ( 0x841708 )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL5_OFFSET          ( 0x100354 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R1_P0_OFFSET       ( 0x040704 )
#define DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B0_P1_OFFSET    ( 0x444134 )
#define DWC_DDRPHYA0_DBYTE0_TRAININGPARAM_OFFSET          ( 0x040008 )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL8_OFFSET          ( 0x100360 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B36S1_OFFSET    ( 0x240258 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U0_P2_OFFSET      ( 0x84C340 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B72S2_OFFSET    ( 0x24040C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R1_P3_OFFSET       ( 0xC4470C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B98S1_OFFSET    ( 0x240540 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R8_P1_OFFSET       ( 0x44A300 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR8_P2_OFFSET         ( 0xA40820 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R2_OFFSET          ( 0x04C9A4 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U0_P2_OFFSET      ( 0x84C348 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B18S0_OFFSET    ( 0x24017C )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC0_R8_OFFSET            ( 0x046100 )
#define DWC_DDRPHYA0_MASTER0_VREFINGLOBAL_P3_OFFSET       ( 0xC802C8 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U0_P0_OFFSET       ( 0x04820C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R0_P2_OFFSET       ( 0x840304 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X5_OFFSET              ( 0x100114 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R8_OFFSET          ( 0x04E1A8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B29S2_OFFSET    ( 0x240208 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B81S1_OFFSET    ( 0x240474 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R1_P3_OFFSET       ( 0xC40700 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U0_P3_OFFSET      ( 0xC4C340 )
#define DWC_DDRPHYA0_MASTER0_CALUCLKINFO_P1_OFFSET        ( 0x480020 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R7_P0_OFFSET       ( 0x04DF0C )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL21_OFFSET              ( 0x1003B8 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R3_P1_OFFSET       ( 0x448F04 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BFIXEDADDRBITS_OFFSET   ( 0x240BFC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B69S0_OFFSET    ( 0x2403E0 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R2_OFFSET          ( 0x04C9A8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B28S1_OFFSET    ( 0x2401F8 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R0_P1_OFFSET       ( 0x44830C )
#define DWC_DDRPHYA0_MASTER0_HWTCONTROLOVR1_OFFSET        ( 0x0801EC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B95S2_OFFSET    ( 0x240520 )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B0_P1_OFFSET ( 0x44C124 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R5_P1_OFFSET       ( 0x441704 )
#define DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B1_P0_OFFSET       ( 0x04C57C )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B1_P1_OFFSET ( 0x44C524 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X14_OFFSET             ( 0x100038 )
#define DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG1_P3_OFFSET  ( 0xC482BC )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X6_P3_OFFSET      ( 0xD00234 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X30_OFFSET             ( 0x100078 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R8_P1_OFFSET       ( 0x44630C )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U1_P0_OFFSET     ( 0x04C648 )
#define DWC_DDRPHYA0_MASTER0_DFIRDDATACSDESTMAP_P0_OFFSET ( 0x0802C0 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U0_P2_OFFSET     ( 0x84424C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R1_P3_OFFSET       ( 0xC4C70C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B6S1_OFFSET     ( 0x2400F0 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R7_P1_OFFSET       ( 0x44DF00 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR6_P1_OFFSET         ( 0x640818 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R3_P0_OFFSET       ( 0x048F08 )
#define DWC_DDRPHYA0_APBONLY0_DCTWRITEPROT_OFFSET         ( 0x3400C4 )
#define DWC_DDRPHYA0_DBYTE0_RXFIFOCHECKSTATUS_OFFSET      ( 0x040158 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTRASN_OFFSET     ( 0x0804E0 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR3_P2_OFFSET         ( 0xA4080C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R8_P0_OFFSET       ( 0x04E308 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U1_P1_OFFSET      ( 0x440630 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U1_P0_OFFSET      ( 0x048740 )
#define DWC_DDRPHYA0_DBYTE1_RXFIFOCONTENTSDBI_OFFSET      ( 0x044170 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U0_P3_OFFSET      ( 0xC4034C )
#define DWC_DDRPHYA0_DBYTE1_DQ0LNSEL_OFFSET               ( 0x044280 )
#define DWC_DDRPHYA0_MASTER0_DFIRDDATACSDESTMAP_P3_OFFSET ( 0xC802C0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B56S1_OFFSET    ( 0x240348 )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B0_P3_OFFSET ( 0xC48104 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U0_P2_OFFSET      ( 0x840348 )
#define DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG0_P3_OFFSET  ( 0xC442B8 )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B1_P2_OFFSET ( 0x844504 )
#define DWC_DDRPHYA0_MASTER0_DB3LCDLCALPHDETOUT_OFFSET    ( 0x0800CC )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R3_P3_OFFSET       ( 0xC4CF00 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R3_P1_OFFSET       ( 0x44CF08 )
#define DWC_DDRPHYA0_DBYTE1_TESTMODECONFIG_OFFSET         ( 0x04405C )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U1_P3_OFFSET      ( 0xC44740 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X13_OFFSET             ( 0x100134 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R0_OFFSET          ( 0x0441A8 )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B1_P0_OFFSET    ( 0x04450C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R6_P1_OFFSET       ( 0x441B00 )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B1_P1_OFFSET ( 0x444524 )
#define DWC_DDRPHYA0_DBYTE1_ASYNCDBYTETXEN_OFFSET         ( 0x044098 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X30_OFFSET             ( 0x100178 )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B1_P1_OFFSET ( 0x440524 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R1_P3_OFFSET       ( 0xC4070C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R6_P3_OFFSET       ( 0xC45B0C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R3_P3_OFFSET       ( 0xC48F08 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U0_P2_OFFSET      ( 0x84C344 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R2_P3_OFFSET       ( 0xC4CB00 )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC1_R3_OFFSET            ( 0x048CC0 )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC0_R1_OFFSET            ( 0x04C500 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X11_OFFSET             ( 0x1001AC )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U1_P3_OFFSET      ( 0xC40744 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U1_P3_OFFSET       ( 0xC40604 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X22_OFFSET             ( 0x1000D8 )
#define DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B1_P1_OFFSET       ( 0x44857C )
#define DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B1_P0_OFFSET    ( 0x044534 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R3_OFFSET          ( 0x044DA8 )
#define DWC_DDRPHYA0_DBYTE3_USEDQSENREPLICA_P2_OFFSET     ( 0x84C00C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R5_P2_OFFSET       ( 0x845704 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B14S2_OFFSET    ( 0x240154 )
#define DWC_DDRPHYA0_DBYTE3_TSM0_I0_OFFSET                ( 0x04C2C8 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R1_P2_OFFSET       ( 0x844708 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U1_P3_OFFSET      ( 0xC4C744 )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL3_OFFSET               ( 0x1003CC )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R6_P1_OFFSET       ( 0x445B0C )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X7_P0_OFFSET      ( 0x100238 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U1_P1_OFFSET      ( 0x44C638 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U1_P3_OFFSET     ( 0xC4C640 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R6_P2_OFFSET       ( 0x849B08 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B78S0_OFFSET    ( 0x24044C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R8_P3_OFFSET       ( 0xC4A308 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R0_P3_OFFSET       ( 0xC4430C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B61S0_OFFSET    ( 0x240380 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B40S0_OFFSET    ( 0x240284 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B79S2_OFFSET    ( 0x240460 )
#define DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B1_P0_OFFSET       ( 0x04457C )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U0_P1_OFFSET       ( 0x44420C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R5_P1_OFFSET       ( 0x44170C )
#define DWC_DDRPHYA0_ANIB4_ATESTPRBSERRCNT_OFFSET         ( 0x010158 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U1_P1_OFFSET      ( 0x440744 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R5_P3_OFFSET       ( 0xC41700 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R3_OFFSET          ( 0x040DA8 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U1_P0_OFFSET     ( 0x040640 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U0_P2_OFFSET      ( 0x84C234 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U0_P2_OFFSET     ( 0x84024C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R4_P1_OFFSET       ( 0x44D30C )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U0_P3_OFFSET       ( 0xC48204 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U0_P2_OFFSET      ( 0x848344 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR7_P3_OFFSET         ( 0xE4081C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R2_P2_OFFSET       ( 0x848B08 )
#define DWC_DDRPHYA0_DBYTE3_ASYNCDBYTEMODE_OFFSET         ( 0x04C090 )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B14_OFFSET      ( 0x240094 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R1_P0_OFFSET       ( 0x044700 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R7_P3_OFFSET       ( 0xC45F08 )
#define DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R5_OFFSET ( 0x049588 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R7_P3_OFFSET       ( 0xC49F08 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG6_OFFSET    ( 0x240048 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS3_OFFSET ( 0x08048C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R6_P0_OFFSET       ( 0x045B00 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R3_P0_OFFSET       ( 0x04CF08 )
#define DWC_DDRPHYA0_MASTER0_ACSMGLBLSGLSTPCTRL_OFFSET    ( 0x080208 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U1_P3_OFFSET      ( 0xC4C740 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U1_P2_OFFSET       ( 0x84C604 )
#define DWC_DDRPHYA0_DBYTE3_TSM0_I1_OFFSET                ( 0x04C6C8 )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B7_OFFSET       ( 0x240078 )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B0_P1_OFFSET    ( 0x44010C )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY0_P0_OFFSET          ( 0x08002C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R4_P1_OFFSET       ( 0x441300 )
#define DWC_DDRPHYA0_DBYTE1_TSM2_I1_OFFSET                ( 0x0446D0 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U0_P0_OFFSET      ( 0x048340 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I5_OFFSET          ( 0x1C1490 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U1_P0_OFFSET     ( 0x044644 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U0_P1_OFFSET      ( 0x44834C )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U1_P0_OFFSET     ( 0x048648 )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B0_P3_OFFSET ( 0xC44104 )
#define DWC_DDRPHYA0_DBYTE1_RXFIFOCHECKERRVALUES_OFFSET   ( 0x04415C )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U0_P1_OFFSET      ( 0x44C23C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B62S2_OFFSET    ( 0x240394 )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B1_P3_OFFSET    ( 0xC4850C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R1_P3_OFFSET       ( 0xC44708 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U1_P1_OFFSET       ( 0x444604 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R0_P0_OFFSET       ( 0x044304 )
#define DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B1_P2_OFFSET    ( 0x844534 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B2S2_OFFSET     ( 0x2400C4 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U1_P0_OFFSET      ( 0x04C63C )
#define DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP_P1_OFFSET      ( 0x480040 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U1_P0_OFFSET      ( 0x04063C )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U1_P3_OFFSET      ( 0xC4474C )
#define DWC_DDRPHYA0_DBYTE2_ASYNCDBYTEMODE_OFFSET         ( 0x048090 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B38S1_OFFSET    ( 0x240270 )
#define DWC_DDRPHYA0_DBYTE1_TSM2_I3_OFFSET                ( 0x044ED0 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R6_P3_OFFSET       ( 0xC4DB08 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R0_OFFSET          ( 0x0401A0 )
#define DWC_DDRPHYA0_DBYTE2_TSM1_I3_OFFSET                ( 0x048ECC )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R3_P3_OFFSET       ( 0xC44F08 )
#define DWC_DDRPHYA0_DBYTE3_TSM2_I2_OFFSET                ( 0x04CAD0 )
#define DWC_DDRPHYA0_MASTER0_DFIFREQXLAT6_OFFSET          ( 0x0803D8 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X16_OFFSET             ( 0x1000C0 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R2_P0_OFFSET       ( 0x048B04 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U0_P0_OFFSET      ( 0x040238 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R2_P1_OFFSET       ( 0x444B04 )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL1_OFFSET         ( 0x040128 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X5_P2_OFFSET      ( 0x90022C )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U1_P2_OFFSET      ( 0x840744 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R3_P2_OFFSET       ( 0x844F08 )
#define DWC_DDRPHYA0_DBYTE1_USEDQSENREPLICA_P2_OFFSET     ( 0x84400C )
#define DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R1_OFFSET        ( 0x0484C8 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X22_OFFSET             ( 0x1001D8 )
#define DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R4_OFFSET        ( 0x0490C8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B76S1_OFFSET    ( 0x240438 )
#define DWC_DDRPHYA0_DBYTE3_PPTCTLDYN_OFFSET              ( 0x04C2AC )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R2_P0_OFFSET       ( 0x040B08 )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB5_OFFSET  ( 0x080368 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U1_P0_OFFSET      ( 0x044740 )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB0_OFFSET  ( 0x080354 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U1_P1_OFFSET      ( 0x444630 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U1_P3_OFFSET      ( 0xC48740 )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B0_P3_OFFSET ( 0xC4412C )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U1_P1_OFFSET     ( 0x44C648 )
#define DWC_DDRPHYA0_DBYTE2_TSM1_I2_OFFSET                ( 0x048ACC )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I6_OFFSET          ( 0x1C1890 )
#define DWC_DDRPHYA0_MASTER0_DB4LCDLCALPHDETOUT_OFFSET    ( 0x0800D0 )
#define DWC_DDRPHYA0_DBYTE0_DTSMBLANKINGCTRL_OFFSET       ( 0x0402C4 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U1_P3_OFFSET      ( 0xC4C638 )
#define DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG0_P1_OFFSET  ( 0x4442B8 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U1_P1_OFFSET      ( 0x440740 )
#define DWC_DDRPHYA0_DBYTE2_TXEQUALIZATIONMODE_P0_OFFSET  ( 0x048120 )
#define DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B0_P3_OFFSET       ( 0xC4017C )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL2_P2_OFFSET      ( 0x848130 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTPARITYIN_OFFSET ( 0x0804E8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B57S0_OFFSET    ( 0x240350 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U1_P2_OFFSET      ( 0x840740 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U1_P3_OFFSET     ( 0xC48640 )
#define DWC_DDRPHYA0_MASTER0_DQSPREAMBLECONTROL_P0_OFFSET ( 0x080090 )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B1_P3_OFFSET ( 0xC40504 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X6_P1_OFFSET      ( 0x500230 )
#define DWC_DDRPHYA0_ACSM0_ACSMCKEVAL_OFFSET              ( 0x100308 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U0_P3_OFFSET      ( 0xC40348 )
#define DWC_DDRPHYA0_MASTER0_MAPCAB0TODFI_OFFSET          ( 0x080440 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R0_P0_OFFSET       ( 0x04C300 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R8_OFFSET          ( 0x04E1A4 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R4_OFFSET          ( 0x04D1AC )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R4_P2_OFFSET       ( 0x845300 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X1_P1_OFFSET      ( 0x500208 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R6_P3_OFFSET       ( 0xC4DB04 )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC1_R4_OFFSET            ( 0x0490C0 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R3_P0_OFFSET       ( 0x044F08 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R1_OFFSET          ( 0x0445A8 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U1_P2_OFFSET       ( 0x848600 )
#define DWC_DDRPHYA0_APBONLY0_UCTSHADOWREGS_OFFSET        ( 0x340010 )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL2_P2_OFFSET           ( 0x880314 )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL1_OFFSET         ( 0x04C128 )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B0_P2_OFFSET ( 0x84412C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R5_P0_OFFSET       ( 0x04970C )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X26_OFFSET             ( 0x1000E8 )
#define DWC_DDRPHYA0_DBYTE3_TSM1_I7_OFFSET                ( 0x04DECC )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B0_P2_OFFSET ( 0x840124 )
#define DWC_DDRPHYA0_DBYTE0_DFIMRL_P1_OFFSET              ( 0x440080 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R1_P1_OFFSET       ( 0x44C704 )
#define DWC_DDRPHYA0_MASTER0_MAPCAA1TODFI_OFFSET          ( 0x080404 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R4_OFFSET          ( 0x0451AC )
#define DWC_DDRPHYA0_ANIB1_ATXDLY_P3_OFFSET               ( 0xC04200 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R4_P2_OFFSET       ( 0x841300 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R0_P3_OFFSET       ( 0xC40300 )
#define DWC_DDRPHYA0_MASTER0_CORELOOPBACKSEL_OFFSET       ( 0x0801C0 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X2_P1_OFFSET      ( 0x500214 )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL13_OFFSET         ( 0x100374 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B111S2_OFFSET   ( 0x2405E0 )
#define DWC_DDRPHYA0_MASTER0_MSTLCDL1DBGRES_OFFSET        ( 0x080388 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U1_P0_OFFSET       ( 0x04C60C )
#define DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG1_P3_OFFSET  ( 0xC4C2BC )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC1_R8_OFFSET            ( 0x04E0C0 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R6_P2_OFFSET       ( 0x849B0C )
#define DWC_DDRPHYA0_DBYTE0_TSMBYTE1_OFFSET               ( 0x040044 )
#define DWC_DDRPHYA0_MASTER0_DLLCONTROL_OFFSET            ( 0x0801E0 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R0_P2_OFFSET       ( 0x84C308 )
#define DWC_DDRPHYA0_DBYTE0_PPTCTLSTATIC_OFFSET           ( 0x0402A8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R3_P3_OFFSET       ( 0xC4CF04 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X3_P3_OFFSET      ( 0xD00218 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B80S2_OFFSET    ( 0x24046C )
#define DWC_DDRPHYA0_MASTER0_MAPCAA4TODFI_OFFSET          ( 0x080410 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U1_P1_OFFSET     ( 0x44C64C )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U0_P2_OFFSET       ( 0x848208 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U1_P0_OFFSET      ( 0x044630 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R0_P2_OFFSET       ( 0x848300 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B11S1_OFFSET    ( 0x24012C )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U0_P0_OFFSET       ( 0x04C208 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B98S0_OFFSET    ( 0x24053C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R8_P3_OFFSET       ( 0xC46300 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R1_P2_OFFSET       ( 0x84C700 )
#define DWC_DDRPHYA0_MASTER0_PHYUPD0FAILCTR_OFFSET        ( 0x0802EC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B47S2_OFFSET    ( 0x2402E0 )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B11_OFFSET      ( 0x240088 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R6_P1_OFFSET       ( 0x449B00 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U0_P1_OFFSET       ( 0x44820C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B118S1_OFFSET   ( 0x240630 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U0_P2_OFFSET      ( 0x848234 )
#define DWC_DDRPHYA0_DBYTE2_TSM0_I2_OFFSET                ( 0x048AC8 )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL3_OFFSET              ( 0x08032C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B37S1_OFFSET    ( 0x240264 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R7_P0_OFFSET       ( 0x049F04 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B59S1_OFFSET    ( 0x24036C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R2_P3_OFFSET       ( 0xC40B00 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X8_OFFSET              ( 0x1001A0 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R6_OFFSET          ( 0x0459A0 )
#define DWC_DDRPHYA0_MASTER0_DFIWRDATACSDESTMAP_P2_OFFSET ( 0x8802D0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B92S2_OFFSET    ( 0x2404FC )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL2_P1_OFFSET      ( 0x44C130 )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B0_P0_OFFSET ( 0x04C12C )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X2_OFFSET              ( 0x100088 )
#define DWC_DDRPHYA0_MASTER0_ARDPTRINITVAL_P2_OFFSET      ( 0x8800B8 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R7_OFFSET          ( 0x04DDA4 )
#define DWC_DDRPHYA0_ANIB1_ATXDLY_P1_OFFSET               ( 0x404200 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R0_P2_OFFSET       ( 0x840300 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U0_P1_OFFSET      ( 0x440340 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R3_P1_OFFSET       ( 0x444F08 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U0_P1_OFFSET     ( 0x440248 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B89S1_OFFSET    ( 0x2404D4 )
#define DWC_DDRPHYA0_MASTER0_DFIFREQRATIO_P0_OFFSET       ( 0x0803E8 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U0_P3_OFFSET      ( 0xC48230 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R7_P3_OFFSET       ( 0xC4DF04 )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B0_P0_OFFSET ( 0x048104 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R5_P0_OFFSET       ( 0x04D708 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B63S2_OFFSET    ( 0x2403A0 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG1_OFFSET    ( 0x240034 )
#define DWC_DDRPHYA0_DBYTE1_DQ6LNSEL_OFFSET               ( 0x044298 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B100S2_OFFSET   ( 0x24055C )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R5_OFFSET          ( 0x0415A0 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R7_P0_OFFSET       ( 0x041F0C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R6_P0_OFFSET       ( 0x041B04 )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B0_P1_OFFSET    ( 0x44410C )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC0_R1_OFFSET            ( 0x040500 )
#define DWC_DDRPHYA0_DBYTE0_TSMBYTE0_OFFSET               ( 0x040004 )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC1_R3_OFFSET            ( 0x04CCC0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B115S2_OFFSET   ( 0x240610 )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B8_OFFSET       ( 0x24007C )
#define DWC_DDRPHYA0_DBYTE1_TXEQUALIZATIONMODE_P1_OFFSET  ( 0x444120 )
#define DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG1_P0_OFFSET  ( 0x0482BC )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U0_P1_OFFSET     ( 0x44024C )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC1_R7_OFFSET            ( 0x045CC0 )
#define DWC_DDRPHYA0_MASTER0_PHYINTERRUPTMASK_OFFSET      ( 0x080474 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U1_P1_OFFSET       ( 0x44C60C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R3_P0_OFFSET       ( 0x04CF04 )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL14_OFFSET              ( 0x1003F8 )
#define DWC_DDRPHYA0_MASTER0_PHYINTERRUPTFWCONTROL_OFFSET ( 0x080470 )
#define DWC_DDRPHYA0_INITENG0_PRESEQUENCEREG0B0S2_OFFSET  ( 0x240008 )
#define DWC_DDRPHYA0_DBYTE1_TSM2_I6_OFFSET                ( 0x045AD0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B25S2_OFFSET    ( 0x2401D8 )
#define DWC_DDRPHYA0_DBYTE3_DQ5LNSEL_OFFSET               ( 0x04C294 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U0_P1_OFFSET     ( 0x448240 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I1_OFFSET          ( 0x1C0490 )
#define DWC_DDRPHYA0_DBYTE3_DBYTEALLDTSMCTRL0_OFFSET      ( 0x04C2E4 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U0_P2_OFFSET      ( 0x84434C )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U0_P2_OFFSET       ( 0x844208 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B40S1_OFFSET    ( 0x240288 )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B1_P1_OFFSET    ( 0x44450C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B114S0_OFFSET   ( 0x2405FC )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R8_P1_OFFSET       ( 0x446300 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X4_P2_OFFSET      ( 0x900224 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R5_P2_OFFSET       ( 0x84170C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R4_P1_OFFSET       ( 0x44930C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B5S1_OFFSET     ( 0x2400E4 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X23_OFFSET             ( 0x10005C )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U0_P2_OFFSET       ( 0x84C204 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R7_P3_OFFSET       ( 0xC41F00 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B109S0_OFFSET   ( 0x2405C0 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U0_P2_OFFSET      ( 0x84C34C )
#define DWC_DDRPHYA0_ACSM0_ACSMODTCTRL1_OFFSET            ( 0x100384 )
#define DWC_DDRPHYA0_MASTER0_DLLGAINCTL_P3_OFFSET         ( 0xC801F0 )
#define DWC_DDRPHYA0_DBYTE1_PPTRXENEVNT_OFFSET            ( 0x0442B4 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R5_P1_OFFSET       ( 0x44970C )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY0_P2_OFFSET          ( 0x88002C )
#define DWC_DDRPHYA0_DBYTE1_TSM2_I5_OFFSET                ( 0x0456D0 )
#define DWC_DDRPHYA0_MASTER0_PHYALERTSTATUS_OFFSET        ( 0x08003C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B29S1_OFFSET    ( 0x240204 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R0_P3_OFFSET       ( 0xC44308 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X8_OFFSET              ( 0x100120 )
#define DWC_DDRPHYA0_PPGC0_PRBSGENCTL_OFFSET              ( 0x1C0180 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U1_P3_OFFSET      ( 0xC48748 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R6_OFFSET          ( 0x0419A8 )
#define DWC_DDRPHYA0_DBYTE3_RXFIFOCONTENTSDQ3210_OFFSET   ( 0x04C168 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U0_P0_OFFSET      ( 0x044340 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B30S2_OFFSET    ( 0x240214 )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL6_OFFSET          ( 0x100358 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U1_P1_OFFSET       ( 0x440604 )
#define DWC_DDRPHYA0_DBYTE2_DFIMRL_P2_OFFSET              ( 0x848080 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R6_P2_OFFSET       ( 0x845B0C )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC1_R0_OFFSET            ( 0x0480C0 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X1_P0_OFFSET      ( 0x100208 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R2_OFFSET          ( 0x04C9A0 )
#define DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B0_P2_OFFSET       ( 0x84417C )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC1_R1_OFFSET            ( 0x0404C0 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R5_P0_OFFSET       ( 0x045700 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R3_P3_OFFSET       ( 0xC44F04 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U0_P2_OFFSET      ( 0x840234 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R8_P2_OFFSET       ( 0x84A300 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R8_P0_OFFSET       ( 0x042300 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R2_OFFSET          ( 0x0489AC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B81S2_OFFSET    ( 0x240478 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U0_P2_OFFSET      ( 0x84C238 )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL0_OFFSET          ( 0x100340 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR7_P0_OFFSET         ( 0x24081C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B82S2_OFFSET    ( 0x240484 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR2_P2_OFFSET         ( 0xA40808 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B85S0_OFFSET    ( 0x2404A0 )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB3_OFFSET  ( 0x080360 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U1_P0_OFFSET      ( 0x04C744 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U0_P3_OFFSET      ( 0xC4023C )
#define DWC_DDRPHYA0_DBYTE2_TSMBYTE1_OFFSET               ( 0x048044 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R8_P2_OFFSET       ( 0x846304 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R5_P1_OFFSET       ( 0x44570C )
#define DWC_DDRPHYA0_MASTER0_VREFINGLOBAL_P2_OFFSET       ( 0x8802C8 )
#define DWC_DDRPHYA0_MASTER0_MASUPDGOODCTR_OFFSET         ( 0x0802D4 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U0_P2_OFFSET       ( 0x84020C )
#define DWC_DDRPHYA0_DRTUB0_UCTDATWRITEONLY_OFFSET        ( 0x3000D0 )
#define DWC_DDRPHYA0_DBYTE1_DFIMRL_P3_OFFSET              ( 0xC44080 )
#define DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B1_P3_OFFSET    ( 0xC40534 )
#define DWC_DDRPHYA0_DBYTE1_DTSMUPTHLDXINGIND_OFFSET      ( 0x0442DC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B51S1_OFFSET    ( 0x24030C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R6_P2_OFFSET       ( 0x84DB08 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X10_OFFSET             ( 0x100128 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B1S1_OFFSET     ( 0x2400B4 )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL1_P2_OFFSET           ( 0x88031C )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U0_P3_OFFSET      ( 0xC44230 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B66S1_OFFSET    ( 0x2403C0 )
#define DWC_DDRPHYA0_MASTER0_DFIPHYUPD_OFFSET             ( 0x080084 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R4_P3_OFFSET       ( 0xC41304 )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC1_R2_OFFSET            ( 0x0448C0 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R8_P0_OFFSET       ( 0x04A304 )
#define DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG0_P3_OFFSET  ( 0xC482B8 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R0_P2_OFFSET       ( 0x844308 )
#define DWC_DDRPHYA0_DBYTE0_RXFIFOCHECKERRVALUES_OFFSET   ( 0x04015C )
#define DWC_DDRPHYA0_DBYTE2_DQ5LNSEL_OFFSET               ( 0x048294 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U0_P3_OFFSET      ( 0xC4C238 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R0_P0_OFFSET       ( 0x040300 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R7_P3_OFFSET       ( 0xC4DF08 )
#define DWC_DDRPHYA0_DBYTE2_TSM0_I0_OFFSET                ( 0x0482C8 )
#define DWC_DDRPHYA0_DBYTE0_DTSMTRAINMODECTRL_OFFSET      ( 0x04007C )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U0_P2_OFFSET       ( 0x844204 )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B0_P2_OFFSET ( 0x84C124 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B101S1_OFFSET   ( 0x240564 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R7_P1_OFFSET       ( 0x449F04 )
#define DWC_DDRPHYA0_DBYTE3_TSM1_I1_OFFSET                ( 0x04C6CC )
#define DWC_DDRPHYA0_DRTUB0_PUBREV_OFFSET                 ( 0x3003B8 )
#define DWC_DDRPHYA0_ANIB2_ATXDLY_P0_OFFSET               ( 0x008200 )
#define DWC_DDRPHYA0_MASTER0_CALCMPR5_OFFSET              ( 0x080270 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R3_P1_OFFSET       ( 0x44CF0C )
#define DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B1_P1_OFFSET    ( 0x444534 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U1_P0_OFFSET     ( 0x040644 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U1_P3_OFFSET      ( 0xC40638 )
#define DWC_DDRPHYA0_MASTER0_ATESTMODE_OFFSET             ( 0x080048 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U0_P3_OFFSET      ( 0xC48344 )
#define DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R4_OFFSET ( 0x041188 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R5_P0_OFFSET       ( 0x041700 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X23_OFFSET             ( 0x10015C )
#define DWC_DDRPHYA0_DBYTE0_TSM0_I5_OFFSET                ( 0x0416C8 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U0_P1_OFFSET      ( 0x448238 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R3_P2_OFFSET       ( 0x84CF08 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B55S1_OFFSET    ( 0x24033C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R2_P1_OFFSET       ( 0x444B00 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X0_P0_OFFSET      ( 0x100200 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X3_OFFSET              ( 0x10010C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B38S0_OFFSET    ( 0x24026C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R2_P3_OFFSET       ( 0xC4CB04 )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC1_R0_OFFSET            ( 0x0440C0 )
#define DWC_DDRPHYA0_DBYTE3_DBYTEMISCMODE_OFFSET          ( 0x04C000 )
#define DWC_DDRPHYA0_MASTER0_HWTLPCSENBYPASS_OFFSET       ( 0x0801D0 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R5_P1_OFFSET       ( 0x445708 )
#define DWC_DDRPHYA0_DBYTE2_TSM2_I3_OFFSET                ( 0x048ED0 )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE0_OFFSET            ( 0x1C00C0 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X6_P2_OFFSET      ( 0x900230 )
#define DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG0_P3_OFFSET  ( 0xC4C2B8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B13S2_OFFSET    ( 0x240148 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U0_P0_OFFSET      ( 0x048344 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U0_P1_OFFSET      ( 0x44C238 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B96S2_OFFSET    ( 0x24052C )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U1_P2_OFFSET     ( 0x840644 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R6_P2_OFFSET       ( 0x84DB04 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R2_P3_OFFSET       ( 0xC40B04 )
#define DWC_DDRPHYA0_DBYTE3_PPTCTLSTATIC_OFFSET           ( 0x04C2A8 )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL1_P0_OFFSET           ( 0x08031C )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B5_OFFSET       ( 0x240070 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R4_OFFSET          ( 0x0491A0 )
#define DWC_DDRPHYA0_MASTER0_DFIWRDATACSDESTMAP_P1_OFFSET ( 0x4802D0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B36S2_OFFSET    ( 0x24025C )
#define DWC_DDRPHYA0_PPGC0_PRBSGENSTATEHI_OFFSET          ( 0x1C0188 )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B1_P1_OFFSET ( 0x448524 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I0_OFFSET          ( 0x1C0090 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R7_P2_OFFSET       ( 0x845F00 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U1_P1_OFFSET     ( 0x448644 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS9_OFFSET ( 0x0804A4 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U1_P0_OFFSET      ( 0x040638 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U1_P3_OFFSET     ( 0xC48648 )
#define DWC_DDRPHYA0_DBYTE3_TSMBYTE3_OFFSET               ( 0x04C04C )
#define DWC_DDRPHYA0_MASTER0_SARINITVALS_OFFSET           ( 0x08011C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R4_P1_OFFSET       ( 0x445308 )
#define DWC_DDRPHYA0_MASTER0_MAPCAB7TODFI_OFFSET          ( 0x08045C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R2_P3_OFFSET       ( 0xC48B04 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U1_P1_OFFSET      ( 0x444634 )
#define DWC_DDRPHYA0_MASTER0_DLLGAINCTL_P0_OFFSET         ( 0x0801F0 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R8_P3_OFFSET       ( 0xC42308 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U1_P3_OFFSET     ( 0xC4064C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B39S2_OFFSET    ( 0x240280 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X1_OFFSET              ( 0x100004 )
#define DWC_DDRPHYA0_MASTER0_HWTLPCSMULTICAST_OFFSET      ( 0x0800A0 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U1_P0_OFFSET       ( 0x048600 )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC1_R8_OFFSET            ( 0x04A0C0 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R7_P1_OFFSET       ( 0x449F08 )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY3_P2_OFFSET          ( 0x880038 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U0_P3_OFFSET      ( 0xC4C344 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS0_OFFSET ( 0x080480 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U0_P0_OFFSET     ( 0x04024C )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U1_P0_OFFSET     ( 0x04C64C )
#define DWC_DDRPHYA0_INITENG0_PHYINLP3_OFFSET             ( 0x2400A0 )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B0_P2_OFFSET ( 0x84C104 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U0_P0_OFFSET     ( 0x048244 )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC1_R1_OFFSET            ( 0x0484C0 )
#define DWC_DDRPHYA0_DBYTE1_TSMBYTE0_OFFSET               ( 0x044004 )
#define DWC_DDRPHYA0_PPGC0_PPGCCTRL1_OFFSET               ( 0x1C0044 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R5_P2_OFFSET       ( 0x84D708 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R1_P1_OFFSET       ( 0x444700 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B103S0_OFFSET   ( 0x240578 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B61S1_OFFSET    ( 0x240384 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X27_OFFSET             ( 0x10016C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B58S0_OFFSET    ( 0x24035C )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U0_P2_OFFSET      ( 0x848238 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B46S2_OFFSET    ( 0x2402D4 )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B0_P3_OFFSET ( 0xC4C124 )
#define DWC_DDRPHYA0_ANIB0_ATXDLY_P3_OFFSET               ( 0xC00200 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R2_P2_OFFSET       ( 0x848B04 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B71S0_OFFSET    ( 0x2403F8 )
#define DWC_DDRPHYA0_MASTER0_DFIFREQXLAT5_OFFSET          ( 0x0803D4 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTCASN_OFFSET     ( 0x0804DC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B67S0_OFFSET    ( 0x2403C8 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U1_P0_OFFSET     ( 0x044640 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B44S1_OFFSET    ( 0x2402B8 )
#define DWC_DDRPHYA0_DBYTE3_DQ0LNSEL_OFFSET               ( 0x04C280 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U0_P0_OFFSET     ( 0x04C248 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R8_P2_OFFSET       ( 0x842300 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG5_OFFSET    ( 0x240044 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U0_P1_OFFSET      ( 0x444348 )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B1_P1_OFFSET ( 0x44452C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R0_P2_OFFSET       ( 0x844300 )
#define DWC_DDRPHYA0_DBYTE2_TSM1_I6_OFFSET                ( 0x049ACC )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X16_OFFSET             ( 0x100040 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U0_P2_OFFSET      ( 0x840344 )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL2_P1_OFFSET           ( 0x480314 )
#define DWC_DDRPHYA0_ANIB0_ATESTPRBSERR_OFFSET            ( 0x00014C )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R3_OFFSET          ( 0x048DA4 )
#define DWC_DDRPHYA0_DBYTE0_TSM0_I3_OFFSET                ( 0x040EC8 )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC1_R3_OFFSET            ( 0x044CC0 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X2_P3_OFFSET      ( 0xD00214 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U1_P1_OFFSET      ( 0x440634 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B84S2_OFFSET    ( 0x24049C )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U1_P1_OFFSET      ( 0x44C634 )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC0_R8_OFFSET            ( 0x04E100 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R1_P0_OFFSET       ( 0x04C70C )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B1_P3_OFFSET ( 0xC4052C )
#define DWC_DDRPHYA0_DBYTE0_PPTCTLDYN_OFFSET              ( 0x0402AC )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X10_OFFSET             ( 0x1001A8 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U1_P0_OFFSET       ( 0x040604 )
#define DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B0_P3_OFFSET    ( 0xC48134 )
#define DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B0_P2_OFFSET       ( 0x84817C )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U1_P2_OFFSET     ( 0x848644 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U0_P0_OFFSET       ( 0x048200 )
#define DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B0_P2_OFFSET    ( 0x848134 )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB6_OFFSET  ( 0x08036C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R6_P0_OFFSET       ( 0x04DB0C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B64S1_OFFSET    ( 0x2403A8 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X6_P3_OFFSET      ( 0xD00230 )
#define DWC_DDRPHYA0_DBYTE0_ASYNCDBYTEMODE_OFFSET         ( 0x040090 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U1_P1_OFFSET      ( 0x448740 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U0_P2_OFFSET     ( 0x848240 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B16S1_OFFSET    ( 0x240168 )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B1_P2_OFFSET ( 0x84C524 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B7S0_OFFSET     ( 0x2400F8 )
#define DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B1_P0_OFFSET    ( 0x04C534 )
#define DWC_DDRPHYA0_MASTER0_TXCALPOVR_OFFSET             ( 0x080058 )
#define DWC_DDRPHYA0_MASTER0_DB5LCDLCALPHDETOUT_OFFSET    ( 0x0800D4 )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B0_P1_OFFSET ( 0x44C12C )
#define DWC_DDRPHYA0_ANIB3_ATXDLY_P3_OFFSET               ( 0xC0C200 )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B1_P0_OFFSET ( 0x04C504 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X7_P0_OFFSET      ( 0x10023C )
#define DWC_DDRPHYA0_ANIB2_MTESTMUXSEL_OFFSET             ( 0x008068 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R1_P2_OFFSET       ( 0x84470C )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL6_OFFSET               ( 0x1003D8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B28S0_OFFSET    ( 0x2401F4 )
#define DWC_DDRPHYA0_DBYTE0_TSM0_I1_OFFSET                ( 0x0406C8 )
#define DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG1_P1_OFFSET  ( 0x4442BC )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B0_P1_OFFSET    ( 0x44810C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R8_P3_OFFSET       ( 0xC4E300 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R2_P2_OFFSET       ( 0x844B00 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R8_P3_OFFSET       ( 0xC4E304 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B93S2_OFFSET    ( 0x240508 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R1_OFFSET          ( 0x0445A0 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R3_P3_OFFSET       ( 0xC4CF0C )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R1_OFFSET          ( 0x0405A4 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B77S0_OFFSET    ( 0x240440 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R4_P2_OFFSET       ( 0x84D304 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R6_P1_OFFSET       ( 0x445B04 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B56S0_OFFSET    ( 0x240344 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U0_P1_OFFSET     ( 0x44424C )
#define DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B0_P3_OFFSET       ( 0xC4C17C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B76S0_OFFSET    ( 0x240434 )
#define DWC_DDRPHYA0_ANIB5_ATXDLY_P0_OFFSET               ( 0x014200 )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE10_OFFSET           ( 0x1C00E8 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U0_P1_OFFSET      ( 0x448348 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR6_P3_OFFSET         ( 0xE40818 )
#define DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG1_P2_OFFSET  ( 0x8402BC )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R5_P1_OFFSET       ( 0x441700 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I3_OFFSET          ( 0x1C0C9C )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R5_OFFSET          ( 0x0495A8 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U0_P0_OFFSET      ( 0x04423C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B60S2_OFFSET    ( 0x24037C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R0_P3_OFFSET       ( 0xC4C30C )
#define DWC_DDRPHYA0_DBYTE3_TXEQUALIZATIONMODE_P1_OFFSET  ( 0x44C120 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R6_P1_OFFSET       ( 0x441B04 )
#define DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R3_OFFSET ( 0x040D88 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U1_P3_OFFSET      ( 0xC4C748 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R4_OFFSET          ( 0x0411A0 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U0_P3_OFFSET       ( 0xC40204 )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B0_P3_OFFSET ( 0xC40104 )
#define DWC_DDRPHYA0_DBYTE0_TXEQUALIZATIONMODE_P3_OFFSET  ( 0xC40120 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X25_OFFSET             ( 0x100064 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U0_P2_OFFSET      ( 0x84423C )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL8_OFFSET               ( 0x1003E0 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U1_P1_OFFSET      ( 0x448630 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U0_P0_OFFSET      ( 0x04C234 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U0_P3_OFFSET     ( 0xC40240 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R1_P1_OFFSET       ( 0x440704 )
#define DWC_DDRPHYA0_DBYTE0_DBYTEALLDTSMCTRL0_OFFSET      ( 0x0402E4 )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B0_P0_OFFSET ( 0x040104 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R1_P2_OFFSET       ( 0x840700 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U0_P0_OFFSET      ( 0x048230 )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B1_P3_OFFSET    ( 0xC4C50C )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC0_R5_OFFSET            ( 0x049500 )
#define DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R3_OFFSET ( 0x048D88 )
#define DWC_DDRPHYA0_DBYTE1_TXEQUALIZATIONMODE_P2_OFFSET  ( 0x844120 )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC1_R5_OFFSET            ( 0x0494C0 )
#define DWC_DDRPHYA0_DBYTE1_DXLCDLSTATUS_OFFSET           ( 0x044390 )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC1_R6_OFFSET            ( 0x04D8C0 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U0_P1_OFFSET      ( 0x444238 )
#define DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R4_OFFSET        ( 0x04D0C8 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R2_OFFSET          ( 0x04C9AC )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I0_OFFSET          ( 0x1C009C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R6_P2_OFFSET       ( 0x845B04 )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B1_P0_OFFSET ( 0x04452C )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR2_P0_OFFSET         ( 0x240808 )
#define DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG1_P2_OFFSET  ( 0x8482BC )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR7_P2_OFFSET         ( 0xA4081C )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R8_OFFSET          ( 0x04A1A4 )
#define DWC_DDRPHYA0_MASTER0_PHYUPD1FAILCTR_OFFSET        ( 0x0802F0 )
#define DWC_DDRPHYA0_DBYTE0_DQ7LNSEL_OFFSET               ( 0x04029C )
#define DWC_DDRPHYA0_DBYTE3_MTESTMUXSEL_OFFSET            ( 0x04C068 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B50S2_OFFSET    ( 0x240304 )
#define DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R2_OFFSET ( 0x04C988 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR7_P1_OFFSET         ( 0x64081C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R0_P0_OFFSET       ( 0x04030C )
#define DWC_DDRPHYA0_DBYTE2_RXFIFOCONTENTSDBI_OFFSET      ( 0x048170 )
#define DWC_DDRPHYA0_DBYTE2_DQ2LNSEL_OFFSET               ( 0x048288 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B1S0_OFFSET     ( 0x2400B0 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R7_P0_OFFSET       ( 0x049F00 )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL10_OFFSET         ( 0x100368 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U1_P0_OFFSET      ( 0x04C748 )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B1_P3_OFFSET ( 0xC4452C )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC0_R6_OFFSET            ( 0x041900 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X3_P2_OFFSET      ( 0x900218 )
#define DWC_DDRPHYA0_DBYTE1_DTSMLOTHLDXINGIND_OFFSET      ( 0x0442E0 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R0_P2_OFFSET       ( 0x84030C )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B0_P0_OFFSET ( 0x048124 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U0_P3_OFFSET      ( 0xC48238 )
#define DWC_DDRPHYA0_MASTER0_DFIFREQRATIO_P3_OFFSET       ( 0xC803E8 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R1_P2_OFFSET       ( 0x848708 )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B1_P2_OFFSET ( 0x84052C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R2_P1_OFFSET       ( 0x44CB08 )
#define DWC_DDRPHYA0_MASTER0_DFIFREQXLAT0_OFFSET          ( 0x0803C0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B51S0_OFFSET    ( 0x240308 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R8_P2_OFFSET       ( 0x84A304 )
#define DWC_DDRPHYA0_DBYTE0_DXLCDLSTATUS_OFFSET           ( 0x040390 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R2_P0_OFFSET       ( 0x040B04 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U0_P3_OFFSET       ( 0xC40200 )
#define DWC_DDRPHYA0_DBYTE0_TSM0_I7_OFFSET                ( 0x041EC8 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS14_OFFSET ( 0x0804B8 )
#define DWC_DDRPHYA0_DBYTE2_DTSMLOTHLDXINGIND_OFFSET      ( 0x0482E0 )
#define DWC_DDRPHYA0_ANIB1_ATXDLY_P0_OFFSET               ( 0x004200 )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B0_P3_OFFSET    ( 0xC4410C )
#define DWC_DDRPHYA0_DBYTE2_TSM1_I4_OFFSET                ( 0x0492CC )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R7_P3_OFFSET       ( 0xC4DF0C )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL1_OFFSET          ( 0x100344 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R4_P2_OFFSET       ( 0x84D300 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B72S1_OFFSET    ( 0x240408 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U1_P3_OFFSET      ( 0xC4C63C )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B1_P0_OFFSET ( 0x040524 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U0_P0_OFFSET      ( 0x04C34C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R1_P1_OFFSET       ( 0x448700 )
#define DWC_DDRPHYA0_PPGC0_PRBSGENSTATELO_OFFSET          ( 0x1C0184 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B30S1_OFFSET    ( 0x240210 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R8_OFFSET          ( 0x0461A0 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R8_P2_OFFSET       ( 0x84630C )
#define DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R0_OFFSET ( 0x044188 )
#define DWC_DDRPHYA0_DBYTE3_RXFIFOCHECKSTATUS_OFFSET      ( 0x04C158 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B113S2_OFFSET   ( 0x2405F8 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R3_OFFSET          ( 0x040DAC )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC1_R3_OFFSET            ( 0x040CC0 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U0_P0_OFFSET       ( 0x040200 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R4_P3_OFFSET       ( 0xC41300 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U0_P3_OFFSET     ( 0xC48244 )
#define DWC_DDRPHYA0_DBYTE1_MTESTMUXSEL_OFFSET            ( 0x044068 )
#define DWC_DDRPHYA0_MASTER0_DLLTRAINPARAM_OFFSET         ( 0x0801C4 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U1_P0_OFFSET       ( 0x04C608 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R4_OFFSET          ( 0x0451A8 )
#define DWC_DDRPHYA0_DBYTE3_TSM2_I8_OFFSET                ( 0x04E2D0 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X5_P3_OFFSET      ( 0xD0022C )
#define DWC_DDRPHYA0_DBYTE2_TSMBYTE4_OFFSET               ( 0x048050 )
#define DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B1_P3_OFFSET       ( 0xC4857C )
#define DWC_DDRPHYA0_DBYTE2_DTSMTRAINMODECTRL_OFFSET      ( 0x04807C )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U1_P0_OFFSET      ( 0x044634 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R5_P2_OFFSET       ( 0x841700 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R5_P3_OFFSET       ( 0xC45704 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U1_P1_OFFSET     ( 0x444648 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X0_P0_OFFSET      ( 0x100204 )
#define DWC_DDRPHYA0_DBYTE3_TSM0_I3_OFFSET                ( 0x04CEC8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B111S1_OFFSET   ( 0x2405DC )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R1_OFFSET          ( 0x0405A0 )
#define DWC_DDRPHYA0_ANIB2_ATXDLY_P1_OFFSET               ( 0x408200 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B29S0_OFFSET    ( 0x240200 )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL2_P0_OFFSET      ( 0x04C130 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U1_P1_OFFSET       ( 0x448608 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X4_OFFSET              ( 0x100010 )
#define DWC_DDRPHYA0_DBYTE1_TSMBYTE2_OFFSET               ( 0x044048 )
#define DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B1_P0_OFFSET    ( 0x048534 )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B0_P3_OFFSET ( 0xC48124 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTBANK0_OFFSET    ( 0x0804C8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B80S0_OFFSET    ( 0x240464 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R7_OFFSET          ( 0x041DAC )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R1_P0_OFFSET       ( 0x048708 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I2_OFFSET          ( 0x1C0894 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B100S1_OFFSET   ( 0x240558 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R5_P1_OFFSET       ( 0x44D708 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X17_OFFSET             ( 0x1001C4 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR1_P0_OFFSET         ( 0x240804 )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC0_R3_OFFSET            ( 0x048D00 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B92S1_OFFSET    ( 0x2404F8 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X9_OFFSET              ( 0x1000A4 )
#define DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B0_P0_OFFSET       ( 0x04C17C )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U1_P3_OFFSET       ( 0xC48604 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R7_P0_OFFSET       ( 0x04DF04 )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B1_P0_OFFSET    ( 0x04050C )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U1_P2_OFFSET      ( 0x84C74C )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL16_OFFSET              ( 0x1003A4 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R8_P0_OFFSET       ( 0x046304 )
#define DWC_DDRPHYA0_DBYTE2_RXFIFOCHECKSTATUS_OFFSET      ( 0x048158 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R1_P2_OFFSET       ( 0x84C704 )
#define DWC_DDRPHYA0_DBYTE2_PPTCTLSTATIC_OFFSET           ( 0x0482A8 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R7_OFFSET          ( 0x041DA4 )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC0_R6_OFFSET            ( 0x045900 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X1_OFFSET              ( 0x100084 )
#define DWC_DDRPHYA0_DBYTE1_TRAININGPARAM_OFFSET          ( 0x044008 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B20S2_OFFSET    ( 0x24019C )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U0_P0_OFFSET     ( 0x04824C )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL13_OFFSET              ( 0x1003F4 )
#define DWC_DDRPHYA0_MASTER0_LCDLDBGCNTL_OFFSET           ( 0x08038C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B90S2_OFFSET    ( 0x2404E4 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R2_P2_OFFSET       ( 0x840B0C )
#define DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B1_P2_OFFSET    ( 0x848534 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B88S1_OFFSET    ( 0x2404C8 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R8_P2_OFFSET       ( 0x842304 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R6_P3_OFFSET       ( 0xC49B04 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B10S2_OFFSET    ( 0x240124 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R0_P3_OFFSET       ( 0xC40304 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U0_P1_OFFSET      ( 0x448234 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B53S1_OFFSET    ( 0x240324 )
#define DWC_DDRPHYA0_DBYTE0_USEDQSENREPLICA_P3_OFFSET     ( 0xC4000C )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL2_P3_OFFSET      ( 0xC4C130 )
#define DWC_DDRPHYA0_DBYTE1_DQ7LNSEL_OFFSET               ( 0x04429C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B49S2_OFFSET    ( 0x2402F8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R4_P0_OFFSET       ( 0x04D300 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U1_P1_OFFSET      ( 0x44474C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B85S2_OFFSET    ( 0x2404A8 )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC1_R7_OFFSET            ( 0x04DCC0 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U0_P2_OFFSET       ( 0x844200 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B25S1_OFFSET    ( 0x2401D4 )
#define DWC_DDRPHYA0_ANIB2_ATXDLY_P3_OFFSET               ( 0xC08200 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U0_P0_OFFSET      ( 0x04C230 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R7_P2_OFFSET       ( 0x849F00 )
#define DWC_DDRPHYA0_DBYTE2_DQ6LNSEL_OFFSET               ( 0x048298 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B119S1_OFFSET   ( 0x24063C )
#define DWC_DDRPHYA0_MASTER0_PLLENDOFCAL_OFFSET           ( 0x080334 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U1_P0_OFFSET      ( 0x048630 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R4_P0_OFFSET       ( 0x04130C )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B1_P3_OFFSET ( 0xC4C524 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B117S1_OFFSET   ( 0x240624 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R3_P2_OFFSET       ( 0x840F08 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R5_P2_OFFSET       ( 0x849700 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R7_P0_OFFSET       ( 0x041F00 )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B0_P1_OFFSET ( 0x44C104 )
#define DWC_DDRPHYA0_DBYTE0_TSMBYTE3_OFFSET               ( 0x04004C )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X16_OFFSET             ( 0x100140 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X5_P3_OFFSET      ( 0xD00228 )
#define DWC_DDRPHYA0_MASTER0_MAPCAA0TODFI_OFFSET          ( 0x080400 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B65S1_OFFSET    ( 0x2403B4 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R3_P0_OFFSET       ( 0x044F0C )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U0_P3_OFFSET      ( 0xC4434C )
#define DWC_DDRPHYA0_DBYTE0_TSM0_I6_OFFSET                ( 0x041AC8 )
#define DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R5_OFFSET        ( 0x0454C8 )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE6_OFFSET            ( 0x1C00D8 )
#define DWC_DDRPHYA0_ANIB0_ATXDLY_P0_OFFSET               ( 0x000200 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U0_P1_OFFSET     ( 0x44C24C )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X6_P1_OFFSET      ( 0x500234 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U1_P1_OFFSET      ( 0x44C630 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X11_OFFSET             ( 0x10002C )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B0_P0_OFFSET ( 0x04C104 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B74S2_OFFSET    ( 0x240424 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U1_P2_OFFSET     ( 0x840648 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B104S0_OFFSET   ( 0x240584 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X29_OFFSET             ( 0x1001F4 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U1_P2_OFFSET       ( 0x848604 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B81S0_OFFSET    ( 0x240470 )
#define DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B0_P2_OFFSET       ( 0x84C17C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R0_P3_OFFSET       ( 0xC44304 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U0_P1_OFFSET     ( 0x448244 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R3_OFFSET          ( 0x048DA0 )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC1_R7_OFFSET            ( 0x049CC0 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U1_P3_OFFSET       ( 0xC4C60C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B87S1_OFFSET    ( 0x2404BC )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC0_R1_OFFSET            ( 0x044500 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B3S1_OFFSET     ( 0x2400CC )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R6_OFFSET          ( 0x0459A8 )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B0_P0_OFFSET ( 0x040124 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X25_OFFSET             ( 0x1001E4 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X26_OFFSET             ( 0x100168 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U0_P3_OFFSET       ( 0xC4820C )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR5_P3_OFFSET         ( 0xE40814 )
#define DWC_DDRPHYA0_DBYTE2_TSMBYTE3_OFFSET               ( 0x04804C )
#define DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B1_P2_OFFSET       ( 0x84C57C )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC0_R2_OFFSET            ( 0x04C900 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X20_OFFSET             ( 0x1001D0 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R6_P3_OFFSET       ( 0xC41B00 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R4_P2_OFFSET       ( 0x84530C )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R2_OFFSET          ( 0x0489A4 )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B0_P2_OFFSET ( 0x844124 )
#define DWC_DDRPHYA0_ANIB2_ATESTPRBSERRCNT_OFFSET         ( 0x008158 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R7_OFFSET          ( 0x049DA8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R5_P2_OFFSET       ( 0x84D704 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R6_P0_OFFSET       ( 0x041B0C )
#define DWC_DDRPHYA0_ANIB0_ATXSLEWRATE_OFFSET             ( 0x000154 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG4_OFFSET    ( 0x240040 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U1_P2_OFFSET     ( 0x84C640 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R2_P0_OFFSET       ( 0x044B00 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U0_P2_OFFSET      ( 0x84823C )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U0_P3_OFFSET     ( 0xC4824C )
#define DWC_DDRPHYA0_DBYTE1_DBYTEMISCMODE_OFFSET          ( 0x044000 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R8_OFFSET          ( 0x04A1A0 )
#define DWC_DDRPHYA0_DBYTE0_DTSMLOTHLDXINGIND_OFFSET      ( 0x0402E0 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U1_P2_OFFSET       ( 0x84460C )
#define DWC_DDRPHYA0_DBYTE1_TSM0_I1_OFFSET                ( 0x0446C8 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U0_P0_OFFSET     ( 0x048240 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTBANK1_OFFSET    ( 0x0804CC )
#define DWC_DDRPHYA0_MASTER0_TXRDPTRINIT_OFFSET           ( 0x0803E0 )
#define DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B1_P3_OFFSET       ( 0xC4057C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B61S2_OFFSET    ( 0x240388 )
#define DWC_DDRPHYA0_DBYTE3_TXEQUALIZATIONMODE_P3_OFFSET  ( 0xC4C120 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R8_P2_OFFSET       ( 0x84230C )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R0_OFFSET          ( 0x04C1A0 )
#define DWC_DDRPHYA0_MASTER0_LCDLCALPHASE_OFFSET          ( 0x080210 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R7_P3_OFFSET       ( 0xC49F00 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B71S1_OFFSET    ( 0x2403FC )
#define DWC_DDRPHYA0_DBYTE0_TSM0_I4_OFFSET                ( 0x0412C8 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R1_P2_OFFSET       ( 0x840704 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U0_P2_OFFSET      ( 0x84C23C )
#define DWC_DDRPHYA0_DBYTE2_TSM2_I6_OFFSET                ( 0x049AD0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B44S2_OFFSET    ( 0x2402BC )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B0_P1_OFFSET ( 0x448104 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U1_P1_OFFSET     ( 0x444640 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R4_P0_OFFSET       ( 0x04930C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R8_P0_OFFSET       ( 0x04630C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R1_P1_OFFSET       ( 0x448704 )
#define DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B1_P1_OFFSET       ( 0x44457C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B49S0_OFFSET    ( 0x2402F0 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X4_P0_OFFSET      ( 0x100220 )
#define DWC_DDRPHYA0_DBYTE1_RXFIFOVISIBILITY_OFFSET       ( 0x044164 )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B0_P2_OFFSET ( 0x84C12C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B39S0_OFFSET    ( 0x240278 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R3_P1_OFFSET       ( 0x44CF04 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U1_P1_OFFSET      ( 0x44C74C )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U1_P0_OFFSET     ( 0x04064C )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B1_P1_OFFSET    ( 0x44C50C )
#define DWC_DDRPHYA0_MASTER0_CALZAP_OFFSET                ( 0x080224 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B116S2_OFFSET   ( 0x24061C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R5_P0_OFFSET       ( 0x041704 )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC0_R4_OFFSET            ( 0x045100 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B64S2_OFFSET    ( 0x2403AC )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R2_P0_OFFSET       ( 0x048B0C )
#define DWC_DDRPHYA0_DBYTE3_TSMBYTE0_OFFSET               ( 0x04C004 )
#define DWC_DDRPHYA0_MASTER0_PMIENABLE_OFFSET             ( 0x080074 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U0_P2_OFFSET       ( 0x840204 )
#define DWC_DDRPHYA0_DRTUB0_UCTWRITEONLY_OFFSET           ( 0x3000C8 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U1_P2_OFFSET     ( 0x840640 )
#define DWC_DDRPHYA0_DBYTE0_PPTINFO_OFFSET                ( 0x0402B0 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U0_P3_OFFSET      ( 0xC44344 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U0_P0_OFFSET       ( 0x048204 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U1_P0_OFFSET      ( 0x040634 )
#define DWC_DDRPHYA0_MASTER0_PDAMRSWRITEMODE_OFFSET       ( 0x080088 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R6_P3_OFFSET       ( 0xC4DB00 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U1_P1_OFFSET      ( 0x444638 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X2_OFFSET              ( 0x100008 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B1S2_OFFSET     ( 0x2400B8 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U1_P1_OFFSET      ( 0x44074C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R3_P3_OFFSET       ( 0xC44F00 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R4_P0_OFFSET       ( 0x04530C )
#define DWC_DDRPHYA0_DBYTE2_DQ7LNSEL_OFFSET               ( 0x04829C )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U0_P1_OFFSET      ( 0x448344 )
#define DWC_DDRPHYA0_MASTER0_CALDRVSTR0_OFFSET            ( 0x080140 )
#define DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG1_P1_OFFSET  ( 0x4482BC )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U1_P0_OFFSET       ( 0x048604 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R2_P3_OFFSET       ( 0xC48B08 )
#define DWC_DDRPHYA0_MASTER0_DMIPINPRESENT_P3_OFFSET      ( 0xC800B4 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R4_P1_OFFSET       ( 0x44530C )
#define DWC_DDRPHYA0_MASTER0_FORCECLKDISABLE_OFFSET       ( 0x080004 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B75S2_OFFSET    ( 0x240430 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B77S1_OFFSET    ( 0x240444 )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC0_R5_OFFSET            ( 0x041500 )
#define DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B0_P2_OFFSET    ( 0x844134 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B9S2_OFFSET     ( 0x240118 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U0_P0_OFFSET     ( 0x04424C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B55S2_OFFSET    ( 0x240340 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B27S2_OFFSET    ( 0x2401F0 )
#define DWC_DDRPHYA0_MASTER0_TRISTATEMODECA_P1_OFFSET     ( 0x480064 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B60S1_OFFSET    ( 0x240378 )
#define DWC_DDRPHYA0_MASTER0_DLLLOCKPARAM_P0_OFFSET       ( 0x0801F4 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U0_P1_OFFSET     ( 0x444248 )
#define DWC_DDRPHYA0_ANIB4_AFORCEDRVCONT_OFFSET           ( 0x01009C )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL7_OFFSET               ( 0x1003DC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B9S0_OFFSET     ( 0x240110 )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL4_P2_OFFSET           ( 0x880330 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR1_P1_OFFSET         ( 0x640804 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U0_P1_OFFSET       ( 0x448208 )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL5_OFFSET               ( 0x1003D4 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I3_OFFSET          ( 0x1C0C98 )
#define DWC_DDRPHYA0_DBYTE1_DQ1LNSEL_OFFSET               ( 0x044284 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X24_OFFSET             ( 0x100060 )
#define DWC_DDRPHYA0_MASTER0_PUBMODE_OFFSET               ( 0x0801B8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B57S2_OFFSET    ( 0x240358 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U0_P3_OFFSET     ( 0xC40244 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U0_P3_OFFSET     ( 0xC40248 )
#define DWC_DDRPHYA0_MASTER0_MSTLCDLDBGCNTL_OFFSET        ( 0x080380 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U1_P0_OFFSET      ( 0x04C634 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R3_OFFSET          ( 0x04CDAC )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R1_P0_OFFSET       ( 0x04870C )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTBG1_OFFSET      ( 0x0804D8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B97S0_OFFSET    ( 0x240530 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U1_P2_OFFSET     ( 0x844648 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U0_P0_OFFSET      ( 0x040340 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R1_OFFSET          ( 0x04C5AC )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X0_P2_OFFSET      ( 0x900200 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R5_OFFSET          ( 0x0495AC )
#define DWC_DDRPHYA0_DBYTE1_DTSMBLANKINGCTRL_OFFSET       ( 0x0442C4 )
#define DWC_DDRPHYA0_DBYTE2_DBYTEMISCMODE_OFFSET          ( 0x048000 )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B0_P3_OFFSET ( 0xC40124 )
#define DWC_DDRPHYA0_DBYTE1_RXFIFOCONTENTSDQ3210_OFFSET   ( 0x044168 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R5_OFFSET          ( 0x0495A4 )
#define DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B0_P3_OFFSET       ( 0xC4417C )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U1_P2_OFFSET     ( 0x84464C )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U1_P1_OFFSET      ( 0x448634 )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE9_OFFSET            ( 0x1C00E4 )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B0_P2_OFFSET ( 0x844104 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U0_P1_OFFSET      ( 0x44434C )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B1_P0_OFFSET ( 0x04C524 )
#define DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B0_P2_OFFSET       ( 0x84017C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R1_P3_OFFSET       ( 0xC4870C )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U0_P3_OFFSET       ( 0xC44200 )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC1_R5_OFFSET            ( 0x0454C0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B84S1_OFFSET    ( 0x240498 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R3_P1_OFFSET       ( 0x440F08 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U1_P3_OFFSET       ( 0xC4060C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B93S1_OFFSET    ( 0x240504 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R7_P2_OFFSET       ( 0x849F0C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B23S1_OFFSET    ( 0x2401BC )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R7_P3_OFFSET       ( 0xC45F00 )
#define DWC_DDRPHYA0_MASTER0_RXFIFOCHECKS_OFFSET          ( 0x0803EC )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC1_R7_OFFSET            ( 0x041CC0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B47S0_OFFSET    ( 0x2402D8 )
#define DWC_DDRPHYA0_MASTER0_TXCALBINN_OFFSET             ( 0x080054 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B66S2_OFFSET    ( 0x2403C4 )
#define DWC_DDRPHYA0_DBYTE0_DQ4LNSEL_OFFSET               ( 0x040290 )
#define DWC_DDRPHYA0_DBYTE1_TSM0_I7_OFFSET                ( 0x045EC8 )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B2_OFFSET       ( 0x240064 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U1_P1_OFFSET      ( 0x440638 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R6_P2_OFFSET       ( 0x849B00 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R6_P0_OFFSET       ( 0x049B00 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X6_OFFSET              ( 0x100198 )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B0_P0_OFFSET    ( 0x04410C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R0_P3_OFFSET       ( 0xC48304 )
#define DWC_DDRPHYA0_INITENG0_PRESEQUENCEREG0B1S1_OFFSET  ( 0x240010 )
#define DWC_DDRPHYA0_DBYTE1_ASYNCDBYTEMODE_OFFSET         ( 0x044090 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B74S1_OFFSET    ( 0x240420 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR1_P2_OFFSET         ( 0xA40804 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B14S0_OFFSET    ( 0x24014C )
#define DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R7_OFFSET        ( 0x041CC8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B12S0_OFFSET    ( 0x240134 )
#define DWC_DDRPHYA0_DBYTE3_TSM2_I0_OFFSET                ( 0x04C2D0 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R5_P3_OFFSET       ( 0xC49708 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R2_P2_OFFSET       ( 0x848B0C )
#define DWC_DDRPHYA0_DBYTE0_TSM1_I1_OFFSET                ( 0x0406CC )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R2_P0_OFFSET       ( 0x04CB0C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R1_P0_OFFSET       ( 0x040700 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R4_P1_OFFSET       ( 0x449304 )
#define DWC_DDRPHYA0_MASTER0_MAPCAB8TODFI_OFFSET          ( 0x080460 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R2_P1_OFFSET       ( 0x44CB04 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R8_OFFSET          ( 0x0461A4 )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC1_R6_OFFSET            ( 0x0498C0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B30S0_OFFSET    ( 0x24020C )
#define DWC_DDRPHYA0_MASTER0_TXCALBINP_OFFSET             ( 0x080050 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R4_P3_OFFSET       ( 0xC4130C )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U0_P0_OFFSET       ( 0x040204 )
#define DWC_DDRPHYA0_DBYTE3_TSM1_I6_OFFSET                ( 0x04DACC )
#define DWC_DDRPHYA0_MASTER0_HWTMRL_P3_OFFSET             ( 0xC80080 )
#define DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B1_P3_OFFSET       ( 0xC4C57C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R2_P0_OFFSET       ( 0x044B08 )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL0_OFFSET               ( 0x1003C0 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R6_P3_OFFSET       ( 0xC45B00 )
#define DWC_DDRPHYA0_DBYTE3_DQ7LNSEL_OFFSET               ( 0x04C29C )
#define DWC_DDRPHYA0_MASTER0_PROCODTTIMECTL_P0_OFFSET     ( 0x080158 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U0_P0_OFFSET       ( 0x04C200 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R2_P2_OFFSET       ( 0x848B00 )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL7_OFFSET          ( 0x10035C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B52S2_OFFSET    ( 0x24031C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R2_P1_OFFSET       ( 0x448B04 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R0_P2_OFFSET       ( 0x840308 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R0_P3_OFFSET       ( 0xC44300 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R0_P3_OFFSET       ( 0xC48308 )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B1_P1_OFFSET ( 0x444504 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B17S0_OFFSET    ( 0x240170 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U1_P1_OFFSET     ( 0x44464C )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R7_OFFSET          ( 0x04DDAC )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U1_P1_OFFSET      ( 0x448744 )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B1_P1_OFFSET ( 0x44852C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R3_P1_OFFSET       ( 0x444F00 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R7_P0_OFFSET       ( 0x04DF08 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R4_P0_OFFSET       ( 0x041300 )
#define DWC_DDRPHYA0_DBYTE2_TSM2_I0_OFFSET                ( 0x0482D0 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U0_P3_OFFSET      ( 0xC4C230 )
#define DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R0_OFFSET        ( 0x0480C8 )
#define DWC_DDRPHYA0_DBYTE3_TSM1_I0_OFFSET                ( 0x04C2CC )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U0_P3_OFFSET       ( 0xC48208 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R0_P1_OFFSET       ( 0x44C30C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B42S2_OFFSET    ( 0x2402A4 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U0_P1_OFFSET      ( 0x440234 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U0_P2_OFFSET       ( 0x84C20C )
#define DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R1_OFFSET        ( 0x0404C8 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R5_P3_OFFSET       ( 0xC45700 )
#define DWC_DDRPHYA0_MASTER0_CALUCLKINFO_P0_OFFSET        ( 0x080020 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B60S0_OFFSET    ( 0x240374 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U0_P2_OFFSET       ( 0x84820C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R5_P2_OFFSET       ( 0x841704 )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC0_R7_OFFSET            ( 0x049D00 )
#define DWC_DDRPHYA0_DBYTE1_USEDQSENREPLICA_P3_OFFSET     ( 0xC4400C )
#define DWC_DDRPHYA0_DBYTE0_DQ6LNSEL_OFFSET               ( 0x040298 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R3_P0_OFFSET       ( 0x040F00 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R4_P0_OFFSET       ( 0x04D304 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR8_P1_OFFSET         ( 0x640820 )
#define DWC_DDRPHYA0_DBYTE2_DQ3LNSEL_OFFSET               ( 0x04828C )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U1_P2_OFFSET       ( 0x848608 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B86S1_OFFSET    ( 0x2404B0 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R2_OFFSET          ( 0x0449A8 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X3_P2_OFFSET      ( 0x90021C )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL12_OFFSET              ( 0x1003F0 )
#define DWC_DDRPHYA0_MASTER0_DLYTESTSEQ_OFFSET            ( 0x080340 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R7_P1_OFFSET       ( 0x449F0C )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U1_P1_OFFSET      ( 0x448638 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X31_OFFSET             ( 0x1001FC )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B0_P0_OFFSET ( 0x04412C )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I2_OFFSET          ( 0x1C0890 )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC1_R5_OFFSET            ( 0x0414C0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B0S2_OFFSET     ( 0x2400AC )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC0_R0_OFFSET            ( 0x040100 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R0_P3_OFFSET       ( 0xC4C308 )
#define DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R6_OFFSET        ( 0x0418C8 )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB1_OFFSET  ( 0x080358 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R8_P2_OFFSET       ( 0x84A308 )
#define DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B0_P2_OFFSET    ( 0x840134 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B120S0_OFFSET   ( 0x240644 )
#define DWC_DDRPHYA0_DBYTE1_TSM0_I0_OFFSET                ( 0x0442C8 )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL2_OFFSET          ( 0x100348 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B108S1_OFFSET   ( 0x2405B8 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U1_P1_OFFSET     ( 0x44864C )
#define DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B1_P3_OFFSET    ( 0xC4C534 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B50S1_OFFSET    ( 0x240300 )
#define DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R8_OFFSET        ( 0x0460C8 )
#define DWC_DDRPHYA0_DBYTE3_DXLCDLSTATUS_OFFSET           ( 0x04C390 )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC0_R8_OFFSET            ( 0x04A100 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS13_OFFSET ( 0x0804B4 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B18S2_OFFSET    ( 0x240184 )
#define DWC_DDRPHYA0_DBYTE0_RXFIFOVISIBILITY_OFFSET       ( 0x040164 )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B0_P2_OFFSET    ( 0x84810C )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U0_P0_OFFSET       ( 0x044208 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R1_OFFSET          ( 0x04C5A0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B72S0_OFFSET    ( 0x240404 )
#define DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B0_P3_OFFSET    ( 0xC4C134 )
#define DWC_DDRPHYA0_DBYTE2_TSM2_I4_OFFSET                ( 0x0492D0 )
#define DWC_DDRPHYA0_DBYTE2_DBYTEALLDTSMCTRL0_OFFSET      ( 0x0482E4 )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE3_OFFSET            ( 0x1C00CC )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R8_P0_OFFSET       ( 0x04A30C )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B1_P2_OFFSET ( 0x84C52C )
#define DWC_DDRPHYA0_MASTER0_DFIFREQXLAT2_OFFSET          ( 0x0803C8 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X5_P1_OFFSET      ( 0x500228 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R3_P2_OFFSET       ( 0x840F0C )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U1_P0_OFFSET     ( 0x04864C )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X7_P1_OFFSET      ( 0x500238 )
#define DWC_DDRPHYA0_MASTER0_DFIHANDSHAKEDELAYS0_OFFSET   ( 0x0804F0 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG3_OFFSET    ( 0x24003C )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC0_R1_OFFSET            ( 0x048500 )
#define DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP2_P2_OFFSET     ( 0x880044 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U0_P0_OFFSET      ( 0x04C348 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X25_OFFSET             ( 0x100164 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U1_P3_OFFSET       ( 0xC48600 )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B1_P1_OFFSET    ( 0x44050C )
#define DWC_DDRPHYA0_ANIB5_AFORCETRICONT_OFFSET           ( 0x0140A0 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X4_P0_OFFSET      ( 0x100224 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X10_OFFSET             ( 0x100028 )
#define DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG0_P2_OFFSET  ( 0x8482B8 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U1_P0_OFFSET      ( 0x048634 )
#define DWC_DDRPHYA0_PPGC0_PRBSCHKSTATELO_OFFSET          ( 0x1C018C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B104S1_OFFSET   ( 0x240588 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X31_OFFSET             ( 0x10007C )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U0_P2_OFFSET       ( 0x84C200 )
#define DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG1_P0_OFFSET  ( 0x0442BC )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U1_P0_OFFSET      ( 0x04C740 )
#define DWC_DDRPHYA0_MASTER0_PHYTID_OFFSET                ( 0x080078 )
#define DWC_DDRPHYA0_DBYTE1_TXEQUALIZATIONMODE_P0_OFFSET  ( 0x044120 )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC1_R2_OFFSET            ( 0x0488C0 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U1_P0_OFFSET       ( 0x04C604 )
#define DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R8_OFFSET        ( 0x04E0C8 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R3_OFFSET          ( 0x044DAC )
#define DWC_DDRPHYA0_ACSM0_ACSMPSTATEOVRVAL_OFFSET        ( 0x100244 )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC0_R0_OFFSET            ( 0x04C100 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R6_P2_OFFSET       ( 0x849B04 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R8_OFFSET          ( 0x0421A8 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X28_OFFSET             ( 0x1001F0 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R3_P2_OFFSET       ( 0x844F00 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U0_P3_OFFSET      ( 0xC44340 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B106S2_OFFSET   ( 0x2405A4 )
#define DWC_DDRPHYA0_DRTUB0_WAKEUPMASK_OFFSET             ( 0x300258 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R1_P3_OFFSET       ( 0xC40704 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U0_P1_OFFSET      ( 0x44034C )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U1_P3_OFFSET       ( 0xC40608 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U1_P0_OFFSET      ( 0x044638 )
#define DWC_DDRPHYA0_MASTER0_ARDPTRINITVAL_P3_OFFSET      ( 0xC800B8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R3_P2_OFFSET       ( 0x84CF0C )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U1_P1_OFFSET       ( 0x44860C )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X2_P3_OFFSET      ( 0xD00210 )
#define DWC_DDRPHYA0_MASTER0_PHYPERFCTRENABLE_OFFSET      ( 0x0802F4 )
#define DWC_DDRPHYA0_DBYTE0_TSM1_I4_OFFSET                ( 0x0412CC )
#define DWC_DDRPHYA0_MASTER0_VREFINGLOBAL_P1_OFFSET       ( 0x4802C8 )
#define DWC_DDRPHYA0_MASTER0_DMIPINPRESENT_P2_OFFSET      ( 0x8800B4 )
#define DWC_DDRPHYA0_APBONLY0_SEQUENCEROVERRIDE_OFFSET    ( 0x34039C )
#define DWC_DDRPHYA0_DBYTE2_TXEQUALIZATIONMODE_P3_OFFSET  ( 0xC48120 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U1_P2_OFFSET      ( 0x84C748 )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC0_R3_OFFSET            ( 0x04CD00 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R6_P3_OFFSET       ( 0xC49B08 )
#define DWC_DDRPHYA0_DBYTE2_TSM2_I1_OFFSET                ( 0x0486D0 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R5_OFFSET          ( 0x0495A0 )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL1_P3_OFFSET           ( 0xC8031C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R5_P1_OFFSET       ( 0x44D70C )
#define DWC_DDRPHYA0_DBYTE2_RXFIFOCHECKERRVALUES_OFFSET   ( 0x04815C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B100S0_OFFSET   ( 0x240554 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U1_P1_OFFSET     ( 0x440648 )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB9_OFFSET  ( 0x080378 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X18_OFFSET             ( 0x100148 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B20S1_OFFSET    ( 0x240198 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R1_P2_OFFSET       ( 0x84870C )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B1_P1_OFFSET    ( 0x44850C )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B1_P2_OFFSET ( 0x840504 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R8_P0_OFFSET       ( 0x046308 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R3_P1_OFFSET       ( 0x448F0C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R7_P2_OFFSET       ( 0x841F08 )
#define DWC_DDRPHYA0_DBYTE1_DFIMRL_P1_OFFSET              ( 0x444080 )
#define DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R2_OFFSET ( 0x048988 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R7_OFFSET          ( 0x041DA8 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U1_P0_OFFSET       ( 0x044600 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R4_P2_OFFSET       ( 0x845308 )
#define DWC_DDRPHYA0_DBYTE2_RXFIFOCONTENTSDQ7654_OFFSET   ( 0x04816C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R2_P0_OFFSET       ( 0x048B08 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U0_P3_OFFSET     ( 0xC4424C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B114S2_OFFSET   ( 0x240604 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B103S1_OFFSET   ( 0x24057C )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U1_P1_OFFSET       ( 0x448604 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U0_P3_OFFSET      ( 0xC4423C )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U1_P2_OFFSET      ( 0x84874C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B119S0_OFFSET   ( 0x240638 )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC1_R8_OFFSET            ( 0x0420C0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B88S2_OFFSET    ( 0x2404CC )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U0_P0_OFFSET     ( 0x048248 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS1_OFFSET ( 0x080484 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B68S2_OFFSET    ( 0x2403DC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B50S0_OFFSET    ( 0x2402FC )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS12_OFFSET ( 0x0804B0 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R2_P0_OFFSET       ( 0x044B04 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B53S0_OFFSET    ( 0x240320 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R1_P2_OFFSET       ( 0x844700 )
#define DWC_DDRPHYA0_MASTER0_PHYINTERRUPTSTATUS_OFFSET    ( 0x08047C )
#define DWC_DDRPHYA0_DBYTE0_USEDQSENREPLICA_P0_OFFSET     ( 0x04000C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R0_P3_OFFSET       ( 0xC40308 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R2_P1_OFFSET       ( 0x440B04 )
#define DWC_DDRPHYA0_DBYTE2_TSM2_I5_OFFSET                ( 0x0496D0 )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL11_OFFSET              ( 0x1003EC )
#define DWC_DDRPHYA0_DBYTE1_TSM1_I8_OFFSET                ( 0x0462CC )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U1_P3_OFFSET      ( 0xC48630 )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL4_OFFSET          ( 0x100350 )
#define DWC_DDRPHYA0_DBYTE1_TSM0_I6_OFFSET                ( 0x045AC8 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R7_OFFSET          ( 0x045DAC )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC0_R5_OFFSET            ( 0x045500 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U0_P0_OFFSET     ( 0x04C24C )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B1_P1_OFFSET ( 0x44052C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B117S0_OFFSET   ( 0x240620 )
#define DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG1_P3_OFFSET  ( 0xC402BC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B99S2_OFFSET    ( 0x240550 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U1_P1_OFFSET      ( 0x44C63C )
#define DWC_DDRPHYA0_MASTER0_DFIMODE_OFFSET               ( 0x080060 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X12_OFFSET             ( 0x1001B0 )
#define DWC_DDRPHYA0_DBYTE0_PPTRXENEVNT_OFFSET            ( 0x0402B4 )
#define DWC_DDRPHYA0_DBYTE3_RXFIFOINFO_OFFSET             ( 0x04C160 )
#define DWC_DDRPHYA0_MASTER0_MTESTPGMINFO_OFFSET          ( 0x08006C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B90S0_OFFSET    ( 0x2404DC )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL2_P1_OFFSET      ( 0x448130 )
#define DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R0_OFFSET        ( 0x04C0C8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R8_P0_OFFSET       ( 0x04E300 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B75S1_OFFSET    ( 0x24042C )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R7_OFFSET          ( 0x045DA4 )
#define DWC_DDRPHYA0_APBONLY0_MICROCONTMUXSEL_OFFSET      ( 0x340000 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R6_P2_OFFSET       ( 0x845B00 )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B0_P3_OFFSET ( 0xC4812C )
#define DWC_DDRPHYA0_DBYTE1_DBYTEALLDTSMCTRL1_OFFSET      ( 0x0442E8 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U1_P2_OFFSET      ( 0x844740 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I2_OFFSET          ( 0x1C089C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R5_P2_OFFSET       ( 0x845708 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B20S0_OFFSET    ( 0x240194 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R3_P0_OFFSET       ( 0x04CF00 )
#define DWC_DDRPHYA0_DRTUB0_DCTWRITEONLYSHADOW_OFFSET     ( 0x3000C0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B25S0_OFFSET    ( 0x2401D0 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R2_P1_OFFSET       ( 0x44CB0C )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U1_P2_OFFSET      ( 0x848748 )
#define DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG0_P2_OFFSET  ( 0x8442B8 )
#define DWC_DDRPHYA0_PPGC0_PPGCLANE2CRCINMAP0_OFFSET      ( 0x1C0054 )
#define DWC_DDRPHYA0_MASTER0_MAPCAA9TODFI_OFFSET          ( 0x080424 )
#define DWC_DDRPHYA0_DBYTE1_DBYTEALLDTSMCTRL0_OFFSET      ( 0x0442E4 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS6_OFFSET ( 0x080498 )
#define DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B1_P2_OFFSET    ( 0x840534 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B24S0_OFFSET    ( 0x2401C4 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R1_P2_OFFSET       ( 0x844704 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR2_P1_OFFSET         ( 0x640808 )
#define DWC_DDRPHYA0_MASTER0_LP3EXITSEQ0BSTARTVECTOR_OFFSET ( 0x0803BC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B69S1_OFFSET    ( 0x2403E4 )
#define DWC_DDRPHYA0_ANIB2_ATXIMPEDANCE_OFFSET            ( 0x00810C )
#define DWC_DDRPHYA0_ANIB5_ATXDLY_P1_OFFSET               ( 0x414200 )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC0_R5_OFFSET            ( 0x04D500 )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE12_OFFSET           ( 0x1C00F0 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U1_P1_OFFSET      ( 0x444744 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U0_P2_OFFSET     ( 0x848248 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B74S0_OFFSET    ( 0x24041C )
#define DWC_DDRPHYA0_ANIB1_ATESTPRBSERR_OFFSET            ( 0x00414C )
#define DWC_DDRPHYA0_ANIB0_MTESTMUXSEL_OFFSET             ( 0x000068 )
#define DWC_DDRPHYA0_MASTER0_DFIFREQXLAT1_OFFSET          ( 0x0803C4 )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B0_P0_OFFSET ( 0x04812C )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL2_P0_OFFSET           ( 0x080314 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U1_P2_OFFSET      ( 0x848638 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U1_P0_OFFSET      ( 0x048638 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U0_P2_OFFSET      ( 0x844234 )
#define DWC_DDRPHYA0_DBYTE1_DQ2LNSEL_OFFSET               ( 0x044288 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R7_P0_OFFSET       ( 0x041F08 )
#define DWC_DDRPHYA0_ANIB0_AFORCETRICONT_OFFSET           ( 0x0000A0 )
#define DWC_DDRPHYA0_DBYTE0_DTSMUPTHLDXINGIND_OFFSET      ( 0x0402DC )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R7_P2_OFFSET       ( 0x841F00 )
#define DWC_DDRPHYA0_DBYTE2_TSM2_I2_OFFSET                ( 0x048AD0 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X18_OFFSET             ( 0x1000C8 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X31_OFFSET             ( 0x1000FC )
#define DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B1_P1_OFFSET    ( 0x44C534 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U0_P3_OFFSET       ( 0xC4C208 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X25_OFFSET             ( 0x1000E4 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R4_P0_OFFSET       ( 0x04D308 )
#define DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG0_P1_OFFSET  ( 0x44C2B8 )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B15_OFFSET      ( 0x240098 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R3_OFFSET          ( 0x048DA8 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X13_OFFSET             ( 0x100034 )
#define DWC_DDRPHYA0_PPGC0_PRBSCHKSTATEHI_OFFSET          ( 0x1C0190 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U0_P0_OFFSET      ( 0x04C344 )
#define DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG1_P1_OFFSET  ( 0x4402BC )
#define DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP_P2_OFFSET      ( 0x880040 )
#define DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R5_OFFSET        ( 0x0494C8 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U1_P2_OFFSET       ( 0x84C600 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B83S2_OFFSET    ( 0x240490 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R0_P2_OFFSET       ( 0x84830C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R0_P0_OFFSET       ( 0x040304 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B71S2_OFFSET    ( 0x240400 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R8_P2_OFFSET       ( 0x846300 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I4_OFFSET          ( 0x1C109C )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE4_OFFSET            ( 0x1C00D0 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R4_P0_OFFSET       ( 0x049304 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B49S1_OFFSET    ( 0x2402F4 )
#define DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B1_P1_OFFSET       ( 0x44C57C )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X21_OFFSET             ( 0x100154 )
#define DWC_DDRPHYA0_ACSM0_ACSMODTCTRL4_OFFSET            ( 0x100390 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R6_P2_OFFSET       ( 0x84DB0C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R4_P3_OFFSET       ( 0xC4D304 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U0_P1_OFFSET       ( 0x44C204 )
#define DWC_DDRPHYA0_DBYTE1_TSM2_I7_OFFSET                ( 0x045ED0 )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL4_P0_OFFSET           ( 0x080330 )
#define DWC_DDRPHYA0_DBYTE0_TESTMODECONFIG_OFFSET         ( 0x04005C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R2_P2_OFFSET       ( 0x840B04 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X0_OFFSET              ( 0x100180 )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC0_R4_OFFSET            ( 0x049100 )
#define DWC_DDRPHYA0_DBYTE0_DQ3LNSEL_OFFSET               ( 0x04028C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B32S0_OFFSET    ( 0x240224 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U1_P3_OFFSET      ( 0xC44634 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R4_OFFSET          ( 0x04D1A0 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U1_P0_OFFSET      ( 0x04074C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B13S0_OFFSET    ( 0x240140 )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE13_OFFSET           ( 0x1C00F4 )
#define DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R6_OFFSET ( 0x049988 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R1_OFFSET          ( 0x04C5A4 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R8_OFFSET          ( 0x0421A4 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R3_P3_OFFSET       ( 0xC40F0C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R4_P1_OFFSET       ( 0x441304 )
#define DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B0_P0_OFFSET    ( 0x044134 )
#define DWC_DDRPHYA0_DBYTE2_TXCHKDATASELECTS_OFFSET       ( 0x0482D8 )
#define DWC_DDRPHYA0_DBYTE3_TSMBYTE1_OFFSET               ( 0x04C044 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U1_P1_OFFSET       ( 0x444608 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R4_OFFSET          ( 0x0411A8 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X15_OFFSET             ( 0x1001BC )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R6_P2_OFFSET       ( 0x841B0C )
#define DWC_DDRPHYA0_INITENG0_POSTSEQUENCEREG0B0S0_OFFSET ( 0x240018 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R3_P3_OFFSET       ( 0xC40F04 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X1_OFFSET              ( 0x100104 )
#define DWC_DDRPHYA0_DBYTE3_TSM3_OFFSET                   ( 0x04C2D4 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B4S0_OFFSET     ( 0x2400D4 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R5_P3_OFFSET       ( 0xC4970C )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL2_P3_OFFSET           ( 0xC80314 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U0_P1_OFFSET       ( 0x440208 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X5_OFFSET              ( 0x100014 )
#define DWC_DDRPHYA0_MASTER0_RXFIFOINIT_OFFSET            ( 0x080000 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R7_P1_OFFSET       ( 0x445F00 )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B0_P3_OFFSET ( 0xC4C104 )
#define DWC_DDRPHYA0_MASTER0_HWTCONTROLVAL1_OFFSET        ( 0x0801FC )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U0_P1_OFFSET     ( 0x44C244 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R3_P1_OFFSET       ( 0x448F00 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R4_P3_OFFSET       ( 0xC41308 )
#define DWC_DDRPHYA0_ACSM0_ACSMPSTATEOVREN_OFFSET         ( 0x100240 )
#define DWC_DDRPHYA0_DBYTE1_PPTCTLSTATIC_OFFSET           ( 0x0442A8 )
#define DWC_DDRPHYA0_DBYTE1_TSM1_I5_OFFSET                ( 0x0456CC )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U0_P1_OFFSET      ( 0x440348 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U1_P1_OFFSET       ( 0x440608 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R0_P0_OFFSET       ( 0x044308 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X4_OFFSET              ( 0x100090 )
#define DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R3_OFFSET        ( 0x040CC8 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U0_P2_OFFSET       ( 0x848200 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B52S1_OFFSET    ( 0x240318 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R3_P2_OFFSET       ( 0x844F0C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R2_P1_OFFSET       ( 0x44CB00 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U1_P3_OFFSET       ( 0xC4C608 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B102S0_OFFSET   ( 0x24056C )
#define DWC_DDRPHYA0_DBYTE3_TSM0_I8_OFFSET                ( 0x04E2C8 )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B0_P0_OFFSET    ( 0x04C10C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B42S0_OFFSET    ( 0x24029C )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U1_P2_OFFSET       ( 0x840608 )
#define DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R3_OFFSET        ( 0x044CC8 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X18_OFFSET             ( 0x100048 )
#define DWC_DDRPHYA0_DBYTE2_DTSMBLANKINGCTRL_OFFSET       ( 0x0482C4 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U1_P3_OFFSET       ( 0xC48608 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U1_P0_OFFSET       ( 0x048608 )
#define DWC_DDRPHYA0_DBYTE1_TSM2_I4_OFFSET                ( 0x0452D0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B87S2_OFFSET    ( 0x2404C0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B107S2_OFFSET   ( 0x2405B0 )
#define DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B1_P3_OFFSET    ( 0xC44534 )
#define DWC_DDRPHYA0_INITENG0_POSTSEQUENCEREG0B1S2_OFFSET ( 0x24002C )
#define DWC_DDRPHYA0_DBYTE0_TSM1_I2_OFFSET                ( 0x040ACC )
#define DWC_DDRPHYA0_MASTER0_CALMISC2_OFFSET              ( 0x080260 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R0_P1_OFFSET       ( 0x44C308 )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B0_P3_OFFSET ( 0xC4C12C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R7_P1_OFFSET       ( 0x44DF0C )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U1_P2_OFFSET       ( 0x840604 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U1_P3_OFFSET       ( 0xC44608 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTBG0_OFFSET      ( 0x0804D4 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U0_P3_OFFSET       ( 0xC40208 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U1_P2_OFFSET      ( 0x84063C )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U0_P2_OFFSET     ( 0x84C240 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R8_P2_OFFSET       ( 0x842308 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U1_P1_OFFSET      ( 0x448748 )
#define DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP_P3_OFFSET      ( 0xC80040 )
#define DWC_DDRPHYA0_MASTER0_TESTBUMPCNTRL_OFFSET         ( 0x080028 )
#define DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R1_OFFSET ( 0x04C588 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R8_P3_OFFSET       ( 0xC4E308 )
#define DWC_DDRPHYA0_ANIB3_MTESTMUXSEL_OFFSET             ( 0x00C068 )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B10_OFFSET      ( 0x240084 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R6_OFFSET          ( 0x0459A4 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X3_OFFSET              ( 0x10008C )
#define DWC_DDRPHYA0_MASTER0_CTLUPD1GOODCTR_OFFSET        ( 0x0802E4 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U0_P1_OFFSET      ( 0x444340 )
#define DWC_DDRPHYA0_DBYTE1_RXTRAINPATTERNENABLE_OFFSET   ( 0x044040 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS17_OFFSET ( 0x0804C0 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U1_P1_OFFSET     ( 0x44064C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R0_P3_OFFSET       ( 0xC4C304 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R2_P2_OFFSET       ( 0x844B08 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B3S2_OFFSET     ( 0x2400D0 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R6_P1_OFFSET       ( 0x445B08 )
#define DWC_DDRPHYA0_DBYTE3_RXTRAINPATTERNENABLE_OFFSET   ( 0x04C040 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U1_P1_OFFSET      ( 0x44C740 )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY1_P1_OFFSET          ( 0x480030 )
#define DWC_DDRPHYA0_DBYTE0_TSM2_I2_OFFSET                ( 0x040AD0 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U1_P1_OFFSET      ( 0x44863C )
#define DWC_DDRPHYA0_DBYTE2_TSM0_I8_OFFSET                ( 0x04A2C8 )
#define DWC_DDRPHYA0_MASTER0_MISCPHYSTATUS_OFFSET         ( 0x0801BC )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B1_P0_OFFSET ( 0x04852C )
#define DWC_DDRPHYA0_DBYTE3_DTSMTRAINMODECTRL_OFFSET      ( 0x04C07C )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U1_P3_OFFSET      ( 0xC4074C )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R6_OFFSET          ( 0x04D9A4 )
#define DWC_DDRPHYA0_DBYTE2_TXEQUALIZATIONMODE_P1_OFFSET  ( 0x448120 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R6_P0_OFFSET       ( 0x049B04 )
#define DWC_DDRPHYA0_MASTER0_LCDLCALCTRL_OFFSET           ( 0x080214 )
#define DWC_DDRPHYA0_MASTER0_DMIPINPRESENT_P0_OFFSET      ( 0x0800B4 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R1_P1_OFFSET       ( 0x44070C )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC0_R0_OFFSET            ( 0x044100 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B62S0_OFFSET    ( 0x24038C )
#define DWC_DDRPHYA0_ANIB5_ATESTPRBSERR_OFFSET            ( 0x01414C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B8S0_OFFSET     ( 0x240104 )
#define DWC_DDRPHYA0_MASTER0_ARDPTRINITVAL_P1_OFFSET      ( 0x4800B8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B120S1_OFFSET   ( 0x240648 )
#define DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R8_OFFSET ( 0x046188 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R6_P1_OFFSET       ( 0x449B0C )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U1_P0_OFFSET       ( 0x04860C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R6_P1_OFFSET       ( 0x44DB0C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R3_P0_OFFSET       ( 0x048F00 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B16S2_OFFSET    ( 0x24016C )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B1_P1_OFFSET ( 0x44C52C )
#define DWC_DDRPHYA0_ANIB3_ATESTPRBSERR_OFFSET            ( 0x00C14C )
#define DWC_DDRPHYA0_DBYTE1_TSM1_I7_OFFSET                ( 0x045ECC )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC1_R4_OFFSET            ( 0x04D0C0 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R1_P3_OFFSET       ( 0xC48700 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X26_OFFSET             ( 0x100068 )
#define DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B0_P1_OFFSET       ( 0x44C17C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R3_P2_OFFSET       ( 0x848F08 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X10_OFFSET             ( 0x1000A8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R2_P0_OFFSET       ( 0x04CB04 )
#define DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG1_P1_OFFSET  ( 0x44C2BC )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R4_P1_OFFSET       ( 0x449308 )
#define DWC_DDRPHYA0_ANIB5_MTESTMUXSEL_OFFSET             ( 0x014068 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U0_P1_OFFSET      ( 0x44823C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R1_P0_OFFSET       ( 0x04C704 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U1_P3_OFFSET       ( 0xC4C604 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B7S1_OFFSET     ( 0x2400FC )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X6_OFFSET              ( 0x100098 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R0_P2_OFFSET       ( 0x84C304 )
#define DWC_DDRPHYA0_DBYTE1_USEDQSENREPLICA_P1_OFFSET     ( 0x44400C )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL4_P3_OFFSET           ( 0xC80330 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U0_P0_OFFSET     ( 0x044240 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R7_P2_OFFSET       ( 0x841F0C )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY0_P3_OFFSET          ( 0xC8002C )
#define DWC_DDRPHYA0_DRTUB0_CLRWAKEUPSTICKY_OFFSET        ( 0x300254 )
#define DWC_DDRPHYA0_ANIB4_AFORCETRICONT_OFFSET           ( 0x0100A0 )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B0_P0_OFFSET ( 0x044124 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B80S1_OFFSET    ( 0x240468 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U1_P2_OFFSET      ( 0x848634 )
#define DWC_DDRPHYA0_DRTUB0_UCTLERR_OFFSET                ( 0x3000D8 )
#define DWC_DDRPHYA0_DBYTE0_TSMBYTE5_OFFSET               ( 0x040060 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X24_OFFSET             ( 0x1001E0 )
#define DWC_DDRPHYA0_DBYTE0_TSM2_I3_OFFSET                ( 0x040ED0 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U1_P2_OFFSET      ( 0x84C744 )
#define DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R6_OFFSET ( 0x045988 )
#define DWC_DDRPHYA0_DBYTE0_TSM2_I1_OFFSET                ( 0x0406D0 )
#define DWC_DDRPHYA0_MASTER0_DB6LCDLCALPHDETOUT_OFFSET    ( 0x0800D8 )
#define DWC_DDRPHYA0_MASTER0_DFIWRDATACSDESTMAP_P0_OFFSET ( 0x0802D0 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U1_P2_OFFSET       ( 0x844608 )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B0_P0_OFFSET    ( 0x04810C )
#define DWC_DDRPHYA0_MASTER0_ACX4ANIBDIS_OFFSET           ( 0x0800B0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B97S1_OFFSET    ( 0x240534 )
#define DWC_DDRPHYA0_DBYTE3_PPTRXENEVNT_OFFSET            ( 0x04C2B4 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R4_P1_OFFSET       ( 0x445300 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U0_P0_OFFSET      ( 0x048238 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X30_OFFSET             ( 0x1001F8 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R7_P2_OFFSET       ( 0x845F08 )
#define DWC_DDRPHYA0_ANIB4_ATXIMPEDANCE_OFFSET            ( 0x01010C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B45S2_OFFSET    ( 0x2402C8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B102S1_OFFSET   ( 0x240570 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B108S2_OFFSET   ( 0x2405BC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B79S0_OFFSET    ( 0x240458 )
#define DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B0_P1_OFFSET       ( 0x44817C )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B0_P2_OFFSET ( 0x848124 )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B3_OFFSET       ( 0x240068 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R2_OFFSET          ( 0x0449A4 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R1_P3_OFFSET       ( 0xC4C700 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X5_P2_OFFSET      ( 0x900228 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR5_P2_OFFSET         ( 0xA40814 )
#define DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R7_OFFSET ( 0x041D88 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B23S0_OFFSET    ( 0x2401B8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B119S2_OFFSET   ( 0x240640 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R1_OFFSET          ( 0x0445A4 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R4_P3_OFFSET       ( 0xC4530C )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B0_P1_OFFSET ( 0x44412C )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R2_OFFSET          ( 0x0409A0 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R0_P0_OFFSET       ( 0x048308 )
#define DWC_DDRPHYA0_DBYTE3_TSM0_I4_OFFSET                ( 0x04D2C8 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U0_P1_OFFSET      ( 0x44423C )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B1_P2_OFFSET ( 0x84C504 )
#define DWC_DDRPHYA0_DBYTE3_DQ2LNSEL_OFFSET               ( 0x04C288 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U1_P0_OFFSET      ( 0x040740 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X13_OFFSET             ( 0x1001B4 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U0_P3_OFFSET     ( 0xC4C240 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR3_P3_OFFSET         ( 0xE4080C )
#define DWC_DDRPHYA0_MASTER0_DLLLOCKPARAM_P1_OFFSET       ( 0x4801F4 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R4_P2_OFFSET       ( 0x84D308 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U0_P0_OFFSET      ( 0x04034C )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B1_P2_OFFSET    ( 0x84450C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R4_P2_OFFSET       ( 0x84930C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B115S0_OFFSET   ( 0x240608 )
#define DWC_DDRPHYA0_DBYTE0_DQ5LNSEL_OFFSET               ( 0x040294 )
#define DWC_DDRPHYA0_ANIB5_AFORCEDRVCONT_OFFSET           ( 0x01409C )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL2_P2_OFFSET      ( 0x840130 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R4_P3_OFFSET       ( 0xC49308 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R3_P2_OFFSET       ( 0x84CF00 )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC1_R6_OFFSET            ( 0x0458C0 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U1_P0_OFFSET     ( 0x040648 )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B0_P2_OFFSET    ( 0x84C10C )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X7_P2_OFFSET      ( 0x90023C )
#define DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R0_OFFSET ( 0x040188 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U0_P2_OFFSET      ( 0x844238 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R1_P2_OFFSET       ( 0x848700 )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCAC_OFFSET   ( 0x08037C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B36S0_OFFSET    ( 0x240254 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U1_P1_OFFSET      ( 0x444748 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R7_P2_OFFSET       ( 0x84DF04 )
#define DWC_DDRPHYA0_MASTER0_CALPEXT_OFFSET               ( 0x080278 )
#define DWC_DDRPHYA0_ANIB0_ATESTPRBSERRCNT_OFFSET         ( 0x000158 )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B1_P3_OFFSET ( 0xC48524 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U1_P2_OFFSET       ( 0x84860C )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U0_P3_OFFSET      ( 0xC44238 )
#define DWC_DDRPHYA0_MASTER0_PROCODTCTL_OFFSET            ( 0x080154 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U0_P0_OFFSET     ( 0x04C240 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R0_OFFSET          ( 0x0401A4 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R2_P1_OFFSET       ( 0x448B00 )
#define DWC_DDRPHYA0_MASTER0_DQSPREAMBLECONTROL_P3_OFFSET ( 0xC80090 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B94S1_OFFSET    ( 0x240510 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR4_P3_OFFSET         ( 0xE40810 )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL1_OFFSET         ( 0x048128 )
#define DWC_DDRPHYA0_DBYTE3_TSM0_I6_OFFSET                ( 0x04DAC8 )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B0_P2_OFFSET ( 0x84812C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B43S2_OFFSET    ( 0x2402B0 )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL2_P3_OFFSET      ( 0xC40130 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U1_P1_OFFSET     ( 0x448640 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B37S2_OFFSET    ( 0x240268 )
#define DWC_DDRPHYA0_DBYTE0_RXFIFOCONTENTSDQ7654_OFFSET   ( 0x04016C )
#define DWC_DDRPHYA0_MASTER0_HWTMRL_P0_OFFSET             ( 0x080080 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R2_P3_OFFSET       ( 0xC44B08 )
#define DWC_DDRPHYA0_MASTER0_CALCMPR5OVR_OFFSET           ( 0x080128 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U1_P0_OFFSET      ( 0x04474C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B54S2_OFFSET    ( 0x240334 )
#define DWC_DDRPHYA0_ANIB4_ATXDLY_P3_OFFSET               ( 0xC10200 )
#define DWC_DDRPHYA0_MASTER0_TRISTATEMODECA_P2_OFFSET     ( 0x880064 )
#define DWC_DDRPHYA0_ANIB4_ATESTPRBSERR_OFFSET            ( 0x01014C )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X9_OFFSET              ( 0x1001A4 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R5_P2_OFFSET       ( 0x849708 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R8_P3_OFFSET       ( 0xC4230C )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U0_P1_OFFSET      ( 0x440230 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R2_P2_OFFSET       ( 0x84CB0C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B23S2_OFFSET    ( 0x2401C0 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U1_P2_OFFSET      ( 0x84463C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R1_P0_OFFSET       ( 0x04470C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R7_P0_OFFSET       ( 0x045F0C )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U1_P3_OFFSET       ( 0xC44600 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I0_OFFSET          ( 0x1C0094 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U1_P3_OFFSET      ( 0xC4C74C )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U0_P0_OFFSET     ( 0x040244 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I7_OFFSET          ( 0x1C1C98 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B70S1_OFFSET    ( 0x2403F0 )
#define DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R6_OFFSET ( 0x04D988 )
#define DWC_DDRPHYA0_MASTER0_ENABLECSMULTICAST_OFFSET     ( 0x08009C )
#define DWC_DDRPHYA0_ANIB0_AFORCEDRVCONT_OFFSET           ( 0x00009C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R8_P2_OFFSET       ( 0x84E308 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R1_P1_OFFSET       ( 0x444708 )
#define DWC_DDRPHYA0_MASTER0_DFIFREQXLAT7_OFFSET          ( 0x0803DC )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R6_P3_OFFSET       ( 0xC45B04 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X0_P3_OFFSET      ( 0xD00204 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B42S1_OFFSET    ( 0x2402A0 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X3_P0_OFFSET      ( 0x10021C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R0_P1_OFFSET       ( 0x444308 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X6_P0_OFFSET      ( 0x100230 )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY1_P2_OFFSET          ( 0x880030 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R8_P3_OFFSET       ( 0xC42300 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X1_P3_OFFSET      ( 0xD0020C )
#define DWC_DDRPHYA0_ANIB0_ATXDLY_P2_OFFSET               ( 0x800200 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R2_P0_OFFSET       ( 0x04CB00 )
#define DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B1_P2_OFFSET    ( 0x84C534 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U0_P1_OFFSET       ( 0x440200 )
#define DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R2_OFFSET ( 0x044988 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R2_P3_OFFSET       ( 0xC4CB08 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U1_P0_OFFSET      ( 0x04463C )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U0_P1_OFFSET      ( 0x444234 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R3_P0_OFFSET       ( 0x040F04 )
#define DWC_DDRPHYA0_DBYTE3_TSM0_I5_OFFSET                ( 0x04D6C8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R7_P2_OFFSET       ( 0x84DF00 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B10S1_OFFSET    ( 0x240120 )
#define DWC_DDRPHYA0_MASTER0_PHYREV_OFFSET                ( 0x0803B8 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R0_P1_OFFSET       ( 0x44030C )
#define DWC_DDRPHYA0_MASTER0_MAPCAA8TODFI_OFFSET          ( 0x080420 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B46S1_OFFSET    ( 0x2402D0 )
#define DWC_DDRPHYA0_MASTER0_MAPCAA7TODFI_OFFSET          ( 0x08041C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B82S0_OFFSET    ( 0x24047C )
#define DWC_DDRPHYA0_DBYTE0_TSM1_I5_OFFSET                ( 0x0416CC )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R8_OFFSET          ( 0x04A1A8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R1_P1_OFFSET       ( 0x44C700 )
#define DWC_DDRPHYA0_MASTER0_DFIFREQXLAT4_OFFSET          ( 0x0803D0 )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE14_OFFSET           ( 0x1C00F8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B58S2_OFFSET    ( 0x240364 )
#define DWC_DDRPHYA0_INITENG0_POSTSEQUENCEREG0B1S1_OFFSET ( 0x240028 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R4_P2_OFFSET       ( 0x849308 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U0_P0_OFFSET       ( 0x044204 )
#define DWC_DDRPHYA0_DBYTE3_TSM1_I8_OFFSET                ( 0x04E2CC )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B0_P2_OFFSET    ( 0x84010C )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL0_OFFSET              ( 0x080318 )
#define DWC_DDRPHYA0_DBYTE2_DFIMRL_P0_OFFSET              ( 0x048080 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R7_P0_OFFSET       ( 0x041F04 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X12_OFFSET             ( 0x100030 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B120S2_OFFSET   ( 0x24064C )
#define DWC_DDRPHYA0_MASTER0_CALUCLKINFO_P3_OFFSET        ( 0xC80020 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R3_OFFSET          ( 0x048DAC )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R4_P0_OFFSET       ( 0x049308 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R8_P1_OFFSET       ( 0x442308 )
#define DWC_DDRPHYA0_DBYTE2_TRAININGPARAM_OFFSET          ( 0x048008 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R7_P2_OFFSET       ( 0x841F04 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U0_P0_OFFSET      ( 0x04C340 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R7_OFFSET          ( 0x045DA0 )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B1_P2_OFFSET ( 0x84852C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R0_P0_OFFSET       ( 0x040308 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U1_P0_OFFSET      ( 0x04863C )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U0_P1_OFFSET      ( 0x440344 )
#define DWC_DDRPHYA0_PPGC0_PRBSGENCTL1_OFFSET             ( 0x1C0194 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B84S0_OFFSET    ( 0x240494 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X4_P1_OFFSET      ( 0x500220 )
#define DWC_DDRPHYA0_DBYTE2_USEDQSENREPLICA_P3_OFFSET     ( 0xC4800C )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U0_P3_OFFSET       ( 0xC4C20C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B114S1_OFFSET   ( 0x240600 )
#define DWC_DDRPHYA0_ANIB5_ATXIMPEDANCE_OFFSET            ( 0x01410C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B24S1_OFFSET    ( 0x2401C8 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X4_OFFSET              ( 0x100110 )
#define DWC_DDRPHYA0_DBYTE0_USEDQSENREPLICA_P1_OFFSET     ( 0x44000C )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U0_P3_OFFSET       ( 0xC4020C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R1_P0_OFFSET       ( 0x04070C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B103S2_OFFSET   ( 0x240580 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B75S0_OFFSET    ( 0x240428 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R2_P3_OFFSET       ( 0xC40B08 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B31S2_OFFSET    ( 0x240220 )
#define DWC_DDRPHYA0_DBYTE0_DBYTEALLDTSMCTRL2_OFFSET      ( 0x0402EC )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B1_P1_OFFSET ( 0x448504 )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL2_P1_OFFSET      ( 0x440130 )
#define DWC_DDRPHYA0_DBYTE0_TSM2_I6_OFFSET                ( 0x041AD0 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X1_P3_OFFSET      ( 0xD00208 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R7_P1_OFFSET       ( 0x445F0C )
#define DWC_DDRPHYA0_MASTER0_DYNPWRDNUP_OFFSET            ( 0x080070 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B99S1_OFFSET    ( 0x24054C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B90S1_OFFSET    ( 0x2404E0 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R3_P2_OFFSET       ( 0x840F00 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U1_P2_OFFSET      ( 0x84C634 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B70S2_OFFSET    ( 0x2403F4 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U0_P0_OFFSET      ( 0x04C238 )
#define DWC_DDRPHYA0_ANIB4_MTESTMUXSEL_OFFSET             ( 0x010068 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R1_P0_OFFSET       ( 0x048704 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U1_P0_OFFSET       ( 0x040600 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B22S2_OFFSET    ( 0x2401B4 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B24S2_OFFSET    ( 0x2401CC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B88S0_OFFSET    ( 0x2404C4 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U1_P2_OFFSET     ( 0x84C648 )
#define DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B0_P1_OFFSET    ( 0x448134 )
#define DWC_DDRPHYA0_MASTER0_PORCONTROL_OFFSET            ( 0x080240 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R1_P2_OFFSET       ( 0x848704 )
#define DWC_DDRPHYA0_MASTER0_TXCALNOVR_OFFSET             ( 0x08005C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B19S2_OFFSET    ( 0x240190 )
#define DWC_DDRPHYA0_DBYTE2_DFIMRL_P3_OFFSET              ( 0xC48080 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS7_OFFSET ( 0x08049C )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R4_OFFSET          ( 0x0491A4 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U1_P1_OFFSET     ( 0x448648 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R6_OFFSET          ( 0x04D9A0 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U0_P1_OFFSET     ( 0x44C248 )
#define DWC_DDRPHYA0_MASTER0_CALPREDRIVEROVERRIDE_OFFSET  ( 0x080230 )
#define DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B1_P2_OFFSET       ( 0x84857C )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U1_P1_OFFSET      ( 0x44874C )
#define DWC_DDRPHYA0_MASTER0_MAPCAB6TODFI_OFFSET          ( 0x080458 )
#define DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG1_P2_OFFSET  ( 0x8442BC )
#define DWC_DDRPHYA0_MASTER0_TRISTATEMODECA_P3_OFFSET     ( 0xC80064 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U1_P0_OFFSET     ( 0x04464C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R6_P3_OFFSET       ( 0xC41B08 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R5_P2_OFFSET       ( 0x849704 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B17S2_OFFSET    ( 0x240178 )
#define DWC_DDRPHYA0_DBYTE3_USEDQSENREPLICA_P1_OFFSET     ( 0x44C00C )
#define DWC_DDRPHYA0_MASTER0_PLLTST_OFFSET                ( 0x080320 )
#define DWC_DDRPHYA0_ANIB2_AFORCEDRVCONT_OFFSET           ( 0x00809C )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U1_P2_OFFSET       ( 0x84060C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B33S2_OFFSET    ( 0x240238 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R0_P3_OFFSET       ( 0xC4830C )
#define DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R1_OFFSET ( 0x044588 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X11_OFFSET             ( 0x1000AC )
#define DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R4_OFFSET        ( 0x0450C8 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R7_P0_OFFSET       ( 0x045F00 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B41S2_OFFSET    ( 0x240298 )
#define DWC_DDRPHYA0_DBYTE0_DFIMRL_P3_OFFSET              ( 0xC40080 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X4_OFFSET              ( 0x100190 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R2_P2_OFFSET       ( 0x840B08 )
#define DWC_DDRPHYA0_MASTER0_CALBUSY_OFFSET               ( 0x08025C )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B4_OFFSET       ( 0x24006C )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U1_P0_OFFSET       ( 0x044604 )
#define DWC_DDRPHYA0_MASTER0_DQSPREAMBLECONTROL_P1_OFFSET ( 0x480090 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R0_OFFSET          ( 0x0481AC )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R4_P2_OFFSET       ( 0x84130C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R2_P1_OFFSET       ( 0x440B08 )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B1_P2_OFFSET ( 0x848524 )
#define DWC_DDRPHYA0_DBYTE1_TSM1_I0_OFFSET                ( 0x0442CC )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR4_P0_OFFSET         ( 0x240810 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U1_P3_OFFSET       ( 0xC44604 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X4_P3_OFFSET      ( 0xD00224 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R4_P3_OFFSET       ( 0xC45308 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U0_P2_OFFSET     ( 0x84C244 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R1_OFFSET          ( 0x0405AC )
#define DWC_DDRPHYA0_DBYTE3_RXFIFOCHECKERRVALUES_OFFSET   ( 0x04C15C )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR3_P1_OFFSET         ( 0x64080C )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U0_P2_OFFSET      ( 0x840340 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X6_OFFSET              ( 0x100018 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I4_OFFSET          ( 0x1C1098 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS15_OFFSET ( 0x0804BC )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R5_P0_OFFSET       ( 0x04570C )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I0_OFFSET          ( 0x1C0098 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B112S0_OFFSET   ( 0x2405E4 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R5_P1_OFFSET       ( 0x449700 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X17_OFFSET             ( 0x1000C4 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U1_P0_OFFSET      ( 0x04874C )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U1_P3_OFFSET     ( 0xC4864C )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R7_OFFSET          ( 0x045DA8 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R6_OFFSET          ( 0x0419AC )
#define DWC_DDRPHYA0_MASTER0_HWTCONTROLVAL0_OFFSET        ( 0x0801F8 )
#define DWC_DDRPHYA0_MASTER0_MEMALERTCONTROL_OFFSET       ( 0x08016C )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U1_P1_OFFSET       ( 0x44460C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R2_P0_OFFSET       ( 0x040B0C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R6_P2_OFFSET       ( 0x841B08 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X9_OFFSET              ( 0x100124 )
#define DWC_DDRPHYA0_ACSM0_ACSMODTCTRL3_OFFSET            ( 0x10038C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R8_P1_OFFSET       ( 0x44E300 )
#define DWC_DDRPHYA0_DBYTE1_TSMBYTE5_OFFSET               ( 0x044060 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R4_P1_OFFSET       ( 0x449300 )
#define DWC_DDRPHYA0_DBYTE1_TSM2_I2_OFFSET                ( 0x044AD0 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R3_P3_OFFSET       ( 0xC40F08 )
#define DWC_DDRPHYA0_DBYTE2_DTSMUPTHLDXINGIND_OFFSET      ( 0x0482DC )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R4_P3_OFFSET       ( 0xC4D308 )
#define DWC_DDRPHYA0_DBYTE2_TSM2_I7_OFFSET                ( 0x049ED0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B113S0_OFFSET   ( 0x2405F0 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U0_P3_OFFSET      ( 0xC4834C )
#define DWC_DDRPHYA0_MASTER0_HWTLPCSENB_OFFSET            ( 0x0801CC )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC1_R6_OFFSET            ( 0x0418C0 )
#define DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG0_P3_OFFSET  ( 0xC402B8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R5_P0_OFFSET       ( 0x04D70C )
#define DWC_DDRPHYA0_MASTER0_DFIWRDATACSDESTMAP_P3_OFFSET ( 0xC802D0 )
#define DWC_DDRPHYA0_DBYTE2_TSM0_I4_OFFSET                ( 0x0492C8 )
#define DWC_DDRPHYA0_DBYTE3_TSMBYTE2_OFFSET               ( 0x04C048 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B67S2_OFFSET    ( 0x2403D0 )
#define DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP2_P3_OFFSET     ( 0xC80044 )
#define DWC_DDRPHYA0_MASTER0_FORCEINTERNALUPDATE_OFFSET   ( 0x08000C )
#define DWC_DDRPHYA0_INITENG0_POSTSEQUENCEREG0B0S1_OFFSET ( 0x24001C )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X3_P0_OFFSET      ( 0x100218 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B6S2_OFFSET     ( 0x2400F4 )
#define DWC_DDRPHYA0_ANIB1_ATXSLEWRATE_OFFSET             ( 0x004154 )
#define DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B1_P3_OFFSET    ( 0xC48534 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U0_P1_OFFSET       ( 0x440204 )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL10_OFFSET              ( 0x1003E8 )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL9_OFFSET          ( 0x100364 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR6_P2_OFFSET         ( 0xA40818 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U0_P2_OFFSET     ( 0x848244 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I8_OFFSET          ( 0x1C2094 )
#define DWC_DDRPHYA0_DBYTE2_MTESTMUXSEL_OFFSET            ( 0x048068 )
#define DWC_DDRPHYA0_MASTER0_DLLGAINCTL_P2_OFFSET         ( 0x8801F0 )
#define DWC_DDRPHYA0_MASTER0_DLYTESTRINGSELAC_OFFSET      ( 0x080348 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B110S0_OFFSET   ( 0x2405CC )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R4_P1_OFFSET       ( 0x441308 )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC1_R8_OFFSET            ( 0x0460C0 )
#define DWC_DDRPHYA0_DBYTE3_TXCHKDATASELECTS_OFFSET       ( 0x04C2D8 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I5_OFFSET          ( 0x1C1494 )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC1_R0_OFFSET            ( 0x0400C0 )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B1_P0_OFFSET    ( 0x04C50C )
#define DWC_DDRPHYA0_MASTER0_DLLLOCKPARAM_P2_OFFSET       ( 0x8801F4 )
#define DWC_DDRPHYA0_DBYTE3_USEDQSENREPLICA_P3_OFFSET     ( 0xC4C00C )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R0_OFFSET          ( 0x04C1A8 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X27_OFFSET             ( 0x10006C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R3_P3_OFFSET       ( 0xC40F00 )
#define DWC_DDRPHYA0_MASTER0_ACLCDLSTATUS_OFFSET          ( 0x080390 )
#define DWC_DDRPHYA0_APBONLY0_DFICFGRDDATAVALIDTICKS_OFFSET ( 0x3400DC )
#define DWC_DDRPHYA0_DBYTE1_DQ3LNSEL_OFFSET               ( 0x04428C )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U0_P3_OFFSET      ( 0xC40230 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R3_P0_OFFSET       ( 0x048F0C )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U0_P0_OFFSET     ( 0x044248 )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC1_R5_OFFSET            ( 0x04D4C0 )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B0_P3_OFFSET ( 0xC4012C )
#define DWC_DDRPHYA0_MASTER0_PLLTESTMODE_P2_OFFSET        ( 0x880328 )
#define DWC_DDRPHYA0_MASTER0_PROCODTTIMECTL_P3_OFFSET     ( 0xC80158 )
#define DWC_DDRPHYA0_MASTER0_DB7LCDLCALPHDETOUT_OFFSET    ( 0x0800DC )
#define DWC_DDRPHYA0_DBYTE3_ASYNCDBYTERXDATA_OFFSET       ( 0x04C0A8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B91S0_OFFSET    ( 0x2404E8 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U0_P0_OFFSET     ( 0x044244 )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY1_P3_OFFSET          ( 0xC80030 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R0_P0_OFFSET       ( 0x04830C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B13S1_OFFSET    ( 0x240144 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X3_OFFSET              ( 0x10000C )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B1_P0_OFFSET    ( 0x04850C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R8_P1_OFFSET       ( 0x44A30C )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U1_P2_OFFSET      ( 0x84C740 )
#define DWC_DDRPHYA0_MASTER0_PULSEDLLUPDATEPHASE_OFFSET   ( 0x0801E4 )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL11_OFFSET         ( 0x10036C )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL9_OFFSET               ( 0x1003E4 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U0_P3_OFFSET      ( 0xC44348 )
#define DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B0_P2_OFFSET    ( 0x84C134 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR3_P0_OFFSET         ( 0x24080C )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X3_OFFSET              ( 0x10018C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B102S2_OFFSET   ( 0x240574 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R2_P2_OFFSET       ( 0x844B04 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R7_P2_OFFSET       ( 0x845F04 )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B0_P1_OFFSET ( 0x448124 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U1_P2_OFFSET      ( 0x848744 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R6_P0_OFFSET       ( 0x049B08 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U0_P1_OFFSET      ( 0x444344 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R8_P3_OFFSET       ( 0xC4E30C )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B9_OFFSET       ( 0x240080 )
#define DWC_DDRPHYA0_ANIB5_ATXSLEWRATE_OFFSET             ( 0x014154 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R1_P1_OFFSET       ( 0x440708 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R8_P0_OFFSET       ( 0x046300 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTBANK2_OFFSET    ( 0x0804D0 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U1_P0_OFFSET      ( 0x04C630 )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY0_P1_OFFSET          ( 0x48002C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R6_P0_OFFSET       ( 0x04DB04 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R4_OFFSET          ( 0x0491AC )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X17_OFFSET             ( 0x100044 )
#define DWC_DDRPHYA0_DBYTE0_ASYNCDBYTERXDATA_OFFSET       ( 0x0400A8 )
#define DWC_DDRPHYA0_DBYTE0_DQ2LNSEL_OFFSET               ( 0x040288 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R2_P0_OFFSET       ( 0x04CB08 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U1_P3_OFFSET      ( 0xC40748 )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B1_P0_OFFSET ( 0x04C52C )
#define DWC_DDRPHYA0_MASTER0_HWTMRL_P2_OFFSET             ( 0x880080 )
#define DWC_DDRPHYA0_DBYTE2_DQ0LNSEL_OFFSET               ( 0x048280 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R3_OFFSET          ( 0x040DA0 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R2_P1_OFFSET       ( 0x440B0C )
#define DWC_DDRPHYA0_DBYTE0_TSM1_I6_OFFSET                ( 0x041ACC )
#define DWC_DDRPHYA0_DBYTE1_TSMBYTE3_OFFSET               ( 0x04404C )
#define DWC_DDRPHYA0_DBYTE2_DFIMRL_P1_OFFSET              ( 0x448080 )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B0_P0_OFFSET ( 0x04C124 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U0_P1_OFFSET      ( 0x44C34C )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U1_P0_OFFSET       ( 0x044608 )
#define DWC_DDRPHYA0_MASTER0_DFIRDDATACSDESTMAP_P1_OFFSET ( 0x4802C0 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U1_P2_OFFSET       ( 0x844604 )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B0_P0_OFFSET ( 0x044104 )
#define DWC_DDRPHYA0_ANIB1_ATXIMPEDANCE_OFFSET            ( 0x00410C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R7_P2_OFFSET       ( 0x849F04 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B27S0_OFFSET    ( 0x2401E8 )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B1_P3_OFFSET ( 0xC48504 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U1_P2_OFFSET     ( 0x844644 )
#define DWC_DDRPHYA0_MASTER0_DMIPINPRESENT_P1_OFFSET      ( 0x4800B4 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B35S2_OFFSET    ( 0x240250 )
#define DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG0_P2_OFFSET  ( 0x8402B8 )
#define DWC_DDRPHYA0_DBYTE3_DBYTEALLDTSMCTRL2_OFFSET      ( 0x04C2EC )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R2_P3_OFFSET       ( 0xC44B0C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B55S0_OFFSET    ( 0x240338 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B38S2_OFFSET    ( 0x240274 )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B0_P2_OFFSET ( 0x848104 )
#define DWC_DDRPHYA0_DBYTE3_DFIMRL_P2_OFFSET              ( 0x84C080 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R3_P2_OFFSET       ( 0x84CF04 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U1_P2_OFFSET      ( 0x840638 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R3_P2_OFFSET       ( 0x848F0C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R1_P0_OFFSET       ( 0x040708 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U0_P0_OFFSET     ( 0x04C244 )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL2_OFFSET               ( 0x1003C8 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R3_P3_OFFSET       ( 0xC48F04 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U1_P0_OFFSET      ( 0x040630 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U0_P1_OFFSET       ( 0x44C20C )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U0_P0_OFFSET     ( 0x040248 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B44S0_OFFSET    ( 0x2402B4 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R2_P2_OFFSET       ( 0x84CB08 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R8_P2_OFFSET       ( 0x84E304 )
#define DWC_DDRPHYA0_MASTER0_DFIINITCOMPLETE_OFFSET       ( 0x0803E4 )
#define DWC_DDRPHYA0_MASTER0_MEMRESETL_OFFSET             ( 0x080180 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X2_P2_OFFSET      ( 0x900214 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R2_P1_OFFSET       ( 0x444B0C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B94S0_OFFSET    ( 0x24050C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R5_P3_OFFSET       ( 0xC45708 )
#define DWC_DDRPHYA0_MASTER0_CALNINTOVR_OFFSET            ( 0x08012C )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U1_P2_OFFSET     ( 0x84064C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B58S1_OFFSET    ( 0x240360 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X0_P3_OFFSET      ( 0xD00200 )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC0_R7_OFFSET            ( 0x04DD00 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R5_P2_OFFSET       ( 0x84D70C )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R1_OFFSET          ( 0x0485A4 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U0_P1_OFFSET       ( 0x44C200 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R6_OFFSET          ( 0x0499A0 )
#define DWC_DDRPHYA0_DBYTE0_TXEQUALIZATIONMODE_P1_OFFSET  ( 0x440120 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X23_OFFSET             ( 0x1001DC )
#define DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R6_OFFSET        ( 0x0498C8 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R6_P2_OFFSET       ( 0x845B08 )
#define DWC_DDRPHYA0_MASTER0_DB8LCDLCALPHDETOUT_OFFSET    ( 0x0800E0 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R0_P1_OFFSET       ( 0x44430C )
#define DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B0_P1_OFFSET       ( 0x44417C )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U1_P2_OFFSET     ( 0x848648 )
#define DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B0_P1_OFFSET    ( 0x440134 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R8_P3_OFFSET       ( 0xC42304 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U1_P2_OFFSET      ( 0x844638 )
#define DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B0_P3_OFFSET       ( 0xC4817C )
#define DWC_DDRPHYA0_MASTER0_MAPCAB5TODFI_OFFSET          ( 0x080454 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R2_P1_OFFSET       ( 0x448B0C )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I7_OFFSET          ( 0x1C1C94 )
#define DWC_DDRPHYA0_ANIB3_ATXDLY_P1_OFFSET               ( 0x40C200 )
#define DWC_DDRPHYA0_MASTER0_PSTATE_OFFSET                ( 0x08022C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B0S0_OFFSET     ( 0x2400A4 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R2_P3_OFFSET       ( 0xC4CB0C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R1_P1_OFFSET       ( 0x444704 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X6_P0_OFFSET      ( 0x100234 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R7_P1_OFFSET       ( 0x441F04 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U1_P3_OFFSET     ( 0xC44640 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R0_P3_OFFSET       ( 0xC4C300 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B79S1_OFFSET    ( 0x24045C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B34S1_OFFSET    ( 0x240240 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U0_P0_OFFSET       ( 0x044200 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS8_OFFSET ( 0x0804A0 )
#define DWC_DDRPHYA0_DBYTE1_RXFIFOINFO_OFFSET             ( 0x044160 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R4_P1_OFFSET       ( 0x445304 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R6_OFFSET          ( 0x0459AC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B64S0_OFFSET    ( 0x2403A4 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R3_P0_OFFSET       ( 0x040F08 )
#define DWC_DDRPHYA0_DBYTE0_TSM1_I3_OFFSET                ( 0x040ECC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B3S0_OFFSET     ( 0x2400C8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R1_P3_OFFSET       ( 0xC4C704 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U1_P0_OFFSET       ( 0x04060C )
#define DWC_DDRPHYA0_MASTER0_CALPEXTOVR_OFFSET            ( 0x080124 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R1_P0_OFFSET       ( 0x048700 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B97S2_OFFSET    ( 0x240538 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR2_P3_OFFSET         ( 0xE40808 )
#define DWC_DDRPHYA0_DBYTE1_USEDQSENREPLICA_P0_OFFSET     ( 0x04400C )
#define DWC_DDRPHYA0_MASTER0_DFIFREQRATIO_P2_OFFSET       ( 0x8803E8 )
#define DWC_DDRPHYA0_DBYTE3_PPTINFO_OFFSET                ( 0x04C2B0 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTACTN_OFFSET     ( 0x0804C4 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U1_P2_OFFSET      ( 0x848630 )
#define DWC_DDRPHYA0_DBYTE2_ASYNCDBYTETXDATA_OFFSET       ( 0x0480A0 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R4_P0_OFFSET       ( 0x041308 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R2_P3_OFFSET       ( 0xC48B00 )
#define DWC_DDRPHYA0_DBYTE1_DFIMRL_P2_OFFSET              ( 0x844080 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R4_P0_OFFSET       ( 0x04D30C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R0_P2_OFFSET       ( 0x84C300 )
#define DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B0_P0_OFFSET       ( 0x04417C )
#define DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R1_OFFSET        ( 0x0444C8 )
#define DWC_DDRPHYA0_DBYTE0_TSMBYTE4_OFFSET               ( 0x040050 )
#define DWC_DDRPHYA0_DBYTE2_USEDQSENREPLICA_P0_OFFSET     ( 0x04800C )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U1_P2_OFFSET      ( 0x844744 )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE7_OFFSET            ( 0x1C00DC )
#define DWC_DDRPHYA0_DBYTE3_DQ1LNSEL_OFFSET               ( 0x04C284 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X24_OFFSET             ( 0x100160 )
#define DWC_DDRPHYA0_DBYTE0_TXCHKDATASELECTS_OFFSET       ( 0x0402D8 )
#define DWC_DDRPHYA0_DBYTE0_TSM1_I8_OFFSET                ( 0x0422CC )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U1_P0_OFFSET      ( 0x040744 )
#define DWC_DDRPHYA0_DBYTE0_TSM2_I0_OFFSET                ( 0x0402D0 )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE1_OFFSET            ( 0x1C00C4 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B62S1_OFFSET    ( 0x240390 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R8_OFFSET          ( 0x0461AC )
#define DWC_DDRPHYA0_DBYTE2_USEDQSENREPLICA_P2_OFFSET     ( 0x84800C )
#define DWC_DDRPHYA0_DBYTE3_TSM1_I4_OFFSET                ( 0x04D2CC )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U0_P3_OFFSET     ( 0xC48248 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R5_P3_OFFSET       ( 0xC4D70C )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X18_OFFSET             ( 0x1001C8 )
#define DWC_DDRPHYA0_ANIB2_ATESTPRBSERR_OFFSET            ( 0x00814C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B106S0_OFFSET   ( 0x24059C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B46S0_OFFSET    ( 0x2402CC )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B0_P2_OFFSET ( 0x84012C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R4_P3_OFFSET       ( 0xC4930C )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R2_OFFSET          ( 0x0409A4 )
#define DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R7_OFFSET ( 0x045D88 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U0_P3_OFFSET      ( 0xC4823C )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X20_OFFSET             ( 0x1000D0 )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL2_P3_OFFSET      ( 0xC48130 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I2_OFFSET          ( 0x1C0898 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR6_P0_OFFSET         ( 0x240818 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R5_P0_OFFSET       ( 0x045708 )
#define DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B1_P1_OFFSET       ( 0x44057C )
#define DWC_DDRPHYA0_DBYTE3_TRAININGPARAM_OFFSET          ( 0x04C008 )
#define DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP2_P1_OFFSET     ( 0x480044 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R5_OFFSET          ( 0x04D5AC )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R3_P2_OFFSET       ( 0x840F04 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X12_OFFSET             ( 0x100130 )
#define DWC_DDRPHYA0_DBYTE1_TSM1_I2_OFFSET                ( 0x044ACC )
#define DWC_DDRPHYA0_DBYTE2_ASYNCDBYTERXDATA_OFFSET       ( 0x0480A8 )
#define DWC_DDRPHYA0_DBYTE1_TSM1_I3_OFFSET                ( 0x044ECC )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R7_P1_OFFSET       ( 0x445F08 )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL1_OFFSET         ( 0x044128 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R8_P2_OFFSET       ( 0x846308 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U0_P0_OFFSET      ( 0x04023C )
#define DWC_DDRPHYA0_DBYTE3_TSM1_I2_OFFSET                ( 0x04CACC )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB4_OFFSET  ( 0x080364 )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B0_P3_OFFSET    ( 0xC4C10C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R3_P3_OFFSET       ( 0xC44F0C )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC0_R6_OFFSET            ( 0x04D900 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U1_P3_OFFSET      ( 0xC44638 )
#define DWC_DDRPHYA0_DBYTE0_RXTRAINPATTERNENABLE_OFFSET   ( 0x040040 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B31S1_OFFSET    ( 0x24021C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R6_P2_OFFSET       ( 0x841B04 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X21_OFFSET             ( 0x100054 )
#define DWC_DDRPHYA0_MASTER0_CALVREFS_OFFSET              ( 0x08026C )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R0_OFFSET          ( 0x04C1AC )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I4_OFFSET          ( 0x1C1094 )
#define DWC_DDRPHYA0_MASTER0_PHYCONFIG_OFFSET             ( 0x080010 )
#define DWC_DDRPHYA0_INITENG0_POSTSEQUENCEREG0B0S2_OFFSET ( 0x240020 )
#define DWC_DDRPHYA0_DBYTE2_TSM1_I7_OFFSET                ( 0x049ECC )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R3_OFFSET          ( 0x04CDA4 )
#define DWC_DDRPHYA0_DBYTE1_TXEQUALIZATIONMODE_P3_OFFSET  ( 0xC44120 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U0_P3_OFFSET      ( 0xC48348 )
#define DWC_DDRPHYA0_MASTER0_CALCMPANACNTRL_OFFSET        ( 0x0802B8 )
#define DWC_DDRPHYA0_ACSM0_ACSMODTCTRL6_OFFSET            ( 0x100398 )
#define DWC_DDRPHYA0_MASTER0_MEMALERTCONTROL2_OFFSET      ( 0x080170 )
#define DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R2_OFFSET ( 0x040988 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R4_P1_OFFSET       ( 0x44130C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B52S0_OFFSET    ( 0x240314 )
#define DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP2_P0_OFFSET     ( 0x080044 )
#define DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B1_P0_OFFSET       ( 0x04057C )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R7_OFFSET          ( 0x041DA0 )
#define DWC_DDRPHYA0_DBYTE0_TSM2_I5_OFFSET                ( 0x0416D0 )
#define DWC_DDRPHYA0_INITENG0_PRESEQUENCEREG0B1S0_OFFSET  ( 0x24000C )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I8_OFFSET          ( 0x1C2090 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R2_P2_OFFSET       ( 0x844B0C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R7_P1_OFFSET       ( 0x441F00 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R8_P0_OFFSET       ( 0x04230C )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U0_P3_OFFSET      ( 0xC4C23C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R4_P2_OFFSET       ( 0x849304 )
#define DWC_DDRPHYA0_ANIB2_AFORCETRICONT_OFFSET           ( 0x0080A0 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X7_P3_OFFSET      ( 0xD0023C )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U1_P3_OFFSET       ( 0xC4C600 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R0_P0_OFFSET       ( 0x044300 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U0_P0_OFFSET      ( 0x04434C )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R2_OFFSET          ( 0x0409A8 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I1_OFFSET          ( 0x1C0494 )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY2_P2_OFFSET          ( 0x880034 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U1_P1_OFFSET       ( 0x440600 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R6_P3_OFFSET       ( 0xC41B04 )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY1_P0_OFFSET          ( 0x080030 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U1_P2_OFFSET      ( 0x840634 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B113S1_OFFSET   ( 0x2405F4 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R8_P0_OFFSET       ( 0x04A300 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R5_OFFSET          ( 0x0415AC )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X29_OFFSET             ( 0x1000F4 )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B1_P2_OFFSET    ( 0x84C50C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B34S0_OFFSET    ( 0x24023C )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE15_OFFSET           ( 0x1C00FC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B53S2_OFFSET    ( 0x240328 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B17S1_OFFSET    ( 0x240174 )
#define DWC_DDRPHYA0_DBYTE0_MTESTMUXSEL_OFFSET            ( 0x040068 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R6_P3_OFFSET       ( 0xC49B00 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U0_P2_OFFSET      ( 0x844340 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R4_P3_OFFSET       ( 0xC45304 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R8_P1_OFFSET       ( 0x446308 )
#define DWC_DDRPHYA0_DBYTE1_PPTINFO_OFFSET                ( 0x0442B0 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS10_OFFSET ( 0x0804A8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B107S0_OFFSET   ( 0x2405A8 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X4_P3_OFFSET      ( 0xD00220 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R7_P1_OFFSET       ( 0x44DF04 )
#define DWC_DDRPHYA0_DBYTE0_RXFIFOINFO_OFFSET             ( 0x040160 )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B0_P3_OFFSET ( 0xC44124 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R3_P2_OFFSET       ( 0x844F04 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R3_P1_OFFSET       ( 0x448F08 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R2_P1_OFFSET       ( 0x448B08 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B106S1_OFFSET   ( 0x2405A0 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R5_P1_OFFSET       ( 0x449708 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U0_P3_OFFSET     ( 0xC44244 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R5_P3_OFFSET       ( 0xC49700 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U0_P1_OFFSET     ( 0x440240 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B41S1_OFFSET    ( 0x240294 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U0_P2_OFFSET      ( 0x84034C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B99S0_OFFSET    ( 0x240548 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U1_P2_OFFSET      ( 0x84C630 )
#define DWC_DDRPHYA0_DBYTE1_TSM0_I8_OFFSET                ( 0x0462C8 )
#define DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B1_P1_OFFSET    ( 0x440534 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B11S2_OFFSET    ( 0x240130 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R8_P1_OFFSET       ( 0x44E304 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R1_P3_OFFSET       ( 0xC40708 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U1_P3_OFFSET      ( 0xC40634 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR8_P3_OFFSET         ( 0xE40820 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U1_P2_OFFSET     ( 0x84864C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R1_P0_OFFSET       ( 0x04C708 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B48S1_OFFSET    ( 0x2402E8 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R2_P2_OFFSET       ( 0x840B00 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B76S2_OFFSET    ( 0x24043C )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U1_P3_OFFSET      ( 0xC48638 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U1_P2_OFFSET       ( 0x84C608 )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL14_OFFSET         ( 0x100378 )
#define DWC_DDRPHYA0_DBYTE3_TSM0_I7_OFFSET                ( 0x04DEC8 )
#define DWC_DDRPHYA0_MASTER0_PLLSTANDBYEFF_OFFSET         ( 0x080338 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R5_OFFSET          ( 0x0455A8 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X0_OFFSET              ( 0x100000 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B121S0_OFFSET   ( 0x240650 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B59S0_OFFSET    ( 0x240368 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B110S1_OFFSET   ( 0x2405D0 )
#define DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R7_OFFSET ( 0x04DD88 )
#define DWC_DDRPHYA0_MASTER0_MAPCAA6TODFI_OFFSET          ( 0x080418 )
#define DWC_DDRPHYA0_DBYTE2_PPTRXENEVNT_OFFSET            ( 0x0482B4 )
#define DWC_DDRPHYA0_DBYTE0_DBYTEALLDTSMCTRL1_OFFSET      ( 0x0402E8 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U1_P3_OFFSET     ( 0xC44648 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X2_P0_OFFSET      ( 0x100214 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U0_P1_OFFSET      ( 0x44C344 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R7_P3_OFFSET       ( 0xC41F0C )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X5_OFFSET              ( 0x100094 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U0_P3_OFFSET       ( 0xC44204 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X7_OFFSET              ( 0x10019C )
#define DWC_DDRPHYA0_DBYTE0_DBYTEMISCMODE_OFFSET          ( 0x040000 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X15_OFFSET             ( 0x10013C )
#define DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R4_OFFSET ( 0x045188 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U0_P3_OFFSET       ( 0xC4C200 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U1_P1_OFFSET     ( 0x440644 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R5_P2_OFFSET       ( 0x845700 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R0_P1_OFFSET       ( 0x440308 )
#define DWC_DDRPHYA0_MASTER0_PHYINTERRUPTENABLE_OFFSET    ( 0x08046C )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B1_P2_OFFSET    ( 0x84050C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B73S2_OFFSET    ( 0x240418 )
#define DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG1_P2_OFFSET  ( 0x84C2BC )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B0_P2_OFFSET    ( 0x84410C )
#define DWC_DDRPHYA0_DBYTE0_USEDQSENREPLICA_P2_OFFSET     ( 0x84000C )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U0_P2_OFFSET      ( 0x848348 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS4_OFFSET ( 0x080490 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U1_P1_OFFSET      ( 0x44463C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B8S2_OFFSET     ( 0x24010C )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X0_P1_OFFSET      ( 0x500204 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R3_P2_OFFSET       ( 0x848F00 )
#define DWC_DDRPHYA0_DBYTE1_TSM1_I1_OFFSET                ( 0x0446CC )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U0_P0_OFFSET      ( 0x040344 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R4_OFFSET          ( 0x04D1A8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R7_P2_OFFSET       ( 0x84DF0C )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR4_P1_OFFSET         ( 0x640810 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R4_P1_OFFSET       ( 0x44D308 )
#define DWC_DDRPHYA0_MASTER0_CUSTPHYREV_OFFSET            ( 0x0803B4 )
#define DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R5_OFFSET ( 0x041588 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B26S2_OFFSET    ( 0x2401E4 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B87S0_OFFSET    ( 0x2404B8 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R8_OFFSET          ( 0x04A1AC )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R4_P2_OFFSET       ( 0x849300 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B7S2_OFFSET     ( 0x240100 )
#define DWC_DDRPHYA0_ANIB1_ATESTPRBSERRCNT_OFFSET         ( 0x004158 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R8_P3_OFFSET       ( 0xC4630C )
#define DWC_DDRPHYA0_DBYTE3_TSM2_I7_OFFSET                ( 0x04DED0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B83S0_OFFSET    ( 0x240488 )
#define DWC_DDRPHYA0_MASTER0_MAPCAB3TODFI_OFFSET          ( 0x08044C )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B1_P3_OFFSET ( 0xC4C52C )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U0_P2_OFFSET     ( 0x844248 )
#define DWC_DDRPHYA0_DBYTE1_TSM2_I0_OFFSET                ( 0x0442D0 )
#define DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R5_OFFSET        ( 0x0414C8 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R6_P0_OFFSET       ( 0x045B0C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B95S1_OFFSET    ( 0x24051C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R0_P0_OFFSET       ( 0x04C30C )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U1_P2_OFFSET      ( 0x84074C )
#define DWC_DDRPHYA0_MASTER0_DFIFREQXLAT3_OFFSET          ( 0x0803CC )
#define DWC_DDRPHYA0_MASTER0_PLLOUTGATECONTROL_OFFSET     ( 0x080234 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U0_P3_OFFSET      ( 0xC40340 )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B13_OFFSET      ( 0x240090 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U0_P1_OFFSET       ( 0x444208 )
#define DWC_DDRPHYA0_DBYTE1_DQ4LNSEL_OFFSET               ( 0x044290 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U0_P0_OFFSET       ( 0x04020C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B63S0_OFFSET    ( 0x240398 )
#define DWC_DDRPHYA0_ANIB2_ATXDLY_P2_OFFSET               ( 0x808200 )
#define DWC_DDRPHYA0_DBYTE2_DQ1LNSEL_OFFSET               ( 0x048284 )
#define DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B0_P0_OFFSET    ( 0x048134 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X20_OFFSET             ( 0x100150 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U1_P3_OFFSET     ( 0xC4C64C )
#define DWC_DDRPHYA0_MASTER0_MAPCAA3TODFI_OFFSET          ( 0x08040C )
#define DWC_DDRPHYA0_DBYTE3_RXFIFOCONTENTSDQ7654_OFFSET   ( 0x04C16C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R7_P0_OFFSET       ( 0x04DF00 )
#define DWC_DDRPHYA0_DBYTE3_TSM1_I5_OFFSET                ( 0x04D6CC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B105S1_OFFSET   ( 0x240594 )
#define DWC_DDRPHYA0_MASTER0_DFICAMODE_OFFSET             ( 0x0801D4 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R1_P2_OFFSET       ( 0x84C708 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U1_P1_OFFSET       ( 0x444600 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U1_P1_OFFSET       ( 0x44C600 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R0_P1_OFFSET       ( 0x448308 )
#define DWC_DDRPHYA0_MASTER0_DLYTESTRINGSELDB_OFFSET      ( 0x080344 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B108S0_OFFSET   ( 0x2405B4 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R4_P1_OFFSET       ( 0x44D304 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U0_P2_OFFSET      ( 0x84834C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R0_P1_OFFSET       ( 0x440304 )
#define DWC_DDRPHYA0_DBYTE3_TSM2_I4_OFFSET                ( 0x04D2D0 )
#define DWC_DDRPHYA0_DBYTE0_DQ1LNSEL_OFFSET               ( 0x040284 )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL2_P3_OFFSET      ( 0xC44130 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B21S2_OFFSET    ( 0x2401A8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B101S2_OFFSET   ( 0x240568 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B86S2_OFFSET    ( 0x2404B4 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R5_P0_OFFSET       ( 0x049700 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B22S1_OFFSET    ( 0x2401B0 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R0_P2_OFFSET       ( 0x848304 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B67S1_OFFSET    ( 0x2403CC )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR1_P3_OFFSET         ( 0xE40804 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R7_P0_OFFSET       ( 0x045F08 )
#define DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R8_OFFSET        ( 0x0420C8 )
#define DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R6_OFFSET        ( 0x0458C8 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS5_OFFSET ( 0x080494 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R5_P3_OFFSET       ( 0xC4D708 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B78S1_OFFSET    ( 0x240450 )
#define DWC_DDRPHYA0_MASTER0_PLLTESTMODE_P1_OFFSET        ( 0x480328 )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL2_P2_OFFSET      ( 0x84C130 )
#define DWC_DDRPHYA0_ANIB4_ATXDLY_P0_OFFSET               ( 0x010200 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U0_P1_OFFSET       ( 0x444204 )
#define DWC_DDRPHYA0_DBYTE0_TSM3_OFFSET                   ( 0x0402D4 )
#define DWC_DDRPHYA0_DBYTE3_TSM2_I1_OFFSET                ( 0x04C6D0 )
#define DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B0_P1_OFFSET       ( 0x44017C )
#define DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R7_OFFSET        ( 0x045CC8 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U1_P0_OFFSET      ( 0x040748 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U0_P3_OFFSET     ( 0xC4C248 )
#define DWC_DDRPHYA0_MASTER0_CALCMPINVERT_OFFSET          ( 0x0802A0 )
#define DWC_DDRPHYA0_MASTER0_DBYTEDLLMODECNTRL_OFFSET     ( 0x0800E8 )
#define DWC_DDRPHYA0_DBYTE3_DQ4LNSEL_OFFSET               ( 0x04C290 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B96S1_OFFSET    ( 0x240528 )
#define DWC_DDRPHYA0_INITENG0_PRESEQUENCEREG0B0S0_OFFSET  ( 0x240000 )
#define DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R2_OFFSET        ( 0x04C8C8 )
#define DWC_DDRPHYA0_DBYTE0_TSM1_I0_OFFSET                ( 0x0402CC )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U0_P0_OFFSET      ( 0x040230 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U1_P3_OFFSET     ( 0xC40640 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X23_OFFSET             ( 0x1000DC )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R0_P0_OFFSET       ( 0x04430C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B8S1_OFFSET     ( 0x240108 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R8_OFFSET          ( 0x0461A8 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R4_P0_OFFSET       ( 0x045304 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X7_OFFSET              ( 0x10001C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B35S1_OFFSET    ( 0x24024C )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U0_P2_OFFSET      ( 0x844230 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R2_P1_OFFSET       ( 0x444B08 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R8_P1_OFFSET       ( 0x44A308 )
#define DWC_DDRPHYA0_DBYTE3_TSM2_I6_OFFSET                ( 0x04DAD0 )
#define DWC_DDRPHYA0_DBYTE3_ASYNCDBYTETXDATA_OFFSET       ( 0x04C0A0 )
#define DWC_DDRPHYA0_MASTER0_MASTERX4CONFIG_OFFSET        ( 0x080094 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R2_P2_OFFSET       ( 0x84CB04 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B43S0_OFFSET    ( 0x2402A8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B116S0_OFFSET   ( 0x240614 )
#define DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R5_OFFSET ( 0x045588 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R1_OFFSET          ( 0x0485A0 )
#define DWC_DDRPHYA0_MASTER0_PLLRESET_OFFSET              ( 0x080310 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U1_P0_OFFSET      ( 0x044744 )
#define DWC_DDRPHYA0_MASTER0_CLOCKINGCTRL_OFFSET          ( 0x080008 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R5_P3_OFFSET       ( 0xC4170C )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U0_P1_OFFSET     ( 0x448248 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R3_P0_OFFSET       ( 0x044F00 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R2_P3_OFFSET       ( 0xC44B00 )
#define DWC_DDRPHYA0_MASTER0_DB9LCDLCALPHDETOUT_OFFSET    ( 0x0800E4 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B118S0_OFFSET   ( 0x24062C )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I7_OFFSET          ( 0x1C1C90 )
#define DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B1_P2_OFFSET       ( 0x84457C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R1_P3_OFFSET       ( 0xC4C708 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R1_P0_OFFSET       ( 0x044704 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X7_OFFSET              ( 0x10011C )
#define DWC_DDRPHYA0_DRTUB0_UCTDATWRITEPROT_OFFSET        ( 0x3000D4 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R4_P3_OFFSET       ( 0xC49300 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X20_OFFSET             ( 0x100050 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R7_P3_OFFSET       ( 0xC49F0C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B54S0_OFFSET    ( 0x24032C )
#define DWC_DDRPHYA0_ANIB4_ATXSLEWRATE_OFFSET             ( 0x010154 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R8_P2_OFFSET       ( 0x84E300 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R3_OFFSET          ( 0x040DA4 )
#define DWC_DDRPHYA0_DBYTE0_TSM2_I7_OFFSET                ( 0x041ED0 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R3_P1_OFFSET       ( 0x444F0C )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U1_P1_OFFSET     ( 0x440640 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U0_P2_OFFSET     ( 0x84C248 )
#define DWC_DDRPHYA0_MASTER0_MSTLCDL0DBGRES_OFFSET        ( 0x080384 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B73S1_OFFSET    ( 0x240414 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R0_P1_OFFSET       ( 0x444300 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U1_P2_OFFSET      ( 0x844634 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X5_P0_OFFSET      ( 0x100228 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R3_P1_OFFSET       ( 0x440F00 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R2_P3_OFFSET       ( 0xC48B0C )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U0_P2_OFFSET     ( 0x840248 )
#define DWC_DDRPHYA0_ANIB1_AFORCEDRVCONT_OFFSET           ( 0x00409C )
#define DWC_DDRPHYA0_DBYTE2_RXTRAINPATTERNENABLE_OFFSET   ( 0x048040 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B19S1_OFFSET    ( 0x24018C )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X14_OFFSET             ( 0x1000B8 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R6_OFFSET          ( 0x0499A4 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R7_P3_OFFSET       ( 0xC45F0C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R6_P1_OFFSET       ( 0x449B04 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R5_OFFSET          ( 0x0455A4 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X8_OFFSET              ( 0x1000A0 )
#define DWC_DDRPHYA0_ANIB5_ATESTPRBSERRCNT_OFFSET         ( 0x014158 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U1_P2_OFFSET      ( 0x848740 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B48S0_OFFSET    ( 0x2402E4 )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY3_P1_OFFSET          ( 0x480038 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B45S0_OFFSET    ( 0x2402C0 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U0_P1_OFFSET      ( 0x44C348 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I5_OFFSET          ( 0x1C149C )
#define DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG1_P0_OFFSET  ( 0x0402BC )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R4_OFFSET          ( 0x0451A0 )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC0_R2_OFFSET            ( 0x048900 )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B1_P0_OFFSET ( 0x04052C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B4S1_OFFSET     ( 0x2400D8 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R0_P2_OFFSET       ( 0x84430C )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL2_P2_OFFSET      ( 0x844130 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U1_P2_OFFSET      ( 0x844748 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R6_P0_OFFSET       ( 0x049B0C )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B1_P0_OFFSET ( 0x044524 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R0_OFFSET          ( 0x0481A0 )
#define DWC_DDRPHYA0_ANIB3_ATXSLEWRATE_OFFSET             ( 0x00C154 )
#define DWC_DDRPHYA0_DBYTE2_RXFIFOINFO_OFFSET             ( 0x048160 )
#define DWC_DDRPHYA0_MASTER0_PLLTESTMODE_P3_OFFSET        ( 0xC80328 )
#define DWC_DDRPHYA0_DBYTE2_TSM1_I0_OFFSET                ( 0x0482CC )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R6_OFFSET          ( 0x04D9AC )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R6_P1_OFFSET       ( 0x445B00 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U1_P0_OFFSET     ( 0x04C640 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R1_OFFSET          ( 0x0485A8 )
#define DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R0_OFFSET ( 0x048188 )
#define DWC_DDRPHYA0_DBYTE1_DFIMRL_P0_OFFSET              ( 0x044080 )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL1_OFFSET               ( 0x1003C4 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U0_P1_OFFSET      ( 0x44023C )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY2_P3_OFFSET          ( 0xC80034 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B27S1_OFFSET    ( 0x2401EC )
#define DWC_DDRPHYA0_DBYTE1_ASYNCDBYTERXDATA_OFFSET       ( 0x0440A8 )
#define DWC_DDRPHYA0_DBYTE2_DXLCDLSTATUS_OFFSET           ( 0x048390 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R6_P1_OFFSET       ( 0x44DB04 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R0_P1_OFFSET       ( 0x44C300 )
#define DWC_DDRPHYA0_ANIB3_ATXIMPEDANCE_OFFSET            ( 0x00C10C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R8_P1_OFFSET       ( 0x44230C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R8_P3_OFFSET       ( 0xC4A304 )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL2_P0_OFFSET      ( 0x048130 )
#define DWC_DDRPHYA0_DBYTE3_TSM1_I3_OFFSET                ( 0x04CECC )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U0_P0_OFFSET      ( 0x048348 )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B1_P1_OFFSET ( 0x44C504 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R3_OFFSET          ( 0x04CDA8 )
#define DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R7_OFFSET ( 0x049D88 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R3_P3_OFFSET       ( 0xC48F00 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R6_P0_OFFSET       ( 0x041B00 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X1_P2_OFFSET      ( 0x900208 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B65S2_OFFSET    ( 0x2403B8 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X12_OFFSET             ( 0x1000B0 )
#define DWC_DDRPHYA0_DBYTE0_RXFIFOCONTENTSDBI_OFFSET      ( 0x040170 )
#define DWC_DDRPHYA0_DBYTE3_DBYTEALLDTSMCTRL1_OFFSET      ( 0x04C2E8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U1_P1_OFFSET      ( 0x44C748 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R6_OFFSET          ( 0x0499A8 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U1_P0_OFFSET      ( 0x048744 )
#define DWC_DDRPHYA0_APBONLY0_DCTWRITEONLY_OFFSET         ( 0x3400C0 )
#define DWC_DDRPHYA0_ANIB1_AFORCETRICONT_OFFSET           ( 0x0040A0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B91S1_OFFSET    ( 0x2404EC )
#define DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R8_OFFSET ( 0x042188 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U1_P2_OFFSET     ( 0x84C644 )
#define DWC_DDRPHYA0_MASTER0_VREFINGLOBAL_P0_OFFSET       ( 0x0802C8 )
#define DWC_DDRPHYA0_MASTER0_HWTMRL_P1_OFFSET             ( 0x480080 )
#define DWC_DDRPHYA0_MASTER0_CTLUPD0GOODCTR_OFFSET        ( 0x0802E0 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U1_P2_OFFSET     ( 0x844640 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R6_P0_OFFSET       ( 0x04DB08 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U1_P2_OFFSET      ( 0x84863C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R1_P1_OFFSET       ( 0x44870C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R6_P1_OFFSET       ( 0x441B08 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X28_OFFSET             ( 0x100070 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X4_P1_OFFSET      ( 0x500224 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R8_OFFSET          ( 0x04E1AC )
#define DWC_DDRPHYA0_MASTER0_PGCR_OFFSET                  ( 0x080014 )
#define DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B0_P0_OFFSET    ( 0x040134 )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL20_OFFSET              ( 0x1003B4 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X2_OFFSET              ( 0x100188 )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL18_OFFSET              ( 0x1003AC )
#define DWC_DDRPHYA0_MASTER0_DB0LCDLCALPHDETOUT_OFFSET    ( 0x0800C0 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U0_P1_OFFSET     ( 0x444240 )
#define DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R4_OFFSET        ( 0x0410C8 )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B1_P3_OFFSET    ( 0xC4450C )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC1_R1_OFFSET            ( 0x04C4C0 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U0_P2_OFFSET      ( 0x840238 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I4_OFFSET          ( 0x1C1090 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R8_P3_OFFSET       ( 0xC46308 )
#define DWC_DDRPHYA0_DRTUB0_UCCLKHCLKENABLES_OFFSET       ( 0x300200 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U0_P3_OFFSET     ( 0xC44240 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U0_P2_OFFSET     ( 0x840240 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U1_P3_OFFSET       ( 0xC4460C )
#define DWC_DDRPHYA0_MASTER0_MAPCAB4TODFI_OFFSET          ( 0x080450 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U0_P2_OFFSET     ( 0x84824C )
#define DWC_DDRPHYA0_DBYTE2_USEDQSENREPLICA_P1_OFFSET     ( 0x44800C )
#define DWC_DDRPHYA0_DBYTE3_DTSMUPTHLDXINGIND_OFFSET      ( 0x04C2DC )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U1_P1_OFFSET      ( 0x44C744 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R5_OFFSET          ( 0x0415A8 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U1_P1_OFFSET      ( 0x444740 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U0_P2_OFFSET      ( 0x844344 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R5_P3_OFFSET       ( 0xC49704 )
#define DWC_DDRPHYA0_DBYTE1_PPTCTLDYN_OFFSET              ( 0x0442AC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B121S2_OFFSET   ( 0x240658 )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTDFICLK_OFFSET      ( 0x080350 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R5_P2_OFFSET       ( 0x84970C )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I1_OFFSET          ( 0x1C049C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B34S2_OFFSET    ( 0x240244 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R6_P0_OFFSET       ( 0x045B08 )
#define DWC_DDRPHYA0_MASTER0_CALUCLKINFO_P2_OFFSET        ( 0x880020 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U1_P1_OFFSET       ( 0x44060C )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U1_P3_OFFSET      ( 0xC4063C )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X19_OFFSET             ( 0x1000CC )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B0_P0_OFFSET    ( 0x04010C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R5_P1_OFFSET       ( 0x449704 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U0_P3_OFFSET       ( 0xC48200 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R2_OFFSET          ( 0x0489A8 )
#define DWC_DDRPHYA0_ANIB5_ATXDLY_P3_OFFSET               ( 0xC14200 )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC0_R3_OFFSET            ( 0x044D00 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U0_P0_OFFSET      ( 0x044348 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U0_P3_OFFSET     ( 0xC44248 )
#define DWC_DDRPHYA0_DBYTE1_TSM0_I3_OFFSET                ( 0x044EC8 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U1_P3_OFFSET      ( 0xC4C630 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R5_OFFSET          ( 0x04D5A0 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U1_P3_OFFSET       ( 0xC4860C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B98S2_OFFSET    ( 0x240544 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U0_P2_OFFSET       ( 0x84420C )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U1_P0_OFFSET       ( 0x040608 )
#define DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B1_P0_OFFSET       ( 0x04857C )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U1_P1_OFFSET       ( 0x44C604 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BWAITCONDSEL_OFFSET     ( 0x24009C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B41S0_OFFSET    ( 0x240290 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X22_OFFSET             ( 0x100158 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R7_P1_OFFSET       ( 0x44DF08 )
#define DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R0_OFFSET        ( 0x0400C8 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R4_OFFSET          ( 0x04D1A4 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U1_P3_OFFSET      ( 0xC4463C )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U1_P0_OFFSET       ( 0x04460C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R4_P3_OFFSET       ( 0xC4D300 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R4_P2_OFFSET       ( 0x841304 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U1_P1_OFFSET     ( 0x44C640 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U1_P3_OFFSET      ( 0xC40630 )
#define DWC_DDRPHYA0_DBYTE3_USEDQSENREPLICA_P0_OFFSET     ( 0x04C00C )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X2_P2_OFFSET      ( 0x900210 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U0_P0_OFFSET      ( 0x04823C )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X30_OFFSET             ( 0x1000F8 )
#define DWC_DDRPHYA0_MASTER0_DB1LCDLCALPHDETOUT_OFFSET    ( 0x0800C4 )
#define DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP_P0_OFFSET      ( 0x080040 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U1_P2_OFFSET       ( 0x840600 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R6_P2_OFFSET       ( 0x841B00 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U1_P3_OFFSET      ( 0xC44744 )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL15_OFFSET         ( 0x10037C )
#define DWC_DDRPHYA0_MASTER0_DBYTERXENTRAIN_OFFSET        ( 0x0800EC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B107S1_OFFSET   ( 0x2405AC )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I3_OFFSET          ( 0x1C0C94 )
#define DWC_DDRPHYA0_DBYTE3_TSM0_I2_OFFSET                ( 0x04CAC8 )
#define DWC_DDRPHYA0_DBYTE3_DFIMRL_P3_OFFSET              ( 0xC4C080 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B69S2_OFFSET    ( 0x2403E8 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R0_P0_OFFSET       ( 0x048300 )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U0_P1_OFFSET       ( 0x44020C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B19S0_OFFSET    ( 0x240188 )
#define DWC_DDRPHYA0_DBYTE2_TSM2_I8_OFFSET                ( 0x04A2D0 )
#define DWC_DDRPHYA0_MASTER0_TESTBUMPCNTRL1_OFFSET        ( 0x08001C )
#define DWC_DDRPHYA0_DBYTE0_TSM0_I8_OFFSET                ( 0x0422C8 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X28_OFFSET             ( 0x1000F0 )
#define DWC_DDRPHYA0_INITENG0_POSTSEQUENCEREG0B1S0_OFFSET ( 0x240024 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X14_OFFSET             ( 0x1001B8 )
#define DWC_DDRPHYA0_DBYTE2_TSM0_I7_OFFSET                ( 0x049EC8 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R6_OFFSET          ( 0x0499AC )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R5_P0_OFFSET       ( 0x049704 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X2_OFFSET              ( 0x100108 )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B1_P3_OFFSET ( 0xC44524 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B51S2_OFFSET    ( 0x240310 )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE5_OFFSET            ( 0x1C00D4 )
#define DWC_DDRPHYA0_ACSM0_ACSMODTCTRL5_OFFSET            ( 0x100394 )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC0_R7_OFFSET            ( 0x045D00 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R4_OFFSET          ( 0x0411AC )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R1_P2_OFFSET       ( 0x840708 )
#define DWC_DDRPHYA0_DBYTE2_DBYTEALLDTSMCTRL2_OFFSET      ( 0x0482EC )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R5_P0_OFFSET       ( 0x045704 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R8_P0_OFFSET       ( 0x042308 )
#define DWC_DDRPHYA0_DBYTE1_TSM0_I2_OFFSET                ( 0x044AC8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R6_P1_OFFSET       ( 0x44DB08 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U1_P3_OFFSET      ( 0xC44630 )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL3_OFFSET          ( 0x10034C )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U0_P1_OFFSET      ( 0x44C340 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B2S0_OFFSET     ( 0x2400BC )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R5_OFFSET          ( 0x04D5A8 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X22_OFFSET             ( 0x100058 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R6_OFFSET          ( 0x0419A0 )
#define DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B0_P3_OFFSET    ( 0xC40134 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R3_P2_OFFSET       ( 0x848F04 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U0_P0_OFFSET      ( 0x04C23C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R1_P1_OFFSET       ( 0x44C70C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B118S2_OFFSET   ( 0x240634 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG0_OFFSET    ( 0x240030 )
#define DWC_DDRPHYA0_MASTER0_MAPCAB2TODFI_OFFSET          ( 0x080448 )
#define DWC_DDRPHYA0_DBYTE0_TSM0_I2_OFFSET                ( 0x040AC8 )
#define DWC_DDRPHYA0_DBYTE2_RXFIFOCONTENTSDQ3210_OFFSET   ( 0x048168 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U0_P1_OFFSET     ( 0x44824C )
#define DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R2_OFFSET        ( 0x0448C8 )
#define DWC_DDRPHYA0_DBYTE3_DFIMRL_P1_OFFSET              ( 0x44C080 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U0_P0_OFFSET      ( 0x040348 )
#define DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG0_P0_OFFSET  ( 0x0482B8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R7_P2_OFFSET       ( 0x84DF08 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X3_P1_OFFSET      ( 0x500218 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R3_OFFSET          ( 0x04CDA0 )
#define DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B1_P2_OFFSET       ( 0x84057C )
#define DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B0_P0_OFFSET       ( 0x04817C )
#define DWC_DDRPHYA0_MASTER0_PLLDACVALOUT_OFFSET          ( 0x08033C )
#define DWC_DDRPHYA0_MASTER0_HWTCACTL_OFFSET              ( 0x0801D8 )
#define DWC_DDRPHYA0_DBYTE3_RXFIFOVISIBILITY_OFFSET       ( 0x04C164 )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B0_P3_OFFSET    ( 0xC4810C )
#define DWC_DDRPHYA0_ANIB3_AFORCEDRVCONT_OFFSET           ( 0x00C09C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B105S2_OFFSET   ( 0x240598 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R0_P0_OFFSET       ( 0x04C308 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B15S2_OFFSET    ( 0x240160 )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE11_OFFSET           ( 0x1C00EC )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X0_P1_OFFSET      ( 0x500200 )
#define DWC_DDRPHYA0_DBYTE2_TXEQUALIZATIONMODE_P2_OFFSET  ( 0x848120 )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U1_P2_OFFSET      ( 0x840748 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B5S2_OFFSET     ( 0x2400E8 )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B1_P1_OFFSET ( 0x440504 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U0_P3_OFFSET      ( 0xC40238 )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U0_P1_OFFSET       ( 0x448204 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R0_P1_OFFSET       ( 0x448304 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U0_P0_OFFSET       ( 0x04C20C )
#define DWC_DDRPHYA0_DBYTE3_TSM2_I5_OFFSET                ( 0x04D6D0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B95S0_OFFSET    ( 0x240518 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R4_P0_OFFSET       ( 0x049300 )
#define DWC_DDRPHYA0_MASTER0_DLLLOCKPARAM_P3_OFFSET       ( 0xC801F4 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B116S1_OFFSET   ( 0x240618 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R5_P3_OFFSET       ( 0xC4D700 )
#define DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG1_P0_OFFSET  ( 0x04C2BC )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U1_P3_OFFSET     ( 0xC4464C )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B0_P1_OFFSET ( 0x444104 )
#define DWC_DDRPHYA0_DBYTE1_TSM1_I6_OFFSET                ( 0x045ACC )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B1_P0_OFFSET ( 0x044504 )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY2_P0_OFFSET          ( 0x080034 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R0_P2_OFFSET       ( 0x848308 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U1_P1_OFFSET      ( 0x44063C )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U0_P2_OFFSET       ( 0x840200 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X1_P0_OFFSET      ( 0x10020C )
#define DWC_DDRPHYA0_DBYTE3_RXFIFOCONTENTSDBI_OFFSET      ( 0x04C170 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R0_OFFSET          ( 0x0441A4 )
#define DWC_DDRPHYA0_DBYTE3_TXEQUALIZATIONMODE_P0_OFFSET  ( 0x04C120 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R5_P0_OFFSET       ( 0x04D700 )
#define DWC_DDRPHYA0_DBYTE1_TSMBYTE1_OFFSET               ( 0x044044 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R7_P0_OFFSET       ( 0x049F0C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R8_P2_OFFSET       ( 0x84A30C )
#define DWC_DDRPHYA0_DBYTE1_TSM2_I8_OFFSET                ( 0x0462D0 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X5_P1_OFFSET      ( 0x50022C )
#define DWC_DDRPHYA0_ACSM0_ACSMODTCTRL0_OFFSET            ( 0x100380 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B89S2_OFFSET    ( 0x2404D8 )
#define DWC_DDRPHYA0_MASTER0_MTESTMUXSEL_OFFSET           ( 0x080068 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U0_P3_OFFSET       ( 0xC4C204 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R7_P2_OFFSET       ( 0x845F0C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B48S2_OFFSET    ( 0x2402EC )
#define DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R4_OFFSET ( 0x04D188 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U0_P3_OFFSET       ( 0xC44208 )
#define DWC_DDRPHYA0_MASTER0_CALMISC_OFFSET               ( 0x080268 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X3_P3_OFFSET      ( 0xD0021C )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R8_OFFSET          ( 0x0421A0 )
#define DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B0_P0_OFFSET    ( 0x04C134 )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B1_P2_OFFSET    ( 0x84850C )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U0_P1_OFFSET     ( 0x44C240 )
#define DWC_DDRPHYA0_DBYTE1_TSM0_I5_OFFSET                ( 0x0456C8 )
#define DWC_DDRPHYA0_DBYTE1_DBYTEALLDTSMCTRL2_OFFSET      ( 0x0442EC )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X19_OFFSET             ( 0x10014C )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB7_OFFSET  ( 0x080370 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X8_OFFSET              ( 0x100020 )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U1_P3_OFFSET     ( 0xC44644 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R5_OFFSET          ( 0x0455AC )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R3_P0_OFFSET       ( 0x040F0C )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I1_OFFSET          ( 0x1C0498 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B35S0_OFFSET    ( 0x240248 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R6_P1_OFFSET       ( 0x449B08 )
#define DWC_DDRPHYA0_ANIB4_ATXDLY_P2_OFFSET               ( 0x810200 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U1_P3_OFFSET      ( 0xC48634 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X24_OFFSET             ( 0x1000E0 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U0_P2_OFFSET     ( 0x84C24C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B104S2_OFFSET   ( 0x24058C )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R0_OFFSET          ( 0x0441A0 )
#define DWC_DDRPHYA0_DBYTE3_DFIMRL_P0_OFFSET              ( 0x04C080 )
#define DWC_DDRPHYA0_DBYTE3_TESTMODECONFIG_OFFSET         ( 0x04C05C )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X14_OFFSET             ( 0x100138 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B43S1_OFFSET    ( 0x2402AC )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R1_P1_OFFSET       ( 0x44470C )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U1_P2_OFFSET      ( 0x844630 )
#define DWC_DDRPHYA0_DBYTE0_RXFIFOCONTENTSDQ3210_OFFSET   ( 0x040168 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X21_OFFSET             ( 0x1001D4 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X2_P0_OFFSET      ( 0x100210 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B26S1_OFFSET    ( 0x2401E0 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R2_P2_OFFSET       ( 0x84CB00 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R3_P1_OFFSET       ( 0x440F04 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R2_P3_OFFSET       ( 0xC44B04 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U1_P2_OFFSET      ( 0x84474C )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL2_P1_OFFSET      ( 0x444130 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X13_OFFSET             ( 0x1000B4 )
#define DWC_DDRPHYA0_DBYTE1_TSM1_I4_OFFSET                ( 0x0452CC )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC1_R1_OFFSET            ( 0x0444C0 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R5_P3_OFFSET       ( 0xC41708 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U0_P2_OFFSET     ( 0x840244 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B54S1_OFFSET    ( 0x240330 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B11S0_OFFSET    ( 0x240128 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B73S0_OFFSET    ( 0x240410 )
#define DWC_DDRPHYA0_DBYTE2_DBYTEALLDTSMCTRL1_OFFSET      ( 0x0482E8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B4S2_OFFSET     ( 0x2400DC )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I8_OFFSET          ( 0x1C209C )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U1_P2_OFFSET     ( 0x848640 )
#define DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R4_OFFSET ( 0x049188 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U0_P1_OFFSET      ( 0x44C234 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R0_P1_OFFSET       ( 0x444304 )
#define DWC_DDRPHYA0_DBYTE2_TESTMODECONFIG_OFFSET         ( 0x04805C )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X7_OFFSET              ( 0x10009C )
#define DWC_DDRPHYA0_DBYTE0_TSM1_I7_OFFSET                ( 0x041ECC )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B0_P1_OFFSET ( 0x44012C )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R1_P0_OFFSET       ( 0x044708 )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB8_OFFSET  ( 0x080374 )
#define DWC_DDRPHYA0_DBYTE0_DQ0LNSEL_OFFSET               ( 0x040280 )
#define DWC_DDRPHYA0_DBYTE2_TSM0_I1_OFFSET                ( 0x0486C8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R1_P0_OFFSET       ( 0x04C700 )
#define DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R5_OFFSET ( 0x04D588 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R5_P1_OFFSET       ( 0x445704 )
#define DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG0_P0_OFFSET  ( 0x0402B8 )
#define DWC_DDRPHYA0_ANIB5_ATXDLY_P2_OFFSET               ( 0x814200 )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U0_P1_OFFSET       ( 0x44C208 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B22S0_OFFSET    ( 0x2401AC )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R7_OFFSET          ( 0x049DA0 )
#define DWC_DDRPHYA0_ANIB1_MTESTMUXSEL_OFFSET             ( 0x004068 )
#define DWC_DDRPHYA0_ACSM0_LOWSPEEDCLOCKSTOPVAL_OFFSET    ( 0x1003A8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R8_P1_OFFSET       ( 0x44E308 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R4_P1_OFFSET       ( 0x44D300 )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B0_P1_OFFSET ( 0x44812C )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U1_P0_OFFSET      ( 0x04C74C )
#define DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B0_P3_OFFSET    ( 0xC44134 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U0_P0_OFFSET      ( 0x040234 )
#define DWC_DDRPHYA0_MASTER0_DFIFREQRATIO_P1_OFFSET       ( 0x4803E8 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R4_P3_OFFSET       ( 0xC49304 )
#define DWC_DDRPHYA0_DBYTE3_DQ3LNSEL_OFFSET               ( 0x04C28C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R5_P3_OFFSET       ( 0xC4D704 )
#define DWC_DDRPHYA0_DBYTE2_TSMBYTE5_OFFSET               ( 0x048060 )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I5_OFFSET          ( 0x1C1498 )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL1_P1_OFFSET           ( 0x48031C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B78S2_OFFSET    ( 0x240454 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B39S1_OFFSET    ( 0x24027C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R3_P0_OFFSET       ( 0x04CF0C )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R3_OFFSET          ( 0x044DA0 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR4_P2_OFFSET         ( 0xA40810 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B45S1_OFFSET    ( 0x2402C4 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U0_P3_OFFSET     ( 0xC48240 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B83S1_OFFSET    ( 0x24048C )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U0_P3_OFFSET     ( 0xC4C244 )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X1_P2_OFFSET      ( 0x90020C )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R7_P1_OFFSET       ( 0x441F0C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R6_P2_OFFSET       ( 0x84DB00 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R1_P3_OFFSET       ( 0xC44700 )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U0_P3_OFFSET      ( 0xC4C348 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R2_P0_OFFSET       ( 0x040B00 )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U1_P0_OFFSET      ( 0x044748 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R4_P2_OFFSET       ( 0x84D30C )
#define DWC_DDRPHYA0_DBYTE1_DTSMTRAINMODECTRL_OFFSET      ( 0x04407C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B94S2_OFFSET    ( 0x240514 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B112S1_OFFSET   ( 0x2405E8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B0S1_OFFSET     ( 0x2400A8 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R5_OFFSET          ( 0x04D5A4 )
#define DWC_DDRPHYA0_DBYTE2_ASYNCDBYTETXEN_OFFSET         ( 0x048098 )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR5_P0_OFFSET         ( 0x240814 )
#define DWC_DDRPHYA0_INITENG0_PRESEQUENCEREG0B0S1_OFFSET  ( 0x240004 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U1_P2_OFFSET      ( 0x840630 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B111S0_OFFSET   ( 0x2405D8 )
#define DWC_DDRPHYA0_DBYTE1_TSM3_OFFSET                   ( 0x0442D4 )
#define DWC_DDRPHYA0_MASTER0_DLLGAINCTL_P1_OFFSET         ( 0x4801F0 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U0_P3_OFFSET       ( 0xC4420C )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X6_P2_OFFSET      ( 0x900234 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R4_P0_OFFSET       ( 0x045300 )
#define DWC_DDRPHYA0_DBYTE0_TSM2_I8_OFFSET                ( 0x0422D0 )
#define DWC_DDRPHYA0_DBYTE0_TSM0_I0_OFFSET                ( 0x0402C8 )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U0_P1_OFFSET       ( 0x444200 )
#define DWC_DDRPHYA0_APBONLY0_NEVERGATECSRCLOCK_OFFSET    ( 0x3400D4 )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R7_OFFSET          ( 0x04DDA0 )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY3_P3_OFFSET          ( 0xC80038 )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC1_R4_OFFSET            ( 0x0410C0 )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL2_P0_OFFSET      ( 0x040130 )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R0_OFFSET          ( 0x0441AC )
#define DWC_DDRPHYA0_DBYTE3_TSM2_I3_OFFSET                ( 0x04CED0 )
#define DWC_DDRPHYA0_MASTER0_PLLPWRDN_OFFSET              ( 0x08030C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R3_P0_OFFSET       ( 0x048F04 )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U0_P0_OFFSET      ( 0x04834C )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B0_P1_OFFSET    ( 0x44C10C )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R6_P3_OFFSET       ( 0xC4DB0C )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R8_P1_OFFSET       ( 0x44A304 )
#define DWC_DDRPHYA0_MASTER0_WRLEVBITS_OFFSET             ( 0x080098 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U0_P1_OFFSET      ( 0x440238 )
#define DWC_DDRPHYA0_DBYTE2_TSM1_I8_OFFSET                ( 0x04A2CC )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R6_OFFSET          ( 0x04D9A8 )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B1_P2_OFFSET ( 0x840524 )
#define DWC_DDRPHYA0_DBYTE1_ASYNCDBYTETXDATA_OFFSET       ( 0x0440A0 )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC1_R0_OFFSET            ( 0x04C0C0 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R4_P2_OFFSET       ( 0x841308 )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B1_P0_OFFSET ( 0x048524 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B109S1_OFFSET   ( 0x2405C4 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R1_P3_OFFSET       ( 0xC48704 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R5_P3_OFFSET       ( 0xC4570C )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U1_P0_OFFSET      ( 0x048748 )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U0_P2_OFFSET      ( 0x84023C )
#define DWC_DDRPHYA0_ANIB0_ATXDLY_P1_OFFSET               ( 0x400200 )
#define DWC_DDRPHYA0_MASTER0_PHYUPD1GOODCTR_OFFSET        ( 0x0802DC )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B91S2_OFFSET    ( 0x2404F0 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B121S1_OFFSET   ( 0x240654 )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL19_OFFSET              ( 0x1003B0 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X29_OFFSET             ( 0x100074 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R0_P0_OFFSET       ( 0x048304 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R7_P0_OFFSET       ( 0x045F04 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R5_P1_OFFSET       ( 0x441708 )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U1_P3_OFFSET      ( 0xC4C634 )
#define DWC_DDRPHYA0_DBYTE0_DFIMRL_P0_OFFSET              ( 0x040080 )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL23_OFFSET              ( 0x100300 )
#define DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG0_P1_OFFSET  ( 0x4402B8 )
#define DWC_DDRPHYA0_MASTER0_TRISTATEMODECA_P0_OFFSET     ( 0x080064 )
#define DWC_DDRPHYA0_MASTER0_MTESTDTOCTRL_OFFSET          ( 0x0803FC )
#define DWC_DDRPHYA0_MASTER0_DFIRDDATACSDESTMAP_P2_OFFSET ( 0x8802C0 )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R8_P3_OFFSET       ( 0xC4A300 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B12S2_OFFSET    ( 0x24013C )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X5_P0_OFFSET      ( 0x10022C )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U1_P0_OFFSET       ( 0x04C600 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X16_OFFSET             ( 0x1001C0 )
#define DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R3_OFFSET ( 0x04CD88 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R8_P1_OFFSET       ( 0x442300 )
#define DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R5_OFFSET        ( 0x04D4C8 )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X1_OFFSET              ( 0x100184 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B15S0_OFFSET    ( 0x240158 )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R5_P2_OFFSET       ( 0x84570C )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC1_R4_OFFSET            ( 0x0450C0 )
#define DWC_DDRPHYA0_MASTER0_ARDPTRINITVAL_P0_OFFSET      ( 0x0800B8 )
#define DWC_DDRPHYA0_ACSM0_ACSMODTCTRL8_OFFSET            ( 0x1003A0 )
#define DWC_DDRPHYA0_DBYTE2_PPTCTLDYN_OFFSET              ( 0x0482AC )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U0_P0_OFFSET      ( 0x044230 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B68S1_OFFSET    ( 0x2403D8 )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTDFICLKIV_OFFSET    ( 0x08034C )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B0_OFFSET       ( 0x24005C )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X19_OFFSET             ( 0x10004C )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R4_OFFSET          ( 0x0451A4 )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B0_P1_OFFSET ( 0x440104 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R0_P3_OFFSET       ( 0xC4030C )
#define DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R3_OFFSET        ( 0x048CC8 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R0_P1_OFFSET       ( 0x44C304 )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R8_P0_OFFSET       ( 0x04E304 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B28S2_OFFSET    ( 0x2401FC )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I6_OFFSET          ( 0x1C189C )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY2_P1_OFFSET          ( 0x480034 )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U0_P0_OFFSET      ( 0x048234 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R1_OFFSET          ( 0x0485AC )
#define DWC_DDRPHYA0_DBYTE2_TSM0_I3_OFFSET                ( 0x048EC8 )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B1_P3_OFFSET    ( 0xC4050C )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B33S0_OFFSET    ( 0x240230 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B66S0_OFFSET    ( 0x2403BC )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U1_P3_OFFSET      ( 0xC40740 )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R0_OFFSET          ( 0x0401AC )
#define DWC_DDRPHYA0_ANIB3_ATESTPRBSERRCNT_OFFSET         ( 0x00C158 )
#define DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG0_P2_OFFSET  ( 0x84C2B8 )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B32S2_OFFSET    ( 0x24022C )
#define DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R1_OFFSET ( 0x040588 )
#define DWC_DDRPHYA0_MASTER0_CALRATE_OFFSET               ( 0x080220 )
#define DWC_DDRPHYA0_DBYTE2_RXFIFOVISIBILITY_OFFSET       ( 0x048164 )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R0_OFFSET          ( 0x0481A4 )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R7_P3_OFFSET       ( 0xC41F08 )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTWEN_OFFSET      ( 0x0804E4 )
#define DWC_DDRPHYA0_DBYTE2_TSM1_I1_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM1_I1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R7_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R7_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X31_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X31_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B0_P3_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R5_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMODTCTRL7_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMODTCTRL7_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B65S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B65S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R3_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R3_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY3_P0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_SEQ0BDLY3_P0_OFFSET) )
#define DWC_DDRPHYA0_DRTUB0_DCTSHADOWREGS_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DRTUB0_DCTSHADOWREGS_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSMBYTE5_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSMBYTE5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSMBYTE4_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSMBYTE4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DTSMBLANKINGCTRL_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DTSMBLANKINGCTRL_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B93S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B93S0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B12S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B12S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC0_R3_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_VREFDAC0_R3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B92S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B92S0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X6_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC0_R4_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_VREFDAC0_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSMBYTE4_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSMBYTE4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC0_R4_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_VREFDAC0_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X5_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R1_P2_OFFSET) )
#define DWC_DDRPHYA0_DRTUB0_CUSTPUBREV_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DRTUB0_CUSTPUBREV_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R8_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R8_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B5S0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B5S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U0_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R1_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B14S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B14S1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X29_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X29_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC0_R6_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_VREFDAC0_R6_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL4_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R8_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R8_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXEQUALIZATIONMODE_P2_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXEQUALIZATIONMODE_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B32S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B32S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R3_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R6_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R6_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R6_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R6_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X3_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X3_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC1_R2_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_VREFDAC1_R2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X15_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X15_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B1_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DQSPREAMBLECONTROL_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DQSPREAMBLECONTROL_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U1_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSMBYTE0_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSMBYTE0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B96S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B96S0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL22_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL22_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_APBONLY0_UCTDATWRITEONLYSHADOW_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_APBONLY0_UCTDATWRITEONLYSHADOW_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R6_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R6_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_ASYNCDBYTETXEN_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_ASYNCDBYTETXEN_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B16S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B16S0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B10S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B10S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U0_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B9S1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B9S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXFIFOCONTENTSDQ7654_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXFIFOCONTENTSDQ7654_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X7_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X7_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B109S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B109S2_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE8_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_GENPRBSBYTE8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXFIFOCHECKSTATUS_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXFIFOCHECKSTATUS_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U1_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U0_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B0_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R1_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R1_OFFSET) )
#define DWC_DDRPHYA0_APBONLY0_MICRORESET_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_APBONLY0_MICRORESET_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R8_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R8_P0_OFFSET) )
#define DWC_DDRPHYA0_ANIB3_AFORCETRICONT_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB3_AFORCETRICONT_OFFSET) )
#define DWC_DDRPHYA0_ANIB3_ATXDLY_P2_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB3_ATXDLY_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R8_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R8_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R2_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B1_P0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_APBONLY0_UCTWRITEONLYSHADOW_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_APBONLY0_UCTWRITEONLYSHADOW_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R6_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R6_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B85S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B85S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R6_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R6_P0_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R7_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R7_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B56S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B56S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U1_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B1_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_STARTVECTOR0B1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM0_I5_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM0_I5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM0_I6_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM0_I6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R7_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R7_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R0_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R5_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R5_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B70S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B70S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R7_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R7_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B1_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R3_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U0_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R2_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R2_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALOFFSETS_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALOFFSETS_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B21S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B21S0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MASUPDFAILCTR_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MASUPDFAILCTR_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR8_P0_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR8_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R3_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R3_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R8_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R3_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R3_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC0_R2_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_VREFDAC0_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U1_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R2_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R2_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTLPCSENA_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTLPCSENA_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X21_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X21_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_PRESEQUENCEREG0B1S2_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_PRESEQUENCEREG0B1S2_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I6_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B26S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B26S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R8_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R8_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X15_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X15_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I8_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL4_P1_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLCTRL4_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIGEARDOWNCTL_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIGEARDOWNCTL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R5_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R5_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R8_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DTSMLOTHLDXINGIND_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DTSMLOTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXCHKDATASELECTS_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXCHKDATASELECTS_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U1_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X0_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X7_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X7_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG0_P1_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG0_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B2S1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B2S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAB9TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAB9TODFI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_ASYNCDBYTETXEN_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_ASYNCDBYTETXEN_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSMBYTE2_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSMBYTE2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R4_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R4_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B57S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B57S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R5_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R5_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X19_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X19_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R6_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R6_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U1_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R1_OFFSET) )
#define DWC_DDRPHYA0_DRTUB0_CURPSTATE0B_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DRTUB0_CURPSTATE0B_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM0_I4_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM0_I4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R7_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R7_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLLOCKSTATUS_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLLOCKSTATUS_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B112S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B112S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC1_R2_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_VREFDAC1_R2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG7_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG7_OFFSET) )
#define DWC_DDRPHYA0_ANIB4_ATXDLY_P1_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB4_ATXDLY_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R5_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R5_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R0_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_ACSMGLBLSTART_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_ACSMGLBLSTART_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R0_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG0_P0_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXEQUALIZATIONMODE_P0_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXEQUALIZATIONMODE_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R4_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R4_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B1_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PROCODTTIMECTL_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PROCODTTIMECTL_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R1_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B117S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B117S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLTESTMODE_P0_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLTESTMODE_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B6S0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B6S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U1_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_LOWSPEEDCLOCKDIVIDER_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_LOWSPEEDCLOCKDIVIDER_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R2_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R2_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B6_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_STARTVECTOR0B6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B82S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B82S1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PHYINTERRUPTCLEAR_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PHYINTERRUPTCLEAR_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B12_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_STARTVECTOR0B12_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL15_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL15_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B59S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B59S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B0_P1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B0_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B1_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B47S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B47S1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PROCODTTIMECTL_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PROCODTTIMECTL_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R5_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R5_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B15S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B15S1_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PPGCLANE2CRCINMAP1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PPGCLANE2CRCINMAP1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC0_R0_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_VREFDAC0_R0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL12_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL12_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B101S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B101S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R7_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM3_ADR                      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B1_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R0_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X17_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X17_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS11_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS11_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B1_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG0_P0_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQ5LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQ5LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R7_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R7_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U0_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R3_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R3_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R5_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R5_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R5_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R5_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM1_I5_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM1_I5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R7_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B18S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B18S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U0_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B63S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B63S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R6_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R6_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B89S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B89S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R2_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R2_P1_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSGENCTL2_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSGENCTL2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R8_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R8_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X26_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X26_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R6_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R5_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R5_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC0_R2_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_VREFDAC0_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC0_R8_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_VREFDAC0_R8_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_UCMEMRESETCONTROL_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_UCMEMRESETCONTROL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B1_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSMBYTE2_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSMBYTE2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B0_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X27_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X27_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIHANDSHAKEDELAYS1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIHANDSHAKEDELAYS1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R7_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R7_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC0_R7_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_VREFDAC0_R7_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAB1TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAB1TODFI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R8_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R8_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U1_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXEQUALIZATIONMODE_P2_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXEQUALIZATIONMODE_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U1_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B21S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B21S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U1_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAA2TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAA2TODFI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B1_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X28_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X28_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAA5TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAA5TODFI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B1_P1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R0_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMODTCTRL2_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMODTCTRL2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B0_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R4_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R4_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB2_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R4_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R4_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG1_P3_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R6_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R6_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R1_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_ANLCDLCALPHDETOUT_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_ANLCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_PPTINFO_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_PPTINFO_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R8_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R8_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTCAMODE_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTCAMODE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U1_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DB2LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DB2LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R5_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R5_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DFIMRL_P2_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DFIMRL_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R7_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R8_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R8_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R8_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R8_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R3_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R3_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R6_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R6_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_ASYNCDBYTETXDATA_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_ASYNCDBYTETXDATA_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X0_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR5_P1_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR5_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X9_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X9_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X0_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R3_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R3_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B68S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B68S0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PHYUPD0GOODCTR_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PHYUPD0GOODCTR_OFFSET) )
#define DWC_DDRPHYA0_DRTUB0_UCTWRITEPROT_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DRTUB0_UCTWRITEPROT_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B37S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B37S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQ4LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQ4LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM2_I4_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM2_I4_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X2_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X2_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X11_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X11_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL2_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U0_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X4_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X4_P2_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I6_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B33S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B33S1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTCONTROLOVR0_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTCONTROLOVR0_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE2_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_GENPRBSBYTE2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R7_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R7_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALNINT_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALNINT_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B115S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B115S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R7_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B77S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B77S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B110S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B110S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U1_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B86S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B86S0_OFFSET) )
#define DWC_DDRPHYA0_ANIB3_ATXDLY_P0_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB3_ATXDLY_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_ANIB0_ATXIMPEDANCE_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB0_ATXIMPEDANCE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R4_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R4_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X7_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X7_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B105S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B105S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQ6LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQ6LNSEL_OFFSET) )
#define DWC_DDRPHYA0_ANIB2_ATXSLEWRATE_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB2_ATXSLEWRATE_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B31S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B31S0_OFFSET) )
#define DWC_DDRPHYA0_APBONLY0_DFIINITCOMPLETESHADOW_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_APBONLY0_DFIINITCOMPLETESHADOW_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R7_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R7_P1_OFFSET) )
#define DWC_DDRPHYA0_ANIB1_ATXDLY_P2_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB1_ATXDLY_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B40S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B40S2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X27_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X27_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R2_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R5_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R5_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B0_P1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TRAININGPARAM_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TRAININGPARAM_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL8_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B36S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B36S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B72S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B72S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R1_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B98S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B98S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R8_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R8_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR8_P2_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR8_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B18S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B18S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC0_R8_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_VREFDAC0_R8_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_VREFINGLOBAL_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_VREFINGLOBAL_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R0_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X5_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R8_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B29S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B29S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B81S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B81S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALUCLKINFO_P1_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALUCLKINFO_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R7_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R7_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL21_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL21_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R3_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R3_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BFIXEDADDRBITS_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BFIXEDADDRBITS_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B69S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B69S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B28S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B28S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R0_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTCONTROLOVR1_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTCONTROLOVR1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B95S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B95S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B0_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R5_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R5_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B1_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X14_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X14_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG1_P3_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG1_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X6_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X6_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X30_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X30_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R8_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R8_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U1_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIRDDATACSDESTMAP_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIRDDATACSDESTMAP_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U0_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R1_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B6S1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B6S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R7_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R7_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR6_P1_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR6_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R3_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R3_P0_OFFSET) )
#define DWC_DDRPHYA0_APBONLY0_DCTWRITEPROT_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_APBONLY0_DCTWRITEPROT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXFIFOCHECKSTATUS_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXFIFOCHECKSTATUS_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTRASN_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTRASN_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR3_P2_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR3_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R8_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R8_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXFIFOCONTENTSDBI_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXFIFOCONTENTSDBI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQ0LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQ0LNSEL_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIRDDATACSDESTMAP_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIRDDATACSDESTMAP_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B56S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B56S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B0_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG0_P3_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B1_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DB3LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DB3LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R3_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R3_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R3_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R3_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TESTMODECONFIG_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TESTMODECONFIG_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X13_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X13_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B1_P0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R6_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R6_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B1_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_ASYNCDBYTETXEN_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_ASYNCDBYTETXEN_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X30_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X30_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B1_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R6_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R6_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R3_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R3_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R2_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R2_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC1_R3_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_VREFDAC1_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC0_R1_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_VREFDAC0_R1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X11_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X11_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X22_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X22_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B1_P0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_USEDQSENREPLICA_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_USEDQSENREPLICA_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R5_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R5_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B14S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B14S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM0_I0_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM0_I0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL3_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R6_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R6_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X7_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X7_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U1_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R6_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R6_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B78S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B78S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R8_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R8_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R0_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B61S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B61S0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B40S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B40S0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B79S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B79S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R5_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R5_P1_OFFSET) )
#define DWC_DDRPHYA0_ANIB4_ATESTPRBSERRCNT_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB4_ATESTPRBSERRCNT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R5_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R5_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U1_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U0_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R4_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R4_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR7_P3_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR7_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R2_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R2_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_ASYNCDBYTEMODE_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_ASYNCDBYTEMODE_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B14_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_STARTVECTOR0B14_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R7_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R7_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R5_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R7_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R7_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG6_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG6_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R6_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R6_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R3_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R3_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_ACSMGLBLSGLSTPCTRL_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_ACSMGLBLSGLSTPCTRL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM0_I1_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM0_I1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B7_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_STARTVECTOR0B7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B0_P1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY0_P0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_SEQ0BDLY0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R4_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R4_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM2_I1_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM2_I1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U1_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U1_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B0_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXFIFOCHECKERRVALUES_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXFIFOCHECKERRVALUES_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B62S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B62S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B1_P3_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B1_P2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B2S2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B2S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_ASYNCDBYTEMODE_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_ASYNCDBYTEMODE_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B38S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B38S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM2_I3_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM2_I3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R6_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R6_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM1_I3_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM1_I3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R3_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R3_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM2_I2_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM2_I2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIFREQXLAT6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIFREQXLAT6_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X16_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X16_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R2_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R2_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R2_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL1_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X5_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X5_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R3_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R3_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_USEDQSENREPLICA_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_USEDQSENREPLICA_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R1_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X22_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X22_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R4_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R4_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B76S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B76S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_PPTCTLDYN_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_PPTCTLDYN_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R2_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R2_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB5_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB0_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B0_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U1_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM1_I2_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM1_I2_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I6_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DB4LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DB4LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DTSMBLANKINGCTRL_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DTSMBLANKINGCTRL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG0_P1_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXEQUALIZATIONMODE_P0_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXEQUALIZATIONMODE_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL2_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL2_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTPARITYIN_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTPARITYIN_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B57S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B57S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U1_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DQSPREAMBLECONTROL_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DQSPREAMBLECONTROL_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B1_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X6_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X6_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCKEVAL_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCKEVAL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAB0TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAB0TODFI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R4_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R4_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R6_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R6_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC1_R4_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_VREFDAC1_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R3_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R3_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_APBONLY0_UCTSHADOWREGS_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_APBONLY0_UCTSHADOWREGS_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL2_P2_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLCTRL2_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL1_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B0_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R5_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R5_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X26_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X26_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM1_I7_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM1_I7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B0_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DFIMRL_P1_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DFIMRL_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R1_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAA1TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAA1TODFI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R4_OFFSET) )
#define DWC_DDRPHYA0_ANIB1_ATXDLY_P3_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB1_ATXDLY_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R4_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R4_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R0_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CORELOOPBACKSEL_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CORELOOPBACKSEL_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X2_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X2_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL13_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL13_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B111S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B111S2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MSTLCDL1DBGRES_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MSTLCDL1DBGRES_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG1_P3_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC1_R8_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_VREFDAC1_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R6_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R6_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSMBYTE1_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSMBYTE1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLLCONTROL_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLLCONTROL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_PPTCTLSTATIC_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_PPTCTLSTATIC_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R3_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R3_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X3_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X3_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B80S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B80S2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAA4TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAA4TODFI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U1_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B11S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B11S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B98S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B98S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R8_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R8_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R1_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PHYUPD0FAILCTR_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PHYUPD0FAILCTR_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B47S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B47S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B11_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_STARTVECTOR0B11_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R6_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R6_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B118S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B118S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM0_I2_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM0_I2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL3_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLCTRL3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B37S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B37S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R7_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R7_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B59S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B59S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R2_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R2_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X8_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R6_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIWRDATACSDESTMAP_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIWRDATACSDESTMAP_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B92S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B92S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL2_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL2_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B0_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X2_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_ARDPTRINITVAL_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_ARDPTRINITVAL_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R7_OFFSET) )
#define DWC_DDRPHYA0_ANIB1_ATXDLY_P1_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB1_ATXDLY_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R3_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R3_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U0_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B89S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B89S1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIFREQRATIO_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIFREQRATIO_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R7_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R7_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B0_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R5_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R5_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B63S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B63S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQ6LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQ6LNSEL_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B100S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B100S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R7_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R7_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R6_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R6_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B0_P1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC0_R1_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_VREFDAC0_R1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSMBYTE0_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSMBYTE0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC1_R3_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_VREFDAC1_R3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B115S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B115S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B8_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_STARTVECTOR0B8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXEQUALIZATIONMODE_P1_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXEQUALIZATIONMODE_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG1_P0_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U0_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC1_R7_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_VREFDAC1_R7_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PHYINTERRUPTMASK_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PHYINTERRUPTMASK_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R3_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R3_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL14_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL14_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PHYINTERRUPTFWCONTROL_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PHYINTERRUPTFWCONTROL_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_PRESEQUENCEREG0B0S2_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_PRESEQUENCEREG0B0S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM2_I6_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM2_I6_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B25S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B25S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQ5LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQ5LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U0_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DBYTEALLDTSMCTRL0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DBYTEALLDTSMCTRL0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B40S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B40S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B1_P1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B114S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B114S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R8_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R8_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X4_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X4_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R5_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R5_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R4_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R4_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B5S1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B5S1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X23_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X23_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R7_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R7_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B109S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B109S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMODTCTRL1_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMODTCTRL1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLLGAINCTL_P3_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLLGAINCTL_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_PPTRXENEVNT_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_PPTRXENEVNT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R5_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R5_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY0_P2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_SEQ0BDLY0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM2_I5_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM2_I5_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PHYALERTSTATUS_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PHYALERTSTATUS_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B29S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B29S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R0_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X8_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X8_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSGENCTL_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSGENCTL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXFIFOCONTENTSDQ3210_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXFIFOCONTENTSDQ3210_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B30S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B30S2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DFIMRL_P2_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DFIMRL_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R6_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R6_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC1_R0_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_VREFDAC1_R0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC1_R1_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_VREFDAC1_R1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R5_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R5_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R3_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R3_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R8_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R8_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R8_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R8_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B81S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B81S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR7_P0_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR7_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B82S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B82S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR2_P2_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR2_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B85S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B85S0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB3_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSMBYTE1_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSMBYTE1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R8_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R8_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R5_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R5_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_VREFINGLOBAL_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_VREFINGLOBAL_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MASUPDGOODCTR_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MASUPDGOODCTR_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DRTUB0_UCTDATWRITEONLY_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DRTUB0_UCTDATWRITEONLY_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DFIMRL_P3_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DFIMRL_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B1_P3_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DTSMUPTHLDXINGIND_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DTSMUPTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B51S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B51S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R6_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R6_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X10_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X10_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B1S1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B1S1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL1_P2_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLCTRL1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B66S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B66S1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIPHYUPD_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIPHYUPD_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R4_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R4_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC1_R2_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_VREFDAC1_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R8_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R8_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG0_P3_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXFIFOCHECKERRVALUES_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXFIFOCHECKERRVALUES_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQ5LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQ5LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R7_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R7_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM0_I0_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM0_I0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DTSMTRAINMODECTRL_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DTSMTRAINMODECTRL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B0_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B101S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B101S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R7_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R7_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM1_I1_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM1_I1_OFFSET) )
#define DWC_DDRPHYA0_DRTUB0_PUBREV_ADR                    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DRTUB0_PUBREV_OFFSET) )
#define DWC_DDRPHYA0_ANIB2_ATXDLY_P0_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB2_ATXDLY_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALCMPR5_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALCMPR5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R3_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R3_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B1_P1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U1_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_ATESTMODE_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_ATESTMODE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R4_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R5_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R5_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X23_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X23_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM0_I5_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM0_I5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R3_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R3_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B55S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B55S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R2_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R2_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X0_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X3_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B38S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B38S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R2_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R2_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC1_R0_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_VREFDAC1_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DBYTEMISCMODE_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DBYTEMISCMODE_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTLPCSENBYPASS_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTLPCSENBYPASS_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R5_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R5_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM2_I3_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM2_I3_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE0_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_GENPRBSBYTE0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X6_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X6_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG0_P3_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG0_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B13S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B13S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B96S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B96S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U1_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R6_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R6_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R2_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R2_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_PPTCTLSTATIC_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_PPTCTLSTATIC_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL1_P0_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLCTRL1_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B5_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_STARTVECTOR0B5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R4_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIWRDATACSDESTMAP_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIWRDATACSDESTMAP_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B36S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B36S2_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSGENSTATEHI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSGENSTATEHI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B1_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R7_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R7_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U1_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS9_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS9_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U1_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSMBYTE3_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSMBYTE3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_SARINITVALS_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_SARINITVALS_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R4_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R4_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAB7TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAB7TODFI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R2_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R2_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLLGAINCTL_P0_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLLGAINCTL_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R8_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R8_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U1_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B39S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B39S2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X1_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTLPCSMULTICAST_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTLPCSMULTICAST_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC1_R8_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_VREFDAC1_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R7_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R7_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY3_P2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_SEQ0BDLY3_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U0_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U1_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_PHYINLP3_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_PHYINLP3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B0_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U0_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC1_R1_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_VREFDAC1_R1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSMBYTE0_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSMBYTE0_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PPGCCTRL1_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PPGCCTRL1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R5_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R5_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R1_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B103S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B103S0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B61S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B61S1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X27_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X27_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B58S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B58S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B46S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B46S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B0_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_ANIB0_ATXDLY_P3_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB0_ATXDLY_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R2_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R2_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B71S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B71S0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIFREQXLAT5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIFREQXLAT5_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTCASN_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTCASN_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B67S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B67S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U1_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B44S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B44S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQ0LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQ0LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U0_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R8_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R8_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG5_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B1_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM1_I6_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM1_I6_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X16_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X16_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL2_P1_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLCTRL2_P1_OFFSET) )
#define DWC_DDRPHYA0_ANIB0_ATESTPRBSERR_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB0_ATESTPRBSERR_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM0_I3_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM0_I3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC1_R3_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_VREFDAC1_R3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X2_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X2_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B84S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B84S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC0_R8_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_VREFDAC0_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B1_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_PPTCTLDYN_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_PPTCTLDYN_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X10_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X10_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B0_P3_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U1_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B0_P2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB6_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R6_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R6_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B64S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B64S1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X6_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X6_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_ASYNCDBYTEMODE_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_ASYNCDBYTEMODE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U0_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B16S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B16S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B1_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B7S0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B7S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B1_P0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_TXCALPOVR_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_TXCALPOVR_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DB5LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DB5LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B0_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_ANIB3_ATXDLY_P3_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB3_ATXDLY_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B1_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X7_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X7_P0_OFFSET) )
#define DWC_DDRPHYA0_ANIB2_MTESTMUXSEL_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB2_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R1_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL6_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL6_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B28S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B28S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM0_I1_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM0_I1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG1_P1_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B0_P1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R8_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R8_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R2_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R2_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R8_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R8_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B93S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B93S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R3_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R3_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B77S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B77S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R4_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R4_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R6_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R6_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B56S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B56S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U0_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B76S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B76S0_OFFSET) )
#define DWC_DDRPHYA0_ANIB5_ATXDLY_P0_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB5_ATXDLY_P0_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE10_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_GENPRBSBYTE10_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR6_P3_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR6_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG1_P2_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R5_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R5_P1_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B60S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B60S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXEQUALIZATIONMODE_P1_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXEQUALIZATIONMODE_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R6_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R6_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R3_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B0_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXEQUALIZATIONMODE_P3_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXEQUALIZATIONMODE_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X25_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X25_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL8_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U0_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DBYTEALLDTSMCTRL0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DBYTEALLDTSMCTRL0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B0_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B1_P3_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC0_R5_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_VREFDAC0_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R3_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXEQUALIZATIONMODE_P2_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXEQUALIZATIONMODE_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC1_R5_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_VREFDAC1_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DXLCDLSTATUS_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DXLCDLSTATUS_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC1_R6_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_VREFDAC1_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R4_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R2_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R6_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R6_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B1_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR2_P0_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG1_P2_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR7_P2_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR7_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R8_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PHYUPD1FAILCTR_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PHYUPD1FAILCTR_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQ7LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQ7LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_MTESTMUXSEL_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B50S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B50S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R2_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR7_P1_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR7_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXFIFOCONTENTSDBI_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXFIFOCONTENTSDBI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQ2LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQ2LNSEL_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B1S0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B1S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R7_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R7_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL10_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL10_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B1_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC0_R6_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_VREFDAC0_R6_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X3_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X3_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DTSMLOTHLDXINGIND_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DTSMLOTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B0_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIFREQRATIO_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIFREQRATIO_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B1_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R2_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R2_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIFREQXLAT0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIFREQXLAT0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B51S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B51S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R8_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R8_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DXLCDLSTATUS_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DXLCDLSTATUS_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R2_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM0_I7_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM0_I7_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS14_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS14_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DTSMLOTHLDXINGIND_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DTSMLOTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA0_ANIB1_ATXDLY_P0_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB1_ATXDLY_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B0_P3_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM1_I4_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM1_I4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R7_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R7_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R4_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R4_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B72S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B72S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B1_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R1_P1_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSGENSTATELO_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSGENSTATELO_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B30S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B30S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R8_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R8_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R0_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXFIFOCHECKSTATUS_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXFIFOCHECKSTATUS_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B113S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B113S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC1_R3_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_VREFDAC1_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R4_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R4_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U0_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_MTESTMUXSEL_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLLTRAINPARAM_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLLTRAINPARAM_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM2_I8_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM2_I8_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X5_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X5_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSMBYTE4_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSMBYTE4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DTSMTRAINMODECTRL_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DTSMTRAINMODECTRL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R5_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R5_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R5_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R5_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U1_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM0_I3_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM0_I3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B111S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B111S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R1_OFFSET) )
#define DWC_DDRPHYA0_ANIB2_ATXDLY_P1_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB2_ATXDLY_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B29S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B29S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL2_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X4_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSMBYTE2_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSMBYTE2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B1_P0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B0_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTBANK0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTBANK0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B80S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B80S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R1_P0_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B100S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B100S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R5_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R5_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X17_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X17_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR1_P0_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC0_R3_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_VREFDAC0_R3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B92S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B92S1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X9_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X9_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R7_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R7_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B1_P0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL16_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL16_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R8_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R8_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXFIFOCHECKSTATUS_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXFIFOCHECKSTATUS_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_PPTCTLSTATIC_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_PPTCTLSTATIC_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC0_R6_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_VREFDAC0_R6_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X1_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TRAININGPARAM_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TRAININGPARAM_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B20S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B20S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U0_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL13_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL13_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_LCDLDBGCNTL_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_LCDLDBGCNTL_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B90S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B90S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R2_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R2_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B1_P2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B88S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B88S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R8_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R8_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R6_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R6_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B10S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B10S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B53S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B53S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_USEDQSENREPLICA_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_USEDQSENREPLICA_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL2_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL2_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQ7LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQ7LNSEL_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B49S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B49S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R4_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R4_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B85S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B85S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC1_R7_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_VREFDAC1_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B25S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B25S1_OFFSET) )
#define DWC_DDRPHYA0_ANIB2_ATXDLY_P3_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB2_ATXDLY_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R7_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R7_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQ6LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQ6LNSEL_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B119S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B119S1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLENDOFCAL_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLENDOFCAL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R4_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R4_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B1_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B117S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B117S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R3_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R3_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R5_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R5_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R7_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R7_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B0_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSMBYTE3_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSMBYTE3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X16_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X16_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X5_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X5_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAA0TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAA0TODFI_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B65S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B65S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R3_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R3_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM0_I6_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM0_I6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R5_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R5_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE6_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_GENPRBSBYTE6_OFFSET) )
#define DWC_DDRPHYA0_ANIB0_ATXDLY_P0_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB0_ATXDLY_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U0_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X6_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X6_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X11_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X11_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B0_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B74S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B74S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U1_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B104S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B104S0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X29_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X29_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B81S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B81S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U0_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC1_R7_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_VREFDAC1_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B87S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B87S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC0_R1_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_VREFDAC0_R1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B3S1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B3S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B0_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X25_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X25_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X26_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X26_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR5_P3_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR5_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSMBYTE3_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSMBYTE3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC0_R2_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_VREFDAC0_R2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X20_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X20_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R6_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R6_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R4_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R4_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B0_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_ANIB2_ATESTPRBSERRCNT_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB2_ATESTPRBSERRCNT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R5_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R5_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R6_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R6_P0_OFFSET) )
#define DWC_DDRPHYA0_ANIB0_ATXSLEWRATE_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB0_ATXSLEWRATE_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG4_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U1_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R2_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U0_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DBYTEMISCMODE_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DBYTEMISCMODE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DTSMLOTHLDXINGIND_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DTSMLOTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM0_I1_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM0_I1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U0_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTBANK1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTBANK1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_TXRDPTRINIT_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_TXRDPTRINIT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B61S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B61S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXEQUALIZATIONMODE_P3_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXEQUALIZATIONMODE_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R8_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R8_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_LCDLCALPHASE_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_LCDLCALPHASE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R7_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R7_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B71S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B71S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM0_I4_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM0_I4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM2_I6_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM2_I6_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B44S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B44S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B0_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U1_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R4_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R4_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R8_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R8_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B49S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B49S0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X4_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X4_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXFIFOVISIBILITY_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXFIFOVISIBILITY_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B0_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B39S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B39S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R3_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R3_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U1_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B1_P1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALZAP_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALZAP_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B116S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B116S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R5_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R5_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC0_R4_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_VREFDAC0_R4_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B64S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B64S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R2_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSMBYTE0_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSMBYTE0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PMIENABLE_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PMIENABLE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DRTUB0_UCTWRITEONLY_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DRTUB0_UCTWRITEONLY_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U1_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_PPTINFO_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_PPTINFO_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PDAMRSWRITEMODE_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PDAMRSWRITEMODE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R6_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R6_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X2_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B1S2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B1S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R3_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R3_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R4_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R4_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQ7LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQ7LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALDRVSTR0_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALDRVSTR0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG1_P1_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R2_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R2_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DMIPINPRESENT_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DMIPINPRESENT_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R4_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R4_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_FORCECLKDISABLE_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_FORCECLKDISABLE_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B75S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B75S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B77S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B77S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC0_R5_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_VREFDAC0_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B0_P2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B9S2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B9S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U0_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B55S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B55S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B27S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B27S2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_TRISTATEMODECA_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_TRISTATEMODECA_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B60S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B60S1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLLLOCKPARAM_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLLLOCKPARAM_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U0_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_ANIB4_AFORCEDRVCONT_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB4_AFORCEDRVCONT_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL7_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL7_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B9S0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B9S0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL4_P2_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLCTRL4_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR1_P1_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL5_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL5_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQ1LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQ1LNSEL_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X24_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X24_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PUBMODE_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PUBMODE_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B57S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B57S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U0_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U0_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MSTLCDLDBGCNTL_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MSTLCDLDBGCNTL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R1_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTBG1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTBG1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B97S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B97S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U1_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DTSMBLANKINGCTRL_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DTSMBLANKINGCTRL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DBYTEMISCMODE_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DBYTEMISCMODE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B0_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXFIFOCONTENTSDQ3210_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXFIFOCONTENTSDQ3210_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U1_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE9_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_GENPRBSBYTE9_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B0_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B1_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC1_R5_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_VREFDAC1_R5_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B84S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B84S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R3_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R3_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B93S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B93S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R7_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R7_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B23S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B23S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R7_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R7_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_RXFIFOCHECKS_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_RXFIFOCHECKS_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC1_R7_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_VREFDAC1_R7_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B47S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B47S0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_TXCALBINN_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_TXCALBINN_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B66S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B66S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQ4LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQ4LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM0_I7_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM0_I7_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_STARTVECTOR0B2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R6_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R6_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R6_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R6_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X6_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B0_P0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R0_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_PRESEQUENCEREG0B1S1_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_PRESEQUENCEREG0B1S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_ASYNCDBYTEMODE_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_ASYNCDBYTEMODE_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B74S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B74S1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR1_P2_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B14S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B14S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R7_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R7_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B12S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B12S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM2_I0_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM2_I0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R5_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R5_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R2_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R2_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM1_I1_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM1_I1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R2_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R4_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R4_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAB8TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAB8TODFI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R2_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R2_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC1_R6_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_VREFDAC1_R6_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B30S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B30S0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_TXCALBINP_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_TXCALBINP_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R4_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R4_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM1_I6_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM1_I6_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTMRL_P3_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTMRL_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R2_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R2_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL0_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R6_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R6_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQ7LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQ7LNSEL_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PROCODTTIMECTL_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PROCODTTIMECTL_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R2_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R2_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL7_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B52S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B52S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R2_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R2_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B1_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B17S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B17S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U1_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B1_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R3_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R3_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R7_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R7_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R4_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R4_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM2_I0_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM2_I0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R0_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM1_I0_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM1_I0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R0_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B42S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B42S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R1_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R5_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R5_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALUCLKINFO_P0_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALUCLKINFO_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B60S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B60S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R5_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R5_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC0_R7_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_VREFDAC0_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_USEDQSENREPLICA_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_USEDQSENREPLICA_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQ6LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQ6LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R3_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R3_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R4_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R4_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR8_P1_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR8_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQ3LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQ3LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B86S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B86S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X3_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X3_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL12_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL12_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLYTESTSEQ_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLYTESTSEQ_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R7_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R7_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X31_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X31_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B0_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC1_R5_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_VREFDAC1_R5_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B0S2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B0S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC0_R0_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_VREFDAC0_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R6_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R6_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB1_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R8_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R8_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B0_P2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B120S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B120S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM0_I0_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM0_I0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B108S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B108S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U1_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B1_P3_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B50S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B50S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R8_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DXLCDLSTATUS_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DXLCDLSTATUS_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC0_R8_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_VREFDAC0_R8_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS13_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS13_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B18S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B18S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXFIFOVISIBILITY_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXFIFOVISIBILITY_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B0_P2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B72S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B72S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B0_P3_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM2_I4_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM2_I4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DBYTEALLDTSMCTRL0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DBYTEALLDTSMCTRL0_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE3_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_GENPRBSBYTE3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R8_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R8_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B1_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIFREQXLAT2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIFREQXLAT2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X5_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X5_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R3_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R3_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U1_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X7_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X7_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIHANDSHAKEDELAYS0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIHANDSHAKEDELAYS0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG3_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC0_R1_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_VREFDAC0_R1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP2_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP2_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X25_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X25_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B1_P1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_ANIB5_AFORCETRICONT_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB5_AFORCETRICONT_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X4_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X4_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X10_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X10_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG0_P2_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSCHKSTATELO_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSCHKSTATELO_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B104S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B104S1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X31_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X31_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG1_P0_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PHYTID_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PHYTID_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXEQUALIZATIONMODE_P0_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXEQUALIZATIONMODE_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC1_R2_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_VREFDAC1_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R8_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPSTATEOVRVAL_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPSTATEOVRVAL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC0_R0_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_VREFDAC0_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R6_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R6_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R8_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X28_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X28_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R3_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R3_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B106S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B106S2_OFFSET) )
#define DWC_DDRPHYA0_DRTUB0_WAKEUPMASK_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DRTUB0_WAKEUPMASK_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_ARDPTRINITVAL_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_ARDPTRINITVAL_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R3_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R3_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X2_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X2_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PHYPERFCTRENABLE_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PHYPERFCTRENABLE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM1_I4_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM1_I4_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_VREFINGLOBAL_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_VREFINGLOBAL_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DMIPINPRESENT_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DMIPINPRESENT_P2_OFFSET) )
#define DWC_DDRPHYA0_APBONLY0_SEQUENCEROVERRIDE_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_APBONLY0_SEQUENCEROVERRIDE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXEQUALIZATIONMODE_P3_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXEQUALIZATIONMODE_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC0_R3_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_VREFDAC0_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R6_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R6_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM2_I1_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM2_I1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R5_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL1_P3_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLCTRL1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R5_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R5_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXFIFOCHECKERRVALUES_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXFIFOCHECKERRVALUES_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B100S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B100S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U1_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB9_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB9_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X18_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X18_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B20S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B20S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B1_P1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B1_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R8_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R8_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R3_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R3_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R7_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R7_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DFIMRL_P1_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DFIMRL_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R2_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R4_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R4_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXFIFOCONTENTSDQ7654_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXFIFOCONTENTSDQ7654_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R2_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U0_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B114S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B114S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B103S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B103S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B119S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B119S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC1_R8_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_VREFDAC1_R8_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B88S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B88S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U0_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B68S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B68S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B50S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B50S0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS12_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS12_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R2_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R2_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B53S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B53S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R1_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PHYINTERRUPTSTATUS_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PHYINTERRUPTSTATUS_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_USEDQSENREPLICA_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_USEDQSENREPLICA_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R2_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R2_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM2_I5_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM2_I5_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL11_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL11_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM1_I8_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM1_I8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM0_I6_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM0_I6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC0_R5_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_VREFDAC0_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U0_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B1_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B117S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B117S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG1_P3_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG1_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B99S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B99S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIMODE_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIMODE_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X12_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X12_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_PPTRXENEVNT_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_PPTRXENEVNT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXFIFOINFO_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXFIFOINFO_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MTESTPGMINFO_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MTESTPGMINFO_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B90S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B90S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL2_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL2_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R0_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R8_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R8_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B75S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B75S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R7_OFFSET) )
#define DWC_DDRPHYA0_APBONLY0_MICROCONTMUXSEL_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_APBONLY0_MICROCONTMUXSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R6_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R6_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B0_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DBYTEALLDTSMCTRL1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DBYTEALLDTSMCTRL1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R5_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R5_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B20S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B20S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R3_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R3_P0_OFFSET) )
#define DWC_DDRPHYA0_DRTUB0_DCTWRITEONLYSHADOW_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DRTUB0_DCTWRITEONLYSHADOW_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B25S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B25S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R2_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R2_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG0_P2_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG0_P2_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PPGCLANE2CRCINMAP0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PPGCLANE2CRCINMAP0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAA9TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAA9TODFI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DBYTEALLDTSMCTRL0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DBYTEALLDTSMCTRL0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS6_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B1_P2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B24S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B24S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR2_P1_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR2_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_LP3EXITSEQ0BSTARTVECTOR_ADR  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_LP3EXITSEQ0BSTARTVECTOR_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B69S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B69S1_OFFSET) )
#define DWC_DDRPHYA0_ANIB2_ATXIMPEDANCE_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB2_ATXIMPEDANCE_OFFSET) )
#define DWC_DDRPHYA0_ANIB5_ATXDLY_P1_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB5_ATXDLY_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC0_R5_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_VREFDAC0_R5_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE12_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_GENPRBSBYTE12_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U0_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B74S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B74S0_OFFSET) )
#define DWC_DDRPHYA0_ANIB1_ATESTPRBSERR_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB1_ATESTPRBSERR_OFFSET) )
#define DWC_DDRPHYA0_ANIB0_MTESTMUXSEL_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB0_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIFREQXLAT1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIFREQXLAT1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B0_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL2_P0_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLCTRL2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQ2LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQ2LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R7_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R7_P0_OFFSET) )
#define DWC_DDRPHYA0_ANIB0_AFORCETRICONT_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB0_AFORCETRICONT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DTSMUPTHLDXINGIND_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DTSMUPTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R7_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R7_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM2_I2_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM2_I2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X18_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X18_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X31_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X31_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B1_P1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X25_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X25_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R4_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R4_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG0_P1_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG0_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B15_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_STARTVECTOR0B15_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X13_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X13_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSCHKSTATEHI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSCHKSTATEHI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG1_P1_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG1_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R5_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B83S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B83S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R0_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B71S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B71S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R8_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R8_P2_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I4_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE4_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_GENPRBSBYTE4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R4_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R4_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B49S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B49S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X21_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X21_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMODTCTRL4_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMODTCTRL4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R6_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R6_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R4_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R4_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM2_I7_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM2_I7_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL4_P0_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLCTRL4_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TESTMODECONFIG_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TESTMODECONFIG_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R2_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R2_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X0_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC0_R4_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_VREFDAC0_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQ3LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQ3LNSEL_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B32S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B32S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B13S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B13S0_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE13_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_GENPRBSBYTE13_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R6_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R3_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R3_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R4_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R4_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B0_P0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXCHKDATASELECTS_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXCHKDATASELECTS_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSMBYTE1_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSMBYTE1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R4_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X15_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X15_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R6_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R6_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_POSTSEQUENCEREG0B0S0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_POSTSEQUENCEREG0B0S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R3_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R3_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X1_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM3_ADR                      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B4S0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B4S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R5_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R5_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL2_P3_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLCTRL2_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X5_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X5_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_RXFIFOINIT_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_RXFIFOINIT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R7_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R7_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B0_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTCONTROLVAL1_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTCONTROLVAL1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U0_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R3_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R3_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R4_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R4_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPSTATEOVREN_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPSTATEOVREN_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_PPTCTLSTATIC_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_PPTCTLSTATIC_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM1_I5_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM1_I5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R0_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X4_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R3_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B52S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B52S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R3_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R3_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R2_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R2_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B102S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B102S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM0_I8_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM0_I8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B0_P0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B42S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B42S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R3_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X18_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X18_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DTSMBLANKINGCTRL_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DTSMBLANKINGCTRL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM2_I4_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM2_I4_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B87S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B87S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B107S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B107S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B1_P3_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_POSTSEQUENCEREG0B1S2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_POSTSEQUENCEREG0B1S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM1_I2_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM1_I2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALMISC2_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALMISC2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B0_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R7_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R7_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTBG0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTBG0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U0_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R8_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R8_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_TESTBUMPCNTRL_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_TESTBUMPCNTRL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R1_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R8_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R8_P3_OFFSET) )
#define DWC_DDRPHYA0_ANIB3_MTESTMUXSEL_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB3_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B10_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_STARTVECTOR0B10_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R6_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X3_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CTLUPD1GOODCTR_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CTLUPD1GOODCTR_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXTRAINPATTERNENABLE_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXTRAINPATTERNENABLE_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS17_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS17_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U1_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R2_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R2_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B3S2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B3S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R6_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R6_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXTRAINPATTERNENABLE_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXTRAINPATTERNENABLE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY1_P1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_SEQ0BDLY1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM2_I2_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM2_I2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM0_I8_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM0_I8_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MISCPHYSTATUS_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MISCPHYSTATUS_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B1_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DTSMTRAINMODECTRL_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DTSMTRAINMODECTRL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXEQUALIZATIONMODE_P1_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXEQUALIZATIONMODE_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R6_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R6_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_LCDLCALCTRL_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_LCDLCALCTRL_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DMIPINPRESENT_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DMIPINPRESENT_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC0_R0_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_VREFDAC0_R0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B62S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B62S0_OFFSET) )
#define DWC_DDRPHYA0_ANIB5_ATESTPRBSERR_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB5_ATESTPRBSERR_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B8S0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B8S0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_ARDPTRINITVAL_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_ARDPTRINITVAL_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B120S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B120S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R8_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R6_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R6_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R6_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R6_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R3_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R3_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B16S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B16S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B1_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_ANIB3_ATESTPRBSERR_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB3_ATESTPRBSERR_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM1_I7_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM1_I7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC1_R4_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_VREFDAC1_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R1_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X26_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X26_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXSLEWRATE_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R3_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R3_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X10_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X10_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R2_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG1_P1_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R4_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R4_P1_OFFSET) )
#define DWC_DDRPHYA0_ANIB5_MTESTMUXSEL_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB5_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B7S1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B7S1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X6_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_USEDQSENREPLICA_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_USEDQSENREPLICA_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL4_P3_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLCTRL4_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U0_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R7_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R7_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY0_P3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_SEQ0BDLY0_P3_OFFSET) )
#define DWC_DDRPHYA0_DRTUB0_CLRWAKEUPSTICKY_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DRTUB0_CLRWAKEUPSTICKY_OFFSET) )
#define DWC_DDRPHYA0_ANIB4_AFORCETRICONT_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB4_AFORCETRICONT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B0_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B80S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B80S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DRTUB0_UCTLERR_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DRTUB0_UCTLERR_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSMBYTE5_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSMBYTE5_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X24_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X24_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM2_I3_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM2_I3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R6_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM2_I1_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM2_I1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DB6LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DB6LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIWRDATACSDESTMAP_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIWRDATACSDESTMAP_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B0_P0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_ACX4ANIBDIS_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_ACX4ANIBDIS_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B97S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B97S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_PPTRXENEVNT_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_PPTRXENEVNT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R4_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R4_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X30_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X30_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R7_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R7_P2_OFFSET) )
#define DWC_DDRPHYA0_ANIB4_ATXIMPEDANCE_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB4_ATXIMPEDANCE_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B45S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B45S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B102S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B102S1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B108S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B108S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B79S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B79S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B0_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_STARTVECTOR0B3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R1_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X5_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X5_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR5_P2_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR5_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R7_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R7_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B23S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B23S0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B119S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B119S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R4_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R4_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B0_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL2_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM0_I4_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM0_I4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B1_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQ2LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQ2LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X13_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X13_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U0_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR3_P3_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR3_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLLLOCKPARAM_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLLLOCKPARAM_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R4_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R4_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B1_P2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R4_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R4_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B115S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B115S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQ5LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQ5LNSEL_OFFSET) )
#define DWC_DDRPHYA0_ANIB5_AFORCEDRVCONT_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB5_AFORCEDRVCONT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL2_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL2_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R4_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R4_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R3_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R3_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC1_R6_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_VREFDAC1_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U1_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B0_P2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X7_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X7_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R0_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R1_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCAC_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCAC_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B36S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B36S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R7_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R7_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALPEXT_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALPEXT_OFFSET) )
#define DWC_DDRPHYA0_ANIB0_ATESTPRBSERRCNT_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB0_ATESTPRBSERRCNT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B1_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PROCODTCTL_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PROCODTCTL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U0_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R2_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R2_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DQSPREAMBLECONTROL_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DQSPREAMBLECONTROL_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B94S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B94S1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR4_P3_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR4_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL1_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM0_I6_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM0_I6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B0_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B43S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B43S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL2_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL2_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U1_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B37S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B37S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXFIFOCONTENTSDQ7654_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXFIFOCONTENTSDQ7654_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTMRL_P0_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTMRL_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R2_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R2_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALCMPR5OVR_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALCMPR5OVR_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B54S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B54S2_OFFSET) )
#define DWC_DDRPHYA0_ANIB4_ATXDLY_P3_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB4_ATXDLY_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_TRISTATEMODECA_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_TRISTATEMODECA_P2_OFFSET) )
#define DWC_DDRPHYA0_ANIB4_ATESTPRBSERR_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB4_ATESTPRBSERR_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X9_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X9_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R5_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R5_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R8_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R8_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R2_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R2_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B23S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B23S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R7_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R7_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U0_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I7_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B70S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B70S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R6_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R6_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_ENABLECSMULTICAST_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_ENABLECSMULTICAST_OFFSET) )
#define DWC_DDRPHYA0_ANIB0_AFORCEDRVCONT_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB0_AFORCEDRVCONT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R8_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R8_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R1_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIFREQXLAT7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIFREQXLAT7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R6_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R6_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X0_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B42S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B42S1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X3_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X3_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R0_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X6_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X6_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY1_P2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_SEQ0BDLY1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R8_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R8_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X1_P3_OFFSET) )
#define DWC_DDRPHYA0_ANIB0_ATXDLY_P2_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB0_ATXDLY_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R2_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B1_P2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R2_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R2_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R2_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R3_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R3_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM0_I5_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM0_I5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R7_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R7_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B10S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B10S1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PHYREV_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PHYREV_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R0_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAA8TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAA8TODFI_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B46S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B46S1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAA7TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAA7TODFI_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B82S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B82S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM1_I5_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM1_I5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R1_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIFREQXLAT4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIFREQXLAT4_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE14_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_GENPRBSBYTE14_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B58S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B58S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_POSTSEQUENCEREG0B1S1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_POSTSEQUENCEREG0B1S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R4_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R4_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM1_I8_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM1_I8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B0_P2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL0_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLCTRL0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DFIMRL_P0_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DFIMRL_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R7_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R7_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X12_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X12_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B120S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B120S2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALUCLKINFO_P3_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALUCLKINFO_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R4_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R4_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R8_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R8_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TRAININGPARAM_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TRAININGPARAM_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R7_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R7_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B1_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSGENCTL1_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSGENCTL1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B84S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B84S0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X4_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X4_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_USEDQSENREPLICA_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_USEDQSENREPLICA_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B114S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B114S1_OFFSET) )
#define DWC_DDRPHYA0_ANIB5_ATXIMPEDANCE_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB5_ATXIMPEDANCE_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B24S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B24S1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X4_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_USEDQSENREPLICA_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_USEDQSENREPLICA_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R1_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B103S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B103S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B75S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B75S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R2_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R2_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B31S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B31S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DBYTEALLDTSMCTRL2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DBYTEALLDTSMCTRL2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B1_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL2_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL2_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM2_I6_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM2_I6_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R7_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R7_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DYNPWRDNUP_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DYNPWRDNUP_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B99S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B99S1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B90S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B90S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R3_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R3_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B70S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B70S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_ANIB4_MTESTMUXSEL_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB4_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B22S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B22S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B24S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B24S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B88S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B88S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U1_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B0_P1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PORCONTROL_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PORCONTROL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R1_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_TXCALNOVR_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_TXCALNOVR_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B19S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B19S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DFIMRL_P3_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DFIMRL_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS7_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U1_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U0_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALPREDRIVEROVERRIDE_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALPREDRIVEROVERRIDE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAB6TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAB6TODFI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG1_P2_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_PPTDQSCNTINVTRNTG1_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_TRISTATEMODECA_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_TRISTATEMODECA_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U1_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R6_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R6_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R5_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R5_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B17S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B17S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_USEDQSENREPLICA_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_USEDQSENREPLICA_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLTST_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLTST_OFFSET) )
#define DWC_DDRPHYA0_ANIB2_AFORCEDRVCONT_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB2_AFORCEDRVCONT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B33S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B33S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R1_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X11_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X11_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R4_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R7_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R7_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B41S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B41S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DFIMRL_P3_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DFIMRL_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X4_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R2_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R2_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALBUSY_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALBUSY_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B4_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_STARTVECTOR0B4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DQSPREAMBLECONTROL_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DQSPREAMBLECONTROL_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R4_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R4_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R2_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R2_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B1_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM1_I0_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM1_I0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR4_P0_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR4_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X4_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X4_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R4_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R4_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U0_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXFIFOCHECKERRVALUES_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXFIFOCHECKERRVALUES_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR3_P1_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR3_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X6_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X6_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I4_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS15_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS15_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R5_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R5_P0_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B112S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B112S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R5_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R5_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X17_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X17_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U1_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R6_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTCONTROLVAL0_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTCONTROLVAL0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MEMALERTCONTROL_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MEMALERTCONTROL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R2_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R6_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R6_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X9_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X9_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMODTCTRL3_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMODTCTRL3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R8_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R8_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSMBYTE5_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSMBYTE5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R4_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R4_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM2_I2_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM2_I2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R3_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R3_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DTSMUPTHLDXINGIND_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DTSMUPTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R4_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R4_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM2_I7_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM2_I7_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B113S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B113S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTLPCSENB_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTLPCSENB_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC1_R6_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_VREFDAC1_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG0_P3_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R5_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R5_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIWRDATACSDESTMAP_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIWRDATACSDESTMAP_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM0_I4_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM0_I4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSMBYTE2_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSMBYTE2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B67S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B67S2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP2_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP2_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_FORCEINTERNALUPDATE_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_FORCEINTERNALUPDATE_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_POSTSEQUENCEREG0B0S1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_POSTSEQUENCEREG0B0S1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X3_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X3_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B6S2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B6S2_OFFSET) )
#define DWC_DDRPHYA0_ANIB1_ATXSLEWRATE_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB1_ATXSLEWRATE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B1_P3_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG1_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL10_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL10_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL9_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL9_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR6_P2_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR6_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U0_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG1_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_MTESTMUXSEL_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLLGAINCTL_P2_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLLGAINCTL_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLYTESTRINGSELAC_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLYTESTRINGSELAC_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B110S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B110S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R4_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R4_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC1_R8_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_VREFDAC1_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXCHKDATASELECTS_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXCHKDATASELECTS_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC1_R0_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_VREFDAC1_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B1_P0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLLLOCKPARAM_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLLLOCKPARAM_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_USEDQSENREPLICA_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_USEDQSENREPLICA_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X27_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X27_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R3_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R3_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_ACLCDLSTATUS_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_ACLCDLSTATUS_OFFSET) )
#define DWC_DDRPHYA0_APBONLY0_DFICFGRDDATAVALIDTICKS_ADR  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_APBONLY0_DFICFGRDDATAVALIDTICKS_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQ3LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQ3LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R3_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R3_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U0_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC1_R5_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_VREFDAC1_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B0_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLTESTMODE_P2_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLTESTMODE_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PROCODTTIMECTL_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PROCODTTIMECTL_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DB7LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DB7LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_ASYNCDBYTERXDATA_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_ASYNCDBYTERXDATA_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B91S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B91S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U0_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY1_P3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_SEQ0BDLY1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R0_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B13S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B13S1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X3_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B1_P0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R8_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R8_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PULSEDLLUPDATEPHASE_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PULSEDLLUPDATEPHASE_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL11_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL11_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL9_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL9_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B0_P2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR3_P0_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR3_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X3_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B102S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B102S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R2_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R2_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R7_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R7_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B0_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R6_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R6_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R8_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R8_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B9_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_STARTVECTOR0B9_OFFSET) )
#define DWC_DDRPHYA0_ANIB5_ATXSLEWRATE_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB5_ATXSLEWRATE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R8_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R8_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTBANK2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTBANK2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY0_P1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_SEQ0BDLY0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R6_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R6_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R4_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X17_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X17_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_ASYNCDBYTERXDATA_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_ASYNCDBYTERXDATA_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQ2LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQ2LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R2_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B1_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTMRL_P2_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTMRL_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQ0LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQ0LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R2_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R2_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM1_I6_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM1_I6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSMBYTE3_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSMBYTE3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DFIMRL_P1_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DFIMRL_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B0_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL1_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIRDDATACSDESTMAP_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIRDDATACSDESTMAP_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B0_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_ANIB1_ATXIMPEDANCE_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB1_ATXIMPEDANCE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R7_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R7_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B27S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B27S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B1_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U1_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DMIPINPRESENT_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DMIPINPRESENT_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B35S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B35S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG0_P2_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DBYTEALLDTSMCTRL2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DBYTEALLDTSMCTRL2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R2_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R2_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B55S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B55S0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B38S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B38S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B0_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL0_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DFIMRL_P2_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DFIMRL_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R3_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R3_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R3_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R3_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U0_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL2_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R3_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R3_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U0_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B44S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B44S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R2_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R2_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R8_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R8_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIINITCOMPLETE_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIINITCOMPLETE_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MEMRESETL_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MEMRESETL_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X2_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X2_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R2_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R2_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B94S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B94S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R5_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R5_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALNINTOVR_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALNINTOVR_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U1_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG3_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B58S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B58S1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC0_R7_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_VREFDAC0_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R5_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R5_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXEQUALIZATIONMODE_P1_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXEQUALIZATIONMODE_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X23_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X23_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R6_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R6_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R6_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DB8LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DB8LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U1_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B0_P1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R8_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R8_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAB5TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAB5TODFI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R2_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R2_P1_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I7_OFFSET) )
#define DWC_DDRPHYA0_ANIB3_ATXDLY_P1_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB3_ATXDLY_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PSTATE_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PSTATE_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B0S0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B0S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R2_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R2_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R1_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X6_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X6_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R7_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R7_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U1_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R0_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B79S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B79S1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B34S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B34S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS8_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXFIFOINFO_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXFIFOINFO_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R4_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R4_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R6_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B64S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B64S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R3_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R3_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM1_I3_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM1_I3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B3S0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B3S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALPEXTOVR_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALPEXTOVR_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R1_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B97S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B97S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR2_P3_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR2_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_USEDQSENREPLICA_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_USEDQSENREPLICA_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIFREQRATIO_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIFREQRATIO_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_PPTINFO_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_PPTINFO_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTACTN_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTACTN_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG0_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_ASYNCDBYTETXDATA_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_ASYNCDBYTETXDATA_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R4_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R4_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R2_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R2_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DFIMRL_P2_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DFIMRL_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R4_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R4_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R1_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSMBYTE4_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSMBYTE4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_USEDQSENREPLICA_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_USEDQSENREPLICA_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE7_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_GENPRBSBYTE7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQ1LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQ1LNSEL_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X24_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X24_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXCHKDATASELECTS_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXCHKDATASELECTS_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM1_I8_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM1_I8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM2_I0_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM2_I0_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE1_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_GENPRBSBYTE1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B62S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B62S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_USEDQSENREPLICA_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_USEDQSENREPLICA_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM1_I4_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM1_I4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U0_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R5_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R5_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X18_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X18_OFFSET) )
#define DWC_DDRPHYA0_ANIB2_ATESTPRBSERR_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB2_ATESTPRBSERR_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B106S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B106S0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B46S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B46S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B0_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R4_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R4_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R7_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X20_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X20_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL2_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL2_P3_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR6_P0_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR6_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R5_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R5_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TRAININGPARAM_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TRAININGPARAM_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP2_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP2_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R3_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R3_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X12_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X12_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM1_I2_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM1_I2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_ASYNCDBYTERXDATA_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_ASYNCDBYTERXDATA_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM1_I3_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM1_I3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R7_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R7_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL1_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R8_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R8_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM1_I2_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM1_I2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB4_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B0_P3_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R3_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R3_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC0_R6_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_VREFDAC0_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG2_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXTRAINPATTERNENABLE_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXTRAINPATTERNENABLE_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B31S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B31S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R6_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R6_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X21_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X21_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALVREFS_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALVREFS_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R0_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I4_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PHYCONFIG_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PHYCONFIG_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_POSTSEQUENCEREG0B0S2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_POSTSEQUENCEREG0B0S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM1_I7_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM1_I7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXEQUALIZATIONMODE_P3_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXEQUALIZATIONMODE_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALCMPANACNTRL_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALCMPANACNTRL_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMODTCTRL6_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMODTCTRL6_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MEMALERTCONTROL2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MEMALERTCONTROL2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R2_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R4_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R4_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B52S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B52S0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP2_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM2_I5_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM2_I5_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_PRESEQUENCEREG0B1S0_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_PRESEQUENCEREG0B1S0_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R2_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R2_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R7_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R7_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R8_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R8_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R4_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R4_P2_OFFSET) )
#define DWC_DDRPHYA0_ANIB2_AFORCETRICONT_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB2_AFORCETRICONT_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X7_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X7_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R2_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY2_P2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_SEQ0BDLY2_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R6_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R6_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY1_P0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_SEQ0BDLY1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B113S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B113S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R8_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R8_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R5_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X29_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X29_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B1_P2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B34S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B34S0_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE15_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_GENPRBSBYTE15_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B53S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B53S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B17S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B17S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_MTESTMUXSEL_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R6_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R6_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R4_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R4_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R8_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R8_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_PPTINFO_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_PPTINFO_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS10_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS10_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B107S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B107S0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X4_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X4_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R7_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R7_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXFIFOINFO_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXFIFOINFO_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B0_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R3_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R3_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R3_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R3_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R2_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R2_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B106S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B106S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R5_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R5_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U0_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R5_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R5_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U0_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B41S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B41S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B99S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B99S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM0_I8_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM0_I8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B1_P1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B11S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B11S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R8_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R8_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR8_P3_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR8_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U1_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R1_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B48S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B48S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R2_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R2_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B76S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B76S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG2_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL14_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL14_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM0_I7_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM0_I7_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLSTANDBYEFF_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLSTANDBYEFF_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R5_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X0_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B121S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B121S0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B59S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B59S0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B110S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B110S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R7_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R7_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAA6TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAA6TODFI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_PPTRXENEVNT_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_PPTRXENEVNT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DBYTEALLDTSMCTRL1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DBYTEALLDTSMCTRL1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U1_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X2_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R7_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R7_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X5_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X7_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DBYTEMISCMODE_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DBYTEMISCMODE_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X15_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X15_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R4_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U1_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R5_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R5_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R0_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PHYINTERRUPTENABLE_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PHYINTERRUPTENABLE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B1_P2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B73S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B73S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG1_P2_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B0_P2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_USEDQSENREPLICA_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_USEDQSENREPLICA_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS4_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B8S2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B8S2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R3_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R3_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM1_I1_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM1_I1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R7_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R7_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR4_P1_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR4_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R4_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R4_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CUSTPHYREV_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CUSTPHYREV_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R5_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R5_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B26S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B26S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B87S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B87S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R4_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R4_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B7S2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B7S2_OFFSET) )
#define DWC_DDRPHYA0_ANIB1_ATESTPRBSERRCNT_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB1_ATESTPRBSERRCNT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R8_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R8_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM2_I7_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM2_I7_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B83S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B83S0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAB3TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAB3TODFI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B1_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL2_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U0_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM2_I0_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM2_I0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R5_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R6_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R6_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B95S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B95S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG3_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIFREQXLAT3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIFREQXLAT3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLOUTGATECONTROL_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLOUTGATECONTROL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B13_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_STARTVECTOR0B13_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQ4LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQ4LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B63S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B63S0_OFFSET) )
#define DWC_DDRPHYA0_ANIB2_ATXDLY_P2_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB2_ATXDLY_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQ1LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQ1LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B0_P0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXODTDRVSTREN_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X20_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X20_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U1_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAA3TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAA3TODFI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXFIFOCONTENTSDQ7654_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXFIFOCONTENTSDQ7654_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R7_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R7_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM1_I5_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM1_I5_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B105S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B105S1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFICAMODE_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFICAMODE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R0_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLYTESTRINGSELDB_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLYTESTRINGSELDB_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B108S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B108S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R4_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R4_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM2_I4_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM2_I4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQ1LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQ1LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL2_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL2_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B21S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B21S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B101S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B101S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B86S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B86S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R5_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R5_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B22S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B22S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B67S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B67S1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR1_P3_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R7_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R7_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R8_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R6_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R6_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS5_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTADDRESS5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R5_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R5_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B78S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B78S1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLTESTMODE_P1_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLTESTMODE_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL2_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL2_P2_OFFSET) )
#define DWC_DDRPHYA0_ANIB4_ATXDLY_P0_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB4_ATXDLY_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG1_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM3_ADR                      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM2_I1_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM2_I1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R7_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U0_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALCMPINVERT_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALCMPINVERT_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DBYTEDLLMODECNTRL_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DBYTEDLLMODECNTRL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQ4LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQ4LNSEL_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B96S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B96S1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_PRESEQUENCEREG0B0S0_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_PRESEQUENCEREG0B0S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R2_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM1_I0_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM1_I0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U1_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X23_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X23_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R0_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B8S1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B8S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG2_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R4_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R4_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X7_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X7_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B35S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B35S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R2_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R2_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R8_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R8_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM2_I6_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM2_I6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_ASYNCDBYTETXDATA_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_ASYNCDBYTETXDATA_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MASTERX4CONFIG_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MASTERX4CONFIG_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R2_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R2_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B43S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B43S0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B116S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B116S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R5_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TRAININGINCDECDTSMEN_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLRESET_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLRESET_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CLOCKINGCTRL_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CLOCKINGCTRL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R5_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R5_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U0_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG2_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R3_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R3_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R2_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R2_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DB9LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DB9LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B118S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B118S0_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXSLEWRATE_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R1_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X7_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X7_OFFSET) )
#define DWC_DDRPHYA0_DRTUB0_UCTDATWRITEPROT_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DRTUB0_UCTDATWRITEPROT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R4_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R4_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X20_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X20_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R7_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R7_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B54S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B54S0_OFFSET) )
#define DWC_DDRPHYA0_ANIB4_ATXSLEWRATE_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB4_ATXSLEWRATE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R8_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R8_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG1_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM2_I7_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM2_I7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R3_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R3_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U1_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U0_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG2_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MSTLCDL0DBGRES_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MSTLCDL0DBGRES_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B73S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B73S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG1_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X5_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X5_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R3_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R3_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R2_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R2_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U0_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG2_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_ANIB1_AFORCEDRVCONT_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB1_AFORCEDRVCONT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXTRAINPATTERNENABLE_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXTRAINPATTERNENABLE_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B19S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B19S1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X14_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X14_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R7_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R7_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R6_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R6_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R5_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X8_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X8_OFFSET) )
#define DWC_DDRPHYA0_ANIB5_ATESTPRBSERRCNT_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB5_ATESTPRBSERRCNT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG0_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B48S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B48S0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY3_P1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_SEQ0BDLY3_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B45S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B45S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG1_P0_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_VREFDAC0_R2_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_VREFDAC0_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B1_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B4S1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B4S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL2_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL2_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R6_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R6_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B1_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R0_OFFSET) )
#define DWC_DDRPHYA0_ANIB3_ATXSLEWRATE_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB3_ATXSLEWRATE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXFIFOINFO_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXFIFOINFO_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLTESTMODE_P3_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLTESTMODE_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM1_I0_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM1_I0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R6_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R6_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U1_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R0_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DFIMRL_P0_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DFIMRL_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL1_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY2_P3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_SEQ0BDLY2_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B27S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B27S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_ASYNCDBYTERXDATA_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_ASYNCDBYTERXDATA_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DXLCDLSTATUS_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DXLCDLSTATUS_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R6_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R6_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R0_P1_OFFSET) )
#define DWC_DDRPHYA0_ANIB3_ATXIMPEDANCE_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB3_ATXIMPEDANCE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R8_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R8_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R8_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R8_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL2_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM1_I3_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM1_I3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B1_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXIMPEDANCECTRL0_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R7_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R3_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R3_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R6_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R6_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B65S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B65S2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X12_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X12_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXFIFOCONTENTSDBI_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXFIFOCONTENTSDBI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DBYTEALLDTSMCTRL1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DBYTEALLDTSMCTRL1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_APBONLY0_DCTWRITEONLY_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_APBONLY0_DCTWRITEONLY_OFFSET) )
#define DWC_DDRPHYA0_ANIB1_AFORCETRICONT_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB1_AFORCETRICONT_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B91S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B91S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R8_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U1_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_VREFINGLOBAL_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_VREFINGLOBAL_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTMRL_P1_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTMRL_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CTLUPD0GOODCTR_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CTLUPD0GOODCTR_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U1_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R6_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R6_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R6_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R6_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X28_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X28_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X4_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X4_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG3_R8_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PGCR_ADR                     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PGCR_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B0_P0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL20_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL20_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X2_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL18_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL18_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DB0LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DB0LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U0_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R4_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B1_P3_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC1_R1_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_VREFDAC1_R1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY0_I4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R8_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R8_P3_OFFSET) )
#define DWC_DDRPHYA0_DRTUB0_UCCLKHCLKENABLES_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DRTUB0_UCCLKHCLKENABLES_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U0_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG0_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U0_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG0_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAB4TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAB4TODFI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U0_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_USEDQSENREPLICA_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_USEDQSENREPLICA_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DTSMUPTHLDXINGIND_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DTSMUPTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG1_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG2_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG0_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R5_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R5_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_PPTCTLDYN_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_PPTCTLDYN_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B121S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B121S2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTDFICLK_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLYTESTCNTDFICLK_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R5_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R5_P2_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B34S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B34S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R6_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R6_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALUCLKINFO_P2_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALUCLKINFO_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X19_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X19_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B0_P0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R5_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R5_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG0_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R2_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG2_R2_OFFSET) )
#define DWC_DDRPHYA0_ANIB5_ATXDLY_P3_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB5_ATXDLY_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC0_R3_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_VREFDAC0_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U0_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG2_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM0_I3_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM0_I3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG0_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG3_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B98S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B98S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BWAITCONDSEL_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BWAITCONDSEL_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B41S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B41S0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X22_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X22_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R7_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R7_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R0_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TRAININGCNTR_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG3_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R4_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R4_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R4_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R4_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U1_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_USEDQSENREPLICA_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_USEDQSENREPLICA_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X2_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X2_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X30_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X30_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DB1LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DB1LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PPTTRAINSETUP_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R6_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R6_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG1_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL15_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL15_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DBYTERXENTRAIN_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DBYTERXENTRAIN_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B107S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B107S1_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY1_I3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM0_I2_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM0_I2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DFIMRL_P3_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DFIMRL_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B69S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B69S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG3_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B19S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B19S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM2_I8_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM2_I8_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_TESTBUMPCNTRL1_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_TESTBUMPCNTRL1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM0_I8_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM0_I8_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X28_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X28_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_POSTSEQUENCEREG0B1S0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_POSTSEQUENCEREG0B1S0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X14_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X14_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM0_I7_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM0_I7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R5_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R5_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X2_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B1_P3_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL1_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B51S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B51S2_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE5_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_GENPRBSBYTE5_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMODTCTRL5_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMODTCTRL5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC0_R7_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_VREFDAC0_R7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DBYTEALLDTSMCTRL2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DBYTEALLDTSMCTRL2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R5_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R5_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R8_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R8_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM0_I2_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM0_I2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R6_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R6_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCSMAPCTRL3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG0_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B2S0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B2S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R5_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X22_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X22_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B0_P3_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXODTDRVSTREN_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R3_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R3_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R1_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B118S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B118S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BDISABLEFLAG0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MAPCAB2TODFI_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MAPCAB2TODFI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM0_I2_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM0_I2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXFIFOCONTENTSDQ3210_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXFIFOCONTENTSDQ3210_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U0_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG3_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R2_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TRAININGCNTR_R2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DFIMRL_P1_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DFIMRL_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG0_P0_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_PPTDQSCNTINVTRNTG0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R7_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R7_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X3_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X3_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B1_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXSLEWRATE_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXSLEWRATE_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLDACVALOUT_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLDACVALOUT_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTCACTL_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTCACTL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXFIFOVISIBILITY_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXFIFOVISIBILITY_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B0_P3_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_ANIB3_AFORCEDRVCONT_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB3_AFORCEDRVCONT_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B105S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B105S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R0_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B15S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B15S2_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_GENPRBSBYTE11_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_GENPRBSBYTE11_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXEQUALIZATIONMODE_P2_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXEQUALIZATIONMODE_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG2_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B5S2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B5S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B1_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXENDLYTG1_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM2_I5_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM2_I5_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B95S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B95S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R4_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R4_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLLLOCKPARAM_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLLLOCKPARAM_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B116S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B116S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R5_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R5_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG1_P0_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U1_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG3_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B0_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM1_I6_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM1_I6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B1_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXIMPEDANCECTRL0_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY2_P0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_SEQ0BDLY2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R0_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U1_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U0_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXENDLYTG0_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXFIFOCONTENTSDBI_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXFIFOCONTENTSDBI_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXEQUALIZATIONMODE_P0_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXEQUALIZATIONMODE_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R5_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R5_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSMBYTE1_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSMBYTE1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R7_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R7_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R8_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG3_R8_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM2_I8_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM2_I8_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X5_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X5_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMODTCTRL0_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMODTCTRL0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B89S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B89S2_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MTESTMUXSEL_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG1_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R7_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R7_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B48S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B48S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R4_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG2_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALMISC_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALMISC_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X3_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X3_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG0_R8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B0_P0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXODTDRVSTREN_B0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B1_P2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DQDQSRCVCNTRL_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U0_P1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG0_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM0_I5_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM0_I5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DBYTEALLDTSMCTRL2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DBYTEALLDTSMCTRL2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X19_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X19_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB7_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB7_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X8_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U1_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKCDLYTG1_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R3_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R3_P0_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B35S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B35S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R6_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG2_R6_P1_OFFSET) )
#define DWC_DDRPHYA0_ANIB4_ATXDLY_P2_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB4_ATXDLY_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X24_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X24_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U0_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG3_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B104S2_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B104S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DFIMRL_P0_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DFIMRL_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TESTMODECONFIG_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TESTMODECONFIG_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ2X14_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ2X14_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B43S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B43S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R1_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R1_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXFIFOCONTENTSDQ3210_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXFIFOCONTENTSDQ3210_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X21_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X21_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X2_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK0X2_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B26S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B26S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R2_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R2_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R3_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG1_R3_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R2_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R2_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG3_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL2_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DQDQSRCVCNTRL2_P1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X13_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X13_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM1_I4_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM1_I4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC1_R1_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_VREFDAC1_R1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R5_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R5_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U0_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKCDLYTG1_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B54S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B54S1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B11S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B11S0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B73S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B73S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_DBYTEALLDTSMCTRL1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_DBYTEALLDTSMCTRL1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B4S2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B4S2_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I8_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U1_P2_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R4_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TRAININGINCDECDTSMEN_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TESTMODECONFIG_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TESTMODECONFIG_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ1X7_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ1X7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM1_I7_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM1_I7_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B0_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL2_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG2_R1_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB8_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLYTESTCNTRINGOSCDB8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQ0LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQ0LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM0_I1_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM0_I1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R5_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R5_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R5_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG0_P0_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG0_P0_OFFSET) )
#define DWC_DDRPHYA0_ANIB5_ATXDLY_P2_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB5_ATXDLY_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG2_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B22S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B22S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG0_R7_OFFSET) )
#define DWC_DDRPHYA0_ANIB1_MTESTMUXSEL_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB1_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_LOWSPEEDCLOCKSTOPVAL_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_LOWSPEEDCLOCKSTOPVAL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R8_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG2_R8_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R4_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R4_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B0_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL2_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B0_P3_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXODTDRVSTREN_B0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIFREQRATIO_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIFREQRATIO_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R4_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R4_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQ3LNSEL_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQ3LNSEL_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R5_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R5_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSMBYTE5_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSMBYTE5_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY2_I5_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLCTRL1_P1_ADR              ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLCTRL1_P1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B78S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B78S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B39S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B39S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R3_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R3_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG0_R3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR4_P2_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR4_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B45S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B45S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U0_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKCDLYTG0_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B83S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B83S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U0_P3_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKCDLYTG1_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R7_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R7_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R6_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG0_R6_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U0_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQSDLYTG2_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R2_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQSDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R4_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R4_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_DTSMTRAINMODECTRL_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_DTSMTRAINMODECTRL_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B94S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B94S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B112S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B112S1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B0S1_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B0S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R5_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG1_R5_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_ASYNCDBYTETXEN_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_ASYNCDBYTETXEN_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQ0BGPR5_P0_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQ0BGPR5_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_PRESEQUENCEREG0B0S1_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_PRESEQUENCEREG0B0S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U1_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG0_U1_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B111S0_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B111S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TSM3_ADR                      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TSM3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLLGAINCTL_P1_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLLGAINCTL_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG3_U0_P3_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X6_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X6_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R4_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG0_R4_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM2_I8_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM2_I8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TSM0_I0_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TSM0_I0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXENDLYTG0_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_APBONLY0_NEVERGATECSRCLOCK_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_APBONLY0_NEVERGATECSRCLOCK_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R7_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG0_R7_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY3_P3_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_SEQ0BDLY3_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_VREFDAC1_R4_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_VREFDAC1_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL2_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL2_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG3_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TSM2_I3_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TSM2_I3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PLLPWRDN_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PLLPWRDN_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R3_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R3_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B0_P1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_DQDQSRCVCNTRL_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R6_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG3_R6_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R8_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R8_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_WRLEVBITS_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_WRLEVBITS_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U0_P1_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG2_U0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM1_I8_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM1_I8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXPBDLYTG2_R6_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B1_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL1_B1_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_ASYNCDBYTETXDATA_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_ASYNCDBYTETXDATA_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_VREFDAC1_R0_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_VREFDAC1_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R4_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R4_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B1_P0_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXIMPEDANCECTRL1_B1_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B109S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B109S1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R1_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R5_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R5_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQSDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U0_P2_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXCLKDLYTG3_U0_P2_OFFSET) )
#define DWC_DDRPHYA0_ANIB0_ATXDLY_P1_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB0_ATXDLY_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_PHYUPD1GOODCTR_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_PHYUPD1GOODCTR_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B91S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B91S2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B121S1_ADR      ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B121S1_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL19_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL19_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X29_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X29_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R0_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG1_R0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R7_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG1_R7_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R5_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R5_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXCLKDLYTG1_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DFIMRL_P0_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DFIMRL_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMCTRL23_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMCTRL23_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG0_P1_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_PPTDQSCNTINVTRNTG0_P1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_TRISTATEMODECA_P0_ADR        ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_TRISTATEMODECA_P0_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_MTESTDTOCTRL_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_MTESTDTOCTRL_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DFIRDDATACSDESTMAP_P2_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DFIRDDATACSDESTMAP_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R8_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TXDQDLYTG0_R8_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B12S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B12S2_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X5_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMPLAYBACK1X5_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U1_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_RXENDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X16_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X16_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R3_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TRAININGINCDECDTSMEN_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R8_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG0_R8_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R5_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TRAININGCNTR_R5_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ3X1_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ3X1_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B15S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B15S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R5_P2_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_TXDQDLYTG3_R5_P2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_VREFDAC1_R4_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_VREFDAC1_R4_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_ARDPTRINITVAL_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_ARDPTRINITVAL_P0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMODTCTRL8_ADR               ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMODTCTRL8_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_PPTCTLDYN_ADR                 ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_PPTCTLDYN_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXCLKDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B68S1_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B68S1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_DLYTESTCNTDFICLKIV_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_DLYTESTCNTDFICLKIV_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_STARTVECTOR0B0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_STARTVECTOR0B0_OFFSET) )
#define DWC_DDRPHYA0_ACSM0_ACSMSEQ0X19_ADR                ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ACSM0_ACSMSEQ0X19_OFFSET) )
#define DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R4_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE1_RXPBDLYTG1_R4_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B0_P1_ADR    ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXIMPEDANCECTRL0_B0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R0_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG3_R0_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R3_ADR           ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TRAININGCNTR_R3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R0_P1_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R0_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R8_P0_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_TXDQDLYTG1_R8_P0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B28S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B28S2_OFFSET) )
#define DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I6_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_PPGC0_PRBSTAPDLY3_I6_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_SEQ0BDLY2_P1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_SEQ0BDLY2_P1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXCLKDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R1_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG3_R1_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_TSM0_I3_ADR                   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_TSM0_I3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B1_P3_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_DQDQSRCVCNTRL_B1_P3_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B33S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B33S0_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B66S0_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B66S0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U1_P3_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQSDLYTG0_U1_P3_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_RXPBDLYTG3_R0_OFFSET) )
#define DWC_DDRPHYA0_ANIB3_ATESTPRBSERRCNT_ADR            ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_ANIB3_ATESTPRBSERRCNT_OFFSET) )
#define DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG0_P2_ADR     ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE3_PPTDQSCNTINVTRNTG0_P2_OFFSET) )
#define DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B32S2_ADR       ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_INITENG0_SEQUENCEREG0B32S2_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R1_ADR   ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TRAININGINCDECDTSMEN_R1_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_CALRATE_ADR                  ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_CALRATE_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXFIFOVISIBILITY_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXFIFOVISIBILITY_OFFSET) )
#define DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R0_ADR             ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE2_RXPBDLYTG1_R0_OFFSET) )
#define DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R7_P3_ADR          ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_DBYTE0_TXDQDLYTG2_R7_P3_OFFSET) )
#define DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTWEN_ADR         ( (DWC_DDRPHYA0_BASE_ADR + DWC_DDRPHYA0_MASTER0_HWTSWIZZLEHWTWEN_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM1_I1_OFFSET                ( 0x0486CC )
#define DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG0_U0_P0_OFFSET     ( 0x050240 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X31_OFFSET             ( 0x10017C )
#define DWC_DDRPHYA1_DBYTE5_RXFIFOCONTENTSDQ7654_OFFSET   ( 0x05416C )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R5_OFFSET          ( 0x0415A4 )
#define DWC_DDRPHYA1_ACSM0_ACSMODTCTRL7_OFFSET            ( 0x10039C )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R4_P0_OFFSET       ( 0x051308 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B65S0_OFFSET    ( 0x2403B0 )
#define DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG2_U1_P0_OFFSET      ( 0x04C638 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R6_OFFSET          ( 0x0419A4 )
#define DWC_DDRPHYA1_MASTER0_SEQ0BDLY3_P0_OFFSET          ( 0x080038 )
#define DWC_DDRPHYA1_DRTUB0_DCTSHADOWREGS_OFFSET          ( 0x300010 )
#define DWC_DDRPHYA1_DBYTE3_TSMBYTE5_OFFSET               ( 0x04C060 )
#define DWC_DDRPHYA1_DBYTE4_PPTCTLSTATIC_OFFSET           ( 0x0502A8 )
#define DWC_DDRPHYA1_DBYTE1_TSMBYTE4_OFFSET               ( 0x044050 )
#define DWC_DDRPHYA1_DBYTE3_DTSMBLANKINGCTRL_OFFSET       ( 0x04C2C4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B93S0_OFFSET    ( 0x240500 )
#define DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG0_U1_P0_OFFSET      ( 0x050740 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B12S1_OFFSET    ( 0x240138 )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC0_R3_OFFSET            ( 0x040D00 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B92S0_OFFSET    ( 0x2404F4 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X6_OFFSET              ( 0x100118 )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC0_R4_OFFSET            ( 0x04D100 )
#define DWC_DDRPHYA1_DBYTE3_TSMBYTE4_OFFSET               ( 0x04C050 )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC0_R4_OFFSET            ( 0x041100 )
#define DWC_DDRPHYA1_DBYTE2_RXENDLYTG2_U0_P0_OFFSET       ( 0x048208 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X5_OFFSET              ( 0x100194 )
#define DWC_DDRPHYA1_DRTUB0_CUSTPUBREV_OFFSET             ( 0x3003B4 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R3_P0_OFFSET       ( 0x054F00 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B5S0_OFFSET     ( 0x2400E0 )
#define DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R8_OFFSET ( 0x056188 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B14S1_OFFSET    ( 0x240150 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X29_OFFSET             ( 0x100174 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R7_P0_OFFSET       ( 0x051F04 )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC0_R6_OFFSET            ( 0x049900 )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL4_OFFSET               ( 0x1003D0 )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC1_R5_OFFSET            ( 0x0514C0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B32S1_OFFSET    ( 0x240228 )
#define DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R3_OFFSET ( 0x044D88 )
#define DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R6_OFFSET        ( 0x04D8C8 )
#define DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG2_U0_P0_OFFSET      ( 0x054348 )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC1_R2_OFFSET            ( 0x0408C0 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X15_OFFSET             ( 0x1000BC )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R0_OFFSET          ( 0x0401A8 )
#define DWC_DDRPHYA1_DBYTE2_TSMBYTE0_OFFSET               ( 0x048004 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B96S0_OFFSET    ( 0x240524 )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL22_OFFSET              ( 0x1003BC )
#define DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG1_U0_P0_OFFSET      ( 0x044234 )
#define DWC_DDRPHYA1_APBONLY0_UCTDATWRITEONLYSHADOW_OFFSET ( 0x3400D0 )
#define DWC_DDRPHYA1_DBYTE0_ASYNCDBYTETXEN_OFFSET         ( 0x040098 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B16S0_OFFSET    ( 0x240164 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B10S0_OFFSET    ( 0x24011C )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R6_P0_OFFSET       ( 0x051B00 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R7_P0_OFFSET       ( 0x055F00 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B9S1_OFFSET     ( 0x240114 )
#define DWC_DDRPHYA1_DBYTE1_RXFIFOCONTENTSDQ7654_OFFSET   ( 0x04416C )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R6_OFFSET          ( 0x0559A8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B109S2_OFFSET   ( 0x2405C8 )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE8_OFFSET            ( 0x1C00E0 )
#define DWC_DDRPHYA1_DBYTE1_RXFIFOCHECKSTATUS_OFFSET      ( 0x044158 )
#define DWC_DDRPHYA1_DBYTE4_DQDQSRCVCNTRL_B1_P0_OFFSET    ( 0x05050C )
#define DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG1_U1_P0_OFFSET     ( 0x04C644 )
#define DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG1_U1_P0_OFFSET      ( 0x050634 )
#define DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG1_U0_P0_OFFSET      ( 0x050344 )
#define DWC_DDRPHYA1_DBYTE0_TXIMPEDANCECTRL2_B0_P0_OFFSET ( 0x04012C )
#define DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R1_OFFSET        ( 0x04C4C8 )
#define DWC_DDRPHYA1_APBONLY0_MICRORESET_OFFSET           ( 0x340264 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R8_P0_OFFSET       ( 0x04E30C )
#define DWC_DDRPHYA1_ANIB3_AFORCETRICONT_OFFSET           ( 0x00C0A0 )
#define DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R2_OFFSET        ( 0x0408C8 )
#define DWC_DDRPHYA1_DBYTE0_TXODTDRVSTREN_B1_P0_OFFSET    ( 0x040534 )
#define DWC_DDRPHYA1_APBONLY0_UCTWRITEONLYSHADOW_OFFSET   ( 0x3400C8 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R5_OFFSET          ( 0x0515A8 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R6_P0_OFFSET       ( 0x04DB00 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B85S1_OFFSET    ( 0x2404A4 )
#define DWC_DDRPHYA1_DBYTE4_TSM2_I5_OFFSET                ( 0x0516D0 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R6_P0_OFFSET       ( 0x041B08 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I7_OFFSET          ( 0x1C1C9C )
#define DWC_DDRPHYA1_DBYTE5_PPTRXENEVNT_OFFSET            ( 0x0542B4 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R1_OFFSET          ( 0x04C5A8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B56S2_OFFSET    ( 0x24034C )
#define DWC_DDRPHYA1_DBYTE4_RXFIFOCHECKERRVALUES_OFFSET   ( 0x05015C )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B1_OFFSET       ( 0x240060 )
#define DWC_DDRPHYA1_DBYTE2_TSM0_I5_OFFSET                ( 0x0496C8 )
#define DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG0_U0_P0_OFFSET      ( 0x054230 )
#define DWC_DDRPHYA1_DBYTE2_TSM0_I6_OFFSET                ( 0x049AC8 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R7_OFFSET          ( 0x055DA8 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R7_P0_OFFSET       ( 0x049F08 )
#define DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R0_OFFSET        ( 0x0440C8 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R5_P0_OFFSET       ( 0x041708 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B70S0_OFFSET    ( 0x2403EC )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R7_OFFSET          ( 0x049DA4 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R5_OFFSET          ( 0x0455A0 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R5_P0_OFFSET       ( 0x05570C )
#define DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R3_OFFSET        ( 0x04CCC8 )
#define DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG0_U0_P0_OFFSET     ( 0x040240 )
#define DWC_DDRPHYA1_MASTER0_CALOFFSETS_OFFSET            ( 0x080114 )
#define DWC_DDRPHYA1_DBYTE4_DBYTEALLDTSMCTRL1_OFFSET      ( 0x0502E8 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R5_OFFSET          ( 0x0555A4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B21S0_OFFSET    ( 0x2401A0 )
#define DWC_DDRPHYA1_MASTER0_MASUPDFAILCTR_OFFSET         ( 0x0802E8 )
#define DWC_DDRPHYA1_INITENG0_SEQ0BGPR8_P0_OFFSET         ( 0x240820 )
#define DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R8_OFFSET ( 0x04A188 )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC0_R2_OFFSET            ( 0x040900 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R2_P0_OFFSET       ( 0x048B00 )
#define DWC_DDRPHYA1_MASTER0_HWTLPCSENA_OFFSET            ( 0x0801C8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X21_OFFSET             ( 0x1000D4 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R0_OFFSET          ( 0x0481A8 )
#define DWC_DDRPHYA1_DBYTE5_DQ1LNSEL_OFFSET               ( 0x054284 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R2_OFFSET          ( 0x0489A0 )
#define DWC_DDRPHYA1_DBYTE5_DQ2LNSEL_OFFSET               ( 0x054288 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R6_P0_OFFSET       ( 0x051B08 )
#define DWC_DDRPHYA1_INITENG0_PRESEQUENCEREG0B1S2_OFFSET  ( 0x240014 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I6_OFFSET          ( 0x1C1894 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B26S0_OFFSET    ( 0x2401DC )
#define DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R8_OFFSET ( 0x04E188 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X15_OFFSET             ( 0x10003C )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I8_OFFSET          ( 0x1C2098 )
#define DWC_DDRPHYA1_MASTER0_DFIGEARDOWNCTL_OFFSET        ( 0x08008C )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R3_P0_OFFSET       ( 0x050F08 )
#define DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R8_OFFSET        ( 0x04A0C8 )
#define DWC_DDRPHYA1_DBYTE3_DTSMLOTHLDXINGIND_OFFSET      ( 0x04C2E0 )
#define DWC_DDRPHYA1_DBYTE1_TXCHKDATASELECTS_OFFSET       ( 0x0442D8 )
#define DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R5_OFFSET ( 0x055588 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R2_OFFSET          ( 0x0509AC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B2S1_OFFSET     ( 0x2400C0 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R3_OFFSET          ( 0x044DA4 )
#define DWC_DDRPHYA1_MASTER0_MAPCAB9TODFI_OFFSET          ( 0x080464 )
#define DWC_DDRPHYA1_DBYTE3_ASYNCDBYTETXEN_OFFSET         ( 0x04C098 )
#define DWC_DDRPHYA1_DBYTE2_TSMBYTE2_OFFSET               ( 0x048048 )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC1_R6_OFFSET            ( 0x0518C0 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R4_P0_OFFSET       ( 0x045308 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B57S1_OFFSET    ( 0x240354 )
#define DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG3_U1_P0_OFFSET      ( 0x05474C )
#define DWC_DDRPHYA1_DBYTE0_TXSLEWRATE_B0_P0_OFFSET       ( 0x04017C )
#define DWC_DDRPHYA1_DBYTE5_DXLCDLSTATUS_OFFSET           ( 0x054390 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X19_OFFSET             ( 0x1001CC )
#define DWC_DDRPHYA1_DBYTE4_TSM2_I3_OFFSET                ( 0x050ED0 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS2_OFFSET ( 0x080488 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R4_OFFSET          ( 0x0511A0 )
#define DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG2_U1_P0_OFFSET     ( 0x044648 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R1_OFFSET          ( 0x0405A8 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R2_OFFSET          ( 0x0549AC )
#define DWC_DDRPHYA1_DRTUB0_CURPSTATE0B_OFFSET            ( 0x300204 )
#define DWC_DDRPHYA1_DBYTE1_TSM0_I4_OFFSET                ( 0x0452C8 )
#define DWC_DDRPHYA1_MASTER0_PLLLOCKSTATUS_OFFSET         ( 0x080324 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I3_OFFSET          ( 0x1C0C90 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B112S2_OFFSET   ( 0x2405EC )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R2_P0_OFFSET       ( 0x054B00 )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC1_R2_OFFSET            ( 0x04C8C0 )
#define DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG7_OFFSET    ( 0x24004C )
#define DWC_DDRPHYA1_DBYTE5_DBYTEALLDTSMCTRL0_OFFSET      ( 0x0542E4 )
#define DWC_DDRPHYA1_DBYTE0_RXENDLYTG2_U0_P0_OFFSET       ( 0x040208 )
#define DWC_DDRPHYA1_MASTER0_ACSMGLBLSTART_OFFSET         ( 0x080204 )
#define DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R0_OFFSET ( 0x04C188 )
#define DWC_DDRPHYA1_DBYTE3_PPTDQSCNTINVTRNTG0_P0_OFFSET  ( 0x04C2B8 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R0_OFFSET          ( 0x04C1A4 )
#define DWC_DDRPHYA1_DBYTE0_TXEQUALIZATIONMODE_P0_OFFSET  ( 0x040120 )
#define DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG2_U1_P0_OFFSET      ( 0x054638 )
#define DWC_DDRPHYA1_DBYTE5_TSM0_I2_OFFSET                ( 0x054AC8 )
#define DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG0_U0_P0_OFFSET     ( 0x054240 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B117S2_OFFSET   ( 0x240628 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R2_OFFSET          ( 0x0449AC )
#define DWC_DDRPHYA1_MASTER0_PLLTESTMODE_P0_OFFSET        ( 0x080328 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B6S0_OFFSET     ( 0x2400EC )
#define DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG1_U1_P0_OFFSET     ( 0x048644 )
#define DWC_DDRPHYA1_ACSM0_LOWSPEEDCLOCKDIVIDER_OFFSET    ( 0x100320 )
#define DWC_DDRPHYA1_DBYTE5_TSM0_I3_OFFSET                ( 0x054EC8 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R2_P0_OFFSET       ( 0x044B0C )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B6_OFFSET       ( 0x240074 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B82S1_OFFSET    ( 0x240480 )
#define DWC_DDRPHYA1_MASTER0_PHYINTERRUPTCLEAR_OFFSET     ( 0x080478 )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B12_OFFSET      ( 0x24008C )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL15_OFFSET              ( 0x1003FC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B59S2_OFFSET    ( 0x240370 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B47S1_OFFSET    ( 0x2402DC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B15S1_OFFSET    ( 0x24015C )
#define DWC_DDRPHYA1_PPGC0_PPGCLANE2CRCINMAP1_OFFSET      ( 0x1C0058 )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC0_R0_OFFSET            ( 0x048100 )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL12_OFFSET         ( 0x100370 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B101S0_OFFSET   ( 0x240560 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R1_OFFSET          ( 0x0545A8 )
#define DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R7_OFFSET        ( 0x04DCC8 )
#define DWC_DDRPHYA1_DBYTE2_TSM3_OFFSET                   ( 0x0482D4 )
#define DWC_DDRPHYA1_DBYTE0_TXIMPEDANCECTRL0_B1_P0_OFFSET ( 0x040504 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X17_OFFSET             ( 0x100144 )
#define DWC_DDRPHYA1_DBYTE5_DBYTEMISCMODE_OFFSET          ( 0x054000 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS11_OFFSET ( 0x0804AC )
#define DWC_DDRPHYA1_DBYTE1_PPTDQSCNTINVTRNTG0_P0_OFFSET  ( 0x0442B8 )
#define DWC_DDRPHYA1_DBYTE1_DQ5LNSEL_OFFSET               ( 0x044294 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R2_OFFSET          ( 0x0409AC )
#define DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG2_OFFSET    ( 0x240038 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R5_P0_OFFSET       ( 0x04170C )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R5_P0_OFFSET       ( 0x04D704 )
#define DWC_DDRPHYA1_DBYTE2_TSM1_I5_OFFSET                ( 0x0496CC )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R7_OFFSET          ( 0x049DAC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B18S1_OFFSET    ( 0x240180 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B63S1_OFFSET    ( 0x24039C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B89S0_OFFSET    ( 0x2404D0 )
#define DWC_DDRPHYA1_PPGC0_PRBSGENCTL2_OFFSET             ( 0x1C0198 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R8_P0_OFFSET       ( 0x04A308 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X26_OFFSET             ( 0x1001E8 )
#define DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R2_OFFSET        ( 0x0548C8 )
#define DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R6_OFFSET ( 0x041988 )
#define DWC_DDRPHYA1_DBYTE4_TSM1_I0_OFFSET                ( 0x0502CC )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R5_P0_OFFSET       ( 0x049708 )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC0_R2_OFFSET            ( 0x044900 )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC0_R8_OFFSET            ( 0x042100 )
#define DWC_DDRPHYA1_MASTER0_UCMEMRESETCONTROL_OFFSET     ( 0x08023C )
#define DWC_DDRPHYA1_DBYTE2_TXIMPEDANCECTRL0_B1_P0_OFFSET ( 0x048504 )
#define DWC_DDRPHYA1_DBYTE0_TSMBYTE2_OFFSET               ( 0x040048 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X27_OFFSET             ( 0x1001EC )
#define DWC_DDRPHYA1_MASTER0_DFIHANDSHAKEDELAYS1_OFFSET   ( 0x0804F4 )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC0_R7_OFFSET            ( 0x041D00 )
#define DWC_DDRPHYA1_MASTER0_MAPCAB1TODFI_OFFSET          ( 0x080444 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R8_OFFSET          ( 0x04E1A0 )
#define DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG0_U1_P0_OFFSET     ( 0x048640 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R8_OFFSET          ( 0x0521A0 )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC1_R2_OFFSET            ( 0x0508C0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B21S1_OFFSET    ( 0x2401A4 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R8_OFFSET          ( 0x0421AC )
#define DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG1_U1_P0_OFFSET      ( 0x050744 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R1_OFFSET          ( 0x0445AC )
#define DWC_DDRPHYA1_MASTER0_MAPCAA2TODFI_OFFSET          ( 0x080408 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X28_OFFSET             ( 0x100170 )
#define DWC_DDRPHYA1_MASTER0_MAPCAA5TODFI_OFFSET          ( 0x080414 )
#define DWC_DDRPHYA1_ACSM0_ACSMODTCTRL2_OFFSET            ( 0x100388 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R0_P0_OFFSET       ( 0x050304 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R2_OFFSET          ( 0x0449A0 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R4_P0_OFFSET       ( 0x041304 )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB2_OFFSET  ( 0x08035C )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R6_P0_OFFSET       ( 0x045B04 )
#define DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R1_OFFSET ( 0x048588 )
#define DWC_DDRPHYA1_MASTER0_ANLCDLCALPHDETOUT_OFFSET     ( 0x0800FC )
#define DWC_DDRPHYA1_DBYTE2_PPTINFO_OFFSET                ( 0x0482B0 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R0_P0_OFFSET       ( 0x04C304 )
#define DWC_DDRPHYA1_DBYTE4_TSM2_I7_OFFSET                ( 0x051ED0 )
#define DWC_DDRPHYA1_MASTER0_HWTCAMODE_OFFSET             ( 0x0801DC )
#define DWC_DDRPHYA1_MASTER0_DB2LCDLCALPHDETOUT_OFFSET    ( 0x0800C8 )
#define DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R7_OFFSET        ( 0x049CC8 )
#define DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG2_U0_P0_OFFSET      ( 0x044238 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R8_P0_OFFSET       ( 0x042304 )
#define DWC_DDRPHYA1_DBYTE0_ASYNCDBYTETXDATA_OFFSET       ( 0x0400A0 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X0_OFFSET              ( 0x100080 )
#define DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG2_U1_P0_OFFSET      ( 0x054748 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X9_OFFSET              ( 0x100024 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X0_OFFSET              ( 0x100100 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R3_P0_OFFSET       ( 0x044F04 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B68S0_OFFSET    ( 0x2403D4 )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC1_R0_OFFSET            ( 0x0500C0 )
#define DWC_DDRPHYA1_MASTER0_PHYUPD0GOODCTR_OFFSET        ( 0x0802D8 )
#define DWC_DDRPHYA1_DRTUB0_UCTWRITEPROT_OFFSET           ( 0x3000CC )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R0_OFFSET          ( 0x0501AC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B37S0_OFFSET    ( 0x240260 )
#define DWC_DDRPHYA1_DBYTE2_DQ4LNSEL_OFFSET               ( 0x048290 )
#define DWC_DDRPHYA1_DBYTE0_TSM2_I4_OFFSET                ( 0x0412D0 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X11_OFFSET             ( 0x10012C )
#define DWC_DDRPHYA1_DBYTE1_DQDQSRCVCNTRL2_P0_OFFSET      ( 0x044130 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I6_OFFSET          ( 0x1C1898 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B33S1_OFFSET    ( 0x240234 )
#define DWC_DDRPHYA1_MASTER0_HWTCONTROLOVR0_OFFSET        ( 0x0801E8 )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE2_OFFSET            ( 0x1C00C8 )
#define DWC_DDRPHYA1_MASTER0_CALNINT_OFFSET               ( 0x080274 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B115S1_OFFSET   ( 0x24060C )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R7_OFFSET          ( 0x04DDA8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B77S2_OFFSET    ( 0x240448 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B110S2_OFFSET   ( 0x2405D4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B86S0_OFFSET    ( 0x2404AC )
#define DWC_DDRPHYA1_ANIB3_ATXDLY_P0_OFFSET               ( 0x00C200 )
#define DWC_DDRPHYA1_DBYTE1_RXENDLYTG3_U0_P0_OFFSET       ( 0x04420C )
#define DWC_DDRPHYA1_ANIB0_ATXIMPEDANCE_OFFSET            ( 0x00010C )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC1_R0_OFFSET            ( 0x0540C0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B105S0_OFFSET   ( 0x240590 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R4_OFFSET          ( 0x0491A8 )
#define DWC_DDRPHYA1_DBYTE3_DQ6LNSEL_OFFSET               ( 0x04C298 )
#define DWC_DDRPHYA1_ANIB2_ATXSLEWRATE_OFFSET             ( 0x008154 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R4_OFFSET          ( 0x0551A4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B31S0_OFFSET    ( 0x240218 )
#define DWC_DDRPHYA1_APBONLY0_DFIINITCOMPLETESHADOW_OFFSET ( 0x3403E8 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R4_OFFSET          ( 0x0411A4 )
#define DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG1_U0_P0_OFFSET      ( 0x044344 )
#define DWC_DDRPHYA1_DBYTE5_RXTRAINPATTERNENABLE_OFFSET   ( 0x054040 )
#define DWC_DDRPHYA1_DBYTE3_RXENDLYTG1_U0_P0_OFFSET       ( 0x04C204 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R3_P0_OFFSET       ( 0x050F04 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B40S2_OFFSET    ( 0x24028C )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R7_P0_OFFSET       ( 0x055F04 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X27_OFFSET             ( 0x1000EC )
#define DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R2_OFFSET        ( 0x0488C8 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R6_OFFSET          ( 0x0559AC )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL5_OFFSET          ( 0x100354 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R1_P0_OFFSET       ( 0x040704 )
#define DWC_DDRPHYA1_DBYTE0_TRAININGPARAM_OFFSET          ( 0x040008 )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL8_OFFSET          ( 0x100360 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B36S1_OFFSET    ( 0x240258 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R5_OFFSET          ( 0x0515A0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B72S2_OFFSET    ( 0x24040C )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R4_OFFSET          ( 0x0511A8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B98S1_OFFSET    ( 0x240540 )
#define DWC_DDRPHYA1_DBYTE4_DQ2LNSEL_OFFSET               ( 0x050288 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R1_P0_OFFSET       ( 0x050704 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R2_OFFSET          ( 0x04C9A4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B18S0_OFFSET    ( 0x24017C )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC0_R8_OFFSET            ( 0x046100 )
#define DWC_DDRPHYA1_DBYTE5_TSM0_I5_OFFSET                ( 0x0556C8 )
#define DWC_DDRPHYA1_DBYTE2_RXENDLYTG3_U0_P0_OFFSET       ( 0x04820C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X5_OFFSET              ( 0x100114 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R8_OFFSET          ( 0x04E1A8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B29S2_OFFSET    ( 0x240208 )
#define DWC_DDRPHYA1_DBYTE5_TSM1_I4_OFFSET                ( 0x0552CC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B81S1_OFFSET    ( 0x240474 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R7_OFFSET          ( 0x055DA4 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R7_P0_OFFSET       ( 0x04DF0C )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL21_OFFSET              ( 0x1003B8 )
#define DWC_DDRPHYA1_INITENG0_SEQ0BFIXEDADDRBITS_OFFSET   ( 0x240BFC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B69S0_OFFSET    ( 0x2403E0 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R2_OFFSET          ( 0x04C9A8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B28S1_OFFSET    ( 0x2401F8 )
#define DWC_DDRPHYA1_MASTER0_HWTCONTROLOVR1_OFFSET        ( 0x0801EC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B95S2_OFFSET    ( 0x240520 )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC1_R6_OFFSET            ( 0x0558C0 )
#define DWC_DDRPHYA1_DBYTE3_TXSLEWRATE_B1_P0_OFFSET       ( 0x04C57C )
#define DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R7_OFFSET        ( 0x055CC8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X14_OFFSET             ( 0x100038 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X30_OFFSET             ( 0x100078 )
#define DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG2_U1_P0_OFFSET     ( 0x04C648 )
#define DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG3_U0_P0_OFFSET      ( 0x05423C )
#define DWC_DDRPHYA1_MASTER0_DFIRDDATACSDESTMAP_P0_OFFSET ( 0x0802C0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B6S1_OFFSET     ( 0x2400F0 )
#define DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG1_U1_P0_OFFSET     ( 0x054644 )
#define DWC_DDRPHYA1_DBYTE4_RXENDLYTG2_U0_P0_OFFSET       ( 0x050208 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R3_P0_OFFSET       ( 0x048F08 )
#define DWC_DDRPHYA1_APBONLY0_DCTWRITEPROT_OFFSET         ( 0x3400C4 )
#define DWC_DDRPHYA1_DBYTE0_RXFIFOCHECKSTATUS_OFFSET      ( 0x040158 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTRASN_OFFSET     ( 0x0804E0 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R8_P0_OFFSET       ( 0x04E308 )
#define DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG0_U1_P0_OFFSET      ( 0x048740 )
#define DWC_DDRPHYA1_DBYTE5_TXODTDRVSTREN_B0_P0_OFFSET    ( 0x054134 )
#define DWC_DDRPHYA1_DBYTE1_RXFIFOCONTENTSDBI_OFFSET      ( 0x044170 )
#define DWC_DDRPHYA1_DBYTE1_DQ0LNSEL_OFFSET               ( 0x044280 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B56S1_OFFSET    ( 0x240348 )
#define DWC_DDRPHYA1_MASTER0_DB3LCDLCALPHDETOUT_OFFSET    ( 0x0800CC )
#define DWC_DDRPHYA1_DBYTE5_TSM2_I4_OFFSET                ( 0x0552D0 )
#define DWC_DDRPHYA1_DBYTE1_TESTMODECONFIG_OFFSET         ( 0x04405C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X13_OFFSET             ( 0x100134 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R0_OFFSET          ( 0x0441A8 )
#define DWC_DDRPHYA1_DBYTE1_DQDQSRCVCNTRL_B1_P0_OFFSET    ( 0x04450C )
#define DWC_DDRPHYA1_DBYTE1_ASYNCDBYTETXEN_OFFSET         ( 0x044098 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X30_OFFSET             ( 0x100178 )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC0_R4_OFFSET            ( 0x055100 )
#define DWC_DDRPHYA1_DBYTE5_RXENDLYTG2_U1_P0_OFFSET       ( 0x054608 )
#define DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R6_OFFSET ( 0x055988 )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC1_R3_OFFSET            ( 0x048CC0 )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC0_R1_OFFSET            ( 0x04C500 )
#define DWC_DDRPHYA1_DBYTE5_PPTDQSCNTINVTRNTG0_P0_OFFSET  ( 0x0542B8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X11_OFFSET             ( 0x1001AC )
#define DWC_DDRPHYA1_DBYTE5_TXIMPEDANCECTRL2_B1_P0_OFFSET ( 0x05452C )
#define DWC_DDRPHYA1_DBYTE5_TSM2_I5_OFFSET                ( 0x0556D0 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X22_OFFSET             ( 0x1000D8 )
#define DWC_DDRPHYA1_DBYTE1_TXODTDRVSTREN_B1_P0_OFFSET    ( 0x044534 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R3_OFFSET          ( 0x044DA8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B14S2_OFFSET    ( 0x240154 )
#define DWC_DDRPHYA1_DBYTE3_TSM0_I0_OFFSET                ( 0x04C2C8 )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL3_OFFSET               ( 0x1003CC )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X7_P0_OFFSET      ( 0x100238 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B78S0_OFFSET    ( 0x24044C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B61S0_OFFSET    ( 0x240380 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B40S0_OFFSET    ( 0x240284 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B79S2_OFFSET    ( 0x240460 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R8_P0_OFFSET       ( 0x05230C )
#define DWC_DDRPHYA1_DBYTE1_TXSLEWRATE_B1_P0_OFFSET       ( 0x04457C )
#define DWC_DDRPHYA1_DBYTE5_RXFIFOCONTENTSDBI_OFFSET      ( 0x054170 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R2_OFFSET          ( 0x0509A8 )
#define DWC_DDRPHYA1_ANIB4_ATESTPRBSERRCNT_OFFSET         ( 0x010158 )
#define DWC_DDRPHYA1_DBYTE4_RXENDLYTG2_U1_P0_OFFSET       ( 0x050608 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R3_OFFSET          ( 0x040DA8 )
#define DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG0_U1_P0_OFFSET     ( 0x040640 )
#define DWC_DDRPHYA1_DBYTE4_TSM2_I0_OFFSET                ( 0x0502D0 )
#define DWC_DDRPHYA1_DBYTE3_ASYNCDBYTEMODE_OFFSET         ( 0x04C090 )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B14_OFFSET      ( 0x240094 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R1_P0_OFFSET       ( 0x044700 )
#define DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R0_OFFSET ( 0x054188 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R2_OFFSET          ( 0x0549A8 )
#define DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R5_OFFSET ( 0x049588 )
#define DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG6_OFFSET    ( 0x240048 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R2_OFFSET          ( 0x0509A0 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS3_OFFSET ( 0x08048C )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R6_P0_OFFSET       ( 0x045B00 )
#define DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG1_U0_P0_OFFSET     ( 0x054244 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R3_P0_OFFSET       ( 0x04CF08 )
#define DWC_DDRPHYA1_MASTER0_ACSMGLBLSGLSTPCTRL_OFFSET    ( 0x080208 )
#define DWC_DDRPHYA1_DBYTE3_TSM0_I1_OFFSET                ( 0x04C6C8 )
#define DWC_DDRPHYA1_DBYTE5_DQDQSRCVCNTRL_B0_P0_OFFSET    ( 0x05410C )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B7_OFFSET       ( 0x240078 )
#define DWC_DDRPHYA1_MASTER0_SEQ0BDLY0_P0_OFFSET          ( 0x08002C )
#define DWC_DDRPHYA1_DBYTE1_TSM2_I1_OFFSET                ( 0x0446D0 )
#define DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG0_U0_P0_OFFSET      ( 0x048340 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I5_OFFSET          ( 0x1C1490 )
#define DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG1_U1_P0_OFFSET     ( 0x044644 )
#define DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG2_U1_P0_OFFSET     ( 0x048648 )
#define DWC_DDRPHYA1_DBYTE1_RXFIFOCHECKERRVALUES_OFFSET   ( 0x04415C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B62S2_OFFSET    ( 0x240394 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R4_P0_OFFSET       ( 0x05530C )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R0_P0_OFFSET       ( 0x044304 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B2S2_OFFSET     ( 0x2400C4 )
#define DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG3_U1_P0_OFFSET      ( 0x04C63C )
#define DWC_DDRPHYA1_DBYTE4_TSM1_I8_OFFSET                ( 0x0522CC )
#define DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG3_U1_P0_OFFSET      ( 0x04063C )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R4_P0_OFFSET       ( 0x051304 )
#define DWC_DDRPHYA1_DBYTE2_ASYNCDBYTEMODE_OFFSET         ( 0x048090 )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC0_R2_OFFSET            ( 0x054900 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B38S1_OFFSET    ( 0x240270 )
#define DWC_DDRPHYA1_DBYTE1_TSM2_I3_OFFSET                ( 0x044ED0 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R0_OFFSET          ( 0x0401A0 )
#define DWC_DDRPHYA1_DBYTE2_TSM1_I3_OFFSET                ( 0x048ECC )
#define DWC_DDRPHYA1_DBYTE5_DQ0LNSEL_OFFSET               ( 0x054280 )
#define DWC_DDRPHYA1_DBYTE3_TSM2_I2_OFFSET                ( 0x04CAD0 )
#define DWC_DDRPHYA1_MASTER0_DFIFREQXLAT6_OFFSET          ( 0x0803D8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X16_OFFSET             ( 0x1000C0 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R2_P0_OFFSET       ( 0x048B04 )
#define DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG2_U0_P0_OFFSET      ( 0x040238 )
#define DWC_DDRPHYA1_DBYTE0_DQDQSRCVCNTRL1_OFFSET         ( 0x040128 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R5_OFFSET          ( 0x0555A0 )
#define DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R1_OFFSET        ( 0x0484C8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X22_OFFSET             ( 0x1001D8 )
#define DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R4_OFFSET        ( 0x0490C8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B76S1_OFFSET    ( 0x240438 )
#define DWC_DDRPHYA1_DBYTE3_PPTCTLDYN_OFFSET              ( 0x04C2AC )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R2_P0_OFFSET       ( 0x040B08 )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB5_OFFSET  ( 0x080368 )
#define DWC_DDRPHYA1_DBYTE4_TSM2_I1_OFFSET                ( 0x0506D0 )
#define DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG0_U1_P0_OFFSET      ( 0x044740 )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB0_OFFSET  ( 0x080354 )
#define DWC_DDRPHYA1_DBYTE2_TSM1_I2_OFFSET                ( 0x048ACC )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I6_OFFSET          ( 0x1C1890 )
#define DWC_DDRPHYA1_MASTER0_DB4LCDLCALPHDETOUT_OFFSET    ( 0x0800D0 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R6_P0_OFFSET       ( 0x051B04 )
#define DWC_DDRPHYA1_DBYTE5_ASYNCDBYTERXDATA_OFFSET       ( 0x0540A8 )
#define DWC_DDRPHYA1_DBYTE0_DTSMBLANKINGCTRL_OFFSET       ( 0x0402C4 )
#define DWC_DDRPHYA1_DBYTE5_MTESTMUXSEL_OFFSET            ( 0x054068 )
#define DWC_DDRPHYA1_DBYTE2_TXEQUALIZATIONMODE_P0_OFFSET  ( 0x048120 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTPARITYIN_OFFSET ( 0x0804E8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B57S0_OFFSET    ( 0x240350 )
#define DWC_DDRPHYA1_MASTER0_DQSPREAMBLECONTROL_P0_OFFSET ( 0x080090 )
#define DWC_DDRPHYA1_ACSM0_ACSMCKEVAL_OFFSET              ( 0x100308 )
#define DWC_DDRPHYA1_MASTER0_MAPCAB0TODFI_OFFSET          ( 0x080440 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R0_P0_OFFSET       ( 0x04C300 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R8_OFFSET          ( 0x04E1A4 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R3_P0_OFFSET       ( 0x050F00 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R4_OFFSET          ( 0x04D1AC )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC1_R4_OFFSET            ( 0x0490C0 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R3_P0_OFFSET       ( 0x044F08 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R1_OFFSET          ( 0x0445A8 )
#define DWC_DDRPHYA1_APBONLY0_UCTSHADOWREGS_OFFSET        ( 0x340010 )
#define DWC_DDRPHYA1_DBYTE3_DQDQSRCVCNTRL1_OFFSET         ( 0x04C128 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R0_P0_OFFSET       ( 0x050300 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R5_P0_OFFSET       ( 0x04970C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X26_OFFSET             ( 0x1000E8 )
#define DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R8_OFFSET        ( 0x0560C8 )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC0_R3_OFFSET            ( 0x050D00 )
#define DWC_DDRPHYA1_DBYTE3_TSM1_I7_OFFSET                ( 0x04DECC )
#define DWC_DDRPHYA1_MASTER0_MAPCAA1TODFI_OFFSET          ( 0x080404 )
#define DWC_DDRPHYA1_MASTER0_LP4XMODECFG_OFFSET           ( 0x080184 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R4_OFFSET          ( 0x0451AC )
#define DWC_DDRPHYA1_MASTER0_CORELOOPBACKSEL_OFFSET       ( 0x0801C0 )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL13_OFFSET         ( 0x100374 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B111S2_OFFSET   ( 0x2405E0 )
#define DWC_DDRPHYA1_MASTER0_MSTLCDL1DBGRES_OFFSET        ( 0x080388 )
#define DWC_DDRPHYA1_DBYTE3_RXENDLYTG3_U1_P0_OFFSET       ( 0x04C60C )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R4_OFFSET          ( 0x0511AC )
#define DWC_DDRPHYA1_DBYTE5_TXSLEWRATE_B0_P0_OFFSET       ( 0x05417C )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC1_R8_OFFSET            ( 0x04E0C0 )
#define DWC_DDRPHYA1_DBYTE0_TSMBYTE1_OFFSET               ( 0x040044 )
#define DWC_DDRPHYA1_DBYTE4_DQ3LNSEL_OFFSET               ( 0x05028C )
#define DWC_DDRPHYA1_MASTER0_DLLCONTROL_OFFSET            ( 0x0801E0 )
#define DWC_DDRPHYA1_DBYTE0_PPTCTLSTATIC_OFFSET           ( 0x0402A8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B80S2_OFFSET    ( 0x24046C )
#define DWC_DDRPHYA1_MASTER0_MAPCAA4TODFI_OFFSET          ( 0x080410 )
#define DWC_DDRPHYA1_DBYTE4_TSM1_I1_OFFSET                ( 0x0506CC )
#define DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG0_U1_P0_OFFSET      ( 0x044630 )
#define DWC_DDRPHYA1_DBYTE4_PPTCTLDYN_OFFSET              ( 0x0502AC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B11S1_OFFSET    ( 0x24012C )
#define DWC_DDRPHYA1_DBYTE3_RXENDLYTG2_U0_P0_OFFSET       ( 0x04C208 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B98S0_OFFSET    ( 0x24053C )
#define DWC_DDRPHYA1_MASTER0_PHYUPD0FAILCTR_OFFSET        ( 0x0802EC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B47S2_OFFSET    ( 0x2402E0 )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B11_OFFSET      ( 0x240088 )
#define DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG1_U1_P0_OFFSET      ( 0x054744 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B118S1_OFFSET   ( 0x240630 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R2_OFFSET          ( 0x0509A4 )
#define DWC_DDRPHYA1_DBYTE2_TSM0_I2_OFFSET                ( 0x048AC8 )
#define DWC_DDRPHYA1_MASTER0_PLLCTRL3_OFFSET              ( 0x08032C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B37S1_OFFSET    ( 0x240264 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R1_OFFSET          ( 0x0545AC )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R7_P0_OFFSET       ( 0x049F04 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B59S1_OFFSET    ( 0x24036C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X8_OFFSET              ( 0x1001A0 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R6_OFFSET          ( 0x0459A0 )
#define DWC_DDRPHYA1_DBYTE5_DFIMRL_P0_OFFSET              ( 0x054080 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B92S2_OFFSET    ( 0x2404FC )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R5_OFFSET          ( 0x0515A4 )
#define DWC_DDRPHYA1_DBYTE3_TXIMPEDANCECTRL2_B0_P0_OFFSET ( 0x04C12C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X2_OFFSET              ( 0x100088 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R7_OFFSET          ( 0x04DDA4 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R7_OFFSET          ( 0x055DAC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B89S1_OFFSET    ( 0x2404D4 )
#define DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R6_OFFSET        ( 0x0518C8 )
#define DWC_DDRPHYA1_MASTER0_DFIFREQRATIO_P0_OFFSET       ( 0x0803E8 )
#define DWC_DDRPHYA1_DBYTE2_TXIMPEDANCECTRL0_B0_P0_OFFSET ( 0x048104 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R5_P0_OFFSET       ( 0x04D708 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B63S2_OFFSET    ( 0x2403A0 )
#define DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG1_OFFSET    ( 0x240034 )
#define DWC_DDRPHYA1_DBYTE1_DQ6LNSEL_OFFSET               ( 0x044298 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B100S2_OFFSET   ( 0x24055C )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R5_OFFSET          ( 0x0415A0 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R7_P0_OFFSET       ( 0x041F0C )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R6_P0_OFFSET       ( 0x041B04 )
#define DWC_DDRPHYA1_DBYTE5_RXFIFOINFO_OFFSET             ( 0x054160 )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC0_R1_OFFSET            ( 0x040500 )
#define DWC_DDRPHYA1_DBYTE0_TSMBYTE0_OFFSET               ( 0x040004 )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC1_R3_OFFSET            ( 0x04CCC0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B115S2_OFFSET   ( 0x240610 )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B8_OFFSET       ( 0x24007C )
#define DWC_DDRPHYA1_DBYTE2_PPTDQSCNTINVTRNTG1_P0_OFFSET  ( 0x0482BC )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC1_R7_OFFSET            ( 0x045CC0 )
#define DWC_DDRPHYA1_MASTER0_PHYINTERRUPTMASK_OFFSET      ( 0x080474 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R3_P0_OFFSET       ( 0x04CF04 )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL14_OFFSET              ( 0x1003F8 )
#define DWC_DDRPHYA1_MASTER0_PHYINTERRUPTFWCONTROL_OFFSET ( 0x080470 )
#define DWC_DDRPHYA1_DBYTE5_TSM1_I5_OFFSET                ( 0x0556CC )
#define DWC_DDRPHYA1_INITENG0_PRESEQUENCEREG0B0S2_OFFSET  ( 0x240008 )
#define DWC_DDRPHYA1_DBYTE1_TSM2_I6_OFFSET                ( 0x045AD0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B25S2_OFFSET    ( 0x2401D8 )
#define DWC_DDRPHYA1_DBYTE3_DQ5LNSEL_OFFSET               ( 0x04C294 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I1_OFFSET          ( 0x1C0490 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R4_OFFSET          ( 0x0551A0 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R3_OFFSET          ( 0x054DA0 )
#define DWC_DDRPHYA1_DBYTE3_DBYTEALLDTSMCTRL0_OFFSET      ( 0x04C2E4 )
#define DWC_DDRPHYA1_DBYTE4_TSMBYTE5_OFFSET               ( 0x050060 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B40S1_OFFSET    ( 0x240288 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B114S0_OFFSET   ( 0x2405FC )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R1_P0_OFFSET       ( 0x050708 )
#define DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R7_OFFSET ( 0x051D88 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B5S1_OFFSET     ( 0x2400E4 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X23_OFFSET             ( 0x10005C )
#define DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R4_OFFSET        ( 0x0510C8 )
#define DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG3_U0_P0_OFFSET     ( 0x05024C )
#define DWC_DDRPHYA1_DBYTE4_DQ4LNSEL_OFFSET               ( 0x050290 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B109S0_OFFSET   ( 0x2405C0 )
#define DWC_DDRPHYA1_ACSM0_ACSMODTCTRL1_OFFSET            ( 0x100384 )
#define DWC_DDRPHYA1_DBYTE1_PPTRXENEVNT_OFFSET            ( 0x0442B4 )
#define DWC_DDRPHYA1_DBYTE4_RXFIFOINFO_OFFSET             ( 0x050160 )
#define DWC_DDRPHYA1_DBYTE1_TSM2_I5_OFFSET                ( 0x0456D0 )
#define DWC_DDRPHYA1_MASTER0_PHYALERTSTATUS_OFFSET        ( 0x08003C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B29S1_OFFSET    ( 0x240204 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X8_OFFSET              ( 0x100120 )
#define DWC_DDRPHYA1_PPGC0_PRBSGENCTL_OFFSET              ( 0x1C0180 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R6_OFFSET          ( 0x0419A8 )
#define DWC_DDRPHYA1_DBYTE3_RXFIFOCONTENTSDQ3210_OFFSET   ( 0x04C168 )
#define DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG0_U0_P0_OFFSET      ( 0x044340 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B30S2_OFFSET    ( 0x240214 )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL6_OFFSET          ( 0x100358 )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC1_R0_OFFSET            ( 0x0480C0 )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X1_P0_OFFSET      ( 0x100208 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R2_OFFSET          ( 0x04C9A0 )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC1_R1_OFFSET            ( 0x0404C0 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R5_P0_OFFSET       ( 0x045700 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R8_P0_OFFSET       ( 0x042300 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R2_OFFSET          ( 0x0489AC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B81S2_OFFSET    ( 0x240478 )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL0_OFFSET          ( 0x100340 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R1_P0_OFFSET       ( 0x050700 )
#define DWC_DDRPHYA1_INITENG0_SEQ0BGPR7_P0_OFFSET         ( 0x24081C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B82S2_OFFSET    ( 0x240484 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B85S0_OFFSET    ( 0x2404A0 )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB3_OFFSET  ( 0x080360 )
#define DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG1_U1_P0_OFFSET      ( 0x04C744 )
#define DWC_DDRPHYA1_DBYTE2_TSMBYTE1_OFFSET               ( 0x048044 )
#define DWC_DDRPHYA1_MASTER0_MASUPDGOODCTR_OFFSET         ( 0x0802D4 )
#define DWC_DDRPHYA1_DRTUB0_UCTDATWRITEONLY_OFFSET        ( 0x3000D0 )
#define DWC_DDRPHYA1_DBYTE1_DTSMUPTHLDXINGIND_OFFSET      ( 0x0442DC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B51S1_OFFSET    ( 0x24030C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X10_OFFSET             ( 0x100128 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B1S1_OFFSET     ( 0x2400B4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B66S1_OFFSET    ( 0x2403C0 )
#define DWC_DDRPHYA1_MASTER0_DFIPHYUPD_OFFSET             ( 0x080084 )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC1_R2_OFFSET            ( 0x0448C0 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R8_P0_OFFSET       ( 0x04A304 )
#define DWC_DDRPHYA1_DBYTE0_RXFIFOCHECKERRVALUES_OFFSET   ( 0x04015C )
#define DWC_DDRPHYA1_DBYTE2_DQ5LNSEL_OFFSET               ( 0x048294 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R0_P0_OFFSET       ( 0x040300 )
#define DWC_DDRPHYA1_DBYTE2_TSM0_I0_OFFSET                ( 0x0482C8 )
#define DWC_DDRPHYA1_DBYTE0_DTSMTRAINMODECTRL_OFFSET      ( 0x04007C )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC1_R7_OFFSET            ( 0x051CC0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B101S1_OFFSET   ( 0x240564 )
#define DWC_DDRPHYA1_DBYTE3_TSM1_I1_OFFSET                ( 0x04C6CC )
#define DWC_DDRPHYA1_DRTUB0_PUBREV_OFFSET                 ( 0x3003B8 )
#define DWC_DDRPHYA1_ANIB2_ATXDLY_P0_OFFSET               ( 0x008200 )
#define DWC_DDRPHYA1_MASTER0_CALCMPR5_OFFSET              ( 0x080270 )
#define DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG1_U1_P0_OFFSET     ( 0x040644 )
#define DWC_DDRPHYA1_MASTER0_ATESTMODE_OFFSET             ( 0x080048 )
#define DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R4_OFFSET ( 0x041188 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R5_P0_OFFSET       ( 0x041700 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X23_OFFSET             ( 0x10015C )
#define DWC_DDRPHYA1_DBYTE0_TSM0_I5_OFFSET                ( 0x0416C8 )
#define DWC_DDRPHYA1_DBYTE5_TSM0_I1_OFFSET                ( 0x0546C8 )
#define DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG2_U0_P0_OFFSET      ( 0x054238 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B55S1_OFFSET    ( 0x24033C )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X0_P0_OFFSET      ( 0x100200 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X3_OFFSET              ( 0x10010C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B38S0_OFFSET    ( 0x24026C )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC1_R0_OFFSET            ( 0x0440C0 )
#define DWC_DDRPHYA1_DBYTE3_DBYTEMISCMODE_OFFSET          ( 0x04C000 )
#define DWC_DDRPHYA1_MASTER0_HWTLPCSENBYPASS_OFFSET       ( 0x0801D0 )
#define DWC_DDRPHYA1_DBYTE2_TSM2_I3_OFFSET                ( 0x048ED0 )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE0_OFFSET            ( 0x1C00C0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B13S2_OFFSET    ( 0x240148 )
#define DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG1_U0_P0_OFFSET      ( 0x048344 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B96S2_OFFSET    ( 0x24052C )
#define DWC_DDRPHYA1_DBYTE3_PPTCTLSTATIC_OFFSET           ( 0x04C2A8 )
#define DWC_DDRPHYA1_MASTER0_PLLCTRL1_P0_OFFSET           ( 0x08031C )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B5_OFFSET       ( 0x240070 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R4_OFFSET          ( 0x0491A0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B36S2_OFFSET    ( 0x24025C )
#define DWC_DDRPHYA1_PPGC0_PRBSGENSTATEHI_OFFSET          ( 0x1C0188 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R3_OFFSET          ( 0x050DA0 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I0_OFFSET          ( 0x1C0090 )
#define DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG3_U1_P0_OFFSET      ( 0x05063C )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS9_OFFSET ( 0x0804A4 )
#define DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG2_U1_P0_OFFSET      ( 0x040638 )
#define DWC_DDRPHYA1_DBYTE4_TXIMPEDANCECTRL0_B1_P0_OFFSET ( 0x050504 )
#define DWC_DDRPHYA1_DBYTE3_TSMBYTE3_OFFSET               ( 0x04C04C )
#define DWC_DDRPHYA1_MASTER0_SARINITVALS_OFFSET           ( 0x08011C )
#define DWC_DDRPHYA1_MASTER0_MAPCAB7TODFI_OFFSET          ( 0x08045C )
#define DWC_DDRPHYA1_MASTER0_DLLGAINCTL_P0_OFFSET         ( 0x0801F0 )
#define DWC_DDRPHYA1_DBYTE5_DQ4LNSEL_OFFSET               ( 0x054290 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B39S2_OFFSET    ( 0x240280 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X1_OFFSET              ( 0x100004 )
#define DWC_DDRPHYA1_MASTER0_HWTLPCSMULTICAST_OFFSET      ( 0x0800A0 )
#define DWC_DDRPHYA1_DBYTE2_RXENDLYTG0_U1_P0_OFFSET       ( 0x048600 )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC1_R8_OFFSET            ( 0x04A0C0 )
#define DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG1_U1_P0_OFFSET      ( 0x054634 )
#define DWC_DDRPHYA1_DBYTE5_DTSMUPTHLDXINGIND_OFFSET      ( 0x0542DC )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R1_OFFSET          ( 0x0545A0 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS0_OFFSET ( 0x080480 )
#define DWC_DDRPHYA1_DBYTE3_DQSVALUEOVERRIDE_OFFSET       ( 0x04C08C )
#define DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG3_U0_P0_OFFSET     ( 0x04024C )
#define DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG3_U1_P0_OFFSET     ( 0x04C64C )
#define DWC_DDRPHYA1_INITENG0_PHYINLP3_OFFSET             ( 0x2400A0 )
#define DWC_DDRPHYA1_DBYTE4_TSM0_I3_OFFSET                ( 0x050EC8 )
#define DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG1_U0_P0_OFFSET     ( 0x048244 )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC1_R1_OFFSET            ( 0x0484C0 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R1_OFFSET          ( 0x0545A4 )
#define DWC_DDRPHYA1_DBYTE1_TSMBYTE0_OFFSET               ( 0x044004 )
#define DWC_DDRPHYA1_PPGC0_PPGCCTRL1_OFFSET               ( 0x1C0044 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B103S0_OFFSET   ( 0x240578 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B61S1_OFFSET    ( 0x240384 )
#define DWC_DDRPHYA1_DBYTE5_TSM1_I1_OFFSET                ( 0x0546CC )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X27_OFFSET             ( 0x10016C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B58S0_OFFSET    ( 0x24035C )
#define DWC_DDRPHYA1_DBYTE5_RXENDLYTG0_U1_P0_OFFSET       ( 0x054600 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B46S2_OFFSET    ( 0x2402D4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B71S0_OFFSET    ( 0x2403F8 )
#define DWC_DDRPHYA1_MASTER0_DFIFREQXLAT5_OFFSET          ( 0x0803D4 )
#define DWC_DDRPHYA1_DBYTE4_TSM1_I5_OFFSET                ( 0x0516CC )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTCASN_OFFSET     ( 0x0804DC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B67S0_OFFSET    ( 0x2403C8 )
#define DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R1_OFFSET ( 0x054588 )
#define DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG0_U1_P0_OFFSET     ( 0x044640 )
#define DWC_DDRPHYA1_DBYTE5_TSM2_I2_OFFSET                ( 0x054AD0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B44S1_OFFSET    ( 0x2402B8 )
#define DWC_DDRPHYA1_DBYTE3_DQ0LNSEL_OFFSET               ( 0x04C280 )
#define DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG2_U0_P0_OFFSET     ( 0x04C248 )
#define DWC_DDRPHYA1_DBYTE4_TSM2_I8_OFFSET                ( 0x0522D0 )
#define DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG5_OFFSET    ( 0x240044 )
#define DWC_DDRPHYA1_DBYTE2_TSM1_I6_OFFSET                ( 0x049ACC )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X16_OFFSET             ( 0x100040 )
#define DWC_DDRPHYA1_ANIB0_ATESTPRBSERR_OFFSET            ( 0x00014C )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R3_OFFSET          ( 0x048DA4 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R5_P0_OFFSET       ( 0x05170C )
#define DWC_DDRPHYA1_DBYTE0_TSM0_I3_OFFSET                ( 0x040EC8 )
#define DWC_DDRPHYA1_DBYTE5_PPTCTLDYN_OFFSET              ( 0x0542AC )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC1_R3_OFFSET            ( 0x044CC0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B84S2_OFFSET    ( 0x24049C )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC0_R8_OFFSET            ( 0x04E100 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R1_P0_OFFSET       ( 0x04C70C )
#define DWC_DDRPHYA1_DBYTE0_PPTCTLDYN_OFFSET              ( 0x0402AC )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X10_OFFSET             ( 0x1001A8 )
#define DWC_DDRPHYA1_DBYTE0_RXENDLYTG1_U1_P0_OFFSET       ( 0x040604 )
#define DWC_DDRPHYA1_DBYTE5_PPTDQSCNTINVTRNTG1_P0_OFFSET  ( 0x0542BC )
#define DWC_DDRPHYA1_DBYTE5_RXENDLYTG1_U1_P0_OFFSET       ( 0x054604 )
#define DWC_DDRPHYA1_DBYTE2_RXENDLYTG0_U0_P0_OFFSET       ( 0x048200 )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB6_OFFSET  ( 0x08036C )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R8_P0_OFFSET       ( 0x052308 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R6_P0_OFFSET       ( 0x04DB0C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B64S1_OFFSET    ( 0x2403A8 )
#define DWC_DDRPHYA1_DBYTE0_ASYNCDBYTEMODE_OFFSET         ( 0x040090 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B16S1_OFFSET    ( 0x240168 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B7S0_OFFSET     ( 0x2400F8 )
#define DWC_DDRPHYA1_DBYTE3_TXODTDRVSTREN_B1_P0_OFFSET    ( 0x04C534 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R8_P0_OFFSET       ( 0x056300 )
#define DWC_DDRPHYA1_MASTER0_TXCALPOVR_OFFSET             ( 0x080058 )
#define DWC_DDRPHYA1_MASTER0_DB5LCDLCALPHDETOUT_OFFSET    ( 0x0800D4 )
#define DWC_DDRPHYA1_DBYTE3_TXIMPEDANCECTRL0_B1_P0_OFFSET ( 0x04C504 )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X7_P0_OFFSET      ( 0x10023C )
#define DWC_DDRPHYA1_ANIB2_MTESTMUXSEL_OFFSET             ( 0x008068 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R4_P0_OFFSET       ( 0x051300 )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL6_OFFSET               ( 0x1003D8 )
#define DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG2_U1_P0_OFFSET      ( 0x050748 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B28S0_OFFSET    ( 0x2401F4 )
#define DWC_DDRPHYA1_DBYTE0_TSM0_I1_OFFSET                ( 0x0406C8 )
#define DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG0_U0_P0_OFFSET      ( 0x054340 )
#define DWC_DDRPHYA1_DBYTE5_DQ7LNSEL_OFFSET               ( 0x05429C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B93S2_OFFSET    ( 0x240508 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R1_OFFSET          ( 0x0445A0 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R1_OFFSET          ( 0x0405A4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B77S0_OFFSET    ( 0x240440 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B56S0_OFFSET    ( 0x240344 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B76S0_OFFSET    ( 0x240434 )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE10_OFFSET           ( 0x1C00E8 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I3_OFFSET          ( 0x1C0C9C )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R5_OFFSET          ( 0x0495A8 )
#define DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG3_U0_P0_OFFSET      ( 0x04423C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B60S2_OFFSET    ( 0x24037C )
#define DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R3_OFFSET ( 0x040D88 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R0_P0_OFFSET       ( 0x05430C )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R4_OFFSET          ( 0x0411A0 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X25_OFFSET             ( 0x100064 )
#define DWC_DDRPHYA1_DBYTE4_DBYTEALLDTSMCTRL0_OFFSET      ( 0x0502E4 )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL8_OFFSET               ( 0x1003E0 )
#define DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG1_U0_P0_OFFSET      ( 0x04C234 )
#define DWC_DDRPHYA1_DBYTE0_DBYTEALLDTSMCTRL0_OFFSET      ( 0x0402E4 )
#define DWC_DDRPHYA1_DBYTE0_TXIMPEDANCECTRL0_B0_P0_OFFSET ( 0x040104 )
#define DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG0_U0_P0_OFFSET      ( 0x048230 )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC0_R5_OFFSET            ( 0x049500 )
#define DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R3_OFFSET ( 0x048D88 )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC1_R5_OFFSET            ( 0x0494C0 )
#define DWC_DDRPHYA1_DBYTE1_DXLCDLSTATUS_OFFSET           ( 0x044390 )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC1_R6_OFFSET            ( 0x04D8C0 )
#define DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R4_OFFSET        ( 0x04D0C8 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R2_OFFSET          ( 0x04C9AC )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I0_OFFSET          ( 0x1C009C )
#define DWC_DDRPHYA1_DBYTE1_TXIMPEDANCECTRL2_B1_P0_OFFSET ( 0x04452C )
#define DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R0_OFFSET        ( 0x0500C8 )
#define DWC_DDRPHYA1_INITENG0_SEQ0BGPR2_P0_OFFSET         ( 0x240808 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R8_OFFSET          ( 0x04A1A4 )
#define DWC_DDRPHYA1_MASTER0_PHYUPD1FAILCTR_OFFSET        ( 0x0802F0 )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC1_R3_OFFSET            ( 0x054CC0 )
#define DWC_DDRPHYA1_DBYTE0_DQ7LNSEL_OFFSET               ( 0x04029C )
#define DWC_DDRPHYA1_DBYTE3_MTESTMUXSEL_OFFSET            ( 0x04C068 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B50S2_OFFSET    ( 0x240304 )
#define DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R2_OFFSET ( 0x04C988 )
#define DWC_DDRPHYA1_DBYTE5_USEDQSENREPLICA_P0_OFFSET     ( 0x05400C )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R0_P0_OFFSET       ( 0x04030C )
#define DWC_DDRPHYA1_DBYTE2_RXFIFOCONTENTSDBI_OFFSET      ( 0x048170 )
#define DWC_DDRPHYA1_DBYTE2_DQ2LNSEL_OFFSET               ( 0x048288 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B1S0_OFFSET     ( 0x2400B0 )
#define DWC_DDRPHYA1_DBYTE4_DTSMTRAINMODECTRL_OFFSET      ( 0x05007C )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R7_P0_OFFSET       ( 0x049F00 )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL10_OFFSET         ( 0x100368 )
#define DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG2_U1_P0_OFFSET      ( 0x04C748 )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC0_R6_OFFSET            ( 0x041900 )
#define DWC_DDRPHYA1_DBYTE1_DTSMLOTHLDXINGIND_OFFSET      ( 0x0442E0 )
#define DWC_DDRPHYA1_DBYTE2_TXIMPEDANCECTRL1_B0_P0_OFFSET ( 0x048124 )
#define DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R0_OFFSET        ( 0x0540C8 )
#define DWC_DDRPHYA1_MASTER0_DFIFREQXLAT0_OFFSET          ( 0x0803C0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B51S0_OFFSET    ( 0x240308 )
#define DWC_DDRPHYA1_DBYTE0_DXLCDLSTATUS_OFFSET           ( 0x040390 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R2_P0_OFFSET       ( 0x040B04 )
#define DWC_DDRPHYA1_DBYTE0_TSM0_I7_OFFSET                ( 0x041EC8 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R6_OFFSET          ( 0x0519A8 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS14_OFFSET ( 0x0804B8 )
#define DWC_DDRPHYA1_DBYTE2_DTSMLOTHLDXINGIND_OFFSET      ( 0x0482E0 )
#define DWC_DDRPHYA1_ANIB1_ATXDLY_P0_OFFSET               ( 0x004200 )
#define DWC_DDRPHYA1_DBYTE2_TSM1_I4_OFFSET                ( 0x0492CC )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL1_OFFSET          ( 0x100344 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B72S1_OFFSET    ( 0x240408 )
#define DWC_DDRPHYA1_DBYTE0_TXIMPEDANCECTRL1_B1_P0_OFFSET ( 0x040524 )
#define DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG3_U0_P0_OFFSET      ( 0x04C34C )
#define DWC_DDRPHYA1_DBYTE5_DBYTEALLDTSMCTRL2_OFFSET      ( 0x0542EC )
#define DWC_DDRPHYA1_DBYTE4_TSM2_I2_OFFSET                ( 0x050AD0 )
#define DWC_DDRPHYA1_PPGC0_PRBSGENSTATELO_OFFSET          ( 0x1C0184 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B30S1_OFFSET    ( 0x240210 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R8_OFFSET          ( 0x0461A0 )
#define DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R3_OFFSET ( 0x054D88 )
#define DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R0_OFFSET ( 0x044188 )
#define DWC_DDRPHYA1_DBYTE3_RXFIFOCHECKSTATUS_OFFSET      ( 0x04C158 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B113S2_OFFSET   ( 0x2405F8 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R3_OFFSET          ( 0x040DAC )
#define DWC_DDRPHYA1_DBYTE4_DTSMBLANKINGCTRL_OFFSET       ( 0x0502C4 )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC1_R3_OFFSET            ( 0x040CC0 )
#define DWC_DDRPHYA1_DBYTE5_RXFIFOVISIBILITY_OFFSET       ( 0x054164 )
#define DWC_DDRPHYA1_DBYTE0_RXENDLYTG0_U0_P0_OFFSET       ( 0x040200 )
#define DWC_DDRPHYA1_DBYTE5_TSM0_I6_OFFSET                ( 0x055AC8 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R3_P0_OFFSET       ( 0x050F0C )
#define DWC_DDRPHYA1_DBYTE1_MTESTMUXSEL_OFFSET            ( 0x044068 )
#define DWC_DDRPHYA1_DBYTE4_TSM2_I4_OFFSET                ( 0x0512D0 )
#define DWC_DDRPHYA1_MASTER0_DLLTRAINPARAM_OFFSET         ( 0x0801C4 )
#define DWC_DDRPHYA1_DBYTE3_RXENDLYTG2_U1_P0_OFFSET       ( 0x04C608 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R4_OFFSET          ( 0x0451A8 )
#define DWC_DDRPHYA1_DBYTE3_TSM2_I8_OFFSET                ( 0x04E2D0 )
#define DWC_DDRPHYA1_DBYTE2_TSMBYTE4_OFFSET               ( 0x048050 )
#define DWC_DDRPHYA1_DBYTE2_DTSMTRAINMODECTRL_OFFSET      ( 0x04807C )
#define DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG1_U1_P0_OFFSET      ( 0x044634 )
#define DWC_DDRPHYA1_DBYTE4_TSM1_I6_OFFSET                ( 0x051ACC )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X0_P0_OFFSET      ( 0x100204 )
#define DWC_DDRPHYA1_DBYTE3_TSM0_I3_OFFSET                ( 0x04CEC8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B111S1_OFFSET   ( 0x2405DC )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R1_OFFSET          ( 0x0405A0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B29S0_OFFSET    ( 0x240200 )
#define DWC_DDRPHYA1_DBYTE3_DQDQSRCVCNTRL2_P0_OFFSET      ( 0x04C130 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X4_OFFSET              ( 0x100010 )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC1_R2_OFFSET            ( 0x0548C0 )
#define DWC_DDRPHYA1_DBYTE1_TSMBYTE2_OFFSET               ( 0x044048 )
#define DWC_DDRPHYA1_DBYTE2_TXODTDRVSTREN_B1_P0_OFFSET    ( 0x048534 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTBANK0_OFFSET    ( 0x0804C8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B80S0_OFFSET    ( 0x240464 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R7_OFFSET          ( 0x041DAC )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R1_P0_OFFSET       ( 0x048708 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I2_OFFSET          ( 0x1C0894 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B100S1_OFFSET   ( 0x240558 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X17_OFFSET             ( 0x1001C4 )
#define DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG3_U0_P0_OFFSET      ( 0x05434C )
#define DWC_DDRPHYA1_INITENG0_SEQ0BGPR1_P0_OFFSET         ( 0x240804 )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC0_R3_OFFSET            ( 0x048D00 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B92S1_OFFSET    ( 0x2404F8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X9_OFFSET              ( 0x1000A4 )
#define DWC_DDRPHYA1_DBYTE3_TXSLEWRATE_B0_P0_OFFSET       ( 0x04C17C )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R7_P0_OFFSET       ( 0x04DF04 )
#define DWC_DDRPHYA1_DBYTE0_DQDQSRCVCNTRL_B1_P0_OFFSET    ( 0x04050C )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL16_OFFSET              ( 0x1003A4 )
#define DWC_DDRPHYA1_DBYTE4_DQDQSRCVCNTRL1_OFFSET         ( 0x050128 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R8_P0_OFFSET       ( 0x046304 )
#define DWC_DDRPHYA1_DBYTE2_RXFIFOCHECKSTATUS_OFFSET      ( 0x048158 )
#define DWC_DDRPHYA1_DBYTE2_PPTCTLSTATIC_OFFSET           ( 0x0482A8 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R7_OFFSET          ( 0x041DA4 )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC0_R6_OFFSET            ( 0x045900 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X1_OFFSET              ( 0x100084 )
#define DWC_DDRPHYA1_DBYTE1_TRAININGPARAM_OFFSET          ( 0x044008 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B20S2_OFFSET    ( 0x24019C )
#define DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG3_U0_P0_OFFSET     ( 0x04824C )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL13_OFFSET              ( 0x1003F4 )
#define DWC_DDRPHYA1_MASTER0_LCDLDBGCNTL_OFFSET           ( 0x08038C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B90S2_OFFSET    ( 0x2404E4 )
#define DWC_DDRPHYA1_DBYTE5_TSM2_I0_OFFSET                ( 0x0542D0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B88S1_OFFSET    ( 0x2404C8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B10S2_OFFSET    ( 0x240124 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B53S1_OFFSET    ( 0x240324 )
#define DWC_DDRPHYA1_DBYTE4_DTSMLOTHLDXINGIND_OFFSET      ( 0x0502E0 )
#define DWC_DDRPHYA1_DBYTE1_DQ7LNSEL_OFFSET               ( 0x04429C )
#define DWC_DDRPHYA1_DBYTE4_TSM1_I3_OFFSET                ( 0x050ECC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B49S2_OFFSET    ( 0x2402F8 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R4_P0_OFFSET       ( 0x04D300 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B85S2_OFFSET    ( 0x2404A8 )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC1_R7_OFFSET            ( 0x04DCC0 )
#define DWC_DDRPHYA1_DBYTE4_PPTINFO_OFFSET                ( 0x0502B0 )
#define DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R8_OFFSET ( 0x052188 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B25S1_OFFSET    ( 0x2401D4 )
#define DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG0_U0_P0_OFFSET      ( 0x04C230 )
#define DWC_DDRPHYA1_DBYTE2_DQ6LNSEL_OFFSET               ( 0x048298 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B119S1_OFFSET   ( 0x24063C )
#define DWC_DDRPHYA1_MASTER0_PLLENDOFCAL_OFFSET           ( 0x080334 )
#define DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG0_U1_P0_OFFSET      ( 0x048630 )
#define DWC_DDRPHYA1_DBYTE4_RXFIFOCONTENTSDQ3210_OFFSET   ( 0x050168 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R4_P0_OFFSET       ( 0x04130C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B117S1_OFFSET   ( 0x240624 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R7_P0_OFFSET       ( 0x041F00 )
#define DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG3_U1_P0_OFFSET      ( 0x05074C )
#define DWC_DDRPHYA1_DBYTE0_TSMBYTE3_OFFSET               ( 0x04004C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X16_OFFSET             ( 0x100140 )
#define DWC_DDRPHYA1_MASTER0_MAPCAA0TODFI_OFFSET          ( 0x080400 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B65S1_OFFSET    ( 0x2403B4 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R3_P0_OFFSET       ( 0x044F0C )
#define DWC_DDRPHYA1_DBYTE0_TSM0_I6_OFFSET                ( 0x041AC8 )
#define DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R5_OFFSET        ( 0x0454C8 )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE6_OFFSET            ( 0x1C00D8 )
#define DWC_DDRPHYA1_ANIB0_ATXDLY_P0_OFFSET               ( 0x000200 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R0_OFFSET          ( 0x0541A8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X11_OFFSET             ( 0x10002C )
#define DWC_DDRPHYA1_DBYTE3_TXIMPEDANCECTRL0_B0_P0_OFFSET ( 0x04C104 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B74S2_OFFSET    ( 0x240424 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B104S0_OFFSET   ( 0x240584 )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC0_R1_OFFSET            ( 0x054500 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X29_OFFSET             ( 0x1001F4 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R7_OFFSET          ( 0x051DA4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B81S0_OFFSET    ( 0x240470 )
#define DWC_DDRPHYA1_DBYTE2_DQSVALUEOVERRIDE_OFFSET       ( 0x04808C )
#define DWC_DDRPHYA1_DBYTE4_DQ5LNSEL_OFFSET               ( 0x050294 )
#define DWC_DDRPHYA1_DBYTE4_RXFIFOVISIBILITY_OFFSET       ( 0x050164 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R3_OFFSET          ( 0x048DA0 )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC1_R7_OFFSET            ( 0x049CC0 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R0_OFFSET          ( 0x0501A8 )
#define DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R4_OFFSET ( 0x055188 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B87S1_OFFSET    ( 0x2404BC )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC0_R1_OFFSET            ( 0x044500 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B3S1_OFFSET     ( 0x2400CC )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R6_OFFSET          ( 0x0459A8 )
#define DWC_DDRPHYA1_DBYTE0_TXIMPEDANCECTRL1_B0_P0_OFFSET ( 0x040124 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X25_OFFSET             ( 0x1001E4 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X26_OFFSET             ( 0x100168 )
#define DWC_DDRPHYA1_DBYTE2_TSMBYTE3_OFFSET               ( 0x04804C )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC0_R2_OFFSET            ( 0x04C900 )
#define DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG1_U0_P0_OFFSET      ( 0x054344 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X20_OFFSET             ( 0x1001D0 )
#define DWC_DDRPHYA1_DBYTE4_TXIMPEDANCECTRL1_B1_P0_OFFSET ( 0x050524 )
#define DWC_DDRPHYA1_MASTER0_LP4XPSTDQSCFG_P0_OFFSET      ( 0x080190 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R2_OFFSET          ( 0x0489A4 )
#define DWC_DDRPHYA1_DBYTE5_DTSMLOTHLDXINGIND_OFFSET      ( 0x0542E0 )
#define DWC_DDRPHYA1_ANIB2_ATESTPRBSERRCNT_OFFSET         ( 0x008158 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R7_OFFSET          ( 0x049DA8 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R6_P0_OFFSET       ( 0x041B0C )
#define DWC_DDRPHYA1_ANIB0_ATXSLEWRATE_OFFSET             ( 0x000154 )
#define DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG4_OFFSET    ( 0x240040 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R2_P0_OFFSET       ( 0x044B00 )
#define DWC_DDRPHYA1_DBYTE1_DBYTEMISCMODE_OFFSET          ( 0x044000 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R8_OFFSET          ( 0x04A1A0 )
#define DWC_DDRPHYA1_DBYTE0_DTSMLOTHLDXINGIND_OFFSET      ( 0x0402E0 )
#define DWC_DDRPHYA1_DBYTE1_TSM0_I1_OFFSET                ( 0x0446C8 )
#define DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG0_U0_P0_OFFSET     ( 0x048240 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTBANK1_OFFSET    ( 0x0804CC )
#define DWC_DDRPHYA1_MASTER0_TXRDPTRINIT_OFFSET           ( 0x0803E0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B61S2_OFFSET    ( 0x240388 )
#define DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG0_U1_P0_OFFSET      ( 0x054630 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R0_OFFSET          ( 0x04C1A0 )
#define DWC_DDRPHYA1_MASTER0_LCDLCALPHASE_OFFSET          ( 0x080210 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B71S1_OFFSET    ( 0x2403FC )
#define DWC_DDRPHYA1_DBYTE0_TSM0_I4_OFFSET                ( 0x0412C8 )
#define DWC_DDRPHYA1_DBYTE5_TSM1_I2_OFFSET                ( 0x054ACC )
#define DWC_DDRPHYA1_DBYTE2_TSM2_I6_OFFSET                ( 0x049AD0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B44S2_OFFSET    ( 0x2402BC )
#define DWC_DDRPHYA1_DBYTE4_TSM0_I5_OFFSET                ( 0x0516C8 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R4_P0_OFFSET       ( 0x04930C )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R8_P0_OFFSET       ( 0x04630C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B49S0_OFFSET    ( 0x2402F0 )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X4_P0_OFFSET      ( 0x100220 )
#define DWC_DDRPHYA1_DBYTE1_RXFIFOVISIBILITY_OFFSET       ( 0x044164 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R5_P0_OFFSET       ( 0x055708 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B39S0_OFFSET    ( 0x240278 )
#define DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG3_U1_P0_OFFSET     ( 0x04064C )
#define DWC_DDRPHYA1_MASTER0_CALZAP_OFFSET                ( 0x080224 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R2_P0_OFFSET       ( 0x050B00 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B116S2_OFFSET   ( 0x24061C )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R5_P0_OFFSET       ( 0x041704 )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC0_R4_OFFSET            ( 0x045100 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B64S2_OFFSET    ( 0x2403AC )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R2_P0_OFFSET       ( 0x048B0C )
#define DWC_DDRPHYA1_DBYTE3_TSMBYTE0_OFFSET               ( 0x04C004 )
#define DWC_DDRPHYA1_MASTER0_PMIENABLE_OFFSET             ( 0x080074 )
#define DWC_DDRPHYA1_DRTUB0_UCTWRITEONLY_OFFSET           ( 0x3000C8 )
#define DWC_DDRPHYA1_DBYTE0_PPTINFO_OFFSET                ( 0x0402B0 )
#define DWC_DDRPHYA1_DBYTE4_ASYNCDBYTETXDATA_OFFSET       ( 0x0500A0 )
#define DWC_DDRPHYA1_DBYTE2_RXENDLYTG1_U0_P0_OFFSET       ( 0x048204 )
#define DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG1_U1_P0_OFFSET      ( 0x040634 )
#define DWC_DDRPHYA1_MASTER0_PDAMRSWRITEMODE_OFFSET       ( 0x080088 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X2_OFFSET              ( 0x100008 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B1S2_OFFSET     ( 0x2400B8 )
#define DWC_DDRPHYA1_DBYTE4_TXODTDRVSTREN_B1_P0_OFFSET    ( 0x050534 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R4_P0_OFFSET       ( 0x04530C )
#define DWC_DDRPHYA1_DBYTE5_DQSVALUEOVERRIDE_OFFSET       ( 0x05408C )
#define DWC_DDRPHYA1_DBYTE2_DQ7LNSEL_OFFSET               ( 0x04829C )
#define DWC_DDRPHYA1_MASTER0_CALDRVSTR0_OFFSET            ( 0x080140 )
#define DWC_DDRPHYA1_DBYTE2_RXENDLYTG1_U1_P0_OFFSET       ( 0x048604 )
#define DWC_DDRPHYA1_MASTER0_FORCECLKDISABLE_OFFSET       ( 0x080004 )
#define DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R4_OFFSET        ( 0x0550C8 )
#define DWC_DDRPHYA1_DBYTE5_DQ3LNSEL_OFFSET               ( 0x05428C )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R6_P0_OFFSET       ( 0x051B0C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B75S2_OFFSET    ( 0x240430 )
#define DWC_DDRPHYA1_DBYTE5_DQ6LNSEL_OFFSET               ( 0x054298 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B77S1_OFFSET    ( 0x240444 )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC0_R5_OFFSET            ( 0x041500 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B9S2_OFFSET     ( 0x240118 )
#define DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG3_U0_P0_OFFSET     ( 0x04424C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B55S2_OFFSET    ( 0x240340 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B27S2_OFFSET    ( 0x2401F0 )
#define DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R1_OFFSET ( 0x050588 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B60S1_OFFSET    ( 0x240378 )
#define DWC_DDRPHYA1_MASTER0_DLLLOCKPARAM_P0_OFFSET       ( 0x0801F4 )
#define DWC_DDRPHYA1_ANIB4_AFORCEDRVCONT_OFFSET           ( 0x01009C )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL7_OFFSET               ( 0x1003DC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B9S0_OFFSET     ( 0x240110 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R0_P0_OFFSET       ( 0x054300 )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL5_OFFSET               ( 0x1003D4 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I3_OFFSET          ( 0x1C0C98 )
#define DWC_DDRPHYA1_DBYTE1_DQ1LNSEL_OFFSET               ( 0x044284 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X24_OFFSET             ( 0x100060 )
#define DWC_DDRPHYA1_MASTER0_PUBMODE_OFFSET               ( 0x0801B8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B57S2_OFFSET    ( 0x240358 )
#define DWC_DDRPHYA1_DBYTE4_DQDQSRCVCNTRL_B0_P0_OFFSET    ( 0x05010C )
#define DWC_DDRPHYA1_MASTER0_MSTLCDLDBGCNTL_OFFSET        ( 0x080380 )
#define DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG1_U1_P0_OFFSET      ( 0x04C634 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R3_OFFSET          ( 0x04CDAC )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R1_P0_OFFSET       ( 0x04870C )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTBG1_OFFSET      ( 0x0804D8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B97S0_OFFSET    ( 0x240530 )
#define DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG0_U0_P0_OFFSET      ( 0x040340 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R1_OFFSET          ( 0x04C5AC )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R5_OFFSET          ( 0x0495AC )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC0_R2_OFFSET            ( 0x050900 )
#define DWC_DDRPHYA1_DBYTE1_DTSMBLANKINGCTRL_OFFSET       ( 0x0442C4 )
#define DWC_DDRPHYA1_DBYTE2_DBYTEMISCMODE_OFFSET          ( 0x048000 )
#define DWC_DDRPHYA1_DBYTE4_TSM1_I2_OFFSET                ( 0x050ACC )
#define DWC_DDRPHYA1_DBYTE1_RXFIFOCONTENTSDQ3210_OFFSET   ( 0x044168 )
#define DWC_DDRPHYA1_DBYTE5_TXODTDRVSTREN_B1_P0_OFFSET    ( 0x054534 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R5_OFFSET          ( 0x0495A4 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R5_OFFSET          ( 0x0515AC )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE9_OFFSET            ( 0x1C00E4 )
#define DWC_DDRPHYA1_DBYTE3_TXIMPEDANCECTRL1_B1_P0_OFFSET ( 0x04C524 )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC1_R5_OFFSET            ( 0x0454C0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B84S1_OFFSET    ( 0x240498 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B93S1_OFFSET    ( 0x240504 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B23S1_OFFSET    ( 0x2401BC )
#define DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG2_U1_P0_OFFSET      ( 0x050638 )
#define DWC_DDRPHYA1_MASTER0_RXFIFOCHECKS_OFFSET          ( 0x0803EC )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC1_R7_OFFSET            ( 0x041CC0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B47S0_OFFSET    ( 0x2402D8 )
#define DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG1_U0_P0_OFFSET     ( 0x050244 )
#define DWC_DDRPHYA1_MASTER0_TXCALBINN_OFFSET             ( 0x080054 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B66S2_OFFSET    ( 0x2403C4 )
#define DWC_DDRPHYA1_DBYTE0_DQ4LNSEL_OFFSET               ( 0x040290 )
#define DWC_DDRPHYA1_DBYTE1_TSM0_I7_OFFSET                ( 0x045EC8 )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B2_OFFSET       ( 0x240064 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R6_P0_OFFSET       ( 0x049B00 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X6_OFFSET              ( 0x100198 )
#define DWC_DDRPHYA1_DBYTE1_DQDQSRCVCNTRL_B0_P0_OFFSET    ( 0x04410C )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R8_P0_OFFSET       ( 0x052304 )
#define DWC_DDRPHYA1_INITENG0_PRESEQUENCEREG0B1S1_OFFSET  ( 0x240010 )
#define DWC_DDRPHYA1_DBYTE1_ASYNCDBYTEMODE_OFFSET         ( 0x044090 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B74S1_OFFSET    ( 0x240420 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B14S0_OFFSET    ( 0x24014C )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R8_P0_OFFSET       ( 0x056304 )
#define DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R7_OFFSET        ( 0x041CC8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B12S0_OFFSET    ( 0x240134 )
#define DWC_DDRPHYA1_DBYTE3_TSM2_I0_OFFSET                ( 0x04C2D0 )
#define DWC_DDRPHYA1_DBYTE4_DXLCDLSTATUS_OFFSET           ( 0x050390 )
#define DWC_DDRPHYA1_DBYTE0_TSM1_I1_OFFSET                ( 0x0406CC )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R2_P0_OFFSET       ( 0x04CB0C )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R1_P0_OFFSET       ( 0x040700 )
#define DWC_DDRPHYA1_MASTER0_MAPCAB8TODFI_OFFSET          ( 0x080460 )
#define DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R2_OFFSET ( 0x050988 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R8_OFFSET          ( 0x0461A4 )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC1_R6_OFFSET            ( 0x0498C0 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R4_OFFSET          ( 0x0551A8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B30S0_OFFSET    ( 0x24020C )
#define DWC_DDRPHYA1_MASTER0_TXCALBINP_OFFSET             ( 0x080050 )
#define DWC_DDRPHYA1_DBYTE0_RXENDLYTG1_U0_P0_OFFSET       ( 0x040204 )
#define DWC_DDRPHYA1_DBYTE4_TSM0_I0_OFFSET                ( 0x0502C8 )
#define DWC_DDRPHYA1_DBYTE3_TSM1_I6_OFFSET                ( 0x04DACC )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC0_R5_OFFSET            ( 0x055500 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R2_P0_OFFSET       ( 0x044B08 )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL0_OFFSET               ( 0x1003C0 )
#define DWC_DDRPHYA1_DBYTE3_DQ7LNSEL_OFFSET               ( 0x04C29C )
#define DWC_DDRPHYA1_MASTER0_PROCODTTIMECTL_P0_OFFSET     ( 0x080158 )
#define DWC_DDRPHYA1_DBYTE3_RXENDLYTG0_U0_P0_OFFSET       ( 0x04C200 )
#define DWC_DDRPHYA1_DBYTE5_TSM1_I6_OFFSET                ( 0x055ACC )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL7_OFFSET          ( 0x10035C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B52S2_OFFSET    ( 0x24031C )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R7_OFFSET          ( 0x055DA0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B17S0_OFFSET    ( 0x240170 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R7_OFFSET          ( 0x04DDAC )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R7_P0_OFFSET       ( 0x04DF08 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R4_P0_OFFSET       ( 0x041300 )
#define DWC_DDRPHYA1_DBYTE2_TSM2_I0_OFFSET                ( 0x0482D0 )
#define DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R0_OFFSET        ( 0x0480C8 )
#define DWC_DDRPHYA1_DBYTE3_TSM1_I0_OFFSET                ( 0x04C2CC )
#define DWC_DDRPHYA1_DBYTE4_TSM2_I6_OFFSET                ( 0x051AD0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B42S2_OFFSET    ( 0x2402A4 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R2_P0_OFFSET       ( 0x050B04 )
#define DWC_DDRPHYA1_DBYTE5_TSM0_I4_OFFSET                ( 0x0552C8 )
#define DWC_DDRPHYA1_DBYTE5_TSM1_I3_OFFSET                ( 0x054ECC )
#define DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R1_OFFSET        ( 0x0404C8 )
#define DWC_DDRPHYA1_DBYTE5_TSM2_I7_OFFSET                ( 0x055ED0 )
#define DWC_DDRPHYA1_MASTER0_CALUCLKINFO_P0_OFFSET        ( 0x080020 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B60S0_OFFSET    ( 0x240374 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R0_P0_OFFSET       ( 0x054304 )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC0_R7_OFFSET            ( 0x049D00 )
#define DWC_DDRPHYA1_DBYTE0_DQ6LNSEL_OFFSET               ( 0x040298 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R3_P0_OFFSET       ( 0x040F00 )
#define DWC_DDRPHYA1_DBYTE5_TRAININGPARAM_OFFSET          ( 0x054008 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R4_P0_OFFSET       ( 0x04D304 )
#define DWC_DDRPHYA1_DBYTE2_DQ3LNSEL_OFFSET               ( 0x04828C )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R6_OFFSET          ( 0x0519A0 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R8_P0_OFFSET       ( 0x052300 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B86S1_OFFSET    ( 0x2404B0 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R2_OFFSET          ( 0x0449A8 )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL12_OFFSET              ( 0x1003F0 )
#define DWC_DDRPHYA1_MASTER0_DLYTESTSEQ_OFFSET            ( 0x080340 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X31_OFFSET             ( 0x1001FC )
#define DWC_DDRPHYA1_DBYTE1_TXIMPEDANCECTRL2_B0_P0_OFFSET ( 0x04412C )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I2_OFFSET          ( 0x1C0890 )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC1_R5_OFFSET            ( 0x0414C0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B0S2_OFFSET     ( 0x2400AC )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC0_R0_OFFSET            ( 0x040100 )
#define DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R6_OFFSET        ( 0x0418C8 )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB1_OFFSET  ( 0x080358 )
#define DWC_DDRPHYA1_DBYTE5_PPTINFO_OFFSET                ( 0x0542B0 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R8_OFFSET          ( 0x0521A8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B120S0_OFFSET   ( 0x240644 )
#define DWC_DDRPHYA1_DBYTE1_TSM0_I0_OFFSET                ( 0x0442C8 )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL2_OFFSET          ( 0x100348 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B108S1_OFFSET   ( 0x2405B8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B50S1_OFFSET    ( 0x240300 )
#define DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R8_OFFSET        ( 0x0460C8 )
#define DWC_DDRPHYA1_DBYTE3_DXLCDLSTATUS_OFFSET           ( 0x04C390 )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC0_R8_OFFSET            ( 0x04A100 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS13_OFFSET ( 0x0804B4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B18S2_OFFSET    ( 0x240184 )
#define DWC_DDRPHYA1_DBYTE0_RXFIFOVISIBILITY_OFFSET       ( 0x040164 )
#define DWC_DDRPHYA1_DBYTE1_RXENDLYTG2_U0_P0_OFFSET       ( 0x044208 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R1_OFFSET          ( 0x04C5A0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B72S0_OFFSET    ( 0x240404 )
#define DWC_DDRPHYA1_DBYTE2_TSM2_I4_OFFSET                ( 0x0492D0 )
#define DWC_DDRPHYA1_DBYTE2_DBYTEALLDTSMCTRL0_OFFSET      ( 0x0482E4 )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE3_OFFSET            ( 0x1C00CC )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R8_P0_OFFSET       ( 0x04A30C )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R6_OFFSET          ( 0x0519AC )
#define DWC_DDRPHYA1_MASTER0_DFIFREQXLAT2_OFFSET          ( 0x0803C8 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R1_OFFSET          ( 0x0505A4 )
#define DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG3_U1_P0_OFFSET     ( 0x04864C )
#define DWC_DDRPHYA1_MASTER0_DFIHANDSHAKEDELAYS0_OFFSET   ( 0x0804F0 )
#define DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG3_OFFSET    ( 0x24003C )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC0_R1_OFFSET            ( 0x048500 )
#define DWC_DDRPHYA1_DBYTE5_ASYNCDBYTETXDATA_OFFSET       ( 0x0540A0 )
#define DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG2_U0_P0_OFFSET      ( 0x04C348 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X25_OFFSET             ( 0x100164 )
#define DWC_DDRPHYA1_DBYTE4_TXSLEWRATE_B0_P0_OFFSET       ( 0x05017C )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X4_P0_OFFSET      ( 0x100224 )
#define DWC_DDRPHYA1_DBYTE4_TSM0_I8_OFFSET                ( 0x0522C8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X10_OFFSET             ( 0x100028 )
#define DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG1_U1_P0_OFFSET      ( 0x048634 )
#define DWC_DDRPHYA1_PPGC0_PRBSCHKSTATELO_OFFSET          ( 0x1C018C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B104S1_OFFSET   ( 0x240588 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X31_OFFSET             ( 0x10007C )
#define DWC_DDRPHYA1_DBYTE1_PPTDQSCNTINVTRNTG1_P0_OFFSET  ( 0x0442BC )
#define DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG0_U1_P0_OFFSET      ( 0x04C740 )
#define DWC_DDRPHYA1_MASTER0_PHYTID_OFFSET                ( 0x080078 )
#define DWC_DDRPHYA1_DBYTE1_TXEQUALIZATIONMODE_P0_OFFSET  ( 0x044120 )
#define DWC_DDRPHYA1_DBYTE5_TSMBYTE0_OFFSET               ( 0x054004 )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC1_R2_OFFSET            ( 0x0488C0 )
#define DWC_DDRPHYA1_DBYTE3_RXENDLYTG1_U1_P0_OFFSET       ( 0x04C604 )
#define DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R8_OFFSET        ( 0x04E0C8 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R7_OFFSET          ( 0x051DA0 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R3_OFFSET          ( 0x044DAC )
#define DWC_DDRPHYA1_ACSM0_ACSMPSTATEOVRVAL_OFFSET        ( 0x100244 )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC0_R0_OFFSET            ( 0x04C100 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R8_OFFSET          ( 0x0421A8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X28_OFFSET             ( 0x1001F0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B106S2_OFFSET   ( 0x2405A4 )
#define DWC_DDRPHYA1_MASTER0_LP4XPREDQSCFG_P0_OFFSET      ( 0x08018C )
#define DWC_DDRPHYA1_DRTUB0_WAKEUPMASK_OFFSET             ( 0x300258 )
#define DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG2_U0_P0_OFFSET      ( 0x050348 )
#define DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG2_U1_P0_OFFSET      ( 0x044638 )
#define DWC_DDRPHYA1_MASTER0_PHYPERFCTRENABLE_OFFSET      ( 0x0802F4 )
#define DWC_DDRPHYA1_DBYTE0_TSM1_I4_OFFSET                ( 0x0412CC )
#define DWC_DDRPHYA1_APBONLY0_SEQUENCEROVERRIDE_OFFSET    ( 0x34039C )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC0_R7_OFFSET            ( 0x055D00 )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC0_R3_OFFSET            ( 0x04CD00 )
#define DWC_DDRPHYA1_DBYTE2_TSM2_I1_OFFSET                ( 0x0486D0 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R5_OFFSET          ( 0x0495A0 )
#define DWC_DDRPHYA1_DBYTE2_RXFIFOCHECKERRVALUES_OFFSET   ( 0x04815C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B100S0_OFFSET   ( 0x240554 )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB9_OFFSET  ( 0x080378 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X18_OFFSET             ( 0x100148 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B20S1_OFFSET    ( 0x240198 )
#define DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG3_U1_P0_OFFSET     ( 0x05464C )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R8_P0_OFFSET       ( 0x046308 )
#define DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R2_OFFSET ( 0x048988 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R7_OFFSET          ( 0x041DA8 )
#define DWC_DDRPHYA1_DBYTE1_RXENDLYTG0_U1_P0_OFFSET       ( 0x044600 )
#define DWC_DDRPHYA1_DBYTE2_RXFIFOCONTENTSDQ7654_OFFSET   ( 0x04816C )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R2_P0_OFFSET       ( 0x048B08 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B114S2_OFFSET   ( 0x240604 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B103S1_OFFSET   ( 0x24057C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B119S0_OFFSET   ( 0x240638 )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC1_R8_OFFSET            ( 0x0420C0 )
#define DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R3_OFFSET ( 0x050D88 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B88S2_OFFSET    ( 0x2404CC )
#define DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG2_U0_P0_OFFSET     ( 0x048248 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS1_OFFSET ( 0x080484 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B68S2_OFFSET    ( 0x2403DC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B50S0_OFFSET    ( 0x2402FC )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS12_OFFSET ( 0x0804B0 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R2_P0_OFFSET       ( 0x044B04 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B53S0_OFFSET    ( 0x240320 )
#define DWC_DDRPHYA1_MASTER0_PHYINTERRUPTSTATUS_OFFSET    ( 0x08047C )
#define DWC_DDRPHYA1_DBYTE0_USEDQSENREPLICA_P0_OFFSET     ( 0x04000C )
#define DWC_DDRPHYA1_DBYTE2_TSM2_I5_OFFSET                ( 0x0496D0 )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL11_OFFSET              ( 0x1003EC )
#define DWC_DDRPHYA1_DBYTE1_TSM1_I8_OFFSET                ( 0x0462CC )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL4_OFFSET          ( 0x100350 )
#define DWC_DDRPHYA1_DBYTE1_TSM0_I6_OFFSET                ( 0x045AC8 )
#define DWC_DDRPHYA1_DBYTE5_DBYTEALLDTSMCTRL1_OFFSET      ( 0x0542E8 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R7_OFFSET          ( 0x045DAC )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC0_R5_OFFSET            ( 0x045500 )
#define DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG3_U0_P0_OFFSET     ( 0x04C24C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B117S0_OFFSET   ( 0x240620 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B99S2_OFFSET    ( 0x240550 )
#define DWC_DDRPHYA1_MASTER0_DFIMODE_OFFSET               ( 0x080060 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X12_OFFSET             ( 0x1001B0 )
#define DWC_DDRPHYA1_DBYTE0_PPTRXENEVNT_OFFSET            ( 0x0402B4 )
#define DWC_DDRPHYA1_DBYTE3_RXFIFOINFO_OFFSET             ( 0x04C160 )
#define DWC_DDRPHYA1_MASTER0_MTESTPGMINFO_OFFSET          ( 0x08006C )
#define DWC_DDRPHYA1_DBYTE4_DQDQSRCVCNTRL2_P0_OFFSET      ( 0x050130 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B90S0_OFFSET    ( 0x2404DC )
#define DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R0_OFFSET        ( 0x04C0C8 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R8_P0_OFFSET       ( 0x04E300 )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC0_R6_OFFSET            ( 0x051900 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B75S1_OFFSET    ( 0x24042C )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R7_OFFSET          ( 0x045DA4 )
#define DWC_DDRPHYA1_APBONLY0_MICROCONTMUXSEL_OFFSET      ( 0x340000 )
#define DWC_DDRPHYA1_DBYTE1_DBYTEALLDTSMCTRL1_OFFSET      ( 0x0442E8 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I2_OFFSET          ( 0x1C089C )
#define DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R2_OFFSET ( 0x054988 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B20S0_OFFSET    ( 0x240194 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R3_P0_OFFSET       ( 0x04CF00 )
#define DWC_DDRPHYA1_DBYTE4_TSMBYTE0_OFFSET               ( 0x050004 )
#define DWC_DDRPHYA1_DRTUB0_DCTWRITEONLYSHADOW_OFFSET     ( 0x3000C0 )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC0_R7_OFFSET            ( 0x051D00 )
#define DWC_DDRPHYA1_DBYTE4_RXENDLYTG1_U1_P0_OFFSET       ( 0x050604 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B25S0_OFFSET    ( 0x2401D0 )
#define DWC_DDRPHYA1_PPGC0_PPGCLANE2CRCINMAP0_OFFSET      ( 0x1C0054 )
#define DWC_DDRPHYA1_MASTER0_MAPCAA9TODFI_OFFSET          ( 0x080424 )
#define DWC_DDRPHYA1_DBYTE1_DBYTEALLDTSMCTRL0_OFFSET      ( 0x0442E4 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS6_OFFSET ( 0x080498 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B24S0_OFFSET    ( 0x2401C4 )
#define DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG3_U0_P0_OFFSET      ( 0x05023C )
#define DWC_DDRPHYA1_MASTER0_LP3EXITSEQ0BSTARTVECTOR_OFFSET ( 0x0803BC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B69S1_OFFSET    ( 0x2403E4 )
#define DWC_DDRPHYA1_ANIB2_ATXIMPEDANCE_OFFSET            ( 0x00810C )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC0_R5_OFFSET            ( 0x04D500 )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE12_OFFSET           ( 0x1C00F0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B74S0_OFFSET    ( 0x24041C )
#define DWC_DDRPHYA1_ANIB1_ATESTPRBSERR_OFFSET            ( 0x00414C )
#define DWC_DDRPHYA1_ANIB0_MTESTMUXSEL_OFFSET             ( 0x000068 )
#define DWC_DDRPHYA1_DBYTE5_TXIMPEDANCECTRL1_B1_P0_OFFSET ( 0x054524 )
#define DWC_DDRPHYA1_MASTER0_DFIFREQXLAT1_OFFSET          ( 0x0803C4 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R1_P0_OFFSET       ( 0x054700 )
#define DWC_DDRPHYA1_DBYTE2_TXIMPEDANCECTRL2_B0_P0_OFFSET ( 0x04812C )
#define DWC_DDRPHYA1_MASTER0_PLLCTRL2_P0_OFFSET           ( 0x080314 )
#define DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG2_U1_P0_OFFSET      ( 0x048638 )
#define DWC_DDRPHYA1_DBYTE1_DQ2LNSEL_OFFSET               ( 0x044288 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R7_P0_OFFSET       ( 0x041F08 )
#define DWC_DDRPHYA1_ANIB0_AFORCETRICONT_OFFSET           ( 0x0000A0 )
#define DWC_DDRPHYA1_DBYTE0_DTSMUPTHLDXINGIND_OFFSET      ( 0x0402DC )
#define DWC_DDRPHYA1_DBYTE2_TSM2_I2_OFFSET                ( 0x048AD0 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X18_OFFSET             ( 0x1000C8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X31_OFFSET             ( 0x1000FC )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X25_OFFSET             ( 0x1000E4 )
#define DWC_DDRPHYA1_MASTER0_LP4XPSTODTCFG_P0_OFFSET      ( 0x080198 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R4_P0_OFFSET       ( 0x04D308 )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B15_OFFSET      ( 0x240098 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R3_OFFSET          ( 0x048DA8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X13_OFFSET             ( 0x100034 )
#define DWC_DDRPHYA1_PPGC0_PRBSCHKSTATEHI_OFFSET          ( 0x1C0190 )
#define DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG1_U0_P0_OFFSET      ( 0x04C344 )
#define DWC_DDRPHYA1_DBYTE4_DTSMUPTHLDXINGIND_OFFSET      ( 0x0502DC )
#define DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R5_OFFSET        ( 0x0494C8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B83S2_OFFSET    ( 0x240490 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R0_P0_OFFSET       ( 0x040304 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B71S2_OFFSET    ( 0x240400 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R3_OFFSET          ( 0x050DA8 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I4_OFFSET          ( 0x1C109C )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE4_OFFSET            ( 0x1C00D0 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R4_P0_OFFSET       ( 0x049304 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B49S1_OFFSET    ( 0x2402F4 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X21_OFFSET             ( 0x100154 )
#define DWC_DDRPHYA1_ACSM0_ACSMODTCTRL4_OFFSET            ( 0x100390 )
#define DWC_DDRPHYA1_DBYTE1_TSM2_I7_OFFSET                ( 0x045ED0 )
#define DWC_DDRPHYA1_MASTER0_PLLCTRL4_P0_OFFSET           ( 0x080330 )
#define DWC_DDRPHYA1_DBYTE0_TESTMODECONFIG_OFFSET         ( 0x04005C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X0_OFFSET              ( 0x100180 )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC0_R4_OFFSET            ( 0x049100 )
#define DWC_DDRPHYA1_DBYTE0_DQ3LNSEL_OFFSET               ( 0x04028C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B32S0_OFFSET    ( 0x240224 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R4_OFFSET          ( 0x04D1A0 )
#define DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG3_U1_P0_OFFSET      ( 0x04074C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B13S0_OFFSET    ( 0x240140 )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE13_OFFSET           ( 0x1C00F4 )
#define DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R6_OFFSET ( 0x049988 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R1_OFFSET          ( 0x04C5A4 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R8_OFFSET          ( 0x0421A4 )
#define DWC_DDRPHYA1_DBYTE1_TXODTDRVSTREN_B0_P0_OFFSET    ( 0x044134 )
#define DWC_DDRPHYA1_DBYTE2_TXCHKDATASELECTS_OFFSET       ( 0x0482D8 )
#define DWC_DDRPHYA1_DBYTE3_TSMBYTE1_OFFSET               ( 0x04C044 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R4_OFFSET          ( 0x0411A8 )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC0_R5_OFFSET            ( 0x051500 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X15_OFFSET             ( 0x1001BC )
#define DWC_DDRPHYA1_INITENG0_POSTSEQUENCEREG0B0S0_OFFSET ( 0x240018 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X1_OFFSET              ( 0x100104 )
#define DWC_DDRPHYA1_DBYTE3_TSM3_OFFSET                   ( 0x04C2D4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B4S0_OFFSET     ( 0x2400D4 )
#define DWC_DDRPHYA1_DBYTE4_RXFIFOCONTENTSDBI_OFFSET      ( 0x050170 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X5_OFFSET              ( 0x100014 )
#define DWC_DDRPHYA1_MASTER0_RXFIFOINIT_OFFSET            ( 0x080000 )
#define DWC_DDRPHYA1_DBYTE4_RXTRAINPATTERNENABLE_OFFSET   ( 0x050040 )
#define DWC_DDRPHYA1_MASTER0_HWTCONTROLVAL1_OFFSET        ( 0x0801FC )
#define DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG1_U0_P0_OFFSET      ( 0x050234 )
#define DWC_DDRPHYA1_ACSM0_ACSMPSTATEOVREN_OFFSET         ( 0x100240 )
#define DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R7_OFFSET        ( 0x051CC8 )
#define DWC_DDRPHYA1_DBYTE1_PPTCTLSTATIC_OFFSET           ( 0x0442A8 )
#define DWC_DDRPHYA1_DBYTE1_TSM1_I5_OFFSET                ( 0x0456CC )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R0_P0_OFFSET       ( 0x044308 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X4_OFFSET              ( 0x100090 )
#define DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R3_OFFSET        ( 0x040CC8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B52S1_OFFSET    ( 0x240318 )
#define DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R5_OFFSET ( 0x051588 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B102S0_OFFSET   ( 0x24056C )
#define DWC_DDRPHYA1_DBYTE3_TSM0_I8_OFFSET                ( 0x04E2C8 )
#define DWC_DDRPHYA1_DBYTE3_DQDQSRCVCNTRL_B0_P0_OFFSET    ( 0x04C10C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B42S0_OFFSET    ( 0x24029C )
#define DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R3_OFFSET        ( 0x044CC8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X18_OFFSET             ( 0x100048 )
#define DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG3_U1_P0_OFFSET     ( 0x05064C )
#define DWC_DDRPHYA1_DBYTE4_DQ6LNSEL_OFFSET               ( 0x050298 )
#define DWC_DDRPHYA1_DBYTE2_DTSMBLANKINGCTRL_OFFSET       ( 0x0482C4 )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC1_R1_OFFSET            ( 0x0544C0 )
#define DWC_DDRPHYA1_DBYTE2_RXENDLYTG2_U1_P0_OFFSET       ( 0x048608 )
#define DWC_DDRPHYA1_DBYTE1_TSM2_I4_OFFSET                ( 0x0452D0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B87S2_OFFSET    ( 0x2404C0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B107S2_OFFSET   ( 0x2405B0 )
#define DWC_DDRPHYA1_DBYTE4_TSMBYTE4_OFFSET               ( 0x050050 )
#define DWC_DDRPHYA1_DBYTE5_TSM0_I0_OFFSET                ( 0x0542C8 )
#define DWC_DDRPHYA1_INITENG0_POSTSEQUENCEREG0B1S2_OFFSET ( 0x24002C )
#define DWC_DDRPHYA1_DBYTE0_TSM1_I2_OFFSET                ( 0x040ACC )
#define DWC_DDRPHYA1_DBYTE5_TSM2_I3_OFFSET                ( 0x054ED0 )
#define DWC_DDRPHYA1_MASTER0_CALMISC2_OFFSET              ( 0x080260 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTBG0_OFFSET      ( 0x0804D4 )
#define DWC_DDRPHYA1_MASTER0_TESTBUMPCNTRL_OFFSET         ( 0x080028 )
#define DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R1_OFFSET ( 0x04C588 )
#define DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG2_U0_P0_OFFSET      ( 0x050238 )
#define DWC_DDRPHYA1_ANIB3_MTESTMUXSEL_OFFSET             ( 0x00C068 )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B10_OFFSET      ( 0x240084 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R6_OFFSET          ( 0x0459A4 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X3_OFFSET              ( 0x10008C )
#define DWC_DDRPHYA1_DBYTE4_TSM0_I1_OFFSET                ( 0x0506C8 )
#define DWC_DDRPHYA1_MASTER0_CTLUPD1GOODCTR_OFFSET        ( 0x0802E4 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R5_OFFSET          ( 0x0555AC )
#define DWC_DDRPHYA1_DBYTE1_RXTRAINPATTERNENABLE_OFFSET   ( 0x044040 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS17_OFFSET ( 0x0804C0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B3S2_OFFSET     ( 0x2400D0 )
#define DWC_DDRPHYA1_DBYTE3_RXTRAINPATTERNENABLE_OFFSET   ( 0x04C040 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R4_OFFSET          ( 0x0551AC )
#define DWC_DDRPHYA1_DBYTE0_TSM2_I2_OFFSET                ( 0x040AD0 )
#define DWC_DDRPHYA1_DBYTE2_TSM0_I8_OFFSET                ( 0x04A2C8 )
#define DWC_DDRPHYA1_DBYTE5_RXENDLYTG3_U1_P0_OFFSET       ( 0x05460C )
#define DWC_DDRPHYA1_MASTER0_MISCPHYSTATUS_OFFSET         ( 0x0801BC )
#define DWC_DDRPHYA1_DBYTE2_TXIMPEDANCECTRL2_B1_P0_OFFSET ( 0x04852C )
#define DWC_DDRPHYA1_DBYTE3_DTSMTRAINMODECTRL_OFFSET      ( 0x04C07C )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R8_P0_OFFSET       ( 0x056308 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R6_OFFSET          ( 0x04D9A4 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R6_P0_OFFSET       ( 0x049B04 )
#define DWC_DDRPHYA1_MASTER0_LCDLCALCTRL_OFFSET           ( 0x080214 )
#define DWC_DDRPHYA1_MASTER0_DMIPINPRESENT_P0_OFFSET      ( 0x0800B4 )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC0_R0_OFFSET            ( 0x044100 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B62S0_OFFSET    ( 0x24038C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B8S0_OFFSET     ( 0x240104 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R1_OFFSET          ( 0x0505AC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B120S1_OFFSET   ( 0x240648 )
#define DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R1_OFFSET        ( 0x0504C8 )
#define DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R8_OFFSET ( 0x046188 )
#define DWC_DDRPHYA1_DBYTE2_RXENDLYTG3_U1_P0_OFFSET       ( 0x04860C )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R5_P0_OFFSET       ( 0x051708 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R3_P0_OFFSET       ( 0x048F00 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B16S2_OFFSET    ( 0x24016C )
#define DWC_DDRPHYA1_ANIB3_ATESTPRBSERR_OFFSET            ( 0x00C14C )
#define DWC_DDRPHYA1_DBYTE1_TSM1_I7_OFFSET                ( 0x045ECC )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC1_R4_OFFSET            ( 0x04D0C0 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X26_OFFSET             ( 0x100068 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R1_OFFSET          ( 0x0505A0 )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC1_R3_OFFSET            ( 0x050CC0 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X10_OFFSET             ( 0x1000A8 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R2_P0_OFFSET       ( 0x04CB04 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R1_P0_OFFSET       ( 0x04C704 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B7S1_OFFSET     ( 0x2400FC )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X6_OFFSET              ( 0x100098 )
#define DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG0_U0_P0_OFFSET     ( 0x044240 )
#define DWC_DDRPHYA1_DRTUB0_CLRWAKEUPSTICKY_OFFSET        ( 0x300254 )
#define DWC_DDRPHYA1_ANIB4_AFORCETRICONT_OFFSET           ( 0x0100A0 )
#define DWC_DDRPHYA1_DBYTE1_TXIMPEDANCECTRL1_B0_P0_OFFSET ( 0x044124 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B80S1_OFFSET    ( 0x240468 )
#define DWC_DDRPHYA1_DRTUB0_UCTLERR_OFFSET                ( 0x3000D8 )
#define DWC_DDRPHYA1_DBYTE0_TSMBYTE5_OFFSET               ( 0x040060 )
#define DWC_DDRPHYA1_DBYTE4_TXIMPEDANCECTRL1_B0_P0_OFFSET ( 0x050124 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X24_OFFSET             ( 0x1001E0 )
#define DWC_DDRPHYA1_DBYTE0_TSM2_I3_OFFSET                ( 0x040ED0 )
#define DWC_DDRPHYA1_DBYTE5_TSM1_I7_OFFSET                ( 0x055ECC )
#define DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R6_OFFSET ( 0x045988 )
#define DWC_DDRPHYA1_DBYTE0_TSM2_I1_OFFSET                ( 0x0406D0 )
#define DWC_DDRPHYA1_MASTER0_DB6LCDLCALPHDETOUT_OFFSET    ( 0x0800D8 )
#define DWC_DDRPHYA1_MASTER0_DFIWRDATACSDESTMAP_P0_OFFSET ( 0x0802D0 )
#define DWC_DDRPHYA1_DBYTE5_DQ5LNSEL_OFFSET               ( 0x054294 )
#define DWC_DDRPHYA1_DBYTE2_DQDQSRCVCNTRL_B0_P0_OFFSET    ( 0x04810C )
#define DWC_DDRPHYA1_MASTER0_ACX4ANIBDIS_OFFSET           ( 0x0800B0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B97S1_OFFSET    ( 0x240534 )
#define DWC_DDRPHYA1_DBYTE3_PPTRXENEVNT_OFFSET            ( 0x04C2B4 )
#define DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG2_U0_P0_OFFSET      ( 0x048238 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X30_OFFSET             ( 0x1001F8 )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC0_R8_OFFSET            ( 0x052100 )
#define DWC_DDRPHYA1_ANIB4_ATXIMPEDANCE_OFFSET            ( 0x01010C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B45S2_OFFSET    ( 0x2402C8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B102S1_OFFSET   ( 0x240570 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B108S2_OFFSET   ( 0x2405BC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B79S0_OFFSET    ( 0x240458 )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B3_OFFSET       ( 0x240068 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R2_OFFSET          ( 0x0449A4 )
#define DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R7_OFFSET ( 0x041D88 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B23S0_OFFSET    ( 0x2401B8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B119S2_OFFSET   ( 0x240640 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R1_OFFSET          ( 0x0445A4 )
#define DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG0_U1_P0_OFFSET     ( 0x050640 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R2_OFFSET          ( 0x0409A0 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R0_P0_OFFSET       ( 0x048308 )
#define DWC_DDRPHYA1_DBYTE3_TSM0_I4_OFFSET                ( 0x04D2C8 )
#define DWC_DDRPHYA1_DBYTE3_DQ2LNSEL_OFFSET               ( 0x04C288 )
#define DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG0_U1_P0_OFFSET      ( 0x040740 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X13_OFFSET             ( 0x1001B4 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R8_OFFSET          ( 0x0521AC )
#define DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG3_U0_P0_OFFSET      ( 0x04034C )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC0_R8_OFFSET            ( 0x056100 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B115S0_OFFSET   ( 0x240608 )
#define DWC_DDRPHYA1_DBYTE0_DQ5LNSEL_OFFSET               ( 0x040294 )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC1_R6_OFFSET            ( 0x0458C0 )
#define DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG2_U1_P0_OFFSET     ( 0x040648 )
#define DWC_DDRPHYA1_DBYTE5_RXENDLYTG3_U0_P0_OFFSET       ( 0x05420C )
#define DWC_DDRPHYA1_DBYTE5_RXENDLYTG0_U0_P0_OFFSET       ( 0x054200 )
#define DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R0_OFFSET ( 0x040188 )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCAC_OFFSET   ( 0x08037C )
#define DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R6_OFFSET ( 0x051988 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B36S0_OFFSET    ( 0x240254 )
#define DWC_DDRPHYA1_MASTER0_CALPEXT_OFFSET               ( 0x080278 )
#define DWC_DDRPHYA1_ANIB0_ATESTPRBSERRCNT_OFFSET         ( 0x000158 )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC1_R4_OFFSET            ( 0x0550C0 )
#define DWC_DDRPHYA1_DBYTE4_TSM0_I2_OFFSET                ( 0x050AC8 )
#define DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG0_U0_P0_OFFSET      ( 0x050340 )
#define DWC_DDRPHYA1_MASTER0_PROCODTCTL_OFFSET            ( 0x080154 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R2_P0_OFFSET       ( 0x050B08 )
#define DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG0_U0_P0_OFFSET     ( 0x04C240 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R0_OFFSET          ( 0x0401A4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B94S1_OFFSET    ( 0x240510 )
#define DWC_DDRPHYA1_DBYTE2_DQDQSRCVCNTRL1_OFFSET         ( 0x048128 )
#define DWC_DDRPHYA1_DBYTE3_TSM0_I6_OFFSET                ( 0x04DAC8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B43S2_OFFSET    ( 0x2402B0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B37S2_OFFSET    ( 0x240268 )
#define DWC_DDRPHYA1_DBYTE0_RXFIFOCONTENTSDQ7654_OFFSET   ( 0x04016C )
#define DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R3_OFFSET        ( 0x054CC8 )
#define DWC_DDRPHYA1_MASTER0_HWTMRL_P0_OFFSET             ( 0x080080 )
#define DWC_DDRPHYA1_MASTER0_CALCMPR5OVR_OFFSET           ( 0x080128 )
#define DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG0_U1_P0_OFFSET      ( 0x050630 )
#define DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG3_U1_P0_OFFSET      ( 0x04474C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B54S2_OFFSET    ( 0x240334 )
#define DWC_DDRPHYA1_DBYTE5_TSM2_I8_OFFSET                ( 0x0562D0 )
#define DWC_DDRPHYA1_ANIB4_ATESTPRBSERR_OFFSET            ( 0x01014C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X9_OFFSET              ( 0x1001A4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B23S2_OFFSET    ( 0x2401C0 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R0_OFFSET          ( 0x0501A0 )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC1_R7_OFFSET            ( 0x055CC0 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R1_P0_OFFSET       ( 0x04470C )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R7_P0_OFFSET       ( 0x045F0C )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I0_OFFSET          ( 0x1C0094 )
#define DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG1_U0_P0_OFFSET     ( 0x040244 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I7_OFFSET          ( 0x1C1C98 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B70S1_OFFSET    ( 0x2403F0 )
#define DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R6_OFFSET ( 0x04D988 )
#define DWC_DDRPHYA1_MASTER0_ENABLECSMULTICAST_OFFSET     ( 0x08009C )
#define DWC_DDRPHYA1_ANIB0_AFORCEDRVCONT_OFFSET           ( 0x00009C )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC0_R1_OFFSET            ( 0x050500 )
#define DWC_DDRPHYA1_MASTER0_DFIFREQXLAT7_OFFSET          ( 0x0803DC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B42S1_OFFSET    ( 0x2402A0 )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X3_P0_OFFSET      ( 0x10021C )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X6_P0_OFFSET      ( 0x100230 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R6_P0_OFFSET       ( 0x055B0C )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R2_P0_OFFSET       ( 0x04CB00 )
#define DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R2_OFFSET ( 0x044988 )
#define DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG3_U1_P0_OFFSET      ( 0x04463C )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R3_P0_OFFSET       ( 0x040F04 )
#define DWC_DDRPHYA1_DBYTE3_TSM0_I5_OFFSET                ( 0x04D6C8 )
#define DWC_DDRPHYA1_DBYTE5_DTSMTRAINMODECTRL_OFFSET      ( 0x05407C )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R8_OFFSET          ( 0x0521A4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B10S1_OFFSET    ( 0x240120 )
#define DWC_DDRPHYA1_MASTER0_PHYREV_OFFSET                ( 0x0803B8 )
#define DWC_DDRPHYA1_MASTER0_MAPCAA8TODFI_OFFSET          ( 0x080420 )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC1_R8_OFFSET            ( 0x0520C0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B46S1_OFFSET    ( 0x2402D0 )
#define DWC_DDRPHYA1_MASTER0_MAPCAA7TODFI_OFFSET          ( 0x08041C )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R0_P0_OFFSET       ( 0x054308 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B82S0_OFFSET    ( 0x24047C )
#define DWC_DDRPHYA1_DBYTE0_TSM1_I5_OFFSET                ( 0x0416CC )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R8_OFFSET          ( 0x04A1A8 )
#define DWC_DDRPHYA1_MASTER0_DFIFREQXLAT4_OFFSET          ( 0x0803D0 )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE14_OFFSET           ( 0x1C00F8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B58S2_OFFSET    ( 0x240364 )
#define DWC_DDRPHYA1_INITENG0_POSTSEQUENCEREG0B1S1_OFFSET ( 0x240028 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R1_P0_OFFSET       ( 0x054704 )
#define DWC_DDRPHYA1_DBYTE1_RXENDLYTG1_U0_P0_OFFSET       ( 0x044204 )
#define DWC_DDRPHYA1_DBYTE3_TSM1_I8_OFFSET                ( 0x04E2CC )
#define DWC_DDRPHYA1_MASTER0_LP4XPREODTCFG_P0_OFFSET      ( 0x080194 )
#define DWC_DDRPHYA1_MASTER0_PLLCTRL0_OFFSET              ( 0x080318 )
#define DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R7_OFFSET ( 0x055D88 )
#define DWC_DDRPHYA1_DBYTE2_DFIMRL_P0_OFFSET              ( 0x048080 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R7_P0_OFFSET       ( 0x041F04 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X12_OFFSET             ( 0x100030 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B120S2_OFFSET   ( 0x24064C )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R3_OFFSET          ( 0x048DAC )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R4_P0_OFFSET       ( 0x049308 )
#define DWC_DDRPHYA1_DBYTE2_TRAININGPARAM_OFFSET          ( 0x048008 )
#define DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG0_U0_P0_OFFSET      ( 0x04C340 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R7_OFFSET          ( 0x045DA0 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R0_P0_OFFSET       ( 0x040308 )
#define DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG3_U1_P0_OFFSET      ( 0x04863C )
#define DWC_DDRPHYA1_PPGC0_PRBSGENCTL1_OFFSET             ( 0x1C0194 )
#define DWC_DDRPHYA1_DBYTE4_RXFIFOCONTENTSDQ7654_OFFSET   ( 0x05016C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B84S0_OFFSET    ( 0x240494 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B114S1_OFFSET   ( 0x240600 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R6_OFFSET          ( 0x0559A4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B24S1_OFFSET    ( 0x2401C8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X4_OFFSET              ( 0x100110 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R2_OFFSET          ( 0x0549A4 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R1_P0_OFFSET       ( 0x04070C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B103S2_OFFSET   ( 0x240580 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B75S0_OFFSET    ( 0x240428 )
#define DWC_DDRPHYA1_DBYTE4_TXIMPEDANCECTRL2_B0_P0_OFFSET ( 0x05012C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B31S2_OFFSET    ( 0x240220 )
#define DWC_DDRPHYA1_DBYTE0_DBYTEALLDTSMCTRL2_OFFSET      ( 0x0402EC )
#define DWC_DDRPHYA1_DBYTE4_DBYTEMISCMODE_OFFSET          ( 0x050000 )
#define DWC_DDRPHYA1_DBYTE0_TSM2_I6_OFFSET                ( 0x041AD0 )
#define DWC_DDRPHYA1_MASTER0_DYNPWRDNUP_OFFSET            ( 0x080070 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B99S1_OFFSET    ( 0x24054C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B90S1_OFFSET    ( 0x2404E0 )
#define DWC_DDRPHYA1_DBYTE4_TSM0_I6_OFFSET                ( 0x051AC8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B70S2_OFFSET    ( 0x2403F4 )
#define DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG2_U0_P0_OFFSET      ( 0x04C238 )
#define DWC_DDRPHYA1_ANIB4_MTESTMUXSEL_OFFSET             ( 0x010068 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R1_P0_OFFSET       ( 0x048704 )
#define DWC_DDRPHYA1_DBYTE0_RXENDLYTG0_U1_P0_OFFSET       ( 0x040600 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B22S2_OFFSET    ( 0x2401B4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B24S2_OFFSET    ( 0x2401CC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B88S0_OFFSET    ( 0x2404C4 )
#define DWC_DDRPHYA1_DBYTE4_DFIMRL_P0_OFFSET              ( 0x050080 )
#define DWC_DDRPHYA1_MASTER0_PORCONTROL_OFFSET            ( 0x080240 )
#define DWC_DDRPHYA1_MASTER0_LP4XTXDQSDLYOFFCFG_P0_OFFSET ( 0x0801A4 )
#define DWC_DDRPHYA1_MASTER0_TXCALNOVR_OFFSET             ( 0x08005C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B19S2_OFFSET    ( 0x240190 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS7_OFFSET ( 0x08049C )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R4_OFFSET          ( 0x0491A4 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R6_OFFSET          ( 0x04D9A0 )
#define DWC_DDRPHYA1_MASTER0_CALPREDRIVEROVERRIDE_OFFSET  ( 0x080230 )
#define DWC_DDRPHYA1_MASTER0_MAPCAB6TODFI_OFFSET          ( 0x080458 )
#define DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG3_U1_P0_OFFSET     ( 0x04464C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B17S2_OFFSET    ( 0x240178 )
#define DWC_DDRPHYA1_MASTER0_PLLTST_OFFSET                ( 0x080320 )
#define DWC_DDRPHYA1_ANIB2_AFORCEDRVCONT_OFFSET           ( 0x00809C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B33S2_OFFSET    ( 0x240238 )
#define DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R1_OFFSET ( 0x044588 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X11_OFFSET             ( 0x1000AC )
#define DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R4_OFFSET        ( 0x0450C8 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R7_P0_OFFSET       ( 0x045F00 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B41S2_OFFSET    ( 0x240298 )
#define DWC_DDRPHYA1_DBYTE4_PPTRXENEVNT_OFFSET            ( 0x0502B4 )
#define DWC_DDRPHYA1_DBYTE4_DQ7LNSEL_OFFSET               ( 0x05029C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X4_OFFSET              ( 0x100190 )
#define DWC_DDRPHYA1_DBYTE5_TSM3_OFFSET                   ( 0x0542D4 )
#define DWC_DDRPHYA1_MASTER0_CALBUSY_OFFSET               ( 0x08025C )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B4_OFFSET       ( 0x24006C )
#define DWC_DDRPHYA1_DBYTE1_RXENDLYTG1_U1_P0_OFFSET       ( 0x044604 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R0_OFFSET          ( 0x0481AC )
#define DWC_DDRPHYA1_DBYTE5_TSM0_I7_OFFSET                ( 0x055EC8 )
#define DWC_DDRPHYA1_DBYTE1_TSM1_I0_OFFSET                ( 0x0442CC )
#define DWC_DDRPHYA1_INITENG0_SEQ0BGPR4_P0_OFFSET         ( 0x240810 )
#define DWC_DDRPHYA1_DBYTE5_TESTMODECONFIG_OFFSET         ( 0x05405C )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R1_OFFSET          ( 0x0405AC )
#define DWC_DDRPHYA1_DBYTE3_RXFIFOCHECKERRVALUES_OFFSET   ( 0x04C15C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X6_OFFSET              ( 0x100018 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I4_OFFSET          ( 0x1C1098 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS15_OFFSET ( 0x0804BC )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R5_P0_OFFSET       ( 0x04570C )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I0_OFFSET          ( 0x1C0098 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B112S0_OFFSET   ( 0x2405E4 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X17_OFFSET             ( 0x1000C4 )
#define DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG1_U0_P0_OFFSET      ( 0x054234 )
#define DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG3_U1_P0_OFFSET      ( 0x04874C )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R7_OFFSET          ( 0x045DA8 )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC0_R6_OFFSET            ( 0x055900 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R6_OFFSET          ( 0x0419AC )
#define DWC_DDRPHYA1_MASTER0_HWTCONTROLVAL0_OFFSET        ( 0x0801F8 )
#define DWC_DDRPHYA1_MASTER0_MEMALERTCONTROL_OFFSET       ( 0x08016C )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R2_P0_OFFSET       ( 0x040B0C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X9_OFFSET              ( 0x100124 )
#define DWC_DDRPHYA1_ACSM0_ACSMODTCTRL3_OFFSET            ( 0x10038C )
#define DWC_DDRPHYA1_DBYTE1_TSMBYTE5_OFFSET               ( 0x044060 )
#define DWC_DDRPHYA1_DBYTE1_TSM2_I2_OFFSET                ( 0x044AD0 )
#define DWC_DDRPHYA1_DBYTE4_ASYNCDBYTERXDATA_OFFSET       ( 0x0500A8 )
#define DWC_DDRPHYA1_DBYTE2_DTSMUPTHLDXINGIND_OFFSET      ( 0x0482DC )
#define DWC_DDRPHYA1_DBYTE5_TSMBYTE4_OFFSET               ( 0x054050 )
#define DWC_DDRPHYA1_DBYTE2_TSM2_I7_OFFSET                ( 0x049ED0 )
#define DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R3_OFFSET        ( 0x050CC8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B113S0_OFFSET   ( 0x2405F0 )
#define DWC_DDRPHYA1_MASTER0_HWTLPCSENB_OFFSET            ( 0x0801CC )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC1_R6_OFFSET            ( 0x0418C0 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R5_P0_OFFSET       ( 0x04D70C )
#define DWC_DDRPHYA1_DBYTE0_DQSVALUEOVERRIDE_OFFSET       ( 0x04008C )
#define DWC_DDRPHYA1_DBYTE2_TSM0_I4_OFFSET                ( 0x0492C8 )
#define DWC_DDRPHYA1_DBYTE3_TSMBYTE2_OFFSET               ( 0x04C048 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B67S2_OFFSET    ( 0x2403D0 )
#define DWC_DDRPHYA1_MASTER0_FORCEINTERNALUPDATE_OFFSET   ( 0x08000C )
#define DWC_DDRPHYA1_INITENG0_POSTSEQUENCEREG0B0S1_OFFSET ( 0x24001C )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X3_P0_OFFSET      ( 0x100218 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B6S2_OFFSET     ( 0x2400F4 )
#define DWC_DDRPHYA1_ANIB1_ATXSLEWRATE_OFFSET             ( 0x004154 )
#define DWC_DDRPHYA1_DBYTE5_ASYNCDBYTETXEN_OFFSET         ( 0x054098 )
#define DWC_DDRPHYA1_DBYTE4_TSMBYTE1_OFFSET               ( 0x050044 )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL10_OFFSET              ( 0x1003E8 )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL9_OFFSET          ( 0x100364 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R0_OFFSET          ( 0x0541AC )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I8_OFFSET          ( 0x1C2094 )
#define DWC_DDRPHYA1_DBYTE2_MTESTMUXSEL_OFFSET            ( 0x048068 )
#define DWC_DDRPHYA1_MASTER0_DLYTESTRINGSELAC_OFFSET      ( 0x080348 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B110S0_OFFSET   ( 0x2405CC )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC1_R8_OFFSET            ( 0x0460C0 )
#define DWC_DDRPHYA1_DBYTE3_TXCHKDATASELECTS_OFFSET       ( 0x04C2D8 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I5_OFFSET          ( 0x1C1494 )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC1_R0_OFFSET            ( 0x0400C0 )
#define DWC_DDRPHYA1_DBYTE3_DQDQSRCVCNTRL_B1_P0_OFFSET    ( 0x04C50C )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R3_P0_OFFSET       ( 0x054F0C )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R0_OFFSET          ( 0x04C1A8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X27_OFFSET             ( 0x10006C )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC1_R5_OFFSET            ( 0x0554C0 )
#define DWC_DDRPHYA1_MASTER0_ACLCDLSTATUS_OFFSET          ( 0x080390 )
#define DWC_DDRPHYA1_APBONLY0_DFICFGRDDATAVALIDTICKS_OFFSET ( 0x3400DC )
#define DWC_DDRPHYA1_DBYTE1_DQ3LNSEL_OFFSET               ( 0x04428C )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R3_P0_OFFSET       ( 0x048F0C )
#define DWC_DDRPHYA1_DBYTE4_TSM1_I4_OFFSET                ( 0x0512CC )
#define DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG2_U0_P0_OFFSET     ( 0x044248 )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC1_R5_OFFSET            ( 0x04D4C0 )
#define DWC_DDRPHYA1_DBYTE5_DQDQSRCVCNTRL_B1_P0_OFFSET    ( 0x05450C )
#define DWC_DDRPHYA1_MASTER0_DB7LCDLCALPHDETOUT_OFFSET    ( 0x0800DC )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R3_OFFSET          ( 0x050DAC )
#define DWC_DDRPHYA1_DBYTE3_ASYNCDBYTERXDATA_OFFSET       ( 0x04C0A8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B91S0_OFFSET    ( 0x2404E8 )
#define DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG1_U0_P0_OFFSET     ( 0x044244 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R0_P0_OFFSET       ( 0x04830C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B13S1_OFFSET    ( 0x240144 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X3_OFFSET              ( 0x10000C )
#define DWC_DDRPHYA1_DBYTE2_DQDQSRCVCNTRL_B1_P0_OFFSET    ( 0x04850C )
#define DWC_DDRPHYA1_MASTER0_PULSEDLLUPDATEPHASE_OFFSET   ( 0x0801E4 )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL11_OFFSET         ( 0x10036C )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL9_OFFSET               ( 0x1003E4 )
#define DWC_DDRPHYA1_INITENG0_SEQ0BGPR3_P0_OFFSET         ( 0x24080C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X3_OFFSET              ( 0x10018C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B102S2_OFFSET   ( 0x240574 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R6_P0_OFFSET       ( 0x049B08 )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B9_OFFSET       ( 0x240080 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R4_P0_OFFSET       ( 0x055300 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R8_P0_OFFSET       ( 0x046300 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTBANK2_OFFSET    ( 0x0804D0 )
#define DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG0_U1_P0_OFFSET      ( 0x04C630 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R6_P0_OFFSET       ( 0x04DB04 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R4_OFFSET          ( 0x0491AC )
#define DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG1_U1_P0_OFFSET     ( 0x050644 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X17_OFFSET             ( 0x100044 )
#define DWC_DDRPHYA1_DBYTE0_ASYNCDBYTERXDATA_OFFSET       ( 0x0400A8 )
#define DWC_DDRPHYA1_DBYTE0_DQ2LNSEL_OFFSET               ( 0x040288 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R2_P0_OFFSET       ( 0x04CB08 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R8_P0_OFFSET       ( 0x05630C )
#define DWC_DDRPHYA1_DBYTE3_TXIMPEDANCECTRL2_B1_P0_OFFSET ( 0x04C52C )
#define DWC_DDRPHYA1_DBYTE2_DQ0LNSEL_OFFSET               ( 0x048280 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R3_OFFSET          ( 0x040DA0 )
#define DWC_DDRPHYA1_DBYTE0_TSM1_I6_OFFSET                ( 0x041ACC )
#define DWC_DDRPHYA1_DBYTE1_TSMBYTE3_OFFSET               ( 0x04404C )
#define DWC_DDRPHYA1_DBYTE3_TXIMPEDANCECTRL1_B0_P0_OFFSET ( 0x04C124 )
#define DWC_DDRPHYA1_DBYTE1_RXENDLYTG2_U1_P0_OFFSET       ( 0x044608 )
#define DWC_DDRPHYA1_DBYTE1_TXIMPEDANCECTRL0_B0_P0_OFFSET ( 0x044104 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R5_OFFSET          ( 0x0555A8 )
#define DWC_DDRPHYA1_ANIB1_ATXIMPEDANCE_OFFSET            ( 0x00410C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B27S0_OFFSET    ( 0x2401E8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B35S2_OFFSET    ( 0x240250 )
#define DWC_DDRPHYA1_DBYTE3_DBYTEALLDTSMCTRL2_OFFSET      ( 0x04C2EC )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R6_P0_OFFSET       ( 0x055B08 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B55S0_OFFSET    ( 0x240338 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B38S2_OFFSET    ( 0x240274 )
#define DWC_DDRPHYA1_DBYTE5_TXCHKDATASELECTS_OFFSET       ( 0x0542D8 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R1_P0_OFFSET       ( 0x040708 )
#define DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG1_U0_P0_OFFSET     ( 0x04C244 )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL2_OFFSET               ( 0x1003C8 )
#define DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG0_U1_P0_OFFSET      ( 0x040630 )
#define DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG2_U0_P0_OFFSET     ( 0x040248 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B44S0_OFFSET    ( 0x2402B4 )
#define DWC_DDRPHYA1_MASTER0_DFIINITCOMPLETE_OFFSET       ( 0x0803E4 )
#define DWC_DDRPHYA1_DBYTE5_TSM2_I1_OFFSET                ( 0x0546D0 )
#define DWC_DDRPHYA1_MASTER0_MEMRESETL_OFFSET             ( 0x080180 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R7_OFFSET          ( 0x051DAC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B94S0_OFFSET    ( 0x24050C )
#define DWC_DDRPHYA1_MASTER0_CALNINTOVR_OFFSET            ( 0x08012C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B58S1_OFFSET    ( 0x240360 )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC0_R7_OFFSET            ( 0x04DD00 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R1_OFFSET          ( 0x0485A4 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R6_OFFSET          ( 0x0499A0 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X23_OFFSET             ( 0x1001DC )
#define DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R6_OFFSET        ( 0x0498C8 )
#define DWC_DDRPHYA1_MASTER0_DB8LCDLCALPHDETOUT_OFFSET    ( 0x0800E0 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R0_OFFSET          ( 0x0501A4 )
#define DWC_DDRPHYA1_DBYTE5_DQDQSRCVCNTRL1_OFFSET         ( 0x054128 )
#define DWC_DDRPHYA1_MASTER0_MAPCAB5TODFI_OFFSET          ( 0x080454 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I7_OFFSET          ( 0x1C1C94 )
#define DWC_DDRPHYA1_MASTER0_PSTATE_OFFSET                ( 0x08022C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B0S0_OFFSET     ( 0x2400A4 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R3_OFFSET          ( 0x050DA4 )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X6_P0_OFFSET      ( 0x100234 )
#define DWC_DDRPHYA1_DBYTE5_RXENDLYTG1_U0_P0_OFFSET       ( 0x054204 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B79S1_OFFSET    ( 0x24045C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B34S1_OFFSET    ( 0x240240 )
#define DWC_DDRPHYA1_DBYTE1_RXENDLYTG0_U0_P0_OFFSET       ( 0x044200 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS8_OFFSET ( 0x0804A0 )
#define DWC_DDRPHYA1_DBYTE1_RXFIFOINFO_OFFSET             ( 0x044160 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R6_OFFSET          ( 0x0459AC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B64S0_OFFSET    ( 0x2403A4 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R3_P0_OFFSET       ( 0x040F08 )
#define DWC_DDRPHYA1_DBYTE0_TSM1_I3_OFFSET                ( 0x040ECC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B3S0_OFFSET     ( 0x2400C8 )
#define DWC_DDRPHYA1_DBYTE0_RXENDLYTG3_U1_P0_OFFSET       ( 0x04060C )
#define DWC_DDRPHYA1_MASTER0_CALPEXTOVR_OFFSET            ( 0x080124 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R1_P0_OFFSET       ( 0x048700 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B97S2_OFFSET    ( 0x240538 )
#define DWC_DDRPHYA1_DBYTE1_USEDQSENREPLICA_P0_OFFSET     ( 0x04400C )
#define DWC_DDRPHYA1_DBYTE3_PPTINFO_OFFSET                ( 0x04C2B0 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTACTN_OFFSET     ( 0x0804C4 )
#define DWC_DDRPHYA1_DBYTE2_ASYNCDBYTETXDATA_OFFSET       ( 0x0480A0 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R4_P0_OFFSET       ( 0x041308 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R4_P0_OFFSET       ( 0x04D30C )
#define DWC_DDRPHYA1_DBYTE1_TXSLEWRATE_B0_P0_OFFSET       ( 0x04417C )
#define DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R0_OFFSET ( 0x050188 )
#define DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R1_OFFSET        ( 0x0444C8 )
#define DWC_DDRPHYA1_DBYTE5_PPTCTLSTATIC_OFFSET           ( 0x0542A8 )
#define DWC_DDRPHYA1_DBYTE0_TSMBYTE4_OFFSET               ( 0x040050 )
#define DWC_DDRPHYA1_DBYTE2_USEDQSENREPLICA_P0_OFFSET     ( 0x04800C )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE7_OFFSET            ( 0x1C00DC )
#define DWC_DDRPHYA1_DBYTE3_DQ1LNSEL_OFFSET               ( 0x04C284 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X24_OFFSET             ( 0x100160 )
#define DWC_DDRPHYA1_DBYTE0_TXCHKDATASELECTS_OFFSET       ( 0x0402D8 )
#define DWC_DDRPHYA1_DBYTE0_TSM1_I8_OFFSET                ( 0x0422CC )
#define DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG1_U1_P0_OFFSET      ( 0x040744 )
#define DWC_DDRPHYA1_DBYTE0_TSM2_I0_OFFSET                ( 0x0402D0 )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE1_OFFSET            ( 0x1C00C4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B62S1_OFFSET    ( 0x240390 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R8_OFFSET          ( 0x0461AC )
#define DWC_DDRPHYA1_DBYTE3_TSM1_I4_OFFSET                ( 0x04D2CC )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X18_OFFSET             ( 0x1001C8 )
#define DWC_DDRPHYA1_ANIB2_ATESTPRBSERR_OFFSET            ( 0x00814C )
#define DWC_DDRPHYA1_DBYTE4_ASYNCDBYTETXEN_OFFSET         ( 0x050098 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B106S0_OFFSET   ( 0x24059C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B46S0_OFFSET    ( 0x2402CC )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R2_OFFSET          ( 0x0409A4 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R5_P0_OFFSET       ( 0x055704 )
#define DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R7_OFFSET ( 0x045D88 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X20_OFFSET             ( 0x1000D0 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I2_OFFSET          ( 0x1C0898 )
#define DWC_DDRPHYA1_INITENG0_SEQ0BGPR6_P0_OFFSET         ( 0x240818 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R5_P0_OFFSET       ( 0x045708 )
#define DWC_DDRPHYA1_DBYTE3_TRAININGPARAM_OFFSET          ( 0x04C008 )
#define DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG0_U1_P0_OFFSET      ( 0x054740 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R5_OFFSET          ( 0x04D5AC )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X12_OFFSET             ( 0x100130 )
#define DWC_DDRPHYA1_DBYTE1_TSM1_I2_OFFSET                ( 0x044ACC )
#define DWC_DDRPHYA1_DBYTE5_TSMBYTE3_OFFSET               ( 0x05404C )
#define DWC_DDRPHYA1_DBYTE2_ASYNCDBYTERXDATA_OFFSET       ( 0x0480A8 )
#define DWC_DDRPHYA1_DBYTE1_TSM1_I3_OFFSET                ( 0x044ECC )
#define DWC_DDRPHYA1_DBYTE5_ASYNCDBYTEMODE_OFFSET         ( 0x054090 )
#define DWC_DDRPHYA1_DBYTE1_DQDQSRCVCNTRL1_OFFSET         ( 0x044128 )
#define DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG3_U0_P0_OFFSET      ( 0x04023C )
#define DWC_DDRPHYA1_DBYTE3_TSM1_I2_OFFSET                ( 0x04CACC )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB4_OFFSET  ( 0x080364 )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC0_R6_OFFSET            ( 0x04D900 )
#define DWC_DDRPHYA1_DBYTE0_RXTRAINPATTERNENABLE_OFFSET   ( 0x040040 )
#define DWC_DDRPHYA1_DBYTE4_TSM0_I7_OFFSET                ( 0x051EC8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B31S1_OFFSET    ( 0x24021C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X21_OFFSET             ( 0x100054 )
#define DWC_DDRPHYA1_MASTER0_CALVREFS_OFFSET              ( 0x08026C )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R0_OFFSET          ( 0x04C1AC )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I4_OFFSET          ( 0x1C1094 )
#define DWC_DDRPHYA1_MASTER0_PHYCONFIG_OFFSET             ( 0x080010 )
#define DWC_DDRPHYA1_INITENG0_POSTSEQUENCEREG0B0S2_OFFSET ( 0x240020 )
#define DWC_DDRPHYA1_DBYTE2_TSM1_I7_OFFSET                ( 0x049ECC )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R3_OFFSET          ( 0x04CDA4 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R3_OFFSET          ( 0x054DA4 )
#define DWC_DDRPHYA1_MASTER0_CALCMPANACNTRL_OFFSET        ( 0x0802B8 )
#define DWC_DDRPHYA1_ACSM0_ACSMODTCTRL6_OFFSET            ( 0x100398 )
#define DWC_DDRPHYA1_MASTER0_MEMALERTCONTROL2_OFFSET      ( 0x080170 )
#define DWC_DDRPHYA1_DBYTE4_TSMBYTE2_OFFSET               ( 0x050048 )
#define DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R2_OFFSET ( 0x040988 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B52S0_OFFSET    ( 0x240314 )
#define DWC_DDRPHYA1_DBYTE0_TXSLEWRATE_B1_P0_OFFSET       ( 0x04057C )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R7_OFFSET          ( 0x041DA0 )
#define DWC_DDRPHYA1_DBYTE0_TSM2_I5_OFFSET                ( 0x0416D0 )
#define DWC_DDRPHYA1_INITENG0_PRESEQUENCEREG0B1S0_OFFSET  ( 0x24000C )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I8_OFFSET          ( 0x1C2090 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R8_P0_OFFSET       ( 0x04230C )
#define DWC_DDRPHYA1_ANIB2_AFORCETRICONT_OFFSET           ( 0x0080A0 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R0_P0_OFFSET       ( 0x044300 )
#define DWC_DDRPHYA1_DBYTE5_TSMBYTE5_OFFSET               ( 0x054060 )
#define DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG3_U0_P0_OFFSET      ( 0x04434C )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R2_OFFSET          ( 0x0409A8 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I1_OFFSET          ( 0x1C0494 )
#define DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R1_OFFSET        ( 0x0544C8 )
#define DWC_DDRPHYA1_MASTER0_SEQ0BDLY1_P0_OFFSET          ( 0x080030 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B113S1_OFFSET   ( 0x2405F4 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R8_P0_OFFSET       ( 0x04A300 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R5_OFFSET          ( 0x0415AC )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X29_OFFSET             ( 0x1000F4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B34S0_OFFSET    ( 0x24023C )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE15_OFFSET           ( 0x1C00FC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B53S2_OFFSET    ( 0x240328 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B17S1_OFFSET    ( 0x240174 )
#define DWC_DDRPHYA1_DBYTE0_MTESTMUXSEL_OFFSET            ( 0x040068 )
#define DWC_DDRPHYA1_DBYTE4_RXENDLYTG3_U0_P0_OFFSET       ( 0x05020C )
#define DWC_DDRPHYA1_DBYTE1_PPTINFO_OFFSET                ( 0x0442B0 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS10_OFFSET ( 0x0804A8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B107S0_OFFSET   ( 0x2405A8 )
#define DWC_DDRPHYA1_DBYTE0_RXFIFOINFO_OFFSET             ( 0x040160 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B106S1_OFFSET   ( 0x2405A0 )
#define DWC_DDRPHYA1_DBYTE5_DTSMBLANKINGCTRL_OFFSET       ( 0x0542C4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B41S1_OFFSET    ( 0x240294 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B99S0_OFFSET    ( 0x240548 )
#define DWC_DDRPHYA1_DBYTE5_TXEQUALIZATIONMODE_P0_OFFSET  ( 0x054120 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R6_OFFSET          ( 0x0559A0 )
#define DWC_DDRPHYA1_DBYTE1_TSM0_I8_OFFSET                ( 0x0462C8 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R0_OFFSET          ( 0x0541A0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B11S2_OFFSET    ( 0x240130 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R1_P0_OFFSET       ( 0x04C708 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B48S1_OFFSET    ( 0x2402E8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B76S2_OFFSET    ( 0x24043C )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL14_OFFSET         ( 0x100378 )
#define DWC_DDRPHYA1_DBYTE3_TSM0_I7_OFFSET                ( 0x04DEC8 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R2_OFFSET          ( 0x0549A0 )
#define DWC_DDRPHYA1_MASTER0_PLLSTANDBYEFF_OFFSET         ( 0x080338 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R5_OFFSET          ( 0x0455A8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X0_OFFSET              ( 0x100000 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B121S0_OFFSET   ( 0x240650 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B59S0_OFFSET    ( 0x240368 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B110S1_OFFSET   ( 0x2405D0 )
#define DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R7_OFFSET ( 0x04DD88 )
#define DWC_DDRPHYA1_MASTER0_MAPCAA6TODFI_OFFSET          ( 0x080418 )
#define DWC_DDRPHYA1_DBYTE2_PPTRXENEVNT_OFFSET            ( 0x0482B4 )
#define DWC_DDRPHYA1_DBYTE0_DBYTEALLDTSMCTRL1_OFFSET      ( 0x0402E8 )
#define DWC_DDRPHYA1_DBYTE4_TXEQUALIZATIONMODE_P0_OFFSET  ( 0x050120 )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X2_P0_OFFSET      ( 0x100214 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X5_OFFSET              ( 0x100094 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X7_OFFSET              ( 0x10019C )
#define DWC_DDRPHYA1_DBYTE0_DBYTEMISCMODE_OFFSET          ( 0x040000 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X15_OFFSET             ( 0x10013C )
#define DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R4_OFFSET ( 0x045188 )
#define DWC_DDRPHYA1_DBYTE4_DQSVALUEOVERRIDE_OFFSET       ( 0x05008C )
#define DWC_DDRPHYA1_MASTER0_PHYINTERRUPTENABLE_OFFSET    ( 0x08046C )
#define DWC_DDRPHYA1_DBYTE4_USEDQSENREPLICA_P0_OFFSET     ( 0x05000C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B73S2_OFFSET    ( 0x240418 )
#define DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R2_OFFSET        ( 0x0508C8 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS4_OFFSET ( 0x080490 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R1_P0_OFFSET       ( 0x05470C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B8S2_OFFSET     ( 0x24010C )
#define DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG3_U0_P0_OFFSET     ( 0x05424C )
#define DWC_DDRPHYA1_DBYTE1_TSM1_I1_OFFSET                ( 0x0446CC )
#define DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG1_U0_P0_OFFSET      ( 0x040344 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R4_OFFSET          ( 0x04D1A8 )
#define DWC_DDRPHYA1_MASTER0_CUSTPHYREV_OFFSET            ( 0x0803B4 )
#define DWC_DDRPHYA1_DBYTE4_TXSLEWRATE_B1_P0_OFFSET       ( 0x05057C )
#define DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R5_OFFSET ( 0x041588 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B26S2_OFFSET    ( 0x2401E4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B87S0_OFFSET    ( 0x2404B8 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R8_OFFSET          ( 0x04A1AC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B7S2_OFFSET     ( 0x240100 )
#define DWC_DDRPHYA1_ANIB1_ATESTPRBSERRCNT_OFFSET         ( 0x004158 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R1_P0_OFFSET       ( 0x054708 )
#define DWC_DDRPHYA1_DBYTE4_PPTDQSCNTINVTRNTG0_P0_OFFSET  ( 0x0502B8 )
#define DWC_DDRPHYA1_DBYTE3_TSM2_I7_OFFSET                ( 0x04DED0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B83S0_OFFSET    ( 0x240488 )
#define DWC_DDRPHYA1_MASTER0_MAPCAB3TODFI_OFFSET          ( 0x08044C )
#define DWC_DDRPHYA1_DBYTE4_TSM3_OFFSET                   ( 0x0502D4 )
#define DWC_DDRPHYA1_DBYTE1_TSM2_I0_OFFSET                ( 0x0442D0 )
#define DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R5_OFFSET        ( 0x0414C8 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R6_P0_OFFSET       ( 0x045B0C )
#define DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG2_U1_P0_OFFSET     ( 0x054648 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B95S1_OFFSET    ( 0x24051C )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R0_P0_OFFSET       ( 0x04C30C )
#define DWC_DDRPHYA1_MASTER0_DFIFREQXLAT3_OFFSET          ( 0x0803CC )
#define DWC_DDRPHYA1_MASTER0_PLLOUTGATECONTROL_OFFSET     ( 0x080234 )
#define DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG3_U0_P0_OFFSET      ( 0x05034C )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B13_OFFSET      ( 0x240090 )
#define DWC_DDRPHYA1_DBYTE1_DQ4LNSEL_OFFSET               ( 0x044290 )
#define DWC_DDRPHYA1_DBYTE0_RXENDLYTG3_U0_P0_OFFSET       ( 0x04020C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B63S0_OFFSET    ( 0x240398 )
#define DWC_DDRPHYA1_DBYTE2_DQ1LNSEL_OFFSET               ( 0x048284 )
#define DWC_DDRPHYA1_DBYTE2_TXODTDRVSTREN_B0_P0_OFFSET    ( 0x048134 )
#define DWC_DDRPHYA1_DBYTE4_TXIMPEDANCECTRL2_B1_P0_OFFSET ( 0x05052C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X20_OFFSET             ( 0x100150 )
#define DWC_DDRPHYA1_MASTER0_MAPCAA3TODFI_OFFSET          ( 0x08040C )
#define DWC_DDRPHYA1_DBYTE3_RXFIFOCONTENTSDQ7654_OFFSET   ( 0x04C16C )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R7_P0_OFFSET       ( 0x04DF00 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R0_P0_OFFSET       ( 0x05030C )
#define DWC_DDRPHYA1_DBYTE3_TSM1_I5_OFFSET                ( 0x04D6CC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B105S1_OFFSET   ( 0x240594 )
#define DWC_DDRPHYA1_DBYTE4_TXIMPEDANCECTRL0_B0_P0_OFFSET ( 0x050104 )
#define DWC_DDRPHYA1_MASTER0_DFICAMODE_OFFSET             ( 0x0801D4 )
#define DWC_DDRPHYA1_MASTER0_DLYTESTRINGSELDB_OFFSET      ( 0x080344 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B108S0_OFFSET   ( 0x2405B4 )
#define DWC_DDRPHYA1_DBYTE3_TSM2_I4_OFFSET                ( 0x04D2D0 )
#define DWC_DDRPHYA1_DBYTE0_DQ1LNSEL_OFFSET               ( 0x040284 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B21S2_OFFSET    ( 0x2401A8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B101S2_OFFSET   ( 0x240568 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B86S2_OFFSET    ( 0x2404B4 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R5_P0_OFFSET       ( 0x049700 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B22S1_OFFSET    ( 0x2401B0 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R6_OFFSET          ( 0x0519A4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B67S1_OFFSET    ( 0x2403CC )
#define DWC_DDRPHYA1_MASTER0_LP4XPSTDQSDRAMODTCFG_P0_OFFSET ( 0x0801A0 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R7_P0_OFFSET       ( 0x045F08 )
#define DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R8_OFFSET        ( 0x0420C8 )
#define DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R6_OFFSET        ( 0x0458C8 )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS5_OFFSET ( 0x080494 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B78S1_OFFSET    ( 0x240450 )
#define DWC_DDRPHYA1_ANIB4_ATXDLY_P0_OFFSET               ( 0x010200 )
#define DWC_DDRPHYA1_DBYTE0_TSM3_OFFSET                   ( 0x0402D4 )
#define DWC_DDRPHYA1_DBYTE3_TSM2_I1_OFFSET                ( 0x04C6D0 )
#define DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R7_OFFSET        ( 0x045CC8 )
#define DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG2_U1_P0_OFFSET      ( 0x040748 )
#define DWC_DDRPHYA1_MASTER0_CALCMPINVERT_OFFSET          ( 0x0802A0 )
#define DWC_DDRPHYA1_MASTER0_DBYTEDLLMODECNTRL_OFFSET     ( 0x0800E8 )
#define DWC_DDRPHYA1_DBYTE3_DQ4LNSEL_OFFSET               ( 0x04C290 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B96S1_OFFSET    ( 0x240528 )
#define DWC_DDRPHYA1_INITENG0_PRESEQUENCEREG0B0S0_OFFSET  ( 0x240000 )
#define DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R2_OFFSET        ( 0x04C8C8 )
#define DWC_DDRPHYA1_DBYTE0_TSM1_I0_OFFSET                ( 0x0402CC )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R7_P0_OFFSET       ( 0x055F0C )
#define DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG0_U0_P0_OFFSET      ( 0x040230 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R7_OFFSET          ( 0x051DA8 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R8_OFFSET          ( 0x0561A8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X23_OFFSET             ( 0x1000DC )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R0_P0_OFFSET       ( 0x04430C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B8S1_OFFSET     ( 0x240108 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R8_OFFSET          ( 0x0461A8 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R4_P0_OFFSET       ( 0x045304 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X7_OFFSET              ( 0x10001C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B35S1_OFFSET    ( 0x24024C )
#define DWC_DDRPHYA1_DBYTE4_DBYTEALLDTSMCTRL2_OFFSET      ( 0x0502EC )
#define DWC_DDRPHYA1_DBYTE5_TSM1_I8_OFFSET                ( 0x0562CC )
#define DWC_DDRPHYA1_DBYTE3_TSM2_I6_OFFSET                ( 0x04DAD0 )
#define DWC_DDRPHYA1_DBYTE3_ASYNCDBYTETXDATA_OFFSET       ( 0x04C0A0 )
#define DWC_DDRPHYA1_MASTER0_MASTERX4CONFIG_OFFSET        ( 0x080094 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B43S0_OFFSET    ( 0x2402A8 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R3_P0_OFFSET       ( 0x054F08 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B116S0_OFFSET   ( 0x240614 )
#define DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R5_OFFSET ( 0x045588 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R1_OFFSET          ( 0x0485A0 )
#define DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG2_U1_P0_OFFSET     ( 0x050648 )
#define DWC_DDRPHYA1_MASTER0_PLLRESET_OFFSET              ( 0x080310 )
#define DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG1_U1_P0_OFFSET      ( 0x044744 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R2_P0_OFFSET       ( 0x050B0C )
#define DWC_DDRPHYA1_MASTER0_CLOCKINGCTRL_OFFSET          ( 0x080008 )
#define DWC_DDRPHYA1_DBYTE4_RXENDLYTG3_U1_P0_OFFSET       ( 0x05060C )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R3_P0_OFFSET       ( 0x044F00 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R6_P0_OFFSET       ( 0x055B04 )
#define DWC_DDRPHYA1_MASTER0_DB9LCDLCALPHDETOUT_OFFSET    ( 0x0800E4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B118S0_OFFSET   ( 0x24062C )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I7_OFFSET          ( 0x1C1C90 )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC0_R0_OFFSET            ( 0x054100 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R1_P0_OFFSET       ( 0x044704 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X7_OFFSET              ( 0x10011C )
#define DWC_DDRPHYA1_DRTUB0_UCTDATWRITEPROT_OFFSET        ( 0x3000D4 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X20_OFFSET             ( 0x100050 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R4_OFFSET          ( 0x0511A4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B54S0_OFFSET    ( 0x24032C )
#define DWC_DDRPHYA1_ANIB4_ATXSLEWRATE_OFFSET             ( 0x010154 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R3_OFFSET          ( 0x040DA4 )
#define DWC_DDRPHYA1_DBYTE0_TSM2_I7_OFFSET                ( 0x041ED0 )
#define DWC_DDRPHYA1_MASTER0_MSTLCDL0DBGRES_OFFSET        ( 0x080384 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B73S1_OFFSET    ( 0x240414 )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X5_P0_OFFSET      ( 0x100228 )
#define DWC_DDRPHYA1_DBYTE4_ASYNCDBYTEMODE_OFFSET         ( 0x050090 )
#define DWC_DDRPHYA1_DBYTE4_DQ0LNSEL_OFFSET               ( 0x050280 )
#define DWC_DDRPHYA1_ANIB1_AFORCEDRVCONT_OFFSET           ( 0x00409C )
#define DWC_DDRPHYA1_DBYTE2_RXTRAINPATTERNENABLE_OFFSET   ( 0x048040 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B19S1_OFFSET    ( 0x24018C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X14_OFFSET             ( 0x1000B8 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R4_P0_OFFSET       ( 0x055304 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R6_OFFSET          ( 0x0499A4 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R5_OFFSET          ( 0x0455A4 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X8_OFFSET              ( 0x1000A0 )
#define DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG2_U0_P0_OFFSET     ( 0x054248 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B48S0_OFFSET    ( 0x2402E4 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R7_P0_OFFSET       ( 0x051F08 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B45S0_OFFSET    ( 0x2402C0 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I5_OFFSET          ( 0x1C149C )
#define DWC_DDRPHYA1_DBYTE0_PPTDQSCNTINVTRNTG1_P0_OFFSET  ( 0x0402BC )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R4_OFFSET          ( 0x0451A0 )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC0_R2_OFFSET            ( 0x048900 )
#define DWC_DDRPHYA1_DBYTE0_TXIMPEDANCECTRL2_B1_P0_OFFSET ( 0x04052C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B4S1_OFFSET     ( 0x2400D8 )
#define DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R4_OFFSET ( 0x051188 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R6_P0_OFFSET       ( 0x049B0C )
#define DWC_DDRPHYA1_DBYTE1_TXIMPEDANCECTRL1_B1_P0_OFFSET ( 0x044524 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R0_OFFSET          ( 0x0481A0 )
#define DWC_DDRPHYA1_DBYTE4_RXENDLYTG0_U0_P0_OFFSET       ( 0x050200 )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC0_R3_OFFSET            ( 0x054D00 )
#define DWC_DDRPHYA1_ANIB3_ATXSLEWRATE_OFFSET             ( 0x00C154 )
#define DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG0_U0_P0_OFFSET      ( 0x050230 )
#define DWC_DDRPHYA1_DBYTE2_RXFIFOINFO_OFFSET             ( 0x048160 )
#define DWC_DDRPHYA1_DBYTE2_TSM1_I0_OFFSET                ( 0x0482CC )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R6_OFFSET          ( 0x04D9AC )
#define DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG0_U1_P0_OFFSET     ( 0x04C640 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R1_OFFSET          ( 0x0485A8 )
#define DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R0_OFFSET ( 0x048188 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R5_P0_OFFSET       ( 0x051700 )
#define DWC_DDRPHYA1_DBYTE1_DFIMRL_P0_OFFSET              ( 0x044080 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R2_P0_OFFSET       ( 0x054B04 )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL1_OFFSET               ( 0x1003C4 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B27S1_OFFSET    ( 0x2401EC )
#define DWC_DDRPHYA1_DBYTE1_ASYNCDBYTERXDATA_OFFSET       ( 0x0440A8 )
#define DWC_DDRPHYA1_DBYTE5_TXIMPEDANCECTRL1_B0_P0_OFFSET ( 0x054124 )
#define DWC_DDRPHYA1_DBYTE2_DXLCDLSTATUS_OFFSET           ( 0x048390 )
#define DWC_DDRPHYA1_ANIB3_ATXIMPEDANCE_OFFSET            ( 0x00C10C )
#define DWC_DDRPHYA1_DBYTE2_DQDQSRCVCNTRL2_P0_OFFSET      ( 0x048130 )
#define DWC_DDRPHYA1_DBYTE3_TSM1_I3_OFFSET                ( 0x04CECC )
#define DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG2_U0_P0_OFFSET      ( 0x048348 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R3_OFFSET          ( 0x04CDA8 )
#define DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R7_OFFSET ( 0x049D88 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R6_P0_OFFSET       ( 0x041B00 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B65S2_OFFSET    ( 0x2403B8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X12_OFFSET             ( 0x1000B0 )
#define DWC_DDRPHYA1_DBYTE0_RXFIFOCONTENTSDBI_OFFSET      ( 0x040170 )
#define DWC_DDRPHYA1_DBYTE3_DBYTEALLDTSMCTRL1_OFFSET      ( 0x04C2E8 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R6_OFFSET          ( 0x0499A8 )
#define DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG1_U1_P0_OFFSET      ( 0x048744 )
#define DWC_DDRPHYA1_APBONLY0_DCTWRITEONLY_OFFSET         ( 0x3400C0 )
#define DWC_DDRPHYA1_ANIB1_AFORCETRICONT_OFFSET           ( 0x0040A0 )
#define DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG0_U1_P0_OFFSET     ( 0x054640 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B91S1_OFFSET    ( 0x2404EC )
#define DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R8_OFFSET ( 0x042188 )
#define DWC_DDRPHYA1_MASTER0_VREFINGLOBAL_P0_OFFSET       ( 0x0802C8 )
#define DWC_DDRPHYA1_MASTER0_CTLUPD0GOODCTR_OFFSET        ( 0x0802E0 )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC1_R1_OFFSET            ( 0x0504C0 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R6_P0_OFFSET       ( 0x04DB08 )
#define DWC_DDRPHYA1_DBYTE5_DQDQSRCVCNTRL2_P0_OFFSET      ( 0x054130 )
#define DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG2_U0_P0_OFFSET     ( 0x050248 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X28_OFFSET             ( 0x100070 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R8_OFFSET          ( 0x04E1AC )
#define DWC_DDRPHYA1_MASTER0_PGCR_OFFSET                  ( 0x080014 )
#define DWC_DDRPHYA1_DBYTE0_TXODTDRVSTREN_B0_P0_OFFSET    ( 0x040134 )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL20_OFFSET              ( 0x1003B4 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X2_OFFSET              ( 0x100188 )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL18_OFFSET              ( 0x1003AC )
#define DWC_DDRPHYA1_MASTER0_DB0LCDLCALPHDETOUT_OFFSET    ( 0x0800C0 )
#define DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R4_OFFSET        ( 0x0410C8 )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC1_R1_OFFSET            ( 0x04C4C0 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I4_OFFSET          ( 0x1C1090 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R7_P0_OFFSET       ( 0x055F08 )
#define DWC_DDRPHYA1_DRTUB0_UCCLKHCLKENABLES_OFFSET       ( 0x300200 )
#define DWC_DDRPHYA1_DBYTE4_TESTMODECONFIG_OFFSET         ( 0x05005C )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC1_R4_OFFSET            ( 0x0510C0 )
#define DWC_DDRPHYA1_MASTER0_MAPCAB4TODFI_OFFSET          ( 0x080450 )
#define DWC_DDRPHYA1_DBYTE3_DTSMUPTHLDXINGIND_OFFSET      ( 0x04C2DC )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R5_OFFSET          ( 0x0415A8 )
#define DWC_DDRPHYA1_DBYTE1_PPTCTLDYN_OFFSET              ( 0x0442AC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B121S2_OFFSET   ( 0x240658 )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTDFICLK_OFFSET      ( 0x080350 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I1_OFFSET          ( 0x1C049C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B34S2_OFFSET    ( 0x240244 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R6_P0_OFFSET       ( 0x045B08 )
#define DWC_DDRPHYA1_DBYTE4_TXCHKDATASELECTS_OFFSET       ( 0x0502D8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X19_OFFSET             ( 0x1000CC )
#define DWC_DDRPHYA1_DBYTE0_DQDQSRCVCNTRL_B0_P0_OFFSET    ( 0x04010C )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R2_OFFSET          ( 0x0489A8 )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC0_R3_OFFSET            ( 0x044D00 )
#define DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG2_U0_P0_OFFSET      ( 0x044348 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R8_OFFSET          ( 0x0561A4 )
#define DWC_DDRPHYA1_DBYTE1_TSM0_I3_OFFSET                ( 0x044EC8 )
#define DWC_DDRPHYA1_DBYTE5_RXFIFOCHECKERRVALUES_OFFSET   ( 0x05415C )
#define DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG3_U1_P0_OFFSET      ( 0x05463C )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R5_OFFSET          ( 0x04D5A0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B98S2_OFFSET    ( 0x240544 )
#define DWC_DDRPHYA1_DBYTE0_RXENDLYTG2_U1_P0_OFFSET       ( 0x040608 )
#define DWC_DDRPHYA1_DBYTE2_TXSLEWRATE_B1_P0_OFFSET       ( 0x04857C )
#define DWC_DDRPHYA1_INITENG0_SEQ0BWAITCONDSEL_OFFSET     ( 0x24009C )
#define DWC_DDRPHYA1_DBYTE5_TSM1_I0_OFFSET                ( 0x0542CC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B41S0_OFFSET    ( 0x240290 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X22_OFFSET             ( 0x100158 )
#define DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R0_OFFSET        ( 0x0400C8 )
#define DWC_DDRPHYA1_DBYTE4_MTESTMUXSEL_OFFSET            ( 0x050068 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R4_OFFSET          ( 0x04D1A4 )
#define DWC_DDRPHYA1_DBYTE1_RXENDLYTG3_U1_P0_OFFSET       ( 0x04460C )
#define DWC_DDRPHYA1_DBYTE3_USEDQSENREPLICA_P0_OFFSET     ( 0x04C00C )
#define DWC_DDRPHYA1_DBYTE4_TSMBYTE3_OFFSET               ( 0x05004C )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R0_P0_OFFSET       ( 0x050308 )
#define DWC_DDRPHYA1_DBYTE5_TSMBYTE2_OFFSET               ( 0x054048 )
#define DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG3_U0_P0_OFFSET      ( 0x04823C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X30_OFFSET             ( 0x1000F8 )
#define DWC_DDRPHYA1_MASTER0_DB1LCDLCALPHDETOUT_OFFSET    ( 0x0800C4 )
#define DWC_DDRPHYA1_MASTER0_PPTTRAINSETUP_P0_OFFSET      ( 0x080040 )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL15_OFFSET         ( 0x10037C )
#define DWC_DDRPHYA1_MASTER0_DBYTERXENTRAIN_OFFSET        ( 0x0800EC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B107S1_OFFSET   ( 0x2405AC )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I3_OFFSET          ( 0x1C0C94 )
#define DWC_DDRPHYA1_DBYTE3_TSM0_I2_OFFSET                ( 0x04CAC8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B69S2_OFFSET    ( 0x2403E8 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R2_P0_OFFSET       ( 0x054B0C )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R0_P0_OFFSET       ( 0x048300 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B19S0_OFFSET    ( 0x240188 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R1_P0_OFFSET       ( 0x05070C )
#define DWC_DDRPHYA1_DBYTE2_TSM2_I8_OFFSET                ( 0x04A2D0 )
#define DWC_DDRPHYA1_MASTER0_TESTBUMPCNTRL1_OFFSET        ( 0x08001C )
#define DWC_DDRPHYA1_DBYTE0_TSM0_I8_OFFSET                ( 0x0422C8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X28_OFFSET             ( 0x1000F0 )
#define DWC_DDRPHYA1_INITENG0_POSTSEQUENCEREG0B1S0_OFFSET ( 0x240024 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X14_OFFSET             ( 0x1001B8 )
#define DWC_DDRPHYA1_DBYTE2_TSM0_I7_OFFSET                ( 0x049EC8 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R6_OFFSET          ( 0x0499AC )
#define DWC_DDRPHYA1_DBYTE4_RXENDLYTG0_U1_P0_OFFSET       ( 0x050600 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R5_P0_OFFSET       ( 0x049704 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R5_P0_OFFSET       ( 0x055700 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X2_OFFSET              ( 0x100108 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B51S2_OFFSET    ( 0x240310 )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE5_OFFSET            ( 0x1C00D4 )
#define DWC_DDRPHYA1_ACSM0_ACSMODTCTRL5_OFFSET            ( 0x100394 )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC0_R7_OFFSET            ( 0x045D00 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R4_OFFSET          ( 0x0411AC )
#define DWC_DDRPHYA1_DBYTE2_DBYTEALLDTSMCTRL2_OFFSET      ( 0x0482EC )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R5_P0_OFFSET       ( 0x045704 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R8_P0_OFFSET       ( 0x042308 )
#define DWC_DDRPHYA1_DBYTE1_TSM0_I2_OFFSET                ( 0x044AC8 )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL3_OFFSET          ( 0x10034C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B2S0_OFFSET     ( 0x2400BC )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R5_OFFSET          ( 0x04D5A8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X22_OFFSET             ( 0x100058 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R6_OFFSET          ( 0x0419A0 )
#define DWC_DDRPHYA1_MASTER0_LP4XTPHYWRLATCFG_P0_OFFSET   ( 0x080188 )
#define DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG3_U0_P0_OFFSET      ( 0x04C23C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B118S2_OFFSET   ( 0x240634 )
#define DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG0_OFFSET    ( 0x240030 )
#define DWC_DDRPHYA1_MASTER0_MAPCAB2TODFI_OFFSET          ( 0x080448 )
#define DWC_DDRPHYA1_DBYTE0_TSM0_I2_OFFSET                ( 0x040AC8 )
#define DWC_DDRPHYA1_DBYTE2_RXFIFOCONTENTSDQ3210_OFFSET   ( 0x048168 )
#define DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R2_OFFSET        ( 0x0448C8 )
#define DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG2_U0_P0_OFFSET      ( 0x040348 )
#define DWC_DDRPHYA1_DBYTE2_PPTDQSCNTINVTRNTG0_P0_OFFSET  ( 0x0482B8 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R3_OFFSET          ( 0x04CDA0 )
#define DWC_DDRPHYA1_DBYTE2_TXSLEWRATE_B0_P0_OFFSET       ( 0x04817C )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R3_OFFSET          ( 0x054DA8 )
#define DWC_DDRPHYA1_MASTER0_LP4XPREDQSDRAMODTCFG_P0_OFFSET ( 0x08019C )
#define DWC_DDRPHYA1_MASTER0_PLLDACVALOUT_OFFSET          ( 0x08033C )
#define DWC_DDRPHYA1_MASTER0_HWTCACTL_OFFSET              ( 0x0801D8 )
#define DWC_DDRPHYA1_DBYTE3_RXFIFOVISIBILITY_OFFSET       ( 0x04C164 )
#define DWC_DDRPHYA1_ANIB3_AFORCEDRVCONT_OFFSET           ( 0x00C09C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B105S2_OFFSET   ( 0x240598 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R0_P0_OFFSET       ( 0x04C308 )
#define DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R8_OFFSET        ( 0x0520C8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B15S2_OFFSET    ( 0x240160 )
#define DWC_DDRPHYA1_DBYTE4_TSM1_I7_OFFSET                ( 0x051ECC )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC0_R0_OFFSET            ( 0x050100 )
#define DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R6_OFFSET        ( 0x0558C8 )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE11_OFFSET           ( 0x1C00EC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B5S2_OFFSET     ( 0x2400E8 )
#define DWC_DDRPHYA1_DBYTE4_DQ1LNSEL_OFFSET               ( 0x050284 )
#define DWC_DDRPHYA1_DBYTE3_RXENDLYTG3_U0_P0_OFFSET       ( 0x04C20C )
#define DWC_DDRPHYA1_DBYTE3_TSM2_I5_OFFSET                ( 0x04D6D0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B95S0_OFFSET    ( 0x240518 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R4_P0_OFFSET       ( 0x049300 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B116S1_OFFSET   ( 0x240618 )
#define DWC_DDRPHYA1_DBYTE3_PPTDQSCNTINVTRNTG1_P0_OFFSET  ( 0x04C2BC )
#define DWC_DDRPHYA1_DBYTE1_TSM1_I6_OFFSET                ( 0x045ACC )
#define DWC_DDRPHYA1_DBYTE1_TXIMPEDANCECTRL0_B1_P0_OFFSET ( 0x044504 )
#define DWC_DDRPHYA1_MASTER0_SEQ0BDLY2_P0_OFFSET          ( 0x080034 )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X1_P0_OFFSET      ( 0x10020C )
#define DWC_DDRPHYA1_DBYTE3_RXFIFOCONTENTSDBI_OFFSET      ( 0x04C170 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R0_OFFSET          ( 0x0441A4 )
#define DWC_DDRPHYA1_DBYTE3_TXEQUALIZATIONMODE_P0_OFFSET  ( 0x04C120 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R5_P0_OFFSET       ( 0x04D700 )
#define DWC_DDRPHYA1_DBYTE1_TSMBYTE1_OFFSET               ( 0x044044 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R7_P0_OFFSET       ( 0x049F0C )
#define DWC_DDRPHYA1_DBYTE1_TSM2_I8_OFFSET                ( 0x0462D0 )
#define DWC_DDRPHYA1_ACSM0_ACSMODTCTRL0_OFFSET            ( 0x100380 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B89S2_OFFSET    ( 0x2404D8 )
#define DWC_DDRPHYA1_DBYTE5_TXSLEWRATE_B1_P0_OFFSET       ( 0x05457C )
#define DWC_DDRPHYA1_MASTER0_MTESTMUXSEL_OFFSET           ( 0x080068 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B48S2_OFFSET    ( 0x2402EC )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R0_OFFSET          ( 0x0541A4 )
#define DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R4_OFFSET ( 0x04D188 )
#define DWC_DDRPHYA1_MASTER0_CALMISC_OFFSET               ( 0x080268 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R8_OFFSET          ( 0x0421A0 )
#define DWC_DDRPHYA1_DBYTE3_TXODTDRVSTREN_B0_P0_OFFSET    ( 0x04C134 )
#define DWC_DDRPHYA1_DBYTE1_TSM0_I5_OFFSET                ( 0x0456C8 )
#define DWC_DDRPHYA1_DBYTE1_DBYTEALLDTSMCTRL2_OFFSET      ( 0x0442EC )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X19_OFFSET             ( 0x10014C )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB7_OFFSET  ( 0x080370 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X8_OFFSET              ( 0x100020 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R3_P0_OFFSET       ( 0x054F04 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R5_OFFSET          ( 0x0455AC )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R3_P0_OFFSET       ( 0x040F0C )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I1_OFFSET          ( 0x1C0498 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B35S0_OFFSET    ( 0x240248 )
#define DWC_DDRPHYA1_DBYTE4_TRAININGPARAM_OFFSET          ( 0x050008 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X24_OFFSET             ( 0x1000E0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B104S2_OFFSET   ( 0x24058C )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R0_OFFSET          ( 0x0441A0 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R2_P0_OFFSET       ( 0x054B08 )
#define DWC_DDRPHYA1_DBYTE3_DFIMRL_P0_OFFSET              ( 0x04C080 )
#define DWC_DDRPHYA1_DBYTE3_TESTMODECONFIG_OFFSET         ( 0x04C05C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X14_OFFSET             ( 0x100138 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B43S1_OFFSET    ( 0x2402AC )
#define DWC_DDRPHYA1_DBYTE0_RXFIFOCONTENTSDQ3210_OFFSET   ( 0x040168 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X21_OFFSET             ( 0x1001D4 )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X2_P0_OFFSET      ( 0x100210 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B26S1_OFFSET    ( 0x2401E0 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R4_P0_OFFSET       ( 0x05130C )
#define DWC_DDRPHYA1_DBYTE5_TSM0_I8_OFFSET                ( 0x0562C8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X13_OFFSET             ( 0x1000B4 )
#define DWC_DDRPHYA1_DBYTE1_TSM1_I4_OFFSET                ( 0x0452CC )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC1_R1_OFFSET            ( 0x0444C0 )
#define DWC_DDRPHYA1_DBYTE5_TSM2_I6_OFFSET                ( 0x055AD0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B54S1_OFFSET    ( 0x240330 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B11S0_OFFSET    ( 0x240128 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B73S0_OFFSET    ( 0x240410 )
#define DWC_DDRPHYA1_DBYTE2_DBYTEALLDTSMCTRL1_OFFSET      ( 0x0482E8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B4S2_OFFSET     ( 0x2400DC )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC0_R4_OFFSET            ( 0x051100 )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I8_OFFSET          ( 0x1C209C )
#define DWC_DDRPHYA1_DBYTE4_TXODTDRVSTREN_B0_P0_OFFSET    ( 0x050134 )
#define DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R4_OFFSET ( 0x049188 )
#define DWC_DDRPHYA1_DBYTE2_TESTMODECONFIG_OFFSET         ( 0x04805C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X7_OFFSET              ( 0x10009C )
#define DWC_DDRPHYA1_DBYTE0_TSM1_I7_OFFSET                ( 0x041ECC )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R1_P0_OFFSET       ( 0x044708 )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB8_OFFSET  ( 0x080374 )
#define DWC_DDRPHYA1_DBYTE0_DQ0LNSEL_OFFSET               ( 0x040280 )
#define DWC_DDRPHYA1_DBYTE2_TSM0_I1_OFFSET                ( 0x0486C8 )
#define DWC_DDRPHYA1_DBYTE5_TXIMPEDANCECTRL0_B0_P0_OFFSET ( 0x054104 )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R1_P0_OFFSET       ( 0x04C700 )
#define DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R5_OFFSET ( 0x04D588 )
#define DWC_DDRPHYA1_DBYTE0_PPTDQSCNTINVTRNTG0_P0_OFFSET  ( 0x0402B8 )
#define DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R5_OFFSET        ( 0x0514C8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B22S0_OFFSET    ( 0x2401AC )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R7_OFFSET          ( 0x049DA0 )
#define DWC_DDRPHYA1_ANIB1_MTESTMUXSEL_OFFSET             ( 0x004068 )
#define DWC_DDRPHYA1_ACSM0_LOWSPEEDCLOCKSTOPVAL_OFFSET    ( 0x1003A8 )
#define DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG3_U1_P0_OFFSET      ( 0x04C74C )
#define DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG1_U0_P0_OFFSET      ( 0x040234 )
#define DWC_DDRPHYA1_DBYTE3_DQ3LNSEL_OFFSET               ( 0x04C28C )
#define DWC_DDRPHYA1_DBYTE2_TSMBYTE5_OFFSET               ( 0x048060 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R6_P0_OFFSET       ( 0x055B00 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R8_OFFSET          ( 0x0561AC )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I5_OFFSET          ( 0x1C1498 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B78S2_OFFSET    ( 0x240454 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B39S1_OFFSET    ( 0x24027C )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R3_P0_OFFSET       ( 0x04CF0C )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R3_OFFSET          ( 0x044DA0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B45S1_OFFSET    ( 0x2402C4 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R3_OFFSET          ( 0x054DAC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B83S1_OFFSET    ( 0x24048C )
#define DWC_DDRPHYA1_DBYTE5_RXENDLYTG2_U0_P0_OFFSET       ( 0x054208 )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R2_P0_OFFSET       ( 0x040B00 )
#define DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG2_U1_P0_OFFSET      ( 0x044748 )
#define DWC_DDRPHYA1_DBYTE1_DTSMTRAINMODECTRL_OFFSET      ( 0x04407C )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B94S2_OFFSET    ( 0x240514 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B112S1_OFFSET   ( 0x2405E8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B0S1_OFFSET     ( 0x2400A8 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R5_OFFSET          ( 0x04D5A4 )
#define DWC_DDRPHYA1_DBYTE2_ASYNCDBYTETXEN_OFFSET         ( 0x048098 )
#define DWC_DDRPHYA1_INITENG0_SEQ0BGPR5_P0_OFFSET         ( 0x240814 )
#define DWC_DDRPHYA1_INITENG0_PRESEQUENCEREG0B0S1_OFFSET  ( 0x240004 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B111S0_OFFSET   ( 0x2405D8 )
#define DWC_DDRPHYA1_DBYTE1_TSM3_OFFSET                   ( 0x0442D4 )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R1_OFFSET          ( 0x0505A8 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R4_P0_OFFSET       ( 0x045300 )
#define DWC_DDRPHYA1_DBYTE0_TSM2_I8_OFFSET                ( 0x0422D0 )
#define DWC_DDRPHYA1_DBYTE0_TSM0_I0_OFFSET                ( 0x0402C8 )
#define DWC_DDRPHYA1_APBONLY0_NEVERGATECSRCLOCK_OFFSET    ( 0x3400D4 )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R7_OFFSET          ( 0x04DDA0 )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC1_R4_OFFSET            ( 0x0410C0 )
#define DWC_DDRPHYA1_DBYTE0_DQDQSRCVCNTRL2_P0_OFFSET      ( 0x040130 )
#define DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R5_OFFSET        ( 0x0554C8 )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R0_OFFSET          ( 0x0441AC )
#define DWC_DDRPHYA1_DBYTE3_TSM2_I3_OFFSET                ( 0x04CED0 )
#define DWC_DDRPHYA1_MASTER0_PLLPWRDN_OFFSET              ( 0x08030C )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R3_P0_OFFSET       ( 0x048F04 )
#define DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG3_U0_P0_OFFSET      ( 0x04834C )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC1_R8_OFFSET            ( 0x0560C0 )
#define DWC_DDRPHYA1_MASTER0_WRLEVBITS_OFFSET             ( 0x080098 )
#define DWC_DDRPHYA1_DBYTE5_TSMBYTE1_OFFSET               ( 0x054044 )
#define DWC_DDRPHYA1_DBYTE5_RXFIFOCONTENTSDQ3210_OFFSET   ( 0x054168 )
#define DWC_DDRPHYA1_DBYTE2_TSM1_I8_OFFSET                ( 0x04A2CC )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R6_OFFSET          ( 0x04D9A8 )
#define DWC_DDRPHYA1_DBYTE1_ASYNCDBYTETXDATA_OFFSET       ( 0x0440A0 )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC1_R0_OFFSET            ( 0x04C0C0 )
#define DWC_DDRPHYA1_DBYTE2_TXIMPEDANCECTRL1_B1_P0_OFFSET ( 0x048524 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B109S1_OFFSET   ( 0x2405C4 )
#define DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG2_U1_P0_OFFSET      ( 0x048748 )
#define DWC_DDRPHYA1_MASTER0_PHYUPD1GOODCTR_OFFSET        ( 0x0802DC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B91S2_OFFSET    ( 0x2404F0 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B121S1_OFFSET   ( 0x240654 )
#define DWC_DDRPHYA1_DBYTE5_TXIMPEDANCECTRL2_B0_P0_OFFSET ( 0x05412C )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL19_OFFSET              ( 0x1003B0 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X29_OFFSET             ( 0x100074 )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R0_P0_OFFSET       ( 0x048304 )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R7_P0_OFFSET       ( 0x045F04 )
#define DWC_DDRPHYA1_DBYTE0_DFIMRL_P0_OFFSET              ( 0x040080 )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL23_OFFSET              ( 0x100300 )
#define DWC_DDRPHYA1_MASTER0_TRISTATEMODECA_P0_OFFSET     ( 0x080064 )
#define DWC_DDRPHYA1_DBYTE1_DQSVALUEOVERRIDE_OFFSET       ( 0x04408C )
#define DWC_DDRPHYA1_MASTER0_MTESTDTOCTRL_OFFSET          ( 0x0803FC )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B12S2_OFFSET    ( 0x24013C )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X5_P0_OFFSET      ( 0x10022C )
#define DWC_DDRPHYA1_DBYTE3_RXENDLYTG0_U1_P0_OFFSET       ( 0x04C600 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X16_OFFSET             ( 0x1001C0 )
#define DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R3_OFFSET ( 0x04CD88 )
#define DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R5_OFFSET        ( 0x04D4C8 )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X1_OFFSET              ( 0x100184 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B15S0_OFFSET    ( 0x240158 )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R4_P0_OFFSET       ( 0x055308 )
#define DWC_DDRPHYA1_DBYTE5_TXIMPEDANCECTRL0_B1_P0_OFFSET ( 0x054504 )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC1_R4_OFFSET            ( 0x0450C0 )
#define DWC_DDRPHYA1_MASTER0_ARDPTRINITVAL_P0_OFFSET      ( 0x0800B8 )
#define DWC_DDRPHYA1_ACSM0_ACSMODTCTRL8_OFFSET            ( 0x1003A0 )
#define DWC_DDRPHYA1_DBYTE2_PPTCTLDYN_OFFSET              ( 0x0482AC )
#define DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG0_U0_P0_OFFSET      ( 0x044230 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B68S1_OFFSET    ( 0x2403D8 )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTDFICLKIV_OFFSET    ( 0x08034C )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B0_OFFSET       ( 0x24005C )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X19_OFFSET             ( 0x10004C )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R4_OFFSET          ( 0x0451A4 )
#define DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R3_OFFSET        ( 0x048CC8 )
#define DWC_DDRPHYA1_DBYTE4_TSM0_I4_OFFSET                ( 0x0512C8 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R7_P0_OFFSET       ( 0x051F0C )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R8_P0_OFFSET       ( 0x04E304 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B28S2_OFFSET    ( 0x2401FC )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I6_OFFSET          ( 0x1C189C )
#define DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG1_U0_P0_OFFSET      ( 0x048234 )
#define DWC_DDRPHYA1_DBYTE4_RXFIFOCHECKSTATUS_OFFSET      ( 0x050158 )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R5_P0_OFFSET       ( 0x051704 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R1_OFFSET          ( 0x0485AC )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R7_P0_OFFSET       ( 0x051F00 )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R8_OFFSET          ( 0x0561A0 )
#define DWC_DDRPHYA1_DBYTE2_TSM0_I3_OFFSET                ( 0x048EC8 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B33S0_OFFSET    ( 0x240230 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B66S0_OFFSET    ( 0x2403BC )
#define DWC_DDRPHYA1_DBYTE4_RXENDLYTG1_U0_P0_OFFSET       ( 0x050204 )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R0_OFFSET          ( 0x0401AC )
#define DWC_DDRPHYA1_ANIB3_ATESTPRBSERRCNT_OFFSET         ( 0x00C158 )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B32S2_OFFSET    ( 0x24022C )
#define DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R1_OFFSET ( 0x040588 )
#define DWC_DDRPHYA1_DBYTE5_RXFIFOCHECKSTATUS_OFFSET      ( 0x054158 )
#define DWC_DDRPHYA1_MASTER0_CALRATE_OFFSET               ( 0x080220 )
#define DWC_DDRPHYA1_DBYTE2_RXFIFOVISIBILITY_OFFSET       ( 0x048164 )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R0_OFFSET          ( 0x0481A4 )
#define DWC_DDRPHYA1_DBYTE4_PPTDQSCNTINVTRNTG1_P0_OFFSET  ( 0x0502BC )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTWEN_OFFSET      ( 0x0804E4 )
#define DWC_DDRPHYA1_DBYTE2_TSM1_I1_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM1_I1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG0_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X31_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X31_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXFIFOCONTENTSDQ7654_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXFIFOCONTENTSDQ7654_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R5_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMODTCTRL7_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMODTCTRL7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B65S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B65S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R6_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_SEQ0BDLY3_P0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_SEQ0BDLY3_P0_OFFSET) )
#define DWC_DDRPHYA1_DRTUB0_DCTSHADOWREGS_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DRTUB0_DCTSHADOWREGS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSMBYTE5_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSMBYTE5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_PPTCTLSTATIC_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_PPTCTLSTATIC_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSMBYTE4_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSMBYTE4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DTSMBLANKINGCTRL_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DTSMBLANKINGCTRL_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B93S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B93S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B12S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B12S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC0_R3_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_VREFDAC0_R3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B92S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B92S0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X6_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC0_R4_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_VREFDAC0_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSMBYTE4_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSMBYTE4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC0_R4_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_VREFDAC0_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXENDLYTG2_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXENDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X5_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X5_OFFSET) )
#define DWC_DDRPHYA1_DRTUB0_CUSTPUBREV_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DRTUB0_CUSTPUBREV_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B5S0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B5S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R8_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R8_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B14S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B14S1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X29_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X29_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC0_R6_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_VREFDAC0_R6_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL4_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC1_R5_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_VREFDAC1_R5_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B32S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B32S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R3_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R6_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC1_R2_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_VREFDAC1_R2_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X15_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X15_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSMBYTE0_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSMBYTE0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B96S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B96S0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL22_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL22_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_APBONLY0_UCTDATWRITEONLYSHADOW_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_APBONLY0_UCTDATWRITEONLYSHADOW_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_ASYNCDBYTETXEN_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_ASYNCDBYTETXEN_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B16S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B16S0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B10S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B10S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B9S1_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B9S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXFIFOCONTENTSDQ7654_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXFIFOCONTENTSDQ7654_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R6_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B109S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B109S2_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE8_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_GENPRBSBYTE8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXFIFOCHECKSTATUS_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXFIFOCHECKSTATUS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DQDQSRCVCNTRL_B1_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DQDQSRCVCNTRL_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG1_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXIMPEDANCECTRL2_B0_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXIMPEDANCECTRL2_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R1_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R1_OFFSET) )
#define DWC_DDRPHYA1_APBONLY0_MICRORESET_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_APBONLY0_MICRORESET_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_ANIB3_AFORCETRICONT_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB3_AFORCETRICONT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R2_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXODTDRVSTREN_B1_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXODTDRVSTREN_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_APBONLY0_UCTWRITEONLYSHADOW_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_APBONLY0_UCTWRITEONLYSHADOW_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B85S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B85S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM2_I5_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM2_I5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_PPTRXENEVNT_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_PPTRXENEVNT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B56S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B56S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXFIFOCHECKERRVALUES_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXFIFOCHECKERRVALUES_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B1_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_STARTVECTOR0B1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM0_I5_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM0_I5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM0_I6_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM0_I6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R0_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B70S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B70S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R3_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG0_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CALOFFSETS_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CALOFFSETS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DBYTEALLDTSMCTRL1_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DBYTEALLDTSMCTRL1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R5_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B21S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B21S0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MASUPDFAILCTR_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MASUPDFAILCTR_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQ0BGPR8_P0_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQ0BGPR8_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R8_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC0_R2_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_VREFDAC0_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTLPCSENA_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTLPCSENA_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X21_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X21_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DQ1LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DQ1LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DQ2LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DQ2LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_PRESEQUENCEREG0B1S2_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_PRESEQUENCEREG0B1S2_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I6_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B26S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B26S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R8_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R8_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X15_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X15_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I8_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DFIGEARDOWNCTL_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DFIGEARDOWNCTL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R8_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DTSMLOTHLDXINGIND_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DTSMLOTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXCHKDATASELECTS_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXCHKDATASELECTS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R5_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B2S1_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B2S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R3_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAB9TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAB9TODFI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_ASYNCDBYTETXEN_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_ASYNCDBYTETXEN_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSMBYTE2_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSMBYTE2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC1_R6_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_VREFDAC1_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B57S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B57S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXSLEWRATE_B0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXSLEWRATE_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DXLCDLSTATUS_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DXLCDLSTATUS_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X19_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X19_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM2_I3_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM2_I3_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS2_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG2_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R2_OFFSET) )
#define DWC_DDRPHYA1_DRTUB0_CURPSTATE0B_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DRTUB0_CURPSTATE0B_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM0_I4_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM0_I4_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PLLLOCKSTATUS_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PLLLOCKSTATUS_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B112S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B112S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC1_R2_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_VREFDAC1_R2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG7_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DBYTEALLDTSMCTRL0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DBYTEALLDTSMCTRL0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXENDLYTG2_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXENDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_ACSMGLBLSTART_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_ACSMGLBLSTART_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R0_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_PPTDQSCNTINVTRNTG0_P0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_PPTDQSCNTINVTRNTG0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXEQUALIZATIONMODE_P0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXEQUALIZATIONMODE_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM0_I2_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM0_I2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG0_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B117S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B117S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R2_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PLLTESTMODE_P0_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PLLTESTMODE_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B6S0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B6S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG1_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_LOWSPEEDCLOCKDIVIDER_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_LOWSPEEDCLOCKDIVIDER_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM0_I3_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM0_I3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B6_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_STARTVECTOR0B6_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B82S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B82S1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PHYINTERRUPTCLEAR_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PHYINTERRUPTCLEAR_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B12_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_STARTVECTOR0B12_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL15_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL15_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B59S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B59S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B47S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B47S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B15S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B15S1_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PPGCLANE2CRCINMAP1_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PPGCLANE2CRCINMAP1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC0_R0_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_VREFDAC0_R0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL12_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL12_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B101S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B101S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R7_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM3_ADR                      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXIMPEDANCECTRL0_B1_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXIMPEDANCECTRL0_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X17_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X17_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DBYTEMISCMODE_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DBYTEMISCMODE_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS11_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS11_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_PPTDQSCNTINVTRNTG0_P0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_PPTDQSCNTINVTRNTG0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DQ5LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DQ5LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM1_I5_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM1_I5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R7_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B18S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B18S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B63S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B63S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B89S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B89S0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSGENCTL2_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSGENCTL2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X26_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X26_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R2_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R6_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM1_I0_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM1_I0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC0_R2_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_VREFDAC0_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC0_R8_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_VREFDAC0_R8_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_UCMEMRESETCONTROL_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_UCMEMRESETCONTROL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXIMPEDANCECTRL0_B1_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXIMPEDANCECTRL0_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSMBYTE2_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSMBYTE2_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X27_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X27_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DFIHANDSHAKEDELAYS1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DFIHANDSHAKEDELAYS1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC0_R7_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_VREFDAC0_R7_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAB1TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAB1TODFI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG0_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC1_R2_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_VREFDAC1_R2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B21S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B21S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAA2TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAA2TODFI_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X28_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X28_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAA5TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAA5TODFI_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMODTCTRL2_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMODTCTRL2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB2_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R1_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_ANLCDLCALPHDETOUT_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_ANLCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_PPTINFO_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_PPTINFO_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM2_I7_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM2_I7_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTCAMODE_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTCAMODE_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DB2LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DB2LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R7_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_ASYNCDBYTETXDATA_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_ASYNCDBYTETXDATA_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X0_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X9_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X9_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X0_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B68S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B68S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC1_R0_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_VREFDAC1_R0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PHYUPD0GOODCTR_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PHYUPD0GOODCTR_OFFSET) )
#define DWC_DDRPHYA1_DRTUB0_UCTWRITEPROT_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DRTUB0_UCTWRITEPROT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B37S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B37S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DQ4LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DQ4LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM2_I4_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM2_I4_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X11_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X11_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DQDQSRCVCNTRL2_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DQDQSRCVCNTRL2_P0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I6_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B33S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B33S1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTCONTROLOVR0_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTCONTROLOVR0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE2_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_GENPRBSBYTE2_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CALNINT_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CALNINT_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B115S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B115S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R7_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B77S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B77S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B110S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B110S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B86S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B86S0_OFFSET) )
#define DWC_DDRPHYA1_ANIB3_ATXDLY_P0_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB3_ATXDLY_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXENDLYTG3_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXENDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_ANIB0_ATXIMPEDANCE_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB0_ATXIMPEDANCE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC1_R0_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_VREFDAC1_R0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B105S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B105S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DQ6LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DQ6LNSEL_OFFSET) )
#define DWC_DDRPHYA1_ANIB2_ATXSLEWRATE_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB2_ATXSLEWRATE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R4_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B31S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B31S0_OFFSET) )
#define DWC_DDRPHYA1_APBONLY0_DFIINITCOMPLETESHADOW_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_APBONLY0_DFIINITCOMPLETESHADOW_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXTRAINPATTERNENABLE_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXTRAINPATTERNENABLE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXENDLYTG1_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXENDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B40S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B40S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X27_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X27_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R2_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R6_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TRAININGPARAM_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TRAININGPARAM_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL8_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B36S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B36S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R5_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B72S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B72S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R4_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B98S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B98S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DQ2LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DQ2LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B18S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B18S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC0_R8_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_VREFDAC0_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM0_I5_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM0_I5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXENDLYTG3_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXENDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X5_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R8_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B29S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B29S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM1_I4_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM1_I4_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B81S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B81S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL21_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL21_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQ0BFIXEDADDRBITS_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQ0BFIXEDADDRBITS_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B69S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B69S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B28S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B28S1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTCONTROLOVR1_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTCONTROLOVR1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B95S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B95S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC1_R6_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_VREFDAC1_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXSLEWRATE_B1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXSLEWRATE_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R7_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R7_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X14_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X14_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X30_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X30_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG2_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DFIRDDATACSDESTMAP_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DFIRDDATACSDESTMAP_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B6S1_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B6S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG1_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXENDLYTG2_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXENDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_APBONLY0_DCTWRITEPROT_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_APBONLY0_DCTWRITEPROT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXFIFOCHECKSTATUS_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXFIFOCHECKSTATUS_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTRASN_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTRASN_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXODTDRVSTREN_B0_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXODTDRVSTREN_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXFIFOCONTENTSDBI_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXFIFOCONTENTSDBI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DQ0LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DQ0LNSEL_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B56S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B56S1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DB3LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DB3LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM2_I4_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM2_I4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TESTMODECONFIG_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TESTMODECONFIG_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X13_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X13_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DQDQSRCVCNTRL_B1_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DQDQSRCVCNTRL_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_ASYNCDBYTETXEN_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_ASYNCDBYTETXEN_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X30_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X30_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC0_R4_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_VREFDAC0_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXENDLYTG2_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXENDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R6_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC1_R3_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_VREFDAC1_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC0_R1_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_VREFDAC0_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_PPTDQSCNTINVTRNTG0_P0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_PPTDQSCNTINVTRNTG0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X11_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X11_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXIMPEDANCECTRL2_B1_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXIMPEDANCECTRL2_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM2_I5_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM2_I5_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X22_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X22_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXODTDRVSTREN_B1_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXODTDRVSTREN_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B14S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B14S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM0_I0_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM0_I0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL3_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL3_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X7_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X7_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B78S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B78S0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B61S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B61S0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B40S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B40S0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B79S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B79S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXSLEWRATE_B1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXSLEWRATE_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXFIFOCONTENTSDBI_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXFIFOCONTENTSDBI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R2_OFFSET) )
#define DWC_DDRPHYA1_ANIB4_ATESTPRBSERRCNT_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB4_ATESTPRBSERRCNT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXENDLYTG2_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXENDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG0_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM2_I0_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM2_I0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_ASYNCDBYTEMODE_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_ASYNCDBYTEMODE_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B14_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_STARTVECTOR0B14_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R0_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R5_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R5_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG6_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R2_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS3_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG1_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_ACSMGLBLSGLSTPCTRL_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_ACSMGLBLSGLSTPCTRL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM0_I1_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM0_I1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DQDQSRCVCNTRL_B0_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DQDQSRCVCNTRL_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B7_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_STARTVECTOR0B7_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_SEQ0BDLY0_P0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_SEQ0BDLY0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM2_I1_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM2_I1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG1_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG2_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXFIFOCHECKERRVALUES_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXFIFOCHECKERRVALUES_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B62S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B62S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B2S2_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B2S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM1_I8_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM1_I8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_ASYNCDBYTEMODE_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_ASYNCDBYTEMODE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC0_R2_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_VREFDAC0_R2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B38S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B38S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM2_I3_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM2_I3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM1_I3_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM1_I3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DQ0LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DQ0LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM2_I2_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM2_I2_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DFIFREQXLAT6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DFIFREQXLAT6_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X16_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X16_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DQDQSRCVCNTRL1_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DQDQSRCVCNTRL1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R1_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X22_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X22_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R4_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R4_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B76S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B76S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_PPTCTLDYN_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_PPTCTLDYN_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB5_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM2_I1_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM2_I1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM1_I2_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM1_I2_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I6_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DB4LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DB4LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_ASYNCDBYTERXDATA_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_ASYNCDBYTERXDATA_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DTSMBLANKINGCTRL_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DTSMBLANKINGCTRL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_MTESTMUXSEL_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXEQUALIZATIONMODE_P0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXEQUALIZATIONMODE_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTPARITYIN_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTPARITYIN_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B57S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B57S0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DQSPREAMBLECONTROL_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DQSPREAMBLECONTROL_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCKEVAL_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCKEVAL_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAB0TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAB0TODFI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC1_R4_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_VREFDAC1_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R1_OFFSET) )
#define DWC_DDRPHYA1_APBONLY0_UCTSHADOWREGS_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_APBONLY0_UCTSHADOWREGS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DQDQSRCVCNTRL1_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DQDQSRCVCNTRL1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X26_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X26_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R8_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC0_R3_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_VREFDAC0_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM1_I7_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM1_I7_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAA1TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAA1TODFI_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_LP4XMODECFG_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_LP4XMODECFG_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R4_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CORELOOPBACKSEL_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CORELOOPBACKSEL_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL13_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL13_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B111S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B111S2_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MSTLCDL1DBGRES_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MSTLCDL1DBGRES_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXENDLYTG3_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXENDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXSLEWRATE_B0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXSLEWRATE_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC1_R8_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_VREFDAC1_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSMBYTE1_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSMBYTE1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DQ3LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DQ3LNSEL_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLLCONTROL_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLLCONTROL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_PPTCTLSTATIC_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_PPTCTLSTATIC_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B80S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B80S2_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAA4TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAA4TODFI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM1_I1_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM1_I1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_PPTCTLDYN_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_PPTCTLDYN_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B11S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B11S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXENDLYTG2_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXENDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B98S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B98S0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PHYUPD0FAILCTR_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PHYUPD0FAILCTR_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B47S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B47S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B11_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_STARTVECTOR0B11_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B118S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B118S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM0_I2_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM0_I2_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PLLCTRL3_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PLLCTRL3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B37S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B37S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B59S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B59S1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X8_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DFIMRL_P0_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DFIMRL_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B92S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B92S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXIMPEDANCECTRL2_B0_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXIMPEDANCECTRL2_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X2_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R7_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B89S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B89S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R6_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R6_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DFIFREQRATIO_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DFIFREQRATIO_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXIMPEDANCECTRL0_B0_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXIMPEDANCECTRL0_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B63S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B63S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DQ6LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DQ6LNSEL_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B100S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B100S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXFIFOINFO_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXFIFOINFO_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC0_R1_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_VREFDAC0_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSMBYTE0_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSMBYTE0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC1_R3_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_VREFDAC1_R3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B115S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B115S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B8_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_STARTVECTOR0B8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_PPTDQSCNTINVTRNTG1_P0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_PPTDQSCNTINVTRNTG1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC1_R7_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_VREFDAC1_R7_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PHYINTERRUPTMASK_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PHYINTERRUPTMASK_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL14_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL14_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PHYINTERRUPTFWCONTROL_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PHYINTERRUPTFWCONTROL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM1_I5_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM1_I5_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_PRESEQUENCEREG0B0S2_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_PRESEQUENCEREG0B0S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM2_I6_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM2_I6_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B25S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B25S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DQ5LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DQ5LNSEL_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DBYTEALLDTSMCTRL0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DBYTEALLDTSMCTRL0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSMBYTE5_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSMBYTE5_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B40S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B40S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B114S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B114S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R7_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R7_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B5S1_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B5S1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X23_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X23_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R4_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG3_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DQ4LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DQ4LNSEL_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B109S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B109S0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMODTCTRL1_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMODTCTRL1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_PPTRXENEVNT_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_PPTRXENEVNT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXFIFOINFO_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXFIFOINFO_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM2_I5_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM2_I5_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PHYALERTSTATUS_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PHYALERTSTATUS_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B29S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B29S1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X8_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X8_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSGENCTL_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSGENCTL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXFIFOCONTENTSDQ3210_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXFIFOCONTENTSDQ3210_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B30S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B30S2_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC1_R0_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_VREFDAC1_R0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC1_R1_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_VREFDAC1_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B81S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B81S2_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQ0BGPR7_P0_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQ0BGPR7_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B82S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B82S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B85S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B85S0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB3_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSMBYTE1_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSMBYTE1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MASUPDGOODCTR_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MASUPDGOODCTR_OFFSET) )
#define DWC_DDRPHYA1_DRTUB0_UCTDATWRITEONLY_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DRTUB0_UCTDATWRITEONLY_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DTSMUPTHLDXINGIND_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DTSMUPTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B51S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B51S1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X10_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X10_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B1S1_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B1S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B66S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B66S1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DFIPHYUPD_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DFIPHYUPD_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC1_R2_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_VREFDAC1_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXFIFOCHECKERRVALUES_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXFIFOCHECKERRVALUES_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DQ5LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DQ5LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM0_I0_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM0_I0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DTSMTRAINMODECTRL_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DTSMTRAINMODECTRL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC1_R7_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_VREFDAC1_R7_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B101S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B101S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM1_I1_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM1_I1_OFFSET) )
#define DWC_DDRPHYA1_DRTUB0_PUBREV_ADR                    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DRTUB0_PUBREV_OFFSET) )
#define DWC_DDRPHYA1_ANIB2_ATXDLY_P0_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB2_ATXDLY_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CALCMPR5_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CALCMPR5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG1_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_ATESTMODE_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_ATESTMODE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R4_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X23_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X23_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM0_I5_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM0_I5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM0_I1_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM0_I1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B55S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B55S1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X3_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B38S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B38S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC1_R0_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_VREFDAC1_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DBYTEMISCMODE_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DBYTEMISCMODE_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTLPCSENBYPASS_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTLPCSENBYPASS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM2_I3_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM2_I3_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE0_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_GENPRBSBYTE0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B13S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B13S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B96S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B96S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_PPTCTLSTATIC_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_PPTCTLSTATIC_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PLLCTRL1_P0_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PLLCTRL1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B5_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_STARTVECTOR0B5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R4_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B36S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B36S2_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSGENSTATEHI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSGENSTATEHI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R3_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS9_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS9_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXIMPEDANCECTRL0_B1_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXIMPEDANCECTRL0_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSMBYTE3_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSMBYTE3_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_SARINITVALS_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_SARINITVALS_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAB7TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAB7TODFI_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLLGAINCTL_P0_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLLGAINCTL_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DQ4LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DQ4LNSEL_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B39S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B39S2_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X1_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTLPCSMULTICAST_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTLPCSMULTICAST_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXENDLYTG0_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXENDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC1_R8_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_VREFDAC1_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DTSMUPTHLDXINGIND_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DTSMUPTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DQSVALUEOVERRIDE_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DQSVALUEOVERRIDE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG3_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG3_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_PHYINLP3_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_PHYINLP3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM0_I3_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM0_I3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG1_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC1_R1_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_VREFDAC1_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSMBYTE0_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSMBYTE0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PPGCCTRL1_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PPGCCTRL1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B103S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B103S0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B61S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B61S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM1_I1_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM1_I1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X27_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X27_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B58S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B58S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXENDLYTG0_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXENDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B46S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B46S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B71S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B71S0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DFIFREQXLAT5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DFIFREQXLAT5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM1_I5_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM1_I5_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTCASN_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTCASN_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B67S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B67S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R1_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG0_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM2_I2_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM2_I2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B44S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B44S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DQ0LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DQ0LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG2_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM2_I8_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM2_I8_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG5_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM1_I6_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM1_I6_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X16_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X16_OFFSET) )
#define DWC_DDRPHYA1_ANIB0_ATESTPRBSERR_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB0_ATESTPRBSERR_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM0_I3_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM0_I3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_PPTCTLDYN_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_PPTCTLDYN_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC1_R3_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_VREFDAC1_R3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B84S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B84S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC0_R8_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_VREFDAC0_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_PPTCTLDYN_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_PPTCTLDYN_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X10_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X10_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXENDLYTG1_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXENDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_PPTDQSCNTINVTRNTG1_P0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_PPTDQSCNTINVTRNTG1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXENDLYTG1_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXENDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXENDLYTG0_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXENDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB6_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B64S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B64S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_ASYNCDBYTEMODE_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_ASYNCDBYTEMODE_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B16S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B16S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B7S0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B7S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXODTDRVSTREN_B1_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXODTDRVSTREN_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_TXCALPOVR_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_TXCALPOVR_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DB5LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DB5LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXIMPEDANCECTRL0_B1_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXIMPEDANCECTRL0_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X7_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X7_P0_OFFSET) )
#define DWC_DDRPHYA1_ANIB2_MTESTMUXSEL_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB2_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL6_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B28S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B28S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM0_I1_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM0_I1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DQ7LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DQ7LNSEL_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B93S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B93S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B77S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B77S0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B56S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B56S0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B76S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B76S0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE10_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_GENPRBSBYTE10_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B60S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B60S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R3_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R4_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X25_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X25_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DBYTEALLDTSMCTRL0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DBYTEALLDTSMCTRL0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL8_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DBYTEALLDTSMCTRL0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DBYTEALLDTSMCTRL0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXIMPEDANCECTRL0_B0_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXIMPEDANCECTRL0_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC0_R5_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_VREFDAC0_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R3_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC1_R5_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_VREFDAC1_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DXLCDLSTATUS_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DXLCDLSTATUS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC1_R6_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_VREFDAC1_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R4_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R2_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXIMPEDANCECTRL2_B1_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXIMPEDANCECTRL2_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R0_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQ0BGPR2_P0_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQ0BGPR2_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R8_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PHYUPD1FAILCTR_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PHYUPD1FAILCTR_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC1_R3_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_VREFDAC1_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DQ7LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DQ7LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_MTESTMUXSEL_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B50S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B50S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R2_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_USEDQSENREPLICA_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_USEDQSENREPLICA_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXFIFOCONTENTSDBI_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXFIFOCONTENTSDBI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DQ2LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DQ2LNSEL_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B1S0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B1S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DTSMTRAINMODECTRL_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DTSMTRAINMODECTRL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL10_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL10_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC0_R6_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_VREFDAC0_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DTSMLOTHLDXINGIND_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DTSMLOTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXIMPEDANCECTRL1_B0_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXIMPEDANCECTRL1_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R0_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DFIFREQXLAT0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DFIFREQXLAT0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B51S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B51S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DXLCDLSTATUS_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DXLCDLSTATUS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM0_I7_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM0_I7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R6_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS14_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS14_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DTSMLOTHLDXINGIND_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DTSMLOTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA1_ANIB1_ATXDLY_P0_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB1_ATXDLY_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM1_I4_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM1_I4_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B72S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B72S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXIMPEDANCECTRL1_B1_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXIMPEDANCECTRL1_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DBYTEALLDTSMCTRL2_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DBYTEALLDTSMCTRL2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM2_I2_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM2_I2_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSGENSTATELO_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSGENSTATELO_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B30S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B30S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R3_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R0_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXFIFOCHECKSTATUS_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXFIFOCHECKSTATUS_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B113S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B113S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DTSMBLANKINGCTRL_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DTSMBLANKINGCTRL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC1_R3_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_VREFDAC1_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXFIFOVISIBILITY_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXFIFOVISIBILITY_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXENDLYTG0_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXENDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM0_I6_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM0_I6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_MTESTMUXSEL_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM2_I4_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM2_I4_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLLTRAINPARAM_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLLTRAINPARAM_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXENDLYTG2_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXENDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM2_I8_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM2_I8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSMBYTE4_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSMBYTE4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DTSMTRAINMODECTRL_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DTSMTRAINMODECTRL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM1_I6_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM1_I6_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM0_I3_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM0_I3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B111S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B111S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B29S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B29S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DQDQSRCVCNTRL2_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DQDQSRCVCNTRL2_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X4_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC1_R2_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_VREFDAC1_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSMBYTE2_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSMBYTE2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXODTDRVSTREN_B1_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXODTDRVSTREN_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTBANK0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTBANK0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B80S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B80S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B100S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B100S1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X17_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X17_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQ0BGPR1_P0_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQ0BGPR1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC0_R3_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_VREFDAC0_R3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B92S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B92S1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X9_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X9_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXSLEWRATE_B0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXSLEWRATE_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DQDQSRCVCNTRL_B1_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DQDQSRCVCNTRL_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL16_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL16_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DQDQSRCVCNTRL1_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DQDQSRCVCNTRL1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXFIFOCHECKSTATUS_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXFIFOCHECKSTATUS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_PPTCTLSTATIC_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_PPTCTLSTATIC_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC0_R6_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_VREFDAC0_R6_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X1_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TRAININGPARAM_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TRAININGPARAM_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B20S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B20S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG3_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL13_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL13_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_LCDLDBGCNTL_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_LCDLDBGCNTL_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B90S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B90S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM2_I0_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM2_I0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B88S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B88S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B10S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B10S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B53S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B53S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DTSMLOTHLDXINGIND_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DTSMLOTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DQ7LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DQ7LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM1_I3_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM1_I3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B49S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B49S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B85S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B85S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC1_R7_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_VREFDAC1_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_PPTINFO_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_PPTINFO_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R8_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R8_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B25S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B25S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DQ6LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DQ6LNSEL_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B119S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B119S1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PLLENDOFCAL_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PLLENDOFCAL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXFIFOCONTENTSDQ3210_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXFIFOCONTENTSDQ3210_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B117S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B117S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSMBYTE3_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSMBYTE3_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X16_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X16_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAA0TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAA0TODFI_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B65S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B65S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM0_I6_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM0_I6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R5_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R5_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE6_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_GENPRBSBYTE6_OFFSET) )
#define DWC_DDRPHYA1_ANIB0_ATXDLY_P0_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB0_ATXDLY_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X11_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X11_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXIMPEDANCECTRL0_B0_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXIMPEDANCECTRL0_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B74S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B74S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B104S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B104S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC0_R1_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_VREFDAC0_R1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X29_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X29_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R7_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B81S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B81S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DQSVALUEOVERRIDE_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DQSVALUEOVERRIDE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DQ5LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DQ5LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXFIFOVISIBILITY_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXFIFOVISIBILITY_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC1_R7_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_VREFDAC1_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R4_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R4_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B87S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B87S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC0_R1_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_VREFDAC0_R1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B3S1_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B3S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXIMPEDANCECTRL1_B0_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXIMPEDANCECTRL1_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X25_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X25_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X26_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X26_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSMBYTE3_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSMBYTE3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC0_R2_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_VREFDAC0_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X20_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X20_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXIMPEDANCECTRL1_B1_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXIMPEDANCECTRL1_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_LP4XPSTDQSCFG_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_LP4XPSTDQSCFG_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DTSMLOTHLDXINGIND_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DTSMLOTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA1_ANIB2_ATESTPRBSERRCNT_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB2_ATESTPRBSERRCNT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_ANIB0_ATXSLEWRATE_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB0_ATXSLEWRATE_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG4_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DBYTEMISCMODE_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DBYTEMISCMODE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DTSMLOTHLDXINGIND_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DTSMLOTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM0_I1_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM0_I1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG0_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTBANK1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTBANK1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_TXRDPTRINIT_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_TXRDPTRINIT_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B61S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B61S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_LCDLCALPHASE_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_LCDLCALPHASE_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B71S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B71S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM0_I4_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM0_I4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM1_I2_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM1_I2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM2_I6_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM2_I6_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B44S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B44S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM0_I5_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM0_I5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B49S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B49S0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X4_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X4_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXFIFOVISIBILITY_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXFIFOVISIBILITY_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B39S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B39S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG3_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CALZAP_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CALZAP_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B116S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B116S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC0_R4_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_VREFDAC0_R4_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B64S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B64S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSMBYTE0_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSMBYTE0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PMIENABLE_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PMIENABLE_OFFSET) )
#define DWC_DDRPHYA1_DRTUB0_UCTWRITEONLY_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DRTUB0_UCTWRITEONLY_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_PPTINFO_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_PPTINFO_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_ASYNCDBYTETXDATA_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_ASYNCDBYTETXDATA_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXENDLYTG1_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXENDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PDAMRSWRITEMODE_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PDAMRSWRITEMODE_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X2_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B1S2_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B1S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXODTDRVSTREN_B1_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXODTDRVSTREN_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DQSVALUEOVERRIDE_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DQSVALUEOVERRIDE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DQ7LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DQ7LNSEL_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CALDRVSTR0_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CALDRVSTR0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXENDLYTG1_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXENDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_FORCECLKDISABLE_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_FORCECLKDISABLE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R4_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DQ3LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DQ3LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B75S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B75S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DQ6LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DQ6LNSEL_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B77S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B77S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC0_R5_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_VREFDAC0_R5_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B9S2_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B9S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG3_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B55S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B55S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B27S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B27S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R1_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B60S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B60S1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLLLOCKPARAM_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLLLOCKPARAM_P0_OFFSET) )
#define DWC_DDRPHYA1_ANIB4_AFORCEDRVCONT_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB4_AFORCEDRVCONT_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL7_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL7_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B9S0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B9S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL5_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL5_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DQ1LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DQ1LNSEL_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X24_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X24_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PUBMODE_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PUBMODE_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B57S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B57S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DQDQSRCVCNTRL_B0_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DQDQSRCVCNTRL_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MSTLCDLDBGCNTL_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MSTLCDLDBGCNTL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTBG1_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTBG1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B97S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B97S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC0_R2_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_VREFDAC0_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DTSMBLANKINGCTRL_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DTSMBLANKINGCTRL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DBYTEMISCMODE_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DBYTEMISCMODE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM1_I2_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM1_I2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXFIFOCONTENTSDQ3210_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXFIFOCONTENTSDQ3210_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXODTDRVSTREN_B1_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXODTDRVSTREN_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R5_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE9_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_GENPRBSBYTE9_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXIMPEDANCECTRL1_B1_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXIMPEDANCECTRL1_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC1_R5_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_VREFDAC1_R5_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B84S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B84S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B93S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B93S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B23S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B23S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_RXFIFOCHECKS_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_RXFIFOCHECKS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC1_R7_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_VREFDAC1_R7_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B47S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B47S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG1_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_TXCALBINN_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_TXCALBINN_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B66S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B66S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DQ4LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DQ4LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM0_I7_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM0_I7_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B2_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_STARTVECTOR0B2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X6_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DQDQSRCVCNTRL_B0_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DQDQSRCVCNTRL_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_PRESEQUENCEREG0B1S1_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_PRESEQUENCEREG0B1S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_ASYNCDBYTEMODE_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_ASYNCDBYTEMODE_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B74S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B74S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B14S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B14S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R7_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R7_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B12S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B12S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM2_I0_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM2_I0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DXLCDLSTATUS_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DXLCDLSTATUS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM1_I1_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM1_I1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAB8TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAB8TODFI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R2_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC1_R6_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_VREFDAC1_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R4_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B30S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B30S0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_TXCALBINP_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_TXCALBINP_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXENDLYTG1_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXENDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM0_I0_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM0_I0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM1_I6_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM1_I6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC0_R5_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_VREFDAC0_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL0_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DQ7LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DQ7LNSEL_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PROCODTTIMECTL_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PROCODTTIMECTL_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXENDLYTG0_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXENDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM1_I6_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM1_I6_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL7_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B52S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B52S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R7_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B17S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B17S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM2_I0_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM2_I0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R0_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM1_I0_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM1_I0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM2_I6_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM2_I6_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B42S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B42S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM0_I4_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM0_I4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM1_I3_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM1_I3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R1_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM2_I7_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM2_I7_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CALUCLKINFO_P0_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CALUCLKINFO_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B60S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B60S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC0_R7_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_VREFDAC0_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DQ6LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DQ6LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TRAININGPARAM_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TRAININGPARAM_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DQ3LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DQ3LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B86S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B86S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R2_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL12_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL12_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLYTESTSEQ_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLYTESTSEQ_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X31_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X31_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXIMPEDANCECTRL2_B0_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXIMPEDANCECTRL2_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC1_R5_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_VREFDAC1_R5_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B0S2_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B0S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC0_R0_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_VREFDAC0_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R6_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R6_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB1_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_PPTINFO_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_PPTINFO_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R8_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B120S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B120S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM0_I0_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM0_I0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B108S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B108S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B50S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B50S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R8_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DXLCDLSTATUS_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DXLCDLSTATUS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC0_R8_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_VREFDAC0_R8_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS13_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS13_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B18S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B18S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXFIFOVISIBILITY_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXFIFOVISIBILITY_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXENDLYTG2_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXENDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B72S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B72S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM2_I4_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM2_I4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DBYTEALLDTSMCTRL0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DBYTEALLDTSMCTRL0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE3_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_GENPRBSBYTE3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R6_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DFIFREQXLAT2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DFIFREQXLAT2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG3_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DFIHANDSHAKEDELAYS0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DFIHANDSHAKEDELAYS0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG3_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC0_R1_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_VREFDAC0_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_ASYNCDBYTETXDATA_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_ASYNCDBYTETXDATA_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X25_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X25_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXSLEWRATE_B0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXSLEWRATE_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X4_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X4_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM0_I8_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM0_I8_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X10_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X10_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSCHKSTATELO_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSCHKSTATELO_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B104S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B104S1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X31_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X31_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_PPTDQSCNTINVTRNTG1_P0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_PPTDQSCNTINVTRNTG1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PHYTID_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PHYTID_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXEQUALIZATIONMODE_P0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXEQUALIZATIONMODE_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSMBYTE0_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSMBYTE0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC1_R2_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_VREFDAC1_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXENDLYTG1_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXENDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R8_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R3_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMPSTATEOVRVAL_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMPSTATEOVRVAL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC0_R0_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_VREFDAC0_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R8_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X28_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X28_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B106S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B106S2_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_LP4XPREDQSCFG_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_LP4XPREDQSCFG_P0_OFFSET) )
#define DWC_DDRPHYA1_DRTUB0_WAKEUPMASK_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DRTUB0_WAKEUPMASK_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PHYPERFCTRENABLE_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PHYPERFCTRENABLE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM1_I4_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM1_I4_OFFSET) )
#define DWC_DDRPHYA1_APBONLY0_SEQUENCEROVERRIDE_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_APBONLY0_SEQUENCEROVERRIDE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC0_R7_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_VREFDAC0_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC0_R3_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_VREFDAC0_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM2_I1_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM2_I1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXFIFOCHECKERRVALUES_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXFIFOCHECKERRVALUES_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B100S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B100S0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB9_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB9_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X18_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X18_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B20S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B20S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG3_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R2_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXENDLYTG0_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXENDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXFIFOCONTENTSDQ7654_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXFIFOCONTENTSDQ7654_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B114S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B114S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B103S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B103S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B119S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B119S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC1_R8_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_VREFDAC1_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R3_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B88S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B88S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG2_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXCLKCDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS1_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B68S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B68S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B50S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B50S0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS12_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS12_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B53S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B53S0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PHYINTERRUPTSTATUS_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PHYINTERRUPTSTATUS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_USEDQSENREPLICA_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_USEDQSENREPLICA_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM2_I5_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM2_I5_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL11_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL11_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM1_I8_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM1_I8_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM0_I6_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM0_I6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DBYTEALLDTSMCTRL1_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DBYTEALLDTSMCTRL1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC0_R5_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_VREFDAC0_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG3_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B117S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B117S0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B99S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B99S2_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DFIMODE_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DFIMODE_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X12_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X12_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_PPTRXENEVNT_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_PPTRXENEVNT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXFIFOINFO_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXFIFOINFO_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MTESTPGMINFO_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MTESTPGMINFO_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DQDQSRCVCNTRL2_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DQDQSRCVCNTRL2_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B90S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B90S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R0_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC0_R6_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_VREFDAC0_R6_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B75S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B75S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R7_OFFSET) )
#define DWC_DDRPHYA1_APBONLY0_MICROCONTMUXSEL_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_APBONLY0_MICROCONTMUXSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DBYTEALLDTSMCTRL1_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DBYTEALLDTSMCTRL1_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R2_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B20S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B20S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSMBYTE0_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSMBYTE0_OFFSET) )
#define DWC_DDRPHYA1_DRTUB0_DCTWRITEONLYSHADOW_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DRTUB0_DCTWRITEONLYSHADOW_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC0_R7_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_VREFDAC0_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXENDLYTG1_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXENDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B25S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B25S0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PPGCLANE2CRCINMAP0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PPGCLANE2CRCINMAP0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAA9TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAA9TODFI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DBYTEALLDTSMCTRL0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DBYTEALLDTSMCTRL0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS6_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS6_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B24S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B24S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_LP3EXITSEQ0BSTARTVECTOR_ADR  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_LP3EXITSEQ0BSTARTVECTOR_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B69S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B69S1_OFFSET) )
#define DWC_DDRPHYA1_ANIB2_ATXIMPEDANCE_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB2_ATXIMPEDANCE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC0_R5_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_VREFDAC0_R5_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE12_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_GENPRBSBYTE12_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B74S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B74S0_OFFSET) )
#define DWC_DDRPHYA1_ANIB1_ATESTPRBSERR_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB1_ATESTPRBSERR_OFFSET) )
#define DWC_DDRPHYA1_ANIB0_MTESTMUXSEL_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB0_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXIMPEDANCECTRL1_B1_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXIMPEDANCECTRL1_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DFIFREQXLAT1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DFIFREQXLAT1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXIMPEDANCECTRL2_B0_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXIMPEDANCECTRL2_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PLLCTRL2_P0_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PLLCTRL2_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DQ2LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DQ2LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_ANIB0_AFORCETRICONT_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB0_AFORCETRICONT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DTSMUPTHLDXINGIND_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DTSMUPTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM2_I2_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM2_I2_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X18_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X18_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X31_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X31_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X25_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X25_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_LP4XPSTODTCFG_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_LP4XPSTODTCFG_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B15_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_STARTVECTOR0B15_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R3_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X13_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X13_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSCHKSTATEHI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSCHKSTATEHI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DTSMUPTHLDXINGIND_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DTSMUPTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R5_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R5_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B83S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B83S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B71S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B71S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R3_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I4_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE4_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_GENPRBSBYTE4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B49S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B49S1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X21_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X21_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMODTCTRL4_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMODTCTRL4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM2_I7_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM2_I7_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PLLCTRL4_P0_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PLLCTRL4_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TESTMODECONFIG_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TESTMODECONFIG_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X0_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC0_R4_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_VREFDAC0_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DQ3LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DQ3LNSEL_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B32S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B32S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B13S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B13S0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE13_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_GENPRBSBYTE13_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R6_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXODTDRVSTREN_B0_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXODTDRVSTREN_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXCHKDATASELECTS_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXCHKDATASELECTS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSMBYTE1_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSMBYTE1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC0_R5_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_VREFDAC0_R5_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X15_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X15_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_POSTSEQUENCEREG0B0S0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_POSTSEQUENCEREG0B0S0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X1_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM3_ADR                      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B4S0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B4S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXFIFOCONTENTSDBI_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXFIFOCONTENTSDBI_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X5_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X5_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_RXFIFOINIT_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_RXFIFOINIT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXTRAINPATTERNENABLE_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXTRAINPATTERNENABLE_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTCONTROLVAL1_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTCONTROLVAL1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMPSTATEOVREN_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMPSTATEOVREN_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R7_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_PPTCTLSTATIC_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_PPTCTLSTATIC_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM1_I5_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM1_I5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X4_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R3_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B52S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B52S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R5_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R5_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B102S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B102S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM0_I8_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM0_I8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DQDQSRCVCNTRL_B0_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DQDQSRCVCNTRL_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B42S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B42S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R3_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R3_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X18_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X18_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG3_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DQ6LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DQ6LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DTSMBLANKINGCTRL_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DTSMBLANKINGCTRL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC1_R1_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_VREFDAC1_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXENDLYTG2_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXENDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM2_I4_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM2_I4_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B87S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B87S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B107S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B107S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSMBYTE4_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSMBYTE4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM0_I0_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM0_I0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_POSTSEQUENCEREG0B1S2_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_POSTSEQUENCEREG0B1S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM1_I2_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM1_I2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM2_I3_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM2_I3_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CALMISC2_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CALMISC2_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTBG0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTBG0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_TESTBUMPCNTRL_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_TESTBUMPCNTRL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R1_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_ANIB3_MTESTMUXSEL_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB3_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B10_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_STARTVECTOR0B10_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R6_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X3_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM0_I1_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM0_I1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CTLUPD1GOODCTR_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CTLUPD1GOODCTR_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXTRAINPATTERNENABLE_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXTRAINPATTERNENABLE_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS17_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS17_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B3S2_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B3S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXTRAINPATTERNENABLE_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXTRAINPATTERNENABLE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM2_I2_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM2_I2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM0_I8_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM0_I8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXENDLYTG3_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXENDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MISCPHYSTATUS_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MISCPHYSTATUS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXIMPEDANCECTRL2_B1_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXIMPEDANCECTRL2_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DTSMTRAINMODECTRL_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DTSMTRAINMODECTRL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_LCDLCALCTRL_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_LCDLCALCTRL_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DMIPINPRESENT_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DMIPINPRESENT_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC0_R0_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_VREFDAC0_R0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B62S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B62S0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B8S0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B8S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B120S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B120S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R1_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R8_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXENDLYTG3_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXENDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B16S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B16S2_OFFSET) )
#define DWC_DDRPHYA1_ANIB3_ATESTPRBSERR_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB3_ATESTPRBSERR_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM1_I7_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM1_I7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC1_R4_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_VREFDAC1_R4_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X26_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X26_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC1_R3_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_VREFDAC1_R3_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X10_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X10_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B7S1_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B7S1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X6_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG0_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DRTUB0_CLRWAKEUPSTICKY_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DRTUB0_CLRWAKEUPSTICKY_OFFSET) )
#define DWC_DDRPHYA1_ANIB4_AFORCETRICONT_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB4_AFORCETRICONT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXIMPEDANCECTRL1_B0_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXIMPEDANCECTRL1_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B80S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B80S1_OFFSET) )
#define DWC_DDRPHYA1_DRTUB0_UCTLERR_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DRTUB0_UCTLERR_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSMBYTE5_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSMBYTE5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXIMPEDANCECTRL1_B0_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXIMPEDANCECTRL1_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X24_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X24_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM2_I3_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM2_I3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM1_I7_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM1_I7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R6_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM2_I1_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM2_I1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DB6LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DB6LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DFIWRDATACSDESTMAP_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DFIWRDATACSDESTMAP_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DQ5LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DQ5LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DQDQSRCVCNTRL_B0_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DQDQSRCVCNTRL_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_ACX4ANIBDIS_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_ACX4ANIBDIS_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B97S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B97S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_PPTRXENEVNT_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_PPTRXENEVNT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X30_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X30_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC0_R8_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_VREFDAC0_R8_OFFSET) )
#define DWC_DDRPHYA1_ANIB4_ATXIMPEDANCE_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB4_ATXIMPEDANCE_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B45S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B45S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B102S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B102S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B108S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B108S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B79S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B79S0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B3_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_STARTVECTOR0B3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R7_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R7_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B23S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B23S0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B119S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B119S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG0_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM0_I4_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM0_I4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DQ2LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DQ2LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X13_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X13_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC0_R8_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_VREFDAC0_R8_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B115S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B115S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DQ5LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DQ5LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC1_R6_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_VREFDAC1_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG2_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXENDLYTG3_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXENDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXENDLYTG0_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXENDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R0_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCAC_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCAC_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R6_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R6_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B36S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B36S0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CALPEXT_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CALPEXT_OFFSET) )
#define DWC_DDRPHYA1_ANIB0_ATESTPRBSERRCNT_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB0_ATESTPRBSERRCNT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC1_R4_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_VREFDAC1_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM0_I2_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM0_I2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PROCODTCTL_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PROCODTCTL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG0_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B94S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B94S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DQDQSRCVCNTRL1_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DQDQSRCVCNTRL1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM0_I6_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM0_I6_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B43S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B43S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B37S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B37S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXFIFOCONTENTSDQ7654_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXFIFOCONTENTSDQ7654_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R3_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R3_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTMRL_P0_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTMRL_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CALCMPR5OVR_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CALCMPR5OVR_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B54S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B54S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM2_I8_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM2_I8_OFFSET) )
#define DWC_DDRPHYA1_ANIB4_ATESTPRBSERR_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB4_ATESTPRBSERR_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X9_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X9_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B23S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B23S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG0_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC1_R7_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_VREFDAC1_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG1_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I7_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B70S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B70S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R6_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R6_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_ENABLECSMULTICAST_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_ENABLECSMULTICAST_OFFSET) )
#define DWC_DDRPHYA1_ANIB0_AFORCEDRVCONT_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB0_AFORCEDRVCONT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC0_R1_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_VREFDAC0_R1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DFIFREQXLAT7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DFIFREQXLAT7_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B42S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B42S1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X3_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X3_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X6_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X6_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R2_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM0_I5_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM0_I5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DTSMTRAINMODECTRL_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DTSMTRAINMODECTRL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R8_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B10S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B10S1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PHYREV_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PHYREV_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAA8TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAA8TODFI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC1_R8_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_VREFDAC1_R8_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B46S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B46S1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAA7TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAA7TODFI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B82S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B82S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM1_I5_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM1_I5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R8_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DFIFREQXLAT4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DFIFREQXLAT4_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE14_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_GENPRBSBYTE14_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B58S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B58S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_POSTSEQUENCEREG0B1S1_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_POSTSEQUENCEREG0B1S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXENDLYTG1_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXENDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM1_I8_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM1_I8_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_LP4XPREODTCFG_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_LP4XPREODTCFG_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PLLCTRL0_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PLLCTRL0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R7_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TRAININGINCDECDTSMEN_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DFIMRL_P0_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DFIMRL_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG1_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X12_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X12_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B120S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B120S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TRAININGPARAM_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TRAININGPARAM_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSGENCTL1_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSGENCTL1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXFIFOCONTENTSDQ7654_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXFIFOCONTENTSDQ7654_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B84S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B84S0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B114S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B114S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R6_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B24S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B24S1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X4_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B103S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B103S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B75S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B75S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXIMPEDANCECTRL2_B0_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXIMPEDANCECTRL2_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B31S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B31S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DBYTEALLDTSMCTRL2_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DBYTEALLDTSMCTRL2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DBYTEMISCMODE_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DBYTEMISCMODE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM2_I6_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM2_I6_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DYNPWRDNUP_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DYNPWRDNUP_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B99S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B99S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B90S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B90S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM0_I6_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM0_I6_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B70S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B70S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_ANIB4_MTESTMUXSEL_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB4_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXENDLYTG0_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXENDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B22S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B22S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B24S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B24S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B88S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B88S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DFIMRL_P0_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DFIMRL_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PORCONTROL_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PORCONTROL_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_LP4XTXDQSDLYOFFCFG_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_LP4XTXDQSDLYOFFCFG_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_TXCALNOVR_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_TXCALNOVR_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B19S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B19S2_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS7_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R6_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CALPREDRIVEROVERRIDE_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CALPREDRIVEROVERRIDE_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAB6TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAB6TODFI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG3_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B17S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B17S2_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PLLTST_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PLLTST_OFFSET) )
#define DWC_DDRPHYA1_ANIB2_AFORCEDRVCONT_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB2_AFORCEDRVCONT_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B33S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B33S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R1_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X11_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X11_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R4_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B41S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B41S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_PPTRXENEVNT_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_PPTRXENEVNT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DQ7LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DQ7LNSEL_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X4_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM3_ADR                      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM3_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CALBUSY_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CALBUSY_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B4_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_STARTVECTOR0B4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXENDLYTG1_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXENDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM0_I7_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM0_I7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM1_I0_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM1_I0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQ0BGPR4_P0_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQ0BGPR4_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TESTMODECONFIG_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TESTMODECONFIG_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXFIFOCHECKERRVALUES_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXFIFOCHECKERRVALUES_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X6_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X6_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I4_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS15_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS15_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B112S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B112S0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X17_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X17_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC0_R6_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_VREFDAC0_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R6_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTCONTROLVAL0_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTCONTROLVAL0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MEMALERTCONTROL_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MEMALERTCONTROL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X9_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X9_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMODTCTRL3_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMODTCTRL3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSMBYTE5_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSMBYTE5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM2_I2_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM2_I2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_ASYNCDBYTERXDATA_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_ASYNCDBYTERXDATA_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DTSMUPTHLDXINGIND_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DTSMUPTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSMBYTE4_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSMBYTE4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM2_I7_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM2_I7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R3_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B113S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B113S0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTLPCSENB_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTLPCSENB_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC1_R6_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_VREFDAC1_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DQSVALUEOVERRIDE_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DQSVALUEOVERRIDE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM0_I4_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM0_I4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSMBYTE2_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSMBYTE2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B67S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B67S2_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_FORCEINTERNALUPDATE_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_FORCEINTERNALUPDATE_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_POSTSEQUENCEREG0B0S1_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_POSTSEQUENCEREG0B0S1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X3_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X3_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B6S2_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B6S2_OFFSET) )
#define DWC_DDRPHYA1_ANIB1_ATXSLEWRATE_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB1_ATXSLEWRATE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_ASYNCDBYTETXEN_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_ASYNCDBYTETXEN_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSMBYTE1_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSMBYTE1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL10_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL10_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL9_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL9_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_MTESTMUXSEL_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLYTESTRINGSELAC_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLYTESTRINGSELAC_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B110S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B110S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC1_R8_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_VREFDAC1_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXCHKDATASELECTS_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXCHKDATASELECTS_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC1_R0_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_VREFDAC1_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DQDQSRCVCNTRL_B1_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DQDQSRCVCNTRL_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X27_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X27_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC1_R5_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_VREFDAC1_R5_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_ACLCDLSTATUS_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_ACLCDLSTATUS_OFFSET) )
#define DWC_DDRPHYA1_APBONLY0_DFICFGRDDATAVALIDTICKS_ADR  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_APBONLY0_DFICFGRDDATAVALIDTICKS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DQ3LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DQ3LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM1_I4_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM1_I4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG2_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC1_R5_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_VREFDAC1_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DQDQSRCVCNTRL_B1_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DQDQSRCVCNTRL_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DB7LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DB7LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_ASYNCDBYTERXDATA_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_ASYNCDBYTERXDATA_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B91S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B91S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG1_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXCLKCDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B13S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B13S1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X3_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DQDQSRCVCNTRL_B1_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DQDQSRCVCNTRL_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PULSEDLLUPDATEPHASE_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PULSEDLLUPDATEPHASE_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL11_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL11_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL9_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL9_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQ0BGPR3_P0_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQ0BGPR3_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X3_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B102S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B102S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG2_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B9_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_STARTVECTOR0B9_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTBANK2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTBANK2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG1_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X17_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X17_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_ASYNCDBYTERXDATA_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_ASYNCDBYTERXDATA_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DQ2LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DQ2LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXIMPEDANCECTRL2_B1_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXIMPEDANCECTRL2_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DQ0LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DQ0LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM1_I6_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM1_I6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSMBYTE3_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSMBYTE3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXIMPEDANCECTRL1_B0_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXIMPEDANCECTRL1_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXENDLYTG2_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXENDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXIMPEDANCECTRL0_B0_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXIMPEDANCECTRL0_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R5_OFFSET) )
#define DWC_DDRPHYA1_ANIB1_ATXIMPEDANCE_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB1_ATXIMPEDANCE_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B27S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B27S0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B35S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B35S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DBYTEALLDTSMCTRL2_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DBYTEALLDTSMCTRL2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B55S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B55S0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B38S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B38S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXCHKDATASELECTS_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXCHKDATASELECTS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG1_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL2_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG2_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXCLKCDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B44S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B44S0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DFIINITCOMPLETE_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DFIINITCOMPLETE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM2_I1_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM2_I1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MEMRESETL_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MEMRESETL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG3_R7_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B94S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B94S0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CALNINTOVR_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CALNINTOVR_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B58S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B58S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC0_R7_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_VREFDAC0_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R6_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X23_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X23_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R6_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R6_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DB8LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DB8LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DQDQSRCVCNTRL1_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DQDQSRCVCNTRL1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAB5TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAB5TODFI_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I7_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PSTATE_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PSTATE_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B0S0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B0S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R3_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X6_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X6_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXENDLYTG1_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXENDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B79S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B79S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B34S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B34S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXENDLYTG0_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXENDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS8_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXFIFOINFO_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXFIFOINFO_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R6_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B64S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B64S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM1_I3_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM1_I3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B3S0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B3S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXENDLYTG3_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXENDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CALPEXTOVR_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CALPEXTOVR_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B97S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B97S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_USEDQSENREPLICA_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_USEDQSENREPLICA_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_PPTINFO_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_PPTINFO_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTACTN_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTACTN_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_ASYNCDBYTETXDATA_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_ASYNCDBYTETXDATA_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXSLEWRATE_B0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXSLEWRATE_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R0_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R1_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_PPTCTLSTATIC_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_PPTCTLSTATIC_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSMBYTE4_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSMBYTE4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_USEDQSENREPLICA_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_USEDQSENREPLICA_P0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE7_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_GENPRBSBYTE7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DQ1LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DQ1LNSEL_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X24_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X24_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXCHKDATASELECTS_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXCHKDATASELECTS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM1_I8_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM1_I8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM2_I0_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM2_I0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE1_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_GENPRBSBYTE1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B62S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B62S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM1_I4_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM1_I4_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X18_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X18_OFFSET) )
#define DWC_DDRPHYA1_ANIB2_ATESTPRBSERR_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB2_ATESTPRBSERR_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_ASYNCDBYTETXEN_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_ASYNCDBYTETXEN_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B106S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B106S0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B46S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B46S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R7_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R7_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X20_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X20_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQ0BGPR6_P0_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQ0BGPR6_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TRAININGPARAM_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TRAININGPARAM_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG0_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQSDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R5_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X12_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X12_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM1_I2_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM1_I2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSMBYTE3_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSMBYTE3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_ASYNCDBYTERXDATA_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_ASYNCDBYTERXDATA_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM1_I3_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM1_I3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_ASYNCDBYTEMODE_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_ASYNCDBYTEMODE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DQDQSRCVCNTRL1_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DQDQSRCVCNTRL1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM1_I2_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM1_I2_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB4_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC0_R6_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_VREFDAC0_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXTRAINPATTERNENABLE_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXTRAINPATTERNENABLE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM0_I7_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM0_I7_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B31S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B31S1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X21_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X21_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CALVREFS_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CALVREFS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I4_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PHYCONFIG_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PHYCONFIG_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_POSTSEQUENCEREG0B0S2_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_POSTSEQUENCEREG0B0S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM1_I7_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM1_I7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R3_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CALCMPANACNTRL_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CALCMPANACNTRL_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMODTCTRL6_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMODTCTRL6_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MEMALERTCONTROL2_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MEMALERTCONTROL2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSMBYTE2_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSMBYTE2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R2_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B52S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B52S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXSLEWRATE_B1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXSLEWRATE_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM2_I5_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM2_I5_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_PRESEQUENCEREG0B1S0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_PRESEQUENCEREG0B1S0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_ANIB2_AFORCETRICONT_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB2_AFORCETRICONT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSMBYTE5_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSMBYTE5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R2_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R1_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_SEQ0BDLY1_P0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_SEQ0BDLY1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B113S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B113S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R5_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X29_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X29_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B34S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B34S0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE15_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_GENPRBSBYTE15_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B53S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B53S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B17S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B17S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_MTESTMUXSEL_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXENDLYTG3_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXENDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_PPTINFO_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_PPTINFO_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS10_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS10_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B107S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B107S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXFIFOINFO_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXFIFOINFO_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B106S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B106S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DTSMBLANKINGCTRL_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DTSMBLANKINGCTRL_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B41S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B41S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B99S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B99S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXEQUALIZATIONMODE_P0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXEQUALIZATIONMODE_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM0_I8_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM0_I8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B11S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B11S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B48S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B48S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B76S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B76S2_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL14_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL14_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM0_I7_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM0_I7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R2_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PLLSTANDBYEFF_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PLLSTANDBYEFF_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R5_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X0_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B121S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B121S0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B59S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B59S0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B110S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B110S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R7_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R7_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAA6TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAA6TODFI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_PPTRXENEVNT_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_PPTRXENEVNT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DBYTEALLDTSMCTRL1_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DBYTEALLDTSMCTRL1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXEQUALIZATIONMODE_P0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXEQUALIZATIONMODE_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X2_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X2_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X5_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X5_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X7_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DBYTEMISCMODE_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DBYTEMISCMODE_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X15_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X15_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R4_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DQSVALUEOVERRIDE_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DQSVALUEOVERRIDE_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PHYINTERRUPTENABLE_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PHYINTERRUPTENABLE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_USEDQSENREPLICA_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_USEDQSENREPLICA_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B73S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B73S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R2_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R2_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS4_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B8S2_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B8S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG3_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM1_I1_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM1_I1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R4_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CUSTPHYREV_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CUSTPHYREV_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXSLEWRATE_B1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXSLEWRATE_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R5_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R5_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B26S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B26S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B87S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B87S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R8_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B7S2_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B7S2_OFFSET) )
#define DWC_DDRPHYA1_ANIB1_ATESTPRBSERRCNT_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB1_ATESTPRBSERRCNT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_PPTDQSCNTINVTRNTG0_P0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_PPTDQSCNTINVTRNTG0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM2_I7_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM2_I7_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B83S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B83S0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAB3TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAB3TODFI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM3_ADR                      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM2_I0_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM2_I0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R5_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG2_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B95S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B95S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DFIFREQXLAT3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DFIFREQXLAT3_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PLLOUTGATECONTROL_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PLLOUTGATECONTROL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQSDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B13_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_STARTVECTOR0B13_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DQ4LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DQ4LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXENDLYTG3_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXENDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B63S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B63S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DQ1LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DQ1LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXODTDRVSTREN_B0_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXODTDRVSTREN_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXIMPEDANCECTRL2_B1_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXIMPEDANCECTRL2_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X20_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X20_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAA3TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAA3TODFI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXFIFOCONTENTSDQ7654_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXFIFOCONTENTSDQ7654_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM1_I5_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM1_I5_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B105S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B105S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXIMPEDANCECTRL0_B0_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXIMPEDANCECTRL0_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DFICAMODE_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DFICAMODE_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLYTESTRINGSELDB_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLYTESTRINGSELDB_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B108S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B108S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM2_I4_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM2_I4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DQ1LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DQ1LNSEL_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B21S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B21S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B101S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B101S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B86S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B86S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B22S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B22S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R6_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B67S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B67S1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_LP4XPSTDQSDRAMODTCFG_P0_ADR  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_LP4XPSTDQSDRAMODTCFG_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R8_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R6_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R6_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS5_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTADDRESS5_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B78S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B78S1_OFFSET) )
#define DWC_DDRPHYA1_ANIB4_ATXDLY_P0_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB4_ATXDLY_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM3_ADR                      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM2_I1_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM2_I1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R7_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CALCMPINVERT_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CALCMPINVERT_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DBYTEDLLMODECNTRL_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DBYTEDLLMODECNTRL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DQ4LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DQ4LNSEL_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B96S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B96S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_PRESEQUENCEREG0B0S0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_PRESEQUENCEREG0B0S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R2_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM1_I0_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM1_I0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R8_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X23_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X23_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG3_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B8S1_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B8S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG2_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X7_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X7_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B35S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B35S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DBYTEALLDTSMCTRL2_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DBYTEALLDTSMCTRL2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM1_I8_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM1_I8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM2_I6_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM2_I6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_ASYNCDBYTETXDATA_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_ASYNCDBYTETXDATA_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MASTERX4CONFIG_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MASTERX4CONFIG_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B43S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B43S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B116S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B116S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R5_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TRAININGINCDECDTSMEN_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG2_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PLLRESET_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PLLRESET_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CLOCKINGCTRL_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CLOCKINGCTRL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXENDLYTG3_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXENDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DB9LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DB9LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B118S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B118S0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC0_R0_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_VREFDAC0_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X7_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X7_OFFSET) )
#define DWC_DDRPHYA1_DRTUB0_UCTDATWRITEPROT_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DRTUB0_UCTDATWRITEPROT_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X20_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X20_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG1_R4_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B54S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B54S0_OFFSET) )
#define DWC_DDRPHYA1_ANIB4_ATXSLEWRATE_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB4_ATXSLEWRATE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG1_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM2_I7_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM2_I7_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MSTLCDL0DBGRES_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MSTLCDL0DBGRES_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B73S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B73S1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X5_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X5_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_ASYNCDBYTEMODE_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_ASYNCDBYTEMODE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DQ0LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DQ0LNSEL_OFFSET) )
#define DWC_DDRPHYA1_ANIB1_AFORCEDRVCONT_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB1_AFORCEDRVCONT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXTRAINPATTERNENABLE_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXTRAINPATTERNENABLE_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B19S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B19S1_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X14_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X14_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R5_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X8_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG2_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B48S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B48S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B45S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B45S0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_PPTDQSCNTINVTRNTG1_P0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_PPTDQSCNTINVTRNTG1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_VREFDAC0_R2_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_VREFDAC0_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXIMPEDANCECTRL2_B1_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXIMPEDANCECTRL2_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B4S1_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B4S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R4_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TRAININGINCDECDTSMEN_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXIMPEDANCECTRL1_B1_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXIMPEDANCECTRL1_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXENDLYTG0_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXENDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC0_R3_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_VREFDAC0_R3_OFFSET) )
#define DWC_DDRPHYA1_ANIB3_ATXSLEWRATE_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB3_ATXSLEWRATE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXCLKDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXFIFOINFO_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXFIFOINFO_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM1_I0_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM1_I0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG0_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXCLKCDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R0_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DFIMRL_P0_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DFIMRL_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL1_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B27S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B27S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_ASYNCDBYTERXDATA_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_ASYNCDBYTERXDATA_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXIMPEDANCECTRL1_B0_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXIMPEDANCECTRL1_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DXLCDLSTATUS_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DXLCDLSTATUS_OFFSET) )
#define DWC_DDRPHYA1_ANIB3_ATXIMPEDANCE_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB3_ATXIMPEDANCE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DQDQSRCVCNTRL2_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DQDQSRCVCNTRL2_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM1_I3_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM1_I3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R7_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B65S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B65S2_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X12_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X12_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXFIFOCONTENTSDBI_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXFIFOCONTENTSDBI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DBYTEALLDTSMCTRL1_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DBYTEALLDTSMCTRL1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG1_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG1_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_APBONLY0_DCTWRITEONLY_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_APBONLY0_DCTWRITEONLY_OFFSET) )
#define DWC_DDRPHYA1_ANIB1_AFORCETRICONT_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB1_AFORCETRICONT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG0_U1_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXCLKCDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B91S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B91S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R8_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R8_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_VREFINGLOBAL_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_VREFINGLOBAL_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CTLUPD0GOODCTR_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CTLUPD0GOODCTR_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC1_R1_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_VREFDAC1_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_DQDQSRCVCNTRL2_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_DQDQSRCVCNTRL2_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG2_U0_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXCLKCDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X28_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X28_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG3_R8_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PGCR_ADR                     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PGCR_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXODTDRVSTREN_B0_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXODTDRVSTREN_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL20_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL20_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X2_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X2_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL18_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL18_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DB0LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DB0LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R4_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC1_R1_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_VREFDAC1_R1_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY0_I4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_DRTUB0_UCCLKHCLKENABLES_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DRTUB0_UCCLKHCLKENABLES_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TESTMODECONFIG_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TESTMODECONFIG_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC1_R4_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_VREFDAC1_R4_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAB4TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAB4TODFI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DTSMUPTHLDXINGIND_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DTSMUPTHLDXINGIND_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG2_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_PPTCTLDYN_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_PPTCTLDYN_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B121S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B121S2_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTDFICLK_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLYTESTCNTDFICLK_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B34S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B34S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXCHKDATASELECTS_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXCHKDATASELECTS_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X19_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X19_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DQDQSRCVCNTRL_B0_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DQDQSRCVCNTRL_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R2_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG2_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC0_R3_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_VREFDAC0_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM0_I3_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM0_I3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXFIFOCHECKERRVALUES_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXFIFOCHECKERRVALUES_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXCLKDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R5_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B98S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B98S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXENDLYTG2_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXENDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXSLEWRATE_B1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXSLEWRATE_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQ0BWAITCONDSEL_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQ0BWAITCONDSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM1_I0_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM1_I0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B41S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B41S0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X22_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X22_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R0_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TRAININGCNTR_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_MTESTMUXSEL_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXENDLYTG3_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXENDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_USEDQSENREPLICA_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_USEDQSENREPLICA_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSMBYTE3_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSMBYTE3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG2_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSMBYTE2_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSMBYTE2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X30_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X30_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DB1LCDLCALPHDETOUT_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DB1LCDLCALPHDETOUT_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PPTTRAINSETUP_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PPTTRAINSETUP_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL15_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL15_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DBYTERXENTRAIN_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DBYTERXENTRAIN_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B107S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B107S1_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY1_I3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM0_I2_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM0_I2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B69S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B69S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG3_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B19S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B19S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM2_I8_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM2_I8_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_TESTBUMPCNTRL1_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_TESTBUMPCNTRL1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM0_I8_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM0_I8_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X28_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X28_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_POSTSEQUENCEREG0B1S0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_POSTSEQUENCEREG0B1S0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X14_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X14_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM0_I7_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM0_I7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXENDLYTG0_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXENDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X2_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B51S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B51S2_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE5_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_GENPRBSBYTE5_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMODTCTRL5_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMODTCTRL5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC0_R7_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_VREFDAC0_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DBYTEALLDTSMCTRL2_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DBYTEALLDTSMCTRL2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG2_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM0_I2_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM0_I2_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCSMAPCTRL3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B2S0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B2S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R5_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X22_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X22_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R6_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_LP4XTPHYWRLATCFG_P0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_LP4XTPHYWRLATCFG_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXCLKDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B118S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B118S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQ0BDISABLEFLAG0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MAPCAB2TODFI_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MAPCAB2TODFI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM0_I2_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM0_I2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXFIFOCONTENTSDQ3210_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXFIFOCONTENTSDQ3210_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R2_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TRAININGCNTR_R2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG2_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQSDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_PPTDQSCNTINVTRNTG0_P0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_PPTDQSCNTINVTRNTG0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXSLEWRATE_B0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXSLEWRATE_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG2_R3_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_LP4XPREDQSDRAMODTCFG_P0_ADR  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_LP4XPREDQSDRAMODTCFG_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PLLDACVALOUT_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PLLDACVALOUT_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTCACTL_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTCACTL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXFIFOVISIBILITY_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXFIFOVISIBILITY_OFFSET) )
#define DWC_DDRPHYA1_ANIB3_AFORCEDRVCONT_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB3_AFORCEDRVCONT_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B105S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B105S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG2_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R8_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R8_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B15S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B15S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM1_I7_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM1_I7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC0_R0_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_VREFDAC0_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R6_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R6_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_GENPRBSBYTE11_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_GENPRBSBYTE11_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B5S2_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B5S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_DQ1LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_DQ1LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXENDLYTG3_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXENDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM2_I5_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM2_I5_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B95S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B95S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG0_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B116S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B116S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_PPTDQSCNTINVTRNTG1_P0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_PPTDQSCNTINVTRNTG1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM1_I6_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM1_I6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXIMPEDANCECTRL0_B1_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXIMPEDANCECTRL0_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_SEQ0BDLY2_P0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_SEQ0BDLY2_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXFIFOCONTENTSDBI_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXFIFOCONTENTSDBI_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXEQUALIZATIONMODE_P0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXEQUALIZATIONMODE_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSMBYTE1_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSMBYTE1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG3_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM2_I8_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM2_I8_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMODTCTRL0_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMODTCTRL0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B89S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B89S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXSLEWRATE_B1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXSLEWRATE_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MTESTMUXSEL_ADR              ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B48S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B48S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG1_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R4_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R4_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CALMISC_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CALMISC_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG0_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXODTDRVSTREN_B0_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXODTDRVSTREN_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM0_I5_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM0_I5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DBYTEALLDTSMCTRL2_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DBYTEALLDTSMCTRL2_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X19_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X19_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB7_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB7_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X8_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG1_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG3_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B35S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B35S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TRAININGPARAM_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TRAININGPARAM_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X24_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X24_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B104S2_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B104S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DFIMRL_P0_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DFIMRL_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TESTMODECONFIG_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TESTMODECONFIG_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ2X14_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ2X14_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B43S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B43S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXFIFOCONTENTSDQ3210_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXFIFOCONTENTSDQ3210_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X21_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X21_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X2_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK0X2_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B26S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B26S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM0_I8_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM0_I8_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X13_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X13_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM1_I4_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM1_I4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC1_R1_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_VREFDAC1_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSM2_I6_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSM2_I6_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B54S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B54S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B11S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B11S0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B73S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B73S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_DBYTEALLDTSMCTRL1_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_DBYTEALLDTSMCTRL1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B4S2_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B4S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_VREFDAC0_R4_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_VREFDAC0_R4_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXODTDRVSTREN_B0_P0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXODTDRVSTREN_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R4_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TRAININGINCDECDTSMEN_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TESTMODECONFIG_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TESTMODECONFIG_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ1X7_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ1X7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM1_I7_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM1_I7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG2_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB8_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLYTESTCNTRINGOSCDB8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DQ0LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DQ0LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM0_I1_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM0_I1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXIMPEDANCECTRL0_B0_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXIMPEDANCECTRL0_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG0_R1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R5_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_PPTDQSCNTINVTRNTG0_P0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_PPTDQSCNTINVTRNTG0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R5_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TRAININGCNTR_R5_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B22S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B22S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG0_R7_OFFSET) )
#define DWC_DDRPHYA1_ANIB1_MTESTMUXSEL_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB1_MTESTMUXSEL_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_LOWSPEEDCLOCKSTOPVAL_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_LOWSPEEDCLOCKSTOPVAL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG3_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQSDLYTG3_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXCLKDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_DQ3LNSEL_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_DQ3LNSEL_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSMBYTE5_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSMBYTE5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R6_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG0_R6_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R8_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY2_I5_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B78S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B78S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B39S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B39S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG3_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG0_R3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B45S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B45S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R3_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG3_R3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B83S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B83S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXENDLYTG2_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXENDLYTG2_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R2_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TXDQDLYTG0_R2_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQSDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DTSMTRAINMODECTRL_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DTSMTRAINMODECTRL_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B94S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B94S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B112S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B112S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B0S1_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B0S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R5_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG1_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_ASYNCDBYTETXEN_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_ASYNCDBYTETXEN_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQ0BGPR5_P0_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQ0BGPR5_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_PRESEQUENCEREG0B0S1_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_PRESEQUENCEREG0B0S1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B111S0_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B111S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TSM3_ADR                      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TSM3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXPBDLYTG2_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG0_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM2_I8_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM2_I8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TSM0_I0_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TSM0_I0_OFFSET) )
#define DWC_DDRPHYA1_APBONLY0_NEVERGATECSRCLOCK_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_APBONLY0_NEVERGATECSRCLOCK_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R7_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG0_R7_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_VREFDAC1_R4_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_VREFDAC1_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DQDQSRCVCNTRL2_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DQDQSRCVCNTRL2_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R5_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TRAININGCNTR_R5_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG3_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TSM2_I3_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TSM2_I3_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PLLPWRDN_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PLLPWRDN_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R3_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R3_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG3_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG3_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_VREFDAC1_R8_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_VREFDAC1_R8_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_WRLEVBITS_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_WRLEVBITS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TSMBYTE1_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TSMBYTE1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXFIFOCONTENTSDQ3210_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXFIFOCONTENTSDQ3210_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM1_I8_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM1_I8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXPBDLYTG2_R6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_ASYNCDBYTETXDATA_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_ASYNCDBYTETXDATA_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_VREFDAC1_R0_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_VREFDAC1_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXIMPEDANCECTRL1_B1_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXIMPEDANCECTRL1_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B109S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B109S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG2_U1_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQSDLYTG2_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_PHYUPD1GOODCTR_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_PHYUPD1GOODCTR_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B91S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B91S2_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B121S1_ADR      ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B121S1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXIMPEDANCECTRL2_B0_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXIMPEDANCECTRL2_B0_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL19_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL19_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X29_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X29_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TXDQDLYTG1_R0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_TXDQDLYTG1_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_DFIMRL_P0_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_DFIMRL_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMCTRL23_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMCTRL23_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_TRISTATEMODECA_P0_ADR        ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_TRISTATEMODECA_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_DQSVALUEOVERRIDE_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_DQSVALUEOVERRIDE_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_MTESTDTOCTRL_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_MTESTDTOCTRL_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B12S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B12S2_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X5_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMPLAYBACK1X5_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_RXENDLYTG0_U1_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_RXENDLYTG0_U1_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X16_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X16_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R3_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TRAININGINCDECDTSMEN_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R5_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TRAININGCNTR_R5_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ3X1_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ3X1_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B15S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B15S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R4_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXDQDLYTG2_R4_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_TXIMPEDANCECTRL0_B1_P0_ADR    ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_TXIMPEDANCECTRL0_B1_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_VREFDAC1_R4_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_VREFDAC1_R4_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_ARDPTRINITVAL_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_ARDPTRINITVAL_P0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMODTCTRL8_ADR               ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMODTCTRL8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_PPTCTLDYN_ADR                 ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_PPTCTLDYN_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG0_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXCLKDLYTG0_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B68S1_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B68S1_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_DLYTESTCNTDFICLKIV_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_DLYTESTCNTDFICLKIV_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_STARTVECTOR0B0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_STARTVECTOR0B0_OFFSET) )
#define DWC_DDRPHYA1_ACSM0_ACSMSEQ0X19_ADR                ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ACSM0_ACSMSEQ0X19_OFFSET) )
#define DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R4_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE1_RXPBDLYTG1_R4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R3_ADR           ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TRAININGCNTR_R3_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TSM0_I4_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TSM0_I4_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG3_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R8_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE3_TXDQDLYTG1_R8_P0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B28S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B28S2_OFFSET) )
#define DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I6_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_PPGC0_PRBSTAPDLY3_I6_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG1_U0_P0_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXCLKDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXFIFOCHECKSTATUS_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXFIFOCHECKSTATUS_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R5_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG1_R5_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R1_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG3_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R7_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_TXDQDLYTG0_R7_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R8_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXPBDLYTG0_R8_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_TSM0_I3_ADR                   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_TSM0_I3_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B33S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B33S0_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B66S0_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B66S0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_RXENDLYTG1_U0_P0_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_RXENDLYTG1_U0_P0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_RXPBDLYTG3_R0_OFFSET) )
#define DWC_DDRPHYA1_ANIB3_ATESTPRBSERRCNT_ADR            ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_ANIB3_ATESTPRBSERRCNT_OFFSET) )
#define DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B32S2_ADR       ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_INITENG0_SEQUENCEREG0B32S2_OFFSET) )
#define DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R1_ADR   ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE0_TRAININGINCDECDTSMEN_R1_OFFSET) )
#define DWC_DDRPHYA1_DBYTE5_RXFIFOCHECKSTATUS_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE5_RXFIFOCHECKSTATUS_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_CALRATE_ADR                  ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_CALRATE_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXFIFOVISIBILITY_ADR          ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXFIFOVISIBILITY_OFFSET) )
#define DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R0_ADR             ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE2_RXPBDLYTG1_R0_OFFSET) )
#define DWC_DDRPHYA1_DBYTE4_PPTDQSCNTINVTRNTG1_P0_ADR     ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_DBYTE4_PPTDQSCNTINVTRNTG1_P0_OFFSET) )
#define DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTWEN_ADR         ( (DWC_DDRPHYA1_BASE_ADR + DWC_DDRPHYA1_MASTER0_HWTSWIZZLEHWTWEN_OFFSET) )
#define  DDRC0_MSTR_0_ADR                                             (   (DDRCCFG0_BASE_ADR + 0x0000) )
#define  DDRC0_STAT_0_ADR                                             (   (DDRCCFG0_BASE_ADR + 0x0004) )
#define  DDRC0_MRCTRL0_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x0010) )
#define  DDRC0_MRCTRL1_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x0014) )
#define  DDRC0_MRSTAT_0_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x0018) )
#define  DDRC0_MRCTRL2_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x001c) )
#define  DDRC0_DERATEEN_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0020) )
#define  DDRC0_DERATEINT_0_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x0024) )
#define  DDRC0_MSTR2_0_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x0028) )
#define  DDRC0_PWRCTL_0_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x0030) )
#define  DDRC0_PWRTMG_0_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x0034) )
#define  DDRC0_HWLPCTL_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x0038) )
#define  DDRC0_HWFFCCTL_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x003c) )
#define  DDRC0_HWFFCSTAT_0_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x0040) )
#define  DDRC0_RFSHCTL0_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0050) )
#define  DDRC0_RFSHCTL1_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0054) )
#define  DDRC0_RFSHCTL3_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0060) )
#define  DDRC0_RFSHTMG_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x0064) )
#define  DDRC0_CRCPARCTL0_0_ADR                                       (   (DDRCCFG0_BASE_ADR + 0x00c0) )
#define  DDRC0_CRCPARCTL1_0_ADR                                       (   (DDRCCFG0_BASE_ADR + 0x00c4) )
#define  DDRC0_CRCPARSTAT_0_ADR                                       (   (DDRCCFG0_BASE_ADR + 0x00cc) )
#define  DDRC0_INIT0_0_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x00d0) )
#define  DDRC0_INIT1_0_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x00d4) )
#define  DDRC0_INIT2_0_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x00d8) )
#define  DDRC0_INIT3_0_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x00dc) )
#define  DDRC0_INIT4_0_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x00e0) )
#define  DDRC0_INIT5_0_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x00e4) )
#define  DDRC0_INIT6_0_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x00e8) )
#define  DDRC0_INIT7_0_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x00ec) )
#define  DDRC0_DIMMCTL_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x00f0) )
#define  DDRC0_RANKCTL_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x00f4) )
#define  DDRC0_DRAMTMG0_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0100) )
#define  DDRC0_DRAMTMG1_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0104) )
#define  DDRC0_DRAMTMG2_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0108) )
#define  DDRC0_DRAMTMG3_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x010c) )
#define  DDRC0_DRAMTMG4_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0110) )
#define  DDRC0_DRAMTMG5_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0114) )
#define  DDRC0_DRAMTMG6_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0118) )
#define  DDRC0_DRAMTMG7_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x011c) )
#define  DDRC0_DRAMTMG8_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0120) )
#define  DDRC0_DRAMTMG9_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0124) )
#define  DDRC0_DRAMTMG10_0_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x0128) )
#define  DDRC0_DRAMTMG11_0_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x012c) )
#define  DDRC0_DRAMTMG12_0_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x0130) )
#define  DDRC0_DRAMTMG13_0_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x0134) )
#define  DDRC0_DRAMTMG14_0_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x0138) )
#define  DDRC0_DRAMTMG15_0_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x013c) )
#define  DDRC0_DRAMTMG17_0_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x0144) )
#define  DDRC0_ZQCTL0_0_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x0180) )
#define  DDRC0_ZQCTL1_0_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x0184) )
#define  DDRC0_ZQCTL2_0_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x0188) )
#define  DDRC0_ZQSTAT_0_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x018c) )
#define  DDRC0_DFITMG0_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x0190) )
#define  DDRC0_DFITMG1_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x0194) )
#define  DDRC0_DFILPCFG0_0_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x0198) )
#define  DDRC0_DFILPCFG1_0_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x019c) )
#define  DDRC0_DFIUPD0_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x01a0) )
#define  DDRC0_DFIUPD1_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x01a4) )
#define  DDRC0_DFIUPD2_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x01a8) )
#define  DDRC0_DFIMISC_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x01b0) )
#define  DDRC0_DFITMG2_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x01b4) )
#define  DDRC0_DFITMG3_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x01b8) )
#define  DDRC0_DFISTAT_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x01bc) )
#define  DDRC0_DBICTL_0_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x01c0) )
#define  DDRC0_DFIPHYMSTR_0_ADR                                       (   (DDRCCFG0_BASE_ADR + 0x01c4) )
#define  DDRC0_ADDRMAP0_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0200) )
#define  DDRC0_ADDRMAP1_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0204) )
#define  DDRC0_ADDRMAP2_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0208) )
#define  DDRC0_ADDRMAP3_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x020c) )
#define  DDRC0_ADDRMAP4_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0210) )
#define  DDRC0_ADDRMAP5_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0214) )
#define  DDRC0_ADDRMAP6_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0218) )
#define  DDRC0_ADDRMAP7_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x021c) )
#define  DDRC0_ADDRMAP8_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0220) )
#define  DDRC0_ADDRMAP9_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0224) )
#define  DDRC0_ADDRMAP10_0_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x0228) )
#define  DDRC0_ADDRMAP11_0_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x022c) )
#define  DDRC0_ODTCFG_0_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x0240) )
#define  DDRC0_ODTMAP_0_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x0244) )
#define  DDRC0_SCHED_0_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x0250) )
#define  DDRC0_SCHED1_0_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x0254) )
#define  DDRC0_PERFLPR1_0_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x0264) )
#define  DDRC0_PERFWR1_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x026c) )
#define  DDRC0_DBG0_0_ADR                                             (   (DDRCCFG0_BASE_ADR + 0x0300) )
#define  DDRC0_DBG1_0_ADR                                             (   (DDRCCFG0_BASE_ADR + 0x0304) )
#define  DDRC0_DBGCAM_0_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x0308) )
#define  DDRC0_DBGCMD_0_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x030c) )
#define  DDRC0_DBGSTAT_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x0310) )
#define  DDRC0_SWCTL_0_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x0320) )
#define  DDRC0_SWSTAT_0_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x0324) )
#define  DDRC0_POISONCFG_0_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x036c) )
#define  DDRC0_POISONSTAT_0_ADR                                       (   (DDRCCFG0_BASE_ADR + 0x0370) )
#define  DDRC0_PSTAT_0_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x03fc) )
#define  DDRC0_PCCFG_0_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x0400) )
#define  DDRC0_PCFGR_0_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x0404) )
#define  DDRC0_PCFGW_0_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x0408) )
#define  DDRC0_PCTRL_0_0_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x0490) )
#define  DDRC0_UMCTL2_VER_NUMBER_0_ADR                                (   (DDRCCFG0_BASE_ADR + 0x0ff0) )
#define  DDRC0_UMCTL2_VER_TYPE_0_ADR                                  (   (DDRCCFG0_BASE_ADR + 0x0ff4) )
#define  DDRC0_DERATEEN_1_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x2020) )
#define  DDRC0_DERATEINT_1_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x2024) )
#define  DDRC0_RFSHCTL0_1_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x2050) )
#define  DDRC0_RFSHTMG_1_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x2064) )
#define  DDRC0_INIT3_1_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x20dc) )
#define  DDRC0_INIT4_1_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x20e0) )
#define  DDRC0_INIT6_1_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x20e8) )
#define  DDRC0_INIT7_1_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x20ec) )
#define  DDRC0_DRAMTMG0_1_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x2100) )
#define  DDRC0_DRAMTMG1_1_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x2104) )
#define  DDRC0_DRAMTMG2_1_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x2108) )
#define  DDRC0_DRAMTMG3_1_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x210c) )
#define  DDRC0_DRAMTMG4_1_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x2110) )
#define  DDRC0_DRAMTMG5_1_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x2114) )
#define  DDRC0_DRAMTMG6_1_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x2118) )
#define  DDRC0_DRAMTMG7_1_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x211c) )
#define  DDRC0_DRAMTMG8_1_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x2120) )
#define  DDRC0_DRAMTMG9_1_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x2124) )
#define  DDRC0_DRAMTMG10_1_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x2128) )
#define  DDRC0_DRAMTMG11_1_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x212c) )
#define  DDRC0_DRAMTMG12_1_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x2130) )
#define  DDRC0_DRAMTMG13_1_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x2134) )
#define  DDRC0_DRAMTMG14_1_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x2138) )
#define  DDRC0_DRAMTMG15_1_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x213c) )
#define  DDRC0_DRAMTMG17_1_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x2144) )
#define  DDRC0_ZQCTL0_1_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x2180) )
#define  DDRC0_DFITMG0_1_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x2190) )
#define  DDRC0_DFITMG1_1_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x2194) )
#define  DDRC0_DFITMG2_1_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x21b4) )
#define  DDRC0_DFITMG3_1_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x21b8) )
#define  DDRC0_ODTCFG_1_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x2240) )
#define  DDRC0_DERATEEN_2_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x3020) )
#define  DDRC0_DERATEINT_2_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x3024) )
#define  DDRC0_RFSHCTL0_2_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x3050) )
#define  DDRC0_RFSHTMG_2_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x3064) )
#define  DDRC0_INIT3_2_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x30dc) )
#define  DDRC0_INIT4_2_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x30e0) )
#define  DDRC0_INIT6_2_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x30e8) )
#define  DDRC0_INIT7_2_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x30ec) )
#define  DDRC0_DRAMTMG0_2_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x3100) )
#define  DDRC0_DRAMTMG1_2_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x3104) )
#define  DDRC0_DRAMTMG2_2_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x3108) )
#define  DDRC0_DRAMTMG3_2_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x310c) )
#define  DDRC0_DRAMTMG4_2_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x3110) )
#define  DDRC0_DRAMTMG5_2_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x3114) )
#define  DDRC0_DRAMTMG6_2_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x3118) )
#define  DDRC0_DRAMTMG7_2_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x311c) )
#define  DDRC0_DRAMTMG8_2_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x3120) )
#define  DDRC0_DRAMTMG9_2_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x3124) )
#define  DDRC0_DRAMTMG10_2_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x3128) )
#define  DDRC0_DRAMTMG11_2_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x312c) )
#define  DDRC0_DRAMTMG12_2_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x3130) )
#define  DDRC0_DRAMTMG13_2_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x3134) )
#define  DDRC0_DRAMTMG14_2_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x3138) )
#define  DDRC0_DRAMTMG15_2_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x313c) )
#define  DDRC0_DRAMTMG17_2_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x3144) )
#define  DDRC0_ZQCTL0_2_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x3180) )
#define  DDRC0_DFITMG0_2_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x3190) )
#define  DDRC0_DFITMG1_2_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x3194) )
#define  DDRC0_DFITMG2_2_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x31b4) )
#define  DDRC0_DFITMG3_2_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x31b8) )
#define  DDRC0_ODTCFG_2_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x3240) )
#define  DDRC0_DERATEEN_3_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x4020) )
#define  DDRC0_DERATEINT_3_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x4024) )
#define  DDRC0_RFSHCTL0_3_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x4050) )
#define  DDRC0_RFSHTMG_3_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x4064) )
#define  DDRC0_INIT3_3_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x40dc) )
#define  DDRC0_INIT4_3_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x40e0) )
#define  DDRC0_INIT6_3_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x40e8) )
#define  DDRC0_INIT7_3_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x40ec) )
#define  DDRC0_DRAMTMG0_3_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x4100) )
#define  DDRC0_DRAMTMG1_3_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x4104) )
#define  DDRC0_DRAMTMG2_3_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x4108) )
#define  DDRC0_DRAMTMG3_3_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x410c) )
#define  DDRC0_DRAMTMG4_3_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x4110) )
#define  DDRC0_DRAMTMG5_3_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x4114) )
#define  DDRC0_DRAMTMG6_3_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x4118) )
#define  DDRC0_DRAMTMG7_3_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x411c) )
#define  DDRC0_DRAMTMG8_3_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x4120) )
#define  DDRC0_DRAMTMG9_3_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x4124) )
#define  DDRC0_DRAMTMG10_3_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x4128) )
#define  DDRC0_DRAMTMG11_3_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x412c) )
#define  DDRC0_DRAMTMG12_3_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x4130) )
#define  DDRC0_DRAMTMG13_3_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x4134) )
#define  DDRC0_DRAMTMG14_3_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x4138) )
#define  DDRC0_DRAMTMG15_3_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x413c) )
#define  DDRC0_DRAMTMG17_3_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x4144) )
#define  DDRC0_ZQCTL0_3_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x4180) )
#define  DDRC0_DFITMG0_3_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x4190) )
#define  DDRC0_DFITMG1_3_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x4194) )
#define  DDRC0_DFITMG2_3_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x41b4) )
#define  DDRC0_DFITMG3_3_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x41b8) )
#define  DDRC0_ODTCFG_3_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x4240) )
#define  DDRC0_DERATEEN_4_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x5020) )
#define  DDRC0_DERATEINT_4_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x5024) )
#define  DDRC0_RFSHCTL0_4_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x5050) )
#define  DDRC0_RFSHTMG_4_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x5064) )
#define  DDRC0_INIT3_4_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x50dc) )
#define  DDRC0_INIT4_4_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x50e0) )
#define  DDRC0_INIT6_4_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x50e8) )
#define  DDRC0_INIT7_4_ADR                                            (   (DDRCCFG0_BASE_ADR + 0x50ec) )
#define  DDRC0_DRAMTMG0_4_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x5100) )
#define  DDRC0_DRAMTMG1_4_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x5104) )
#define  DDRC0_DRAMTMG2_4_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x5108) )
#define  DDRC0_DRAMTMG3_4_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x510c) )
#define  DDRC0_DRAMTMG4_4_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x5110) )
#define  DDRC0_DRAMTMG5_4_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x5114) )
#define  DDRC0_DRAMTMG6_4_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x5118) )
#define  DDRC0_DRAMTMG7_4_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x511c) )
#define  DDRC0_DRAMTMG8_4_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x5120) )
#define  DDRC0_DRAMTMG9_4_ADR                                         (   (DDRCCFG0_BASE_ADR + 0x5124) )
#define  DDRC0_DRAMTMG10_4_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x5128) )
#define  DDRC0_DRAMTMG11_4_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x512c) )
#define  DDRC0_DRAMTMG12_4_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x5130) )
#define  DDRC0_DRAMTMG13_4_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x5134) )
#define  DDRC0_DRAMTMG14_4_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x5138) )
#define  DDRC0_DRAMTMG15_4_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x513c) )
#define  DDRC0_DRAMTMG17_4_ADR                                        (   (DDRCCFG0_BASE_ADR + 0x5144) )
#define  DDRC0_ZQCTL0_4_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x5180) )
#define  DDRC0_DFITMG0_4_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x5190) )
#define  DDRC0_DFITMG1_4_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x5194) )
#define  DDRC0_DFITMG2_4_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x51b4) )
#define  DDRC0_DFITMG3_4_ADR                                          (   (DDRCCFG0_BASE_ADR + 0x51b8) )
#define  DDRC0_ODTCFG_4_ADR                                           (   (DDRCCFG0_BASE_ADR + 0x5240) )
#define DDR_CHANNEL1_GCTRL_GPIO_ADR                        ( (DDR_CHANNEL1_BASE_ADR + DDR_CHANNEL_GCTRL_GPIO_OFFSET) )
#define DDR_CHANNEL1_GCTRL_PERF_CNT0_ADR                   ( (DDR_CHANNEL1_BASE_ADR + DDR_CHANNEL_GCTRL_PERF_CNT0_OFFSET) )
#define DDR_CHANNEL1_GCTRL_PERF_CNT1_ADR                   ( (DDR_CHANNEL1_BASE_ADR + DDR_CHANNEL_GCTRL_PERF_CNT1_OFFSET) )
#define DDR_CHANNEL1_GCTRL_PERF_CNT2_ADR                   ( (DDR_CHANNEL1_BASE_ADR + DDR_CHANNEL_GCTRL_PERF_CNT2_OFFSET) )
#define DDR_CHANNEL1_GCTRL_PERF_CNT3_ADR                   ( (DDR_CHANNEL1_BASE_ADR + DDR_CHANNEL_GCTRL_PERF_CNT3_OFFSET) )
#define DDR_CHANNEL1_GCTRL_PERF_CTRL_ADR                   ( (DDR_CHANNEL1_BASE_ADR + DDR_CHANNEL_GCTRL_PERF_CTRL_OFFSET) )
#define DDR_CHANNEL1_GCTRL_MRR_DATA_ADR                    ( (DDR_CHANNEL1_BASE_ADR + DDR_CHANNEL_GCTRL_MRR_DATA_OFFSET) )
#define DDR_CHANNEL1_GCTRL_MRR_CTRL_ADR                    ( (DDR_CHANNEL1_BASE_ADR + DDR_CHANNEL_GCTRL_MRR_CTRL_OFFSET) )
#define DDR_CHANNEL1_GCTRL_CTRL_VER_ADR                    ( (DDR_CHANNEL1_BASE_ADR + DDR_CHANNEL_GCTRL_CTRL_VER_OFFSET) )
#define DDR_CHANNEL1_GCTRL_LPI_CTRL_ADR                    ( (DDR_CHANNEL1_BASE_ADR + DDR_CHANNEL_GCTRL_LPI_CTRL_OFFSET) )
#define DDR_CHANNEL1_GCTRL_STA0_ADR                        ( (DDR_CHANNEL1_BASE_ADR + DDR_CHANNEL_GCTRL_STA0_OFFSET) )
#define  DDRC1_MSTR_0_ADR                                             (   (DDRCCFG1_BASE_ADR + 0x0000) )
#define  DDRC1_STAT_0_ADR                                             (   (DDRCCFG1_BASE_ADR + 0x0004) )
#define  DDRC1_MRCTRL0_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x0010) )
#define  DDRC1_MRCTRL1_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x0014) )
#define  DDRC1_MRSTAT_0_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x0018) )
#define  DDRC1_MRCTRL2_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x001c) )
#define  DDRC1_DERATEEN_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0020) )
#define  DDRC1_DERATEINT_0_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x0024) )
#define  DDRC1_MSTR2_0_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x0028) )
#define  DDRC1_PWRCTL_0_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x0030) )
#define  DDRC1_PWRTMG_0_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x0034) )
#define  DDRC1_HWLPCTL_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x0038) )
#define  DDRC1_HWFFCCTL_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x003c) )
#define  DDRC1_HWFFCSTAT_0_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x0040) )
#define  DDRC1_RFSHCTL0_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0050) )
#define  DDRC1_RFSHCTL1_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0054) )
#define  DDRC1_RFSHCTL3_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0060) )
#define  DDRC1_RFSHTMG_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x0064) )
#define  DDRC1_CRCPARCTL0_0_ADR                                       (   (DDRCCFG1_BASE_ADR + 0x00c0) )
#define  DDRC1_CRCPARCTL1_0_ADR                                       (   (DDRCCFG1_BASE_ADR + 0x00c4) )
#define  DDRC1_CRCPARSTAT_0_ADR                                       (   (DDRCCFG1_BASE_ADR + 0x00cc) )
#define  DDRC1_INIT0_0_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x00d0) )
#define  DDRC1_INIT1_0_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x00d4) )
#define  DDRC1_INIT2_0_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x00d8) )
#define  DDRC1_INIT3_0_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x00dc) )
#define  DDRC1_INIT4_0_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x00e0) )
#define  DDRC1_INIT5_0_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x00e4) )
#define  DDRC1_INIT6_0_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x00e8) )
#define  DDRC1_INIT7_0_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x00ec) )
#define  DDRC1_DIMMCTL_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x00f0) )
#define  DDRC1_RANKCTL_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x00f4) )
#define  DDRC1_DRAMTMG0_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0100) )
#define  DDRC1_DRAMTMG1_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0104) )
#define  DDRC1_DRAMTMG2_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0108) )
#define  DDRC1_DRAMTMG3_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x010c) )
#define  DDRC1_DRAMTMG4_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0110) )
#define  DDRC1_DRAMTMG5_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0114) )
#define  DDRC1_DRAMTMG6_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0118) )
#define  DDRC1_DRAMTMG7_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x011c) )
#define  DDRC1_DRAMTMG8_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0120) )
#define  DDRC1_DRAMTMG9_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0124) )
#define  DDRC1_DRAMTMG10_0_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x0128) )
#define  DDRC1_DRAMTMG11_0_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x012c) )
#define  DDRC1_DRAMTMG12_0_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x0130) )
#define  DDRC1_DRAMTMG13_0_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x0134) )
#define  DDRC1_DRAMTMG14_0_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x0138) )
#define  DDRC1_DRAMTMG15_0_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x013c) )
#define  DDRC1_DRAMTMG17_0_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x0144) )
#define  DDRC1_ZQCTL0_0_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x0180) )
#define  DDRC1_ZQCTL1_0_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x0184) )
#define  DDRC1_ZQCTL2_0_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x0188) )
#define  DDRC1_ZQSTAT_0_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x018c) )
#define  DDRC1_DFITMG0_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x0190) )
#define  DDRC1_DFITMG1_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x0194) )
#define  DDRC1_DFILPCFG0_0_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x0198) )
#define  DDRC1_DFILPCFG1_0_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x019c) )
#define  DDRC1_DFIUPD0_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x01a0) )
#define  DDRC1_DFIUPD1_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x01a4) )
#define  DDRC1_DFIUPD2_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x01a8) )
#define  DDRC1_DFIMISC_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x01b0) )
#define  DDRC1_DFITMG2_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x01b4) )
#define  DDRC1_DFITMG3_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x01b8) )
#define  DDRC1_DFISTAT_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x01bc) )
#define  DDRC1_DBICTL_0_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x01c0) )
#define  DDRC1_DFIPHYMSTR_0_ADR                                       (   (DDRCCFG1_BASE_ADR + 0x01c4) )
#define  DDRC1_ADDRMAP0_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0200) )
#define  DDRC1_ADDRMAP1_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0204) )
#define  DDRC1_ADDRMAP2_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0208) )
#define  DDRC1_ADDRMAP3_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x020c) )
#define  DDRC1_ADDRMAP4_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0210) )
#define  DDRC1_ADDRMAP5_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0214) )
#define  DDRC1_ADDRMAP6_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0218) )
#define  DDRC1_ADDRMAP7_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x021c) )
#define  DDRC1_ADDRMAP8_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0220) )
#define  DDRC1_ADDRMAP9_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0224) )
#define  DDRC1_ADDRMAP10_0_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x0228) )
#define  DDRC1_ADDRMAP11_0_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x022c) )
#define  DDRC1_ODTCFG_0_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x0240) )
#define  DDRC1_ODTMAP_0_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x0244) )
#define  DDRC1_SCHED_0_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x0250) )
#define  DDRC1_SCHED1_0_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x0254) )
#define  DDRC1_PERFLPR1_0_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x0264) )
#define  DDRC1_PERFWR1_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x026c) )
#define  DDRC1_DBG0_0_ADR                                             (   (DDRCCFG1_BASE_ADR + 0x0300) )
#define  DDRC1_DBG1_0_ADR                                             (   (DDRCCFG1_BASE_ADR + 0x0304) )
#define  DDRC1_DBGCAM_0_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x0308) )
#define  DDRC1_DBGCMD_0_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x030c) )
#define  DDRC1_DBGSTAT_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x0310) )
#define  DDRC1_SWCTL_0_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x0320) )
#define  DDRC1_SWSTAT_0_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x0324) )
#define  DDRC1_POISONCFG_0_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x036c) )
#define  DDRC1_POISONSTAT_0_ADR                                       (   (DDRCCFG1_BASE_ADR + 0x0370) )
#define  DDRC1_PSTAT_0_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x03fc) )
#define  DDRC1_PCCFG_0_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x0400) )
#define  DDRC1_PCFGR_0_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x0404) )
#define  DDRC1_PCFGW_0_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x0408) )
#define  DDRC1_PCTRL_0_0_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x0490) )
#define  DDRC1_UMCTL2_VER_NUMBER_0_ADR                                (   (DDRCCFG1_BASE_ADR + 0x0ff0) )
#define  DDRC1_UMCTL2_VER_TYPE_0_ADR                                  (   (DDRCCFG1_BASE_ADR + 0x0ff4) )
#define  DDRC1_DERATEEN_1_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x2020) )
#define  DDRC1_DERATEINT_1_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x2024) )
#define  DDRC1_RFSHCTL0_1_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x2050) )
#define  DDRC1_RFSHTMG_1_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x2064) )
#define  DDRC1_INIT3_1_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x20dc) )
#define  DDRC1_INIT4_1_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x20e0) )
#define  DDRC1_INIT6_1_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x20e8) )
#define  DDRC1_INIT7_1_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x20ec) )
#define  DDRC1_DRAMTMG0_1_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x2100) )
#define  DDRC1_DRAMTMG1_1_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x2104) )
#define  DDRC1_DRAMTMG2_1_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x2108) )
#define  DDRC1_DRAMTMG3_1_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x210c) )
#define  DDRC1_DRAMTMG4_1_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x2110) )
#define  DDRC1_DRAMTMG5_1_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x2114) )
#define  DDRC1_DRAMTMG6_1_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x2118) )
#define  DDRC1_DRAMTMG7_1_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x211c) )
#define  DDRC1_DRAMTMG8_1_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x2120) )
#define  DDRC1_DRAMTMG9_1_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x2124) )
#define  DDRC1_DRAMTMG10_1_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x2128) )
#define  DDRC1_DRAMTMG11_1_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x212c) )
#define  DDRC1_DRAMTMG12_1_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x2130) )
#define  DDRC1_DRAMTMG13_1_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x2134) )
#define  DDRC1_DRAMTMG14_1_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x2138) )
#define  DDRC1_DRAMTMG15_1_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x213c) )
#define  DDRC1_DRAMTMG17_1_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x2144) )
#define  DDRC1_ZQCTL0_1_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x2180) )
#define  DDRC1_DFITMG0_1_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x2190) )
#define  DDRC1_DFITMG1_1_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x2194) )
#define  DDRC1_DFITMG2_1_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x21b4) )
#define  DDRC1_DFITMG3_1_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x21b8) )
#define  DDRC1_ODTCFG_1_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x2240) )
#define  DDRC1_DERATEEN_2_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x3020) )
#define  DDRC1_DERATEINT_2_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x3024) )
#define  DDRC1_RFSHCTL0_2_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x3050) )
#define  DDRC1_RFSHTMG_2_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x3064) )
#define  DDRC1_INIT3_2_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x30dc) )
#define  DDRC1_INIT4_2_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x30e0) )
#define  DDRC1_INIT6_2_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x30e8) )
#define  DDRC1_INIT7_2_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x30ec) )
#define  DDRC1_DRAMTMG0_2_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x3100) )
#define  DDRC1_DRAMTMG1_2_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x3104) )
#define  DDRC1_DRAMTMG2_2_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x3108) )
#define  DDRC1_DRAMTMG3_2_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x310c) )
#define  DDRC1_DRAMTMG4_2_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x3110) )
#define  DDRC1_DRAMTMG5_2_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x3114) )
#define  DDRC1_DRAMTMG6_2_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x3118) )
#define  DDRC1_DRAMTMG7_2_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x311c) )
#define  DDRC1_DRAMTMG8_2_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x3120) )
#define  DDRC1_DRAMTMG9_2_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x3124) )
#define  DDRC1_DRAMTMG10_2_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x3128) )
#define  DDRC1_DRAMTMG11_2_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x312c) )
#define  DDRC1_DRAMTMG12_2_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x3130) )
#define  DDRC1_DRAMTMG13_2_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x3134) )
#define  DDRC1_DRAMTMG14_2_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x3138) )
#define  DDRC1_DRAMTMG15_2_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x313c) )
#define  DDRC1_DRAMTMG17_2_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x3144) )
#define  DDRC1_ZQCTL0_2_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x3180) )
#define  DDRC1_DFITMG0_2_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x3190) )
#define  DDRC1_DFITMG1_2_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x3194) )
#define  DDRC1_DFITMG2_2_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x31b4) )
#define  DDRC1_DFITMG3_2_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x31b8) )
#define  DDRC1_ODTCFG_2_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x3240) )
#define  DDRC1_DERATEEN_3_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x4020) )
#define  DDRC1_DERATEINT_3_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x4024) )
#define  DDRC1_RFSHCTL0_3_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x4050) )
#define  DDRC1_RFSHTMG_3_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x4064) )
#define  DDRC1_INIT3_3_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x40dc) )
#define  DDRC1_INIT4_3_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x40e0) )
#define  DDRC1_INIT6_3_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x40e8) )
#define  DDRC1_INIT7_3_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x40ec) )
#define  DDRC1_DRAMTMG0_3_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x4100) )
#define  DDRC1_DRAMTMG1_3_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x4104) )
#define  DDRC1_DRAMTMG2_3_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x4108) )
#define  DDRC1_DRAMTMG3_3_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x410c) )
#define  DDRC1_DRAMTMG4_3_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x4110) )
#define  DDRC1_DRAMTMG5_3_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x4114) )
#define  DDRC1_DRAMTMG6_3_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x4118) )
#define  DDRC1_DRAMTMG7_3_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x411c) )
#define  DDRC1_DRAMTMG8_3_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x4120) )
#define  DDRC1_DRAMTMG9_3_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x4124) )
#define  DDRC1_DRAMTMG10_3_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x4128) )
#define  DDRC1_DRAMTMG11_3_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x412c) )
#define  DDRC1_DRAMTMG12_3_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x4130) )
#define  DDRC1_DRAMTMG13_3_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x4134) )
#define  DDRC1_DRAMTMG14_3_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x4138) )
#define  DDRC1_DRAMTMG15_3_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x413c) )
#define  DDRC1_DRAMTMG17_3_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x4144) )
#define  DDRC1_ZQCTL0_3_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x4180) )
#define  DDRC1_DFITMG0_3_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x4190) )
#define  DDRC1_DFITMG1_3_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x4194) )
#define  DDRC1_DFITMG2_3_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x41b4) )
#define  DDRC1_DFITMG3_3_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x41b8) )
#define  DDRC1_ODTCFG_3_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x4240) )
#define  DDRC1_DERATEEN_4_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x5020) )
#define  DDRC1_DERATEINT_4_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x5024) )
#define  DDRC1_RFSHCTL0_4_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x5050) )
#define  DDRC1_RFSHTMG_4_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x5064) )
#define  DDRC1_INIT3_4_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x50dc) )
#define  DDRC1_INIT4_4_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x50e0) )
#define  DDRC1_INIT6_4_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x50e8) )
#define  DDRC1_INIT7_4_ADR                                            (   (DDRCCFG1_BASE_ADR + 0x50ec) )
#define  DDRC1_DRAMTMG0_4_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x5100) )
#define  DDRC1_DRAMTMG1_4_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x5104) )
#define  DDRC1_DRAMTMG2_4_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x5108) )
#define  DDRC1_DRAMTMG3_4_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x510c) )
#define  DDRC1_DRAMTMG4_4_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x5110) )
#define  DDRC1_DRAMTMG5_4_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x5114) )
#define  DDRC1_DRAMTMG6_4_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x5118) )
#define  DDRC1_DRAMTMG7_4_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x511c) )
#define  DDRC1_DRAMTMG8_4_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x5120) )
#define  DDRC1_DRAMTMG9_4_ADR                                         (   (DDRCCFG1_BASE_ADR + 0x5124) )
#define  DDRC1_DRAMTMG10_4_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x5128) )
#define  DDRC1_DRAMTMG11_4_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x512c) )
#define  DDRC1_DRAMTMG12_4_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x5130) )
#define  DDRC1_DRAMTMG13_4_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x5134) )
#define  DDRC1_DRAMTMG14_4_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x5138) )
#define  DDRC1_DRAMTMG15_4_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x513c) )
#define  DDRC1_DRAMTMG17_4_ADR                                        (   (DDRCCFG1_BASE_ADR + 0x5144) )
#define  DDRC1_ZQCTL0_4_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x5180) )
#define  DDRC1_DFITMG0_4_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x5190) )
#define  DDRC1_DFITMG1_4_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x5194) )
#define  DDRC1_DFITMG2_4_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x51b4) )
#define  DDRC1_DFITMG3_4_ADR                                          (   (DDRCCFG1_BASE_ADR + 0x51b8) )
#define  DDRC1_ODTCFG_4_ADR                                           (   (DDRCCFG1_BASE_ADR + 0x5240) )
#define GPIO_NUM_PINS                  (    80 )
#define GPIO_PWM_NUM                   (    6 )
#define GPIO_BASE_ADR                  (   (PBI_AP3_CONTROL_ADR + 0x20000) )
#define GPIO_DATA_OUT0_ADR             (   (GPIO_BASE_ADR + 0x0000) )
#define GPIO_DATA_OUT1_ADR             (   (GPIO_BASE_ADR + 0x0004) )
#define GPIO_DATA_OUT2_ADR             (   (GPIO_BASE_ADR + 0x0008) )
#define GPIO_DATA_IN0_ADR              (   (GPIO_BASE_ADR + 0x0020) )
#define GPIO_DATA_IN1_ADR              (   (GPIO_BASE_ADR + 0x0024) )
#define GPIO_DATA_IN2_ADR              (   (GPIO_BASE_ADR + 0x0028) )
#define GPIO_DATA_IN_RAW0_ADR          (   (GPIO_BASE_ADR + 0x0040) )
#define GPIO_DATA_IN_RAW1_ADR          (   (GPIO_BASE_ADR + 0x0044) )
#define GPIO_DATA_IN_RAW2_ADR          (   (GPIO_BASE_ADR + 0x0048) )
#define GPIO_DATA_HIGH0_ADR            (   (GPIO_BASE_ADR + 0x0060) )
#define GPIO_DATA_HIGH1_ADR            (   (GPIO_BASE_ADR + 0x0064) )
#define GPIO_DATA_HIGH2_ADR            (   (GPIO_BASE_ADR + 0x0068) )
#define GPIO_DATA_LOW0_ADR             (   (GPIO_BASE_ADR + 0x0080) )
#define GPIO_DATA_LOW1_ADR             (   (GPIO_BASE_ADR + 0x0084) )
#define GPIO_DATA_LOW2_ADR             (   (GPIO_BASE_ADR + 0x0088) )
#define GPIO_PWM_LEADIN0_ADR           (   (GPIO_BASE_ADR + 0x00a0) )
#define GPIO_PWM_LEADIN1_ADR           (   (GPIO_BASE_ADR + 0x00a4) )
#define GPIO_PWM_LEADIN2_ADR           (   (GPIO_BASE_ADR + 0x00a8) )
#define GPIO_PWM_LEADIN3_ADR           (   (GPIO_BASE_ADR + 0x00ac) )
#define GPIO_PWM_LEADIN4_ADR           (   (GPIO_BASE_ADR + 0x00b0) )
#define GPIO_PWM_LEADIN5_ADR           (   (GPIO_BASE_ADR + 0x00b4) )
#define GPIO_PWM_HIGHLOW0_ADR          (   (GPIO_BASE_ADR + 0x00c0) )
#define GPIO_PWM_HIGHLOW1_ADR          (   (GPIO_BASE_ADR + 0x00c4) )
#define GPIO_PWM_HIGHLOW2_ADR          (   (GPIO_BASE_ADR + 0x00c8) )
#define GPIO_PWM_HIGHLOW3_ADR          (   (GPIO_BASE_ADR + 0x00cc) )
#define GPIO_PWM_HIGHLOW4_ADR          (   (GPIO_BASE_ADR + 0x00d0) )
#define GPIO_PWM_HIGHLOW5_ADR          (   (GPIO_BASE_ADR + 0x00d4) )
#define GPIO_PWM_EN_ADR                (   (GPIO_BASE_ADR + 0x0100) )
#define GPIO_PWM_CLR_ADR               (   (GPIO_BASE_ADR + 0x0104) )
#define GPIO_PWM_SEL0_ADR              (   (GPIO_BASE_ADR + 0x0108) )
#define GPIO_PWM_SEL1_ADR              (   (GPIO_BASE_ADR + 0x010c) )
#define GPIO_PWM_PH_SEL                (   (GPIO_BASE_ADR + 0x0110) )
#define GPIO_PHASE_0_N0_ADR            (   (GPIO_BASE_ADR + 0x0114) )
#define GPIO_PHASE_0_N1_ADR            (   (GPIO_BASE_ADR + 0x0118) )
#define GPIO_PHASE_0_N2_ADR            (   (GPIO_BASE_ADR + 0x011c) )
#define GPIO_PHASE_VLD_ADR             (   (GPIO_BASE_ADR + 0x0120) )
#define GPIO_PHASE_1_N0_ADR            (   (GPIO_BASE_ADR + 0x0124) )
#define GPIO_PHASE_1_N1_ADR            (   (GPIO_BASE_ADR + 0x0128) )
#define GPIO_PHASE_1_N2_ADR            (   (GPIO_BASE_ADR + 0x012c) )
#define GPIO_PHASE_2_N0_ADR            (   (GPIO_BASE_ADR + 0x0130) )
#define GPIO_PHASE_2_N1_ADR            (   (GPIO_BASE_ADR + 0x0134) )
#define GPIO_PHASE_2_N2_ADR            (   (GPIO_BASE_ADR + 0x0138) )
#define GPIO_PWM_DEC_0_N1_ADR          (   (GPIO_BASE_ADR + 0x013c) )
#define GPIO_PWM_DEC_0_N2_ADR          (   (GPIO_BASE_ADR + 0x0140) )
#define GPIO_PWM_DEC_0_N3_ADR          (   (GPIO_BASE_ADR + 0x0144) )
#define GPIO_PWM_DEC_1_N1_ADR          (   (GPIO_BASE_ADR + 0x0148) )
#define GPIO_PWM_DEC_1_N2_ADR          (   (GPIO_BASE_ADR + 0x014c) )
#define GPIO_PWM_DEC_1_N3_ADR          (   (GPIO_BASE_ADR + 0x0150) )
#define GPIO_PWM_DEC_2_N1_ADR          (   (GPIO_BASE_ADR + 0x0154) )
#define GPIO_PWM_DEC_2_N2_ADR          (   (GPIO_BASE_ADR + 0x0158) )
#define GPIO_PWM_DEC_2_N3_ADR          (   (GPIO_BASE_ADR + 0x015c) )
#define GPIO_PWM_DEC_3_N1_ADR          (   (GPIO_BASE_ADR + 0x0160) )
#define GPIO_PWM_DEC_3_N2_ADR          (   (GPIO_BASE_ADR + 0x0164) )
#define GPIO_PWM_DEC_3_N3_ADR          (   (GPIO_BASE_ADR + 0x0168) )
#define GPIO_PWM_DEC_4_N1_ADR          (   (GPIO_BASE_ADR + 0x016c) )
#define GPIO_PWM_DEC_4_N2_ADR          (   (GPIO_BASE_ADR + 0x0170) )
#define GPIO_PWM_DEC_4_N3_ADR          (   (GPIO_BASE_ADR + 0x0174) )
#define GPIO_PWM_DEC0_VLD_ADR          (   (GPIO_BASE_ADR + 0x0178) )
#define GPIO_PWM_DEC1_VLD_ADR          (   (GPIO_BASE_ADR + 0x017c) )
#define GPIO_PRE_SCALER_ADR            (   (GPIO_BASE_ADR + 0x0180) )
#define GPIO_PAD_CFG_WR                (   (GPIO_BASE_ADR + 0x0184) )
#define GPIO_PAD_CFG_CTRL              (   (GPIO_BASE_ADR + 0x0188) )
#define GPIO_INT0_CFG_ADR              (   (GPIO_BASE_ADR + 0x0190) )
#define GPIO_INT1_CFG_ADR              (   (GPIO_BASE_ADR + 0x0194) )
#define GPIO_INT2_CFG_ADR              (   (GPIO_BASE_ADR + 0x0198) )
#define GPIO_INT3_CFG_ADR              (   (GPIO_BASE_ADR + 0x019c) )
#define GPIO_INT4_CFG_ADR              (   (GPIO_BASE_ADR + 0x01a0) )
#define GPIO_INT5_CFG_ADR              (   (GPIO_BASE_ADR + 0x01a4) )
#define GPIO_INT6_CFG_ADR              (   (GPIO_BASE_ADR + 0x01a8) )
#define GPIO_INT7_CFG_ADR              (   (GPIO_BASE_ADR + 0x01ac) )
#define GPIO_MODE0_ADR                 (   (GPIO_BASE_ADR + 0x0200) )
#define GPIO_MODE1_ADR                 (   (GPIO_BASE_ADR + 0x0204) )
#define GPIO_MODE2_ADR                 (   (GPIO_BASE_ADR + 0x0208) )
#define GPIO_MODE3_ADR                 (   (GPIO_BASE_ADR + 0x020c) )
#define GPIO_MODE4_ADR                 (   (GPIO_BASE_ADR + 0x0210) )
#define GPIO_MODE5_ADR                 (   (GPIO_BASE_ADR + 0x0214) )
#define GPIO_MODE6_ADR                 (   (GPIO_BASE_ADR + 0x0218) )
#define GPIO_MODE7_ADR                 (   (GPIO_BASE_ADR + 0x021c) )
#define GPIO_MODE8_ADR                 (   (GPIO_BASE_ADR + 0x0220) )
#define GPIO_MODE9_ADR                 (   (GPIO_BASE_ADR + 0x0224) )
#define GPIO_MODE10_ADR                (   (GPIO_BASE_ADR + 0x0228) )
#define GPIO_MODE11_ADR                (   (GPIO_BASE_ADR + 0x022c) )
#define GPIO_MODE12_ADR                (   (GPIO_BASE_ADR + 0x0230) )
#define GPIO_MODE13_ADR                (   (GPIO_BASE_ADR + 0x0234) )
#define GPIO_MODE14_ADR                (   (GPIO_BASE_ADR + 0x0238) )
#define GPIO_MODE15_ADR                (   (GPIO_BASE_ADR + 0x023c) )
#define GPIO_MODE16_ADR                (   (GPIO_BASE_ADR + 0x0240) )
#define GPIO_MODE17_ADR                (   (GPIO_BASE_ADR + 0x0244) )
#define GPIO_MODE18_ADR                (   (GPIO_BASE_ADR + 0x0248) )
#define GPIO_MODE19_ADR                (   (GPIO_BASE_ADR + 0x024c) )
#define GPIO_MODE20_ADR                (   (GPIO_BASE_ADR + 0x0250) )
#define GPIO_MODE21_ADR                (   (GPIO_BASE_ADR + 0x0254) )
#define GPIO_MODE22_ADR                (   (GPIO_BASE_ADR + 0x0258) )
#define GPIO_MODE23_ADR                (   (GPIO_BASE_ADR + 0x025c) )
#define GPIO_MODE24_ADR                (   (GPIO_BASE_ADR + 0x0260) )
#define GPIO_MODE25_ADR                (   (GPIO_BASE_ADR + 0x0264) )
#define GPIO_MODE26_ADR                (   (GPIO_BASE_ADR + 0x0268) )
#define GPIO_MODE27_ADR                (   (GPIO_BASE_ADR + 0x026c) )
#define GPIO_MODE28_ADR                (   (GPIO_BASE_ADR + 0x0270) )
#define GPIO_MODE29_ADR                (   (GPIO_BASE_ADR + 0x0274) )
#define GPIO_MODE30_ADR                (   (GPIO_BASE_ADR + 0x0278) )
#define GPIO_MODE31_ADR                (   (GPIO_BASE_ADR + 0x027c) )
#define GPIO_MODE32_ADR                (   (GPIO_BASE_ADR + 0x0280) )
#define GPIO_MODE33_ADR                (   (GPIO_BASE_ADR + 0x0284) )
#define GPIO_MODE34_ADR                (   (GPIO_BASE_ADR + 0x0288) )
#define GPIO_MODE35_ADR                (   (GPIO_BASE_ADR + 0x028c) )
#define GPIO_MODE36_ADR                (   (GPIO_BASE_ADR + 0x0290) )
#define GPIO_MODE37_ADR                (   (GPIO_BASE_ADR + 0x0294) )
#define GPIO_MODE38_ADR                (   (GPIO_BASE_ADR + 0x0298) )
#define GPIO_MODE39_ADR                (   (GPIO_BASE_ADR + 0x029c) )
#define GPIO_MODE40_ADR                (   (GPIO_BASE_ADR + 0x02a0) )
#define GPIO_MODE41_ADR                (   (GPIO_BASE_ADR + 0x02a4) )
#define GPIO_MODE42_ADR                (   (GPIO_BASE_ADR + 0x02a8) )
#define GPIO_MODE43_ADR                (   (GPIO_BASE_ADR + 0x02ac) )
#define GPIO_MODE44_ADR                (   (GPIO_BASE_ADR + 0x02b0) )
#define GPIO_MODE45_ADR                (   (GPIO_BASE_ADR + 0x02b4) )
#define GPIO_MODE46_ADR                (   (GPIO_BASE_ADR + 0x02b8) )
#define GPIO_MODE47_ADR                (   (GPIO_BASE_ADR + 0x02bc) )
#define GPIO_MODE48_ADR                (   (GPIO_BASE_ADR + 0x02c0) )
#define GPIO_MODE49_ADR                (   (GPIO_BASE_ADR + 0x02c4) )
#define GPIO_MODE50_ADR                (   (GPIO_BASE_ADR + 0x02c8) )
#define GPIO_MODE51_ADR                (   (GPIO_BASE_ADR + 0x02cc) )
#define GPIO_MODE52_ADR                (   (GPIO_BASE_ADR + 0x02d0) )
#define GPIO_MODE53_ADR                (   (GPIO_BASE_ADR + 0x02d4) )
#define GPIO_MODE54_ADR                (   (GPIO_BASE_ADR + 0x02d8) )
#define GPIO_MODE55_ADR                (   (GPIO_BASE_ADR + 0x02dc) )
#define GPIO_MODE56_ADR                (   (GPIO_BASE_ADR + 0x02e0) )
#define GPIO_MODE57_ADR                (   (GPIO_BASE_ADR + 0x02e4) )
#define GPIO_MODE58_ADR                (   (GPIO_BASE_ADR + 0x02e8) )
#define GPIO_MODE59_ADR                (   (GPIO_BASE_ADR + 0x02ec) )
#define GPIO_MODE60_ADR                (   (GPIO_BASE_ADR + 0x02f0) )
#define GPIO_MODE61_ADR                (   (GPIO_BASE_ADR + 0x02f4) )
#define GPIO_MODE62_ADR                (   (GPIO_BASE_ADR + 0x02f8) )
#define GPIO_MODE63_ADR                (   (GPIO_BASE_ADR + 0x02fc) )
#define GPIO_MODE64_ADR                (   (GPIO_BASE_ADR + 0x0300) )
#define GPIO_MODE65_ADR                (   (GPIO_BASE_ADR + 0x0304) )
#define GPIO_MODE66_ADR                (   (GPIO_BASE_ADR + 0x0308) )
#define GPIO_MODE67_ADR                (   (GPIO_BASE_ADR + 0x030c) )
#define GPIO_MODE68_ADR                (   (GPIO_BASE_ADR + 0x0310) )
#define GPIO_MODE69_ADR                (   (GPIO_BASE_ADR + 0x0314) )
#define GPIO_MODE70_ADR                (   (GPIO_BASE_ADR + 0x0318) )
#define GPIO_MODE71_ADR                (   (GPIO_BASE_ADR + 0x031c) )
#define GPIO_MODE72_ADR                (   (GPIO_BASE_ADR + 0x0320) )
#define GPIO_MODE73_ADR                (   (GPIO_BASE_ADR + 0x0324) )
#define GPIO_MODE74_ADR                (   (GPIO_BASE_ADR + 0x0328) )
#define GPIO_MODE75_ADR                (   (GPIO_BASE_ADR + 0x032c) )
#define GPIO_MODE76_ADR                (   (GPIO_BASE_ADR + 0x0330) )
#define GPIO_MODE77_ADR                (   (GPIO_BASE_ADR + 0x0334) )
#define GPIO_MODE78_ADR                (   (GPIO_BASE_ADR + 0x0338) )
#define GPIO_MODE79_ADR                (   (GPIO_BASE_ADR + 0x033c) )
#define GPIO_PHASE_OVERFLOW_ADR        (   (GPIO_BASE_ADR + 0x0450) )
#define GPIO_EVENT_ORDER_ADR           (   (GPIO_BASE_ADR + 0x0454) )
#define ROIC_CMD_BASE                  (  (ROIC_BASE_ADR + 0x0000) )
#define ROIC_CAL_BASE                  (  (ROIC_BASE_ADR + 0x0080) )
#define ROIC_DATA_BASE                 (  (ROIC_BASE_ADR + 0x0100) )
#define ROIC_FRAMECFG_ADDR             (  (ROIC_BASE_ADR + 0x0180) )
#define ROIC_LINECFG_ADDR              (  (ROIC_BASE_ADR + 0x0184) )
#define ROIC_WORDPERIOD_ADDR           (  (ROIC_BASE_ADR + 0x0188) )
#define ROIC_DELAYCFG_ADDR             (  (ROIC_BASE_ADR + 0x018c) )
#define ROIC_ENABLE_ADDR               (  (ROIC_BASE_ADR + 0x0190) )
#define ROIC_CFGIRQ_ADDR               (  (ROIC_BASE_ADR + 0x0194) )
#define ROIC_CLRIRQ_ADDR               (  (ROIC_BASE_ADR + 0x0198) )
#define ROIC_DMATH_ADDR                (  (ROIC_BASE_ADR + 0x019c) )
#define ROIC_STATUS_ADDR               (  (ROIC_BASE_ADR + 0x01a0) )
#define ROIC_DELAY_ADDR                (  (ROIC_BASE_ADR + 0x01a4) )
#define ROIC_PREAMBLE_ADDR             (  (ROIC_BASE_ADR + 0x01a8) )
#define ROIC_TEMPERATURE_ADDR          (  (ROIC_BASE_ADR + 0x01ac) )
#define ROIC_RF_CTRL_ADDR              (  (ROIC_BASE_ADR + 0x01d0) )
#define ROIC_DAC_WORD_ADDR             (  (ROIC_BASE_ADR + 0x01d4) )
#define ROIC_ADC_ADDR                  (  (ROIC_BASE_ADR + 0x01d8) )
#define ROIC_MISC_CTRL_ADDR            (  (ROIC_BASE_ADR + 0x01dc) )
#define ROIC_DBG0_ADDR                 (  (ROIC_BASE_ADR + 0x01c0) )
#define ROIC_DBG1_ADDR                 (  (ROIC_BASE_ADR + 0x01c4) )
#define ROIC_DBG2_ADDR                 (  (ROIC_BASE_ADR + 0x01c8) )
#define MIPI_CTRL_IRQ_STATUS0_OFFSET                      ( 0x000 )
#define MIPI_CTRL_IRQ_STATUS1_OFFSET                      ( 0x004 )
#define MIPI_CTRL_IRQ_ENABLE0_OFFSET                      ( 0x008 )
#define MIPI_CTRL_IRQ_ENABLE1_OFFSET                      ( 0x00c )
#define MIPI_CTRL_IRQ_CLEAR0_OFFSET                       ( 0x010 )
#define MIPI_CTRL_IRQ_CLEAR1_OFFSET                       ( 0x014 )
#define MIPI_CTRL_DIG_LOOPBACK_OFFSET                     ( 0x018 )
#define MIPI_CTRL_DEBUG_RAM_ACCESS_OFFSET                 ( 0x01c )
#define MIPI_CTRL_DEBUG_RAM_DATA0_OFFSET                  ( 0x020 )
#define MIPI_CTRL_DEBUG_RAM_DATA1_OFFSET                  ( 0x024 )
#define MIPI_CTRL_DEBUG_RAM_DATA2_OFFSET                  ( 0x028 )
#define MIPI_CTRL_DEBUG_RAM_DATA3_OFFSET                  ( 0x02c )
#define MIPI_CTRL_RAM_CFG_OFFSET                          ( 0x030 )
#define MIPI_LP_TX_LPDT_DATA_OFFSET                       ( 0x034 )
#define MIPI_LP_TX_LPDT_REQ_OFFSET                        ( 0x038 )
#define MIPI_LP_RX_LPDT_DATA_LANE0_OFFSET                 ( 0x03c )
#define MIPI_LP_RX_LPDT_DATA_LANE1_OFFSET                 ( 0x040 )
#define MIPI_LP_RX_LPDT_DATA_LANE2_OFFSET                 ( 0x044 )
#define MIPI_LP_RX_LPDT_DATA_LANE3_OFFSET                 ( 0x048 )
#define MIPI_LP_RX_LPDT_DATA_LANE4_OFFSET                 ( 0x04c )
#define MIPI_LP_RX_LPDT_DATA_LANE5_OFFSET                 ( 0x050 )
#define MIPI_LP_RX_LPDT_DATA_LANE6_OFFSET                 ( 0x054 )
#define MIPI_LP_RX_LPDT_DATA_LANE7_OFFSET                 ( 0x058 )
#define MIPI_LP_RX_LPDT_DATA_LANE8_OFFSET                 ( 0x05c )
#define MIPI_LP_RX_LPDT_DATA_LANE9_OFFSET                 ( 0x060 )
#define MIPI_LP_RX_LPDT_DATA_LANE10_OFFSET                ( 0x064 )
#define MIPI_LP_RX_LPDT_DATA_LANE11_OFFSET                ( 0x068 )
#define MIPI_LP_RX_LPDT_DATA_LANE12_OFFSET                ( 0x06c )
#define MIPI_LP_RX_LPDT_DATA_LANE13_OFFSET                ( 0x070 )
#define MIPI_LP_RX_LPDT_DATA_LANE14_OFFSET                ( 0x074 )
#define MIPI_LP_RX_LPDT_DATA_LANE15_OFFSET                ( 0x078 )
#define MIPI_LP_TX_LP_TRIG_VAL_OFFSET                     ( 0x07c )
#define MIPI_LP_TX_LP_TRIG_REQ_OFFSET                     ( 0x080 )
#define MIPI_LP_RX_LP_TRIG_VAL0_OFFSET                    ( 0x084 )
#define MIPI_LP_RX_LP_TRIG_VAL1_OFFSET                    ( 0x088 )
#define MIPI_LP_TURN_REQ_OFFSET                           ( 0x08c )
#define MIPI_LP_ULPS_LANE_REQ_OFFSET                      ( 0x090 )
#define MIPI_LP_ULPS_LANE_EXIT_OFFSET                     ( 0x094 )
#define MIPI_LP_TX_ULPS_WKUP_CNT_OFFSET                   ( 0x098 )
#define MIPI_LP_RX_TRIG_EVENT_OFFSET                      ( 0x09c )
#define MIPI_LP_RX_LP_DATA_EVENT_OFFSET                   ( 0x0a0 )
#define MIPI_LP_RX_ULPS_EVENT_OFFSET                      ( 0x0a4 )
#define MIPI_LP_RX_ULPS_EXIT_EVENT_OFFSET                 ( 0x0a8 )
#define MIPI_DPHY_ENABLE_OFFSET                           ( 0x100 )
#define MIPI_DPHY_INIT_CTRL0_OFFSET                       ( 0x104 )
#define MIPI_DPHY_INIT_CTRL1_OFFSET                       ( 0x108 )
#define MIPI_DPHY_INIT_CTRL2_OFFSET                       ( 0x10c )
#define MIPI_DPHY_PLL_OBS0_OFFSET                         ( 0x110 )
#define MIPI_DPHY_PLL_OBS1_OFFSET                         ( 0x114 )
#define MIPI_DPHY_PLL_OBS2_OFFSET                         ( 0x118 )
#define MIPI_DPHY_FREQ_CTRL0_3_OFFSET                     ( 0x11c )
#define MIPI_DPHY_FREQ_CTRL4_7_OFFSET                     ( 0x120 )
#define MIPI_DPHY_FREQ_CTRL8_9_OFFSET                     ( 0x124 )
#define MIPI_DPHY_FORCE_CTRL0_OFFSET                      ( 0x128 )
#define MIPI_DPHY_FORCE_CTRL1_OFFSET                      ( 0x12c )
#define MIPI_DPHY_TURN_CTRL_OFFSET                        ( 0x130 )
#define MIPI_DPHY_STAT0_3_OFFSET                          ( 0x134 )
#define MIPI_DPHY_STAT4_7_OFFSET                          ( 0x138 )
#define MIPI_DPHY_STAT8_9_OFFSET                          ( 0x13c )
#define MIPI_DPHY_ERR_STAT0_1_OFFSET                      ( 0x140 )
#define MIPI_DPHY_ERR_STAT2_3_OFFSET                      ( 0x144 )
#define MIPI_DPHY_ERR_STAT4_5_OFFSET                      ( 0x148 )
#define MIPI_DPHY_ERR_STAT6_7_OFFSET                      ( 0x14c )
#define MIPI_DPHY_ERR_STAT8_9_OFFSET                      ( 0x150 )
#define MIPI_DPHY_TEST_CTRL0_OFFSET                       ( 0x154 )
#define MIPI_DPHY_TEST_CTRL1_OFFSET                       ( 0x158 )
#define MIPI_DPHY_TEST_DIN0_3_OFFSET                      ( 0x15c )
#define MIPI_DPHY_TEST_DIN4_7_OFFSET                      ( 0x160 )
#define MIPI_DPHY_TEST_DIN8_9_OFFSET                      ( 0x164 )
#define MIPI_DPHY_TEST_DOUT0_3_OFFSET                     ( 0x168 )
#define MIPI_DPHY_TEST_DOUT4_7_OFFSET                     ( 0x16c )
#define MIPI_DPHY_TEST_DOUT8_9_OFFSET                     ( 0x170 )
#define MIPI_DPHY_RX_IO_CONT0_1_OFFSET                    ( 0x174 )
#define MIPI_DPHY_RX_IO_CONT2_3_OFFSET                    ( 0x178 )
#define MIPI_DPHY_RX_IO_CONT4_5_OFFSET                    ( 0x17c )
#define MIPI_DPHY_TX_IO_CONT0_1_OFFSET                    ( 0x180 )
#define MIPI_DPHY_TX_IO_CONT2_3_OFFSET                    ( 0x184 )
#define MIPI_DPHY_PLL_LOCK_OFFSET                         ( 0x188 )
#define MIPI_DPHY_CFG_CLK_EN_OFFSET                       ( 0x18c )
#define MIPI_DPHY_BIST_OFFSET                             ( 0x190 )
#define MIPI_RX_HS_CTRL_OFFSET                            ( 0x000 )
#define MIPI_RX_HS_CHAN_CTRL_OFFSET                       ( 0x004 )
#define MIPI_RX_HS_SYNC_CFG_OFFSET                        ( 0x008 )
#define MIPI_RX_HS_VC_FILTER_OFFSET                       ( 0x00c )
#define MIPI_RX_HS_LINE_COUNT_01_OFFSET                   ( 0x010 )
#define MIPI_RX_HS_LINE_COUNT_23_OFFSET                   ( 0x014 )
#define MIPI_RX_HS_LINE_COMPARE_CFG_OFFSET                ( 0x018 )
#define MIPI_RX_HS_IRQ_STATUS_OFFSET                      ( 0x01c )
#define MIPI_RX_HS_IRQ_ENABLE_OFFSET                      ( 0x020 )
#define MIPI_RX_HS_IRQ_CLEAR_OFFSET                       ( 0x024 )
#define MIPI_RX_HS_PH_OFFSET                              ( 0x028 )
#define MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET               ( 0x02c )
#define MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET                ( 0x030 )
#define MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET                ( 0x034 )
#define MIPI_RX_HS_CRC_ERR_CNT_OFFSET                     ( 0x038 )
#define MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET               ( 0x03c )
#define MIPI_RX_HS_WC_ERR_CNT_OFFSET                      ( 0x040 )
#define MIPI_RX_HS_ECC_WRN_CNT_OFFSET                     ( 0x044 )
#define MIPI_RX_HS_ECC_ERR_CNT_OFFSET                     ( 0x048 )
#define MIPI_RX_HS_EID_ERR_CNT_OFFSET                     ( 0x04c )
#define MIPI_RX_HS_MC_FIFO_ERR_CNT_OFFSET                 ( 0x050 )
#define MIPI_RX_HS_DT_FILTER_0_OFFSET                     ( 0x054 )
#define MIPI_RX_HS_DT_FILTER_1_OFFSET                     ( 0x058 )
#define MIPI_RX_HS_MC_FIFO_CTRL_EN_OFFSET                 ( 0x194 )
#define MIPI_RX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET             ( 0x198 )
#define MIPI_RX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET             ( 0x19c )
#define MIPI_RX_HS_MC_FIFO_RTHRESH0_OFFSET                ( 0x1a0 )
#define MIPI_RX_HS_MC_FIFO_RTHRESH1_OFFSET                ( 0x1a4 )
#define MIPI_RX_HS_DMA_CFG_OFFSET                         ( 0x1a8 )
#define MIPI_RX_HS_DMA_START_ADR_CHAN0_OFFSET             ( 0x1ac )
#define MIPI_RX_HS_DMA_START_SHADOW_CHAN0_OFFSET          ( 0x1b0 )
#define MIPI_RX_HS_DMA_LEN_CHAN0_OFFSET                   ( 0x1b4 )
#define MIPI_RX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET            ( 0x1b8 )
#define MIPI_RX_HS_DMA_STATUS_CHAN0_OFFSET                ( 0x1bc )
#define MIPI_RX_HS_DMA_START_ADR_CHAN1_OFFSET             ( 0x1c0 )
#define MIPI_RX_HS_DMA_START_SHADOW_CHAN1_OFFSET          ( 0x1c4 )
#define MIPI_RX_HS_DMA_LEN_CHAN1_OFFSET                   ( 0x1c8 )
#define MIPI_RX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET            ( 0x1cc )
#define MIPI_RX_HS_DMA_STATUS_CHAN1_OFFSET                ( 0x1d0 )
#define MIPI_RX_HS_DMA_START_ADR_CHAN2_OFFSET             ( 0x1d4 )
#define MIPI_RX_HS_DMA_START_SHADOW_CHAN2_OFFSET          ( 0x1d8 )
#define MIPI_RX_HS_DMA_LEN_CHAN2_OFFSET                   ( 0x1dc )
#define MIPI_RX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET            ( 0x1e0 )
#define MIPI_RX_HS_DMA_STATUS_CHAN2_OFFSET                ( 0x1e4 )
#define MIPI_RX_HS_DMA_START_ADR_CHAN3_OFFSET             ( 0x1e8 )
#define MIPI_RX_HS_DMA_START_SHADOW_CHAN3_OFFSET          ( 0x1ec )
#define MIPI_RX_HS_DMA_LEN_CHAN3_OFFSET                   ( 0x1f0 )
#define MIPI_RX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET            ( 0x1f4 )
#define MIPI_RX_HS_DMA_STATUS_CHAN3_OFFSET                ( 0x1f8 )
#define MIPI_RX_HS_DMA_LINE_WIDTH0_OFFSET                 ( 0x1fc )
#define MIPI_RX_HS_DMA_LINE_WIDTH1_OFFSET                 ( 0x200 )
#define MIPI_RX_HS_DMA_LINE_WIDTH2_OFFSET                 ( 0x204 )
#define MIPI_RX_HS_DMA_LINE_WIDTH3_OFFSET                 ( 0x208 )
#define MIPI_RX_HS_DMA_V_STRIDE_CFG_OFFSET                ( 0x20c )
#define MIPI_RX_HS_DMA_V_STRIDE0_OFFSET                   ( 0x210 )
#define MIPI_RX_HS_DMA_V_STRIDE1_OFFSET                   ( 0x214 )
#define MIPI_RX_HS_DMA_V_STRIDE2_OFFSET                   ( 0x218 )
#define MIPI_RX_HS_DMA_V_STRIDE3_OFFSET                   ( 0x21c )
#define MIPI_RX_HS_DMA_H_STRIDE_OFFSET                    ( 0x220 )
#define MIPI_RX_HS_DMA_V_SCALE_CFG0_OFFSET                ( 0x224 )
#define MIPI_RX_HS_DMA_V_SCALE_CFG1_OFFSET                ( 0x228 )
#define MIPI_RX_HS_DMA_DEBUG_STATE_OFFSET                 ( 0x22c )
#define MIPI_RX_HS_SIPP_FRAME_DIMS_OFFSET                 ( 0x230 )
#define MIPI_RX_HS_WINDOW_V_OFFSET                        ( 0x234 )
#define MIPI_RX_HS_WINDOW_H_OFFSET                        ( 0x238 )
#define MIPI_RX_HS_WINDOW_EN_OFFSET                       ( 0x23c )
#define MIPI_RX_HS_DMA_PAGE_ADR_CHAN0_OFFSET              ( 0x240 )
#define MIPI_RX_HS_DMA_PAGE_ADR_CHAN1_OFFSET              ( 0x244 )
#define MIPI_RX_HS_DMA_PAGE_ADR_CHAN2_OFFSET              ( 0x248 )
#define MIPI_RX_HS_DMA_PAGE_ADR_CHAN3_OFFSET              ( 0x24c )
#define MIPI_RX_HS_DMA_FIFO_FILL_LEVEL01_OFFSET           ( 0x250 )
#define MIPI_RX_HS_DMA_FIFO_FILL_LEVEL23_OFFSET           ( 0x254 )
#define MIPI_TX_HS_CTRL_OFFSET                            ( 0x000 )
#define MIPI_TX_HS_SYNC_CFG_OFFSET                        ( 0x008 )
#define MIPI_TX_HS_START_TRIGGER_OFFSET                   ( 0x00c )
#define MIPI_TX_HS_LINE_COUNT_01_OFFSET                   ( 0x010 )
#define MIPI_TX_HS_LINE_COUNT_23_OFFSET                   ( 0x014 )
#define MIPI_TX_HS_LINE_COMPARE_CFG_OFFSET                ( 0x018 )
#define MIPI_TX_HS_IRQ_STATUS_OFFSET                      ( 0x01c )
#define MIPI_TX_HS_IRQ_ENABLE_OFFSET                      ( 0x020 )
#define MIPI_TX_HS_IRQ_CLEAR_OFFSET                       ( 0x024 )
#define MIPI_TX_HS_LLP_FIFO_EMPTY_ERR_CNT_OFFSET          ( 0x028 )
#define MIPI_TX_HS_MC_FIFO_ERR_CNT_OFFSET                 ( 0x02c )
#define MIPI_TX_HS_WC_ERR_CNT_OFFSET                      ( 0x030 )
#define MIPI_TX_HS_REQUEST_QUEUE_CNT_OFFSET               ( 0x034 )
#define MIPI_TX_HS_SP_DATA_OFFSET                         ( 0x038 )
#define MIPI_TX_HS_SP_REQ_OFFSET                          ( 0x03c )
#define MIPI_TX_HS_FG0_SECT0_PH_OFFSET                    ( 0x040 )
#define MIPI_TX_HS_FG0_SECT0_LINE_CFG_OFFSET              ( 0x044 )
#define MIPI_TX_HS_FG0_SECT1_PH_OFFSET                    ( 0x048 )
#define MIPI_TX_HS_FG0_SECT1_LINE_CFG_OFFSET              ( 0x04c )
#define MIPI_TX_HS_FG0_SECT2_PH_OFFSET                    ( 0x050 )
#define MIPI_TX_HS_FG0_SECT2_LINE_CFG_OFFSET              ( 0x054 )
#define MIPI_TX_HS_FG0_SECT3_PH_OFFSET                    ( 0x058 )
#define MIPI_TX_HS_FG0_SECT3_LINE_CFG_OFFSET              ( 0x05c )
#define MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES0_OFFSET        ( 0x060 )
#define MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES1_OFFSET        ( 0x064 )
#define MIPI_TX_HS_FG0_NUM_LINES_OFFSET                   ( 0x068 )
#define MIPI_TX_HS_FG1_SECT0_PH_OFFSET                    ( 0x06c )
#define MIPI_TX_HS_FG1_SECT0_LINE_CFG_OFFSET              ( 0x070 )
#define MIPI_TX_HS_FG1_SECT1_PH_OFFSET                    ( 0x074 )
#define MIPI_TX_HS_FG1_SECT1_LINE_CFG_OFFSET              ( 0x078 )
#define MIPI_TX_HS_FG1_SECT2_PH_OFFSET                    ( 0x07c )
#define MIPI_TX_HS_FG1_SECT2_LINE_CFG_OFFSET              ( 0x080 )
#define MIPI_TX_HS_FG1_SECT3_PH_OFFSET                    ( 0x084 )
#define MIPI_TX_HS_FG1_SECT3_LINE_CFG_OFFSET              ( 0x088 )
#define MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES0_OFFSET        ( 0x08c )
#define MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES1_OFFSET        ( 0x090 )
#define MIPI_TX_HS_FG1_NUM_LINES_OFFSET                   ( 0x094 )
#define MIPI_TX_HS_FG2_SECT0_PH_OFFSET                    ( 0x098 )
#define MIPI_TX_HS_FG2_SECT0_LINE_CFG_OFFSET              ( 0x09c )
#define MIPI_TX_HS_FG2_SECT1_PH_OFFSET                    ( 0x0a0 )
#define MIPI_TX_HS_FG2_SECT1_LINE_CFG_OFFSET              ( 0x0a4 )
#define MIPI_TX_HS_FG2_SECT2_PH_OFFSET                    ( 0x0a8 )
#define MIPI_TX_HS_FG2_SECT2_LINE_CFG_OFFSET              ( 0x0ac )
#define MIPI_TX_HS_FG2_SECT3_PH_OFFSET                    ( 0x0b0 )
#define MIPI_TX_HS_FG2_SECT3_LINE_CFG_OFFSET              ( 0x0b4 )
#define MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES0_OFFSET        ( 0x0b8 )
#define MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES1_OFFSET        ( 0x0bc )
#define MIPI_TX_HS_FG2_NUM_LINES_OFFSET                   ( 0x0c0 )
#define MIPI_TX_HS_FG3_SECT0_PH_OFFSET                    ( 0x0c4 )
#define MIPI_TX_HS_FG3_SECT0_LINE_CFG_OFFSET              ( 0x0c8 )
#define MIPI_TX_HS_FG3_SECT1_PH_OFFSET                    ( 0x0cc )
#define MIPI_TX_HS_FG3_SECT1_LINE_CFG_OFFSET              ( 0x0d0 )
#define MIPI_TX_HS_FG3_SECT2_PH_OFFSET                    ( 0x0d4 )
#define MIPI_TX_HS_FG3_SECT2_LINE_CFG_OFFSET              ( 0x0d8 )
#define MIPI_TX_HS_FG3_SECT3_PH_OFFSET                    ( 0x0dc )
#define MIPI_TX_HS_FG3_SECT3_LINE_CFG_OFFSET              ( 0x0e0 )
#define MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES0_OFFSET        ( 0x0e4 )
#define MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES1_OFFSET        ( 0x0e8 )
#define MIPI_TX_HS_FG3_NUM_LINES_OFFSET                   ( 0x0ec )
#define MIPI_TX_HS_DCS_PH_OFFSET                          ( 0x0f0 )
#define MIPI_TX_HS_DCS_DATA0_OFFSET                       ( 0x0f4 )
#define MIPI_TX_HS_DCS_DATA1_OFFSET                       ( 0x0f8 )
#define MIPI_TX_HS_DCS_DATA2_OFFSET                       ( 0x0fc )
#define MIPI_TX_HS_DCS_REQ_OFFSET                         ( 0x100 )
#define MIPI_TX_HS_VSYNC_WIDTHS0_OFFSET                   ( 0x104 )
#define MIPI_TX_HS_VSYNC_WIDTHS1_OFFSET                   ( 0x108 )
#define MIPI_TX_HS_HSYNC_WIDTH0_OFFSET                    ( 0x10c )
#define MIPI_TX_HS_HSYNC_WIDTH1_OFFSET                    ( 0x110 )
#define MIPI_TX_HS_HSYNC_WIDTH2_OFFSET                    ( 0x114 )
#define MIPI_TX_HS_HSYNC_WIDTH3_OFFSET                    ( 0x118 )
#define MIPI_TX_HS_H_BACKPORCH0_OFFSET                    ( 0x11c )
#define MIPI_TX_HS_H_BACKPORCH1_OFFSET                    ( 0x120 )
#define MIPI_TX_HS_H_BACKPORCH2_OFFSET                    ( 0x124 )
#define MIPI_TX_HS_H_BACKPORCH3_OFFSET                    ( 0x128 )
#define MIPI_TX_HS_H_FRONTPORCH0_OFFSET                   ( 0x12c )
#define MIPI_TX_HS_H_FRONTPORCH1_OFFSET                   ( 0x130 )
#define MIPI_TX_HS_H_FRONTPORCH2_OFFSET                   ( 0x134 )
#define MIPI_TX_HS_H_FRONTPORCH3_OFFSET                   ( 0x138 )
#define MIPI_TX_HS_LLP_HSYNC_WIDTH0_OFFSET                ( 0x13c )
#define MIPI_TX_HS_LLP_HSYNC_WIDTH1_OFFSET                ( 0x140 )
#define MIPI_TX_HS_LLP_HSYNC_WIDTH2_OFFSET                ( 0x144 )
#define MIPI_TX_HS_LLP_HSYNC_WIDTH3_OFFSET                ( 0x148 )
#define MIPI_TX_HS_LLP_H_BACKPORCH0_OFFSET                ( 0x14c )
#define MIPI_TX_HS_LLP_H_BACKPORCH1_OFFSET                ( 0x150 )
#define MIPI_TX_HS_LLP_H_BACKPORCH2_OFFSET                ( 0x154 )
#define MIPI_TX_HS_LLP_H_BACKPORCH3_OFFSET                ( 0x158 )
#define MIPI_TX_HS_LLP_H_FRONTPORCH0_OFFSET               ( 0x15c )
#define MIPI_TX_HS_LLP_H_FRONTPORCH1_OFFSET               ( 0x160 )
#define MIPI_TX_HS_LLP_H_FRONTPORCH2_OFFSET               ( 0x164 )
#define MIPI_TX_HS_LLP_H_FRONTPORCH3_OFFSET               ( 0x168 )
#define MIPI_TX_HS_V_BACKPORCHES0_OFFSET                  ( 0x16c )
#define MIPI_TX_HS_V_BACKPORCHES1_OFFSET                  ( 0x170 )
#define MIPI_TX_HS_V_FRONTPORCHES0_OFFSET                 ( 0x174 )
#define MIPI_TX_HS_V_FRONTPORCHES1_OFFSET                 ( 0x178 )
#define MIPI_TX_HS_V_ACTIVE0_OFFSET                       ( 0x17c )
#define MIPI_TX_HS_V_ACTIVE1_OFFSET                       ( 0x180 )
#define MIPI_TX_HS_H_ACTIVE0_OFFSET                       ( 0x184 )
#define MIPI_TX_HS_H_ACTIVE1_OFFSET                       ( 0x188 )
#define MIPI_TX_HS_H_ACTIVE2_OFFSET                       ( 0x18c )
#define MIPI_TX_HS_H_ACTIVE3_OFFSET                       ( 0x190 )
#define MIPI_TX_HS_MC_FIFO_CTRL_EN_OFFSET                 ( 0x194 )
#define MIPI_TX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET             ( 0x198 )
#define MIPI_TX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET             ( 0x19c )
#define MIPI_TX_HS_MC_FIFO_RTHRESH0_OFFSET                ( 0x1a0 )
#define MIPI_TX_HS_MC_FIFO_RTHRESH1_OFFSET                ( 0x1a4 )
#define MIPI_TX_HS_DMA_CFG_OFFSET                         ( 0x1a8 )
#define MIPI_TX_HS_DMA_START_ADR_CHAN0_OFFSET             ( 0x1ac )
#define MIPI_TX_HS_DMA_START_SHADOW_CHAN0_OFFSET          ( 0x1b0 )
#define MIPI_TX_HS_DMA_LEN_CHAN0_OFFSET                   ( 0x1b4 )
#define MIPI_TX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET            ( 0x1b8 )
#define MIPI_TX_HS_DMA_STATUS_CHAN0_OFFSET                ( 0x1bc )
#define MIPI_TX_HS_DMA_START_ADR_CHAN1_OFFSET             ( 0x1c0 )
#define MIPI_TX_HS_DMA_START_SHADOW_CHAN1_OFFSET          ( 0x1c4 )
#define MIPI_TX_HS_DMA_LEN_CHAN1_OFFSET                   ( 0x1c8 )
#define MIPI_TX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET            ( 0x1cc )
#define MIPI_TX_HS_DMA_STATUS_CHAN1_OFFSET                ( 0x1d0 )
#define MIPI_TX_HS_DMA_START_ADR_CHAN2_OFFSET             ( 0x1d4 )
#define MIPI_TX_HS_DMA_START_SHADOW_CHAN2_OFFSET          ( 0x1d8 )
#define MIPI_TX_HS_DMA_LEN_CHAN2_OFFSET                   ( 0x1dc )
#define MIPI_TX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET            ( 0x1e0 )
#define MIPI_TX_HS_DMA_STATUS_CHAN2_OFFSET                ( 0x1e4 )
#define MIPI_TX_HS_DMA_START_ADR_CHAN3_OFFSET             ( 0x1e8 )
#define MIPI_TX_HS_DMA_START_SHADOW_CHAN3_OFFSET          ( 0x1ec )
#define MIPI_TX_HS_DMA_LEN_CHAN3_OFFSET                   ( 0x1f0 )
#define MIPI_TX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET            ( 0x1f4 )
#define MIPI_TX_HS_DMA_STATUS_CHAN3_OFFSET                ( 0x1f8 )
#define MIPI_TX_HS_DMA_LINE_WIDTH0_OFFSET                 ( 0x1fc )
#define MIPI_TX_HS_DMA_LINE_WIDTH1_OFFSET                 ( 0x200 )
#define MIPI_TX_HS_DMA_LINE_WIDTH2_OFFSET                 ( 0x204 )
#define MIPI_TX_HS_DMA_LINE_WIDTH3_OFFSET                 ( 0x208 )
#define MIPI_TX_HS_DMA_V_STRIDE_CFG_OFFSET                ( 0x20c )
#define MIPI_TX_HS_DMA_V_STRIDE0_OFFSET                   ( 0x210 )
#define MIPI_TX_HS_DMA_V_STRIDE1_OFFSET                   ( 0x214 )
#define MIPI_TX_HS_DMA_V_STRIDE2_OFFSET                   ( 0x218 )
#define MIPI_TX_HS_DMA_V_STRIDE3_OFFSET                   ( 0x21c )
#define MIPI_TX_HS_DMA_H_STRIDE_OFFSET                    ( 0x220 )
#define MIPI_TX_HS_DMA_V_SCALE_CFG0_OFFSET                ( 0x224 )
#define MIPI_TX_HS_DMA_V_SCALE_CFG1_OFFSET                ( 0x228 )
#define MIPI_TX_HS_DMA_DEBUG_STATE_OFFSET                 ( 0x22c )
#define MIPI_TX_HS_TEST_PAT_CTRL_OFFSET                   ( 0x230 )
#define MIPI_TX_HS_TEST_PAT_COLOR_0_OFFSET                ( 0x234 )
#define MIPI_TX_HS_TEST_PAT_COLOR_1_OFFSET                ( 0x238 )
#define MIPI_TX_HS_DEBUG_OFFSET                           ( 0x23c )
#define MIPI_TX_HS_DMA_PAGE_ADR_CHAN0_OFFSET              ( 0x240 )
#define MIPI_TX_HS_DMA_PAGE_ADR_CHAN1_OFFSET              ( 0x244 )
#define MIPI_TX_HS_DMA_PAGE_ADR_CHAN2_OFFSET              ( 0x248 )
#define MIPI_TX_HS_DMA_PAGE_ADR_CHAN3_OFFSET              ( 0x24c )
#define MIPI_TX_HS_DMA_FIFO_FILL_LEVEL01_OFFSET           ( 0x250 )
#define MIPI_TX_HS_DMA_FIFO_FILL_LEVEL23_OFFSET           ( 0x254 )
#define APB_MIPI_BASE_ADR                                 ( (PBI_AP9_CONTROL_ADR + 0x00000) )
#define MIPI_CTRL_BOTTOM_ADR                              ( (APB_MIPI_BASE_ADR + 0x000) )
#define MIPI_CTRL_TOP_ADR                                 ( (APB_MIPI_BASE_ADR + 0x030) )
#define MIPI_CTRL_IRQ_STATUS0_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_CTRL_IRQ_STATUS0_OFFSET) )
#define MIPI_CTRL_IRQ_STATUS1_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_CTRL_IRQ_STATUS1_OFFSET) )
#define MIPI_CTRL_IRQ_ENABLE0_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_CTRL_IRQ_ENABLE0_OFFSET) )
#define MIPI_CTRL_IRQ_ENABLE1_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_CTRL_IRQ_ENABLE1_OFFSET) )
#define MIPI_CTRL_IRQ_CLEAR0_ADR                          ( (APB_MIPI_BASE_ADR + MIPI_CTRL_IRQ_CLEAR0_OFFSET) )
#define MIPI_CTRL_IRQ_CLEAR1_ADR                          ( (APB_MIPI_BASE_ADR + MIPI_CTRL_IRQ_CLEAR1_OFFSET) )
#define MIPI_CTRL_DIG_LOOPBACK_ADR                        ( (APB_MIPI_BASE_ADR + MIPI_CTRL_DIG_LOOPBACK_OFFSET) )
#define MIPI_CTRL_DEBUG_RAM_ACCESS_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_CTRL_DEBUG_RAM_ACCESS_OFFSET) )
#define MIPI_CTRL_DEBUG_RAM_DATA0_ADR                     ( (APB_MIPI_BASE_ADR + MIPI_CTRL_DEBUG_RAM_DATA0_OFFSET) )
#define MIPI_CTRL_DEBUG_RAM_DATA1_ADR                     ( (APB_MIPI_BASE_ADR + MIPI_CTRL_DEBUG_RAM_DATA1_OFFSET) )
#define MIPI_CTRL_DEBUG_RAM_DATA2_ADR                     ( (APB_MIPI_BASE_ADR + MIPI_CTRL_DEBUG_RAM_DATA2_OFFSET) )
#define MIPI_CTRL_DEBUG_RAM_DATA3_ADR                     ( (APB_MIPI_BASE_ADR + MIPI_CTRL_DEBUG_RAM_DATA3_OFFSET) )
#define MIPI_CTRL_RAM_CFG_ADR                             ( (APB_MIPI_BASE_ADR + MIPI_CTRL_RAM_CFG_OFFSET) )
#define MIPI_LP_BOTTOM_ADR                                ( (APB_MIPI_BASE_ADR + 0x034) )
#define MIPI_LP_TOP_ADR                                   ( (APB_MIPI_BASE_ADR + 0x0a8) )
#define MIPI_LP_TX_LPDT_DATA_ADR                          ( (APB_MIPI_BASE_ADR + MIPI_LP_TX_LPDT_DATA_OFFSET) )
#define MIPI_LP_TX_LPDT_REQ_ADR                           ( (APB_MIPI_BASE_ADR + MIPI_LP_TX_LPDT_REQ_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE0_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE0_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE1_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE1_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE2_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE2_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE3_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE3_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE4_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE4_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE5_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE5_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE6_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE6_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE7_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE7_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE8_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE8_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE9_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE9_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE10_ADR                   ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE10_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE11_ADR                   ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE11_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE12_ADR                   ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE12_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE13_ADR                   ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE13_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE14_ADR                   ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE14_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE15_ADR                   ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE15_OFFSET) )
#define MIPI_LP_TX_LP_TRIG_VAL_ADR                        ( (APB_MIPI_BASE_ADR + MIPI_LP_TX_LP_TRIG_VAL_OFFSET) )
#define MIPI_LP_TX_LP_TRIG_REQ_ADR                        ( (APB_MIPI_BASE_ADR + MIPI_LP_TX_LP_TRIG_REQ_OFFSET) )
#define MIPI_LP_RX_LP_TRIG_VAL0_ADR                       ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LP_TRIG_VAL0_OFFSET) )
#define MIPI_LP_RX_LP_TRIG_VAL1_ADR                       ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LP_TRIG_VAL1_OFFSET) )
#define MIPI_LP_TURN_REQ_ADR                              ( (APB_MIPI_BASE_ADR + MIPI_LP_TURN_REQ_OFFSET) )
#define MIPI_LP_ULPS_LANE_REQ_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_LP_ULPS_LANE_REQ_OFFSET) )
#define MIPI_LP_ULPS_LANE_EXIT_ADR                        ( (APB_MIPI_BASE_ADR + MIPI_LP_ULPS_LANE_EXIT_OFFSET) )
#define MIPI_LP_TX_ULPS_WKUP_CNT_ADR                      ( (APB_MIPI_BASE_ADR + MIPI_LP_TX_ULPS_WKUP_CNT_OFFSET) )
#define MIPI_LP_RX_TRIG_EVENT_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_TRIG_EVENT_OFFSET) )
#define MIPI_LP_RX_LP_DATA_EVENT_ADR                      ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LP_DATA_EVENT_OFFSET) )
#define MIPI_LP_RX_ULPS_EVENT_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_ULPS_EVENT_OFFSET) )
#define MIPI_LP_RX_ULPS_EXIT_EVENT_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_ULPS_EXIT_EVENT_OFFSET) )
#define MIPI_DPHY_BOTTOM_ADR                              ( (APB_MIPI_BASE_ADR + 0x100) )
#define MIPI_DPHY_TOP_ADR                                 ( (APB_MIPI_BASE_ADR + 0x190) )
#define MIPI_DPHY_ENABLE_ADR                              ( (APB_MIPI_BASE_ADR + MIPI_DPHY_ENABLE_OFFSET) )
#define MIPI_DPHY_INIT_CTRL0_ADR                          ( (APB_MIPI_BASE_ADR + MIPI_DPHY_INIT_CTRL0_OFFSET) )
#define MIPI_DPHY_INIT_CTRL1_ADR                          ( (APB_MIPI_BASE_ADR + MIPI_DPHY_INIT_CTRL1_OFFSET) )
#define MIPI_DPHY_INIT_CTRL2_ADR                          ( (APB_MIPI_BASE_ADR + MIPI_DPHY_INIT_CTRL2_OFFSET) )
#define MIPI_DPHY_PLL_OBS0_ADR                            ( (APB_MIPI_BASE_ADR + MIPI_DPHY_PLL_OBS0_OFFSET) )
#define MIPI_DPHY_PLL_OBS1_ADR                            ( (APB_MIPI_BASE_ADR + MIPI_DPHY_PLL_OBS1_OFFSET) )
#define MIPI_DPHY_PLL_OBS2_ADR                            ( (APB_MIPI_BASE_ADR + MIPI_DPHY_PLL_OBS2_OFFSET) )
#define MIPI_DPHY_FREQ_CTRL0_3_ADR                        ( (APB_MIPI_BASE_ADR + MIPI_DPHY_FREQ_CTRL0_3_OFFSET) )
#define MIPI_DPHY_FREQ_CTRL4_7_ADR                        ( (APB_MIPI_BASE_ADR + MIPI_DPHY_FREQ_CTRL4_7_OFFSET) )
#define MIPI_DPHY_FREQ_CTRL8_9_ADR                        ( (APB_MIPI_BASE_ADR + MIPI_DPHY_FREQ_CTRL8_9_OFFSET) )
#define MIPI_DPHY_FORCE_CTRL0_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_DPHY_FORCE_CTRL0_OFFSET) )
#define MIPI_DPHY_FORCE_CTRL1_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_DPHY_FORCE_CTRL1_OFFSET) )
#define MIPI_DPHY_TURN_CTRL_ADR                           ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TURN_CTRL_OFFSET) )
#define MIPI_DPHY_STAT0_3_ADR                             ( (APB_MIPI_BASE_ADR + MIPI_DPHY_STAT0_3_OFFSET) )
#define MIPI_DPHY_STAT4_7_ADR                             ( (APB_MIPI_BASE_ADR + MIPI_DPHY_STAT4_7_OFFSET) )
#define MIPI_DPHY_STAT8_9_ADR                             ( (APB_MIPI_BASE_ADR + MIPI_DPHY_STAT8_9_OFFSET) )
#define MIPI_DPHY_ERR_STAT0_1_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_DPHY_ERR_STAT0_1_OFFSET) )
#define MIPI_DPHY_ERR_STAT2_3_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_DPHY_ERR_STAT2_3_OFFSET) )
#define MIPI_DPHY_ERR_STAT4_5_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_DPHY_ERR_STAT4_5_OFFSET) )
#define MIPI_DPHY_ERR_STAT6_7_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_DPHY_ERR_STAT6_7_OFFSET) )
#define MIPI_DPHY_ERR_STAT8_9_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_DPHY_ERR_STAT8_9_OFFSET) )
#define MIPI_DPHY_TEST_CTRL0_ADR                          ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TEST_CTRL0_OFFSET) )
#define MIPI_DPHY_TEST_CTRL1_ADR                          ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TEST_CTRL1_OFFSET) )
#define MIPI_DPHY_TEST_DIN0_3_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TEST_DIN0_3_OFFSET) )
#define MIPI_DPHY_TEST_DIN4_7_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TEST_DIN4_7_OFFSET) )
#define MIPI_DPHY_TEST_DIN8_9_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TEST_DIN8_9_OFFSET) )
#define MIPI_DPHY_TEST_DOUT0_3_ADR                        ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TEST_DOUT0_3_OFFSET) )
#define MIPI_DPHY_TEST_DOUT4_7_ADR                        ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TEST_DOUT4_7_OFFSET) )
#define MIPI_DPHY_TEST_DOUT8_9_ADR                        ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TEST_DOUT8_9_OFFSET) )
#define MIPI_DPHY_RX_IO_CONT0_1_ADR                       ( (APB_MIPI_BASE_ADR + MIPI_DPHY_RX_IO_CONT0_1_OFFSET) )
#define MIPI_DPHY_RX_IO_CONT2_3_ADR                       ( (APB_MIPI_BASE_ADR + MIPI_DPHY_RX_IO_CONT2_3_OFFSET) )
#define MIPI_DPHY_RX_IO_CONT4_5_ADR                       ( (APB_MIPI_BASE_ADR + MIPI_DPHY_RX_IO_CONT4_5_OFFSET) )
#define MIPI_DPHY_TX_IO_CONT0_1_ADR                       ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TX_IO_CONT0_1_OFFSET) )
#define MIPI_DPHY_TX_IO_CONT2_3_ADR                       ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TX_IO_CONT2_3_OFFSET) )
#define MIPI_DPHY_PLL_LOCK_ADR                            ( (APB_MIPI_BASE_ADR + MIPI_DPHY_PLL_LOCK_OFFSET) )
#define MIPI_DPHY_CFG_CLK_EN_ADR                          ( (APB_MIPI_BASE_ADR + MIPI_DPHY_CFG_CLK_EN_OFFSET) )
#define MIPI_DPHY_BIST_ADR                                ( (APB_MIPI_BASE_ADR + MIPI_DPHY_BIST_OFFSET) )
#define APB_MIPI0_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x00400) )
#define MIPI0_RX_HS_BOTTOM_ADR                            ( (APB_MIPI0_HS_BASE_ADR + 0x000) )
#define MIPI0_RX_HS_TOP_ADR                               ( (APB_MIPI0_HS_BASE_ADR + 0x254) )
#define MIPI0_RX_HS_CTRL_ADR                              ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_CTRL_OFFSET) )
#define MIPI0_RX_HS_CHAN_CTRL_ADR                         ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_CHAN_CTRL_OFFSET) )
#define MIPI0_RX_HS_SYNC_CFG_ADR                          ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_SYNC_CFG_OFFSET) )
#define MIPI0_RX_HS_VC_FILTER_ADR                         ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_VC_FILTER_OFFSET) )
#define MIPI0_RX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI0_RX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI0_RX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI0_RX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_IRQ_STATUS_OFFSET) )
#define MIPI0_RX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI0_RX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI0_RX_HS_PH_ADR                                ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI0_RX_HS_LINE_SYNC_ERR_CNT_ADR                 ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_FRM_SYNC_ERR_CNT_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_FRM_DATA_ERR_CNT_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_CRC_ERR_CNT_ADR                       ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_FIFO_FULL_ERR_CNT_ADR                 ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_ECC_WRN_CNT_ADR                       ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI0_RX_HS_ECC_ERR_CNT_ADR                       ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_EID_ERR_CNT_ADR                       ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_DT_FILTER_0_ADR                       ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_0_OFFSET) )
#define MIPI0_RX_HS_DT_FILTER_1_ADR                       ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_1_OFFSET) )
#define MIPI0_RX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI0_RX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI0_RX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI0_RX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI0_RX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI0_RX_HS_DMA_CFG_ADR                           ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_CFG_OFFSET) )
#define MIPI0_RX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI0_RX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI0_RX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI0_RX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI0_RX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI0_RX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI0_RX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI0_RX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI0_RX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI0_RX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI0_RX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI0_RX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI0_RX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI0_RX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI0_RX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI0_RX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI0_RX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI0_RX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI0_RX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI0_RX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI0_RX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI0_RX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI0_RX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI0_RX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI0_RX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI0_RX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI0_RX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI0_RX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI0_RX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI0_RX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI0_RX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI0_RX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI0_RX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI0_RX_HS_SIPP_FRAME_DIMS_ADR                   ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_SIPP_FRAME_DIMS_OFFSET) )
#define MIPI0_RX_HS_WINDOW_V_ADR                          ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_WINDOW_V_OFFSET) )
#define MIPI0_RX_HS_WINDOW_H_ADR                          ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_WINDOW_H_OFFSET) )
#define MIPI0_RX_HS_WINDOW_EN_ADR                         ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_WINDOW_EN_OFFSET) )
#define MIPI0_RX_HS_DMA_PAGE_ADR_CHAN0_ADR                ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN0_OFFSET) )
#define MIPI0_RX_HS_DMA_PAGE_ADR_CHAN1_ADR                ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN1_OFFSET) )
#define MIPI0_RX_HS_DMA_PAGE_ADR_CHAN2_ADR                ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN2_OFFSET) )
#define MIPI0_RX_HS_DMA_PAGE_ADR_CHAN3_ADR                ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN3_OFFSET) )
#define MIPI0_RX_HS_DMA_FIFO_FILL_LEVEL01_ADR             ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_FIFO_FILL_LEVEL01_OFFSET) )
#define MIPI0_RX_HS_DMA_FIFO_FILL_LEVEL23_ADR             ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_FIFO_FILL_LEVEL23_OFFSET) )
#define APB_MIPI1_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x00800) )
#define MIPI1_RX_HS_BOTTOM_ADR                            ( (APB_MIPI1_HS_BASE_ADR + 0x000) )
#define MIPI1_RX_HS_TOP_ADR                               ( (APB_MIPI1_HS_BASE_ADR + 0x254) )
#define MIPI1_RX_HS_CTRL_ADR                              ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_CTRL_OFFSET) )
#define MIPI1_RX_HS_CHAN_CTRL_ADR                         ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_CHAN_CTRL_OFFSET) )
#define MIPI1_RX_HS_SYNC_CFG_ADR                          ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_SYNC_CFG_OFFSET) )
#define MIPI1_RX_HS_VC_FILTER_ADR                         ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_VC_FILTER_OFFSET) )
#define MIPI1_RX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI1_RX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI1_RX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI1_RX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_IRQ_STATUS_OFFSET) )
#define MIPI1_RX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI1_RX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI1_RX_HS_PH_ADR                                ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI1_RX_HS_LINE_SYNC_ERR_CNT_ADR                 ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_FRM_SYNC_ERR_CNT_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_FRM_DATA_ERR_CNT_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_CRC_ERR_CNT_ADR                       ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_FIFO_FULL_ERR_CNT_ADR                 ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_ECC_WRN_CNT_ADR                       ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI1_RX_HS_ECC_ERR_CNT_ADR                       ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_EID_ERR_CNT_ADR                       ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_DT_FILTER_0_ADR                       ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_0_OFFSET) )
#define MIPI1_RX_HS_DT_FILTER_1_ADR                       ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_1_OFFSET) )
#define MIPI1_RX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI1_RX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI1_RX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI1_RX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI1_RX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI1_RX_HS_DMA_CFG_ADR                           ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_CFG_OFFSET) )
#define MIPI1_RX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI1_RX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI1_RX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI1_RX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI1_RX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI1_RX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI1_RX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI1_RX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI1_RX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI1_RX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI1_RX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI1_RX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI1_RX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI1_RX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI1_RX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI1_RX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI1_RX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI1_RX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI1_RX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI1_RX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI1_RX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI1_RX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI1_RX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI1_RX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI1_RX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI1_RX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI1_RX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI1_RX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI1_RX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI1_RX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI1_RX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI1_RX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI1_RX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI1_RX_HS_SIPP_FRAME_DIMS_ADR                   ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_SIPP_FRAME_DIMS_OFFSET) )
#define MIPI1_RX_HS_WINDOW_V_ADR                          ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_WINDOW_V_OFFSET) )
#define MIPI1_RX_HS_WINDOW_H_ADR                          ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_WINDOW_H_OFFSET) )
#define MIPI1_RX_HS_WINDOW_EN_ADR                         ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_WINDOW_EN_OFFSET) )
#define MIPI1_RX_HS_DMA_PAGE_ADR_CHAN0_ADR                ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN0_OFFSET) )
#define MIPI1_RX_HS_DMA_PAGE_ADR_CHAN1_ADR                ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN1_OFFSET) )
#define MIPI1_RX_HS_DMA_PAGE_ADR_CHAN2_ADR                ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN2_OFFSET) )
#define MIPI1_RX_HS_DMA_PAGE_ADR_CHAN3_ADR                ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN3_OFFSET) )
#define MIPI1_RX_HS_DMA_FIFO_FILL_LEVEL01_ADR             ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_FIFO_FILL_LEVEL01_OFFSET) )
#define MIPI1_RX_HS_DMA_FIFO_FILL_LEVEL23_ADR             ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_FIFO_FILL_LEVEL23_OFFSET) )
#define APB_MIPI2_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x00c00) )
#define MIPI2_RX_HS_BOTTOM_ADR                            ( (APB_MIPI2_HS_BASE_ADR + 0x000) )
#define MIPI2_RX_HS_TOP_ADR                               ( (APB_MIPI2_HS_BASE_ADR + 0x254) )
#define MIPI2_RX_HS_CTRL_ADR                              ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_CTRL_OFFSET) )
#define MIPI2_RX_HS_CHAN_CTRL_ADR                         ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_CHAN_CTRL_OFFSET) )
#define MIPI2_RX_HS_SYNC_CFG_ADR                          ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_SYNC_CFG_OFFSET) )
#define MIPI2_RX_HS_VC_FILTER_ADR                         ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_VC_FILTER_OFFSET) )
#define MIPI2_RX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI2_RX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI2_RX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI2_RX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_IRQ_STATUS_OFFSET) )
#define MIPI2_RX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI2_RX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI2_RX_HS_PH_ADR                                ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI2_RX_HS_LINE_SYNC_ERR_CNT_ADR                 ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_FRM_SYNC_ERR_CNT_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_FRM_DATA_ERR_CNT_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_CRC_ERR_CNT_ADR                       ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_FIFO_FULL_ERR_CNT_ADR                 ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_ECC_WRN_CNT_ADR                       ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI2_RX_HS_ECC_ERR_CNT_ADR                       ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_EID_ERR_CNT_ADR                       ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_DT_FILTER_0_ADR                       ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_0_OFFSET) )
#define MIPI2_RX_HS_DT_FILTER_1_ADR                       ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_1_OFFSET) )
#define MIPI2_RX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI2_RX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI2_RX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI2_RX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI2_RX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI2_RX_HS_DMA_CFG_ADR                           ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_CFG_OFFSET) )
#define MIPI2_RX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI2_RX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI2_RX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI2_RX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI2_RX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI2_RX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI2_RX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI2_RX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI2_RX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI2_RX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI2_RX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI2_RX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI2_RX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI2_RX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI2_RX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI2_RX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI2_RX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI2_RX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI2_RX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI2_RX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI2_RX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI2_RX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI2_RX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI2_RX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI2_RX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI2_RX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI2_RX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI2_RX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI2_RX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI2_RX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI2_RX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI2_RX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI2_RX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI2_RX_HS_SIPP_FRAME_DIMS_ADR                   ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_SIPP_FRAME_DIMS_OFFSET) )
#define MIPI2_RX_HS_WINDOW_V_ADR                          ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_WINDOW_V_OFFSET) )
#define MIPI2_RX_HS_WINDOW_H_ADR                          ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_WINDOW_H_OFFSET) )
#define MIPI2_RX_HS_WINDOW_EN_ADR                         ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_WINDOW_EN_OFFSET) )
#define MIPI2_RX_HS_DMA_PAGE_ADR_CHAN0_ADR                ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN0_OFFSET) )
#define MIPI2_RX_HS_DMA_PAGE_ADR_CHAN1_ADR                ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN1_OFFSET) )
#define MIPI2_RX_HS_DMA_PAGE_ADR_CHAN2_ADR                ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN2_OFFSET) )
#define MIPI2_RX_HS_DMA_PAGE_ADR_CHAN3_ADR                ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN3_OFFSET) )
#define MIPI2_RX_HS_DMA_FIFO_FILL_LEVEL01_ADR             ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_FIFO_FILL_LEVEL01_OFFSET) )
#define MIPI2_RX_HS_DMA_FIFO_FILL_LEVEL23_ADR             ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_FIFO_FILL_LEVEL23_OFFSET) )
#define APB_MIPI3_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x01000) )
#define MIPI3_RX_HS_BOTTOM_ADR                            ( (APB_MIPI3_HS_BASE_ADR + 0x000) )
#define MIPI3_RX_HS_TOP_ADR                               ( (APB_MIPI3_HS_BASE_ADR + 0x254) )
#define MIPI3_RX_HS_CTRL_ADR                              ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_CTRL_OFFSET) )
#define MIPI3_RX_HS_CHAN_CTRL_ADR                         ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_CHAN_CTRL_OFFSET) )
#define MIPI3_RX_HS_SYNC_CFG_ADR                          ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_SYNC_CFG_OFFSET) )
#define MIPI3_RX_HS_VC_FILTER_ADR                         ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_VC_FILTER_OFFSET) )
#define MIPI3_RX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI3_RX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI3_RX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI3_RX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_IRQ_STATUS_OFFSET) )
#define MIPI3_RX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI3_RX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI3_RX_HS_PH_ADR                                ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI3_RX_HS_LINE_SYNC_ERR_CNT_ADR                 ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_FRM_SYNC_ERR_CNT_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_FRM_DATA_ERR_CNT_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_CRC_ERR_CNT_ADR                       ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_FIFO_FULL_ERR_CNT_ADR                 ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_ECC_WRN_CNT_ADR                       ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI3_RX_HS_ECC_ERR_CNT_ADR                       ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_EID_ERR_CNT_ADR                       ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_DT_FILTER_0_ADR                       ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_0_OFFSET) )
#define MIPI3_RX_HS_DT_FILTER_1_ADR                       ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_1_OFFSET) )
#define MIPI3_RX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI3_RX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI3_RX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI3_RX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI3_RX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI3_RX_HS_DMA_CFG_ADR                           ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_CFG_OFFSET) )
#define MIPI3_RX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI3_RX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI3_RX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI3_RX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI3_RX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI3_RX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI3_RX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI3_RX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI3_RX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI3_RX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI3_RX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI3_RX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI3_RX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI3_RX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI3_RX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI3_RX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI3_RX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI3_RX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI3_RX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI3_RX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI3_RX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI3_RX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI3_RX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI3_RX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI3_RX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI3_RX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI3_RX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI3_RX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI3_RX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI3_RX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI3_RX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI3_RX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI3_RX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI3_RX_HS_SIPP_FRAME_DIMS_ADR                   ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_SIPP_FRAME_DIMS_OFFSET) )
#define MIPI3_RX_HS_WINDOW_V_ADR                          ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_WINDOW_V_OFFSET) )
#define MIPI3_RX_HS_WINDOW_H_ADR                          ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_WINDOW_H_OFFSET) )
#define MIPI3_RX_HS_WINDOW_EN_ADR                         ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_WINDOW_EN_OFFSET) )
#define MIPI3_RX_HS_DMA_PAGE_ADR_CHAN0_ADR                ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN0_OFFSET) )
#define MIPI3_RX_HS_DMA_PAGE_ADR_CHAN1_ADR                ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN1_OFFSET) )
#define MIPI3_RX_HS_DMA_PAGE_ADR_CHAN2_ADR                ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN2_OFFSET) )
#define MIPI3_RX_HS_DMA_PAGE_ADR_CHAN3_ADR                ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN3_OFFSET) )
#define MIPI3_RX_HS_DMA_FIFO_FILL_LEVEL01_ADR             ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_FIFO_FILL_LEVEL01_OFFSET) )
#define MIPI3_RX_HS_DMA_FIFO_FILL_LEVEL23_ADR             ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_FIFO_FILL_LEVEL23_OFFSET) )
#define APB_MIPI4_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x01400) )
#define MIPI4_RX_HS_BOTTOM_ADR                            ( (APB_MIPI4_HS_BASE_ADR + 0x000) )
#define MIPI4_RX_HS_TOP_ADR                               ( (APB_MIPI4_HS_BASE_ADR + 0x254) )
#define MIPI4_RX_HS_CTRL_ADR                              ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_CTRL_OFFSET) )
#define MIPI4_RX_HS_CHAN_CTRL_ADR                         ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_CHAN_CTRL_OFFSET) )
#define MIPI4_RX_HS_SYNC_CFG_ADR                          ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_SYNC_CFG_OFFSET) )
#define MIPI4_RX_HS_VC_FILTER_ADR                         ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_VC_FILTER_OFFSET) )
#define MIPI4_RX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI4_RX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI4_RX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI4_RX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_IRQ_STATUS_OFFSET) )
#define MIPI4_RX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI4_RX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI4_RX_HS_PH_ADR                                ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI4_RX_HS_LINE_SYNC_ERR_CNT_ADR                 ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_FRM_SYNC_ERR_CNT_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_FRM_DATA_ERR_CNT_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_CRC_ERR_CNT_ADR                       ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_FIFO_FULL_ERR_CNT_ADR                 ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_ECC_WRN_CNT_ADR                       ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI4_RX_HS_ECC_ERR_CNT_ADR                       ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_EID_ERR_CNT_ADR                       ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_DT_FILTER_0_ADR                       ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_0_OFFSET) )
#define MIPI4_RX_HS_DT_FILTER_1_ADR                       ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_1_OFFSET) )
#define MIPI4_RX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI4_RX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI4_RX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI4_RX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI4_RX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI4_RX_HS_DMA_CFG_ADR                           ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_CFG_OFFSET) )
#define MIPI4_RX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI4_RX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI4_RX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI4_RX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI4_RX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI4_RX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI4_RX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI4_RX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI4_RX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI4_RX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI4_RX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI4_RX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI4_RX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI4_RX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI4_RX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI4_RX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI4_RX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI4_RX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI4_RX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI4_RX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI4_RX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI4_RX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI4_RX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI4_RX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI4_RX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI4_RX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI4_RX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI4_RX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI4_RX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI4_RX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI4_RX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI4_RX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI4_RX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI4_RX_HS_SIPP_FRAME_DIMS_ADR                   ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_SIPP_FRAME_DIMS_OFFSET) )
#define MIPI4_RX_HS_WINDOW_V_ADR                          ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_WINDOW_V_OFFSET) )
#define MIPI4_RX_HS_WINDOW_H_ADR                          ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_WINDOW_H_OFFSET) )
#define MIPI4_RX_HS_WINDOW_EN_ADR                         ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_WINDOW_EN_OFFSET) )
#define MIPI4_RX_HS_DMA_PAGE_ADR_CHAN0_ADR                ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN0_OFFSET) )
#define MIPI4_RX_HS_DMA_PAGE_ADR_CHAN1_ADR                ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN1_OFFSET) )
#define MIPI4_RX_HS_DMA_PAGE_ADR_CHAN2_ADR                ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN2_OFFSET) )
#define MIPI4_RX_HS_DMA_PAGE_ADR_CHAN3_ADR                ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN3_OFFSET) )
#define MIPI4_RX_HS_DMA_FIFO_FILL_LEVEL01_ADR             ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_FIFO_FILL_LEVEL01_OFFSET) )
#define MIPI4_RX_HS_DMA_FIFO_FILL_LEVEL23_ADR             ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_FIFO_FILL_LEVEL23_OFFSET) )
#define APB_MIPI5_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x01800) )
#define MIPI5_RX_HS_BOTTOM_ADR                            ( (APB_MIPI5_HS_BASE_ADR + 0x000) )
#define MIPI5_RX_HS_TOP_ADR                               ( (APB_MIPI5_HS_BASE_ADR + 0x254) )
#define MIPI5_RX_HS_CTRL_ADR                              ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_CTRL_OFFSET) )
#define MIPI5_RX_HS_CHAN_CTRL_ADR                         ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_CHAN_CTRL_OFFSET) )
#define MIPI5_RX_HS_SYNC_CFG_ADR                          ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_SYNC_CFG_OFFSET) )
#define MIPI5_RX_HS_VC_FILTER_ADR                         ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_VC_FILTER_OFFSET) )
#define MIPI5_RX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI5_RX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI5_RX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI5_RX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_IRQ_STATUS_OFFSET) )
#define MIPI5_RX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI5_RX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI5_RX_HS_PH_ADR                                ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI5_RX_HS_LINE_SYNC_ERR_CNT_ADR                 ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_FRM_SYNC_ERR_CNT_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_FRM_DATA_ERR_CNT_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_CRC_ERR_CNT_ADR                       ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_FIFO_FULL_ERR_CNT_ADR                 ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_ECC_WRN_CNT_ADR                       ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI5_RX_HS_ECC_ERR_CNT_ADR                       ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_EID_ERR_CNT_ADR                       ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_DT_FILTER_0_ADR                       ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_0_OFFSET) )
#define MIPI5_RX_HS_DT_FILTER_1_ADR                       ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_1_OFFSET) )
#define MIPI5_RX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI5_RX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI5_RX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI5_RX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI5_RX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI5_RX_HS_DMA_CFG_ADR                           ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_CFG_OFFSET) )
#define MIPI5_RX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI5_RX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI5_RX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI5_RX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI5_RX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI5_RX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI5_RX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI5_RX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI5_RX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI5_RX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI5_RX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI5_RX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI5_RX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI5_RX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI5_RX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI5_RX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI5_RX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI5_RX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI5_RX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI5_RX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI5_RX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI5_RX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI5_RX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI5_RX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI5_RX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI5_RX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI5_RX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI5_RX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI5_RX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI5_RX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI5_RX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI5_RX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI5_RX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI5_RX_HS_SIPP_FRAME_DIMS_ADR                   ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_SIPP_FRAME_DIMS_OFFSET) )
#define MIPI5_RX_HS_WINDOW_V_ADR                          ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_WINDOW_V_OFFSET) )
#define MIPI5_RX_HS_WINDOW_H_ADR                          ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_WINDOW_H_OFFSET) )
#define MIPI5_RX_HS_WINDOW_EN_ADR                         ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_WINDOW_EN_OFFSET) )
#define MIPI5_RX_HS_DMA_PAGE_ADR_CHAN0_ADR                ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN0_OFFSET) )
#define MIPI5_RX_HS_DMA_PAGE_ADR_CHAN1_ADR                ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN1_OFFSET) )
#define MIPI5_RX_HS_DMA_PAGE_ADR_CHAN2_ADR                ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN2_OFFSET) )
#define MIPI5_RX_HS_DMA_PAGE_ADR_CHAN3_ADR                ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_PAGE_ADR_CHAN3_OFFSET) )
#define MIPI5_RX_HS_DMA_FIFO_FILL_LEVEL01_ADR             ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_FIFO_FILL_LEVEL01_OFFSET) )
#define MIPI5_RX_HS_DMA_FIFO_FILL_LEVEL23_ADR             ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_FIFO_FILL_LEVEL23_OFFSET) )
#define APB_MIPI6_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x01c00) )
#define MIPI6_TX_HS_BOTTOM_ADR                            ( (APB_MIPI6_HS_BASE_ADR + 0x000) )
#define MIPI6_TX_HS_TOP_ADR                               ( (APB_MIPI6_HS_BASE_ADR + 0x254) )
#define MIPI6_TX_HS_CTRL_ADR                              ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_CTRL_OFFSET) )
#define MIPI6_TX_HS_SYNC_CFG_ADR                          ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_SYNC_CFG_OFFSET) )
#define MIPI6_TX_HS_START_TRIGGER_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_START_TRIGGER_OFFSET) )
#define MIPI6_TX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI6_TX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI6_TX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI6_TX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_IRQ_STATUS_OFFSET) )
#define MIPI6_TX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI6_TX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI6_TX_HS_LLP_FIFO_EMPTY_ERR_CNT_ADR            ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_LLP_FIFO_EMPTY_ERR_CNT_OFFSET) )
#define MIPI6_TX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI6_TX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI6_TX_HS_REQUEST_QUEUE_CNT_ADR                 ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_REQUEST_QUEUE_CNT_OFFSET) )
#define MIPI6_TX_HS_SP_DATA_ADR                           ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_SP_DATA_OFFSET) )
#define MIPI6_TX_HS_SP_REQ_ADR                            ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_SP_REQ_OFFSET) )
#define MIPI6_TX_HS_FG0_SECT0_PH_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT0_PH_OFFSET) )
#define MIPI6_TX_HS_FG0_SECT0_LINE_CFG_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT0_LINE_CFG_OFFSET) )
#define MIPI6_TX_HS_FG0_SECT1_PH_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT1_PH_OFFSET) )
#define MIPI6_TX_HS_FG0_SECT1_LINE_CFG_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT1_LINE_CFG_OFFSET) )
#define MIPI6_TX_HS_FG0_SECT2_PH_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT2_PH_OFFSET) )
#define MIPI6_TX_HS_FG0_SECT2_LINE_CFG_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT2_LINE_CFG_OFFSET) )
#define MIPI6_TX_HS_FG0_SECT3_PH_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT3_PH_OFFSET) )
#define MIPI6_TX_HS_FG0_SECT3_LINE_CFG_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT3_LINE_CFG_OFFSET) )
#define MIPI6_TX_HS_FG0_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI6_TX_HS_FG0_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI6_TX_HS_FG0_NUM_LINES_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG0_NUM_LINES_OFFSET) )
#define MIPI6_TX_HS_FG1_SECT0_PH_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT0_PH_OFFSET) )
#define MIPI6_TX_HS_FG1_SECT0_LINE_CFG_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT0_LINE_CFG_OFFSET) )
#define MIPI6_TX_HS_FG1_SECT1_PH_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT1_PH_OFFSET) )
#define MIPI6_TX_HS_FG1_SECT1_LINE_CFG_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT1_LINE_CFG_OFFSET) )
#define MIPI6_TX_HS_FG1_SECT2_PH_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT2_PH_OFFSET) )
#define MIPI6_TX_HS_FG1_SECT2_LINE_CFG_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT2_LINE_CFG_OFFSET) )
#define MIPI6_TX_HS_FG1_SECT3_PH_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT3_PH_OFFSET) )
#define MIPI6_TX_HS_FG1_SECT3_LINE_CFG_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT3_LINE_CFG_OFFSET) )
#define MIPI6_TX_HS_FG1_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI6_TX_HS_FG1_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI6_TX_HS_FG1_NUM_LINES_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG1_NUM_LINES_OFFSET) )
#define MIPI6_TX_HS_FG2_SECT0_PH_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT0_PH_OFFSET) )
#define MIPI6_TX_HS_FG2_SECT0_LINE_CFG_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT0_LINE_CFG_OFFSET) )
#define MIPI6_TX_HS_FG2_SECT1_PH_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT1_PH_OFFSET) )
#define MIPI6_TX_HS_FG2_SECT1_LINE_CFG_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT1_LINE_CFG_OFFSET) )
#define MIPI6_TX_HS_FG2_SECT2_PH_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT2_PH_OFFSET) )
#define MIPI6_TX_HS_FG2_SECT2_LINE_CFG_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT2_LINE_CFG_OFFSET) )
#define MIPI6_TX_HS_FG2_SECT3_PH_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT3_PH_OFFSET) )
#define MIPI6_TX_HS_FG2_SECT3_LINE_CFG_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT3_LINE_CFG_OFFSET) )
#define MIPI6_TX_HS_FG2_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI6_TX_HS_FG2_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI6_TX_HS_FG2_NUM_LINES_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG2_NUM_LINES_OFFSET) )
#define MIPI6_TX_HS_FG3_SECT0_PH_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT0_PH_OFFSET) )
#define MIPI6_TX_HS_FG3_SECT0_LINE_CFG_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT0_LINE_CFG_OFFSET) )
#define MIPI6_TX_HS_FG3_SECT1_PH_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT1_PH_OFFSET) )
#define MIPI6_TX_HS_FG3_SECT1_LINE_CFG_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT1_LINE_CFG_OFFSET) )
#define MIPI6_TX_HS_FG3_SECT2_PH_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT2_PH_OFFSET) )
#define MIPI6_TX_HS_FG3_SECT2_LINE_CFG_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT2_LINE_CFG_OFFSET) )
#define MIPI6_TX_HS_FG3_SECT3_PH_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT3_PH_OFFSET) )
#define MIPI6_TX_HS_FG3_SECT3_LINE_CFG_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT3_LINE_CFG_OFFSET) )
#define MIPI6_TX_HS_FG3_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI6_TX_HS_FG3_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI6_TX_HS_FG3_NUM_LINES_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_FG3_NUM_LINES_OFFSET) )
#define MIPI6_TX_HS_DCS_PH_ADR                            ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DCS_PH_OFFSET) )
#define MIPI6_TX_HS_DCS_DATA0_ADR                         ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA0_OFFSET) )
#define MIPI6_TX_HS_DCS_DATA1_ADR                         ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA1_OFFSET) )
#define MIPI6_TX_HS_DCS_DATA2_ADR                         ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA2_OFFSET) )
#define MIPI6_TX_HS_DCS_REQ_ADR                           ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DCS_REQ_OFFSET) )
#define MIPI6_TX_HS_VSYNC_WIDTHS0_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_VSYNC_WIDTHS0_OFFSET) )
#define MIPI6_TX_HS_VSYNC_WIDTHS1_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_VSYNC_WIDTHS1_OFFSET) )
#define MIPI6_TX_HS_HSYNC_WIDTH0_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH0_OFFSET) )
#define MIPI6_TX_HS_HSYNC_WIDTH1_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH1_OFFSET) )
#define MIPI6_TX_HS_HSYNC_WIDTH2_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH2_OFFSET) )
#define MIPI6_TX_HS_HSYNC_WIDTH3_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH3_OFFSET) )
#define MIPI6_TX_HS_H_BACKPORCH0_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH0_OFFSET) )
#define MIPI6_TX_HS_H_BACKPORCH1_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH1_OFFSET) )
#define MIPI6_TX_HS_H_BACKPORCH2_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH2_OFFSET) )
#define MIPI6_TX_HS_H_BACKPORCH3_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH3_OFFSET) )
#define MIPI6_TX_HS_H_FRONTPORCH0_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH0_OFFSET) )
#define MIPI6_TX_HS_H_FRONTPORCH1_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH1_OFFSET) )
#define MIPI6_TX_HS_H_FRONTPORCH2_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH2_OFFSET) )
#define MIPI6_TX_HS_H_FRONTPORCH3_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH3_OFFSET) )
#define MIPI6_TX_HS_LLP_HSYNC_WIDTH0_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH0_OFFSET) )
#define MIPI6_TX_HS_LLP_HSYNC_WIDTH1_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH1_OFFSET) )
#define MIPI6_TX_HS_LLP_HSYNC_WIDTH2_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH2_OFFSET) )
#define MIPI6_TX_HS_LLP_HSYNC_WIDTH3_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH3_OFFSET) )
#define MIPI6_TX_HS_LLP_H_BACKPORCH0_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH0_OFFSET) )
#define MIPI6_TX_HS_LLP_H_BACKPORCH1_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH1_OFFSET) )
#define MIPI6_TX_HS_LLP_H_BACKPORCH2_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH2_OFFSET) )
#define MIPI6_TX_HS_LLP_H_BACKPORCH3_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH3_OFFSET) )
#define MIPI6_TX_HS_LLP_H_FRONTPORCH0_ADR                 ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH0_OFFSET) )
#define MIPI6_TX_HS_LLP_H_FRONTPORCH1_ADR                 ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH1_OFFSET) )
#define MIPI6_TX_HS_LLP_H_FRONTPORCH2_ADR                 ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH2_OFFSET) )
#define MIPI6_TX_HS_LLP_H_FRONTPORCH3_ADR                 ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH3_OFFSET) )
#define MIPI6_TX_HS_V_BACKPORCHES0_ADR                    ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_V_BACKPORCHES0_OFFSET) )
#define MIPI6_TX_HS_V_BACKPORCHES1_ADR                    ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_V_BACKPORCHES1_OFFSET) )
#define MIPI6_TX_HS_V_FRONTPORCHES0_ADR                   ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_V_FRONTPORCHES0_OFFSET) )
#define MIPI6_TX_HS_V_FRONTPORCHES1_ADR                   ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_V_FRONTPORCHES1_OFFSET) )
#define MIPI6_TX_HS_V_ACTIVE0_ADR                         ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_V_ACTIVE0_OFFSET) )
#define MIPI6_TX_HS_V_ACTIVE1_ADR                         ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_V_ACTIVE1_OFFSET) )
#define MIPI6_TX_HS_H_ACTIVE0_ADR                         ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE0_OFFSET) )
#define MIPI6_TX_HS_H_ACTIVE1_ADR                         ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE1_OFFSET) )
#define MIPI6_TX_HS_H_ACTIVE2_ADR                         ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE2_OFFSET) )
#define MIPI6_TX_HS_H_ACTIVE3_ADR                         ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE3_OFFSET) )
#define MIPI6_TX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI6_TX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI6_TX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI6_TX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI6_TX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI6_TX_HS_DMA_CFG_ADR                           ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_CFG_OFFSET) )
#define MIPI6_TX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI6_TX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI6_TX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI6_TX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI6_TX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI6_TX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI6_TX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI6_TX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI6_TX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI6_TX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI6_TX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI6_TX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI6_TX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI6_TX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI6_TX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI6_TX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI6_TX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI6_TX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI6_TX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI6_TX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI6_TX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI6_TX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI6_TX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI6_TX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI6_TX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI6_TX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI6_TX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI6_TX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI6_TX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI6_TX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI6_TX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI6_TX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI6_TX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI6_TX_HS_TEST_PAT_CTRL_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_CTRL_OFFSET) )
#define MIPI6_TX_HS_TEST_PAT_COLOR_0_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_COLOR_0_OFFSET) )
#define MIPI6_TX_HS_TEST_PAT_COLOR_1_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_COLOR_1_OFFSET) )
#define MIPI6_TX_HS_DEBUG_ADR                             ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DEBUG_OFFSET) )
#define MIPI6_TX_HS_DMA_PAGE_ADR_CHAN0_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_PAGE_ADR_CHAN0_OFFSET) )
#define MIPI6_TX_HS_DMA_PAGE_ADR_CHAN1_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_PAGE_ADR_CHAN1_OFFSET) )
#define MIPI6_TX_HS_DMA_PAGE_ADR_CHAN2_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_PAGE_ADR_CHAN2_OFFSET) )
#define MIPI6_TX_HS_DMA_PAGE_ADR_CHAN3_ADR                ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_PAGE_ADR_CHAN3_OFFSET) )
#define MIPI6_TX_HS_DMA_FIFO_FILL_LEVEL01_ADR             ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_FIFO_FILL_LEVEL01_OFFSET) )
#define MIPI6_TX_HS_DMA_FIFO_FILL_LEVEL23_ADR             ( (APB_MIPI6_HS_BASE_ADR + MIPI_TX_HS_DMA_FIFO_FILL_LEVEL23_OFFSET) )
#define APB_MIPI7_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x02000) )
#define MIPI7_TX_HS_BOTTOM_ADR                            ( (APB_MIPI7_HS_BASE_ADR + 0x000) )
#define MIPI7_TX_HS_TOP_ADR                               ( (APB_MIPI7_HS_BASE_ADR + 0x254) )
#define MIPI7_TX_HS_CTRL_ADR                              ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_CTRL_OFFSET) )
#define MIPI7_TX_HS_SYNC_CFG_ADR                          ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_SYNC_CFG_OFFSET) )
#define MIPI7_TX_HS_START_TRIGGER_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_START_TRIGGER_OFFSET) )
#define MIPI7_TX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI7_TX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI7_TX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI7_TX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_IRQ_STATUS_OFFSET) )
#define MIPI7_TX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI7_TX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI7_TX_HS_LLP_FIFO_EMPTY_ERR_CNT_ADR            ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_LLP_FIFO_EMPTY_ERR_CNT_OFFSET) )
#define MIPI7_TX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI7_TX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI7_TX_HS_REQUEST_QUEUE_CNT_ADR                 ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_REQUEST_QUEUE_CNT_OFFSET) )
#define MIPI7_TX_HS_SP_DATA_ADR                           ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_SP_DATA_OFFSET) )
#define MIPI7_TX_HS_SP_REQ_ADR                            ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_SP_REQ_OFFSET) )
#define MIPI7_TX_HS_FG0_SECT0_PH_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT0_PH_OFFSET) )
#define MIPI7_TX_HS_FG0_SECT0_LINE_CFG_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT0_LINE_CFG_OFFSET) )
#define MIPI7_TX_HS_FG0_SECT1_PH_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT1_PH_OFFSET) )
#define MIPI7_TX_HS_FG0_SECT1_LINE_CFG_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT1_LINE_CFG_OFFSET) )
#define MIPI7_TX_HS_FG0_SECT2_PH_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT2_PH_OFFSET) )
#define MIPI7_TX_HS_FG0_SECT2_LINE_CFG_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT2_LINE_CFG_OFFSET) )
#define MIPI7_TX_HS_FG0_SECT3_PH_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT3_PH_OFFSET) )
#define MIPI7_TX_HS_FG0_SECT3_LINE_CFG_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT3_LINE_CFG_OFFSET) )
#define MIPI7_TX_HS_FG0_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI7_TX_HS_FG0_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI7_TX_HS_FG0_NUM_LINES_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG0_NUM_LINES_OFFSET) )
#define MIPI7_TX_HS_FG1_SECT0_PH_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT0_PH_OFFSET) )
#define MIPI7_TX_HS_FG1_SECT0_LINE_CFG_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT0_LINE_CFG_OFFSET) )
#define MIPI7_TX_HS_FG1_SECT1_PH_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT1_PH_OFFSET) )
#define MIPI7_TX_HS_FG1_SECT1_LINE_CFG_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT1_LINE_CFG_OFFSET) )
#define MIPI7_TX_HS_FG1_SECT2_PH_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT2_PH_OFFSET) )
#define MIPI7_TX_HS_FG1_SECT2_LINE_CFG_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT2_LINE_CFG_OFFSET) )
#define MIPI7_TX_HS_FG1_SECT3_PH_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT3_PH_OFFSET) )
#define MIPI7_TX_HS_FG1_SECT3_LINE_CFG_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT3_LINE_CFG_OFFSET) )
#define MIPI7_TX_HS_FG1_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI7_TX_HS_FG1_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI7_TX_HS_FG1_NUM_LINES_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG1_NUM_LINES_OFFSET) )
#define MIPI7_TX_HS_FG2_SECT0_PH_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT0_PH_OFFSET) )
#define MIPI7_TX_HS_FG2_SECT0_LINE_CFG_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT0_LINE_CFG_OFFSET) )
#define MIPI7_TX_HS_FG2_SECT1_PH_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT1_PH_OFFSET) )
#define MIPI7_TX_HS_FG2_SECT1_LINE_CFG_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT1_LINE_CFG_OFFSET) )
#define MIPI7_TX_HS_FG2_SECT2_PH_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT2_PH_OFFSET) )
#define MIPI7_TX_HS_FG2_SECT2_LINE_CFG_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT2_LINE_CFG_OFFSET) )
#define MIPI7_TX_HS_FG2_SECT3_PH_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT3_PH_OFFSET) )
#define MIPI7_TX_HS_FG2_SECT3_LINE_CFG_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT3_LINE_CFG_OFFSET) )
#define MIPI7_TX_HS_FG2_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI7_TX_HS_FG2_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI7_TX_HS_FG2_NUM_LINES_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG2_NUM_LINES_OFFSET) )
#define MIPI7_TX_HS_FG3_SECT0_PH_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT0_PH_OFFSET) )
#define MIPI7_TX_HS_FG3_SECT0_LINE_CFG_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT0_LINE_CFG_OFFSET) )
#define MIPI7_TX_HS_FG3_SECT1_PH_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT1_PH_OFFSET) )
#define MIPI7_TX_HS_FG3_SECT1_LINE_CFG_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT1_LINE_CFG_OFFSET) )
#define MIPI7_TX_HS_FG3_SECT2_PH_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT2_PH_OFFSET) )
#define MIPI7_TX_HS_FG3_SECT2_LINE_CFG_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT2_LINE_CFG_OFFSET) )
#define MIPI7_TX_HS_FG3_SECT3_PH_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT3_PH_OFFSET) )
#define MIPI7_TX_HS_FG3_SECT3_LINE_CFG_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT3_LINE_CFG_OFFSET) )
#define MIPI7_TX_HS_FG3_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI7_TX_HS_FG3_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI7_TX_HS_FG3_NUM_LINES_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_FG3_NUM_LINES_OFFSET) )
#define MIPI7_TX_HS_DCS_PH_ADR                            ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DCS_PH_OFFSET) )
#define MIPI7_TX_HS_DCS_DATA0_ADR                         ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA0_OFFSET) )
#define MIPI7_TX_HS_DCS_DATA1_ADR                         ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA1_OFFSET) )
#define MIPI7_TX_HS_DCS_DATA2_ADR                         ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA2_OFFSET) )
#define MIPI7_TX_HS_DCS_REQ_ADR                           ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DCS_REQ_OFFSET) )
#define MIPI7_TX_HS_VSYNC_WIDTHS0_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_VSYNC_WIDTHS0_OFFSET) )
#define MIPI7_TX_HS_VSYNC_WIDTHS1_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_VSYNC_WIDTHS1_OFFSET) )
#define MIPI7_TX_HS_HSYNC_WIDTH0_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH0_OFFSET) )
#define MIPI7_TX_HS_HSYNC_WIDTH1_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH1_OFFSET) )
#define MIPI7_TX_HS_HSYNC_WIDTH2_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH2_OFFSET) )
#define MIPI7_TX_HS_HSYNC_WIDTH3_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH3_OFFSET) )
#define MIPI7_TX_HS_H_BACKPORCH0_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH0_OFFSET) )
#define MIPI7_TX_HS_H_BACKPORCH1_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH1_OFFSET) )
#define MIPI7_TX_HS_H_BACKPORCH2_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH2_OFFSET) )
#define MIPI7_TX_HS_H_BACKPORCH3_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH3_OFFSET) )
#define MIPI7_TX_HS_H_FRONTPORCH0_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH0_OFFSET) )
#define MIPI7_TX_HS_H_FRONTPORCH1_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH1_OFFSET) )
#define MIPI7_TX_HS_H_FRONTPORCH2_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH2_OFFSET) )
#define MIPI7_TX_HS_H_FRONTPORCH3_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH3_OFFSET) )
#define MIPI7_TX_HS_LLP_HSYNC_WIDTH0_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH0_OFFSET) )
#define MIPI7_TX_HS_LLP_HSYNC_WIDTH1_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH1_OFFSET) )
#define MIPI7_TX_HS_LLP_HSYNC_WIDTH2_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH2_OFFSET) )
#define MIPI7_TX_HS_LLP_HSYNC_WIDTH3_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH3_OFFSET) )
#define MIPI7_TX_HS_LLP_H_BACKPORCH0_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH0_OFFSET) )
#define MIPI7_TX_HS_LLP_H_BACKPORCH1_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH1_OFFSET) )
#define MIPI7_TX_HS_LLP_H_BACKPORCH2_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH2_OFFSET) )
#define MIPI7_TX_HS_LLP_H_BACKPORCH3_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH3_OFFSET) )
#define MIPI7_TX_HS_LLP_H_FRONTPORCH0_ADR                 ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH0_OFFSET) )
#define MIPI7_TX_HS_LLP_H_FRONTPORCH1_ADR                 ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH1_OFFSET) )
#define MIPI7_TX_HS_LLP_H_FRONTPORCH2_ADR                 ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH2_OFFSET) )
#define MIPI7_TX_HS_LLP_H_FRONTPORCH3_ADR                 ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH3_OFFSET) )
#define MIPI7_TX_HS_V_BACKPORCHES0_ADR                    ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_V_BACKPORCHES0_OFFSET) )
#define MIPI7_TX_HS_V_BACKPORCHES1_ADR                    ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_V_BACKPORCHES1_OFFSET) )
#define MIPI7_TX_HS_V_FRONTPORCHES0_ADR                   ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_V_FRONTPORCHES0_OFFSET) )
#define MIPI7_TX_HS_V_FRONTPORCHES1_ADR                   ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_V_FRONTPORCHES1_OFFSET) )
#define MIPI7_TX_HS_V_ACTIVE0_ADR                         ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_V_ACTIVE0_OFFSET) )
#define MIPI7_TX_HS_V_ACTIVE1_ADR                         ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_V_ACTIVE1_OFFSET) )
#define MIPI7_TX_HS_H_ACTIVE0_ADR                         ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE0_OFFSET) )
#define MIPI7_TX_HS_H_ACTIVE1_ADR                         ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE1_OFFSET) )
#define MIPI7_TX_HS_H_ACTIVE2_ADR                         ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE2_OFFSET) )
#define MIPI7_TX_HS_H_ACTIVE3_ADR                         ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE3_OFFSET) )
#define MIPI7_TX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI7_TX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI7_TX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI7_TX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI7_TX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI7_TX_HS_DMA_CFG_ADR                           ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_CFG_OFFSET) )
#define MIPI7_TX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI7_TX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI7_TX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI7_TX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI7_TX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI7_TX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI7_TX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI7_TX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI7_TX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI7_TX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI7_TX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI7_TX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI7_TX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI7_TX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI7_TX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI7_TX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI7_TX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI7_TX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI7_TX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI7_TX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI7_TX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI7_TX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI7_TX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI7_TX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI7_TX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI7_TX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI7_TX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI7_TX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI7_TX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI7_TX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI7_TX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI7_TX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI7_TX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI7_TX_HS_TEST_PAT_CTRL_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_CTRL_OFFSET) )
#define MIPI7_TX_HS_TEST_PAT_COLOR_0_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_COLOR_0_OFFSET) )
#define MIPI7_TX_HS_TEST_PAT_COLOR_1_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_COLOR_1_OFFSET) )
#define MIPI7_TX_HS_DEBUG_ADR                             ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DEBUG_OFFSET) )
#define MIPI7_TX_HS_DMA_PAGE_ADR_CHAN0_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_PAGE_ADR_CHAN0_OFFSET) )
#define MIPI7_TX_HS_DMA_PAGE_ADR_CHAN1_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_PAGE_ADR_CHAN1_OFFSET) )
#define MIPI7_TX_HS_DMA_PAGE_ADR_CHAN2_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_PAGE_ADR_CHAN2_OFFSET) )
#define MIPI7_TX_HS_DMA_PAGE_ADR_CHAN3_ADR                ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_PAGE_ADR_CHAN3_OFFSET) )
#define MIPI7_TX_HS_DMA_FIFO_FILL_LEVEL01_ADR             ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_FIFO_FILL_LEVEL01_OFFSET) )
#define MIPI7_TX_HS_DMA_FIFO_FILL_LEVEL23_ADR             ( (APB_MIPI7_HS_BASE_ADR + MIPI_TX_HS_DMA_FIFO_FILL_LEVEL23_OFFSET) )
#define APB_MIPI8_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x02400) )
#define MIPI8_TX_HS_BOTTOM_ADR                            ( (APB_MIPI8_HS_BASE_ADR + 0x000) )
#define MIPI8_TX_HS_TOP_ADR                               ( (APB_MIPI8_HS_BASE_ADR + 0x254) )
#define MIPI8_TX_HS_CTRL_ADR                              ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_CTRL_OFFSET) )
#define MIPI8_TX_HS_SYNC_CFG_ADR                          ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_SYNC_CFG_OFFSET) )
#define MIPI8_TX_HS_START_TRIGGER_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_START_TRIGGER_OFFSET) )
#define MIPI8_TX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI8_TX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI8_TX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI8_TX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_IRQ_STATUS_OFFSET) )
#define MIPI8_TX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI8_TX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI8_TX_HS_LLP_FIFO_EMPTY_ERR_CNT_ADR            ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_FIFO_EMPTY_ERR_CNT_OFFSET) )
#define MIPI8_TX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI8_TX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI8_TX_HS_REQUEST_QUEUE_CNT_ADR                 ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_REQUEST_QUEUE_CNT_OFFSET) )
#define MIPI8_TX_HS_SP_DATA_ADR                           ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_SP_DATA_OFFSET) )
#define MIPI8_TX_HS_SP_REQ_ADR                            ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_SP_REQ_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT0_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT0_PH_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT0_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT0_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT1_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT1_PH_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT1_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT1_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT2_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT2_PH_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT2_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT2_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT3_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT3_PH_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT3_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT3_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI8_TX_HS_FG0_NUM_LINES_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_NUM_LINES_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT0_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT0_PH_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT0_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT0_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT1_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT1_PH_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT1_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT1_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT2_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT2_PH_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT2_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT2_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT3_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT3_PH_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT3_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT3_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI8_TX_HS_FG1_NUM_LINES_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_NUM_LINES_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT0_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT0_PH_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT0_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT0_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT1_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT1_PH_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT1_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT1_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT2_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT2_PH_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT2_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT2_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT3_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT3_PH_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT3_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT3_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI8_TX_HS_FG2_NUM_LINES_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_NUM_LINES_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT0_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT0_PH_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT0_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT0_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT1_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT1_PH_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT1_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT1_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT2_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT2_PH_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT2_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT2_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT3_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT3_PH_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT3_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT3_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI8_TX_HS_FG3_NUM_LINES_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_NUM_LINES_OFFSET) )
#define MIPI8_TX_HS_DCS_PH_ADR                            ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DCS_PH_OFFSET) )
#define MIPI8_TX_HS_DCS_DATA0_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA0_OFFSET) )
#define MIPI8_TX_HS_DCS_DATA1_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA1_OFFSET) )
#define MIPI8_TX_HS_DCS_DATA2_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA2_OFFSET) )
#define MIPI8_TX_HS_DCS_REQ_ADR                           ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DCS_REQ_OFFSET) )
#define MIPI8_TX_HS_VSYNC_WIDTHS0_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_VSYNC_WIDTHS0_OFFSET) )
#define MIPI8_TX_HS_VSYNC_WIDTHS1_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_VSYNC_WIDTHS1_OFFSET) )
#define MIPI8_TX_HS_HSYNC_WIDTH0_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH0_OFFSET) )
#define MIPI8_TX_HS_HSYNC_WIDTH1_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH1_OFFSET) )
#define MIPI8_TX_HS_HSYNC_WIDTH2_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH2_OFFSET) )
#define MIPI8_TX_HS_HSYNC_WIDTH3_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH3_OFFSET) )
#define MIPI8_TX_HS_H_BACKPORCH0_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH0_OFFSET) )
#define MIPI8_TX_HS_H_BACKPORCH1_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH1_OFFSET) )
#define MIPI8_TX_HS_H_BACKPORCH2_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH2_OFFSET) )
#define MIPI8_TX_HS_H_BACKPORCH3_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH3_OFFSET) )
#define MIPI8_TX_HS_H_FRONTPORCH0_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH0_OFFSET) )
#define MIPI8_TX_HS_H_FRONTPORCH1_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH1_OFFSET) )
#define MIPI8_TX_HS_H_FRONTPORCH2_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH2_OFFSET) )
#define MIPI8_TX_HS_H_FRONTPORCH3_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH3_OFFSET) )
#define MIPI8_TX_HS_LLP_HSYNC_WIDTH0_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH0_OFFSET) )
#define MIPI8_TX_HS_LLP_HSYNC_WIDTH1_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH1_OFFSET) )
#define MIPI8_TX_HS_LLP_HSYNC_WIDTH2_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH2_OFFSET) )
#define MIPI8_TX_HS_LLP_HSYNC_WIDTH3_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH3_OFFSET) )
#define MIPI8_TX_HS_LLP_H_BACKPORCH0_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH0_OFFSET) )
#define MIPI8_TX_HS_LLP_H_BACKPORCH1_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH1_OFFSET) )
#define MIPI8_TX_HS_LLP_H_BACKPORCH2_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH2_OFFSET) )
#define MIPI8_TX_HS_LLP_H_BACKPORCH3_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH3_OFFSET) )
#define MIPI8_TX_HS_LLP_H_FRONTPORCH0_ADR                 ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH0_OFFSET) )
#define MIPI8_TX_HS_LLP_H_FRONTPORCH1_ADR                 ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH1_OFFSET) )
#define MIPI8_TX_HS_LLP_H_FRONTPORCH2_ADR                 ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH2_OFFSET) )
#define MIPI8_TX_HS_LLP_H_FRONTPORCH3_ADR                 ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH3_OFFSET) )
#define MIPI8_TX_HS_V_BACKPORCHES0_ADR                    ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_V_BACKPORCHES0_OFFSET) )
#define MIPI8_TX_HS_V_BACKPORCHES1_ADR                    ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_V_BACKPORCHES1_OFFSET) )
#define MIPI8_TX_HS_V_FRONTPORCHES0_ADR                   ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_V_FRONTPORCHES0_OFFSET) )
#define MIPI8_TX_HS_V_FRONTPORCHES1_ADR                   ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_V_FRONTPORCHES1_OFFSET) )
#define MIPI8_TX_HS_V_ACTIVE0_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_V_ACTIVE0_OFFSET) )
#define MIPI8_TX_HS_V_ACTIVE1_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_V_ACTIVE1_OFFSET) )
#define MIPI8_TX_HS_H_ACTIVE0_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE0_OFFSET) )
#define MIPI8_TX_HS_H_ACTIVE1_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE1_OFFSET) )
#define MIPI8_TX_HS_H_ACTIVE2_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE2_OFFSET) )
#define MIPI8_TX_HS_H_ACTIVE3_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE3_OFFSET) )
#define MIPI8_TX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI8_TX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI8_TX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI8_TX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI8_TX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI8_TX_HS_DMA_CFG_ADR                           ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_CFG_OFFSET) )
#define MIPI8_TX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI8_TX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI8_TX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI8_TX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI8_TX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI8_TX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI8_TX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI8_TX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI8_TX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI8_TX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI8_TX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI8_TX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI8_TX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI8_TX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI8_TX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI8_TX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI8_TX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI8_TX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI8_TX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI8_TX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI8_TX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI8_TX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI8_TX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI8_TX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI8_TX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI8_TX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI8_TX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI8_TX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI8_TX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI8_TX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI8_TX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI8_TX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI8_TX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI8_TX_HS_TEST_PAT_CTRL_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_CTRL_OFFSET) )
#define MIPI8_TX_HS_TEST_PAT_COLOR_0_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_COLOR_0_OFFSET) )
#define MIPI8_TX_HS_TEST_PAT_COLOR_1_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_COLOR_1_OFFSET) )
#define MIPI8_TX_HS_DEBUG_ADR                             ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DEBUG_OFFSET) )
#define MIPI8_TX_HS_DMA_PAGE_ADR_CHAN0_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_PAGE_ADR_CHAN0_OFFSET) )
#define MIPI8_TX_HS_DMA_PAGE_ADR_CHAN1_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_PAGE_ADR_CHAN1_OFFSET) )
#define MIPI8_TX_HS_DMA_PAGE_ADR_CHAN2_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_PAGE_ADR_CHAN2_OFFSET) )
#define MIPI8_TX_HS_DMA_PAGE_ADR_CHAN3_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_PAGE_ADR_CHAN3_OFFSET) )
#define MIPI8_TX_HS_DMA_FIFO_FILL_LEVEL01_ADR             ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_FIFO_FILL_LEVEL01_OFFSET) )
#define MIPI8_TX_HS_DMA_FIFO_FILL_LEVEL23_ADR             ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_FIFO_FILL_LEVEL23_OFFSET) )
#define APB_MIPI9_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x02800) )
#define MIPI9_TX_HS_BOTTOM_ADR                            ( (APB_MIPI9_HS_BASE_ADR + 0x000) )
#define MIPI9_TX_HS_TOP_ADR                               ( (APB_MIPI9_HS_BASE_ADR + 0x254) )
#define MIPI9_TX_HS_CTRL_ADR                              ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_CTRL_OFFSET) )
#define MIPI9_TX_HS_SYNC_CFG_ADR                          ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_SYNC_CFG_OFFSET) )
#define MIPI9_TX_HS_START_TRIGGER_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_START_TRIGGER_OFFSET) )
#define MIPI9_TX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI9_TX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI9_TX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI9_TX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_IRQ_STATUS_OFFSET) )
#define MIPI9_TX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI9_TX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI9_TX_HS_LLP_FIFO_EMPTY_ERR_CNT_ADR            ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_FIFO_EMPTY_ERR_CNT_OFFSET) )
#define MIPI9_TX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI9_TX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI9_TX_HS_REQUEST_QUEUE_CNT_ADR                 ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_REQUEST_QUEUE_CNT_OFFSET) )
#define MIPI9_TX_HS_SP_DATA_ADR                           ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_SP_DATA_OFFSET) )
#define MIPI9_TX_HS_SP_REQ_ADR                            ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_SP_REQ_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT0_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT0_PH_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT0_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT0_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT1_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT1_PH_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT1_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT1_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT2_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT2_PH_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT2_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT2_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT3_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT3_PH_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT3_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT3_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI9_TX_HS_FG0_NUM_LINES_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_NUM_LINES_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT0_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT0_PH_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT0_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT0_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT1_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT1_PH_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT1_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT1_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT2_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT2_PH_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT2_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT2_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT3_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT3_PH_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT3_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT3_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI9_TX_HS_FG1_NUM_LINES_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_NUM_LINES_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT0_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT0_PH_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT0_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT0_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT1_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT1_PH_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT1_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT1_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT2_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT2_PH_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT2_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT2_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT3_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT3_PH_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT3_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT3_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI9_TX_HS_FG2_NUM_LINES_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_NUM_LINES_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT0_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT0_PH_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT0_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT0_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT1_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT1_PH_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT1_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT1_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT2_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT2_PH_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT2_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT2_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT3_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT3_PH_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT3_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT3_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI9_TX_HS_FG3_NUM_LINES_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_NUM_LINES_OFFSET) )
#define MIPI9_TX_HS_DCS_PH_ADR                            ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DCS_PH_OFFSET) )
#define MIPI9_TX_HS_DCS_DATA0_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA0_OFFSET) )
#define MIPI9_TX_HS_DCS_DATA1_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA1_OFFSET) )
#define MIPI9_TX_HS_DCS_DATA2_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA2_OFFSET) )
#define MIPI9_TX_HS_DCS_REQ_ADR                           ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DCS_REQ_OFFSET) )
#define MIPI9_TX_HS_VSYNC_WIDTHS0_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_VSYNC_WIDTHS0_OFFSET) )
#define MIPI9_TX_HS_VSYNC_WIDTHS1_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_VSYNC_WIDTHS1_OFFSET) )
#define MIPI9_TX_HS_HSYNC_WIDTH0_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH0_OFFSET) )
#define MIPI9_TX_HS_HSYNC_WIDTH1_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH1_OFFSET) )
#define MIPI9_TX_HS_HSYNC_WIDTH2_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH2_OFFSET) )
#define MIPI9_TX_HS_HSYNC_WIDTH3_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH3_OFFSET) )
#define MIPI9_TX_HS_H_BACKPORCH0_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH0_OFFSET) )
#define MIPI9_TX_HS_H_BACKPORCH1_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH1_OFFSET) )
#define MIPI9_TX_HS_H_BACKPORCH2_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH2_OFFSET) )
#define MIPI9_TX_HS_H_BACKPORCH3_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH3_OFFSET) )
#define MIPI9_TX_HS_H_FRONTPORCH0_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH0_OFFSET) )
#define MIPI9_TX_HS_H_FRONTPORCH1_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH1_OFFSET) )
#define MIPI9_TX_HS_H_FRONTPORCH2_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH2_OFFSET) )
#define MIPI9_TX_HS_H_FRONTPORCH3_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH3_OFFSET) )
#define MIPI9_TX_HS_LLP_HSYNC_WIDTH0_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH0_OFFSET) )
#define MIPI9_TX_HS_LLP_HSYNC_WIDTH1_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH1_OFFSET) )
#define MIPI9_TX_HS_LLP_HSYNC_WIDTH2_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH2_OFFSET) )
#define MIPI9_TX_HS_LLP_HSYNC_WIDTH3_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH3_OFFSET) )
#define MIPI9_TX_HS_LLP_H_BACKPORCH0_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH0_OFFSET) )
#define MIPI9_TX_HS_LLP_H_BACKPORCH1_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH1_OFFSET) )
#define MIPI9_TX_HS_LLP_H_BACKPORCH2_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH2_OFFSET) )
#define MIPI9_TX_HS_LLP_H_BACKPORCH3_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH3_OFFSET) )
#define MIPI9_TX_HS_LLP_H_FRONTPORCH0_ADR                 ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH0_OFFSET) )
#define MIPI9_TX_HS_LLP_H_FRONTPORCH1_ADR                 ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH1_OFFSET) )
#define MIPI9_TX_HS_LLP_H_FRONTPORCH2_ADR                 ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH2_OFFSET) )
#define MIPI9_TX_HS_LLP_H_FRONTPORCH3_ADR                 ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH3_OFFSET) )
#define MIPI9_TX_HS_V_BACKPORCHES0_ADR                    ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_V_BACKPORCHES0_OFFSET) )
#define MIPI9_TX_HS_V_BACKPORCHES1_ADR                    ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_V_BACKPORCHES1_OFFSET) )
#define MIPI9_TX_HS_V_FRONTPORCHES0_ADR                   ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_V_FRONTPORCHES0_OFFSET) )
#define MIPI9_TX_HS_V_FRONTPORCHES1_ADR                   ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_V_FRONTPORCHES1_OFFSET) )
#define MIPI9_TX_HS_V_ACTIVE0_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_V_ACTIVE0_OFFSET) )
#define MIPI9_TX_HS_V_ACTIVE1_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_V_ACTIVE1_OFFSET) )
#define MIPI9_TX_HS_H_ACTIVE0_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE0_OFFSET) )
#define MIPI9_TX_HS_H_ACTIVE1_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE1_OFFSET) )
#define MIPI9_TX_HS_H_ACTIVE2_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE2_OFFSET) )
#define MIPI9_TX_HS_H_ACTIVE3_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE3_OFFSET) )
#define MIPI9_TX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI9_TX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI9_TX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI9_TX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI9_TX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI9_TX_HS_DMA_CFG_ADR                           ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_CFG_OFFSET) )
#define MIPI9_TX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI9_TX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI9_TX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI9_TX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI9_TX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI9_TX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI9_TX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI9_TX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI9_TX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI9_TX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI9_TX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI9_TX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI9_TX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI9_TX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI9_TX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI9_TX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI9_TX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI9_TX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI9_TX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI9_TX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI9_TX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI9_TX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI9_TX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI9_TX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI9_TX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI9_TX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI9_TX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI9_TX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI9_TX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI9_TX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI9_TX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI9_TX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI9_TX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI9_TX_HS_TEST_PAT_CTRL_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_CTRL_OFFSET) )
#define MIPI9_TX_HS_TEST_PAT_COLOR_0_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_COLOR_0_OFFSET) )
#define MIPI9_TX_HS_TEST_PAT_COLOR_1_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_COLOR_1_OFFSET) )
#define MIPI9_TX_HS_DEBUG_ADR                             ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DEBUG_OFFSET) )
#define MIPI9_TX_HS_DMA_PAGE_ADR_CHAN0_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_PAGE_ADR_CHAN0_OFFSET) )
#define MIPI9_TX_HS_DMA_PAGE_ADR_CHAN1_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_PAGE_ADR_CHAN1_OFFSET) )
#define MIPI9_TX_HS_DMA_PAGE_ADR_CHAN2_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_PAGE_ADR_CHAN2_OFFSET) )
#define MIPI9_TX_HS_DMA_PAGE_ADR_CHAN3_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_PAGE_ADR_CHAN3_OFFSET) )
#define MIPI9_TX_HS_DMA_FIFO_FILL_LEVEL01_ADR             ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_FIFO_FILL_LEVEL01_OFFSET) )
#define MIPI9_TX_HS_DMA_FIFO_FILL_LEVEL23_ADR             ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_FIFO_FILL_LEVEL23_OFFSET) )
#define SLVDS_NUM_CTRL             ( 2 )
#define SLVDS_NUM_C_LANES          ( 2 )
#define SLVDS_NUM_D_LANES          ( 16 )
#define SLVDS_RX_MC_FIFO_W         ( 128 )
#define SLVDS_RX_MC_FIFO_4L_H      ( 512 )
#define SLVDS_TX_MC_FIFO_W         ( 128 )
#define APB_SLVDS_BASE_ADR                                ( (PBI_AP9_CONTROL_ADR + 0x40000) )
#define SLVDS_CTRL_BASE_ADR                               ( (APB_SLVDS_BASE_ADR) )
#define SLVDS_CTRL_BOTTOM_ADR                             ( (APB_SLVDS_BASE_ADR + 0x000) )
#define SLVDS_CTRL_TOP_ADR                                ( (APB_SLVDS_BASE_ADR + 0x034) )
#define SLVDS0_RX_HS_BASE_ADR                             ( (APB_SLVDS_BASE_ADR + 0x00400) )
#define SLVDS0_RX_HS_BOTTOM_ADR                           ( (SLVDS0_RX_HS_BASE_ADR + 0x000) )
#define SLVDS0_RX_HS_TOP_ADR                              ( (SLVDS0_RX_HS_BASE_ADR + 0x0e4) )
#define SLVDS1_RX_HS_BASE_ADR                             ( (APB_SLVDS_BASE_ADR+ 0x00800) )
#define SLVDS1_RX_HS_BOTTOM_ADR                           ( (SLVDS1_RX_HS_BASE_ADR + 0x000) )
#define SLVDS1_RX_HS_TOP_ADR                              ( (SLVDS1_RX_HS_BASE_ADR + 0x0e4) )
#define SLVDS_CTRL_IRQ_STATUS0_OFFSET                     ( 0x00 )
#define SLVDS_CTRL_IRQ_ENABLE0_OFFSET                     ( 0x04 )
#define SLVDS_CTRL_IRQ_CLEAR0_OFFSET                      ( 0x08 )
#define SLVDS_CTRL_DEBUG_RAM_ACCESS_OFFSET                ( 0x0C )
#define SLVDS_CTRL_DEBUG_RAM_DATA0_OFFSET                 ( 0x10 )
#define SLVDS_CTRL_DEBUG_RAM_DATA1_OFFSET                 ( 0x14 )
#define SLVDS_CTRL_DEBUG_RAM_DATA2_OFFSET                 ( 0x18 )
#define SLVDS_CTRL_DEBUG_RAM_DATA3_OFFSET                 ( 0x1C )
#define SLVDS_CTRL_DEBUG_RAM_RD_DATA0_OFFSET              ( 0x20 )
#define SLVDS_CTRL_DEBUG_RAM_RD_DATA1_OFFSET              ( 0x24 )
#define SLVDS_CTRL_DEBUG_RAM_RD_DATA2_OFFSET              ( 0x28 )
#define SLVDS_CTRL_DEBUG_RAM_RD_DATA3_OFFSET              ( 0x2C )
#define SLVDS_CTRL_RAM_CFG_OFFSET                         ( 0x30 )
#define SLVDS_CTRL_IO_CFG_OFFSET                          ( 0x34 )
#define SLVDS_CTRL_IRQ_STATUS0_ADR                        ( (SLVDS_CTRL_BASE_ADR + SLVDS_CTRL_IRQ_STATUS0_OFFSET) )
#define SLVDS_CTRL_IRQ_ENABLE0_ADR                        ( (SLVDS_CTRL_BASE_ADR + SLVDS_CTRL_IRQ_ENABLE0_OFFSET) )
#define SLVDS_CTRL_IRQ_CLEAR0_ADR                         ( (SLVDS_CTRL_BASE_ADR + SLVDS_CTRL_IRQ_CLEAR0_OFFSET) )
#define SLVDS_CTRL_DEBUG_RAM_ACCESS_ADR                   ( (SLVDS_CTRL_BASE_ADR + SLVDS_CTRL_DEBUG_RAM_ACCESS_OFFSET) )
#define SLVDS_CTRL_DEBUG_RAM_DATA0_ADR                    ( (SLVDS_CTRL_BASE_ADR + SLVDS_CTRL_DEBUG_RAM_DATA0_OFFSET) )
#define SLVDS_CTRL_DEBUG_RAM_DATA1_ADR                    ( (SLVDS_CTRL_BASE_ADR + SLVDS_CTRL_DEBUG_RAM_DATA1_OFFSET) )
#define SLVDS_CTRL_DEBUG_RAM_DATA2_ADR                    ( (SLVDS_CTRL_BASE_ADR + SLVDS_CTRL_DEBUG_RAM_DATA2_OFFSET) )
#define SLVDS_CTRL_DEBUG_RAM_DATA3_ADR                    ( (SLVDS_CTRL_BASE_ADR + SLVDS_CTRL_DEBUG_RAM_DATA3_OFFSET) )
#define SLVDS_CTRL_DEBUG_RAM_RD_DATA0_ADR                 ( (SLVDS_CTRL_BASE_ADR + SLVDS_CTRL_DEBUG_RAM_RD_DATA0_OFFSET) )
#define SLVDS_CTRL_DEBUG_RAM_RD_DATA1_ADR                 ( (SLVDS_CTRL_BASE_ADR + SLVDS_CTRL_DEBUG_RAM_RD_DATA1_OFFSET) )
#define SLVDS_CTRL_DEBUG_RAM_RD_DATA2_ADR                 ( (SLVDS_CTRL_BASE_ADR + SLVDS_CTRL_DEBUG_RAM_RD_DATA2_OFFSET) )
#define SLVDS_CTRL_DEBUG_RAM_RD_DATA3_ADR                 ( (SLVDS_CTRL_BASE_ADR + SLVDS_CTRL_DEBUG_RAM_RD_DATA3_OFFSET) )
#define SLVDS_CTRL_RAM_CFG_ADR                            ( (SLVDS_CTRL_BASE_ADR + SLVDS_CTRL_RAM_CFG_OFFSET) )
#define SLVDS_CTRL_IO_CFG_ADR                             ( (SLVDS_CTRL_BASE_ADR + SLVDS_CTRL_IO_CFG_OFFSET) )
#define SLVDS_RX_HS_CTRL_OFFSET                           ( 0x00 )
#define SLVDS_RX_HS_CTRL2_OFFSET                          ( 0x04 )
#define SLVDS_RX_HS_IRQ_STATUS_OFFSET                     ( 0x08 )
#define SLVDS_RX_HS_IRQ_ENABLE_OFFSET                     ( 0x0C )
#define SLVDS_RX_HS_IRQ_CLEAR_OFFSET                      ( 0x10 )
#define SLVDS_RX_HS_MC_FIFO_ERR_CNT_OFFSET                ( 0x14 )
#define SLVDS_RX_HS_ERROR_CNT_CLR_OFFSET                  ( 0x18 )
#define SLVDS_RX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET            ( 0x1C )
#define SLVDS_RX_HS_MC_FIFO_RTHRESH0_OFFSET               ( 0x20 )
#define SLVDS_RX_HS_DMA_CFG_OFFSET                        ( 0x24 )
#define SLVDS_RX_HS_DMA_START_ADR_CHAN0_OFFSET            ( 0x28 )
#define SLVDS_RX_HS_DMA_PAGE_ADR_CHAN0_OFFSET             ( 0x2C )
#define SLVDS_RX_HS_DMA_START_SHADOW_CHAN0_OFFSET         ( 0x30 )
#define SLVDS_RX_HS_DMA_LEN_CHAN0_OFFSET                  ( 0x34 )
#define SLVDS_RX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET           ( 0x38 )
#define SLVDS_RX_HS_DMA_STATUS_CHAN0_OFFSET               ( 0x3C )
#define SLVDS_RX_HS_DMA_START_ADR_CHAN1_OFFSET            ( 0x40 )
#define SLVDS_RX_HS_DMA_PAGE_ADR_CHAN1_OFFSET             ( 0x44 )
#define SLVDS_RX_HS_DMA_START_SHADOW_CHAN1_OFFSET         ( 0x48 )
#define SLVDS_RX_HS_DMA_LEN_CHAN1_OFFSET                  ( 0x4C )
#define SLVDS_RX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET           ( 0x50 )
#define SLVDS_RX_HS_DMA_STATUS_CHAN1_OFFSET               ( 0x54 )
#define SLVDS_RX_HS_DMA_LINE_WIDTH0_OFFSET                ( 0x58 )
#define SLVDS_RX_HS_DMA_LINE_WIDTH1_OFFSET                ( 0x5C )
#define SLVDS_RX_HS_DMA_V_STRIDE_CFG_OFFSET               ( 0x60 )
#define SLVDS_RX_HS_DMA_V_STRIDE0_OFFSET                  ( 0x64 )
#define SLVDS_RX_HS_DMA_V_STRIDE1_OFFSET                  ( 0x68 )
#define SLVDS_RX_HS_DMA_H_STRIDE_OFFSET                   ( 0x6C )
#define SLVDS_RX_HS_DMA_V_SCALE_CFG0_OFFSET               ( 0x70 )
#define SLVDS_RX_HS_DMA_DEBUG_STATE_OFFSET                ( 0x74 )
#define SLVDS_RX_HS_WINDOW_V0_OFFSET                      ( 0x78 )
#define SLVDS_RX_HS_WINDOW_H0_OFFSET                      ( 0x7C )
#define SLVDS_RX_HS_WINDOW_V1_OFFSET                      ( 0x80 )
#define SLVDS_RX_HS_WINDOW_H1_OFFSET                      ( 0x84 )
#define SLVDS_RX_HS_SYNC_CTRL_OFFSET                      ( 0x88 )
#define SLVDS_RX_HS_SYNC_GEN_HWIDTH0_OFFSET               ( 0x8C )
#define SLVDS_RX_HS_SYNC_GEN_HWIDTH1_OFFSET               ( 0x90 )
#define SLVDS_RX_HS_SYNC_GEN_V_WIDTH_OFF_START_OFFSET     ( 0x94 )
#define SLVDS_RX_HS_SYNC_GEN_V_WIDTH_OFF_END_OFFSET       ( 0x98 )
#define SLVDS_RX_HS_SYNC_GEN_V_SYNC_WIDTH_OFFSET          ( 0x9C )
#define SLVDS_RX_HS_SYNC_GEN_V_BPORCH_WIDTH_OFFSET        ( 0xA0 )
#define SLVDS_RX_HS_SYNC_GEN_V_ACTIVE_WIDTH_OFFSET        ( 0xA4 )
#define SLVDS_RX_HS_SYNC_GEN_V_FPORCH_WIDTH_OFFSET        ( 0xA8 )
#define SLVDS_RX_HS_SYNC_MON_V_CNT_OFFSET                 ( 0xAC )
#define SLVDS_RX_HS_SYNC_MON_H_CNT_OFFSET                 ( 0xB0 )
#define SLVDS_RX_HS_TRIG_VERT_OFFSET                      ( 0xB4 )
#define SLVDS_RX_HS_TRIG_HORIZ_OFFSET                     ( 0xB8 )
#define SLVDS_RX_HS_CFG_NUM_LINES_0_OFFSET                ( 0xBC )
#define SLVDS_RX_HS_CFG_NUM_LINES_1_OFFSET                ( 0xC0 )
#define SLVDS_RX_HS_UPDATE_OB_OFFSET                      ( 0xC4 )
#define SLVDS_RX_HS_SUM_OB_OFFSET                         ( 0xC8 )
#define SLVDS_RX_HS_DELAY_LINE_CFG0_OFFSET                ( 0xCC )
#define SLVDS_RX_HS_DELAY_LINE_CFG1_OFFSET                ( 0xD0 )
#define SLVDS_RX_HS_DESER_LOCK_REG_OFFSET                 ( 0xD4 )
#define SLVDS_RX_HS_LLP_STATE_DEBUG_REG_OFFSET            ( 0xD8 )
#define SLVDS_RX_HS_DSER_PROT_CFG_OFFSET                  ( 0xDC )
#define SLVDS_RX_HS_DSER_SC_ERR_CNT_OFFSET                ( 0xE0 )
#define SLVDS_RX_HS_MC_FIFO_FILL_LEVEL_OFFSET             ( 0xE4 )
#define SLVDS0_RX_HS_CTRL_ADR                              ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_CTRL_OFFSET) )
#define SLVDS0_RX_HS_CTRL2_ADR                             ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_CTRL2_OFFSET) )
#define SLVDS0_RX_HS_IRQ_STATUS_ADR                        ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_IRQ_STATUS_OFFSET) )
#define SLVDS0_RX_HS_IRQ_ENABLE_ADR                        ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_IRQ_ENABLE_OFFSET) )
#define SLVDS0_RX_HS_IRQ_CLEAR_ADR                         ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_IRQ_CLEAR_OFFSET) )
#define SLVDS0_RX_HS_MC_FIFO_ERR_CNT_ADR                   ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define SLVDS0_RX_HS_ERROR_CNT_CLR_ADR                     ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_ERROR_CNT_CLR_OFFSET) )
#define SLVDS0_RX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define SLVDS0_RX_HS_MC_FIFO_RTHRESH0_ADR                  ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define SLVDS0_RX_HS_DMA_CFG_ADR                           ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_CFG_OFFSET) )
#define SLVDS0_RX_HS_DMA_START_ADR_CHAN0_ADR               ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define SLVDS0_RX_HS_DMA_PAGE_ADR_CHAN0_ADR                ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_PAGE_ADR_CHAN0_OFFSET) )
#define SLVDS0_RX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define SLVDS0_RX_HS_DMA_LEN_CHAN0_ADR                     ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_LEN_CHAN0_OFFSET) )
#define SLVDS0_RX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define SLVDS0_RX_HS_DMA_STATUS_CHAN0_ADR                  ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define SLVDS0_RX_HS_DMA_START_ADR_CHAN1_ADR               ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define SLVDS0_RX_HS_DMA_PAGE_ADR_CHAN1_ADR                ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_PAGE_ADR_CHAN1_OFFSET) )
#define SLVDS0_RX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define SLVDS0_RX_HS_DMA_LEN_CHAN1_ADR                     ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_LEN_CHAN1_OFFSET) )
#define SLVDS0_RX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define SLVDS0_RX_HS_DMA_STATUS_CHAN1_ADR                  ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define SLVDS0_RX_HS_DMA_LINE_WIDTH0_ADR                   ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define SLVDS0_RX_HS_DMA_LINE_WIDTH1_ADR                   ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define SLVDS0_RX_HS_DMA_V_STRIDE_CFG_ADR                  ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define SLVDS0_RX_HS_DMA_V_STRIDE0_ADR                     ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_V_STRIDE0_OFFSET) )
#define SLVDS0_RX_HS_DMA_V_STRIDE1_ADR                     ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_V_STRIDE1_OFFSET) )
#define SLVDS0_RX_HS_DMA_H_STRIDE_ADR                      ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_H_STRIDE_OFFSET) )
#define SLVDS0_RX_HS_DMA_V_SCALE_CFG0_ADR                  ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define SLVDS0_RX_HS_DMA_DEBUG_STATE_ADR                   ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_DEBUG_STATE_OFFSET) )
#define SLVDS0_RX_HS_WINDOW_V0_ADR                         ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_WINDOW_V0_OFFSET) )
#define SLVDS0_RX_HS_WINDOW_H0_ADR                         ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_WINDOW_H0_OFFSET) )
#define SLVDS0_RX_HS_WINDOW_V1_ADR                         ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_WINDOW_V1_OFFSET) )
#define SLVDS0_RX_HS_WINDOW_H1_ADR                         ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_WINDOW_H1_OFFSET) )
#define SLVDS0_RX_HS_SYNC_CTRL_ADR                         ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_CTRL_OFFSET) )
#define SLVDS0_RX_HS_SYNC_GEN_HWIDTH0_ADR                  ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_GEN_HWIDTH0_OFFSET) )
#define SLVDS0_RX_HS_SYNC_GEN_HWIDTH1_ADR                  ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_GEN_HWIDTH1_OFFSET) )
#define SLVDS0_RX_HS_SYNC_GEN_V_WIDTH_OFF_START_ADR        ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_GEN_V_WIDTH_OFF_START_OFFSET) )
#define SLVDS0_RX_HS_SYNC_GEN_V_WIDTH_OFF_END_ADR          ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_GEN_V_WIDTH_OFF_END_OFFSET) )
#define SLVDS0_RX_HS_SYNC_GEN_V_SYNC_WIDTH_ADR             ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_GEN_V_SYNC_WIDTH_OFFSET) )
#define SLVDS0_RX_HS_SYNC_GEN_V_BPORCH_WIDTH_ADR           ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_GEN_V_BPORCH_WIDTH_OFFSET) )
#define SLVDS0_RX_HS_SYNC_GEN_V_ACTIVE_WIDTH_ADR           ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_GEN_V_ACTIVE_WIDTH_OFFSET) )
#define SLVDS0_RX_HS_SYNC_GEN_V_FPORCH_WIDTH_ADR           ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_GEN_V_FPORCH_WIDTH_OFFSET) )
#define SLVDS0_RX_HS_SYNC_MON_V_CNT_ADR                    ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_MON_V_CNT_OFFSET) )
#define SLVDS0_RX_HS_SYNC_MON_H_CNT_ADR                    ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_MON_H_CNT_OFFSET) )
#define SLVDS0_RX_HS_TRIG_VERT_ADR                         ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_TRIG_VERT_OFFSET) )
#define SLVDS0_RX_HS_TRIG_HORIZ_ADR                        ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_TRIG_HORIZ_OFFSET) )
#define SLVDS0_RX_HS_CFG_NUM_LINES_0_ADR                   ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_CFG_NUM_LINES_0_OFFSET) )
#define SLVDS0_RX_HS_CFG_NUM_LINES_1_ADR                   ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_CFG_NUM_LINES_1_OFFSET) )
#define SLVDS0_RX_HS_UPDATE_OB_ADR                         ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_UPDATE_OB_OFFSET) )
#define SLVDS0_RX_HS_SUM_OB_ADR                            ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_SUM_OB_OFFSET) )
#define SLVDS0_RX_HS_DELAY_LINE_CFG0_ADR                   ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DELAY_LINE_CFG0_OFFSET) )
#define SLVDS0_RX_HS_DELAY_LINE_CFG1_ADR                   ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DELAY_LINE_CFG1_OFFSET) )
#define SLVDS0_RX_HS_DESER_LOCK_REG_ADR                    ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DESER_LOCK_REG_OFFSET) )
#define SLVDS0_RX_HS_LLP_STATE_DEBUG_REG_ADR               ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_LLP_STATE_DEBUG_REG_OFFSET) )
#define SLVDS0_RX_HS_DSER_PROT_CFG_ADR                     ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DSER_PROT_CFG_OFFSET) )
#define SLVDS0_RX_HS_DSER_SC_ERR_CNT_ADR                   ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_DSER_SC_ERR_CNT_OFFSET) )
#define SLVDS0_RX_HS_MC_FIFO_FILL_LEVEL_ADR                ( (SLVDS0_RX_HS_BASE_ADR + SLVDS_RX_HS_MC_FIFO_FILL_LEVEL_OFFSET) )
#define SLVDS1_RX_HS_CTRL_ADR                              ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_CTRL_OFFSET) )
#define SLVDS1_RX_HS_CTRL2_ADR                             ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_CTRL2_OFFSET) )
#define SLVDS1_RX_HS_IRQ_STATUS_ADR                        ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_IRQ_STATUS_OFFSET) )
#define SLVDS1_RX_HS_IRQ_ENABLE_ADR                        ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_IRQ_ENABLE_OFFSET) )
#define SLVDS1_RX_HS_IRQ_CLEAR_ADR                         ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_IRQ_CLEAR_OFFSET) )
#define SLVDS1_RX_HS_MC_FIFO_ERR_CNT_ADR                   ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define SLVDS1_RX_HS_ERROR_CNT_CLR_ADR                     ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_ERROR_CNT_CLR_OFFSET) )
#define SLVDS1_RX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define SLVDS1_RX_HS_MC_FIFO_RTHRESH0_ADR                  ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define SLVDS1_RX_HS_DMA_CFG_ADR                           ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_CFG_OFFSET) )
#define SLVDS1_RX_HS_DMA_START_ADR_CHAN0_ADR               ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define SLVDS1_RX_HS_DMA_PAGE_ADR_CHAN0_ADR                ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_PAGE_ADR_CHAN0_OFFSET) )
#define SLVDS1_RX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define SLVDS1_RX_HS_DMA_LEN_CHAN0_ADR                     ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_LEN_CHAN0_OFFSET) )
#define SLVDS1_RX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define SLVDS1_RX_HS_DMA_STATUS_CHAN0_ADR                  ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define SLVDS1_RX_HS_DMA_START_ADR_CHAN1_ADR               ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define SLVDS1_RX_HS_DMA_PAGE_ADR_CHAN1_ADR                ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_PAGE_ADR_CHAN1_OFFSET) )
#define SLVDS1_RX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define SLVDS1_RX_HS_DMA_LEN_CHAN1_ADR                     ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_LEN_CHAN1_OFFSET) )
#define SLVDS1_RX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define SLVDS1_RX_HS_DMA_STATUS_CHAN1_ADR                  ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define SLVDS1_RX_HS_DMA_LINE_WIDTH0_ADR                   ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define SLVDS1_RX_HS_DMA_LINE_WIDTH1_ADR                   ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define SLVDS1_RX_HS_DMA_V_STRIDE_CFG_ADR                  ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define SLVDS1_RX_HS_DMA_V_STRIDE0_ADR                     ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_V_STRIDE0_OFFSET) )
#define SLVDS1_RX_HS_DMA_V_STRIDE1_ADR                     ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_V_STRIDE1_OFFSET) )
#define SLVDS1_RX_HS_DMA_H_STRIDE_ADR                      ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_H_STRIDE_OFFSET) )
#define SLVDS1_RX_HS_DMA_V_SCALE_CFG0_ADR                  ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define SLVDS1_RX_HS_DMA_DEBUG_STATE_ADR                   ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DMA_DEBUG_STATE_OFFSET) )
#define SLVDS1_RX_HS_WINDOW_V0_ADR                         ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_WINDOW_V0_OFFSET) )
#define SLVDS1_RX_HS_WINDOW_H0_ADR                         ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_WINDOW_H0_OFFSET) )
#define SLVDS1_RX_HS_WINDOW_V1_ADR                         ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_WINDOW_V1_OFFSET) )
#define SLVDS1_RX_HS_WINDOW_H1_ADR                         ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_WINDOW_H1_OFFSET) )
#define SLVDS1_RX_HS_SYNC_CTRL_ADR                         ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_CTRL_OFFSET) )
#define SLVDS1_RX_HS_SYNC_GEN_HWIDTH0_ADR                  ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_GEN_HWIDTH0_OFFSET) )
#define SLVDS1_RX_HS_SYNC_GEN_HWIDTH1_ADR                  ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_GEN_HWIDTH1_OFFSET) )
#define SLVDS1_RX_HS_SYNC_GEN_V_WIDTH_OFF_START_ADR        ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_GEN_V_WIDTH_OFF_START_OFFSET) )
#define SLVDS1_RX_HS_SYNC_GEN_V_WIDTH_OFF_END_ADR          ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_GEN_V_WIDTH_OFF_END_OFFSET) )
#define SLVDS1_RX_HS_SYNC_GEN_V_SYNC_WIDTH_ADR             ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_GEN_V_SYNC_WIDTH_OFFSET) )
#define SLVDS1_RX_HS_SYNC_GEN_V_BPORCH_WIDTH_ADR           ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_GEN_V_BPORCH_WIDTH_OFFSET) )
#define SLVDS1_RX_HS_SYNC_GEN_V_ACTIVE_WIDTH_ADR           ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_GEN_V_ACTIVE_WIDTH_OFFSET) )
#define SLVDS1_RX_HS_SYNC_GEN_V_FPORCH_WIDTH_ADR           ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_GEN_V_FPORCH_WIDTH_OFFSET) )
#define SLVDS1_RX_HS_SYNC_MON_V_CNT_ADR                    ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_MON_V_CNT_OFFSET) )
#define SLVDS1_RX_HS_SYNC_MON_H_CNT_ADR                    ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_SYNC_MON_H_CNT_OFFSET) )
#define SLVDS1_RX_HS_TRIG_VERT_ADR                         ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_TRIG_VERT_OFFSET) )
#define SLVDS1_RX_HS_TRIG_HORIZ_ADR                        ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_TRIG_HORIZ_OFFSET) )
#define SLVDS1_RX_HS_CFG_NUM_LINES_0_ADR                   ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_CFG_NUM_LINES_0_OFFSET) )
#define SLVDS1_RX_HS_CFG_NUM_LINES_1_ADR                   ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_CFG_NUM_LINES_1_OFFSET) )
#define SLVDS1_RX_HS_UPDATE_OB_ADR                         ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_UPDATE_OB_OFFSET) )
#define SLVDS1_RX_HS_SUM_OB_ADR                            ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_SUM_OB_OFFSET) )
#define SLVDS1_RX_HS_DELAY_LINE_CFG0_ADR                   ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DELAY_LINE_CFG0_OFFSET) )
#define SLVDS1_RX_HS_DELAY_LINE_CFG1_ADR                   ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DELAY_LINE_CFG1_OFFSET) )
#define SLVDS1_RX_HS_DESER_LOCK_REG_ADR                    ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DESER_LOCK_REG_OFFSET) )
#define SLVDS1_RX_HS_LLP_STATE_DEBUG_REG_ADR               ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_LLP_STATE_DEBUG_REG_OFFSET) )
#define SLVDS1_RX_HS_DSER_PROT_CFG_ADR                     ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DSER_PROT_CFG_OFFSET) )
#define SLVDS1_RX_HS_DSER_SC_ERR_CNT_ADR                   ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_DSER_SC_ERR_CNT_OFFSET) )
#define SLVDS1_RX_HS_MC_FIFO_FILL_LEVEL_ADR                ( (SLVDS1_RX_HS_BASE_ADR + SLVDS_RX_HS_MC_FIFO_FILL_LEVEL_OFFSET) )
#define IIC_CON_OFFSET                 (   (0x00) )
#define IIC_TAR_OFFSET                 (   (0x04) )
#define IIC_SAR_OFFSET                 (   (0x08) )
#define IIC_HS_MADDR_OFFSET            (   (0x0c) )
#define IIC_DATA_CMD_OFFSET            (   (0x10) )
#define IIC_SS_HCNT_OFFSET             (   (0x14) )
#define IIC_SS_LCNT_OFFSET             (   (0x18) )
#define IIC_FS_HCNT_OFFSET             (   (0x1c) )
#define IIC_FS_LCNT_OFFSET             (   (0x20) )
#define IIC_HS_HCNT_OFFSET             (   (0x24) )
#define IIC_HS_LCNT_OFFSET             (   (0x28) )
#define IIC_INTR_STAT_OFFSET           (   (0x2c) )
#define IIC_INTR_MASK_OFFSET           (   (0x30) )
#define IIC_RAW_INTR_STAT_OFFSET       (   (0x34) )
#define IIC_RX_TL_OFFSET               (   (0x38) )
#define IIC_TX_TL_OFFSET               (   (0x3c) )
#define IIC_CLR_INTR_OFFSET            (   (0x40) )
#define IIC_CLR_RX_UNDER_OFFSET        (   (0x44) )
#define IIC_CLR_RX_OVER_OFFSET         (   (0x48) )
#define IIC_CLR_TX_OVER_OFFSET         (   (0x4c) )
#define IIC_CLR_RD_REQ_OFFSET          (   (0x50) )
#define IIC_CLR_TX_ABRT_OFFSET         (   (0x54) )
#define IIC_CLR_RX_DONE_OFFSET         (   (0x58) )
#define IIC_CLR_ACTIVITY_OFFSET        (   (0x5c) )
#define IIC_CLR_STOP_DET_OFFSET        (   (0x60) )
#define IIC_CLR_START_DET_OFFSET       (   (0x64) )
#define IIC_CLR_GEN_CALL_OFFSET        (   (0x68) )
#define IIC_ENABLE_OFFSET              (   (0x6c) )
#define IIC_STATUS_OFFSET              (   (0x70) )
#define IIC_TXFLR_OFFSET               (   (0x74) )
#define IIC_RXFLR_OFFSET               (   (0x78) )
#define IIC_SDA_HOLD_OFFSET            (   (0x7c) )
#define IIC_TX_ABRT_SOURCE_OFFSET      (   (0x80) )
#define IIC_SLV_DATA_NACL_ONLY_OFFSET  (   (0x84) )
#define IIC_DMA_CR_OFFSET              (   (0x88) )
#define IIC_DMA_TDLR_OFFSET            (   (0x8c) )
#define IIC_DMA_RDLR_OFFSET            (   (0x90) )
#define IIC_SDA_SETUP_OFFSET           (   (0x94) )
#define IIC_ACK_GENERAL_CALL_OFFSET    (   (0x98) )
#define IIC_ENABLE_STATUS_OFFSET       (   (0x9c) )
#define IIC_FS_SPKLEN_OFFSET           (   (0xa0) )
#define IIC_HS_SPKLEN_OFFSET           (   (0xa4) )
#define IIC_COMP_PARAM_1_OFFSET        (   (0xf4) )
#define IIC_COMP_VERSION_OFFSET        (   (0xf8) )
#define IIC_COMP_TYPE_OFFSET           (   (0xfc) )
#define IIC0_BASE_ADR                (   (PBI_AP2_CONTROL_ADR + 0x00000) )
#define IIC0_CON_ADR                 (   (IIC0_BASE_ADR + IIC_CON_OFFSET) )
#define IIC0_TAR_ADR                 (   (IIC0_BASE_ADR + IIC_TAR_OFFSET) )
#define IIC0_SAR_ADR                 (   (IIC0_BASE_ADR + IIC_SAR_OFFSET) )
#define IIC0_HS_MADDR_ADR            (   (IIC0_BASE_ADR + IIC_HS_MADDR_OFFSET) )
#define IIC0_DATA_CMD_ADR            (   (IIC0_BASE_ADR + IIC_DATA_CMD_OFFSET) )
#define IIC0_SS_HCNT_ADR             (   (IIC0_BASE_ADR + IIC_SS_HCNT_OFFSET) )
#define IIC0_SS_LCNT_ADR             (   (IIC0_BASE_ADR + IIC_SS_LCNT_OFFSET) )
#define IIC0_FS_HCNT_ADR             (   (IIC0_BASE_ADR + IIC_FS_HCNT_OFFSET) )
#define IIC0_FS_LCNT_ADR             (   (IIC0_BASE_ADR + IIC_FS_LCNT_OFFSET) )
#define IIC0_HS_HCNT_ADR             (   (IIC0_BASE_ADR + IIC_HS_HCNT_OFFSET) )
#define IIC0_HS_LCNT_ADR             (   (IIC0_BASE_ADR + IIC_HS_LCNT_OFFSET) )
#define IIC0_INTR_STAT_ADR           (   (IIC0_BASE_ADR + IIC_INTR_STAT_OFFSET) )
#define IIC0_INTR_MASK_ADR           (   (IIC0_BASE_ADR + IIC_INTR_MASK_OFFSET) )
#define IIC0_RAW_INTR_STAT_ADR       (   (IIC0_BASE_ADR + IIC_RAW_INTR_STAT_OFFSET) )
#define IIC0_RX_TL_ADR               (   (IIC0_BASE_ADR + IIC_RX_TL_OFFSET) )
#define IIC0_TX_TL_ADR               (   (IIC0_BASE_ADR + IIC_TX_TL_OFFSET) )
#define IIC0_CLR_INTR_ADR            (   (IIC0_BASE_ADR + IIC_CLR_INTR_OFFSET) )
#define IIC0_CLR_RX_UNDER_ADR        (   (IIC0_BASE_ADR + IIC_CLR_RX_UNDER_OFFSET) )
#define IIC0_CLR_RX_OVER_ADR         (   (IIC0_BASE_ADR + IIC_CLR_RX_OVER_OFFSET) )
#define IIC0_CLR_TX_OVER_ADR         (   (IIC0_BASE_ADR + IIC_CLR_TX_OVER_OFFSET) )
#define IIC0_CLR_RD_REQ_ADR          (   (IIC0_BASE_ADR + IIC_CLR_RD_REQ_OFFSET) )
#define IIC0_CLR_TX_ABRT_ADR         (   (IIC0_BASE_ADR + IIC_CLR_TX_ABRT_OFFSET) )
#define IIC0_CLR_RX_DONE_ADR         (   (IIC0_BASE_ADR + IIC_CLR_RX_DONE_OFFSET) )
#define IIC0_CLR_ACTIVITY_ADR        (   (IIC0_BASE_ADR + IIC_CLR_ACTIVITY_OFFSET) )
#define IIC0_CLR_STOP_DET_ADR        (   (IIC0_BASE_ADR + IIC_CLR_STOP_DET_OFFSET) )
#define IIC0_CLR_START_DET_ADR       (   (IIC0_BASE_ADR + IIC_CLR_START_DET_OFFSET) )
#define IIC0_CLR_GEN_CALL_ADR        (   (IIC0_BASE_ADR + IIC_CLR_GEN_CALL_OFFSET) )
#define IIC0_ENABLE_ADR              (   (IIC0_BASE_ADR + IIC_ENABLE_OFFSET) )
#define IIC0_STATUS_ADR              (   (IIC0_BASE_ADR + IIC_STATUS_OFFSET) )
#define IIC0_TXFLR_ADR               (   (IIC0_BASE_ADR + IIC_TXFLR_OFFSET) )
#define IIC0_RXFLR_ADR               (   (IIC0_BASE_ADR + IIC_RXFLR_OFFSET) )
#define IIC0_SDA_HOLD_ADR            (   (IIC0_BASE_ADR + IIC_SDA_HOLD_OFFSET) )
#define IIC0_TX_ABRT_SOURCE_ADR      (   (IIC0_BASE_ADR + IIC_TX_ABRT_SOURCE_OFFSET) )
#define IIC0_SLV_DATA_NACL_ONLY_ADR  (   (IIC0_BASE_ADR + IIC_SLV_DATA_NACL_ONLY_OFFSET) )
#define IIC0_DMA_CR_ADR              (   (IIC0_BASE_ADR + IIC_DMA_CR_OFFSET) )
#define IIC0_DMA_TDLR_ADR            (   (IIC0_BASE_ADR + IIC_DMA_TDLR_OFFSET) )
#define IIC0_DMA_RDLR_ADR            (   (IIC0_BASE_ADR + IIC_DMA_RDLR_OFFSET) )
#define IIC0_SDA_SETUP_ADR           (   (IIC0_BASE_ADR + IIC_SDA_SETUP_OFFSET) )
#define IIC0_ACK_GENERAL_CALL_ADR    (   (IIC0_BASE_ADR + IIC_ACK_GENERAL_CALL_OFFSET) )
#define IIC0_ENABLE_STATUS_ADR       (   (IIC0_BASE_ADR + IIC_ENABLE_STATUS_OFFSET) )
#define IIC0_FS_SPKLEN_ADR           (   (IIC0_BASE_ADR + IIC_FS_SPKLEN_OFFSET) )
#define IIC0_HS_SPKLEN_ADR           (   (IIC0_BASE_ADR + IIC_HS_SPKLEN_OFFSET) )
#define IIC0_COMP_PARAM_1_ADR        (   (IIC0_BASE_ADR + IIC_COMP_PARAM_1_OFFSET) )
#define IIC0_COMP_VERSION_ADR        (   (IIC0_BASE_ADR + IIC_COMP_VERSION_OFFSET) )
#define IIC0_COMP_TYPE_ADR           (   (IIC0_BASE_ADR + IIC_COMP_TYPE_OFFSET) )
#define IIC0_CPING_1BIT_WR           (   IIC0_TAR_ADR )
#define IIC1_BASE_ADR                (   (PBI_AP2_CONTROL_ADR + 0x10000) )
#define IIC1_CON_ADR                 (   (IIC1_BASE_ADR + IIC_CON_OFFSET) )
#define IIC1_TAR_ADR                 (   (IIC1_BASE_ADR + IIC_TAR_OFFSET) )
#define IIC1_SAR_ADR                 (   (IIC1_BASE_ADR + IIC_SAR_OFFSET) )
#define IIC1_HS_MADDR_ADR            (   (IIC1_BASE_ADR + IIC_HS_MADDR_OFFSET) )
#define IIC1_DATA_CMD_ADR            (   (IIC1_BASE_ADR + IIC_DATA_CMD_OFFSET) )
#define IIC1_SS_HCNT_ADR             (   (IIC1_BASE_ADR + IIC_SS_HCNT_OFFSET) )
#define IIC1_SS_LCNT_ADR             (   (IIC1_BASE_ADR + IIC_SS_LCNT_OFFSET) )
#define IIC1_FS_HCNT_ADR             (   (IIC1_BASE_ADR + IIC_FS_HCNT_OFFSET) )
#define IIC1_FS_LCNT_ADR             (   (IIC1_BASE_ADR + IIC_FS_LCNT_OFFSET) )
#define IIC1_HS_HCNT_ADR             (   (IIC1_BASE_ADR + IIC_HS_HCNT_OFFSET) )
#define IIC1_HS_LCNT_ADR             (   (IIC1_BASE_ADR + IIC_HS_LCNT_OFFSET) )
#define IIC1_INTR_STAT_ADR           (   (IIC1_BASE_ADR + IIC_INTR_STAT_OFFSET) )
#define IIC1_INTR_MASK_ADR           (   (IIC1_BASE_ADR + IIC_INTR_MASK_OFFSET) )
#define IIC1_RAW_INTR_STAT_ADR       (   (IIC1_BASE_ADR + IIC_RAW_INTR_STAT_OFFSET) )
#define IIC1_RX_TL_ADR               (   (IIC1_BASE_ADR + IIC_RX_TL_OFFSET) )
#define IIC1_TX_TL_ADR               (   (IIC1_BASE_ADR + IIC_TX_TL_OFFSET) )
#define IIC1_CLR_INTR_ADR            (   (IIC1_BASE_ADR + IIC_CLR_INTR_OFFSET) )
#define IIC1_CLR_RX_UNDER_ADR        (   (IIC1_BASE_ADR + IIC_CLR_RX_UNDER_OFFSET) )
#define IIC1_CLR_RX_OVER_ADR         (   (IIC1_BASE_ADR + IIC_CLR_RX_OVER_OFFSET) )
#define IIC1_CLR_TX_OVER_ADR         (   (IIC1_BASE_ADR + IIC_CLR_TX_OVER_OFFSET) )
#define IIC1_CLR_RD_REQ_ADR          (   (IIC1_BASE_ADR + IIC_CLR_RD_REQ_OFFSET) )
#define IIC1_CLR_TX_ABRT_ADR         (   (IIC1_BASE_ADR + IIC_CLR_TX_ABRT_OFFSET) )
#define IIC1_CLR_RX_DONE_ADR         (   (IIC1_BASE_ADR + IIC_CLR_RX_DONE_OFFSET) )
#define IIC1_CLR_ACTIVITY_ADR        (   (IIC1_BASE_ADR + IIC_CLR_ACTIVITY_OFFSET) )
#define IIC1_CLR_STOP_DET_ADR        (   (IIC1_BASE_ADR + IIC_CLR_STOP_DET_OFFSET) )
#define IIC1_CLR_START_DET_ADR       (   (IIC1_BASE_ADR + IIC_CLR_START_DET_OFFSET) )
#define IIC1_CLR_GEN_CALL_ADR        (   (IIC1_BASE_ADR + IIC_CLR_GEN_CALL_OFFSET) )
#define IIC1_ENABLE_ADR              (   (IIC1_BASE_ADR + IIC_ENABLE_OFFSET) )
#define IIC1_STATUS_ADR              (   (IIC1_BASE_ADR + IIC_STATUS_OFFSET) )
#define IIC1_TXFLR_ADR               (   (IIC1_BASE_ADR + IIC_TXFLR_OFFSET) )
#define IIC1_RXFLR_ADR               (   (IIC1_BASE_ADR + IIC_RXFLR_OFFSET) )
#define IIC1_SDA_HOLD_ADR            (   (IIC1_BASE_ADR + IIC_SDA_HOLD_OFFSET) )
#define IIC1_TX_ABRT_SOURCE_ADR      (   (IIC1_BASE_ADR + IIC_TX_ABRT_SOURCE_OFFSET) )
#define IIC1_SLV_DATA_NACL_ONLY_ADR  (   (IIC1_BASE_ADR + IIC_SLV_DATA_NACL_ONLY_OFFSET) )
#define IIC1_DMA_CR_ADR              (   (IIC1_BASE_ADR + IIC_DMA_CR_OFFSET) )
#define IIC1_DMA_TDLR_ADR            (   (IIC1_BASE_ADR + IIC_DMA_TDLR_OFFSET) )
#define IIC1_DMA_RDLR_ADR            (   (IIC1_BASE_ADR + IIC_DMA_RDLR_OFFSET) )
#define IIC1_SDA_SETUP_ADR           (   (IIC1_BASE_ADR + IIC_SDA_SETUP_OFFSET) )
#define IIC1_ACK_GENERAL_CALL_ADR    (   (IIC1_BASE_ADR + IIC_ACK_GENERAL_CALL_OFFSET) )
#define IIC1_ENABLE_STATUS_ADR       (   (IIC1_BASE_ADR + IIC_ENABLE_STATUS_OFFSET) )
#define IIC1_FS_SPKLEN_ADR           (   (IIC1_BASE_ADR + IIC_FS_SPKLEN_OFFSET) )
#define IIC1_HS_SPKLEN_ADR           (   (IIC1_BASE_ADR + IIC_HS_SPKLEN_OFFSET) )
#define IIC1_COMP_PARAM_1_ADR        (   (IIC1_BASE_ADR + IIC_COMP_PARAM_1_OFFSET) )
#define IIC1_COMP_VERSION_ADR        (   (IIC1_BASE_ADR + IIC_COMP_VERSION_OFFSET) )
#define IIC1_COMP_TYPE_ADR           (   (IIC1_BASE_ADR + IIC_COMP_TYPE_OFFSET) )
#define IIC1_CPING_1BIT_WR           (   IIC1_TAR_ADR )
#define IIC2_BASE_ADR                (   (PBI_AP2_CONTROL_ADR + 0x20000) )
#define IIC2_CON_ADR                 (   (IIC2_BASE_ADR + IIC_CON_OFFSET) )
#define IIC2_TAR_ADR                 (   (IIC2_BASE_ADR + IIC_TAR_OFFSET) )
#define IIC2_SAR_ADR                 (   (IIC2_BASE_ADR + IIC_SAR_OFFSET) )
#define IIC2_HS_MADDR_ADR            (   (IIC2_BASE_ADR + IIC_HS_MADDR_OFFSET) )
#define IIC2_DATA_CMD_ADR            (   (IIC2_BASE_ADR + IIC_DATA_CMD_OFFSET) )
#define IIC2_SS_HCNT_ADR             (   (IIC2_BASE_ADR + IIC_SS_HCNT_OFFSET) )
#define IIC2_SS_LCNT_ADR             (   (IIC2_BASE_ADR + IIC_SS_LCNT_OFFSET) )
#define IIC2_FS_HCNT_ADR             (   (IIC2_BASE_ADR + IIC_FS_HCNT_OFFSET) )
#define IIC2_FS_LCNT_ADR             (   (IIC2_BASE_ADR + IIC_FS_LCNT_OFFSET) )
#define IIC2_HS_HCNT_ADR             (   (IIC2_BASE_ADR + IIC_HS_HCNT_OFFSET) )
#define IIC2_HS_LCNT_ADR             (   (IIC2_BASE_ADR + IIC_HS_LCNT_OFFSET) )
#define IIC2_INTR_STAT_ADR           (   (IIC2_BASE_ADR + IIC_INTR_STAT_OFFSET) )
#define IIC2_INTR_MASK_ADR           (   (IIC2_BASE_ADR + IIC_INTR_MASK_OFFSET) )
#define IIC2_RAW_INTR_STAT_ADR       (   (IIC2_BASE_ADR + IIC_RAW_INTR_STAT_OFFSET) )
#define IIC2_RX_TL_ADR               (   (IIC2_BASE_ADR + IIC_RX_TL_OFFSET) )
#define IIC2_TX_TL_ADR               (   (IIC2_BASE_ADR + IIC_TX_TL_OFFSET) )
#define IIC2_CLR_INTR_ADR            (   (IIC2_BASE_ADR + IIC_CLR_INTR_OFFSET) )
#define IIC2_CLR_RX_UNDER_ADR        (   (IIC2_BASE_ADR + IIC_CLR_RX_UNDER_OFFSET) )
#define IIC2_CLR_RX_OVER_ADR         (   (IIC2_BASE_ADR + IIC_CLR_RX_OVER_OFFSET) )
#define IIC2_CLR_TX_OVER_ADR         (   (IIC2_BASE_ADR + IIC_CLR_TX_OVER_OFFSET) )
#define IIC2_CLR_RD_REQ_ADR          (   (IIC2_BASE_ADR + IIC_CLR_RD_REQ_OFFSET) )
#define IIC2_CLR_TX_ABRT_ADR         (   (IIC2_BASE_ADR + IIC_CLR_TX_ABRT_OFFSET) )
#define IIC2_CLR_RX_DONE_ADR         (   (IIC2_BASE_ADR + IIC_CLR_RX_DONE_OFFSET) )
#define IIC2_CLR_ACTIVITY_ADR        (   (IIC2_BASE_ADR + IIC_CLR_ACTIVITY_OFFSET) )
#define IIC2_CLR_STOP_DET_ADR        (   (IIC2_BASE_ADR + IIC_CLR_STOP_DET_OFFSET) )
#define IIC2_CLR_START_DET_ADR       (   (IIC2_BASE_ADR + IIC_CLR_START_DET_OFFSET) )
#define IIC2_CLR_GEN_CALL_ADR        (   (IIC2_BASE_ADR + IIC_CLR_GEN_CALL_OFFSET) )
#define IIC2_ENABLE_ADR              (   (IIC2_BASE_ADR + IIC_ENABLE_OFFSET) )
#define IIC2_STATUS_ADR              (   (IIC2_BASE_ADR + IIC_STATUS_OFFSET) )
#define IIC2_TXFLR_ADR               (   (IIC2_BASE_ADR + IIC_TXFLR_OFFSET) )
#define IIC2_RXFLR_ADR               (   (IIC2_BASE_ADR + IIC_RXFLR_OFFSET) )
#define IIC2_SDA_HOLD_ADR            (   (IIC2_BASE_ADR + IIC_SDA_HOLD_OFFSET) )
#define IIC2_TX_ABRT_SOURCE_ADR      (   (IIC2_BASE_ADR + IIC_TX_ABRT_SOURCE_OFFSET) )
#define IIC2_SLV_DATA_NACL_ONLY_ADR  (   (IIC2_BASE_ADR + IIC_SLV_DATA_NACL_ONLY_OFFSET) )
#define IIC2_DMA_CR_ADR              (   (IIC2_BASE_ADR + IIC_DMA_CR_OFFSET) )
#define IIC2_DMA_TDLR_ADR            (   (IIC2_BASE_ADR + IIC_DMA_TDLR_OFFSET) )
#define IIC2_DMA_RDLR_ADR            (   (IIC2_BASE_ADR + IIC_DMA_RDLR_OFFSET) )
#define IIC2_SDA_SETUP_ADR           (   (IIC2_BASE_ADR + IIC_SDA_SETUP_OFFSET) )
#define IIC2_ACK_GENERAL_CALL_ADR    (   (IIC2_BASE_ADR + IIC_ACK_GENERAL_CALL_OFFSET) )
#define IIC2_ENABLE_STATUS_ADR       (   (IIC2_BASE_ADR + IIC_ENABLE_STATUS_OFFSET) )
#define IIC2_FS_SPKLEN_ADR           (   (IIC2_BASE_ADR + IIC_FS_SPKLEN_OFFSET) )
#define IIC2_HS_SPKLEN_ADR           (   (IIC2_BASE_ADR + IIC_HS_SPKLEN_OFFSET) )
#define IIC2_COMP_PARAM_1_ADR        (   (IIC2_BASE_ADR + IIC_COMP_PARAM_1_OFFSET) )
#define IIC2_COMP_VERSION_ADR        (   (IIC2_BASE_ADR + IIC_COMP_VERSION_OFFSET) )
#define IIC2_COMP_TYPE_ADR           (   (IIC2_BASE_ADR + IIC_COMP_TYPE_OFFSET) )
#define IIC2_CPING_1BIT_WR           (   IIC2_TAR_ADR )
#define IIC3_BASE_ADR                (   (PBI_AP2_CONTROL_ADR + 0x30000) )
#define IIC3_CON_ADR                 (   (IIC3_BASE_ADR + IIC_CON_OFFSET) )
#define IIC3_TAR_ADR                 (   (IIC3_BASE_ADR + IIC_TAR_OFFSET) )
#define IIC3_SAR_ADR                 (   (IIC3_BASE_ADR + IIC_SAR_OFFSET) )
#define IIC3_HS_MADDR_ADR            (   (IIC3_BASE_ADR + IIC_HS_MADDR_OFFSET) )
#define IIC3_DATA_CMD_ADR            (   (IIC3_BASE_ADR + IIC_DATA_CMD_OFFSET) )
#define IIC3_SS_HCNT_ADR             (   (IIC3_BASE_ADR + IIC_SS_HCNT_OFFSET) )
#define IIC3_SS_LCNT_ADR             (   (IIC3_BASE_ADR + IIC_SS_LCNT_OFFSET) )
#define IIC3_FS_HCNT_ADR             (   (IIC3_BASE_ADR + IIC_FS_HCNT_OFFSET) )
#define IIC3_FS_LCNT_ADR             (   (IIC3_BASE_ADR + IIC_FS_LCNT_OFFSET) )
#define IIC3_HS_HCNT_ADR             (   (IIC3_BASE_ADR + IIC_HS_HCNT_OFFSET) )
#define IIC3_HS_LCNT_ADR             (   (IIC3_BASE_ADR + IIC_HS_LCNT_OFFSET) )
#define IIC3_INTR_STAT_ADR           (   (IIC3_BASE_ADR + IIC_INTR_STAT_OFFSET) )
#define IIC3_INTR_MASK_ADR           (   (IIC3_BASE_ADR + IIC_INTR_MASK_OFFSET) )
#define IIC3_RAW_INTR_STAT_ADR       (   (IIC3_BASE_ADR + IIC_RAW_INTR_STAT_OFFSET) )
#define IIC3_RX_TL_ADR               (   (IIC3_BASE_ADR + IIC_RX_TL_OFFSET) )
#define IIC3_TX_TL_ADR               (   (IIC3_BASE_ADR + IIC_TX_TL_OFFSET) )
#define IIC3_CLR_INTR_ADR            (   (IIC3_BASE_ADR + IIC_CLR_INTR_OFFSET) )
#define IIC3_CLR_RX_UNDER_ADR        (   (IIC3_BASE_ADR + IIC_CLR_RX_UNDER_OFFSET) )
#define IIC3_CLR_RX_OVER_ADR         (   (IIC3_BASE_ADR + IIC_CLR_RX_OVER_OFFSET) )
#define IIC3_CLR_TX_OVER_ADR         (   (IIC3_BASE_ADR + IIC_CLR_TX_OVER_OFFSET) )
#define IIC3_CLR_RD_REQ_ADR          (   (IIC3_BASE_ADR + IIC_CLR_RD_REQ_OFFSET) )
#define IIC3_CLR_TX_ABRT_ADR         (   (IIC3_BASE_ADR + IIC_CLR_TX_ABRT_OFFSET) )
#define IIC3_CLR_RX_DONE_ADR         (   (IIC3_BASE_ADR + IIC_CLR_RX_DONE_OFFSET) )
#define IIC3_CLR_ACTIVITY_ADR        (   (IIC3_BASE_ADR + IIC_CLR_ACTIVITY_OFFSET) )
#define IIC3_CLR_STOP_DET_ADR        (   (IIC3_BASE_ADR + IIC_CLR_STOP_DET_OFFSET) )
#define IIC3_CLR_START_DET_ADR       (   (IIC3_BASE_ADR + IIC_CLR_START_DET_OFFSET) )
#define IIC3_CLR_GEN_CALL_ADR        (   (IIC3_BASE_ADR + IIC_CLR_GEN_CALL_OFFSET) )
#define IIC3_ENABLE_ADR              (   (IIC3_BASE_ADR + IIC_ENABLE_OFFSET) )
#define IIC3_STATUS_ADR              (   (IIC3_BASE_ADR + IIC_STATUS_OFFSET) )
#define IIC3_TXFLR_ADR               (   (IIC3_BASE_ADR + IIC_TXFLR_OFFSET) )
#define IIC3_RXFLR_ADR               (   (IIC3_BASE_ADR + IIC_RXFLR_OFFSET) )
#define IIC3_SDA_HOLD_ADR            (   (IIC3_BASE_ADR + IIC_SDA_HOLD_OFFSET) )
#define IIC3_TX_ABRT_SOURCE_ADR      (   (IIC3_BASE_ADR + IIC_TX_ABRT_SOURCE_OFFSET) )
#define IIC3_SLV_DATA_NACL_ONLY_ADR  (   (IIC3_BASE_ADR + IIC_SLV_DATA_NACL_ONLY_OFFSET) )
#define IIC3_DMA_CR_ADR              (   (IIC3_BASE_ADR + IIC_DMA_CR_OFFSET) )
#define IIC3_DMA_TDLR_ADR            (   (IIC3_BASE_ADR + IIC_DMA_TDLR_OFFSET) )
#define IIC3_DMA_RDLR_ADR            (   (IIC3_BASE_ADR + IIC_DMA_RDLR_OFFSET) )
#define IIC3_SDA_SETUP_ADR           (   (IIC3_BASE_ADR + IIC_SDA_SETUP_OFFSET) )
#define IIC3_ACK_GENERAL_CALL_ADR    (   (IIC3_BASE_ADR + IIC_ACK_GENERAL_CALL_OFFSET) )
#define IIC3_ENABLE_STATUS_ADR       (   (IIC3_BASE_ADR + IIC_ENABLE_STATUS_OFFSET) )
#define IIC3_FS_SPKLEN_ADR           (   (IIC3_BASE_ADR + IIC_FS_SPKLEN_OFFSET) )
#define IIC3_HS_SPKLEN_ADR           (   (IIC3_BASE_ADR + IIC_HS_SPKLEN_OFFSET) )
#define IIC3_COMP_PARAM_1_ADR        (   (IIC3_BASE_ADR + IIC_COMP_PARAM_1_OFFSET) )
#define IIC3_COMP_VERSION_ADR        (   (IIC3_BASE_ADR + IIC_COMP_VERSION_OFFSET) )
#define IIC3_COMP_TYPE_ADR           (   (IIC3_BASE_ADR + IIC_COMP_TYPE_OFFSET) )
#define IIC3_CPING_1BIT_WR           (   IIC3_TAR_ADR )
#define IIC4_BASE_ADR                (   (PBI_AP2_CONTROL_ADR + 0x40000) )
#define IIC4_CON_ADR                 (   (IIC4_BASE_ADR + IIC_CON_OFFSET) )
#define IIC4_TAR_ADR                 (   (IIC4_BASE_ADR + IIC_TAR_OFFSET) )
#define IIC4_SAR_ADR                 (   (IIC4_BASE_ADR + IIC_SAR_OFFSET) )
#define IIC4_HS_MADDR_ADR            (   (IIC4_BASE_ADR + IIC_HS_MADDR_OFFSET) )
#define IIC4_DATA_CMD_ADR            (   (IIC4_BASE_ADR + IIC_DATA_CMD_OFFSET) )
#define IIC4_SS_HCNT_ADR             (   (IIC4_BASE_ADR + IIC_SS_HCNT_OFFSET) )
#define IIC4_SS_LCNT_ADR             (   (IIC4_BASE_ADR + IIC_SS_LCNT_OFFSET) )
#define IIC4_FS_HCNT_ADR             (   (IIC4_BASE_ADR + IIC_FS_HCNT_OFFSET) )
#define IIC4_FS_LCNT_ADR             (   (IIC4_BASE_ADR + IIC_FS_LCNT_OFFSET) )
#define IIC4_HS_HCNT_ADR             (   (IIC4_BASE_ADR + IIC_HS_HCNT_OFFSET) )
#define IIC4_HS_LCNT_ADR             (   (IIC4_BASE_ADR + IIC_HS_LCNT_OFFSET) )
#define IIC4_INTR_STAT_ADR           (   (IIC4_BASE_ADR + IIC_INTR_STAT_OFFSET) )
#define IIC4_INTR_MASK_ADR           (   (IIC4_BASE_ADR + IIC_INTR_MASK_OFFSET) )
#define IIC4_RAW_INTR_STAT_ADR       (   (IIC4_BASE_ADR + IIC_RAW_INTR_STAT_OFFSET) )
#define IIC4_RX_TL_ADR               (   (IIC4_BASE_ADR + IIC_RX_TL_OFFSET) )
#define IIC4_TX_TL_ADR               (   (IIC4_BASE_ADR + IIC_TX_TL_OFFSET) )
#define IIC4_CLR_INTR_ADR            (   (IIC4_BASE_ADR + IIC_CLR_INTR_OFFSET) )
#define IIC4_CLR_RX_UNDER_ADR        (   (IIC4_BASE_ADR + IIC_CLR_RX_UNDER_OFFSET) )
#define IIC4_CLR_RX_OVER_ADR         (   (IIC4_BASE_ADR + IIC_CLR_RX_OVER_OFFSET) )
#define IIC4_CLR_TX_OVER_ADR         (   (IIC4_BASE_ADR + IIC_CLR_TX_OVER_OFFSET) )
#define IIC4_CLR_RD_REQ_ADR          (   (IIC4_BASE_ADR + IIC_CLR_RD_REQ_OFFSET) )
#define IIC4_CLR_TX_ABRT_ADR         (   (IIC4_BASE_ADR + IIC_CLR_TX_ABRT_OFFSET) )
#define IIC4_CLR_RX_DONE_ADR         (   (IIC4_BASE_ADR + IIC_CLR_RX_DONE_OFFSET) )
#define IIC4_CLR_ACTIVITY_ADR        (   (IIC4_BASE_ADR + IIC_CLR_ACTIVITY_OFFSET) )
#define IIC4_CLR_STOP_DET_ADR        (   (IIC4_BASE_ADR + IIC_CLR_STOP_DET_OFFSET) )
#define IIC4_CLR_START_DET_ADR       (   (IIC4_BASE_ADR + IIC_CLR_START_DET_OFFSET) )
#define IIC4_CLR_GEN_CALL_ADR        (   (IIC4_BASE_ADR + IIC_CLR_GEN_CALL_OFFSET) )
#define IIC4_ENABLE_ADR              (   (IIC4_BASE_ADR + IIC_ENABLE_OFFSET) )
#define IIC4_STATUS_ADR              (   (IIC4_BASE_ADR + IIC_STATUS_OFFSET) )
#define IIC4_TXFLR_ADR               (   (IIC4_BASE_ADR + IIC_TXFLR_OFFSET) )
#define IIC4_RXFLR_ADR               (   (IIC4_BASE_ADR + IIC_RXFLR_OFFSET) )
#define IIC4_SDA_HOLD_ADR            (   (IIC4_BASE_ADR + IIC_SDA_HOLD_OFFSET) )
#define IIC4_TX_ABRT_SOURCE_ADR      (   (IIC4_BASE_ADR + IIC_TX_ABRT_SOURCE_OFFSET) )
#define IIC4_SLV_DATA_NACL_ONLY_ADR  (   (IIC4_BASE_ADR + IIC_SLV_DATA_NACL_ONLY_OFFSET) )
#define IIC4_DMA_CR_ADR              (   (IIC4_BASE_ADR + IIC_DMA_CR_OFFSET) )
#define IIC4_DMA_TDLR_ADR            (   (IIC4_BASE_ADR + IIC_DMA_TDLR_OFFSET) )
#define IIC4_DMA_RDLR_ADR            (   (IIC4_BASE_ADR + IIC_DMA_RDLR_OFFSET) )
#define IIC4_SDA_SETUP_ADR           (   (IIC4_BASE_ADR + IIC_SDA_SETUP_OFFSET) )
#define IIC4_ACK_GENERAL_CALL_ADR    (   (IIC4_BASE_ADR + IIC_ACK_GENERAL_CALL_OFFSET) )
#define IIC4_ENABLE_STATUS_ADR       (   (IIC4_BASE_ADR + IIC_ENABLE_STATUS_OFFSET) )
#define IIC4_FS_SPKLEN_ADR           (   (IIC4_BASE_ADR + IIC_FS_SPKLEN_OFFSET) )
#define IIC4_HS_SPKLEN_ADR           (   (IIC4_BASE_ADR + IIC_HS_SPKLEN_OFFSET) )
#define IIC4_COMP_PARAM_1_ADR        (   (IIC4_BASE_ADR + IIC_COMP_PARAM_1_OFFSET) )
#define IIC4_COMP_VERSION_ADR        (   (IIC4_BASE_ADR + IIC_COMP_VERSION_OFFSET) )
#define IIC4_COMP_TYPE_ADR           (   (IIC4_BASE_ADR + IIC_COMP_TYPE_OFFSET) )
#define IIC4_CPING_1BIT_WR           (   IIC4_TAR_ADR )
#define SPI0_BASE_ADR                       (  (PBI_AP1_CONTROL_ADR + 0xC0000) )
#define SPI0_CTRLR0_ADR                     (  (SPI0_BASE_ADR +  0x0) )
#define SPI0_CTRLR1_ADR                     (  (SPI0_BASE_ADR +  0x4) )
#define SPI0_SSIENR_ADR                     (  (SPI0_BASE_ADR +  0x8) )
#define SPI0_MWCR_ADR                       (  (SPI0_BASE_ADR +  0xc) )
#define SPI0_SER_ADR                        (  (SPI0_BASE_ADR + 0x10) )
#define SPI0_BAUDR_ADR                      (  (SPI0_BASE_ADR + 0x14) )
#define SPI0_TXFTLR_ADR                     (  (SPI0_BASE_ADR + 0x18) )
#define SPI0_RXFTLR_ADR                     (  (SPI0_BASE_ADR + 0x1c) )
#define SPI0_TXFLR_ADR                      (  (SPI0_BASE_ADR + 0x20) )
#define SPI0_RXFLR_ADR                      (  (SPI0_BASE_ADR + 0x24) )
#define SPI0_SR_ADR                         (  (SPI0_BASE_ADR + 0x28) )
#define SPI0_IMR_ADR                        (  (SPI0_BASE_ADR + 0x2c) )
#define SPI0_ISR_ADR                        (  (SPI0_BASE_ADR + 0x30) )
#define SPI0_RISR_ADR                       (  (SPI0_BASE_ADR + 0x34) )
#define SPI0_TXOICR_ADR                     (  (SPI0_BASE_ADR + 0x38) )
#define SPI0_RXOICR_ADR                     (  (SPI0_BASE_ADR + 0x3c) )
#define SPI0_RXUICR_ADR                     (  (SPI0_BASE_ADR + 0x40) )
#define SPI0_MSTICR_ADR                     (  (SPI0_BASE_ADR + 0x44) )
#define SPI0_ICR_ADR                        (  (SPI0_BASE_ADR + 0x48) )
#define SPI0_DMACR_ADR                      (  (SPI0_BASE_ADR + 0x4c) )
#define SPI0_DMATDLR_ADR                    (  (SPI0_BASE_ADR + 0x50) )
#define SPI0_DMARDLR_ADR                    (  (SPI0_BASE_ADR + 0x54) )
#define SPI0_IDR_ADR                        (  (SPI0_BASE_ADR + 0x58) )
#define SPI0_SSI_COMP_VERSION_ADR           (  (SPI0_BASE_ADR + 0x5c) )
#define SPI0_DR_ADR                         (  (SPI0_BASE_ADR + 0x60) )
#define SPI0_RX_SAMPLE_DLY_ADR              (  (SPI0_BASE_ADR + 0xf0) )
#define SPI0_SPI_CTRLR0_OFFSET              (  (SPI0_BASE_ADR + 0xf4) )
#define SPI0_RSVD_1_ADR                     (  (SPI0_BASE_ADR + 0xf8) )
#define SPI0_RSVD_2_ADR                     (  (SPI0_BASE_ADR + 0xfc) )
#define SPI1_BASE_ADR                       (  (PBI_AP1_CONTROL_ADR + 0xC2000) )
#define SPI1_CTRLR0_ADR                     (  (SPI1_BASE_ADR +  0x0) )
#define SPI1_CTRLR1_ADR                     (  (SPI1_BASE_ADR +  0x4) )
#define SPI1_SSIENR_ADR                     (  (SPI1_BASE_ADR +  0x8) )
#define SPI1_MWCR_ADR                       (  (SPI1_BASE_ADR +  0xc) )
#define SPI1_SER_ADR                        (  (SPI1_BASE_ADR + 0x10) )
#define SPI1_BAUDR_ADR                      (  (SPI1_BASE_ADR + 0x14) )
#define SPI1_TXFTLR_ADR                     (  (SPI1_BASE_ADR + 0x18) )
#define SPI1_RXFTLR_ADR                     (  (SPI1_BASE_ADR + 0x1c) )
#define SPI1_TXFLR_ADR                      (  (SPI1_BASE_ADR + 0x20) )
#define SPI1_RXFLR_ADR                      (  (SPI1_BASE_ADR + 0x24) )
#define SPI1_SR_ADR                         (  (SPI1_BASE_ADR + 0x28) )
#define SPI1_IMR_ADR                        (  (SPI1_BASE_ADR + 0x2c) )
#define SPI1_ISR_ADR                        (  (SPI1_BASE_ADR + 0x30) )
#define SPI1_RISR_ADR                       (  (SPI1_BASE_ADR + 0x34) )
#define SPI1_TXOICR_ADR                     (  (SPI1_BASE_ADR + 0x38) )
#define SPI1_RXOICR_ADR                     (  (SPI1_BASE_ADR + 0x3c) )
#define SPI1_RXUICR_ADR                     (  (SPI1_BASE_ADR + 0x40) )
#define SPI1_MSTICR_ADR                     (  (SPI1_BASE_ADR + 0x44) )
#define SPI1_ICR_ADR                        (  (SPI1_BASE_ADR + 0x48) )
#define SPI1_DMACR_ADR                      (  (SPI1_BASE_ADR + 0x4c) )
#define SPI1_DMATDLR_ADR                    (  (SPI1_BASE_ADR + 0x50) )
#define SPI1_DMARDLR_ADR                    (  (SPI1_BASE_ADR + 0x54) )
#define SPI1_IDR_ADR                        (  (SPI1_BASE_ADR + 0x58) )
#define SPI1_SSI_COMP_VERSION_ADR           (  (SPI1_BASE_ADR + 0x5c) )
#define SPI1_DR_ADR                         (  (SPI1_BASE_ADR + 0x60) )
#define SPI1_RX_SAMPLE_DLY_ADR              (  (SPI1_BASE_ADR + 0xf0) )
#define SPI1_SPI_CTRLR0_OFFSET              (  (SPI1_BASE_ADR + 0xf4) )
#define SPI1_RSVD_1_ADR                     (  (SPI1_BASE_ADR + 0xf8) )
#define SPI1_RSVD_2_ADR                     (  (SPI1_BASE_ADR + 0xfc) )
#define SPI2_BASE_ADR                       (  (PBI_AP1_CONTROL_ADR + 0xC4000) )
#define SPI2_CTRLR0_ADR                     (  (SPI2_BASE_ADR +  0x0) )
#define SPI2_CTRLR1_ADR                     (  (SPI2_BASE_ADR +  0x4) )
#define SPI2_SSIENR_ADR                     (  (SPI2_BASE_ADR +  0x8) )
#define SPI2_MWCR_ADR                       (  (SPI2_BASE_ADR +  0xc) )
#define SPI2_SER_ADR                        (  (SPI2_BASE_ADR + 0x10) )
#define SPI2_BAUDR_ADR                      (  (SPI2_BASE_ADR + 0x14) )
#define SPI2_TXFTLR_ADR                     (  (SPI2_BASE_ADR + 0x18) )
#define SPI2_RXFTLR_ADR                     (  (SPI2_BASE_ADR + 0x1c) )
#define SPI2_TXFLR_ADR                      (  (SPI2_BASE_ADR + 0x20) )
#define SPI2_RXFLR_ADR                      (  (SPI2_BASE_ADR + 0x24) )
#define SPI2_SR_ADR                         (  (SPI2_BASE_ADR + 0x28) )
#define SPI2_IMR_ADR                        (  (SPI2_BASE_ADR + 0x2c) )
#define SPI2_ISR_ADR                        (  (SPI2_BASE_ADR + 0x30) )
#define SPI2_RISR_ADR                       (  (SPI2_BASE_ADR + 0x34) )
#define SPI2_TXOICR_ADR                     (  (SPI2_BASE_ADR + 0x38) )
#define SPI2_RXOICR_ADR                     (  (SPI2_BASE_ADR + 0x3c) )
#define SPI2_RXUICR_ADR                     (  (SPI2_BASE_ADR + 0x40) )
#define SPI2_MSTICR_ADR                     (  (SPI2_BASE_ADR + 0x44) )
#define SPI2_ICR_ADR                        (  (SPI2_BASE_ADR + 0x48) )
#define SPI2_DMACR_ADR                      (  (SPI2_BASE_ADR + 0x4c) )
#define SPI2_DMATDLR_ADR                    (  (SPI2_BASE_ADR + 0x50) )
#define SPI2_DMARDLR_ADR                    (  (SPI2_BASE_ADR + 0x54) )
#define SPI2_IDR_ADR                        (  (SPI2_BASE_ADR + 0x58) )
#define SPI2_SSI_COMP_VERSION_ADR           (  (SPI2_BASE_ADR + 0x5c) )
#define SPI2_DR_ADR                         (  (SPI2_BASE_ADR + 0x60) )
#define SPI2_RX_SAMPLE_DLY_ADR              (  (SPI2_BASE_ADR + 0xf0) )
#define SPI2_SPI_CTRLR0_OFFSET              (  (SPI2_BASE_ADR + 0xf4) )
#define SPI2_RSVD_1_ADR                     (  (SPI2_BASE_ADR + 0xf8) )
#define SPI2_RSVD_2_ADR                     (  (SPI2_BASE_ADR + 0xfc) )
#define SPI3_BASE_ADR                       (  (PBI_AP1_CONTROL_ADR + 0xC6000) )
#define SPI3_CTRLR0_ADR                     (  (SPI3_BASE_ADR +  0x0) )
#define SPI3_CTRLR1_ADR                     (  (SPI3_BASE_ADR +  0x4) )
#define SPI3_SSIENR_ADR                     (  (SPI3_BASE_ADR +  0x8) )
#define SPI3_MWCR_ADR                       (  (SPI3_BASE_ADR +  0xc) )
#define SPI3_SER_ADR                        (  (SPI3_BASE_ADR + 0x10) )
#define SPI3_BAUDR_ADR                      (  (SPI3_BASE_ADR + 0x14) )
#define SPI3_TXFTLR_ADR                     (  (SPI3_BASE_ADR + 0x18) )
#define SPI3_RXFTLR_ADR                     (  (SPI3_BASE_ADR + 0x1c) )
#define SPI3_TXFLR_ADR                      (  (SPI3_BASE_ADR + 0x20) )
#define SPI3_RXFLR_ADR                      (  (SPI3_BASE_ADR + 0x24) )
#define SPI3_SR_ADR                         (  (SPI3_BASE_ADR + 0x28) )
#define SPI3_IMR_ADR                        (  (SPI3_BASE_ADR + 0x2c) )
#define SPI3_ISR_ADR                        (  (SPI3_BASE_ADR + 0x30) )
#define SPI3_RISR_ADR                       (  (SPI3_BASE_ADR + 0x34) )
#define SPI3_TXOICR_ADR                     (  (SPI3_BASE_ADR + 0x38) )
#define SPI3_RXOICR_ADR                     (  (SPI3_BASE_ADR + 0x3c) )
#define SPI3_RXUICR_ADR                     (  (SPI3_BASE_ADR + 0x40) )
#define SPI3_MSTICR_ADR                     (  (SPI3_BASE_ADR + 0x44) )
#define SPI3_ICR_ADR                        (  (SPI3_BASE_ADR + 0x48) )
#define SPI3_DMACR_ADR                      (  (SPI3_BASE_ADR + 0x4c) )
#define SPI3_DMATDLR_ADR                    (  (SPI3_BASE_ADR + 0x50) )
#define SPI3_DMARDLR_ADR                    (  (SPI3_BASE_ADR + 0x54) )
#define SPI3_IDR_ADR                        (  (SPI3_BASE_ADR + 0x58) )
#define SPI3_SSI_COMP_VERSION_ADR           (  (SPI3_BASE_ADR + 0x5c) )
#define SPI3_DR_ADR                         (  (SPI3_BASE_ADR + 0x60) )
#define SPI3_RX_SAMPLE_DLY_ADR              (  (SPI3_BASE_ADR + 0xf0) )
#define SPI3_SPI_CTRLR0_OFFSET              (  (SPI3_BASE_ADR + 0xf4) )
#define SPI3_RSVD_1_ADR                     (  (SPI3_BASE_ADR + 0xf8) )
#define SPI3_RSVD_2_ADR                     (  (SPI3_BASE_ADR + 0xfc) )
#define SPI_CTRLR0_OFFSET                     (  ( 0x0) )
#define SPI_CTRLR1_OFFSET                     (  ( 0x4) )
#define SPI_SSIENR_OFFSET                     (  ( 0x8) )
#define SPI_MWCR_OFFSET                       (  ( 0xc) )
#define SPI_SER_OFFSET                        (  (0x10) )
#define SPI_BAUDR_OFFSET                      (  (0x14) )
#define SPI_TXFTLR_OFFSET                     (  (0x18) )
#define SPI_RXFTLR_OFFSET                     (  (0x1c) )
#define SPI_TXFLR_OFFSET                      (  (0x20) )
#define SPI_RXFLR_OFFSET                      (  (0x24) )
#define SPI_SR_OFFSET                         (  (0x28) )
#define SPI_IMR_OFFSET                        (  (0x2c) )
#define SPI_ISR_OFFSET                        (  (0x30) )
#define SPI_RISR_OFFSET                       (  (0x34) )
#define SPI_TXOICR_OFFSET                     (  (0x38) )
#define SPI_RXOICR_OFFSET                     (  (0x3c) )
#define SPI_RXUICR_OFFSET                     (  (0x40) )
#define SPI_MSTICR_OFFSET                     (  (0x44) )
#define SPI_ICR_OFFSET                        (  (0x48) )
#define SPI_DMACR_OFFSET                      (  (0x4c) )
#define SPI_DMATDLR_OFFSET                    (  (0x50) )
#define SPI_DMARDLR_OFFSET                    (  (0x54) )
#define SPI_IDR_OFFSET                        (  (0x58) )
#define SPI_SSI_COMP_VERSION_OFFSET           (  (0x5c) )
#define SPI_DR_OFFSET                         (  (0x60) )
#define SPI_RX_SAMPLE_DLY_OFFSET              (  (0xf0) )
#define SPI_SPI_CTRLR0_OFFSET                 (  (0xf4) )
#define SPI_RSVD_1_OFFSET                     (  (0xf8) )
#define SPI_RSVD_2_OFFSET                     (  (0xfc) )
#define I2S_IER                                   (   0x000 )
#define I2S_IRER                                  (   0x004 )
#define I2S_ITER                                  (   0x008 )
#define I2S_CER                                   (   0x00c )
#define I2S_CCR                                   (   0x010 )
#define I2S_RXFFR                                 (   0x014 )
#define I2S_TXFFR                                 (   0x018 )
  #define I2S_LRBR0                                 (   0x020 )
  #define I2S_LTHR0                                 (   0x020 )
  #define I2S_RRBR0                                 (   0x024 )
  #define I2S_RTHR0                                 (   0x024 )
  #define I2S_RER0                                  (   0x028 )
  #define I2S_TER0                                  (   0x02c )
  #define I2S_RCR0                                  (   0x030 )
  #define I2S_TCR0                                  (   0x034 )
  #define I2S_ISR0                                  (   0x038 )
  #define I2S_IMR0                                  (   0x03c )
  #define I2S_ROR0                                  (   0x040 )
  #define I2S_TOR0                                  (   0x044 )
  #define I2S_RFCR0                                 (   0x048 )
  #define I2S_TFCR0                                 (   0x04c )
  #define I2S_RFF0                                  (   0x050 )
  #define I2S_TFF0                                  (   0x054 )
  #define I2S_LRBR1                                 (   0x060 )
  #define I2S_LTHR1                                 (   0x060 )
  #define I2S_RRBR1                                 (   0x064 )
  #define I2S_RTHR1                                 (   0x064 )
  #define I2S_RER1                                  (   0x068 )
  #define I2S_TER1                                  (   0x06c )
  #define I2S_RCR1                                  (   0x070 )
  #define I2S_TCR1                                  (   0x074 )
  #define I2S_ISR1                                  (   0x078 )
  #define I2S_IMR1                                  (   0x07c )
  #define I2S_ROR1                                  (   0x080 )
  #define I2S_TOR1                                  (   0x084 )
  #define I2S_RFCR1                                 (   0x088 )
  #define I2S_TFCR1                                 (   0x08c )
  #define I2S_RFF1                                  (   0x090 )
  #define I2S_TFF1                                  (   0x094 )
  #define I2S_LRBR2                                 (   0x0a0 )
  #define I2S_LTHR2                                 (   0x0a0 )
  #define I2S_RRBR2                                 (   0x0a4 )
  #define I2S_RTHR2                                 (   0x0a4 )
  #define I2S_RER2                                  (   0x0a8 )
  #define I2S_TER2                                  (   0x0ac )
  #define I2S_RCR2                                  (   0x0b0 )
  #define I2S_TCR2                                  (   0x0b4 )
  #define I2S_ISR2                                  (   0x0b8 )
  #define I2S_IMR2                                  (   0x0bc )
  #define I2S_ROR2                                  (   0x0c0 )
  #define I2S_TOR2                                  (   0x0c4 )
  #define I2S_RFCR2                                 (   0x0c8 )
  #define I2S_TFCR2                                 (   0x0cc )
  #define I2S_RFF2                                  (   0x0d0 )
  #define I2S_TFF2                                  (   0x0d4 )
  #define I2S_LRBR3                                 (   0x0e0 )
  #define I2S_LTHR3                                 (   0x0e0 )
  #define I2S_RRBR3                                 (   0x0e4 )
  #define I2S_RTHR3                                 (   0x0e4 )
  #define I2S_RER3                                  (   0x0e8 )
  #define I2S_TER3                                  (   0x0ec )
  #define I2S_RCR3                                  (   0x0f0 )
  #define I2S_TCR3                                  (   0x0f4 )
  #define I2S_ISR3                                  (   0x0f8 )
  #define I2S_IMR3                                  (   0x0fc )
  #define I2S_ROR3                                  (   0x100 )
  #define I2S_TOR3                                  (   0x104 )
  #define I2S_RFCR3                                 (   0x108 )
  #define I2S_TFCR3                                 (   0x10c )
  #define I2S_RFF3                                  (   0x110 )
  #define I2S_TFF3                                  (   0x114 )
  #define I2S_RXDMA                                 (   0x1c0 )
  #define I2S_RRXDMA                                (   0x1c4 )
  #define I2S_TXDMA                                 (   0x1c8 )
  #define I2S_RTXDMA                                (   0x1cc )
  #define I2S_COMP_PARAM_2                          (   0x1f0 )
  #define I2S_COMP_PARAM_1                          (   0x1f4 )
  #define I2S_COMP_VERSION                          (   0x1f8 )
  #define I2S_COMP_TYPE                             (   0x1fc )
  #define I2S_DMACR                                 (   0x200 )
  #define I2S0_BASE_ADR                              (   (PBI_AP1_CONTROL_ADR + 0x10000     ) )
  #define I2S0_IER                                   (   (I2S0_BASE_ADR + I2S_IER          ) )
  #define I2S0_IRER                                  (   (I2S0_BASE_ADR + I2S_IRER         ) )
  #define I2S0_ITER                                  (   (I2S0_BASE_ADR + I2S_ITER         ) )
  #define I2S0_CER                                   (   (I2S0_BASE_ADR + I2S_CER          ) )
  #define I2S0_CCR                                   (   (I2S0_BASE_ADR + I2S_CCR          ) )
  #define I2S0_RXFFR                                 (   (I2S0_BASE_ADR + I2S_RXFFR        ) )
  #define I2S0_TXFFR                                 (   (I2S0_BASE_ADR + I2S_TXFFR        ) )
  #define I2S0_LRBR0                                 (   (I2S0_BASE_ADR + I2S_LRBR0        ) )
  #define I2S0_LTHR0                                 (   (I2S0_BASE_ADR + I2S_LTHR0        ) )
  #define I2S0_RRBR0                                 (   (I2S0_BASE_ADR + I2S_RRBR0        ) )
  #define I2S0_RTHR0                                 (   (I2S0_BASE_ADR + I2S_RTHR0        ) )
  #define I2S0_RER0                                  (   (I2S0_BASE_ADR + I2S_RER0         ) )
  #define I2S0_TER0                                  (   (I2S0_BASE_ADR + I2S_TER0         ) )
  #define I2S0_RCR0                                  (   (I2S0_BASE_ADR + I2S_RCR0         ) )
  #define I2S0_TCR0                                  (   (I2S0_BASE_ADR + I2S_TCR0         ) )
  #define I2S0_ISR0                                  (   (I2S0_BASE_ADR + I2S_ISR0         ) )
  #define I2S0_IMR0                                  (   (I2S0_BASE_ADR + I2S_IMR0         ) )
  #define I2S0_ROR0                                  (   (I2S0_BASE_ADR + I2S_ROR0         ) )
  #define I2S0_TOR0                                  (   (I2S0_BASE_ADR + I2S_TOR0         ) )
  #define I2S0_RFCR0                                 (   (I2S0_BASE_ADR + I2S_RFCR0        ) )
  #define I2S0_TFCR0                                 (   (I2S0_BASE_ADR + I2S_TFCR0        ) )
  #define I2S0_RFF0                                  (   (I2S0_BASE_ADR + I2S_RFF0         ) )
  #define I2S0_TFF0                                  (   (I2S0_BASE_ADR + I2S_TFF0         ) )
  #define I2S0_LRBR1                                 (   (I2S0_BASE_ADR + I2S_LRBR1        ) )
  #define I2S0_LTHR1                                 (   (I2S0_BASE_ADR + I2S_LTHR1        ) )
  #define I2S0_RRBR1                                 (   (I2S0_BASE_ADR + I2S_RRBR1        ) )
  #define I2S0_RTHR1                                 (   (I2S0_BASE_ADR + I2S_RTHR1        ) )
  #define I2S0_RER1                                  (   (I2S0_BASE_ADR + I2S_RER1         ) )
  #define I2S0_TER1                                  (   (I2S0_BASE_ADR + I2S_TER1         ) )
  #define I2S0_RCR1                                  (   (I2S0_BASE_ADR + I2S_RCR1         ) )
  #define I2S0_TCR1                                  (   (I2S0_BASE_ADR + I2S_TCR1         ) )
  #define I2S0_ISR1                                  (   (I2S0_BASE_ADR + I2S_ISR1         ) )
  #define I2S0_IMR1                                  (   (I2S0_BASE_ADR + I2S_IMR1         ) )
  #define I2S0_ROR1                                  (   (I2S0_BASE_ADR + I2S_ROR1         ) )
  #define I2S0_TOR1                                  (   (I2S0_BASE_ADR + I2S_TOR1         ) )
  #define I2S0_RFCR1                                 (   (I2S0_BASE_ADR + I2S_RFCR1        ) )
  #define I2S0_TFCR1                                 (   (I2S0_BASE_ADR + I2S_TFCR1        ) )
  #define I2S0_RFF1                                  (   (I2S0_BASE_ADR + I2S_RFF1         ) )
  #define I2S0_TFF1                                  (   (I2S0_BASE_ADR + I2S_TFF1         ) )
  #define I2S0_LRBR2                                 (   (I2S0_BASE_ADR + I2S_LRBR2        ) )
  #define I2S0_LTHR2                                 (   (I2S0_BASE_ADR + I2S_LTHR2        ) )
  #define I2S0_RRBR2                                 (   (I2S0_BASE_ADR + I2S_RRBR2        ) )
  #define I2S0_RTHR2                                 (   (I2S0_BASE_ADR + I2S_RTHR2        ) )
  #define I2S0_RER2                                  (   (I2S0_BASE_ADR + I2S_RER2         ) )
  #define I2S0_TER2                                  (   (I2S0_BASE_ADR + I2S_TER2         ) )
  #define I2S0_RCR2                                  (   (I2S0_BASE_ADR + I2S_RCR2         ) )
  #define I2S0_TCR2                                  (   (I2S0_BASE_ADR + I2S_TCR2         ) )
  #define I2S0_ISR2                                  (   (I2S0_BASE_ADR + I2S_ISR2         ) )
  #define I2S0_IMR2                                  (   (I2S0_BASE_ADR + I2S_IMR2         ) )
  #define I2S0_ROR2                                  (   (I2S0_BASE_ADR + I2S_ROR2         ) )
  #define I2S0_TOR2                                  (   (I2S0_BASE_ADR + I2S_TOR2         ) )
  #define I2S0_RFCR2                                 (   (I2S0_BASE_ADR + I2S_RFCR2        ) )
  #define I2S0_TFCR2                                 (   (I2S0_BASE_ADR + I2S_TFCR2        ) )
  #define I2S0_RFF2                                  (   (I2S0_BASE_ADR + I2S_RFF2         ) )
  #define I2S0_TFF2                                  (   (I2S0_BASE_ADR + I2S_TFF2         ) )
  #define I2S0_LRBR3                                 (   (I2S0_BASE_ADR + I2S_LRBR3        ) )
  #define I2S0_LTHR3                                 (   (I2S0_BASE_ADR + I2S_LTHR3        ) )
  #define I2S0_RRBR3                                 (   (I2S0_BASE_ADR + I2S_RRBR3        ) )
  #define I2S0_RTHR3                                 (   (I2S0_BASE_ADR + I2S_RTHR3        ) )
  #define I2S0_RER3                                  (   (I2S0_BASE_ADR + I2S_RER3         ) )
  #define I2S0_TER3                                  (   (I2S0_BASE_ADR + I2S_TER3         ) )
  #define I2S0_RCR3                                  (   (I2S0_BASE_ADR + I2S_RCR3         ) )
  #define I2S0_TCR3                                  (   (I2S0_BASE_ADR + I2S_TCR3         ) )
  #define I2S0_ISR3                                  (   (I2S0_BASE_ADR + I2S_ISR3         ) )
  #define I2S0_IMR3                                  (   (I2S0_BASE_ADR + I2S_IMR3         ) )
  #define I2S0_ROR3                                  (   (I2S0_BASE_ADR + I2S_ROR3         ) )
  #define I2S0_TOR3                                  (   (I2S0_BASE_ADR + I2S_TOR3         ) )
  #define I2S0_RFCR3                                 (   (I2S0_BASE_ADR + I2S_RFCR3        ) )
  #define I2S0_TFCR3                                 (   (I2S0_BASE_ADR + I2S_TFCR3        ) )
  #define I2S0_RFF3                                  (   (I2S0_BASE_ADR + I2S_RFF3         ) )
  #define I2S0_TFF3                                  (   (I2S0_BASE_ADR + I2S_TFF3         ) )
  #define I2S0_RXDMA                                 (   (I2S0_BASE_ADR + I2S_RXDMA        ) )
  #define I2S0_RRXDMA                                (   (I2S0_BASE_ADR + I2S_RRXDMA       ) )
  #define I2S0_TXDMA                                 (   (I2S0_BASE_ADR + I2S_TXDMA        ) )
  #define I2S0_RTXDMA                                (   (I2S0_BASE_ADR + I2S_RTXDMA       ) )
  #define I2S0_COMP_PARAM_2                          (   (I2S0_BASE_ADR + I2S_COMP_PARAM_2 ) )
  #define I2S0_COMP_PARAM_1                          (   (I2S0_BASE_ADR + I2S_COMP_PARAM_1 ) )
  #define I2S0_COMP_VERSION                          (   (I2S0_BASE_ADR + I2S_COMP_VERSION ) )
  #define I2S0_COMP_TYPE                             (   (I2S0_BASE_ADR + I2S_COMP_TYPE    ) )
  #define I2S0_DMACR                                 (   (I2S0_BASE_ADR + I2S_DMACR       ) )
  #define I2S1_BASE_ADR                              (   (PBI_AP1_CONTROL_ADR + 0x20000     ) )
  #define I2S1_IER                                   (   (I2S1_BASE_ADR + I2S_IER          ) )
  #define I2S1_IRER                                  (   (I2S1_BASE_ADR + I2S_IRER         ) )
  #define I2S1_ITER                                  (   (I2S1_BASE_ADR + I2S_ITER         ) )
  #define I2S1_CER                                   (   (I2S1_BASE_ADR + I2S_CER          ) )
  #define I2S1_CCR                                   (   (I2S1_BASE_ADR + I2S_CCR          ) )
  #define I2S1_RXFFR                                 (   (I2S1_BASE_ADR + I2S_RXFFR        ) )
  #define I2S1_TXFFR                                 (   (I2S1_BASE_ADR + I2S_TXFFR        ) )
  #define I2S1_LRBR0                                 (   (I2S1_BASE_ADR + I2S_LRBR0        ) )
  #define I2S1_LTHR0                                 (   (I2S1_BASE_ADR + I2S_LTHR0        ) )
  #define I2S1_RRBR0                                 (   (I2S1_BASE_ADR + I2S_RRBR0        ) )
  #define I2S1_RTHR0                                 (   (I2S1_BASE_ADR + I2S_RTHR0        ) )
  #define I2S1_RER0                                  (   (I2S1_BASE_ADR + I2S_RER0         ) )
  #define I2S1_TER0                                  (   (I2S1_BASE_ADR + I2S_TER0         ) )
  #define I2S1_RCR0                                  (   (I2S1_BASE_ADR + I2S_RCR0         ) )
  #define I2S1_TCR0                                  (   (I2S1_BASE_ADR + I2S_TCR0         ) )
  #define I2S1_ISR0                                  (   (I2S1_BASE_ADR + I2S_ISR0         ) )
  #define I2S1_IMR0                                  (   (I2S1_BASE_ADR + I2S_IMR0         ) )
  #define I2S1_ROR0                                  (   (I2S1_BASE_ADR + I2S_ROR0         ) )
  #define I2S1_TOR0                                  (   (I2S1_BASE_ADR + I2S_TOR0         ) )
  #define I2S1_RFCR0                                 (   (I2S1_BASE_ADR + I2S_RFCR0        ) )
  #define I2S1_TFCR0                                 (   (I2S1_BASE_ADR + I2S_TFCR0        ) )
  #define I2S1_RFF0                                  (   (I2S1_BASE_ADR + I2S_RFF0         ) )
  #define I2S1_TFF0                                  (   (I2S1_BASE_ADR + I2S_TFF0         ) )
  #define I2S1_LRBR1                                 (   (I2S1_BASE_ADR + I2S_LRBR1        ) )
  #define I2S1_LTHR1                                 (   (I2S1_BASE_ADR + I2S_LTHR1        ) )
  #define I2S1_RRBR1                                 (   (I2S1_BASE_ADR + I2S_RRBR1        ) )
  #define I2S1_RTHR1                                 (   (I2S1_BASE_ADR + I2S_RTHR1        ) )
  #define I2S1_RER1                                  (   (I2S1_BASE_ADR + I2S_RER1         ) )
  #define I2S1_TER1                                  (   (I2S1_BASE_ADR + I2S_TER1         ) )
  #define I2S1_RCR1                                  (   (I2S1_BASE_ADR + I2S_RCR1         ) )
  #define I2S1_TCR1                                  (   (I2S1_BASE_ADR + I2S_TCR1         ) )
  #define I2S1_ISR1                                  (   (I2S1_BASE_ADR + I2S_ISR1         ) )
  #define I2S1_IMR1                                  (   (I2S1_BASE_ADR + I2S_IMR1         ) )
  #define I2S1_ROR1                                  (   (I2S1_BASE_ADR + I2S_ROR1         ) )
  #define I2S1_TOR1                                  (   (I2S1_BASE_ADR + I2S_TOR1         ) )
  #define I2S1_RFCR1                                 (   (I2S1_BASE_ADR + I2S_RFCR1        ) )
  #define I2S1_TFCR1                                 (   (I2S1_BASE_ADR + I2S_TFCR1        ) )
  #define I2S1_RFF1                                  (   (I2S1_BASE_ADR + I2S_RFF1         ) )
  #define I2S1_TFF1                                  (   (I2S1_BASE_ADR + I2S_TFF1         ) )
  #define I2S1_LRBR2                                 (   (I2S1_BASE_ADR + I2S_LRBR2        ) )
  #define I2S1_LTHR2                                 (   (I2S1_BASE_ADR + I2S_LTHR2        ) )
  #define I2S1_RRBR2                                 (   (I2S1_BASE_ADR + I2S_RRBR2        ) )
  #define I2S1_RTHR2                                 (   (I2S1_BASE_ADR + I2S_RTHR2        ) )
  #define I2S1_RER2                                  (   (I2S1_BASE_ADR + I2S_RER2         ) )
  #define I2S1_TER2                                  (   (I2S1_BASE_ADR + I2S_TER2         ) )
  #define I2S1_RCR2                                  (   (I2S1_BASE_ADR + I2S_RCR2         ) )
  #define I2S1_TCR2                                  (   (I2S1_BASE_ADR + I2S_TCR2         ) )
  #define I2S1_ISR2                                  (   (I2S1_BASE_ADR + I2S_ISR2         ) )
  #define I2S1_IMR2                                  (   (I2S1_BASE_ADR + I2S_IMR2         ) )
  #define I2S1_ROR2                                  (   (I2S1_BASE_ADR + I2S_ROR2         ) )
  #define I2S1_TOR2                                  (   (I2S1_BASE_ADR + I2S_TOR2         ) )
  #define I2S1_RFCR2                                 (   (I2S1_BASE_ADR + I2S_RFCR2        ) )
  #define I2S1_TFCR2                                 (   (I2S1_BASE_ADR + I2S_TFCR2        ) )
  #define I2S1_RFF2                                  (   (I2S1_BASE_ADR + I2S_RFF2         ) )
  #define I2S1_TFF2                                  (   (I2S1_BASE_ADR + I2S_TFF2         ) )
  #define I2S1_LRBR3                                 (   (I2S1_BASE_ADR + I2S_LRBR3        ) )
  #define I2S1_LTHR3                                 (   (I2S1_BASE_ADR + I2S_LTHR3        ) )
  #define I2S1_RRBR3                                 (   (I2S1_BASE_ADR + I2S_RRBR3        ) )
  #define I2S1_RTHR3                                 (   (I2S1_BASE_ADR + I2S_RTHR3        ) )
  #define I2S1_RER3                                  (   (I2S1_BASE_ADR + I2S_RER3         ) )
  #define I2S1_TER3                                  (   (I2S1_BASE_ADR + I2S_TER3         ) )
  #define I2S1_RCR3                                  (   (I2S1_BASE_ADR + I2S_RCR3         ) )
  #define I2S1_TCR3                                  (   (I2S1_BASE_ADR + I2S_TCR3         ) )
  #define I2S1_ISR3                                  (   (I2S1_BASE_ADR + I2S_ISR3         ) )
  #define I2S1_IMR3                                  (   (I2S1_BASE_ADR + I2S_IMR3         ) )
  #define I2S1_ROR3                                  (   (I2S1_BASE_ADR + I2S_ROR3         ) )
  #define I2S1_TOR3                                  (   (I2S1_BASE_ADR + I2S_TOR3         ) )
  #define I2S1_RFCR3                                 (   (I2S1_BASE_ADR + I2S_RFCR3        ) )
  #define I2S1_TFCR3                                 (   (I2S1_BASE_ADR + I2S_TFCR3        ) )
  #define I2S1_RFF3                                  (   (I2S1_BASE_ADR + I2S_RFF3         ) )
  #define I2S1_TFF3                                  (   (I2S1_BASE_ADR + I2S_TFF3         ) )
  #define I2S1_RXDMA                                 (   (I2S1_BASE_ADR + I2S_RXDMA        ) )
  #define I2S1_RRXDMA                                (   (I2S1_BASE_ADR + I2S_RRXDMA       ) )
  #define I2S1_TXDMA                                 (   (I2S1_BASE_ADR + I2S_TXDMA        ) )
  #define I2S1_RTXDMA                                (   (I2S1_BASE_ADR + I2S_RTXDMA       ) )
  #define I2S1_COMP_PARAM_2                          (   (I2S1_BASE_ADR + I2S_COMP_PARAM_2 ) )
  #define I2S1_COMP_PARAM_1                          (   (I2S1_BASE_ADR + I2S_COMP_PARAM_1 ) )
  #define I2S1_COMP_VERSION                          (   (I2S1_BASE_ADR + I2S_COMP_VERSION ) )
  #define I2S1_COMP_TYPE                             (   (I2S1_BASE_ADR + I2S_COMP_TYPE    ) )
  #define I2S1_DMACR                                 (   (I2S1_BASE_ADR + I2S_DMACR       ) )
  #define I2S2_BASE_ADR                              (   (PBI_AP1_CONTROL_ADR + 0x30000) )
  #define I2S2_IER                                   (   (I2S2_BASE_ADR + I2S_IER          ) )
  #define I2S2_IRER                                  (   (I2S2_BASE_ADR + I2S_IRER         ) )
  #define I2S2_ITER                                  (   (I2S2_BASE_ADR + I2S_ITER         ) )
  #define I2S2_CER                                   (   (I2S2_BASE_ADR + I2S_CER          ) )
  #define I2S2_CCR                                   (   (I2S2_BASE_ADR + I2S_CCR          ) )
  #define I2S2_RXFFR                                 (   (I2S2_BASE_ADR + I2S_RXFFR        ) )
  #define I2S2_TXFFR                                 (   (I2S2_BASE_ADR + I2S_TXFFR        ) )
  #define I2S2_LRBR0                                 (   (I2S2_BASE_ADR + I2S_LRBR0        ) )
  #define I2S2_LTHR0                                 (   (I2S2_BASE_ADR + I2S_LTHR0        ) )
  #define I2S2_RRBR0                                 (   (I2S2_BASE_ADR + I2S_RRBR0        ) )
  #define I2S2_RTHR0                                 (   (I2S2_BASE_ADR + I2S_RTHR0        ) )
  #define I2S2_RER0                                  (   (I2S2_BASE_ADR + I2S_RER0         ) )
  #define I2S2_TER0                                  (   (I2S2_BASE_ADR + I2S_TER0         ) )
  #define I2S2_RCR0                                  (   (I2S2_BASE_ADR + I2S_RCR0         ) )
  #define I2S2_TCR0                                  (   (I2S2_BASE_ADR + I2S_TCR0         ) )
  #define I2S2_ISR0                                  (   (I2S2_BASE_ADR + I2S_ISR0         ) )
  #define I2S2_IMR0                                  (   (I2S2_BASE_ADR + I2S_IMR0         ) )
  #define I2S2_ROR0                                  (   (I2S2_BASE_ADR + I2S_ROR0         ) )
  #define I2S2_TOR0                                  (   (I2S2_BASE_ADR + I2S_TOR0         ) )
  #define I2S2_RFCR0                                 (   (I2S2_BASE_ADR + I2S_RFCR0        ) )
  #define I2S2_TFCR0                                 (   (I2S2_BASE_ADR + I2S_TFCR0        ) )
  #define I2S2_RFF0                                  (   (I2S2_BASE_ADR + I2S_RFF0         ) )
  #define I2S2_TFF0                                  (   (I2S2_BASE_ADR + I2S_TFF0         ) )
  #define I2S2_LRBR1                                 (   (I2S2_BASE_ADR + I2S_LRBR1        ) )
  #define I2S2_LTHR1                                 (   (I2S2_BASE_ADR + I2S_LTHR1        ) )
  #define I2S2_RRBR1                                 (   (I2S2_BASE_ADR + I2S_RRBR1        ) )
  #define I2S2_RTHR1                                 (   (I2S2_BASE_ADR + I2S_RTHR1        ) )
  #define I2S2_RER1                                  (   (I2S2_BASE_ADR + I2S_RER1         ) )
  #define I2S2_TER1                                  (   (I2S2_BASE_ADR + I2S_TER1         ) )
  #define I2S2_RCR1                                  (   (I2S2_BASE_ADR + I2S_RCR1         ) )
  #define I2S2_TCR1                                  (   (I2S2_BASE_ADR + I2S_TCR1         ) )
  #define I2S2_ISR1                                  (   (I2S2_BASE_ADR + I2S_ISR1         ) )
  #define I2S2_IMR1                                  (   (I2S2_BASE_ADR + I2S_IMR1         ) )
  #define I2S2_ROR1                                  (   (I2S2_BASE_ADR + I2S_ROR1         ) )
  #define I2S2_TOR1                                  (   (I2S2_BASE_ADR + I2S_TOR1         ) )
  #define I2S2_RFCR1                                 (   (I2S2_BASE_ADR + I2S_RFCR1        ) )
  #define I2S2_TFCR1                                 (   (I2S2_BASE_ADR + I2S_TFCR1        ) )
  #define I2S2_RFF1                                  (   (I2S2_BASE_ADR + I2S_RFF1         ) )
  #define I2S2_TFF1                                  (   (I2S2_BASE_ADR + I2S_TFF1         ) )
  #define I2S2_LRBR2                                 (   (I2S2_BASE_ADR + I2S_LRBR2        ) )
  #define I2S2_LTHR2                                 (   (I2S2_BASE_ADR + I2S_LTHR2        ) )
  #define I2S2_RRBR2                                 (   (I2S2_BASE_ADR + I2S_RRBR2        ) )
  #define I2S2_RTHR2                                 (   (I2S2_BASE_ADR + I2S_RTHR2        ) )
  #define I2S2_RER2                                  (   (I2S2_BASE_ADR + I2S_RER2         ) )
  #define I2S2_TER2                                  (   (I2S2_BASE_ADR + I2S_TER2         ) )
  #define I2S2_RCR2                                  (   (I2S2_BASE_ADR + I2S_RCR2         ) )
  #define I2S2_TCR2                                  (   (I2S2_BASE_ADR + I2S_TCR2         ) )
  #define I2S2_ISR2                                  (   (I2S2_BASE_ADR + I2S_ISR2         ) )
  #define I2S2_IMR2                                  (   (I2S2_BASE_ADR + I2S_IMR2         ) )
  #define I2S2_ROR2                                  (   (I2S2_BASE_ADR + I2S_ROR2         ) )
  #define I2S2_TOR2                                  (   (I2S2_BASE_ADR + I2S_TOR2         ) )
  #define I2S2_RFCR2                                 (   (I2S2_BASE_ADR + I2S_RFCR2        ) )
  #define I2S2_TFCR2                                 (   (I2S2_BASE_ADR + I2S_TFCR2        ) )
  #define I2S2_RFF2                                  (   (I2S2_BASE_ADR + I2S_RFF2         ) )
  #define I2S2_TFF2                                  (   (I2S2_BASE_ADR + I2S_TFF2         ) )
  #define I2S2_LRBR3                                 (   (I2S2_BASE_ADR + I2S_LRBR3        ) )
  #define I2S2_LTHR3                                 (   (I2S2_BASE_ADR + I2S_LTHR3        ) )
  #define I2S2_RRBR3                                 (   (I2S2_BASE_ADR + I2S_RRBR3        ) )
  #define I2S2_RTHR3                                 (   (I2S2_BASE_ADR + I2S_RTHR3        ) )
  #define I2S2_RER3                                  (   (I2S2_BASE_ADR + I2S_RER3         ) )
  #define I2S2_TER3                                  (   (I2S2_BASE_ADR + I2S_TER3         ) )
  #define I2S2_RCR3                                  (   (I2S2_BASE_ADR + I2S_RCR3         ) )
  #define I2S2_TCR3                                  (   (I2S2_BASE_ADR + I2S_TCR3         ) )
  #define I2S2_ISR3                                  (   (I2S2_BASE_ADR + I2S_ISR3         ) )
  #define I2S2_IMR3                                  (   (I2S2_BASE_ADR + I2S_IMR3         ) )
  #define I2S2_ROR3                                  (   (I2S2_BASE_ADR + I2S_ROR3         ) )
  #define I2S2_TOR3                                  (   (I2S2_BASE_ADR + I2S_TOR3         ) )
  #define I2S2_RFCR3                                 (   (I2S2_BASE_ADR + I2S_RFCR3        ) )
  #define I2S2_TFCR3                                 (   (I2S2_BASE_ADR + I2S_TFCR3        ) )
  #define I2S2_RFF3                                  (   (I2S2_BASE_ADR + I2S_RFF3         ) )
  #define I2S2_TFF3                                  (   (I2S2_BASE_ADR + I2S_TFF3         ) )
  #define I2S2_RXDMA                                 (   (I2S2_BASE_ADR + I2S_RXDMA        ) )
  #define I2S2_RRXDMA                                (   (I2S2_BASE_ADR + I2S_RRXDMA       ) )
  #define I2S2_TXDMA                                 (   (I2S2_BASE_ADR + I2S_TXDMA        ) )
  #define I2S2_RTXDMA                                (   (I2S2_BASE_ADR + I2S_RTXDMA       ) )
  #define I2S2_COMP_PARAM_2                          (   (I2S2_BASE_ADR + I2S_COMP_PARAM_2 ) )
  #define I2S2_COMP_PARAM_1                          (   (I2S2_BASE_ADR + I2S_COMP_PARAM_1 ) )
  #define I2S2_COMP_VERSION                          (   (I2S2_BASE_ADR + I2S_COMP_VERSION ) )
  #define I2S2_COMP_TYPE                             (   (I2S2_BASE_ADR + I2S_COMP_TYPE    ) )
  #define I2S2_DMACR                                 (   (I2S2_BASE_ADR + I2S_DMACR       ) )
  #define I2S3_BASE_ADR                              (   (PBI_AP1_CONTROL_ADR + 0x40000) )
  #define I2S3_IER                                   (   (I2S3_BASE_ADR + I2S_IER          ) )
  #define I2S3_IRER                                  (   (I2S3_BASE_ADR + I2S_IRER         ) )
  #define I2S3_ITER                                  (   (I2S3_BASE_ADR + I2S_ITER         ) )
  #define I2S3_CER                                   (   (I2S3_BASE_ADR + I2S_CER          ) )
  #define I2S3_CCR                                   (   (I2S3_BASE_ADR + I2S_CCR          ) )
  #define I2S3_RXFFR                                 (   (I2S3_BASE_ADR + I2S_RXFFR        ) )
  #define I2S3_TXFFR                                 (   (I2S3_BASE_ADR + I2S_TXFFR        ) )
  #define I2S3_LRBR0                                 (   (I2S3_BASE_ADR + I2S_LRBR0        ) )
  #define I2S3_LTHR0                                 (   (I2S3_BASE_ADR + I2S_LTHR0        ) )
  #define I2S3_RRBR0                                 (   (I2S3_BASE_ADR + I2S_RRBR0        ) )
  #define I2S3_RTHR0                                 (   (I2S3_BASE_ADR + I2S_RTHR0        ) )
  #define I2S3_RER0                                  (   (I2S3_BASE_ADR + I2S_RER0         ) )
  #define I2S3_TER0                                  (   (I2S3_BASE_ADR + I2S_TER0         ) )
  #define I2S3_RCR0                                  (   (I2S3_BASE_ADR + I2S_RCR0         ) )
  #define I2S3_TCR0                                  (   (I2S3_BASE_ADR + I2S_TCR0         ) )
  #define I2S3_ISR0                                  (   (I2S3_BASE_ADR + I2S_ISR0         ) )
  #define I2S3_IMR0                                  (   (I2S3_BASE_ADR + I2S_IMR0         ) )
  #define I2S3_ROR0                                  (   (I2S3_BASE_ADR + I2S_ROR0         ) )
  #define I2S3_TOR0                                  (   (I2S3_BASE_ADR + I2S_TOR0         ) )
  #define I2S3_RFCR0                                 (   (I2S3_BASE_ADR + I2S_RFCR0        ) )
  #define I2S3_TFCR0                                 (   (I2S3_BASE_ADR + I2S_TFCR0        ) )
  #define I2S3_RFF0                                  (   (I2S3_BASE_ADR + I2S_RFF0         ) )
  #define I2S3_TFF0                                  (   (I2S3_BASE_ADR + I2S_TFF0         ) )
  #define I2S3_LRBR1                                 (   (I2S3_BASE_ADR + I2S_LRBR1        ) )
  #define I2S3_LTHR1                                 (   (I2S3_BASE_ADR + I2S_LTHR1        ) )
  #define I2S3_RRBR1                                 (   (I2S3_BASE_ADR + I2S_RRBR1        ) )
  #define I2S3_RTHR1                                 (   (I2S3_BASE_ADR + I2S_RTHR1        ) )
  #define I2S3_RER1                                  (   (I2S3_BASE_ADR + I2S_RER1         ) )
  #define I2S3_TER1                                  (   (I2S3_BASE_ADR + I2S_TER1         ) )
  #define I2S3_RCR1                                  (   (I2S3_BASE_ADR + I2S_RCR1         ) )
  #define I2S3_TCR1                                  (   (I2S3_BASE_ADR + I2S_TCR1         ) )
  #define I2S3_ISR1                                  (   (I2S3_BASE_ADR + I2S_ISR1         ) )
  #define I2S3_IMR1                                  (   (I2S3_BASE_ADR + I2S_IMR1         ) )
  #define I2S3_ROR1                                  (   (I2S3_BASE_ADR + I2S_ROR1         ) )
  #define I2S3_TOR1                                  (   (I2S3_BASE_ADR + I2S_TOR1         ) )
  #define I2S3_RFCR1                                 (   (I2S3_BASE_ADR + I2S_RFCR1        ) )
  #define I2S3_TFCR1                                 (   (I2S3_BASE_ADR + I2S_TFCR1        ) )
  #define I2S3_RFF1                                  (   (I2S3_BASE_ADR + I2S_RFF1         ) )
  #define I2S3_TFF1                                  (   (I2S3_BASE_ADR + I2S_TFF1         ) )
  #define I2S3_LRBR2                                 (   (I2S3_BASE_ADR + I2S_LRBR2        ) )
  #define I2S3_LTHR2                                 (   (I2S3_BASE_ADR + I2S_LTHR2        ) )
  #define I2S3_RRBR2                                 (   (I2S3_BASE_ADR + I2S_RRBR2        ) )
  #define I2S3_RTHR2                                 (   (I2S3_BASE_ADR + I2S_RTHR2        ) )
  #define I2S3_RER2                                  (   (I2S3_BASE_ADR + I2S_RER2         ) )
  #define I2S3_TER2                                  (   (I2S3_BASE_ADR + I2S_TER2         ) )
  #define I2S3_RCR2                                  (   (I2S3_BASE_ADR + I2S_RCR2         ) )
  #define I2S3_TCR2                                  (   (I2S3_BASE_ADR + I2S_TCR2         ) )
  #define I2S3_ISR2                                  (   (I2S3_BASE_ADR + I2S_ISR2         ) )
  #define I2S3_IMR2                                  (   (I2S3_BASE_ADR + I2S_IMR2         ) )
  #define I2S3_ROR2                                  (   (I2S3_BASE_ADR + I2S_ROR2         ) )
  #define I2S3_TOR2                                  (   (I2S3_BASE_ADR + I2S_TOR2         ) )
  #define I2S3_RFCR2                                 (   (I2S3_BASE_ADR + I2S_RFCR2        ) )
  #define I2S3_TFCR2                                 (   (I2S3_BASE_ADR + I2S_TFCR2        ) )
  #define I2S3_RFF2                                  (   (I2S3_BASE_ADR + I2S_RFF2         ) )
  #define I2S3_TFF2                                  (   (I2S3_BASE_ADR + I2S_TFF2         ) )
  #define I2S3_LRBR3                                 (   (I2S3_BASE_ADR + I2S_LRBR3        ) )
  #define I2S3_LTHR3                                 (   (I2S3_BASE_ADR + I2S_LTHR3        ) )
  #define I2S3_RRBR3                                 (   (I2S3_BASE_ADR + I2S_RRBR3        ) )
  #define I2S3_RTHR3                                 (   (I2S3_BASE_ADR + I2S_RTHR3        ) )
  #define I2S3_RER3                                  (   (I2S3_BASE_ADR + I2S_RER3         ) )
  #define I2S3_TER3                                  (   (I2S3_BASE_ADR + I2S_TER3         ) )
  #define I2S3_RCR3                                  (   (I2S3_BASE_ADR + I2S_RCR3         ) )
  #define I2S3_TCR3                                  (   (I2S3_BASE_ADR + I2S_TCR3         ) )
  #define I2S3_ISR3                                  (   (I2S3_BASE_ADR + I2S_ISR3         ) )
  #define I2S3_IMR3                                  (   (I2S3_BASE_ADR + I2S_IMR3         ) )
  #define I2S3_ROR3                                  (   (I2S3_BASE_ADR + I2S_ROR3         ) )
  #define I2S3_TOR3                                  (   (I2S3_BASE_ADR + I2S_TOR3         ) )
  #define I2S3_RFCR3                                 (   (I2S3_BASE_ADR + I2S_RFCR3        ) )
  #define I2S3_TFCR3                                 (   (I2S3_BASE_ADR + I2S_TFCR3        ) )
  #define I2S3_RFF3                                  (   (I2S3_BASE_ADR + I2S_RFF3         ) )
  #define I2S3_TFF3                                  (   (I2S3_BASE_ADR + I2S_TFF3         ) )
  #define I2S3_RXDMA                                 (   (I2S3_BASE_ADR + I2S_RXDMA        ) )
  #define I2S3_RRXDMA                                (   (I2S3_BASE_ADR + I2S_RRXDMA       ) )
  #define I2S3_TXDMA                                 (   (I2S3_BASE_ADR + I2S_TXDMA        ) )
  #define I2S3_RTXDMA                                (   (I2S3_BASE_ADR + I2S_RTXDMA       ) )
  #define I2S3_COMP_PARAM_2                          (   (I2S3_BASE_ADR + I2S_COMP_PARAM_2 ) )
  #define I2S3_COMP_PARAM_1                          (   (I2S3_BASE_ADR + I2S_COMP_PARAM_1 ) )
  #define I2S3_COMP_VERSION                          (   (I2S3_BASE_ADR + I2S_COMP_VERSION ) )
  #define I2S3_COMP_TYPE                             (   (I2S3_BASE_ADR + I2S_COMP_TYPE    ) )
  #define I2S3_DMACR                                 (   (I2S3_BASE_ADR + I2S_DMACR       ) )
#define OCS_BASE_ADDR          ( 0x30000000 )
#define OCS_AES_COMMAND_ADDR_OFFSET                              ( (0x8000) )
#define OCS_AES_KEY_0_ADDR_OFFSET                                ( (0x8004) )
#define OCS_AES_KEY_1_ADDR_OFFSET                                ( (0x8008) )
#define OCS_AES_KEY_2_ADDR_OFFSET                                ( (0x800C) )
#define OCS_AES_KEY_3_ADDR_OFFSET                                ( (0x8010) )
#define OCS_AES_KEY_4_ADDR_OFFSET                                ( (0x8014) )
#define OCS_AES_KEY_5_ADDR_OFFSET                                ( (0x8018) )
#define OCS_AES_KEY_6_ADDR_OFFSET                                ( (0x801C) )
#define OCS_AES_KEY_7_ADDR_OFFSET                                ( (0x8020) )
#define OCS_AES_IV_0_ADDR_OFFSET                                 ( (0x8024) )
#define OCS_AES_IV_1_ADDR_OFFSET                                 ( (0x8028) )
#define OCS_AES_IV_2_ADDR_OFFSET                                 ( (0x802C) )
#define OCS_AES_IV_3_ADDR_OFFSET                                 ( (0x8030) )
#define OCS_AES_ACTIVE_ADDR_OFFSET                               ( (0x8034) )
#define OCS_AES_STATUS_ADDR_OFFSET                               ( (0x8038) )
#define OCS_AES_KEY_SIZE_ADDR_OFFSET                             ( (0x8044) )
#define OCS_AES_IER_ADDR_OFFSET                                  ( (0x8048) )
#define OCS_AES_ISR_ADDR_OFFSET                                  ( (0x805C) )
#define OCS_AES_MULTIPURPOSE1_0_ADDR_OFFSET                      ( (0x8200) )
#define OCS_AES_MULTIPURPOSE1_1_ADDR_OFFSET                      ( (0x8204) )
#define OCS_AES_MULTIPURPOSE1_2_ADDR_OFFSET                      ( (0x8208) )
#define OCS_AES_MULTIPURPOSE1_3_ADDR_OFFSET                      ( (0x820C) )
#define OCS_AES_MULTIPURPOSE2_0_ADDR_OFFSET                      ( (0x8220) )
#define OCS_AES_MULTIPURPOSE2_1_ADDR_OFFSET                      ( (0x8224) )
#define OCS_AES_MULTIPURPOSE2_2_ADDR_OFFSET                      ( (0x8228) )
#define OCS_AES_MULTIPURPOSE2_3_ADDR_OFFSET                      ( (0x822C) )
#define OCS_AES_BYTE_ORDER_CFG_ADDR_OFFSET                       ( (0x82C0) )
#define OCS_AES_TLEN_ADDR_OFFSET                                 ( (0x8300) )
#define OCS_AES_T_MAC_0_ADDR_OFFSET                              ( (0x8304) )
#define OCS_AES_T_MAC_1_ADDR_OFFSET                              ( (0x8308) )
#define OCS_AES_T_MAC_2_ADDR_OFFSET                              ( (0x830C) )
#define OCS_AES_T_MAC_3_ADDR_OFFSET                              ( (0x8310) )
#define OCS_AES_PLEN_ADDR_OFFSET                                 ( (0x8314) )
#define OCS_AES_A_DMA_SRC_ADDR_ADDR_OFFSET                        ( (0x8400) )
#define OCS_AES_A_DMA_DST_ADDR_ADDR_OFFSET                        ( (0x8404) )
#define OCS_AES_A_DMA_SRC_SIZE_ADDR_OFFSET                        ( (0x8408) )
#define OCS_AES_A_DMA_DST_SIZE_ADDR_OFFSET                        ( (0x840C) )
#define OCS_AES_A_DMA_DMA_MODE_ADDR_OFFSET                        ( (0x8410) )
#define OCS_AES_A_DMA_OTHER_MODE_ADDR_OFFSET                      ( (0x8414) )
#define OCS_AES_A_DMA_NEXT_SRC_DESCR_ADDR_OFFSET                  ( (0x8418) )
#define OCS_AES_A_DMA_NEXT_DST_DESCR_ADDR_OFFSET                  ( (0x841C) )
#define OCS_AES_A_DMA_WHILE_ACTIVE_MODE_ADDR_OFFSET               ( (0x8420) )
#define OCS_AES_A_DMA_LOG_ADDR_OFFSET                             ( (0x8424) )
#define OCS_AES_A_DMA_STATUS_ADDR_OFFSET                          ( (0x8428) )
#define OCS_AES_A_DMA_PERF_CNTR_ADDR_OFFSET                       ( (0x842C) )
#define OCS_AES_A_DMA_VALID_SAI_31_0_ADDR_OFFSET                  ( (0x8440) )
#define OCS_AES_A_DMA_VALID_SAI_63_32_ADDR_OFFSET                 ( (0x8444) )
#define OCS_AES_A_DMA_VALID_SAI_95_64_ADDR_OFFSET                 ( (0x8448) )
#define OCS_AES_A_DMA_VALID_SAI_127_96_ADDR_OFFSET                ( (0x844C) )
#define OCS_AES_A_DMA_VALID_SAI_159_128_ADDR_OFFSET               ( (0x8450) )
#define OCS_AES_A_DMA_VALID_SAI_191_160_ADDR_OFFSET               ( (0x8454) )
#define OCS_AES_A_DMA_VALID_SAI_223_192_ADDR_OFFSET               ( (0x8458) )
#define OCS_AES_A_DMA_VALID_SAI_255_224_ADDR_OFFSET               ( (0x845C) )
#define OCS_AES_A_DMA_MSI_ISR_ADDR_OFFSET                         ( (0x8480) )
#define OCS_AES_A_DMA_MSI_IER_ADDR_OFFSET                         ( (0x8484) )
#define OCS_AES_A_DMA_MSI_MASK_ADDR_OFFSET                        ( (0x8488) )
#define OCS_AES_A_DMA_MSI_MA_ADDR_OFFSET                          ( (0x8800) )
#define OCS_AES_A_DMA_MSI_DA_ADDR_OFFSET                          ( (0x8804) )
#define OCS_AES_A_DMA_MSI_EN_ADDR_OFFSET                          ( (0x8808) )
#define OCS_AES_A_DMA_INBUFFER_WRITE_FIFO_ADDR_OFFSET             ( (0x8600) )
#define OCS_AES_A_DMA_OUTBUFFER_READ_FIFO_ADDR_OFFSET             ( (0x8700) )
#define OCS_HCU_MODE_ADDR_OFFSET                                  ( (0xB000) )
#define OCS_HCU_CHAIN_ADDR_OFFSET                                 ( (0xB004) )
#define OCS_HCU_OPERATION_ADDR_OFFSET                             ( (0xB008) )
#define OCS_HCU_KEY_0_ADDR_OFFSET                                 ( (0xB00C) )
#define OCS_HCU_KEY_1_ADDR_OFFSET                                 ( (0xB010) )
#define OCS_HCU_KEY_2_ADDR_OFFSET                                 ( (0xB014) )
#define OCS_HCU_KEY_3_ADDR_OFFSET                                 ( (0xB018) )
#define OCS_HCU_KEY_4_ADDR_OFFSET                                 ( (0xB01C) )
#define OCS_HCU_KEY_5_ADDR_OFFSET                                 ( (0xB020) )
#define OCS_HCU_KEY_6_ADDR_OFFSET                                 ( (0xB024) )
#define OCS_HCU_KEY_7_ADDR_OFFSET                                 ( (0xB028) )
#define OCS_HCU_KEY_8_ADDR_OFFSET                                 ( (0xB02C) )
#define OCS_HCU_KEY_9_ADDR_OFFSET                                 ( (0xB030) )
#define OCS_HCU_KEY_10_ADDR_OFFSET                                ( (0xB034) )
#define OCS_HCU_KEY_11_ADDR_OFFSET                                ( (0xB038) )
#define OCS_HCU_KEY_12_ADDR_OFFSET                                ( (0xB03C) )
#define OCS_HCU_KEY_13_ADDR_OFFSET                                ( (0xB040) )
#define OCS_HCU_KEY_14_ADDR_OFFSET                                ( (0xB044) )
#define OCS_HCU_KEY_15_ADDR_OFFSET                                ( (0xB048) )
#define OCS_HCU_ISR_ADDR_OFFSET                                   ( (0xB050) )
#define OCS_HCU_IER_ADDR_OFFSET                                   ( (0xB054) )
#define OCS_HCU_STATUS_ADDR_OFFSET                                ( (0xB058) )
#define OCS_HCU_MSG_LEN_LO_ADDR_OFFSET                            ( (0xB060) )
#define OCS_HCU_MSG_LEN_HI_ADDR_OFFSET                            ( (0xB064) )
#define OCS_HCU_KEY_BYTE_ORDER_CFG_ADDR_OFFSET                    ( (0xB080) )
#define OCS_HCU_DMA_SRC_ADDR_ADDR_OFFSET                          ( (0xB400) )
#define OCS_HCU_DMA_DST_ADDR_ADDR_OFFSET                          ( (0xB404) )
#define OCS_HCU_DMA_SRC_SIZE_ADDR_OFFSET                          ( (0xB408) )
#define OCS_HCU_DMA_DST_SIZE_ADDR_OFFSET                          ( (0xB40C) )
#define OCS_HCU_DMA_DMA_MODE_ADDR_OFFSET                          ( (0xB410) )
#define OCS_HCU_DMA_OTHER_MODE_ADDR_OFFSET                        ( (0xB414) )
#define OCS_HCU_DMA_NEXT_SRC_DESCR_ADDR_OFFSET                    ( (0xB418) )
#define OCS_HCU_DMA_NEXT_DST_DESCR_ADDR_OFFSET                    ( (0xB41C) )
#define OCS_HCU_DMA_WHILE_ACTIVE_MODE_ADDR_OFFSET                 ( (0xB420) )
#define OCS_HCU_DMA_LOG_ADDR_OFFSET                               ( (0xB424) )
#define OCS_HCU_DMA_STATUS_ADDR_OFFSET                            ( (0xB428) )
#define OCS_HCU_DMA_PERF_CNTR_ADDR_OFFSET                         ( (0xB42C) )
#define OCS_HCU_DMA_VALID_SAI_31_0_ADDR_OFFSET                    ( (0xB440) )
#define OCS_HCU_DMA_VALID_SAI_63_32_ADDR_OFFSET                   ( (0xB444) )
#define OCS_HCU_DMA_VALID_SAI_95_64_ADDR_OFFSET                   ( (0xB448) )
#define OCS_HCU_DMA_VALID_SAI_127_96_ADDR_OFFSET                  ( (0xB44C) )
#define OCS_HCU_DMA_VALID_SAI_159_128_ADDR_OFFSET                 ( (0xB450) )
#define OCS_HCU_DMA_VALID_SAI_191_160_ADDR_OFFSET                 ( (0xB454) )
#define OCS_HCU_DMA_VALID_SAI_223_192_ADDR_OFFSET                 ( (0xB458) )
#define OCS_HCU_DMA_VALID_SAI_255_224_ADDR_OFFSET                 ( (0xB45C) )
#define OCS_HCU_DMA_MSI_ISR_ADDR_OFFSET                           ( (0xB480) )
#define OCS_HCU_DMA_MSI_IER_ADDR_OFFSET                           ( (0xB484) )
#define OCS_HCU_DMA_MSI_MASK_ADDR_OFFSET                          ( (0xB488) )
#define OCS_HCU_DMA_MSI_MA_ADDR_OFFSET                            ( (0xB800) )
#define OCS_HCU_DMA_MSI_DA_ADDR_OFFSET                            ( (0xB804) )
#define OCS_HCU_DMA_MSI_EN_ADDR_OFFSET                            ( (0xB808) )
#define OCS_HCU_DMA_INBUFFER_WRITE_FIFO_ADDR_OFFSET               ( (0xB600) )
#define OCS_HCU_DMA_OUTBUFFER_READ_FIFO_ADDR_OFFSET               ( (0xB700) )
#define OCS_SKS_GKEY1_DW_0_R_ADDR_OFFSET                          ( (0xF000) )
#define OCS_SKS_GKEY1_DW_1_R_ADDR_OFFSET                          ( (0xF004) )
#define OCS_SKS_GKEY1_DW_2_R_ADDR_OFFSET                          ( (0xF008) )
#define OCS_SKS_GKEY1_DW_3_R_ADDR_OFFSET                          ( (0xF00C) )
#define OCS_SKS_GKEY_TM_DW_0_R_ADDR_OFFSET                        ( (0xF010) )
#define OCS_SKS_GKEY_TM_DW_1_R_ADDR_OFFSET                        ( (0xF014) )
#define OCS_SKS_GKEY_TM_DW_2_R_ADDR_OFFSET                        ( (0xF018) )
#define OCS_SKS_GKEY_TM_DW_3_R_ADDR_OFFSET                        ( (0xF01C) )
#define OCS_SKS_GKEY_CTRL_R_ADDR_OFFSET                           ( (0xF020) )
#define OCS_GKEY_LOCK_R_ADDR_OFFSET                               ( (0xF024) )
#define OCS_SKS_ADR_ADDR_OFFSET                                   ( (0xF400) )
#define OCS_SKS_CMDR_ADDR_OFFSET                                  ( (0xF404) )
#define OCS_SKS_STR_ADDR_OFFSET                                   ( (0xF408) )
#define OCS_SKS_KYR_0_ADDR_OFFSET                                 ( (0xF40C) )
#define OCS_SKS_KYR_1_ADDR_OFFSET                                 ( (0xF410) )
#define OCS_SKS_KYR_2_ADDR_OFFSET                                 ( (0xF414) )
#define OCS_SKS_KYR_3_ADDR_OFFSET                                 ( (0xF418) )
#define OCS_SKS_KYR_4_ADDR_OFFSET                                 ( (0xF41C) )
#define OCS_SKS_KYR_5_ADDR_OFFSET                                 ( (0xF420) )
#define OCS_SKS_KYR_6_ADDR_OFFSET                                 ( (0xF424) )
#define OCS_SKS_KYR_7_ADDR_OFFSET                                 ( (0xF428) )
#define OCS_SKS_KYR_8_ADDR_OFFSET                                 ( (0xF490) )
#define OCS_SKS_KYR_9_ADDR_OFFSET                                 ( (0xF494) )
#define OCS_SKS_KYR_10_ADDR_OFFSET                                ( (0xF498) )
#define OCS_SKS_KYR_11_ADDR_OFFSET                                ( (0xF49C) )
#define OCS_SKS_ATR_0_ADDR_OFFSET                                 ( (0xF42C) )
#define OCS_SKS_ATR_1_ADDR_OFFSET                                 ( (0xF430) )
#define OCS_SKS_ATR_2_ADDR_OFFSET                                 ( (0xF434) )
#define OCS_SKS_ATR_3_ADDR_OFFSET                                 ( (0xF438) )
#define OCS_SKS_ATR_4_ADDR_OFFSET                                 ( (0xF43C) )
#define OCS_SKS_ATR_5_ADDR_OFFSET                                 ( (0xF440) )
#define OCS_SKS_ATR_6_ADDR_OFFSET                                 ( (0xF444) )
#define OCS_SKS_ATR_7_ADDR_OFFSET                                 ( (0xF448) )
#define OCS_SKS_ATR_8_ADDR_OFFSET                                 ( (0xF44C) )
#define OCS_SKS_ATR_9_ADDR_OFFSET                                 ( (0xF450) )
#define OCS_SKS_ATR_10_ADDR_OFFSET                                ( (0xF454) )
#define OCS_SKS_ATR_11_ADDR_OFFSET                                ( (0xF458) )
#define OCS_SKS_ATR_12_ADDR_OFFSET                                ( (0xF45C) )
#define OCS_SKS_ATR_13_ADDR_OFFSET                                ( (0xF460) )
#define OCS_SKS_ATR_14_ADDR_OFFSET                                ( (0xF464) )
#define OCS_SKS_ATR_15_ADDR_OFFSET                                ( (0xF468) )
#define OCS_SKS_ATR_16_ADDR_OFFSET                                ( (0xF46C) )
#define OCS_SKS_ATR_17_ADDR_OFFSET                                ( (0xF470) )
#define OCS_SKS_ATR_18_ADDR_OFFSET                                ( (0xF474) )
#define OCS_SKS_ATR_19_ADDR_OFFSET                                ( (0xF478) )
#define OCS_SKS_ATR_20_ADDR_OFFSET                                ( (0xF47C) )
#define OCS_SKS_ATR_21_ADDR_OFFSET                                ( (0xF480) )
#define OCS_SKS_ISR_ADDR_OFFSET                                   ( (0xF484) )
#define OCS_SKS_IER_ADDR_OFFSET                                   ( (0xF488) )
#define OCS_SKS_MSI_MASK_ADDR_OFFSET                              ( (0xF48C) )
#define OCS_SKS_MSI_ADDR_OFFSET                                   ( (0xF800) )
#define OCS_SKS_MSI_DATA_ADDR_OFFSET                              ( (0xF804) )
#define OCS_SKS_MSI_EN_ADDR_OFFSET                                ( (0xF808) )
#define OCS_CTRL_OCS_CG_DIS_ADDR_OFFSET                           ( (0xFC00) )
#define OCS_SKS_PERMISSION_R_ADDR_OFFSET                          ( (0xFC04) )
#define OCS_ECC_COMMAND_ADDR_OFFSET                               ( (0x1000) )
#define OCS_ECC_STATUS_ADDR_OFFSET                                ( (0x1004) )
#define OCS_ECC_CG_CTRL_ADDR_OFFSET                               ( (0x1008) )
#define OCS_ECC_DATA_IN_0_ADDR_OFFSET                             ( (0x1080) )
#define OCS_ECC_DATA_IN_1_ADDR_OFFSET                             ( (0x1084) )
#define OCS_ECC_DATA_IN_2_ADDR_OFFSET                             ( (0x1088) )
#define OCS_ECC_DATA_IN_3_ADDR_OFFSET                             ( (0x108C) )
#define OCS_ECC_DATA_IN_4_ADDR_OFFSET                             ( (0x1090) )
#define OCS_ECC_DATA_IN_5_ADDR_OFFSET                             ( (0x1094) )
#define OCS_ECC_DATA_IN_6_ADDR_OFFSET                             ( (0x1098) )
#define OCS_ECC_DATA_IN_7_ADDR_OFFSET                             ( (0x109C) )
#define OCS_ECC_DATA_IN_8_ADDR_OFFSET                             ( (0x10A0) )
#define OCS_ECC_DATA_IN_9_ADDR_OFFSET                             ( (0x10A4) )
#define OCS_ECC_DATA_IN_10_ADDR_OFFSET                            ( (0x10A8) )
#define OCS_ECC_DATA_IN_11_ADDR_OFFSET                            ( (0x10AC) )
#define OCS_ECC_CX_DATA_OUT_0_ADDR_OFFSET                         ( (0x1100) )
#define OCS_ECC_CX_DATA_OUT_1_ADDR_OFFSET                         ( (0x1104) )
#define OCS_ECC_CX_DATA_OUT_2_ADDR_OFFSET                         ( (0x1108) )
#define OCS_ECC_CX_DATA_OUT_3_ADDR_OFFSET                         ( (0x110C) )
#define OCS_ECC_CX_DATA_OUT_4_ADDR_OFFSET                         ( (0x1110) )
#define OCS_ECC_CX_DATA_OUT_5_ADDR_OFFSET                         ( (0x1114) )
#define OCS_ECC_CX_DATA_OUT_6_ADDR_OFFSET                         ( (0x1118) )
#define OCS_ECC_CX_DATA_OUT_7_ADDR_OFFSET                         ( (0x111C) )
#define OCS_ECC_CX_DATA_OUT_8_ADDR_OFFSET                         ( (0x1120) )
#define OCS_ECC_CX_DATA_OUT_9_ADDR_OFFSET                         ( (0x1124) )
#define OCS_ECC_CX_DATA_OUT_10_ADDR_OFFSET                        ( (0x1128) )
#define OCS_ECC_CX_DATA_OUT_11_ADDR_OFFSET                        ( (0x112C) )
#define OCS_ECC_CY_DATA_OUT_0_ADDR_OFFSET                         ( (0x1180) )
#define OCS_ECC_CY_DATA_OUT_1_ADDR_OFFSET                         ( (0x1184) )
#define OCS_ECC_CY_DATA_OUT_2_ADDR_OFFSET                         ( (0x1188) )
#define OCS_ECC_CY_DATA_OUT_3_ADDR_OFFSET                         ( (0x118C) )
#define OCS_ECC_CY_DATA_OUT_4_ADDR_OFFSET                         ( (0x1190) )
#define OCS_ECC_CY_DATA_OUT_5_ADDR_OFFSET                         ( (0x1194) )
#define OCS_ECC_CY_DATA_OUT_6_ADDR_OFFSET                         ( (0x1198) )
#define OCS_ECC_CY_DATA_OUT_7_ADDR_OFFSET                         ( (0x119C) )
#define OCS_ECC_CY_DATA_OUT_8_ADDR_OFFSET                         ( (0x11A0) )
#define OCS_ECC_CY_DATA_OUT_9_ADDR_OFFSET                         ( (0x11A4) )
#define OCS_ECC_CY_DATA_OUT_10_ADDR_OFFSET                        ( (0x11A8) )
#define OCS_ECC_CY_DATA_OUT_11_ADDR_OFFSET                        ( (0x11AC) )
#define OCS_ECC_ISR_ADDR_OFFSET                                   ( (0x1400) )
#define OCS_ECC_IER_ADDR_OFFSET                                   ( (0x1404) )
#define OCS_ECC_MSI_MASK_ADDR_OFFSET                              ( (0x1408) )
#define OCS_ECC_MSI_MA_ADDR_OFFSET                                ( (0x140C) )
#define OCS_ECC_MSI_DA_ADDR_OFFSET                                ( (0x1410) )
#define OCS_ECC_MSI_EN_ADDR_OFFSET                                ( (0x1414) )
#define OCS_AES_COMMAND_ADDR                           ( (OCS_BASE_ADDR + OCS_AES_COMMAND_ADDR_OFFSET               ) )
#define OCS_AES_KEY_0_ADDR                             ( (OCS_BASE_ADDR + OCS_AES_KEY_0_ADDR_OFFSET                 ) )
#define OCS_AES_KEY_1_ADDR                             ( (OCS_BASE_ADDR + OCS_AES_KEY_1_ADDR_OFFSET                 ) )
#define OCS_AES_KEY_2_ADDR                             ( (OCS_BASE_ADDR + OCS_AES_KEY_2_ADDR_OFFSET                 ) )
#define OCS_AES_KEY_3_ADDR                             ( (OCS_BASE_ADDR + OCS_AES_KEY_3_ADDR_OFFSET                 ) )
#define OCS_AES_KEY_4_ADDR                             ( (OCS_BASE_ADDR + OCS_AES_KEY_4_ADDR_OFFSET                 ) )
#define OCS_AES_KEY_5_ADDR                             ( (OCS_BASE_ADDR + OCS_AES_KEY_5_ADDR_OFFSET                 ) )
#define OCS_AES_KEY_6_ADDR                             ( (OCS_BASE_ADDR + OCS_AES_KEY_6_ADDR_OFFSET                 ) )
#define OCS_AES_KEY_7_ADDR                             ( (OCS_BASE_ADDR + OCS_AES_KEY_7_ADDR_OFFSET                 ) )
#define OCS_AES_IV_0_ADDR                              ( (OCS_BASE_ADDR + OCS_AES_IV_0_ADDR_OFFSET                  ) )
#define OCS_AES_IV_1_ADDR                              ( (OCS_BASE_ADDR + OCS_AES_IV_1_ADDR_OFFSET                  ) )
#define OCS_AES_IV_2_ADDR                              ( (OCS_BASE_ADDR + OCS_AES_IV_2_ADDR_OFFSET                  ) )
#define OCS_AES_IV_3_ADDR                              ( (OCS_BASE_ADDR + OCS_AES_IV_3_ADDR_OFFSET                  ) )
#define OCS_AES_ACTIVE_ADDR                            ( (OCS_BASE_ADDR + OCS_AES_ACTIVE_ADDR_OFFSET                ) )
#define OCS_AES_STATUS_ADDR                            ( (OCS_BASE_ADDR + OCS_AES_STATUS_ADDR_OFFSET                ) )
#define OCS_AES_KEY_SIZE_ADDR                          ( (OCS_BASE_ADDR + OCS_AES_KEY_SIZE_ADDR_OFFSET              ) )
#define OCS_AES_IER_ADDR                               ( (OCS_BASE_ADDR + OCS_AES_IER_ADDR_OFFSET                   ) )
#define OCS_AES_ISR_ADDR                               ( (OCS_BASE_ADDR + OCS_AES_ISR_ADDR_OFFSET                   ) )
#define OCS_AES_MULTIPURPOSE1_0_ADDR                   ( (OCS_BASE_ADDR + OCS_AES_MULTIPURPOSE1_0_ADDR_OFFSET       ) )
#define OCS_AES_MULTIPURPOSE1_1_ADDR                   ( (OCS_BASE_ADDR + OCS_AES_MULTIPURPOSE1_1_ADDR_OFFSET       ) )
#define OCS_AES_MULTIPURPOSE1_2_ADDR                   ( (OCS_BASE_ADDR + OCS_AES_MULTIPURPOSE1_2_ADDR_OFFSET       ) )
#define OCS_AES_MULTIPURPOSE1_3_ADDR                   ( (OCS_BASE_ADDR + OCS_AES_MULTIPURPOSE1_3_ADDR_OFFSET       ) )
#define OCS_AES_MULTIPURPOSE2_0_ADDR                   ( (OCS_BASE_ADDR + OCS_AES_MULTIPURPOSE2_0_ADDR_OFFSET       ) )
#define OCS_AES_MULTIPURPOSE2_1_ADDR                   ( (OCS_BASE_ADDR + OCS_AES_MULTIPURPOSE2_1_ADDR_OFFSET       ) )
#define OCS_AES_MULTIPURPOSE2_2_ADDR                   ( (OCS_BASE_ADDR + OCS_AES_MULTIPURPOSE2_2_ADDR_OFFSET       ) )
#define OCS_AES_MULTIPURPOSE2_3_ADDR                   ( (OCS_BASE_ADDR + OCS_AES_MULTIPURPOSE2_3_ADDR_OFFSET       ) )
#define OCS_AES_BYTE_ORDER_CFG_ADDR                    ( (OCS_BASE_ADDR + OCS_AES_BYTE_ORDER_CFG_ADDR_OFFSET        ) )
#define OCS_AES_TLEN_ADDR                              ( (OCS_BASE_ADDR + OCS_AES_TLEN_ADDR_OFFSET                  ) )
#define OCS_AES_T_MAC_0_ADDR                           ( (OCS_BASE_ADDR + OCS_AES_T_MAC_0_ADDR_OFFSET               ) )
#define OCS_AES_T_MAC_1_ADDR                           ( (OCS_BASE_ADDR + OCS_AES_T_MAC_1_ADDR_OFFSET               ) )
#define OCS_AES_T_MAC_2_ADDR                           ( (OCS_BASE_ADDR + OCS_AES_T_MAC_2_ADDR_OFFSET               ) )
#define OCS_AES_T_MAC_3_ADDR                           ( (OCS_BASE_ADDR + OCS_AES_T_MAC_3_ADDR_OFFSET               ) )
#define OCS_AES_PLEN_ADDR                              ( (OCS_BASE_ADDR + OCS_AES_PLEN_ADDR_OFFSET                  ) )
#define OCS_AES_A_DMA_SRC_ADDR_ADDR                    ( (OCS_BASE_ADDR + OCS_AES_A_DMA_SRC_ADDR_ADDR_OFFSET               ) )
#define OCS_AES_A_DMA_DST_ADDR_ADDR                    ( (OCS_BASE_ADDR + OCS_AES_A_DMA_DST_ADDR_ADDR_OFFSET               ) )
#define OCS_AES_A_DMA_SRC_SIZE_ADDR                    ( (OCS_BASE_ADDR + OCS_AES_A_DMA_SRC_SIZE_ADDR_OFFSET               ) )
#define OCS_AES_A_DMA_DST_SIZE_ADDR                    ( (OCS_BASE_ADDR + OCS_AES_A_DMA_DST_SIZE_ADDR_OFFSET               ) )
#define OCS_AES_A_DMA_DMA_MODE_ADDR                    ( (OCS_BASE_ADDR + OCS_AES_A_DMA_DMA_MODE_ADDR_OFFSET               ) )
#define OCS_AES_A_DMA_OTHER_MODE_ADDR                  ( (OCS_BASE_ADDR + OCS_AES_A_DMA_OTHER_MODE_ADDR_OFFSET             ) )
#define OCS_AES_A_DMA_NEXT_SRC_DESCR_ADDR              ( (OCS_BASE_ADDR + OCS_AES_A_DMA_NEXT_SRC_DESCR_ADDR_OFFSET         ) )
#define OCS_AES_A_DMA_NEXT_DST_DESCR_ADDR              ( (OCS_BASE_ADDR + OCS_AES_A_DMA_NEXT_DST_DESCR_ADDR_OFFSET         ) )
#define OCS_AES_A_DMA_WHILE_ACTIVE_MODE_ADDR           ( (OCS_BASE_ADDR + OCS_AES_A_DMA_WHILE_ACTIVE_MODE_ADDR_OFFSET      ) )
#define OCS_AES_A_DMA_LOG_ADDR                         ( (OCS_BASE_ADDR + OCS_AES_A_DMA_LOG_ADDR_OFFSET                    ) )
#define OCS_AES_A_DMA_STATUS_ADDR                      ( (OCS_BASE_ADDR + OCS_AES_A_DMA_STATUS_ADDR_OFFSET                 ) )
#define OCS_AES_A_DMA_PERF_CNTR_ADDR                   ( (OCS_BASE_ADDR + OCS_AES_A_DMA_PERF_CNTR_ADDR_OFFSET              ) )
#define OCS_AES_A_DMA_VALID_SAI_31_0_ADDR              ( (OCS_BASE_ADDR + OCS_AES_A_DMA_VALID_SAI_31_0_ADDR_OFFSET         ) )
#define OCS_AES_A_DMA_VALID_SAI_63_32_ADDR             ( (OCS_BASE_ADDR + OCS_AES_A_DMA_VALID_SAI_63_32_ADDR_OFFSET        ) )
#define OCS_AES_A_DMA_VALID_SAI_95_64_ADDR             ( (OCS_BASE_ADDR + OCS_AES_A_DMA_VALID_SAI_95_64_ADDR_OFFSET        ) )
#define OCS_AES_A_DMA_VALID_SAI_127_96_ADDR            ( (OCS_BASE_ADDR + OCS_AES_A_DMA_VALID_SAI_127_96_ADDR_OFFSET       ) )
#define OCS_AES_A_DMA_VALID_SAI_159_128_ADDR           ( (OCS_BASE_ADDR + OCS_AES_A_DMA_VALID_SAI_159_128_ADDR_OFFSET      ) )
#define OCS_AES_A_DMA_VALID_SAI_191_160_ADDR           ( (OCS_BASE_ADDR + OCS_AES_A_DMA_VALID_SAI_191_160_ADDR_OFFSET      ) )
#define OCS_AES_A_DMA_VALID_SAI_223_192_ADDR           ( (OCS_BASE_ADDR + OCS_AES_A_DMA_VALID_SAI_223_192_ADDR_OFFSET      ) )
#define OCS_AES_A_DMA_VALID_SAI_255_224_ADDR           ( (OCS_BASE_ADDR + OCS_AES_A_DMA_VALID_SAI_255_224_ADDR_OFFSET      ) )
#define OCS_AES_A_DMA_MSI_ISR_ADDR                     ( (OCS_BASE_ADDR + OCS_AES_A_DMA_MSI_ISR_ADDR_OFFSET                ) )
#define OCS_AES_A_DMA_MSI_IER_ADDR                     ( (OCS_BASE_ADDR + OCS_AES_A_DMA_MSI_IER_ADDR_OFFSET                ) )
#define OCS_AES_A_DMA_MSI_MASK_ADDR                    ( (OCS_BASE_ADDR + OCS_AES_A_DMA_MSI_MASK_ADDR_OFFSET               ) )
#define OCS_AES_A_DMA_MSI_MA_ADDR                      ( (OCS_BASE_ADDR + OCS_AES_A_DMA_MSI_MA_ADDR_OFFSET                 ) )
#define OCS_AES_A_DMA_MSI_DA_ADDR                      ( (OCS_BASE_ADDR + OCS_AES_A_DMA_MSI_DA_ADDR_OFFSET                 ) )
#define OCS_AES_A_DMA_MSI_EN_ADDR                      ( (OCS_BASE_ADDR + OCS_AES_A_DMA_MSI_EN_ADDR_OFFSET                 ) )
#define OCS_AES_A_DMA_INBUFFER_WRITE_FIFO_ADDR         ( (OCS_BASE_ADDR + OCS_AES_A_DMA_INBUFFER_WRITE_FIFO_ADDR_OFFSET    ) )
#define OCS_AES_A_DMA_OUTBUFFER_READ_FIFO_ADDR         ( (OCS_BASE_ADDR + OCS_AES_A_DMA_OUTBUFFER_READ_FIFO_ADDR_OFFSET    ) )
#define OCS_HCU_MODE_ADDR                              ( (OCS_BASE_ADDR + OCS_HCU_MODE_ADDR_OFFSET               ) )
#define OCS_HCU_CHAIN_ADDR                             ( (OCS_BASE_ADDR + OCS_HCU_CHAIN_ADDR_OFFSET              ) )
#define OCS_HCU_OPERATION_ADDR                         ( (OCS_BASE_ADDR + OCS_HCU_OPERATION_ADDR_OFFSET          ) )
#define OCS_HCU_KEY_0_ADDR                             ( (OCS_BASE_ADDR + OCS_HCU_KEY_0_ADDR_OFFSET              ) )
#define OCS_HCU_KEY_1_ADDR                             ( (OCS_BASE_ADDR + OCS_HCU_KEY_1_ADDR_OFFSET              ) )
#define OCS_HCU_KEY_2_ADDR                             ( (OCS_BASE_ADDR + OCS_HCU_KEY_2_ADDR_OFFSET              ) )
#define OCS_HCU_KEY_3_ADDR                             ( (OCS_BASE_ADDR + OCS_HCU_KEY_3_ADDR_OFFSET              ) )
#define OCS_HCU_KEY_4_ADDR                             ( (OCS_BASE_ADDR + OCS_HCU_KEY_4_ADDR_OFFSET              ) )
#define OCS_HCU_KEY_5_ADDR                             ( (OCS_BASE_ADDR + OCS_HCU_KEY_5_ADDR_OFFSET              ) )
#define OCS_HCU_KEY_6_ADDR                             ( (OCS_BASE_ADDR + OCS_HCU_KEY_6_ADDR_OFFSET              ) )
#define OCS_HCU_KEY_7_ADDR                             ( (OCS_BASE_ADDR + OCS_HCU_KEY_7_ADDR_OFFSET              ) )
#define OCS_HCU_KEY_8_ADDR                             ( (OCS_BASE_ADDR + OCS_HCU_KEY_8_ADDR_OFFSET              ) )
#define OCS_HCU_KEY_9_ADDR                             ( (OCS_BASE_ADDR + OCS_HCU_KEY_9_ADDR_OFFSET              ) )
#define OCS_HCU_KEY_10_ADDR                            ( (OCS_BASE_ADDR + OCS_HCU_KEY_10_ADDR_OFFSET             ) )
#define OCS_HCU_KEY_11_ADDR                            ( (OCS_BASE_ADDR + OCS_HCU_KEY_11_ADDR_OFFSET             ) )
#define OCS_HCU_KEY_12_ADDR                            ( (OCS_BASE_ADDR + OCS_HCU_KEY_12_ADDR_OFFSET             ) )
#define OCS_HCU_KEY_13_ADDR                            ( (OCS_BASE_ADDR + OCS_HCU_KEY_13_ADDR_OFFSET             ) )
#define OCS_HCU_KEY_14_ADDR                            ( (OCS_BASE_ADDR + OCS_HCU_KEY_14_ADDR_OFFSET             ) )
#define OCS_HCU_KEY_15_ADDR                            ( (OCS_BASE_ADDR + OCS_HCU_KEY_15_ADDR_OFFSET             ) )
#define OCS_HCU_ISR_ADDR                               ( (OCS_BASE_ADDR + OCS_HCU_ISR_ADDR_OFFSET                ) )
#define OCS_HCU_IER_ADDR                               ( (OCS_BASE_ADDR + OCS_HCU_IER_ADDR_OFFSET                ) )
#define OCS_HCU_STATUS_ADDR                            ( (OCS_BASE_ADDR + OCS_HCU_STATUS_ADDR_OFFSET             ) )
#define OCS_HCU_MSG_LEN_LO_ADDR                        ( (OCS_BASE_ADDR + OCS_HCU_MSG_LEN_LO_ADDR_OFFSET         ) )
#define OCS_HCU_MSG_LEN_HI_ADDR                        ( (OCS_BASE_ADDR + OCS_HCU_MSG_LEN_HI_ADDR_OFFSET         ) )
#define OCS_HCU_KEY_BYTE_ORDER_CFG_ADDR                ( (OCS_BASE_ADDR + OCS_HCU_KEY_BYTE_ORDER_CFG_ADDR_OFFSET ) )
#define OCS_HCU_DMA_SRC_ADDR_ADDR                      ( (OCS_BASE_ADDR + OCS_HCU_DMA_SRC_ADDR_ADDR_OFFSET           ) )
#define OCS_HCU_DMA_DST_ADDR_ADDR                      ( (OCS_BASE_ADDR + OCS_HCU_DMA_DST_ADDR_ADDR_OFFSET           ) )
#define OCS_HCU_DMA_SRC_SIZE_ADDR                      ( (OCS_BASE_ADDR + OCS_HCU_DMA_SRC_SIZE_ADDR_OFFSET           ) )
#define OCS_HCU_DMA_DST_SIZE_ADDR                      ( (OCS_BASE_ADDR + OCS_HCU_DMA_DST_SIZE_ADDR_OFFSET           ) )
#define OCS_HCU_DMA_DMA_MODE_ADDR                      ( (OCS_BASE_ADDR + OCS_HCU_DMA_DMA_MODE_ADDR_OFFSET           ) )
#define OCS_HCU_DMA_OTHER_MODE_ADDR                    ( (OCS_BASE_ADDR + OCS_HCU_DMA_OTHER_MODE_ADDR_OFFSET         ) )
#define OCS_HCU_DMA_NEXT_SRC_DESCR_ADDR                ( (OCS_BASE_ADDR + OCS_HCU_DMA_NEXT_SRC_DESCR_ADDR_OFFSET     ) )
#define OCS_HCU_DMA_NEXT_DST_DESCR_ADDR                ( (OCS_BASE_ADDR + OCS_HCU_DMA_NEXT_DST_DESCR_ADDR_OFFSET     ) )
#define OCS_HCU_DMA_WHILE_ACTIVE_MODE_ADDR             ( (OCS_BASE_ADDR + OCS_HCU_DMA_WHILE_ACTIVE_MODE_ADDR_OFFSET  ) )
#define OCS_HCU_DMA_LOG_ADDR                           ( (OCS_BASE_ADDR + OCS_HCU_DMA_LOG_ADDR_OFFSET                ) )
#define OCS_HCU_DMA_STATUS_ADDR                        ( (OCS_BASE_ADDR + OCS_HCU_DMA_STATUS_ADDR_OFFSET             ) )
#define OCS_HCU_DMA_PERF_CNTR_ADDR                     ( (OCS_BASE_ADDR + OCS_HCU_DMA_PERF_CNTR_ADDR_OFFSET          ) )
#define OCS_HCU_DMA_VALID_SAI_31_0_ADDR                ( (OCS_BASE_ADDR + OCS_HCU_DMA_VALID_SAI_31_0_ADDR_OFFSET     ) )
#define OCS_HCU_DMA_VALID_SAI_63_32_ADDR               ( (OCS_BASE_ADDR + OCS_HCU_DMA_VALID_SAI_63_32_ADDR_OFFSET    ) )
#define OCS_HCU_DMA_VALID_SAI_95_64_ADDR               ( (OCS_BASE_ADDR + OCS_HCU_DMA_VALID_SAI_95_64_ADDR_OFFSET    ) )
#define OCS_HCU_DMA_VALID_SAI_127_96_ADDR              ( (OCS_BASE_ADDR + OCS_HCU_DMA_VALID_SAI_127_96_ADDR_OFFSET   ) )
#define OCS_HCU_DMA_VALID_SAI_159_128_ADDR             ( (OCS_BASE_ADDR + OCS_HCU_DMA_VALID_SAI_159_128_ADDR_OFFSET  ) )
#define OCS_HCU_DMA_VALID_SAI_191_160_ADDR             ( (OCS_BASE_ADDR + OCS_HCU_DMA_VALID_SAI_191_160_ADDR_OFFSET  ) )
#define OCS_HCU_DMA_VALID_SAI_223_192_ADDR             ( (OCS_BASE_ADDR + OCS_HCU_DMA_VALID_SAI_223_192_ADDR_OFFSET  ) )
#define OCS_HCU_DMA_VALID_SAI_255_224_ADDR             ( (OCS_BASE_ADDR + OCS_HCU_DMA_VALID_SAI_255_224_ADDR_OFFSET  ) )
#define OCS_HCU_DMA_MSI_ISR_ADDR                       ( (OCS_BASE_ADDR + OCS_HCU_DMA_MSI_ISR_ADDR_OFFSET            ) )
#define OCS_HCU_DMA_MSI_IER_ADDR                       ( (OCS_BASE_ADDR + OCS_HCU_DMA_MSI_IER_ADDR_OFFSET            ) )
#define OCS_HCU_DMA_MSI_MASK_ADDR                      ( (OCS_BASE_ADDR + OCS_HCU_DMA_MSI_MASK_ADDR_OFFSET           ) )
#define OCS_HCU_DMA_MSI_MA_ADDR                        ( (OCS_BASE_ADDR + OCS_HCU_DMA_MSI_MA_ADDR_OFFSET             ) )
#define OCS_HCU_DMA_MSI_DA_ADDR                        ( (OCS_BASE_ADDR + OCS_HCU_DMA_MSI_DA_ADDR_OFFSET             ) )
#define OCS_HCU_DMA_MSI_EN_ADDR                        ( (OCS_BASE_ADDR + OCS_HCU_DMA_MSI_EN_ADDR_OFFSET             ) )
#define OCS_HCU_DMA_INBUFFER_WRITE_FIFO_ADDR           ( (OCS_BASE_ADDR + OCS_HCU_DMA_INBUFFER_WRITE_FIFO_ADDR_OFFSET    ) )
#define OCS_HCU_DMA_OUTBUFFER_READ_FIFO_ADDR           ( (OCS_BASE_ADDR + OCS_HCU_DMA_OUTBUFFER_READ_FIFO_ADDR_OFFSET    ) )
#define OCS_SKS_GKEY1_DW_0_R_ADDR                      ( (OCS_BASE_ADDR + OCS_SKS_GKEY1_DW_0_R_ADDR_OFFSET           ) )
#define OCS_SKS_GKEY1_DW_1_R_ADDR                      ( (OCS_BASE_ADDR + OCS_SKS_GKEY1_DW_1_R_ADDR_OFFSET           ) )
#define OCS_SKS_GKEY1_DW_2_R_ADDR                      ( (OCS_BASE_ADDR + OCS_SKS_GKEY1_DW_2_R_ADDR_OFFSET           ) )
#define OCS_SKS_GKEY1_DW_3_R_ADDR                      ( (OCS_BASE_ADDR + OCS_SKS_GKEY1_DW_3_R_ADDR_OFFSET           ) )
#define OCS_SKS_GKEY_TM_DW_0_R_ADDR                    ( (OCS_BASE_ADDR + OCS_SKS_GKEY_TM_DW_0_R_ADDR_OFFSET         ) )
#define OCS_SKS_GKEY_TM_DW_1_R_ADDR                    ( (OCS_BASE_ADDR + OCS_SKS_GKEY_TM_DW_1_R_ADDR_OFFSET         ) )
#define OCS_SKS_GKEY_TM_DW_2_R_ADDR                    ( (OCS_BASE_ADDR + OCS_SKS_GKEY_TM_DW_2_R_ADDR_OFFSET         ) )
#define OCS_SKS_GKEY_TM_DW_3_R_ADDR                    ( (OCS_BASE_ADDR + OCS_SKS_GKEY_TM_DW_3_R_ADDR_OFFSET         ) )
#define OCS_SKS_GKEY_CTRL_R_ADDR                       ( (OCS_BASE_ADDR + OCS_SKS_GKEY_CTRL_R_ADDR_OFFSET            ) )
#define OCS_GKEY_LOCK_R_ADDR                           ( (OCS_BASE_ADDR + OCS_GKEY_LOCK_R_ADDR_OFFSET                ) )
#define OCS_SKS_ADR_ADDR                               ( (OCS_BASE_ADDR + OCS_SKS_ADR_ADDR_OFFSET                    ) )
#define OCS_SKS_CMDR_ADDR                              ( (OCS_BASE_ADDR + OCS_SKS_CMDR_ADDR_OFFSET                   ) )
#define OCS_SKS_STR_ADDR                               ( (OCS_BASE_ADDR + OCS_SKS_STR_ADDR_OFFSET                    ) )
#define OCS_SKS_KYR_0_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_KYR_0_ADDR_OFFSET                  ) )
#define OCS_SKS_KYR_1_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_KYR_1_ADDR_OFFSET                  ) )
#define OCS_SKS_KYR_2_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_KYR_2_ADDR_OFFSET                  ) )
#define OCS_SKS_KYR_3_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_KYR_3_ADDR_OFFSET                  ) )
#define OCS_SKS_KYR_4_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_KYR_4_ADDR_OFFSET                  ) )
#define OCS_SKS_KYR_5_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_KYR_5_ADDR_OFFSET                  ) )
#define OCS_SKS_KYR_6_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_KYR_6_ADDR_OFFSET                  ) )
#define OCS_SKS_KYR_7_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_KYR_7_ADDR_OFFSET                  ) )
#define OCS_SKS_KYR_8_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_KYR_8_ADDR_OFFSET                  ) )
#define OCS_SKS_KYR_9_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_KYR_9_ADDR_OFFSET                  ) )
#define OCS_SKS_KYR_10_ADDR                            ( (OCS_BASE_ADDR + OCS_SKS_KYR_10_ADDR_OFFSET                 ) )
#define OCS_SKS_KYR_11_ADDR                            ( (OCS_BASE_ADDR + OCS_SKS_KYR_11_ADDR_OFFSET                 ) )
#define OCS_SKS_ATR_0_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_ATR_0_ADDR_OFFSET                  ) )
#define OCS_SKS_ATR_1_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_ATR_1_ADDR_OFFSET                  ) )
#define OCS_SKS_ATR_2_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_ATR_2_ADDR_OFFSET                  ) )
#define OCS_SKS_ATR_3_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_ATR_3_ADDR_OFFSET                  ) )
#define OCS_SKS_ATR_4_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_ATR_4_ADDR_OFFSET                  ) )
#define OCS_SKS_ATR_5_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_ATR_5_ADDR_OFFSET                  ) )
#define OCS_SKS_ATR_6_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_ATR_6_ADDR_OFFSET                  ) )
#define OCS_SKS_ATR_7_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_ATR_7_ADDR_OFFSET                  ) )
#define OCS_SKS_ATR_8_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_ATR_8_ADDR_OFFSET                  ) )
#define OCS_SKS_ATR_9_ADDR                             ( (OCS_BASE_ADDR + OCS_SKS_ATR_9_ADDR_OFFSET                  ) )
#define OCS_SKS_ATR_10_ADDR                            ( (OCS_BASE_ADDR + OCS_SKS_ATR_10_ADDR_OFFSET                 ) )
#define OCS_SKS_ATR_11_ADDR                            ( (OCS_BASE_ADDR + OCS_SKS_ATR_11_ADDR_OFFSET                 ) )
#define OCS_SKS_ATR_12_ADDR                            ( (OCS_BASE_ADDR + OCS_SKS_ATR_12_ADDR_OFFSET                 ) )
#define OCS_SKS_ATR_13_ADDR                            ( (OCS_BASE_ADDR + OCS_SKS_ATR_13_ADDR_OFFSET                 ) )
#define OCS_SKS_ATR_14_ADDR                            ( (OCS_BASE_ADDR + OCS_SKS_ATR_14_ADDR_OFFSET                 ) )
#define OCS_SKS_ATR_15_ADDR                            ( (OCS_BASE_ADDR + OCS_SKS_ATR_15_ADDR_OFFSET                 ) )
#define OCS_SKS_ATR_16_ADDR                            ( (OCS_BASE_ADDR + OCS_SKS_ATR_16_ADDR_OFFSET                 ) )
#define OCS_SKS_ATR_17_ADDR                            ( (OCS_BASE_ADDR + OCS_SKS_ATR_17_ADDR_OFFSET                 ) )
#define OCS_SKS_ATR_18_ADDR                            ( (OCS_BASE_ADDR + OCS_SKS_ATR_18_ADDR_OFFSET                 ) )
#define OCS_SKS_ATR_19_ADDR                            ( (OCS_BASE_ADDR + OCS_SKS_ATR_19_ADDR_OFFSET                 ) )
#define OCS_SKS_ATR_20_ADDR                            ( (OCS_BASE_ADDR + OCS_SKS_ATR_20_ADDR_OFFSET                 ) )
#define OCS_SKS_ATR_21_ADDR                            ( (OCS_BASE_ADDR + OCS_SKS_ATR_21_ADDR_OFFSET                 ) )
#define OCS_SKS_ISR_ADDR                               ( (OCS_BASE_ADDR + OCS_SKS_ISR_ADDR_OFFSET                    ) )
#define OCS_SKS_IER_ADDR                               ( (OCS_BASE_ADDR + OCS_SKS_IER_ADDR_OFFSET                    ) )
#define OCS_SKS_MSI_MASK_ADDR                          ( (OCS_BASE_ADDR + OCS_SKS_MSI_MASK_ADDR_OFFSET               ) )
#define OCS_SKS_MSI_ADDR_ADDR                          ( (OCS_BASE_ADDR + OCS_SKS_MSI_ADDR_OFFSET                    ) )
#define OCS_SKS_MSI_DATA_ADDR                          ( (OCS_BASE_ADDR + OCS_SKS_MSI_DATA_ADDR_OFFSET               ) )
#define OCS_SKS_MSI_EN_ADDR                            ( (OCS_BASE_ADDR + OCS_SKS_MSI_EN_ADDR_OFFSET                 ) )
#define OCS_CTRL_OCS_CG_DIS_ADDR                       ( (OCS_BASE_ADDR + OCS_CTRL_OCS_CG_DIS_ADDR_OFFSET            ) )
#define OCS_SKS_PERMISSION_R_ADDR                      ( (OCS_BASE_ADDR + OCS_SKS_PERMISSION_R_ADDR_OFFSET           ) )
#define OCS_ECC_COMMAND_ADDR                           ( (OCS_BASE_ADDR + OCS_ECC_COMMAND_ADDR_OFFSET                 ) )
#define OCS_ECC_STATUS_ADDR                            ( (OCS_BASE_ADDR + OCS_ECC_STATUS_ADDR_OFFSET                  ) )
#define OCS_ECC_CG_CTRL_ADDR                           ( (OCS_BASE_ADDR + OCS_ECC_CG_CTRL_ADDR_OFFSET                 ) )
#define OCS_ECC_DATA_IN_0_ADDR                         ( (OCS_BASE_ADDR + OCS_ECC_DATA_IN_0_ADDR_OFFSET               ) )
#define OCS_ECC_DATA_IN_1_ADDR                         ( (OCS_BASE_ADDR + OCS_ECC_DATA_IN_1_ADDR_OFFSET               ) )
#define OCS_ECC_DATA_IN_2_ADDR                         ( (OCS_BASE_ADDR + OCS_ECC_DATA_IN_2_ADDR_OFFSET               ) )
#define OCS_ECC_DATA_IN_3_ADDR                         ( (OCS_BASE_ADDR + OCS_ECC_DATA_IN_3_ADDR_OFFSET               ) )
#define OCS_ECC_DATA_IN_4_ADDR                         ( (OCS_BASE_ADDR + OCS_ECC_DATA_IN_4_ADDR_OFFSET               ) )
#define OCS_ECC_DATA_IN_5_ADDR                         ( (OCS_BASE_ADDR + OCS_ECC_DATA_IN_5_ADDR_OFFSET               ) )
#define OCS_ECC_DATA_IN_6_ADDR                         ( (OCS_BASE_ADDR + OCS_ECC_DATA_IN_6_ADDR_OFFSET               ) )
#define OCS_ECC_DATA_IN_7_ADDR                         ( (OCS_BASE_ADDR + OCS_ECC_DATA_IN_7_ADDR_OFFSET               ) )
#define OCS_ECC_DATA_IN_8_ADDR                         ( (OCS_BASE_ADDR + OCS_ECC_DATA_IN_8_ADDR_OFFSET               ) )
#define OCS_ECC_DATA_IN_9_ADDR                         ( (OCS_BASE_ADDR + OCS_ECC_DATA_IN_9_ADDR_OFFSET               ) )
#define OCS_ECC_DATA_IN_10_ADDR                        ( (OCS_BASE_ADDR + OCS_ECC_DATA_IN_1_ADDR_OFFSET               ) )
#define OCS_ECC_DATA_IN_11_ADDR                        ( (OCS_BASE_ADDR + OCS_ECC_DATA_IN_1_ADDR_OFFSET               ) )
#define OCS_ECC_CX_DATA_OUT_0_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CX_DATA_OUT_0_ADDR_OFFSET           ) )
#define OCS_ECC_CX_DATA_OUT_1_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CX_DATA_OUT_1_ADDR_OFFSET           ) )
#define OCS_ECC_CX_DATA_OUT_2_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CX_DATA_OUT_2_ADDR_OFFSET           ) )
#define OCS_ECC_CX_DATA_OUT_3_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CX_DATA_OUT_3_ADDR_OFFSET           ) )
#define OCS_ECC_CX_DATA_OUT_4_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CX_DATA_OUT_4_ADDR_OFFSET           ) )
#define OCS_ECC_CX_DATA_OUT_5_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CX_DATA_OUT_5_ADDR_OFFSET           ) )
#define OCS_ECC_CX_DATA_OUT_6_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CX_DATA_OUT_6_ADDR_OFFSET           ) )
#define OCS_ECC_CX_DATA_OUT_7_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CX_DATA_OUT_7_ADDR_OFFSET           ) )
#define OCS_ECC_CX_DATA_OUT_8_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CX_DATA_OUT_8_ADDR_OFFSET           ) )
#define OCS_ECC_CX_DATA_OUT_9_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CX_DATA_OUT_9_ADDR_OFFSET           ) )
#define OCS_ECC_CX_DATA_OUT_10_ADDR                    ( (OCS_BASE_ADDR + OCS_ECC_CX_DATA_OUT_10_ADDR_OFFSET          ) )
#define OCS_ECC_CX_DATA_OUT_11_ADDR                    ( (OCS_BASE_ADDR + OCS_ECC_CX_DATA_OUT_11_ADDR_OFFSET          ) )
#define OCS_ECC_CY_DATA_OUT_0_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CY_DATA_OUT_0_ADDR_OFFSET           ) )
#define OCS_ECC_CY_DATA_OUT_1_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CY_DATA_OUT_1_ADDR_OFFSET           ) )
#define OCS_ECC_CY_DATA_OUT_2_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CY_DATA_OUT_2_ADDR_OFFSET           ) )
#define OCS_ECC_CY_DATA_OUT_3_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CY_DATA_OUT_3_ADDR_OFFSET           ) )
#define OCS_ECC_CY_DATA_OUT_4_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CY_DATA_OUT_4_ADDR_OFFSET           ) )
#define OCS_ECC_CY_DATA_OUT_5_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CY_DATA_OUT_5_ADDR_OFFSET           ) )
#define OCS_ECC_CY_DATA_OUT_6_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CY_DATA_OUT_6_ADDR_OFFSET           ) )
#define OCS_ECC_CY_DATA_OUT_7_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CY_DATA_OUT_7_ADDR_OFFSET           ) )
#define OCS_ECC_CY_DATA_OUT_8_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CY_DATA_OUT_8_ADDR_OFFSET           ) )
#define OCS_ECC_CY_DATA_OUT_9_ADDR                     ( (OCS_BASE_ADDR + OCS_ECC_CY_DATA_OUT_9_ADDR_OFFSET           ) )
#define OCS_ECC_CY_DATA_OUT_10_ADDR                    ( (OCS_BASE_ADDR + OCS_ECC_CY_DATA_OUT_10_ADDR_OFFSET          ) )
#define OCS_ECC_CY_DATA_OUT_11_ADDR                    ( (OCS_BASE_ADDR + OCS_ECC_CY_DATA_OUT_11_ADDR_OFFSET          ) )
#define OCS_ECC_ISR_ADDR                               ( (OCS_BASE_ADDR + OCS_ECC_ISR_ADDR_OFFSET                     ) )
#define OCS_ECC_IER_ADDR                               ( (OCS_BASE_ADDR + OCS_ECC_IER_ADDR_OFFSET                     ) )
#define OCS_ECC_MSI_MASK_ADDR                          ( (OCS_BASE_ADDR + OCS_ECC_MSI_MASK_ADDR_OFFSET                ) )
#define OCS_ECC_MSI_MA_ADDR                            ( (OCS_BASE_ADDR + OCS_ECC_MSI_MA_ADDR_OFFSET                  ) )
#define OCS_ECC_MSI_DA_ADDR                            ( (OCS_BASE_ADDR + OCS_ECC_MSI_DA_ADDR_OFFSET                  ) )
#define OCS_ECC_MSI_EN_ADDR                            ( (OCS_BASE_ADDR + OCS_ECC_MSI_EN_ADDR_OFFSET                  ) )
#define TRNG_BASE_ADDR                               (   (PBI_AP2_CONTROL_ADR + 0xB0000) )
#define TRNG_CTRL_OFFSET                                   (   0x000 )
#define TRNG_MODE_OFFSET                                   (   0x004 )
#define TRNG_SMODE_OFFSET                                  (   0x008 )
#define TRNG_STAT_OFFSET                                   (   0x00c )
#define TRNG_IE_OFFSET                                     (   0x010 )
#define TRNG_ISTAT_OFFSET                                  (   0x014 )
#define TRNG_ALARMS_OFFSET                                 (   0x018 )
#define TRNG_COREKIT_REL_OFFSET                            (   0x01c )
#define TRNG_FEATURES_OFFSET                               (   0x020 )
#define TRNG_RAND0_OFFSET                                  (   0x024 )
#define TRNG_RAND1_OFFSET                                  (   0x028 )
#define TRNG_RAND2_OFFSET                                  (   0x02c )
#define TRNG_RAND3_OFFSET                                  (   0x030 )
#define TRNG_NPA_DATA0_OFFSET                              (   0x034 )
#define TRNG_NPA_DATA1_OFFSET                              (   0x038 )
#define TRNG_NPA_DATA2_OFFSET                              (   0x03c )
#define TRNG_NPA_DATA3_OFFSET                              (   0x040 )
#define TRNG_NPA_DATA4_OFFSET                              (   0x044 )
#define TRNG_NPA_DATA5_OFFSET                              (   0x048 )
#define TRNG_NPA_DATA6_OFFSET                              (   0x04c )
#define TRNG_NPA_DATA7_OFFSET                              (   0x050 )
#define TRNG_NPA_DATA8_OFFSET                              (   0x054 )
#define TRNG_NPA_DATA9_OFFSET                              (   0x058 )
#define TRNG_NPA_DATA10_OFFSET                             (   0x05c )
#define TRNG_NPA_DATA11_OFFSET                             (   0x060 )
#define TRNG_NPA_DATA12_OFFSET                             (   0x064 )
#define TRNG_NPA_DATA13_OFFSET                             (   0x068 )
#define TRNG_NPA_DATA14_OFFSET                             (   0x06c )
#define TRNG_NPA_DATA15_OFFSET                             (   0x070 )
#define TRNG_SEED0_OFFSET                                  (   0x074 )
#define TRNG_SEED1_OFFSET                                  (   0x078 )
#define TRNG_SEED2_OFFSET                                  (   0x07c )
#define TRNG_SEED3_OFFSET                                  (   0x080 )
#define TRNG_SEED4_OFFSET                                  (   0x084 )
#define TRNG_SEED5_OFFSET                                  (   0x088 )
#define TRNG_SEED6_OFFSET                                  (   0x08c )
#define TRNG_SEED7_OFFSET                                  (   0x090 )
#define TRNG_SEED8_OFFSET                                  (   0x094 )
#define TRNG_SEED9_OFFSET                                  (   0x098 )
#define TRNG_SEED10_OFFSET                                 (   0x09c )
#define TRNG_SEED11_OFFSET                                 (   0x0a0 )
#define TRNG_IA_RDATA_OFFSET                               (   0x0a4 )
#define TRNG_IA_WDATA_OFFSET                               (   0x0a8 )
#define TRNG_IA_ADDR_OFFSET                                (   0x0ac )
#define TRNG_IA_CMD_OFFSET                                 (   0x0b0 )
#define TRNG_CTRL          ( (TRNG_BASE_ADDR + TRNG_CTRL_OFFSET       ) )
#define TRNG_MODE          ( (TRNG_BASE_ADDR + TRNG_MODE_OFFSET       ) )
#define TRNG_SMODE         ( (TRNG_BASE_ADDR + TRNG_SMODE_OFFSET      ) )
#define TRNG_STAT          ( (TRNG_BASE_ADDR + TRNG_STAT_OFFSET       ) )
#define TRNG_IE            ( (TRNG_BASE_ADDR + TRNG_IE_OFFSET         ) )
#define TRNG_ISTAT         ( (TRNG_BASE_ADDR + TRNG_ISTAT_OFFSET      ) )
#define TRNG_ALARMS        ( (TRNG_BASE_ADDR + TRNG_ALARMS_OFFSET     ) )
#define TRNG_COREKIT_REL   ( (TRNG_BASE_ADDR + TRNG_COREKIT_REL_OFFSET) )
#define TRNG_FEATURES      ( (TRNG_BASE_ADDR + TRNG_FEATURES_OFFSET  ) )
#define TRNG_RAND0        ( (TRNG_BASE_ADDR + TRNG_RAND0_OFFSET  ) )
#define TRNG_RAND1         ( (TRNG_BASE_ADDR + TRNG_RAND1_OFFSET      ) )
#define TRNG_RAND2         ( (TRNG_BASE_ADDR + TRNG_RAND2_OFFSET      ) )
#define TRNG_RAND3         ( (TRNG_BASE_ADDR + TRNG_RAND3_OFFSET     ) )
#define TRNG_NPA_DATA0     ( (TRNG_BASE_ADDR + TRNG_NPA_DATA0_OFFSET  ) )
#define TRNG_NPA_DATA1     ( (TRNG_BASE_ADDR + TRNG_NPA_DATA1_OFFSET  ) )
#define TRNG_NPA_DATA2     ( (TRNG_BASE_ADDR + TRNG_NPA_DATA2_OFFSET  ) )
#define TRNG_NPA_DATA3     ( (TRNG_BASE_ADDR + TRNG_NPA_DATA3_OFFSET  ) )
#define TRNG_NPA_DATA4     ( (TRNG_BASE_ADDR + TRNG_NPA_DATA4_OFFSET  ) )
#define TRNG_NPA_DATA5     ( (TRNG_BASE_ADDR + TRNG_NPA_DATA5_OFFSET  ) )
#define TRNG_NPA_DATA6     ( (TRNG_BASE_ADDR + TRNG_NPA_DATA6_OFFSET  ) )
#define TRNG_NPA_DATA7     ( (TRNG_BASE_ADDR + TRNG_NPA_DATA7_OFFSET  ) )
#define TRNG_NPA_DATA8     ( (TRNG_BASE_ADDR + TRNG_NPA_DATA8_OFFSET  ) )
#define TRNG_NPA_DATA9     ( (TRNG_BASE_ADDR + TRNG_NPA_DATA9_OFFSET  ) )
#define TRNG_NPA_DATA10    ( (TRNG_BASE_ADDR + TRNG_NPA_DATA10_OFFSET ) )
#define TRNG_NPA_DATA11    ( (TRNG_BASE_ADDR + TRNG_NPA_DATA11_OFFSET ) )
#define TRNG_NPA_DATA12    ( (TRNG_BASE_ADDR + TRNG_NPA_DATA12_OFFSET ) )
#define TRNG_NPA_DATA13    ( (TRNG_BASE_ADDR + TRNG_NPA_DATA13_OFFSET ) )
#define TRNG_NPA_DATA14    ( (TRNG_BASE_ADDR + TRNG_NPA_DATA14_OFFSET ) )
#define TRNG_NPA_DATA15    ( (TRNG_BASE_ADDR + TRNG_NPA_DATA15_OFFSET ) )
#define TRNG_SEED0         ( (TRNG_BASE_ADDR + TRNG_SEED0_OFFSET      ) )
#define TRNG_SEED1         ( (TRNG_BASE_ADDR + TRNG_SEED1_OFFSET      ) )
#define TRNG_SEED2         ( (TRNG_BASE_ADDR + TRNG_SEED2_OFFSET      ) )
#define TRNG_SEED3         ( (TRNG_BASE_ADDR + TRNG_SEED3_OFFSET      ) )
#define TRNG_SEED4         ( (TRNG_BASE_ADDR + TRNG_SEED4_OFFSET      ) )
#define TRNG_SEED5         ( (TRNG_BASE_ADDR + TRNG_SEED5_OFFSET      ) )
#define TRNG_SEED6         ( (TRNG_BASE_ADDR + TRNG_SEED6_OFFSET      ) )
#define TRNG_SEED7         ( (TRNG_BASE_ADDR + TRNG_SEED7_OFFSET      ) )
#define TRNG_SEED8         ( (TRNG_BASE_ADDR + TRNG_SEED8_OFFSET      ) )
#define TRNG_SEED9         ( (TRNG_BASE_ADDR + TRNG_SEED9_OFFSET      ) )
#define TRNG_SEED10        ( (TRNG_BASE_ADDR + TRNG_SEED10_OFFSET     ) )
#define TRNG_SEED11        ( (TRNG_BASE_ADDR + TRNG_SEED11_OFFSET     ) )
#define TRNG_IA_RDATA      ( (TRNG_BASE_ADDR + TRNG_IA_RDATA_OFFSET   ) )
#define TRNG_IA_WDATA      ( (TRNG_BASE_ADDR + TRNG_IA_WDATA_OFFSET   ) )
#define TRNG_IA_ADDR       ( (TRNG_BASE_ADDR + TRNG_IA_ADDR_OFFSET    ) )
#define TRNG_IA_CMD        ( (TRNG_BASE_ADDR + TRNG_IA_CMD_OFFSET     ) )
#define DEC400_BASE_ADR                                   (   (0x20C00000) )
#define DEC400_GCCHIPREV_OFFSET                           ( 0x0024 )
#define DEC400_GCCHIPDATE_OFFSET                          ( 0x0028 )
#define DEC400_GCREGHICHIPPATCHREV_OFFSET                 ( 0x0098 )
#define DEC400_GCPRODUCTID_OFFSET                         ( 0x00A8 )
#define DEC400_GCREGAHBDECREADCONFIGX_OFFSET              ( 0x0800 )
#define DEC400_GCREGAHBDECWRITECONFIGX_OFFSET             ( 0x0880 )
#define DEC400_GCREGAHBDECREADBUFFERBASEX_OFFSET          ( 0x0900 )
#define DEC400_GCREGAHBDECREADCACHEBASEX_OFFSET           ( 0x0980 )
#define DEC400_GCREGAHBDECWRITEBUFFERBASEX_OFFSET         ( 0x0A00 )
#define DEC400_GCREGAHBDECWRITECACHEBASEX_OFFSET          ( 0x0A80 )
#define DEC400_GCREGAHBDECCONTROL_OFFSET                  ( 0x0B00 )
#define DEC400_GCREGAHBDECINTRACKNOWLEDGE_OFFSET          ( 0x0B04 )
#define DEC400_GCREGAHBDECINTRENBL_OFFSET                 ( 0x0B08 )
#define DEC400_GCREGAHBDECTILESTATUSDEBUG_OFFSET          ( 0x0B0C )
#define DEC400_GCREGAHBDECENCODERDEBUG_OFFSET             ( 0x0B10 )
#define DEC400_GCREGAHBDECDECODERDEBUG_OFFSET             ( 0x0B14 )
#define DEC400_GCREGAHBDECTOTALREADSIN_OFFSET             ( 0x0B18 )
#define DEC400_GCREGAHBDECTOTALWRITESIN_OFFSET            ( 0x0B1C )
#define DEC400_GCREGAHBDECTOTALREADBURSTSIN_OFFSET        ( 0x0B20 )
#define DEC400_GCREGAHBDECTOTALWRITEBURSTSIN_OFFSET       ( 0x0B24 )
#define DEC400_GCREGAHBDECTOTALREADSREQIN_OFFSET          ( 0x0B28 )
#define DEC400_GCREGAHBDECTOTALWRITESREQIN_OFFSET         ( 0x0B2C )
#define DEC400_GCREGAHBDECTOTALREADLASTSIN_OFFSET         ( 0x0B30 )
#define DEC400_GCREGAHBDECTOTALWRITELASTSIN_OFFSET        ( 0x0B34 )
#define DEC400_GCREGAHBDECTOTALREADSOUT_OFFSET            ( 0x0B38 )
#define DEC400_GCREGAHBDECTOTALWRITESOUT_OFFSET           ( 0x0B3C )
#define DEC400_GCREGAHBDECTOTALREADBURSTSOUT_OFFSET       ( 0x0B40 )
#define DEC400_GCREGAHBDECTOTALWRITEBURSTSOUT_OFFSET      ( 0x0B44 )
#define DEC400_GCREGAHBDECTOTALREADSREQOUT_OFFSET         ( 0x0B48 )
#define DEC400_GCREGAHBDECTOTALWRITESREQOUT_OFFSET        ( 0x0B4C )
#define DEC400_GCREGAHBDECTOTALREADLASTSOUT_OFFSET        ( 0x0B50 )
#define DEC400_GCREGAHBDECTOTALWRITELASTSOUT_OFFSET       ( 0x0B54 )
#define DEC400_GCREGAHBDECDEBUG0_OFFSET                   ( 0x0B58 )
#define DEC400_GCREGAHBDECDEBUG1_OFFSET                   ( 0x0B5C )
#define DEC400_GCREGAHBDECDEBUG2_OFFSET                   ( 0x0B60 )
#define DEC400_GCREGAHBDECDEBUG3_OFFSET                   ( 0x0B64 )
#define DEC400_GCREGAHBDECCONTROLEX_OFFSET                ( 0x0B68 )
#define DEC400_GCREGAHBDECREADEXCONFIGX_OFFSET            ( 0x0C00 )
#define DEC400_GCREGAHBDECWRITEEXCONFIGX_OFFSET           ( 0x0D00 )
#define DEC400_GCREGAHBDECREADBUFFERENDX_OFFSET           ( 0x0E00 )
#define DEC400_GCREGAHBDECWRITEBUFFEREND0_OFFSET          ( 0x0E80 )
#define DEC400_GCREGAHBDECCONTROLEX2_OFFSET               ( 0x13BC )
#define DEC400_GCREGAHBDECREADFLUSHCACHEX_OFFSET          ( 0x1400 )
#define DEC400_GCREGAHBDECWRITEFLUSHCACHEX_OFFSET         ( 0x1480 )
#define DEC400_GCCHIPREV_ADR                              ( (DEC400_BASE_ADR + DEC400_GCCHIPREV_OFFSET) )
#define DEC400_GCCHIPDATE_ADR                             ( (DEC400_BASE_ADR + DEC400_GCCHIPDATE_OFFSET) )
#define DEC400_GCREGHICHIPPATCHREV_ADR                    ( (DEC400_BASE_ADR + DEC400_GCREGHICHIPPATCHREV_OFFSET) )
#define DEC400_GCPRODUCTID_ADR                            ( (DEC400_BASE_ADR + DEC400_GCPRODUCTID_OFFSET) )
#define DEC400_GCREGAHBDECREADCONFIGX_ADR                 ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECREADCONFIGX_OFFSET) )
#define DEC400_GCREGAHBDECWRITECONFIGX_ADR                ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECWRITECONFIGX_OFFSET) )
#define DEC400_GCREGAHBDECREADBUFFERBASEX_ADR             ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECREADBUFFERBASEX_OFFSET) )
#define DEC400_GCREGAHBDECREADCACHEBASEX_ADR              ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECREADCACHEBASEX_OFFSET) )
#define DEC400_GCREGAHBDECWRITEBUFFERBASEX_ADR            ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECWRITEBUFFERBASEX_OFFSET) )
#define DEC400_GCREGAHBDECWRITECACHEBASEX_ADR             ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECWRITECACHEBASEX_OFFSET) )
#define DEC400_GCREGAHBDECCONTROL_ADR                     ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECCONTROL_OFFSET) )
#define DEC400_GCREGAHBDECINTRACKNOWLEDGE_ADR             ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECINTRACKNOWLEDGE_OFFSET) )
#define DEC400_GCREGAHBDECINTRENBL_ADR                    ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECINTRENBL_OFFSET) )
#define DEC400_GCREGAHBDECTILESTATUSDEBUG_ADR             ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECTILESTATUSDEBUG_OFFSET) )
#define DEC400_GCREGAHBDECENCODERDEBUG_ADR                ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECENCODERDEBUG_OFFSET) )
#define DEC400_GCREGAHBDECDECODERDEBUG_ADR                ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECDECODERDEBUG_OFFSET) )
#define DEC400_GCREGAHBDECTOTALREADSIN_ADR                ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECTOTALREADSIN_OFFSET) )
#define DEC400_GCREGAHBDECTOTALWRITESIN_ADR               ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECTOTALWRITESIN_OFFSET) )
#define DEC400_GCREGAHBDECTOTALREADBURSTSIN_ADR           ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECTOTALREADBURSTSIN_OFFSET) )
#define DEC400_GCREGAHBDECTOTALWRITEBURSTSIN_ADR          ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECTOTALWRITEBURSTSIN_OFFSET) )
#define DEC400_GCREGAHBDECTOTALREADSREQIN_ADR             ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECTOTALREADSREQIN_OFFSET) )
#define DEC400_GCREGAHBDECTOTALWRITESREQIN_ADR            ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECTOTALWRITESREQIN_OFFSET) )
#define DEC400_GCREGAHBDECTOTALREADLASTSIN_ADR            ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECTOTALREADLASTSIN_OFFSET) )
#define DEC400_GCREGAHBDECTOTALWRITELASTSIN_ADR           ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECTOTALWRITELASTSIN_OFFSET) )
#define DEC400_GCREGAHBDECTOTALREADSOUT_ADR               ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECTOTALREADSOUT_OFFSET) )
#define DEC400_GCREGAHBDECTOTALWRITESOUT_ADR              ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECTOTALWRITESOUT_OFFSET) )
#define DEC400_GCREGAHBDECTOTALREADBURSTSOUT_ADR          ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECTOTALREADBURSTSOUT_OFFSET) )
#define DEC400_GCREGAHBDECTOTALWRITEBURSTSOUT_ADR         ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECTOTALWRITEBURSTSOUT_OFFSET) )
#define DEC400_GCREGAHBDECTOTALREADSREQOUT_ADR            ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECTOTALREADSREQOUT_OFFSET) )
#define DEC400_GCREGAHBDECTOTALWRITESREQOUT_ADR           ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECTOTALWRITESREQOUT_OFFSET) )
#define DEC400_GCREGAHBDECTOTALREADLASTSOUT_ADR           ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECTOTALREADLASTSOUT_OFFSET) )
#define DEC400_GCREGAHBDECTOTALWRITELASTSOUT_ADR          ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECTOTALWRITELASTSOUT_OFFSET) )
#define DEC400_GCREGAHBDECDEBUG0_ADR                      ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECDEBUG0_OFFSET) )
#define DEC400_GCREGAHBDECDEBUG1_ADR                      ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECDEBUG1_OFFSET) )
#define DEC400_GCREGAHBDECDEBUG2_ADR                      ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECDEBUG2_OFFSET) )
#define DEC400_GCREGAHBDECDEBUG3_ADR                      ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECDEBUG3_OFFSET) )
#define DEC400_GCREGAHBDECCONTROLEX_ADR                   ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECCONTROLEX_OFFSET) )
#define DEC400_GCREGAHBDECREADEXCONFIGX_ADR               ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECREADEXCONFIGX_OFFSET) )
#define DEC400_GCREGAHBDECWRITEEXCONFIGX_ADR              ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECWRITEEXCONFIGX_OFFSET) )
#define DEC400_GCREGAHBDECREADBUFFERENDX_ADR              ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECREADBUFFERENDX_OFFSET) )
#define DEC400_GCREGAHBDECWRITEBUFFEREND0_ADR             ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECWRITEBUFFEREND0_OFFSET) )
#define DEC400_GCREGAHBDECCONTROLEX2_ADR                  ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECCONTROLEX2_OFFSET) )
#define DEC400_GCREGAHBDECREADFLUSHCACHEX_ADR             ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECREADFLUSHCACHEX_OFFSET) )
#define DEC400_GCREGAHBDECWRITEFLUSHCACHEX_ADR            ( (DEC400_BASE_ADR + DEC400_GCREGAHBDECWRITEFLUSHCACHEX_OFFSET) )
#define DEBUG_SUBSYSTEM_USB_PHY_CFG0_OFFSET               ( 0x030 )
#define DEBUG_SUBSYSTEM_USB_TEST_CTRL0_OFFSET             ( 0x034 )
#define DEBUG_SUBSYSTEM_USB_PHY_BYPASS_CTRL_OFFSET        ( 0x068 )
#define DEBUG_SUBSYSTEM_USB_PHY_CFG7_OFFSET               ( 0x06c )
#define DEBUG_SUBSYSTEM_USB_PHY_CFG8_OFFSET               ( 0x070 )
#define DEBUG_SUBSYSTEM_USB_TEST_CTRL1_OFFSET             ( 0x074 )
#define DEBUG_SUBSYSTEM_USB_TEST_STAT_OFFSET              ( 0x098 )
#define DEBUG_SUBSYSTEM_USB_TIEOFFS_CONSTANTS_REG0_OFFSET  ( 0x0bc )
#define DEBUG_SUBSYSTEM_USB_TIEOFFS_CONSTANTS_REG1_OFFSET  ( 0x0c0 )
#define DEBUG_SUBSYSTEM_CFG_MEM_CTRL_0_OFFSET             ( 0x0c4 )
#define DEBUG_SUBSYSTEM_CFG_MEM_CTRL_1_OFFSET             ( 0x0c8 )
#define DEBUG_SUBSYSTEM_SOC_DFX_SECURE_OFFSET             ( 0x0cc )
#define DEBUG_SUBSYSTEM_SOC_DFX_UNLOCK_3_OFFSET           ( 0x0d0 )
#define DEBUG_SUBSYSTEM_SOC_DFX_UNLOCK_2_OFFSET           ( 0x0d4 )
#define DEBUG_SUBSYSTEM_SOC_DFX_UNLOCK_1_OFFSET           ( 0x0d8 )
#define DEBUG_SUBSYSTEM_SOC_DFX_UNLOCK_0_OFFSET           ( 0x0dc )
#define DEBUG_SUBSYSTEM_SOC_DFX_UNLOCK_CTRL_OFFSET        ( 0x0e0 )
#define DEBUG_SUBSYSTEM_CROSS_TRIG_SRC_CTRL_SOC_OFFSET    ( 0x0e4 )
#define DEBUG_SUBSYSTEM_CROSS_TRIG_SRC_CTRL_CTI_OFFSET    ( 0x0e8 )
#define JTAG_IDCODE                                       ( (0x00047113) )
#define CSS_DEBUG_BASE_ADR                                ( (0x2F000000) )
#define DEBUG_SUBSYSTEM_BOTTOM_ADR                        ( (CSS_DEBUG_BASE_ADR + 0x030) )
#define DEBUG_SUBSYSTEM_TOP_ADR                           ( (CSS_DEBUG_BASE_ADR + 0x0e8) )
#define DEBUG_SUBSYSTEM_USB_PHY_CFG0_ADR                  ( (CSS_DEBUG_BASE_ADR + DEBUG_SUBSYSTEM_USB_PHY_CFG0_OFFSET) )
#define DEBUG_SUBSYSTEM_USB_TEST_CTRL0_ADR                ( (CSS_DEBUG_BASE_ADR + DEBUG_SUBSYSTEM_USB_TEST_CTRL0_OFFSET) )
#define DEBUG_SUBSYSTEM_USB_PHY_BYPASS_CTRL_ADR           ( (CSS_DEBUG_BASE_ADR + DEBUG_SUBSYSTEM_USB_PHY_BYPASS_CTRL_OFFSET) )
#define DEBUG_SUBSYSTEM_USB_PHY_CFG7_ADR                  ( (CSS_DEBUG_BASE_ADR + DEBUG_SUBSYSTEM_USB_PHY_CFG7_OFFSET) )
#define DEBUG_SUBSYSTEM_USB_PHY_CFG8_ADR                  ( (CSS_DEBUG_BASE_ADR + DEBUG_SUBSYSTEM_USB_PHY_CFG8_OFFSET) )
#define DEBUG_SUBSYSTEM_USB_TEST_CTRL1_ADR                ( (CSS_DEBUG_BASE_ADR + DEBUG_SUBSYSTEM_USB_TEST_CTRL1_OFFSET) )
#define DEBUG_SUBSYSTEM_USB_TEST_STAT_ADR                 ( (CSS_DEBUG_BASE_ADR + DEBUG_SUBSYSTEM_USB_TEST_STAT_OFFSET) )
#define DEBUG_SUBSYSTEM_USB_TIEOFFS_CONSTANTS_REG0_ADR    ( (CSS_DEBUG_BASE_ADR + DEBUG_SUBSYSTEM_USB_TIEOFFS_CONSTANTS_REG0_OFFSET) )
#define DEBUG_SUBSYSTEM_USB_TIEOFFS_CONSTANTS_REG1_ADR    ( (CSS_DEBUG_BASE_ADR + DEBUG_SUBSYSTEM_USB_TIEOFFS_CONSTANTS_REG1_OFFSET) )
#define DEBUG_SUBSYSTEM_CFG_MEM_CTRL_0_ADR                ( (CSS_DEBUG_BASE_ADR + DEBUG_SUBSYSTEM_CFG_MEM_CTRL_0_OFFSET) )
#define DEBUG_SUBSYSTEM_CFG_MEM_CTRL_1_ADR                ( (CSS_DEBUG_BASE_ADR + DEBUG_SUBSYSTEM_CFG_MEM_CTRL_1_OFFSET) )
#define DEBUG_SUBSYSTEM_SOC_DFX_SECURE_ADR                ( (CSS_DEBUG_BASE_ADR + DEBUG_SUBSYSTEM_SOC_DFX_SECURE_OFFSET) )
#define DEBUG_SUBSYSTEM_SOC_DFX_UNLOCK_3_ADR              ( (CSS_DEBUG_BASE_ADR + DEBUG_SUBSYSTEM_SOC_DFX_UNLOCK_3_OFFSET) )
#define DEBUG_SUBSYSTEM_SOC_DFX_UNLOCK_2_ADR              ( (CSS_DEBUG_BASE_ADR + DEBUG_SUBSYSTEM_SOC_DFX_UNLOCK_2_OFFSET) )
#define DEBUG_SUBSYSTEM_SOC_DFX_UNLOCK_1_ADR              ( (CSS_DEBUG_BASE_ADR + DEBUG_SUBSYSTEM_SOC_DFX_UNLOCK_1_OFFSET) )
#define DEBUG_SUBSYSTEM_SOC_DFX_UNLOCK_0_ADR              ( (CSS_DEBUG_BASE_ADR + DEBUG_SUBSYSTEM_SOC_DFX_UNLOCK_0_OFFSET) )
#define DEBUG_SUBSYSTEM_SOC_DFX_UNLOCK_CTRL_ADR           ( (CSS_DEBUG_BASE_ADR + DEBUG_SUBSYSTEM_SOC_DFX_UNLOCK_CTRL_OFFSET) )
#define DEBUG_SUBSYSTEM_CROSS_TRIG_SRC_CTRL_SOC_ADR       ( (CSS_DEBUG_BASE_ADR + DEBUG_SUBSYSTEM_CROSS_TRIG_SRC_CTRL_SOC_OFFSET) )
#define DEBUG_SUBSYSTEM_CROSS_TRIG_SRC_CTRL_CTI_ADR       ( (CSS_DEBUG_BASE_ADR + DEBUG_SUBSYSTEM_CROSS_TRIG_SRC_CTRL_CTI_OFFSET) )
#define POLICY_GREEN  ( 0 )
#define POLICY_ORANGE  ( 6 )
#define POLICY_ORANGE_SECURE  ( 5 )
#define POLICY_RED_FUSE  ( 4 )
#define POLICY_RED_METAL  ( 2 )
#define CORESIGHT_BASE_ADR  ( (0x2F800000) )
#define CORESIGHT_ROM_TABLE_ENTRY_0  (  (CORESIGHT_BASE_ADR + 0x0000) )
#define CORESIGHT_ROM_TABLE_ENTRY_1  (  (CORESIGHT_BASE_ADR + 0x0004) )
#define CORESIGHT_ROM_TABLE_ENTRY_2  (  (CORESIGHT_BASE_ADR + 0x0008) )
#define CORESIGHT_ROM_TABLE_ENTRY_3  (  (CORESIGHT_BASE_ADR + 0x000C) )
#define CORESIGHT_ROM_TABLE_ENTRY_4  (  (CORESIGHT_BASE_ADR + 0x0010) )
#define CORESIGHT_ROM_TABLE_ENTRY_5  (  (CORESIGHT_BASE_ADR + 0x0014) )
#define CORESIGHT_ROM_TABLE_ENTRY_6  (  (CORESIGHT_BASE_ADR + 0x0018) )
#define CORESIGHT_ROM_TABLE_ENTRY_7  (  (CORESIGHT_BASE_ADR + 0x001C) )
#define ATB_FUNNEL_BASE_ADR                (   (CORESIGHT_BASE_ADR + 0x00006000) )
#define ATB_FUNNEL_LAR_UNLOCK_CODE         (   (0xC5ACCE55) )
#define ATB_FUNNEL_CTRL_REG_ADR            (   (ATB_FUNNEL_BASE_ADR + 0x00000000) )
#define ATB_FUNNEL_PROT_CTRL_REG_ADR       (   (ATB_FUNNEL_BASE_ADR + 0x00000004) )
#define ATB_FUNNEL_ITATBDATA0_REG_ADR      (   (ATB_FUNNEL_BASE_ADR + 0x00000EEC) )
#define ATB_FUNNEL_ITATBCTR2_REG_ADR       (   (ATB_FUNNEL_BASE_ADR + 0x00000EF0) )
#define ATB_FUNNEL_ITATBCTR1_REG_ADR       (   (ATB_FUNNEL_BASE_ADR + 0x00000EF4) )
#define ATB_FUNNEL_ITATBCTR0_REG_ADR       (   (ATB_FUNNEL_BASE_ADR + 0x00000EF8) )
#define ATB_FUNNEL_ITCTRL_REG_ADR          (   (ATB_FUNNEL_BASE_ADR + 0x00000F00) )
#define ATB_FUNNEL_CLAIMSET_REG_ADR        (   (ATB_FUNNEL_BASE_ADR + 0x00000FA0) )
#define ATB_FUNNEL_CLAIMCLR_REG_ADR        (   (ATB_FUNNEL_BASE_ADR + 0x00000FA4) )
#define ATB_FUNNEL_LOCKACCESS_REG_ADR      (   (ATB_FUNNEL_BASE_ADR + 0x00000FB0) )
#define ATB_FUNNEL_LOCKSTATUS_REG_ADR      (   (ATB_FUNNEL_BASE_ADR + 0x00000FB4) )
#define ATB_FUNNEL_AUTHSTATUS_REG_ADR      (   (ATB_FUNNEL_BASE_ADR + 0x00000FB8) )
#define ATB_FUNNEL_DEVID_REG_ADR           (   (ATB_FUNNEL_BASE_ADR + 0x00000FC8) )
#define ATB_FUNNEL_DEVTYPE_REG_ADR         (   (ATB_FUNNEL_BASE_ADR + 0x00000FCC) )
#define ATB_FUNNEL_PIDR4_REG_ADR           (   (ATB_FUNNEL_BASE_ADR + 0x00000FD0) )
#define ATB_FUNNEL_PIDR0_REG_ADR           (   (ATB_FUNNEL_BASE_ADR + 0x00000FE0) )
#define ATB_FUNNEL_PIDR1_REG_ADR           (   (ATB_FUNNEL_BASE_ADR + 0x00000FE4) )
#define ATB_FUNNEL_PIDR2_REG_ADR           (   (ATB_FUNNEL_BASE_ADR + 0x00000FE8) )
#define ATB_FUNNEL_PIDR3_REG_ADR           (   (ATB_FUNNEL_BASE_ADR + 0x00000FEC) )
#define ATB_FUNNEL_CIDR0_REG_ADR           (   (ATB_FUNNEL_BASE_ADR + 0x00000FF0) )
#define ATB_FUNNEL_CIDR1_REG_ADR           (   (ATB_FUNNEL_BASE_ADR + 0x00000FF4) )
#define ATB_FUNNEL_CIDR2_REG_ADR           (   (ATB_FUNNEL_BASE_ADR + 0x00000FF8) )
#define ATB_FUNNEL_CIDR3_REG_ADR           (   (ATB_FUNNEL_BASE_ADR + 0x00000FFC) )
#define ATB_REP_BASE_ADR                   (   (CORESIGHT_BASE_ADR + 0x00004000) )
#define ATB_REP_LAR_UNLOCK_CODE            (   (0xC5ACCE55) )
#define ATB_REP_IDFILTER0_REG_ADR          (   (ATB_REP_BASE_ADR + 0x00000000) )
#define ATB_REP_IDFILTER1_REG_ADR          (   (ATB_REP_BASE_ADR + 0x00000004) )
#define ATB_REP_ITATBCTR0_REG_ADR          (   (ATB_REP_BASE_ADR + 0x00000EFC) )
#define ATB_REP_ITATBCTR1_REG_ADR          (   (ATB_REP_BASE_ADR + 0x00000EF8) )
#define ATB_REP_ITCTRL_REG_ADR             (   (ATB_REP_BASE_ADR + 0x00000F00) )
#define ATB_REP_CLAIMSET_REG_ADR           (   (ATB_REP_BASE_ADR + 0x00000FA0) )
#define ATB_REP_CLAIMCLR_REG_ADR           (   (ATB_REP_BASE_ADR + 0x00000FA4) )
#define ATB_REP_LAR_REG_ADR                (   (ATB_REP_BASE_ADR + 0x00000FB0) )
#define ATB_REP_LSR_REG_ADR                (   (ATB_REP_BASE_ADR + 0x00000FB4) )
#define ATB_REP_AUTHSTATUS_REG_ADR         (   (ATB_REP_BASE_ADR + 0x00000FB8) )
#define ATB_REP_DEVID_REG_ADR              (   (ATB_REP_BASE_ADR + 0x00000FC8) )
#define ATB_REP_DEVTYPE_REG_ADR            (   (ATB_REP_BASE_ADR + 0x00000FCC) )
#define ATB_REP_PIDR4_REG_ADR              (   (ATB_REP_BASE_ADR + 0x00000FD0) )
#define ATB_REP_PIDR0_REG_ADR              (   (ATB_REP_BASE_ADR + 0x00000FE0) )
#define ATB_REP_PIDR1_REG_ADR              (   (ATB_REP_BASE_ADR + 0x00000FE4) )
#define ATB_REP_PIDR2_REG_ADR              (   (ATB_REP_BASE_ADR + 0x00000FE8) )
#define ATB_REP_PIDR3_REG_ADR              (   (ATB_REP_BASE_ADR + 0x00000FEC) )
#define ATB_REP_CIDR0_REG_ADR              (   (ATB_REP_BASE_ADR + 0x00000FF0) )
#define ATB_REP_CIDR1_REG_ADR              (   (ATB_REP_BASE_ADR + 0x00000FF4) )
#define ATB_REP_CIDR2_REG_ADR              (   (ATB_REP_BASE_ADR + 0x00000FF8) )
#define ATB_REP_CIDR3_REG_ADR              (   (ATB_REP_BASE_ADR + 0x00000FFC) )
#define TPIU_BASE_ADR                      (   (CORESIGHT_BASE_ADR + 0x00003000) )
#define TPIU_LAR_UNLOCK_CODE               (   (0xC5ACCE55) )
#define TPIU_PORT_SIZES_REG_ADR            (   (TPIU_BASE_ADR + 0x00000000) )
#define TPIU_CURR_PORT_SIZES_REG_ADR       (   (TPIU_BASE_ADR + 0x00000004) )
#define TPIU_TRIG_MODES_REG_ADR            (   (TPIU_BASE_ADR + 0x00000100) )
#define TPIU_TRIG_CNT_VAL_REG_ADR          (   (TPIU_BASE_ADR + 0x00000104) )
#define TPIU_TRIG_MULT_REG_ADR             (   (TPIU_BASE_ADR + 0x00000108) )
#define TPIU_TST_PATT_MODES_REG_ADR        (   (TPIU_BASE_ADR + 0x00000200) )
#define TPIU_CURR_TST_PATT_MODES_REG_ADR   (   (TPIU_BASE_ADR + 0x00000204) )
#define TPIU_TPRCR_REG_ADR                 (   (TPIU_BASE_ADR + 0x00000208) )
#define TPIU_FFSR_REG_ADR                  (   (TPIU_BASE_ADR + 0x00000300) )
#define TPIU_FFCR_REG_ADR                  (   (TPIU_BASE_ADR + 0x00000304) )
#define TPIU_FSCR_REG_ADR                  (   (TPIU_BASE_ADR + 0x00000308) )
#define TPIU_EXTCTL_IN_PORT_REG_ADR        (   (TPIU_BASE_ADR + 0x00000400) )
#define TPIU_EXTCTL_OUT_PORT_REG_ADR       (   (TPIU_BASE_ADR + 0x00000404) )
#define TPIU_ITTRFLINACK_REG_ADR           (   (TPIU_BASE_ADR + 0x00000EE4) )
#define TPIU_ITTRFLIN_REG_ADR              (   (TPIU_BASE_ADR + 0x00000EE8) )
#define TPIU_ITATBDATA0_REG_ADR            (   (TPIU_BASE_ADR + 0x00000EEC) )
#define TPIU_ITATBCTR2_REG_ADR             (   (TPIU_BASE_ADR + 0x00000EF0) )
#define TPIU_ITATBCTR1_REG_ADR             (   (TPIU_BASE_ADR + 0x00000EF4) )
#define TPIU_ITATBCTR0_REG_ADR             (   (TPIU_BASE_ADR + 0x00000EF8) )
#define TPIU_ITCTRL_REG_ADR                (   (TPIU_BASE_ADR + 0x00000F00) )
#define TPIU_CLAIMSET_REG_ADR              (   (TPIU_BASE_ADR + 0x00000FA0) )
#define TPIU_CLAIMCLR_REG_ADR              (   (TPIU_BASE_ADR + 0x00000FA4) )
#define TPIU_LAR_REG_ADR                   (   (TPIU_BASE_ADR + 0x00000FB0) )
#define TPIU_LSR_REG_ADR                   (   (TPIU_BASE_ADR + 0x00000FB4) )
#define TPIU_AUTHSTATUS_REG_ADR            (   (TPIU_BASE_ADR + 0x00000FB8) )
#define TPIU_DEVID_REG_ADR                 (   (TPIU_BASE_ADR + 0x00000FC8) )
#define TPIU_DEVTYPE_REG_ADR               (   (TPIU_BASE_ADR + 0x00000FCC) )
#define TPIU_PIDR4_REG_ADR                 (   (TPIU_BASE_ADR + 0x00000FD0) )
#define TPIU_PIDR5_REG_ADR                 (   (TPIU_BASE_ADR + 0x00000FD4) )
#define TPIU_PIDR6_REG_ADR                 (   (TPIU_BASE_ADR + 0x00000FD8) )
#define TPIU_PIDR7_REG_ADR                 (   (TPIU_BASE_ADR + 0x00000FDC) )
#define TPIU_PIDR0_REG_ADR                 (   (TPIU_BASE_ADR + 0x00000FE0) )
#define TPIU_PIDR1_REG_ADR                 (   (TPIU_BASE_ADR + 0x00000FE4) )
#define TPIU_PIDR2_REG_ADR                 (   (TPIU_BASE_ADR + 0x00000FE8) )
#define TPIU_PIDR3_REG_ADR                 (   (TPIU_BASE_ADR + 0x00000FEC) )
#define TPIU_CIDR0_REG_ADR                 (   (TPIU_BASE_ADR + 0x00000FF0) )
#define TPIU_CIDR1_REG_ADR                 (   (TPIU_BASE_ADR + 0x00000FF4) )
#define TPIU_CIDR2_REG_ADR                 (   (TPIU_BASE_ADR + 0x00000FF8) )
#define TPIU_CIDR3_REG_ADR                 (   (TPIU_BASE_ADR + 0x00000FFC) )
#define TMC_BASE_ADR                       (   (CORESIGHT_BASE_ADR + 0x00002000) )
#define TMC_LAR_UNLOCK_CODE                (   (0xC5ACCE55) )
#define TMC_RSZ_REG_ADR                    (   (TMC_BASE_ADR + 0x00000004) )
#define TMC_STS_REG_ADR                    (   (TMC_BASE_ADR + 0x0000000C) )
#define TMC_RRD_REG_ADR                    (   (TMC_BASE_ADR + 0x00000010) )
#define TMC_RRP_REG_ADR                    (   (TMC_BASE_ADR + 0x00000014) )
#define TMC_RWP_REG_ADR                    (   (TMC_BASE_ADR + 0x00000018) )
#define TMC_TRG_REG_ADR                    (   (TMC_BASE_ADR + 0x0000001C) )
#define TMC_CTL_REG_ADR                    (   (TMC_BASE_ADR + 0x00000020) )
#define TMC_RWD_REG_ADR                    (   (TMC_BASE_ADR + 0x00000024) )
#define TMC_MODE_REG_ADR                   (   (TMC_BASE_ADR + 0x00000028) )
#define TMC_LBUFLEVEL_REG_ADR              (   (TMC_BASE_ADR + 0x0000002C) )
#define TMC_CBUFLEVEL_REG_ADR              (   (TMC_BASE_ADR + 0x00000030) )
#define TMC_BUFWM_REG_ADR                  (   (TMC_BASE_ADR + 0x00000034) )
#define TMC_RRPHI_REG_ADR                  (   (TMC_BASE_ADR + 0x00000038) )
#define TMC_RWPHI_REG_ADR                  (   (TMC_BASE_ADR + 0x0000003C) )
#define TMC_AXICTL_REG_ADR                 (   (TMC_BASE_ADR + 0x00000110) )
#define TMC_DBALO_REG_ADR                  (   (TMC_BASE_ADR + 0x00000118) )
#define TMC_DBSHI_REG_ADR                  (   (TMC_BASE_ADR + 0x0000011C) )
#define TMC_FFSR_REG_ADR                   (   (TMC_BASE_ADR + 0x00000300) )
#define TMC_FFCR_REG_ADR                   (   (TMC_BASE_ADR + 0x00000304) )
#define TMC_PSCR_REG_ADR                   (   (TMC_BASE_ADR + 0x00000308) )
#define TMC_ITATBMDATA0_REG_ADR            (   (TMC_BASE_ADR + 0x00000ED0) )
#define TMC_ITATBMCTR2_REG_ADR             (   (TMC_BASE_ADR + 0x00000ED4) )
#define TMC_ITATBMCTR1_REG_ADR             (   (TMC_BASE_ADR + 0x00000ED8) )
#define TMC_ITATBMCTR0_REG_ADR             (   (TMC_BASE_ADR + 0x00000EDC) )
#define TMC_ITMISCOP0_REG_ADR              (   (TMC_BASE_ADR + 0x00000EE0) )
#define TMC_ITTRFLIN_REG_ADR               (   (TMC_BASE_ADR + 0x00000EE8) )
#define TMC_ITATBDATA0_REG_ADR             (   (TMC_BASE_ADR + 0x00000EEC) )
#define TMC_ITATBCTR2_REG_ADR              (   (TMC_BASE_ADR + 0x00000EF0) )
#define TMC_ITATBCTR1_REG_ADR              (   (TMC_BASE_ADR + 0x00000EF4) )
#define TMC_ITATBCTR0_REG_ADR              (   (TMC_BASE_ADR + 0x00000EF8) )
#define TMC_ITCTRL_REG_ADR                 (   (TMC_BASE_ADR + 0x00000F00) )
#define TMC_CLAIMSET_REG_ADR               (   (TMC_BASE_ADR + 0x00000FA0) )
#define TMC_CLAIMCLR_REG_ADR               (   (TMC_BASE_ADR + 0x00000FA4) )
#define TMC_LAR_REG_ADR                    (   (TMC_BASE_ADR + 0x00000FB0) )
#define TMC_LSR_REG_ADR                    (   (TMC_BASE_ADR + 0x00000FB4) )
#define TMC_AUTHSTATUS_REG_ADR             (   (TMC_BASE_ADR + 0x00000FB8) )
#define TMC_DEVID_REG_ADR                  (   (TMC_BASE_ADR + 0x00000FC8) )
#define TMC_DEVTYPE_REG_ADR                (   (TMC_BASE_ADR + 0x00000FCC) )
#define TMC_PERIPHID4_REG_ADR              (   (TMC_BASE_ADR + 0x00000FD0) )
#define TMC_PERIPHID5_REG_ADR              (   (TMC_BASE_ADR + 0x00000FD4) )
#define TMC_PERIPHID6_REG_ADR              (   (TMC_BASE_ADR + 0x00000FD8) )
#define TMC_PERIPHID7_REG_ADR              (   (TMC_BASE_ADR + 0x00000FDC) )
#define TMC_PERIPHID0_REG_ADR              (   (TMC_BASE_ADR + 0x00000FE0) )
#define TMC_PERIPHID1_REG_ADR              (   (TMC_BASE_ADR + 0x00000FE4) )
#define TMC_PERIPHID2_REG_ADR              (   (TMC_BASE_ADR + 0x00000FE8) )
#define TMC_PERIPHID3_REG_ADR              (   (TMC_BASE_ADR + 0x00000FEC) )
#define TMC_COMPID0_REG_ADR                (   (TMC_BASE_ADR + 0x00000FF0) )
#define TMC_COMPID1_REG_ADR                (   (TMC_BASE_ADR + 0x00000FF4) )
#define TMC_COMPID2_REG_ADR                (   (TMC_BASE_ADR + 0x00000FF8) )
#define TMC_COMPID3_REG_ADR                (   (TMC_BASE_ADR + 0x00000FFC) )
#define CTI_BASE_ADR                       (   (CORESIGHT_BASE_ADR +  0x00005000) )
#define CTI_LAR_UNLOCK_CODE                (   (0xC5ACCE55) )
#define CTI_CTICONTROL_REG_ADR             (   (CTI_BASE_ADR + 0x00000000) )
#define CTI_CTIINTACK_REG_ADR              (   (CTI_BASE_ADR + 0x00000010) )
#define CTI_CTIAPPSET_REG_ADR              (   (CTI_BASE_ADR + 0x00000014) )
#define CTI_CTIAPPCLEAR_REG_ADR            (   (CTI_BASE_ADR + 0x00000018) )
#define CTI_CTIAPPPULSE_REG_ADR            (   (CTI_BASE_ADR + 0x0000001C) )
#define CTI_CTIINEN0_REG_ADR               (   (CTI_BASE_ADR + 0x00000020) )
#define CTI_CTIINEN1_REG_ADR               (   (CTI_BASE_ADR + 0x00000024) )
#define CTI_CTIINEN2_REG_ADR               (   (CTI_BASE_ADR + 0x00000028) )
#define CTI_CTIINEN3_REG_ADR               (   (CTI_BASE_ADR + 0x0000002C) )
#define CTI_CTIINEN4_REG_ADR               (   (CTI_BASE_ADR + 0x00000030) )
#define CTI_CTIINEN5_REG_ADR               (   (CTI_BASE_ADR + 0x00000034) )
#define CTI_CTIINEN6_REG_ADR               (   (CTI_BASE_ADR + 0x00000038) )
#define CTI_CTIINEN7_REG_ADR               (   (CTI_BASE_ADR + 0x0000003C) )
#define CTI_CTIOUTEN0_REG_ADR              (   (CTI_BASE_ADR + 0x000000A0) )
#define CTI_CTIOUTEN1_REG_ADR              (   (CTI_BASE_ADR + 0x000000A4) )
#define CTI_CTIOUTEN2_REG_ADR              (   (CTI_BASE_ADR + 0x000000A8) )
#define CTI_CTIOUTEN3_REG_ADR              (   (CTI_BASE_ADR + 0x000000AC) )
#define CTI_CTIOUTEN4_REG_ADR              (   (CTI_BASE_ADR + 0x000000B0) )
#define CTI_CTIOUTEN5_REG_ADR              (   (CTI_BASE_ADR + 0x000000B4) )
#define CTI_CTIOUTEN6_REG_ADR              (   (CTI_BASE_ADR + 0x000000B8) )
#define CTI_CTIOUTEN7_REG_ADR              (   (CTI_BASE_ADR + 0x000000BC) )
#define CTI_CTITRIGINSTATUS_REG_ADR        (   (CTI_BASE_ADR + 0x00000130) )
#define CTI_CTITRIGOUTSTATUS_REG_ADR       (   (CTI_BASE_ADR + 0x00000134) )
#define CTI_CTICHINSTATUS_REG_ADR          (   (CTI_BASE_ADR + 0x00000138) )
#define CTI_CTICHOUTSTATUS_REG_ADR         (   (CTI_BASE_ADR + 0x0000013C) )
#define CTI_CTIGATE_REG_ADR                (   (CTI_BASE_ADR + 0x00000140) )
#define CTI_ASICCTL_REG_ADR                (   (CTI_BASE_ADR + 0x00000144) )
#define CTI_ITCHINACK_REG_ADR              (   (CTI_BASE_ADR + 0x00000EDC) )
#define CTI_ITTRIGINACK_REG_ADR            (   (CTI_BASE_ADR + 0x00000EE0) )
#define CTI_ITCHOUT_REG_ADR                (   (CTI_BASE_ADR + 0x00000EE4) )
#define CTI_ITTRIGOUT_REG_ADR              (   (CTI_BASE_ADR + 0x00000EE8) )
#define CTI_ITCHOUTACK_REG_ADR             (   (CTI_BASE_ADR + 0x00000EEC) )
#define CTI_ITTRIGOUTACK_REG_ADR           (   (CTI_BASE_ADR + 0x00000EF0) )
#define CTI_ITCHIN_REG_ADR                 (   (CTI_BASE_ADR + 0x00000EF4) )
#define CTI_ITTRIGIN_REG_ADR               (   (CTI_BASE_ADR + 0x00000EF8) )
#define CTI_ITCTRL_REG_ADR                 (   (CTI_BASE_ADR + 0x00000F00) )
#define CTI_CLAIMSET_REG_ADR               (   (CTI_BASE_ADR + 0x00000FA0) )
#define CTI_CLAIMCLR_REG_ADR               (   (CTI_BASE_ADR + 0x00000FA4) )
#define CTI_LAR_REG_ADR                    (   (CTI_BASE_ADR + 0x00000FB0) )
#define CTI_LSR_REG_ADR                    (   (CTI_BASE_ADR + 0x00000FB4) )
#define CTI_AUTHSTATUS_REG_ADR             (   (CTI_BASE_ADR + 0x00000FB8) )
#define CTI_DEVID_REG_ADR                  (   (CTI_BASE_ADR + 0x00000FC8) )
#define CTI_DEVTYPE_REG_ADR                (   (CTI_BASE_ADR + 0x00000FCC) )
#define CTI_PIDR4_REG_ADR                  (   (CTI_BASE_ADR + 0x00000FD0) )
#define CTI_PIDR5_REG_ADR                  (   (CTI_BASE_ADR + 0x00000FD4) )
#define CTI_PIDR6_REG_ADR                  (   (CTI_BASE_ADR + 0x00000FD8) )
#define CTI_PIDR7_REG_ADR                  (   (CTI_BASE_ADR + 0x00000FDC) )
#define CTI_PIDR0_REG_ADR                  (   (CTI_BASE_ADR + 0x00000FE0) )
#define CTI_PIDR1_REG_ADR                  (   (CTI_BASE_ADR + 0x00000FE4) )
#define CTI_PIDR2_REG_ADR                  (   (CTI_BASE_ADR + 0x00000FE8) )
#define CTI_PIDR3_REG_ADR                  (   (CTI_BASE_ADR + 0x00000FEC) )
#define CTI_CIDR0_REG_ADR                  (   (CTI_BASE_ADR + 0x00000FF0) )
#define CTI_CIDR1_REG_ADR                  (   (CTI_BASE_ADR + 0x00000FF4) )
#define CTI_CIDR2_REG_ADR                  (   (CTI_BASE_ADR + 0x00000FF8) )
#define CTI_CIDR3_REG_ADR                  (   (CTI_BASE_ADR + 0x00000FFC) )
#define A53_DEBUG_BASE_ADR  ( (CORESIGHT_BASE_ADR + 0x00400000) )
#define A53_ROM_TABLE_ENTRY_0   ( (A53_DEBUG_BASE_ADR +  0x00000000) )
#define A53_ROM_TABLE_ENTRY_1   ( (A53_DEBUG_BASE_ADR +  0x00000004) )
#define A53_ROM_TABLE_ENTRY_2   ( (A53_DEBUG_BASE_ADR +  0x00000008) )
#define A53_ROM_TABLE_ENTRY_3   ( (A53_DEBUG_BASE_ADR +  0x0000000C) )
#define A53_ROM_TABLE_ENTRY_4   ( (A53_DEBUG_BASE_ADR +  0x00000010) )
#define A53_ROM_TABLE_ENTRY_5   ( (A53_DEBUG_BASE_ADR +  0x00000014) )
#define A53_ROM_TABLE_ENTRY_6   ( (A53_DEBUG_BASE_ADR +  0x00000018) )
#define A53_ROM_TABLE_ENTRY_7   ( (A53_DEBUG_BASE_ADR +  0x0000001C) )
#define A53_ROM_TABLE_ENTRY_8   ( (A53_DEBUG_BASE_ADR +  0x00000020) )
#define A53_ROM_TABLE_ENTRY_9   ( (A53_DEBUG_BASE_ADR +  0x00000024) )
#define A53_ROM_TABLE_ENTRY_10  ( (A53_DEBUG_BASE_ADR +  0x00000028) )
#define A53_ROM_TABLE_ENTRY_11  ( (A53_DEBUG_BASE_ADR +  0x0000002C) )
#define A53_ROM_TABLE_ENTRY_12  ( (A53_DEBUG_BASE_ADR +  0x00000030) )
#define A53_ROM_TABLE_ENTRY_13  ( (A53_DEBUG_BASE_ADR +  0x00000034) )
#define A53_ROM_TABLE_ENTRY_14  ( (A53_DEBUG_BASE_ADR +  0x00000038) )
#define A53_ROM_TABLE_ENTRY_15  ( (A53_DEBUG_BASE_ADR +  0x0000003C) )
#define A53_ROM_TABLE_ROMPIDR4  ( (A53_DEBUG_BASE_ADR +  0x00000FD0) )
#define A53_ROM_TABLE_ROMPIDR5  ( (A53_DEBUG_BASE_ADR +  0x00000FD4) )
#define A53_ROM_TABLE_ROMPIDR6  ( (A53_DEBUG_BASE_ADR +  0x00000FD8) )
#define A53_ROM_TABLE_ROMPIDR7  ( (A53_DEBUG_BASE_ADR +  0x00000FDC) )
#define A53_ROM_TABLE_ROMPIDR0  ( (A53_DEBUG_BASE_ADR +  0x00000FE0) )
#define A53_ROM_TABLE_ROMPIDR1  ( (A53_DEBUG_BASE_ADR +  0x00000FE4) )
#define A53_ROM_TABLE_ROMPIDR2  ( (A53_DEBUG_BASE_ADR +  0x00000FE8) )
#define A53_ROM_TABLE_ROMPIDR3  ( (A53_DEBUG_BASE_ADR +  0x00000FEC) )
#define A53_ROM_TABLE_ROMCIDR0  ( (A53_DEBUG_BASE_ADR +  0x00000FF0) )
#define A53_ROM_TABLE_ROMCIDR1  ( (A53_DEBUG_BASE_ADR +  0x00000FF4) )
#define A53_ROM_TABLE_ROMCIDR2  ( (A53_DEBUG_BASE_ADR +  0x00000FF8) )
#define A53_ROM_TABLE_ROMCIDR3  ( (A53_DEBUG_BASE_ADR +  0x00000FFC) )
#define A53_EDESR_OFFSET                   (    0x020 )
#define A53_EDECR_OFFSET                   (    0x024 )
#define A53_EDWAR_LWR32_OFFSET             (    0x030 )
#define A53_EDWAR_UPR32_OFFSET             (    0x034 )
#define A53_DBGDTRRX_EL0_OFFSET            (    0x080 )
#define A53_EDITR_OFFSET                   (    0x084 )
#define A53_EDSCR_OFFSET                   (    0x088 )
#define A53_DBGDTRTX_EL0_OFFSET            (    0x08C )
#define A53_EDRCR_OFFSET                   (    0x090 )
#define A53_EDACR_OFFSET                   (    0x094 )
#define A53_EDECCR_OFFSET                  (    0x098 )
#define A53_EDPCSRLO_OFFSET                (    0x0A0 )
#define A53_EDCIDSR_OFFSET                 (    0x0A4 )
#define A53_EDVIDSR_OFFSET                 (    0x0A8 )
#define A53_EDPCSRHI_OFFSET                (    0x0AC )
#define A53_OSLAR_EL1_OFFSET               (    0x300 )
#define A53_EDPRCR_OFFSET                  (    0x310 )
#define A53_EDPRSR_OFFSET                  (    0x314 )
#define A53_DBGBVR0_EL1_LWR32_OFFSET       (    0x400 )
#define A53_DBGBVR0_EL1_UPR32_OFFSET       (    0x404 )
#define A53_DBGBCR0_EL1_OFFSET             (    0x408 )
#define A53_DBGBVR1_EL1_LWR32_OFFSET       (    0x410 )
#define A53_DBGBVR1_EL1_UPR32_OFFSET       (    0x414 )
#define A53_DBGBCR1_EL1_OFFSET             (    0x418 )
#define A53_DBGBVR2_EL1_LWR32_OFFSET       (    0x420 )
#define A53_DBGBVR2_EL1_UPR32_OFFSET       (    0x424 )
#define A53_DBGBCR2_EL1_OFFSET             (    0x428 )
#define A53_DBGBVR3_EL1_LWR32_OFFSET       (    0x430 )
#define A53_DBGBVR3_EL1_UPR32_OFFSET       (    0x434 )
#define A53_DBGBCR3_EL1_OFFSET             (    0x438 )
#define A53_DBGBVR4_EL1_LWR32_OFFSET       (    0x440 )
#define A53_DBGBVR4_EL1_UPR32_OFFSET       (    0x444 )
#define A53_DBGBCR4_EL1_OFFSET             (    0x448 )
#define A53_DBGBVR5_EL1_LWR32_OFFSET       (    0x450 )
#define A53_DBGBVR5_EL1_UPR32_OFFSET       (    0x454 )
#define A53_DBGBCR5_EL1_OFFSET             (    0x458 )
#define A53_DBGWVR0_EL1_LWR32_OFFSET       (    0x800 )
#define A53_DBGWVR0_EL1_UPR32_OFFSET       (    0x804 )
#define A53_DBGWCR0_EL1_OFFSET             (    0x808 )
#define A53_DBGWVR1_EL1_LWR32_OFFSET       (    0x810 )
#define A53_DBGWVR1_EL1_UPR32_OFFSET       (    0x814 )
#define A53_DBGWCR1_EL1_OFFSET             (    0x818 )
#define A53_DBGWVR2_EL1_LWR32_OFFSET       (    0x820 )
#define A53_DBGWVR2_EL1_UPR32_OFFSET       (    0x824 )
#define A53_DBGWCR2_EL1_OFFSET             (    0x828 )
#define A53_DBGWVR3_EL1_LWR32_OFFSET       (    0x830 )
#define A53_DBGWVR3_EL1_UPR32_OFFSET       (    0x834 )
#define A53_DBGWCR3_EL1_OFFSET             (    0x838 )
#define A53_MIDR_EL1_OFFSET                (    0xD00 )
#define A53_EDPFR0_EL1_LWR32_OFFSET        (    0xD20 )
#define A53_EDPFR0_EL1_UPR32_OFFSET        (    0xD24 )
#define A53_EDDFR0_EL1_LWR32_OFFSET        (    0xD28 )
#define A53_EDDFR0_EL1_UPR32_OFFSET        (    0xD2C )
#define A53_ID_AA64ISAR0_EL1_LWR32_OFFSET  (    0xD30 )
#define A53_ID_AA64ISAR0_EL1_UPR32_OFFSET  (    0xD34 )
#define A53_ID_AA64MMFR0_EL1_LWR32_OFFSET  (    0xD38 )
#define A53_ID_AA64MMFR0_EL1_UPR32_OFFSET  (    0xD3C )
#define A53_EDITCTRL_OFFSET                (    0xF00 )
#define A53_DBGCLAIMSET_EL1_OFFSET         (    0xFA0 )
#define A53_DBGCLAIMCLR_EL1_OFFSET         (    0xFA4 )
#define A53_EDDEVAFF0_OFFSET               (    0xFA8 )
#define A53_EDDEVAFF1_OFFSET               (    0xFAC )
#define A53_EDLAR_OFFSET                   (    0xFB0 )
#define A53_EDLSR_OFFSET                   (    0xFB4 )
#define A53_DBGAUTHSTATUS_EL1_OFFSET       (    0xFB8 )
#define A53_EDDEVARCH_OFFSET               (    0xFBC )
#define A53_EDDEVID2_OFFSET                (    0xFC0 )
#define A53_EDDEVID1_OFFSET                (    0xFC4 )
#define A53_EDDEVID_OFFSET                 (    0xFC8 )
#define A53_EDDEVTYPE_OFFSET               (    0xFCC )
#define A53_EDPIDR4_OFFSET                 (    0xFD0 )
#define A53_EDPIDR5_OFFSET                 (    0xFD4 )
#define A53_EDPIDR6_OFFSET                 (    0xFD8 )
#define A53_EDPIDR7_OFFSET                 (    0xFDC )
#define A53_EDPIDR0_OFFSET                 (    0xFE0 )
#define A53_EDPIDR1_OFFSET                 (    0xFE4 )
#define A53_EDPIDR2_OFFSET                 (    0xFE8 )
#define A53_EDPIDR3_OFFSET                 (    0xFEC )
#define A53_EDCIDR0_OFFSET                 (    0xFF0 )
#define A53_EDCIDR1_OFFSET                 (    0xFF4 )
#define A53_EDCIDR2_OFFSET                 (    0xFF8 )
#define A53_EDCIDR3_OFFSET                 (    0xFFC )
#define  A53_CTICONTROL_OFFSET            (         (0x000) )
#define  A53_CTIINTACK_OFFSET             (         (0x010) )
#define  A53_CTIAPPSET_OFFSET             (         (0x014) )
#define  A53_CTIAPPCLEAR_OFFSET           (         (0x018) )
#define  A53_CTIAPPPULSE_OFFSET           (         (0x01C) )
#define  A53_CTIINEN0_OFFSET              (         (0x020) )
#define  A53_CTIINEN1_OFFSET              (         (0x024) )
#define  A53_CTIINEN2_OFFSET              (         (0x028) )
#define  A53_CTIINEN3_OFFSET              (         (0x02C) )
#define  A53_CTIINEN4_OFFSET              (         (0x030) )
#define  A53_CTIINEN5_OFFSET              (         (0x034) )
#define  A53_CTIINEN6_OFFSET              (         (0x038) )
#define  A53_CTIINEN7_OFFSET              (         (0x03C) )
#define  A53_CTIOUTEN0_OFFSET             (         (0x0A0) )
#define  A53_CTIOUTEN1_OFFSET             (         (0x0A4) )
#define  A53_CTIOUTEN2_OFFSET             (         (0x0A8) )
#define  A53_CTIOUTEN3_OFFSET             (         (0x0AC) )
#define  A53_CTIOUTEN4_OFFSET             (         (0x0B0) )
#define  A53_CTIOUTEN5_OFFSET             (         (0x0B4) )
#define  A53_CTIOUTEN6_OFFSET             (         (0x0B8) )
#define  A53_CTIOUTEN7_OFFSET             (         (0x0BC) )
#define  A53_CTITRIGINSTATUS_OFFSET       (         (0x130) )
#define  A53_CTITRIGOUTSTATUS_OFFSET      (         (0x134) )
#define  A53_CTICHINSTATUS_OFFSET         (         (0x138) )
#define  A53_CTICHOUTSTATUS_OFFSET        (         (0x13C) )
#define  A53_CTIGATE_OFFSET               (         (0x140) )
#define  A53_ASICCTL_OFFSET               (         (0x144) )
#define  A53_CTIITCTRL_OFFSET             (         (0xF00) )
#define  A53_CTICLAIMSET_OFFSET           (         (0xFA0) )
#define  A53_CTICLAIMCLR_OFFSET           (         (0xFA4) )
#define  A53_CTIDEVAFF0_OFFSET            (         (0xFA8) )
#define  A53_CTIDEVAFF1_OFFSET            (         (0xFAC) )
#define  A53_CTILAR_OFFSET                (         (0xFB0) )
#define  A53_CTILSR_OFFSET                (         (0xFB4) )
#define  A53_CTIAUTHSTATUS_OFFSET         (         (0xFB8) )
#define  A53_CTIDEVARCH_OFFSET            (         (0xFBC) )
#define  A53_CTIDEVID2_OFFSET             (         (0xFC0) )
#define  A53_CTIDEVID1_OFFSET             (         (0xFC4) )
#define  A53_CTIDEVID_OFFSET              (         (0xFC8) )
#define  A53_CTIDEVTYPE_OFFSET            (         (0xFCC) )
#define  A53_CTIPIDR4_OFFSET              (         (0xFD0) )
#define  A53_CTIPIDR5_OFFSET              (         (0xFD4) )
#define  A53_CTIPIDR6_OFFSET              (         (0xFD8) )
#define  A53_CTIPIDR7_OFFSET              (         (0xFDC) )
#define  A53_CTIPIDR0_OFFSET              (         (0xFE0) )
#define  A53_CTIPIDR1_OFFSET              (         (0xFE4) )
#define  A53_CTIPIDR2_OFFSET              (         (0xFE8) )
#define  A53_CTIPIDR3_OFFSET              (         (0xFEC) )
#define  A53_CTICIDR0_OFFSET              (         (0xFF0) )
#define  A53_CTICIDR1_OFFSET              (         (0xFF4) )
#define  A53_PMEVCNTR0_EL0_OFFSET         (         (0x000) )
#define  A53_PMEVCNTR1_EL0_OFFSET         (         (0x008) )
#define  A53_PMEVCNTR2_EL0_OFFSET         (         (0x010) )
#define  A53_PMEVCNTR3_EL0_OFFSET         (         (0x018) )
#define  A53_PMEVCNTR4_EL0_OFFSET         (         (0x020) )
#define  A53_PMEVCNTR5_EL0_OFFSET         (         (0x028) )
#define  A53_PMCCNTR_EL0_LWR32_OFFSET     (         (0x0F8) )
#define  A53_PMCCNTR_EL0_UPR32_OFFSET     (         (0x0FC) )
#define  A53_PMEVTYPER0_EL0_OFFSET        (         (0x400) )
#define  A53_PMEVTYPER1_EL0_OFFSET        (         (0x404) )
#define  A53_PMEVTYPER2_EL0_OFFSET        (         (0x408) )
#define  A53_PMEVTYPER3_EL0_OFFSET        (         (0x40C) )
#define  A53_PMEVTYPER4_EL0_OFFSET        (         (0x410) )
#define  A53_PMEVTYPER5_EL0_OFFSET        (         (0x414) )
#define  A53_PMCCFILTR_EL0_OFFSET         (         (0x47C) )
#define  A53_PMCNTENSET_EL0_OFFSET        (         (0xC00) )
#define  A53_PMCNTENCLR_EL0_OFFSET        (         (0xC20) )
#define  A53_PMINTENSET_EL1_OFFSET        (         (0xC40) )
#define  A53_PMINTENCLR_EL1_OFFSET        (         (0xC60) )
#define  A53_PMOVSCLR_EL0_OFFSET          (         (0xC80) )
#define  A53_PMSWINC_EL0_OFFSET           (         (0xCA0) )
#define  A53_PMOVSSET_EL0_OFFSET          (         (0xCC0) )
#define  A53_PMCFGR_OFFSET                (         (0xE00) )
#define  A53_PMCR_EL0A_OFFSET             (         (0xE04) )
#define  A53_PMCEID0_EL0_OFFSET           (         (0xE20) )
#define  A53_PMCEID1_EL0_OFFSET           (         (0xE24) )
#define  A53_PMDEVAFF0_OFFSET             (         (0xFA8) )
#define  A53_PMDEVAFF1_OFFSET             (         (0xFAC) )
#define  A53_PMLAR_OFFSET                 (         (0xFB0) )
#define  A53_PMLSR_OFFSET                 (         (0xFB4) )
#define  A53_PMAUTHSTATUS_OFFSET          (         (0xFB8) )
#define  A53_PMDEVARCH_OFFSET             (         (0xFBC) )
#define  A53_PMDEVTYPE_OFFSET             (         (0xFCC) )
#define  A53_PMPIDR4_OFFSET               (         (0xFD0) )
#define  A53_PMPIDR5_OFFSET               (         (0xFD4) )
#define  A53_PMPIDR6_OFFSET               (         (0xFD8) )
#define  A53_PMPIDR7_OFFSET               (         (0xFDC) )
#define  A53_PMPIDR0_OFFSET               (         (0xFE0) )
#define  A53_PMPIDR1_OFFSET               (         (0xFE4) )
#define  A53_PMPIDR2_OFFSET               (         (0xFE8) )
#define  A53_PMPIDR3_OFFSET               (         (0xFEC) )
#define  A53_PMCIDR0_OFFSET               (         (0xFF0) )
#define  A53_PMCIDR1_OFFSET               (         (0xFF4) )
#define  A53_PMCIDR2_OFFSET               (         (0xFF8) )
#define  A53_PMCIDR3_OFFSET               (         (0xFFC) )
#define  A53_TRCPRGCTLR_OFFSET            (         (0x004) )
#define  A53_TRCPROCSELR_OFFSET           (         (0x008) )
#define  A53_TRCSTATR_OFFSET              (         (0x00C) )
#define  A53_TRCCONFIGR_OFFSET            (         (0x010) )
#define  A53_TRCAUXCTLR_OFFSET            (         (0x018) )
#define  A53_TRCEVENTCTL0R_OFFSET         (         (0x020) )
#define  A53_TRCEVENTCTL1R_OFFSET         (         (0x024) )
#define  A53_TRCSTALLCTLR_OFFSET          (         (0x02C) )
#define  A53_TRCTSCTLR_OFFSET             (         (0x030) )
#define  A53_TRCSYNCPR_OFFSET             (         (0x034) )
#define  A53_TRCCCCTLR_OFFSET             (         (0x038) )
#define  A53_TRCBBCTLR_OFFSET             (         (0x03C) )
#define  A53_TRCTRACEIDR_OFFSET           (         (0x040) )
#define  A53_TRCQCTLR_OFFSET              (         (0x044) )
#define  A53_TRCVICTLR_OFFSET             (         (0x080) )
#define  A53_TRCVIIECTLR_OFFSET           (         (0x084) )
#define  A53_TRCVISSCTLR_OFFSET           (         (0x088) )
#define  A53_TRCVIPCSSCTLR_OFFSET         (         (0x08C) )
#define  A53_TRCVDCTLR_OFFSET             (         (0x0A0) )
#define  A53_TRCVDSACCTLR_OFFSET          (         (0x0A4) )
#define  A53_TRCVDARCCTLR_OFFSET          (         (0x0A8) )
#define  A53_TRCSEQEVR0_OFFSET            (         (0x100) )
#define  A53_TRCSEQEVR1_OFFSET            (         (0x104) )
#define  A53_TRCSEQEVR2_OFFSET            (         (0x108) )
#define  A53_TRCSEQRSTEVR_OFFSET          (         (0x118) )
#define  A53_TRCSEQSTR_OFFSET             (         (0x11C) )
#define  A53_TRCEXTINSELR_OFFSET          (         (0x120) )
#define  A53_TRCCNTRLDVR0_OFFSET          (         (0x140) )
#define  A53_TRCCNTRLDVR1_OFFSET          (         (0x144) )
#define  A53_TRCCNTRLDVR2_OFFSET          (         (0x148) )
#define  A53_TRCCNTRLDVR3_OFFSET          (         (0x150) )
#define  A53_TRCCNTCTLR0_OFFSET           (         (0x150) )
#define  A53_TRCCNTCTLR1_OFFSET           (         (0x154) )
#define  A53_TRCCNTCTLR2_OFFSET           (         (0x158) )
#define  A53_TRCCNTCTLR3_OFFSET           (         (0x15C) )
#define  A53_TRCCNTVR0_OFFSET             (         (0x160) )
#define  A53_TRCCNTVR1_OFFSET             (         (0x164) )
#define  A53_TRCCNTVR2_OFFSET             (         (0x168) )
#define  A53_TRCCNTVR3_OFFSET             (         (0x16C) )
#define  A53_TRCIDR8_OFFSET               (         (0x180) )
#define  A53_TRCIDR9_OFFSET               (         (0x184) )
#define  A53_TRCIDR10_OFFSET              (         (0x188) )
#define  A53_TRCIDR11_OFFSET              (         (0x18C) )
#define  A53_TRCIDR12_OFFSET              (         (0x190) )
#define  A53_TRCIDR13_OFFSET              (         (0x194) )
#define  A53_TRCIMSPEC0_OFFSET            (         (0x1C0) )
#define  A53_TRCIMSPEC1_OFFSET            (         (0x1C4) )
#define  A53_TRCIMSPEC2_OFFSET            (         (0x1C8) )
#define  A53_TRCIMSPEC3_OFFSET            (         (0x1CC) )
#define  A53_TRCIMSPEC4_OFFSET            (         (0x1D0) )
#define  A53_TRCIMSPEC5_OFFSET            (         (0x1D4) )
#define  A53_TRCIMSPEC6_OFFSET            (         (0x1D8) )
#define  A53_TRCIMSPEC7_OFFSET            (         (0x1DC) )
#define  A53_TRCIDR0_OFFSET               (         (0x1E0) )
#define  A53_TRCIDR1_OFFSET               (         (0x1E4) )
#define  A53_TRCIDR2_OFFSET               (         (0x1E8) )
#define  A53_TRCIDR3_OFFSET               (         (0x1EC) )
#define  A53_TRCIDR4_OFFSET               (         (0x1F0) )
#define  A53_TRCIDR5_OFFSET               (         (0x1F4) )
#define  A53_TRCIDR6_OFFSET               (         (0x1F8) )
#define  A53_TRCIDR7_OFFSET               (         (0x1FC) )
#define  A53_TRCRSCTLR2_OFFSET            (         (0x208) )
#define  A53_TRCRSCTLR3_OFFSET            (         (0x20C) )
#define  A53_TRCRSCTLR4_OFFSET            (         (0x210) )
#define  A53_TRCRSCTLR5_OFFSET            (         (0x214) )
#define  A53_TRCRSCTLR6_OFFSET            (         (0x218) )
#define  A53_TRCRSCTLR7_OFFSET            (         (0x21C) )
#define  A53_TRCRSCTLR8_OFFSET            (         (0x220) )
#define  A53_TRCRSCTLR9_OFFSET            (         (0x224) )
#define  A53_TRCRSCTLR10_OFFSET           (         (0x228) )
#define  A53_TRCRSCTLR11_OFFSET           (         (0x22C) )
#define  A53_TRCRSCTLR12_OFFSET           (         (0x230) )
#define  A53_TRCRSCTLR13_OFFSET           (         (0x234) )
#define  A53_TRCRSCTLR14_OFFSET           (         (0x238) )
#define  A53_TRCRSCTLR15_OFFSET           (         (0x23C) )
#define  A53_TRCRSCTLR16_OFFSET           (         (0x240) )
#define  A53_TRCRSCTLR17_OFFSET           (         (0x244) )
#define  A53_TRCRSCTLR18_OFFSET           (         (0x248) )
#define  A53_TRCRSCTLR19_OFFSET           (         (0x24C) )
#define  A53_TRCRSCTLR20_OFFSET           (         (0x250) )
#define  A53_TRCRSCTLR21_OFFSET           (         (0x254) )
#define  A53_TRCRSCTLR22_OFFSET           (         (0x258) )
#define  A53_TRCRSCTLR23_OFFSET           (         (0x25C) )
#define  A53_TRCRSCTLR24_OFFSET           (         (0x260) )
#define  A53_TRCRSCTLR25_OFFSET           (         (0x264) )
#define  A53_TRCRSCTLR26_OFFSET           (         (0x268) )
#define  A53_TRCRSCTLR27_OFFSET           (         (0x26C) )
#define  A53_TRCRSCTLR28_OFFSET           (         (0x270) )
#define  A53_TRCRSCTLR29_OFFSET           (         (0x274) )
#define  A53_TRCRSCTLR30_OFFSET           (         (0x278) )
#define  A53_TRCRSCTLR31_OFFSET           (         (0x27C) )
#define  A53_TRCSSCCR0_OFFSET             (         (0x280) )
#define  A53_TRCSSCCR1_OFFSET             (         (0x284) )
#define  A53_TRCSSCCR2_OFFSET             (         (0x288) )
#define  A53_TRCSSCCR3_OFFSET             (         (0x28C) )
#define  A53_TRCSSCCR4_OFFSET             (         (0x290) )
#define  A53_TRCSSCCR5_OFFSET             (         (0x294) )
#define  A53_TRCSSCCR6_OFFSET             (         (0x298) )
#define  A53_TRCSSCCR7_OFFSET             (         (0x29C) )
#define  A53_TRCSSCSR0_OFFSET             (         (0x2A0) )
#define  A53_TRCSSCSR1_OFFSET             (         (0x2A4) )
#define  A53_TRCSSCSR2_OFFSET             (         (0x2A8) )
#define  A53_TRCSSCSR3_OFFSET             (         (0x2AC) )
#define  A53_TRCSSCSR4_OFFSET             (         (0x2B0) )
#define  A53_TRCSSCSR5_OFFSET             (         (0x2B4) )
#define  A53_TRCSSCSR6_OFFSET             (         (0x2B8) )
#define  A53_TRCSSCSR7_OFFSET             (         (0x2BC) )
#define  A53_TRCSSPCICR0_OFFSET           (         (0x2C0) )
#define  A53_TRCSSPCICR1_OFFSET           (         (0x2C4) )
#define  A53_TRCSSPCICR2_OFFSET           (         (0x2C8) )
#define  A53_TRCSSPCICR3_OFFSET           (         (0x2CC) )
#define  A53_TRCSSPCICR4_OFFSET           (         (0x2D0) )
#define  A53_TRCSSPCICR5_OFFSET           (         (0x2D4) )
#define  A53_TRCSSPCICR6_OFFSET           (         (0x2D8) )
#define  A53_TRCSSPCICR7_OFFSET           (         (0x2DC) )
#define  A53_TRCOSLAR_OFFSET              (         (0x300) )
#define  A53_TRCOSLSR_OFFSET              (         (0x304) )
#define  A53_TRCPDCR_OFFSET               (         (0x310) )
#define  A53_TRCPDSR_OFFSET               (         (0x314) )
#define  A53_TRCACVR0_OFFSET              (         (0x400) )
#define  A53_TRCACVR1_OFFSET              (         (0x408) )
#define  A53_TRCACVR2_OFFSET              (         (0x410) )
#define  A53_TRCACVR3_OFFSET              (         (0x418) )
#define  A53_TRCACVR4_OFFSET              (         (0x420) )
#define  A53_TRCACVR5_OFFSET              (         (0x428) )
#define  A53_TRCACVR6_OFFSET              (         (0x430) )
#define  A53_TRCACVR7_OFFSET              (         (0x438) )
#define  A53_TRCACVR8_OFFSET              (         (0x440) )
#define  A53_TRCACVR9_OFFSET              (         (0x448) )
#define  A53_TRCACVR10_OFFSET             (         (0x450) )
#define  A53_TRCACVR11_OFFSET             (         (0x458) )
#define  A53_TRCACVR12_OFFSET             (         (0x460) )
#define  A53_TRCACVR13_OFFSET             (         (0x468) )
#define  A53_TRCACVR14_OFFSET             (         (0x470) )
#define  A53_TRCACVR15_OFFSET             (         (0x478) )
#define  A53_TRCACATR0_OFFSET             (         (0x480) )
#define  A53_TRCACATR1_OFFSET             (         (0x488) )
#define  A53_TRCACATR2_OFFSET             (         (0x490) )
#define  A53_TRCACATR3_OFFSET             (         (0x498) )
#define  A53_TRCACATR4_OFFSET             (         (0x4A0) )
#define  A53_TRCACATR5_OFFSET             (         (0x4A8) )
#define  A53_TRCACATR6_OFFSET             (         (0x4B0) )
#define  A53_TRCACATR7_OFFSET             (         (0x4B8) )
#define  A53_TRCACATR8_OFFSET             (         (0x4C0) )
#define  A53_TRCACATR9_OFFSET             (         (0x4C8) )
#define  A53_TRCACATR10_OFFSET            (         (0x4D0) )
#define  A53_TRCACATR11_OFFSET            (         (0x4D8) )
#define  A53_TRCACATR12_OFFSET            (         (0x4E0) )
#define  A53_TRCACATR13_OFFSET            (         (0x4E8) )
#define  A53_TRCACATR14_OFFSET            (         (0x4F0) )
#define  A53_TRCACATR15_OFFSET            (         (0x4F8) )
#define  A53_TRCDVCVR0_OFFSET             (         (0x500) )
#define  A53_TRCDVCVR1_OFFSET             (         (0x508) )
#define  A53_TRCDVCVR2_OFFSET             (         (0x510) )
#define  A53_TRCDVCVR3_OFFSET             (         (0x518) )
#define  A53_TRCDVCVR4_OFFSET             (         (0x520) )
#define  A53_TRCDVCVR5_OFFSET             (         (0x528) )
#define  A53_TRCDVCVR6_OFFSET             (         (0x530) )
#define  A53_TRCDVCVR7_OFFSET             (         (0x538) )
#define  A53_TRCDVCVR8_OFFSET             (         (0x540) )
#define  A53_TRCDVCVR9_OFFSET             (         (0x548) )
#define  A53_TRCDVCVR10_OFFSET            (         (0x550) )
#define  A53_TRCDVCVR11_OFFSET            (         (0x558) )
#define  A53_TRCDVCVR12_OFFSET            (         (0x560) )
#define  A53_TRCDVCVR13_OFFSET            (         (0x568) )
#define  A53_TRCDVCVR14_OFFSET            (         (0x570) )
#define  A53_TRCDVCVR15_OFFSET            (         (0x578) )
#define  A53_TRCDVCMR0_OFFSET             (         (0x580) )
#define  A53_TRCDVCMR1_OFFSET             (         (0x588) )
#define  A53_TRCDVCMR2_OFFSET             (         (0x590) )
#define  A53_TRCDVCMR3_OFFSET             (         (0x598) )
#define  A53_TRCDVCMR4_OFFSET             (         (0x5A0) )
#define  A53_TRCDVCMR5_OFFSET             (         (0x5A8) )
#define  A53_TRCDVCMR6_OFFSET             (         (0x5B0) )
#define  A53_TRCDVCMR7_OFFSET             (         (0x5B8) )
#define  A53_TRCDVCMR8_OFFSET             (         (0x5C0) )
#define  A53_TRCDVCMR9_OFFSET             (         (0x5C8) )
#define  A53_TRCDVCMR10_OFFSET            (         (0x5D0) )
#define  A53_TRCDVCMR11_OFFSET            (         (0x5D8) )
#define  A53_TRCDVCMR12_OFFSET            (         (0x5E0) )
#define  A53_TRCDVCMR13_OFFSET            (         (0x5E8) )
#define  A53_TRCDVCMR14_OFFSET            (         (0x5F0) )
#define  A53_TRCDVCMR15_OFFSET            (         (0x5F8) )
#define  A53_TRCCIDCVR0_OFFSET            (         (0x600) )
#define  A53_TRCCIDCVR1_OFFSET            (         (0x608) )
#define  A53_TRCCIDCVR2_OFFSET            (         (0x610) )
#define  A53_TRCCIDCVR3_OFFSET            (         (0x618) )
#define  A53_TRCCIDCVR4_OFFSET            (         (0x620) )
#define  A53_TRCCIDCVR5_OFFSET            (         (0x628) )
#define  A53_TRCCIDCVR6_OFFSET            (         (0x630) )
#define  A53_TRCCIDCVR7_OFFSET            (         (0x638) )
#define  A53_TRCVMIDCVR0_OFFSET           (         (0x640) )
#define  A53_TRCVMIDCVR1_OFFSET           (         (0x648) )
#define  A53_TRCVMIDCVR2_OFFSET           (         (0x650) )
#define  A53_TRCVMIDCVR3_OFFSET           (         (0x658) )
#define  A53_TRCVMIDCVR4_OFFSET           (         (0x660) )
#define  A53_TRCVMIDCVR5_OFFSET           (         (0x66C) )
#define  A53_TRCVMIDCVR6_OFFSET           (         (0x670) )
#define  A53_TRCVMIDCVR7_OFFSET           (         (0x67C) )
#define  A53_TRCCIDCCTLR0_OFFSET          (         (0x680) )
#define  A53_TRCCIDCCTLR1_OFFSET          (         (0x684) )
#define  A53_TRCVMIDCCTLR0_OFFSET         (         (0x688) )
#define  A53_TRCVMIDCCTLR1_OFFSET         (         (0x68C) )
#define  A53_TRCITCTRL_OFFSET             (         (0xF00) )
#define  A53_TRCCLAIMSET_OFFSET           (         (0xFA0) )
#define  A53_TRCCLAIMCLR_OFFSET           (         (0xFA4) )
#define  A53_TRCDEVAFF0_OFFSET            (         (0xFA8) )
#define  A53_TRCDEVAFF1_OFFSET            (         (0xFAC) )
#define  A53_TRCLAR_OFFSET                (         (0xFB0) )
#define  A53_TRCLSR_OFFSET                (         (0xFB4) )
#define  A53_TRCAUTHSTATUS_OFFSET         (         (0xFB8) )
#define  A53_TRCDEVARCH_OFFSET            (         (0xFBC) )
#define  A53_TRCDEVID_OFFSET              (         (0xFC8) )
#define  A53_TRCDEVTYPE_OFFSET            (         (0xFCC) )
#define  A53_TRCPIDR4_OFFSET              (         (0xFD0) )
#define  A53_TRCPIDR5_OFFSET              (         (0xFDC) )
#define  A53_TRCPIDR6_OFFSET              (         (0xFE0) )
#define  A53_TRCPIDR7_OFFSET              (         (0xFEC) )
#define  A53_TRCPIDR0_OFFSET              (         (0xFE0) )
#define  A53_TRCPIDR1_OFFSET              (         (0xFE4) )
#define  A53_TRCPIDR2_OFFSET              (         (0xFE8) )
#define  A53_TRCPIDR3_OFFSET              (         (0xFEC) )
#define  A53_TRCCIDR0_OFFSET              (         (0xFF0) )
#define  A53_TRCCIDR1_OFFSET              (         (0xFF4) )
#define  A53_TRCCIDR2_OFFSET              (         (0xFF8) )
#define  A53_TRCCIDR3_OFFSET              (         (0xFFC) )
#define A53_CORE_0_DEBUG_BASE_ADR        ( (A53_DEBUG_BASE_ADR + 0x00010000) )
#define A53_CORE_0_EDESR_ADR                   ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDESR_OFFSET                   ) )
#define A53_CORE_0_EDECR_ADR                   ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDECR_OFFSET                   ) )
#define A53_CORE_0_EDWAR_LWR32_ADR             ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDWAR_LWR32_OFFSET             ) )
#define A53_CORE_0_EDWAR_UPR32_ADR             ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDWAR_UPR32_OFFSET             ) )
#define A53_CORE_0_DBGDTRRX_EL0_ADR            ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGDTRRX_EL0_OFFSET            ) )
#define A53_CORE_0_EDITR_ADR                   ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDITR_OFFSET                   ) )
#define A53_CORE_0_EDSCR_ADR                   ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDSCR_OFFSET                   ) )
#define A53_CORE_0_DBGDTRTX_EL0_ADR            ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGDTRTX_EL0_OFFSET            ) )
#define A53_CORE_0_EDRCR_ADR                   ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDRCR_OFFSET                   ) )
#define A53_CORE_0_EDACR_ADR                   ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDACR_OFFSET                   ) )
#define A53_CORE_0_EDECCR_ADR                  ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDECCR_OFFSET                  ) )
#define A53_CORE_0_EDPCSRLO_ADR                ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDPCSRLO_OFFSET                ) )
#define A53_CORE_0_EDCIDSR_ADR                 ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDCIDSR_OFFSET                 ) )
#define A53_CORE_0_EDVIDSR_ADR                 ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDVIDSR_OFFSET                 ) )
#define A53_CORE_0_EDPCSRHI_ADR                ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDPCSRHI_OFFSET                ) )
#define A53_CORE_0_OSLAR_EL1_ADR               ( (A53_CORE_0_DEBUG_BASE_ADR + A53_OSLAR_EL1_OFFSET               ) )
#define A53_CORE_0_EDPRCR_ADR                  ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDPRCR_OFFSET                  ) )
#define A53_CORE_0_EDPRSR_ADR                  ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDPRSR_OFFSET                  ) )
#define A53_CORE_0_DBGBVR0_EL1_LWR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGBVR0_EL1_LWR32_OFFSET       ) )
#define A53_CORE_0_DBGBVR0_EL1_UPR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGBVR0_EL1_UPR32_OFFSET       ) )
#define A53_CORE_0_DBGBCR0_EL1_ADR             ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGBCR0_EL1_OFFSET             ) )
#define A53_CORE_0_DBGBVR1_EL1_LWR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGBVR1_EL1_LWR32_OFFSET       ) )
#define A53_CORE_0_DBGBVR1_EL1_UPR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGBVR1_EL1_UPR32_OFFSET       ) )
#define A53_CORE_0_DBGBCR1_EL1_ADR             ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGBCR1_EL1_OFFSET             ) )
#define A53_CORE_0_DBGBVR2_EL1_LWR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGBVR2_EL1_LWR32_OFFSET       ) )
#define A53_CORE_0_DBGBVR2_EL1_UPR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGBVR2_EL1_UPR32_OFFSET       ) )
#define A53_CORE_0_DBGBCR2_EL1_ADR             ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGBCR2_EL1_OFFSET             ) )
#define A53_CORE_0_DBGBVR3_EL1_LWR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGBVR3_EL1_LWR32_OFFSET       ) )
#define A53_CORE_0_DBGBVR3_EL1_UPR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGBVR3_EL1_UPR32_OFFSET       ) )
#define A53_CORE_0_DBGBCR3_EL1_ADR             ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGBCR3_EL1_OFFSET             ) )
#define A53_CORE_0_DBGBVR4_EL1_LWR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGBVR4_EL1_LWR32_OFFSET       ) )
#define A53_CORE_0_DBGBVR4_EL1_UPR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGBVR4_EL1_UPR32_OFFSET       ) )
#define A53_CORE_0_DBGBCR4_EL1_ADR             ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGBCR4_EL1_OFFSET             ) )
#define A53_CORE_0_DBGBVR5_EL1_LWR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGBVR5_EL1_LWR32_OFFSET       ) )
#define A53_CORE_0_DBGBVR5_EL1_UPR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGBVR5_EL1_UPR32_OFFSET       ) )
#define A53_CORE_0_DBGBCR5_EL1_ADR             ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGBCR5_EL1_OFFSET             ) )
#define A53_CORE_0_DBGWVR0_EL1_LWR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGWVR0_EL1_LWR32_OFFSET       ) )
#define A53_CORE_0_DBGWVR0_EL1_UPR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGWVR0_EL1_UPR32_OFFSET       ) )
#define A53_CORE_0_DBGWCR0_EL1_ADR             ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGWCR0_EL1_OFFSET             ) )
#define A53_CORE_0_DBGWVR1_EL1_LWR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGWVR1_EL1_LWR32_OFFSET       ) )
#define A53_CORE_0_DBGWVR1_EL1_UPR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGWVR1_EL1_UPR32_OFFSET       ) )
#define A53_CORE_0_DBGWCR1_EL1_ADR             ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGWCR1_EL1_OFFSET             ) )
#define A53_CORE_0_DBGWVR2_EL1_LWR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGWVR2_EL1_LWR32_OFFSET       ) )
#define A53_CORE_0_DBGWVR2_EL1_UPR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGWVR2_EL1_UPR32_OFFSET       ) )
#define A53_CORE_0_DBGWCR2_EL1_ADR             ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGWCR2_EL1_OFFSET             ) )
#define A53_CORE_0_DBGWVR3_EL1_LWR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGWVR3_EL1_LWR32_OFFSET       ) )
#define A53_CORE_0_DBGWVR3_EL1_UPR32_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGWVR3_EL1_UPR32_OFFSET       ) )
#define A53_CORE_0_DBGWCR3_EL1_ADR             ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGWCR3_EL1_OFFSET             ) )
#define A53_CORE_0_MIDR_EL1_ADR                ( (A53_CORE_0_DEBUG_BASE_ADR + A53_MIDR_EL1_OFFSET                ) )
#define A53_CORE_0_EDPFR0_EL1_LWR32_ADR        ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDPFR0_EL1_LWR32_OFFSET        ) )
#define A53_CORE_0_EDPFR0_EL1_UPR32_ADR        ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDPFR0_EL1_UPR32_OFFSET        ) )
#define A53_CORE_0_EDDFR0_EL1_LWR32_ADR        ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDDFR0_EL1_LWR32_OFFSET        ) )
#define A53_CORE_0_EDDFR0_EL1_UPR32_ADR        ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDDFR0_EL1_UPR32_OFFSET        ) )
#define A53_CORE_0_ID_AA64ISAR0_EL1_LWR32_ADR  ( (A53_CORE_0_DEBUG_BASE_ADR + A53_ID_AA64ISAR0_EL1_LWR32_OFFSET  ) )
#define A53_CORE_0_ID_AA64ISAR0_EL1_UPR32_ADR  ( (A53_CORE_0_DEBUG_BASE_ADR + A53_ID_AA64ISAR0_EL1_UPR32_OFFSET  ) )
#define A53_CORE_0_ID_AA64MMFR0_EL1_LWR32_ADR  ( (A53_CORE_0_DEBUG_BASE_ADR + A53_ID_AA64MMFR0_EL1_LWR32_OFFSET  ) )
#define A53_CORE_0_ID_AA64MMFR0_EL1_UPR32_ADR  ( (A53_CORE_0_DEBUG_BASE_ADR + A53_ID_AA64MMFR0_EL1_UPR32_OFFSET  ) )
#define A53_CORE_0_EDITCTRL_ADR                ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDITCTRL_OFFSET                ) )
#define A53_CORE_0_DBGCLAIMSET_EL1_ADR         ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGCLAIMSET_EL1_OFFSET         ) )
#define A53_CORE_0_DBGCLAIMCLR_EL1_ADR         ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGCLAIMCLR_EL1_OFFSET         ) )
#define A53_CORE_0_EDDEVAFF0_ADR               ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDDEVAFF0_OFFSET               ) )
#define A53_CORE_0_EDDEVAFF1_ADR               ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDDEVAFF1_OFFSET               ) )
#define A53_CORE_0_EDLAR_ADR                   ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDLAR_OFFSET                   ) )
#define A53_CORE_0_EDLSR_ADR                   ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDLSR_OFFSET                   ) )
#define A53_CORE_0_DBGAUTHSTATUS_EL1_ADR       ( (A53_CORE_0_DEBUG_BASE_ADR + A53_DBGAUTHSTATUS_EL1_OFFSET       ) )
#define A53_CORE_0_EDDEVARCH_ADR               ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDDEVARCH_OFFSET               ) )
#define A53_CORE_0_EDDEVID2_ADR                ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDDEVID2_OFFSET                ) )
#define A53_CORE_0_EDDEVID1_ADR                ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDDEVID1_OFFSET                ) )
#define A53_CORE_0_EDDEVID_ADR                 ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDDEVID_OFFSET                 ) )
#define A53_CORE_0_EDDEVTYPE_ADR               ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDDEVTYPE_OFFSET               ) )
#define A53_CORE_0_EDPIDR4_ADR                 ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDPIDR4_OFFSET                 ) )
#define A53_CORE_0_EDPIDR5_ADR                 ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDPIDR5_OFFSET                 ) )
#define A53_CORE_0_EDPIDR6_ADR                 ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDPIDR6_OFFSET                 ) )
#define A53_CORE_0_EDPIDR7_ADR                 ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDPIDR7_OFFSET                 ) )
#define A53_CORE_0_EDPIDR0_ADR                 ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDPIDR0_OFFSET                 ) )
#define A53_CORE_0_EDPIDR1_ADR                 ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDPIDR1_OFFSET                 ) )
#define A53_CORE_0_EDPIDR2_ADR                 ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDPIDR2_OFFSET                 ) )
#define A53_CORE_0_EDPIDR3_ADR                 ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDPIDR3_OFFSET                 ) )
#define A53_CORE_0_EDCIDR0_ADR                 ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDCIDR0_OFFSET                 ) )
#define A53_CORE_0_EDCIDR1_ADR                 ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDCIDR1_OFFSET                 ) )
#define A53_CORE_0_EDCIDR2_ADR                 ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDCIDR2_OFFSET                 ) )
#define A53_CORE_0_EDCIDR3_ADR                 ( (A53_CORE_0_DEBUG_BASE_ADR + A53_EDCIDR3_OFFSET                 ) )
#define  A53_CORE_0_CTI_BASE_ADR       (         (A53_DEBUG_BASE_ADR + 0x00020000) )
#define  A53_CORE_0_CTICONTROL_ADR            (         (A53_CORE_0_CTI_BASE_ADR + A53_CTICONTROL_OFFSET      ) )
#define  A53_CORE_0_CTIINTACK_ADR             (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIINTACK_OFFSET       ) )
#define  A53_CORE_0_CTIAPPSET_ADR             (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIAPPSET_OFFSET       ) )
#define  A53_CORE_0_CTIAPPCLEAR_ADR           (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIAPPCLEAR_OFFSET     ) )
#define  A53_CORE_0_CTIAPPPULSE_ADR           (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIAPPPULSE_OFFSET     ) )
#define  A53_CORE_0_CTIINEN0_ADR              (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIINEN0_OFFSET        ) )
#define  A53_CORE_0_CTIINEN1_ADR              (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIINEN1_OFFSET        ) )
#define  A53_CORE_0_CTIINEN2_ADR              (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIINEN2_OFFSET        ) )
#define  A53_CORE_0_CTIINEN3_ADR              (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIINEN3_OFFSET        ) )
#define  A53_CORE_0_CTIINEN4_ADR              (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIINEN4_OFFSET        ) )
#define  A53_CORE_0_CTIINEN5_ADR              (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIINEN5_OFFSET        ) )
#define  A53_CORE_0_CTIINEN6_ADR              (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIINEN6_OFFSET        ) )
#define  A53_CORE_0_CTIINEN7_ADR              (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIINEN7_OFFSET        ) )
#define  A53_CORE_0_CTIOUTEN0_ADR             (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIOUTEN0_OFFSET       ) )
#define  A53_CORE_0_CTIOUTEN1_ADR             (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIOUTEN1_OFFSET       ) )
#define  A53_CORE_0_CTIOUTEN2_ADR             (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIOUTEN2_OFFSET       ) )
#define  A53_CORE_0_CTIOUTEN3_ADR             (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIOUTEN3_OFFSET       ) )
#define  A53_CORE_0_CTIOUTEN4_ADR             (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIOUTEN4_OFFSET       ) )
#define  A53_CORE_0_CTIOUTEN5_ADR             (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIOUTEN5_OFFSET       ) )
#define  A53_CORE_0_CTIOUTEN6_ADR             (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIOUTEN6_OFFSET       ) )
#define  A53_CORE_0_CTIOUTEN7_ADR             (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIOUTEN7_OFFSET       ) )
#define  A53_CORE_0_CTITRIGINSTATUS_ADR       (         (A53_CORE_0_CTI_BASE_ADR + A53_CTITRIGINSTATUS_OFFSET ) )
#define  A53_CORE_0_CTITRIGOUTSTATUS_ADR      (         (A53_CORE_0_CTI_BASE_ADR + A53_CTITRIGOUTSTATUS_OFFSET) )
#define  A53_CORE_0_CTICHINSTATUS_ADR         (         (A53_CORE_0_CTI_BASE_ADR + A53_CTICHINSTATUS_OFFSET   ) )
#define  A53_CORE_0_CTICHOUTSTATUS_ADR        (         (A53_CORE_0_CTI_BASE_ADR + A53_CTICHOUTSTATUS_OFFSET  ) )
#define  A53_CORE_0_CTIGATE_ADR               (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIGATE_OFFSET         ) )
#define  A53_CORE_0_ASICCTL_ADR               (         (A53_CORE_0_CTI_BASE_ADR + A53_ASICCTL_OFFSET         ) )
#define  A53_CORE_0_CTIITCTRL_ADR             (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIITCTRL_OFFSET       ) )
#define  A53_CORE_0_CTICLAIMSET_ADR           (         (A53_CORE_0_CTI_BASE_ADR + A53_CTICLAIMSET_OFFSET     ) )
#define  A53_CORE_0_CTICLAIMCLR_ADR           (         (A53_CORE_0_CTI_BASE_ADR + A53_CTICLAIMCLR_OFFSET     ) )
#define  A53_CORE_0_CTIDEVAFF0_ADR            (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIDEVAFF0_OFFSET      ) )
#define  A53_CORE_0_CTIDEVAFF1_ADR            (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIDEVAFF1_OFFSET      ) )
#define  A53_CORE_0_CTILAR_ADR                (         (A53_CORE_0_CTI_BASE_ADR + A53_CTILAR_OFFSET          ) )
#define  A53_CORE_0_CTILSR_ADR                (         (A53_CORE_0_CTI_BASE_ADR + A53_CTILSR_OFFSET          ) )
#define  A53_CORE_0_CTIAUTHSTATUS_ADR         (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIAUTHSTATUS_OFFSET   ) )
#define  A53_CORE_0_CTIDEVARCH_ADR            (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIDEVARCH_OFFSET      ) )
#define  A53_CORE_0_CTIDEVID2_ADR             (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIDEVID2_OFFSET       ) )
#define  A53_CORE_0_CTIDEVID1_ADR             (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIDEVID1_OFFSET       ) )
#define  A53_CORE_0_CTIDEVID_ADR              (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIDEVID_OFFSET        ) )
#define  A53_CORE_0_CTIDEVTYPE_ADR            (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIDEVTYPE_OFFSET      ) )
#define  A53_CORE_0_CTIPIDR4_ADR              (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIPIDR4_OFFSET        ) )
#define  A53_CORE_0_CTIPIDR5_ADR              (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIPIDR5_OFFSET        ) )
#define  A53_CORE_0_CTIPIDR6_ADR              (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIPIDR6_OFFSET        ) )
#define  A53_CORE_0_CTIPIDR7_ADR              (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIPIDR7_OFFSET        ) )
#define  A53_CORE_0_CTIPIDR0_ADR              (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIPIDR0_OFFSET        ) )
#define  A53_CORE_0_CTIPIDR1_ADR              (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIPIDR1_OFFSET        ) )
#define  A53_CORE_0_CTIPIDR2_ADR              (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIPIDR2_OFFSET        ) )
#define  A53_CORE_0_CTIPIDR3_ADR              (         (A53_CORE_0_CTI_BASE_ADR + A53_CTIPIDR3_OFFSET        ) )
#define  A53_CORE_0_CTICIDR0_ADR              (         (A53_CORE_0_CTI_BASE_ADR + A53_CTICIDR0_OFFSET        ) )
#define  A53_CORE_0_CTICIDR1_ADR              (         (A53_CORE_0_CTI_BASE_ADR + A53_CTICIDR1_OFFSET        ) )
#define A53_CORE_0_PMU_BASE_ADR          ( (A53_DEBUG_BASE_ADR + 0x00030000) )
#define A53_CORE_0_PMEVCNTR0_EL0_ADR         (         (A53_CORE_0_PMU_BASE_ADR + A53_PMEVCNTR0_EL0_OFFSET    ) )
#define A53_CORE_0_PMEVCNTR1_EL0_ADR         (         (A53_CORE_0_PMU_BASE_ADR + A53_PMEVCNTR1_EL0_OFFSET    ) )
#define A53_CORE_0_PMEVCNTR2_EL0_ADR         (         (A53_CORE_0_PMU_BASE_ADR + A53_PMEVCNTR2_EL0_OFFSET    ) )
#define A53_CORE_0_PMEVCNTR3_EL0_ADR         (         (A53_CORE_0_PMU_BASE_ADR + A53_PMEVCNTR3_EL0_OFFSET    ) )
#define A53_CORE_0_PMEVCNTR4_EL0_ADR         (         (A53_CORE_0_PMU_BASE_ADR + A53_PMEVCNTR4_EL0_OFFSET    ) )
#define A53_CORE_0_PMEVCNTR5_EL0_ADR         (         (A53_CORE_0_PMU_BASE_ADR + A53_PMEVCNTR5_EL0_OFFSET    ) )
#define A53_CORE_0_PMCCNTR_EL0_LWR32_ADR     (         (A53_CORE_0_PMU_BASE_ADR + A53_PMCCNTR_EL0_LWR32_OFFSET) )
#define A53_CORE_0_PMCCNTR_EL0_UPR32_ADR     (         (A53_CORE_0_PMU_BASE_ADR + A53_PMCCNTR_EL0_UPR32_OFFSET) )
#define A53_CORE_0_PMEVTYPER0_EL0_ADR        (         (A53_CORE_0_PMU_BASE_ADR + A53_PMEVTYPER0_EL0_OFFSET   ) )
#define A53_CORE_0_PMEVTYPER1_EL0_ADR        (         (A53_CORE_0_PMU_BASE_ADR + A53_PMEVTYPER1_EL0_OFFSET   ) )
#define A53_CORE_0_PMEVTYPER2_EL0_ADR        (         (A53_CORE_0_PMU_BASE_ADR + A53_PMEVTYPER2_EL0_OFFSET   ) )
#define A53_CORE_0_PMEVTYPER3_EL0_ADR        (         (A53_CORE_0_PMU_BASE_ADR + A53_PMEVTYPER3_EL0_OFFSET   ) )
#define A53_CORE_0_PMEVTYPER4_EL0_ADR        (         (A53_CORE_0_PMU_BASE_ADR + A53_PMEVTYPER4_EL0_OFFSET   ) )
#define A53_CORE_0_PMEVTYPER5_EL0_ADR        (         (A53_CORE_0_PMU_BASE_ADR + A53_PMEVTYPER5_EL0_OFFSET   ) )
#define A53_CORE_0_PMCCFILTR_EL0_ADR         (         (A53_CORE_0_PMU_BASE_ADR + A53_PMCCFILTR_EL0_OFFSET    ) )
#define A53_CORE_0_PMCNTENSET_EL0_ADR        (         (A53_CORE_0_PMU_BASE_ADR + A53_PMCNTENSET_EL0_OFFSET   ) )
#define A53_CORE_0_PMCNTENCLR_EL0_ADR        (         (A53_CORE_0_PMU_BASE_ADR + A53_PMCNTENCLR_EL0_OFFSET   ) )
#define A53_CORE_0_PMINTENSET_EL1_ADR        (         (A53_CORE_0_PMU_BASE_ADR + A53_PMINTENSET_EL1_OFFSET   ) )
#define A53_CORE_0_PMINTENCLR_EL1_ADR        (         (A53_CORE_0_PMU_BASE_ADR + A53_PMINTENCLR_EL1_OFFSET   ) )
#define A53_CORE_0_PMOVSCLR_EL0_ADR          (         (A53_CORE_0_PMU_BASE_ADR + A53_PMOVSCLR_EL0_OFFSET     ) )
#define A53_CORE_0_PMSWINC_EL0_ADR           (         (A53_CORE_0_PMU_BASE_ADR + A53_PMSWINC_EL0_OFFSET      ) )
#define A53_CORE_0_PMOVSSET_EL0_ADR          (         (A53_CORE_0_PMU_BASE_ADR + A53_PMOVSSET_EL0_OFFSET     ) )
#define A53_CORE_0_PMCFGR_ADR                (         (A53_CORE_0_PMU_BASE_ADR + A53_PMCFGR_OFFSET           ) )
#define A53_CORE_0_PMCR_EL0A_ADR             (         (A53_CORE_0_PMU_BASE_ADR + A53_PMCR_EL0A_OFFSET        ) )
#define A53_CORE_0_PMCEID0_EL0_ADR           (         (A53_CORE_0_PMU_BASE_ADR + A53_PMCEID0_EL0_OFFSET      ) )
#define A53_CORE_0_PMCEID1_EL0_ADR           (         (A53_CORE_0_PMU_BASE_ADR + A53_PMCEID1_EL0_OFFSET      ) )
#define A53_CORE_0_PMDEVAFF0_ADR             (         (A53_CORE_0_PMU_BASE_ADR + A53_PMDEVAFF0_OFFSET        ) )
#define A53_CORE_0_PMDEVAFF1_ADR             (         (A53_CORE_0_PMU_BASE_ADR + A53_PMDEVAFF1_OFFSET        ) )
#define A53_CORE_0_PMLAR_ADR                 (         (A53_CORE_0_PMU_BASE_ADR + A53_PMLAR_OFFSET            ) )
#define A53_CORE_0_PMLSR_ADR                 (         (A53_CORE_0_PMU_BASE_ADR + A53_PMLSR_OFFSET            ) )
#define A53_CORE_0_PMAUTHSTATUS_ADR          (         (A53_CORE_0_PMU_BASE_ADR + A53_PMAUTHSTATUS_OFFSET     ) )
#define A53_CORE_0_PMDEVARCH_ADR             (         (A53_CORE_0_PMU_BASE_ADR + A53_PMDEVARCH_OFFSET        ) )
#define A53_CORE_0_PMDEVTYPE_ADR             (         (A53_CORE_0_PMU_BASE_ADR + A53_PMDEVTYPE_OFFSET        ) )
#define A53_CORE_0_PMPIDR4_ADR               (         (A53_CORE_0_PMU_BASE_ADR + A53_PMPIDR4_OFFSET          ) )
#define A53_CORE_0_PMPIDR5_ADR               (         (A53_CORE_0_PMU_BASE_ADR + A53_PMPIDR5_OFFSET          ) )
#define A53_CORE_0_PMPIDR6_ADR               (         (A53_CORE_0_PMU_BASE_ADR + A53_PMPIDR6_OFFSET          ) )
#define A53_CORE_0_PMPIDR7_ADR               (         (A53_CORE_0_PMU_BASE_ADR + A53_PMPIDR7_OFFSET          ) )
#define A53_CORE_0_PMPIDR0_ADR               (         (A53_CORE_0_PMU_BASE_ADR + A53_PMPIDR0_OFFSET          ) )
#define A53_CORE_0_PMPIDR1_ADR               (         (A53_CORE_0_PMU_BASE_ADR + A53_PMPIDR1_OFFSET          ) )
#define A53_CORE_0_PMPIDR2_ADR               (         (A53_CORE_0_PMU_BASE_ADR + A53_PMPIDR2_OFFSET          ) )
#define A53_CORE_0_PMPIDR3_ADR               (         (A53_CORE_0_PMU_BASE_ADR + A53_PMPIDR3_OFFSET          ) )
#define A53_CORE_0_PMCIDR0_ADR               (         (A53_CORE_0_PMU_BASE_ADR + A53_PMCIDR0_OFFSET          ) )
#define A53_CORE_0_PMCIDR1_ADR               (         (A53_CORE_0_PMU_BASE_ADR + A53_PMCIDR1_OFFSET          ) )
#define A53_CORE_0_PMCIDR2_ADR               (         (A53_CORE_0_PMU_BASE_ADR + A53_PMCIDR2_OFFSET          ) )
#define A53_CORE_0_PMCIDR3_ADR               (         (A53_CORE_0_PMU_BASE_ADR + A53_PMCIDR3_OFFSET          ) )
#define A53_CORE_0_ETM_BASE_ADR              (      (A53_DEBUG_BASE_ADR + 0x00040000) )
#define A53_CORE_0_TRCPRGCTLR_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCPRGCTLR_OFFSET   ) )
#define A53_CORE_0_TRCPROCSELR_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCPROCSELR_OFFSET  ) )
#define A53_CORE_0_TRCSTATR_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSTATR_OFFSET     ) )
#define A53_CORE_0_TRCCONFIGR_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCONFIGR_OFFSET   ) )
#define A53_CORE_0_TRCAUXCTLR_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCAUXCTLR_OFFSET   ) )
#define A53_CORE_0_TRCEVENTCTL0R_ADR         (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCEVENTCTL0R_OFFSET) )
#define A53_CORE_0_TRCEVENTCTL1R_ADR         (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCEVENTCTL1R_OFFSET) )
#define A53_CORE_0_TRCSTALLCTLR_ADR          (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSTALLCTLR_OFFSET ) )
#define A53_CORE_0_TRCTSCTLR_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCTSCTLR_OFFSET    ) )
#define A53_CORE_0_TRCSYNCPR_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSYNCPR_OFFSET    ) )
#define A53_CORE_0_TRCCCCTLR_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCCCTLR_OFFSET    ) )
#define A53_CORE_0_TRCBBCTLR_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCBBCTLR_OFFSET    ) )
#define A53_CORE_0_TRCTRACEIDR_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCTRACEIDR_OFFSET  ) )
#define A53_CORE_0_TRCQCTLR_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCQCTLR_OFFSET     ) )
#define A53_CORE_0_TRCVICTLR_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCVICTLR_OFFSET    ) )
#define A53_CORE_0_TRCVIIECTLR_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCVIIECTLR_OFFSET  ) )
#define A53_CORE_0_TRCVISSCTLR_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCVISSCTLR_OFFSET  ) )
#define A53_CORE_0_TRCVIPCSSCTLR_ADR         (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCVIPCSSCTLR_OFFSET) )
#define A53_CORE_0_TRCVDCTLR_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCVDCTLR_OFFSET    ) )
#define A53_CORE_0_TRCVDSACCTLR_ADR          (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCVDSACCTLR_OFFSET ) )
#define A53_CORE_0_TRCVDARCCTLR_ADR          (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCVDARCCTLR_OFFSET ) )
#define A53_CORE_0_TRCSEQEVR0_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSEQEVR0_OFFSET   ) )
#define A53_CORE_0_TRCSEQEVR1_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSEQEVR1_OFFSET   ) )
#define A53_CORE_0_TRCSEQEVR2_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSEQEVR2_OFFSET   ) )
#define A53_CORE_0_TRCSEQRSTEVR_ADR          (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSEQRSTEVR_OFFSET ) )
#define A53_CORE_0_TRCSEQSTR_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSEQSTR_OFFSET    ) )
#define A53_CORE_0_TRCEXTINSELR_ADR          (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCEXTINSELR_OFFSET ) )
#define A53_CORE_0_TRCCNTRLDVR0_ADR          (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCNTRLDVR0_OFFSET ) )
#define A53_CORE_0_TRCCNTRLDVR1_ADR          (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCNTRLDVR1_OFFSET ) )
#define A53_CORE_0_TRCCNTRLDVR2_ADR          (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCNTRLDVR2_OFFSET ) )
#define A53_CORE_0_TRCCNTRLDVR3_ADR          (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCNTRLDVR3_OFFSET ) )
#define A53_CORE_0_TRCCNTCTLR0_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCNTCTLR0_OFFSET  ) )
#define A53_CORE_0_TRCCNTCTLR1_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCNTCTLR1_OFFSET  ) )
#define A53_CORE_0_TRCCNTCTLR2_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCNTCTLR2_OFFSET  ) )
#define A53_CORE_0_TRCCNTCTLR3_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCNTCTLR3_OFFSET  ) )
#define A53_CORE_0_TRCCNTVR0_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCNTVR0_OFFSET    ) )
#define A53_CORE_0_TRCCNTVR1_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCNTVR1_OFFSET    ) )
#define A53_CORE_0_TRCCNTVR2_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCNTVR2_OFFSET    ) )
#define A53_CORE_0_TRCCNTVR3_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCNTVR3_OFFSET    ) )
#define A53_CORE_0_TRCIDR8_ADR               (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIDR8_OFFSET      ) )
#define A53_CORE_0_TRCIDR9_ADR               (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIDR9_OFFSET      ) )
#define A53_CORE_0_TRCIDR10_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIDR10_OFFSET     ) )
#define A53_CORE_0_TRCIDR11_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIDR11_OFFSET     ) )
#define A53_CORE_0_TRCIDR12_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIDR12_OFFSET     ) )
#define A53_CORE_0_TRCIDR13_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIDR13_OFFSET     ) )
#define A53_CORE_0_TRCIMSPEC0_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIMSPEC0_OFFSET   ) )
#define A53_CORE_0_TRCIMSPEC1_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIMSPEC1_OFFSET   ) )
#define A53_CORE_0_TRCIMSPEC2_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIMSPEC2_OFFSET   ) )
#define A53_CORE_0_TRCIMSPEC3_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIMSPEC3_OFFSET   ) )
#define A53_CORE_0_TRCIMSPEC4_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIMSPEC4_OFFSET   ) )
#define A53_CORE_0_TRCIMSPEC5_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIMSPEC5_OFFSET   ) )
#define A53_CORE_0_TRCIMSPEC6_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIMSPEC6_OFFSET   ) )
#define A53_CORE_0_TRCIMSPEC7_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIMSPEC7_OFFSET   ) )
#define A53_CORE_0_TRCIDR0_ADR               (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIDR0_OFFSET      ) )
#define A53_CORE_0_TRCIDR1_ADR               (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIDR1_OFFSET      ) )
#define A53_CORE_0_TRCIDR2_ADR               (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIDR2_OFFSET      ) )
#define A53_CORE_0_TRCIDR3_ADR               (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIDR3_OFFSET      ) )
#define A53_CORE_0_TRCIDR4_ADR               (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIDR4_OFFSET      ) )
#define A53_CORE_0_TRCIDR5_ADR               (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIDR5_OFFSET      ) )
#define A53_CORE_0_TRCIDR6_ADR               (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIDR6_OFFSET      ) )
#define A53_CORE_0_TRCIDR7_ADR               (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCIDR7_OFFSET      ) )
#define A53_CORE_0_TRCRSCTLR2_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR2_OFFSET   ) )
#define A53_CORE_0_TRCRSCTLR3_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR3_OFFSET   ) )
#define A53_CORE_0_TRCRSCTLR4_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR4_OFFSET   ) )
#define A53_CORE_0_TRCRSCTLR5_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR5_OFFSET   ) )
#define A53_CORE_0_TRCRSCTLR6_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR6_OFFSET   ) )
#define A53_CORE_0_TRCRSCTLR7_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR7_OFFSET   ) )
#define A53_CORE_0_TRCRSCTLR8_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR8_OFFSET   ) )
#define A53_CORE_0_TRCRSCTLR9_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR9_OFFSET   ) )
#define A53_CORE_0_TRCRSCTLR10_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR10_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR11_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR11_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR12_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR12_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR13_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR13_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR14_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR14_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR15_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR15_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR16_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR16_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR17_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR17_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR18_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR18_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR19_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR19_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR20_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR20_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR21_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR21_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR22_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR22_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR23_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR23_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR24_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR24_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR25_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR25_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR26_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR26_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR27_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR27_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR28_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR28_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR29_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR29_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR30_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR30_OFFSET  ) )
#define A53_CORE_0_TRCRSCTLR31_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCRSCTLR31_OFFSET  ) )
#define A53_CORE_0_TRCSSCCR0_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSCCR0_OFFSET    ) )
#define A53_CORE_0_TRCSSCCR1_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSCCR1_OFFSET    ) )
#define A53_CORE_0_TRCSSCCR2_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSCCR2_OFFSET    ) )
#define A53_CORE_0_TRCSSCCR3_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSCCR3_OFFSET    ) )
#define A53_CORE_0_TRCSSCCR4_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSCCR4_OFFSET    ) )
#define A53_CORE_0_TRCSSCCR5_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSCCR5_OFFSET    ) )
#define A53_CORE_0_TRCSSCCR6_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSCCR6_OFFSET    ) )
#define A53_CORE_0_TRCSSCCR7_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSCCR7_OFFSET    ) )
#define A53_CORE_0_TRCSSCSR0_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSCSR0_OFFSET    ) )
#define A53_CORE_0_TRCSSCSR1_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSCSR1_OFFSET    ) )
#define A53_CORE_0_TRCSSCSR2_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSCSR2_OFFSET    ) )
#define A53_CORE_0_TRCSSCSR3_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSCSR3_OFFSET    ) )
#define A53_CORE_0_TRCSSCSR4_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSCSR4_OFFSET    ) )
#define A53_CORE_0_TRCSSCSR5_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSCSR5_OFFSET    ) )
#define A53_CORE_0_TRCSSCSR6_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSCSR6_OFFSET    ) )
#define A53_CORE_0_TRCSSCSR7_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSCSR7_OFFSET    ) )
#define A53_CORE_0_TRCSSPCICR0_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSPCICR0_OFFSET  ) )
#define A53_CORE_0_TRCSSPCICR1_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSPCICR1_OFFSET  ) )
#define A53_CORE_0_TRCSSPCICR2_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSPCICR2_OFFSET  ) )
#define A53_CORE_0_TRCSSPCICR3_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSPCICR3_OFFSET  ) )
#define A53_CORE_0_TRCSSPCICR4_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSPCICR4_OFFSET  ) )
#define A53_CORE_0_TRCSSPCICR5_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSPCICR5_OFFSET  ) )
#define A53_CORE_0_TRCSSPCICR6_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSPCICR6_OFFSET  ) )
#define A53_CORE_0_TRCSSPCICR7_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCSSPCICR7_OFFSET  ) )
#define A53_CORE_0_TRCOSLAR_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCOSLAR_OFFSET     ) )
#define A53_CORE_0_TRCOSLSR_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCOSLSR_OFFSET     ) )
#define A53_CORE_0_TRCPDCR_ADR               (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCPDCR_OFFSET      ) )
#define A53_CORE_0_TRCPDSR_ADR               (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCPDSR_OFFSET      ) )
#define A53_CORE_0_TRCACVR0_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACVR0_OFFSET     ) )
#define A53_CORE_0_TRCACVR1_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACVR1_OFFSET     ) )
#define A53_CORE_0_TRCACVR2_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACVR2_OFFSET     ) )
#define A53_CORE_0_TRCACVR3_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACVR3_OFFSET     ) )
#define A53_CORE_0_TRCACVR4_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACVR4_OFFSET     ) )
#define A53_CORE_0_TRCACVR5_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACVR5_OFFSET     ) )
#define A53_CORE_0_TRCACVR6_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACVR6_OFFSET     ) )
#define A53_CORE_0_TRCACVR7_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACVR7_OFFSET     ) )
#define A53_CORE_0_TRCACVR8_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACVR8_OFFSET     ) )
#define A53_CORE_0_TRCACVR9_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACVR9_OFFSET     ) )
#define A53_CORE_0_TRCACVR10_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACVR10_OFFSET    ) )
#define A53_CORE_0_TRCACVR11_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACVR11_OFFSET    ) )
#define A53_CORE_0_TRCACVR12_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACVR12_OFFSET    ) )
#define A53_CORE_0_TRCACVR13_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACVR13_OFFSET    ) )
#define A53_CORE_0_TRCACVR14_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACVR14_OFFSET    ) )
#define A53_CORE_0_TRCACVR15_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACVR15_OFFSET    ) )
#define A53_CORE_0_TRCACATR0_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACATR0_OFFSET    ) )
#define A53_CORE_0_TRCACATR1_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACATR1_OFFSET    ) )
#define A53_CORE_0_TRCACATR2_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACATR2_OFFSET    ) )
#define A53_CORE_0_TRCACATR3_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACATR3_OFFSET    ) )
#define A53_CORE_0_TRCACATR4_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACATR4_OFFSET    ) )
#define A53_CORE_0_TRCACATR5_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACATR5_OFFSET    ) )
#define A53_CORE_0_TRCACATR6_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACATR6_OFFSET    ) )
#define A53_CORE_0_TRCACATR7_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACATR7_OFFSET    ) )
#define A53_CORE_0_TRCACATR8_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACATR8_OFFSET    ) )
#define A53_CORE_0_TRCACATR9_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACATR9_OFFSET    ) )
#define A53_CORE_0_TRCACATR10_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACATR10_OFFSET   ) )
#define A53_CORE_0_TRCACATR11_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACATR11_OFFSET   ) )
#define A53_CORE_0_TRCACATR12_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACATR12_OFFSET   ) )
#define A53_CORE_0_TRCACATR13_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACATR13_OFFSET   ) )
#define A53_CORE_0_TRCACATR14_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACATR14_OFFSET   ) )
#define A53_CORE_0_TRCACATR15_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCACATR15_OFFSET   ) )
#define A53_CORE_0_TRCDVCVR0_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCVR0_OFFSET    ) )
#define A53_CORE_0_TRCDVCVR1_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCVR1_OFFSET    ) )
#define A53_CORE_0_TRCDVCVR2_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCVR2_OFFSET    ) )
#define A53_CORE_0_TRCDVCVR3_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCVR3_OFFSET    ) )
#define A53_CORE_0_TRCDVCVR4_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCVR4_OFFSET    ) )
#define A53_CORE_0_TRCDVCVR5_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCVR5_OFFSET    ) )
#define A53_CORE_0_TRCDVCVR6_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCVR6_OFFSET    ) )
#define A53_CORE_0_TRCDVCVR7_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCVR7_OFFSET    ) )
#define A53_CORE_0_TRCDVCVR8_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCVR8_OFFSET    ) )
#define A53_CORE_0_TRCDVCVR9_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCVR9_OFFSET    ) )
#define A53_CORE_0_TRCDVCVR10_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCVR10_OFFSET   ) )
#define A53_CORE_0_TRCDVCVR11_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCVR11_OFFSET   ) )
#define A53_CORE_0_TRCDVCVR12_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCVR12_OFFSET   ) )
#define A53_CORE_0_TRCDVCVR13_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCVR13_OFFSET   ) )
#define A53_CORE_0_TRCDVCVR14_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCVR14_OFFSET   ) )
#define A53_CORE_0_TRCDVCVR15_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCVR15_OFFSET   ) )
#define A53_CORE_0_TRCDVCMR0_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCMR0_OFFSET    ) )
#define A53_CORE_0_TRCDVCMR1_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCMR1_OFFSET    ) )
#define A53_CORE_0_TRCDVCMR2_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCMR2_OFFSET    ) )
#define A53_CORE_0_TRCDVCMR3_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCMR3_OFFSET    ) )
#define A53_CORE_0_TRCDVCMR4_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCMR4_OFFSET    ) )
#define A53_CORE_0_TRCDVCMR5_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCMR5_OFFSET    ) )
#define A53_CORE_0_TRCDVCMR6_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCMR6_OFFSET    ) )
#define A53_CORE_0_TRCDVCMR7_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCMR7_OFFSET    ) )
#define A53_CORE_0_TRCDVCMR8_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCMR8_OFFSET    ) )
#define A53_CORE_0_TRCDVCMR9_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCMR9_OFFSET    ) )
#define A53_CORE_0_TRCDVCMR10_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCMR10_OFFSET   ) )
#define A53_CORE_0_TRCDVCMR11_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCMR11_OFFSET   ) )
#define A53_CORE_0_TRCDVCMR12_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCMR12_OFFSET   ) )
#define A53_CORE_0_TRCDVCMR13_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCMR13_OFFSET   ) )
#define A53_CORE_0_TRCDVCMR14_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCMR14_OFFSET   ) )
#define A53_CORE_0_TRCDVCMR15_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDVCMR15_OFFSET   ) )
#define A53_CORE_0_TRCCIDCVR0_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCIDCVR0_OFFSET   ) )
#define A53_CORE_0_TRCCIDCVR1_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCIDCVR1_OFFSET   ) )
#define A53_CORE_0_TRCCIDCVR2_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCIDCVR2_OFFSET   ) )
#define A53_CORE_0_TRCCIDCVR3_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCIDCVR3_OFFSET   ) )
#define A53_CORE_0_TRCCIDCVR4_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCIDCVR4_OFFSET   ) )
#define A53_CORE_0_TRCCIDCVR5_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCIDCVR5_OFFSET   ) )
#define A53_CORE_0_TRCCIDCVR6_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCIDCVR6_OFFSET   ) )
#define A53_CORE_0_TRCCIDCVR7_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCIDCVR7_OFFSET   ) )
#define A53_CORE_0_TRCVMIDCVR0_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCVMIDCVR0_OFFSET  ) )
#define A53_CORE_0_TRCVMIDCVR1_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCVMIDCVR1_OFFSET  ) )
#define A53_CORE_0_TRCVMIDCVR2_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCVMIDCVR2_OFFSET  ) )
#define A53_CORE_0_TRCVMIDCVR3_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCVMIDCVR3_OFFSET  ) )
#define A53_CORE_0_TRCVMIDCVR4_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCVMIDCVR4_OFFSET  ) )
#define A53_CORE_0_TRCVMIDCVR5_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCVMIDCVR5_OFFSET  ) )
#define A53_CORE_0_TRCVMIDCVR6_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCVMIDCVR6_OFFSET  ) )
#define A53_CORE_0_TRCVMIDCVR7_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCVMIDCVR7_OFFSET  ) )
#define A53_CORE_0_TRCCIDCCTLR0_ADR          (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCIDCCTLR0_OFFSET ) )
#define A53_CORE_0_TRCCIDCCTLR1_ADR          (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCIDCCTLR1_OFFSET ) )
#define A53_CORE_0_TRCVMIDCCTLR0_ADR         (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCVMIDCCTLR0_OFFSET) )
#define A53_CORE_0_TRCVMIDCCTLR1_ADR         (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCVMIDCCTLR1_OFFSET) )
#define A53_CORE_0_TRCITCTRL_ADR             (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCITCTRL_OFFSET    ) )
#define A53_CORE_0_TRCCLAIMSET_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCLAIMSET_OFFSET  ) )
#define A53_CORE_0_TRCCLAIMCLR_ADR           (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCLAIMCLR_OFFSET  ) )
#define A53_CORE_0_TRCDEVAFF0_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDEVAFF0_OFFSET   ) )
#define A53_CORE_0_TRCDEVAFF1_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDEVAFF1_OFFSET   ) )
#define A53_CORE_0_TRCLAR_ADR                (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCLAR_OFFSET       ) )
#define A53_CORE_0_TRCLSR_ADR                (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCLSR_OFFSET       ) )
#define A53_CORE_0_TRCAUTHSTATUS_ADR         (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCAUTHSTATUS_OFFSET) )
#define A53_CORE_0_TRCDEVARCH_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDEVARCH_OFFSET   ) )
#define A53_CORE_0_TRCDEVID_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDEVID_OFFSET     ) )
#define A53_CORE_0_TRCDEVTYPE_ADR            (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCDEVTYPE_OFFSET   ) )
#define A53_CORE_0_TRCPIDR4_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCPIDR4_OFFSET     ) )
#define A53_CORE_0_TRCPIDR5_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCPIDR5_OFFSET     ) )
#define A53_CORE_0_TRCPIDR6_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCPIDR6_OFFSET     ) )
#define A53_CORE_0_TRCPIDR7_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCPIDR7_OFFSET     ) )
#define A53_CORE_0_TRCPIDR0_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCPIDR0_OFFSET     ) )
#define A53_CORE_0_TRCPIDR1_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCPIDR1_OFFSET     ) )
#define A53_CORE_0_TRCPIDR2_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCPIDR2_OFFSET     ) )
#define A53_CORE_0_TRCPIDR3_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCPIDR3_OFFSET     ) )
#define A53_CORE_0_TRCCIDR0_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCIDR0_OFFSET     ) )
#define A53_CORE_0_TRCCIDR1_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCIDR1_OFFSET     ) )
#define A53_CORE_0_TRCCIDR2_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCIDR2_OFFSET     ) )
#define A53_CORE_0_TRCCIDR3_ADR              (      (A53_CORE_0_ETM_BASE_ADR + A53_TRCCIDR3_OFFSET     ) )
#define A53_CORE_1_DEBUG_BASE_ADR        ( (A53_DEBUG_BASE_ADR + 0x00110000) )
#define A53_CORE_1_EDESR_ADR                   ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDESR_OFFSET                   ) )
#define A53_CORE_1_EDECR_ADR                   ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDECR_OFFSET                   ) )
#define A53_CORE_1_EDWAR_LWR32_ADR             ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDWAR_LWR32_OFFSET             ) )
#define A53_CORE_1_EDWAR_UPR32_ADR             ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDWAR_UPR32_OFFSET             ) )
#define A53_CORE_1_DBGDTRRX_EL0_ADR            ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGDTRRX_EL0_OFFSET            ) )
#define A53_CORE_1_EDITR_ADR                   ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDITR_OFFSET                   ) )
#define A53_CORE_1_EDSCR_ADR                   ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDSCR_OFFSET                   ) )
#define A53_CORE_1_DBGDTRTX_EL0_ADR            ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGDTRTX_EL0_OFFSET            ) )
#define A53_CORE_1_EDRCR_ADR                   ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDRCR_OFFSET                   ) )
#define A53_CORE_1_EDACR_ADR                   ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDACR_OFFSET                   ) )
#define A53_CORE_1_EDECCR_ADR                  ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDECCR_OFFSET                  ) )
#define A53_CORE_1_EDPCSRLO_ADR                ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDPCSRLO_OFFSET                ) )
#define A53_CORE_1_EDCIDSR_ADR                 ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDCIDSR_OFFSET                 ) )
#define A53_CORE_1_EDVIDSR_ADR                 ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDVIDSR_OFFSET                 ) )
#define A53_CORE_1_EDPCSRHI_ADR                ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDPCSRHI_OFFSET                ) )
#define A53_CORE_1_OSLAR_EL1_ADR               ( (A53_CORE_1_DEBUG_BASE_ADR + A53_OSLAR_EL1_OFFSET               ) )
#define A53_CORE_1_EDPRCR_ADR                  ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDPRCR_OFFSET                  ) )
#define A53_CORE_1_EDPRSR_ADR                  ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDPRSR_OFFSET                  ) )
#define A53_CORE_1_DBGBVR0_EL1_LWR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGBVR0_EL1_LWR32_OFFSET       ) )
#define A53_CORE_1_DBGBVR0_EL1_UPR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGBVR0_EL1_UPR32_OFFSET       ) )
#define A53_CORE_1_DBGBCR0_EL1_ADR             ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGBCR0_EL1_OFFSET             ) )
#define A53_CORE_1_DBGBVR1_EL1_LWR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGBVR1_EL1_LWR32_OFFSET       ) )
#define A53_CORE_1_DBGBVR1_EL1_UPR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGBVR1_EL1_UPR32_OFFSET       ) )
#define A53_CORE_1_DBGBCR1_EL1_ADR             ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGBCR1_EL1_OFFSET             ) )
#define A53_CORE_1_DBGBVR2_EL1_LWR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGBVR2_EL1_LWR32_OFFSET       ) )
#define A53_CORE_1_DBGBVR2_EL1_UPR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGBVR2_EL1_UPR32_OFFSET       ) )
#define A53_CORE_1_DBGBCR2_EL1_ADR             ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGBCR2_EL1_OFFSET             ) )
#define A53_CORE_1_DBGBVR3_EL1_LWR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGBVR3_EL1_LWR32_OFFSET       ) )
#define A53_CORE_1_DBGBVR3_EL1_UPR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGBVR3_EL1_UPR32_OFFSET       ) )
#define A53_CORE_1_DBGBCR3_EL1_ADR             ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGBCR3_EL1_OFFSET             ) )
#define A53_CORE_1_DBGBVR4_EL1_LWR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGBVR4_EL1_LWR32_OFFSET       ) )
#define A53_CORE_1_DBGBVR4_EL1_UPR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGBVR4_EL1_UPR32_OFFSET       ) )
#define A53_CORE_1_DBGBCR4_EL1_ADR             ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGBCR4_EL1_OFFSET             ) )
#define A53_CORE_1_DBGBVR5_EL1_LWR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGBVR5_EL1_LWR32_OFFSET       ) )
#define A53_CORE_1_DBGBVR5_EL1_UPR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGBVR5_EL1_UPR32_OFFSET       ) )
#define A53_CORE_1_DBGBCR5_EL1_ADR             ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGBCR5_EL1_OFFSET             ) )
#define A53_CORE_1_DBGWVR0_EL1_LWR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGWVR0_EL1_LWR32_OFFSET       ) )
#define A53_CORE_1_DBGWVR0_EL1_UPR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGWVR0_EL1_UPR32_OFFSET       ) )
#define A53_CORE_1_DBGWCR0_EL1_ADR             ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGWCR0_EL1_OFFSET             ) )
#define A53_CORE_1_DBGWVR1_EL1_LWR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGWVR1_EL1_LWR32_OFFSET       ) )
#define A53_CORE_1_DBGWVR1_EL1_UPR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGWVR1_EL1_UPR32_OFFSET       ) )
#define A53_CORE_1_DBGWCR1_EL1_ADR             ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGWCR1_EL1_OFFSET             ) )
#define A53_CORE_1_DBGWVR2_EL1_LWR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGWVR2_EL1_LWR32_OFFSET       ) )
#define A53_CORE_1_DBGWVR2_EL1_UPR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGWVR2_EL1_UPR32_OFFSET       ) )
#define A53_CORE_1_DBGWCR2_EL1_ADR             ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGWCR2_EL1_OFFSET             ) )
#define A53_CORE_1_DBGWVR3_EL1_LWR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGWVR3_EL1_LWR32_OFFSET       ) )
#define A53_CORE_1_DBGWVR3_EL1_UPR32_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGWVR3_EL1_UPR32_OFFSET       ) )
#define A53_CORE_1_DBGWCR3_EL1_ADR             ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGWCR3_EL1_OFFSET             ) )
#define A53_CORE_1_MIDR_EL1_ADR                ( (A53_CORE_1_DEBUG_BASE_ADR + A53_MIDR_EL1_OFFSET                ) )
#define A53_CORE_1_EDPFR0_EL1_LWR32_ADR        ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDPFR0_EL1_LWR32_OFFSET        ) )
#define A53_CORE_1_EDPFR0_EL1_UPR32_ADR        ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDPFR0_EL1_UPR32_OFFSET        ) )
#define A53_CORE_1_EDDFR0_EL1_LWR32_ADR        ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDDFR0_EL1_LWR32_OFFSET        ) )
#define A53_CORE_1_EDDFR0_EL1_UPR32_ADR        ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDDFR0_EL1_UPR32_OFFSET        ) )
#define A53_CORE_1_ID_AA64ISAR0_EL1_LWR32_ADR  ( (A53_CORE_1_DEBUG_BASE_ADR + A53_ID_AA64ISAR0_EL1_LWR32_OFFSET  ) )
#define A53_CORE_1_ID_AA64ISAR0_EL1_UPR32_ADR  ( (A53_CORE_1_DEBUG_BASE_ADR + A53_ID_AA64ISAR0_EL1_UPR32_OFFSET  ) )
#define A53_CORE_1_ID_AA64MMFR0_EL1_LWR32_ADR  ( (A53_CORE_1_DEBUG_BASE_ADR + A53_ID_AA64MMFR0_EL1_LWR32_OFFSET  ) )
#define A53_CORE_1_ID_AA64MMFR0_EL1_UPR32_ADR  ( (A53_CORE_1_DEBUG_BASE_ADR + A53_ID_AA64MMFR0_EL1_UPR32_OFFSET  ) )
#define A53_CORE_1_EDITCTRL_ADR                ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDITCTRL_OFFSET                ) )
#define A53_CORE_1_DBGCLAIMSET_EL1_ADR         ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGCLAIMSET_EL1_OFFSET         ) )
#define A53_CORE_1_DBGCLAIMCLR_EL1_ADR         ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGCLAIMCLR_EL1_OFFSET         ) )
#define A53_CORE_1_EDDEVAFF0_ADR               ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDDEVAFF0_OFFSET               ) )
#define A53_CORE_1_EDDEVAFF1_ADR               ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDDEVAFF1_OFFSET               ) )
#define A53_CORE_1_EDLAR_ADR                   ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDLAR_OFFSET                   ) )
#define A53_CORE_1_EDLSR_ADR                   ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDLSR_OFFSET                   ) )
#define A53_CORE_1_DBGAUTHSTATUS_EL1_ADR       ( (A53_CORE_1_DEBUG_BASE_ADR + A53_DBGAUTHSTATUS_EL1_OFFSET       ) )
#define A53_CORE_1_EDDEVARCH_ADR               ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDDEVARCH_OFFSET               ) )
#define A53_CORE_1_EDDEVID2_ADR                ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDDEVID2_OFFSET                ) )
#define A53_CORE_1_EDDEVID1_ADR                ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDDEVID1_OFFSET                ) )
#define A53_CORE_1_EDDEVID_ADR                 ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDDEVID_OFFSET                 ) )
#define A53_CORE_1_EDDEVTYPE_ADR               ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDDEVTYPE_OFFSET               ) )
#define A53_CORE_1_EDPIDR4_ADR                 ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDPIDR4_OFFSET                 ) )
#define A53_CORE_1_EDPIDR5_ADR                 ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDPIDR5_OFFSET                 ) )
#define A53_CORE_1_EDPIDR6_ADR                 ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDPIDR6_OFFSET                 ) )
#define A53_CORE_1_EDPIDR7_ADR                 ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDPIDR7_OFFSET                 ) )
#define A53_CORE_1_EDPIDR0_ADR                 ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDPIDR0_OFFSET                 ) )
#define A53_CORE_1_EDPIDR1_ADR                 ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDPIDR1_OFFSET                 ) )
#define A53_CORE_1_EDPIDR2_ADR                 ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDPIDR2_OFFSET                 ) )
#define A53_CORE_1_EDPIDR3_ADR                 ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDPIDR3_OFFSET                 ) )
#define A53_CORE_1_EDCIDR0_ADR                 ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDCIDR0_OFFSET                 ) )
#define A53_CORE_1_EDCIDR1_ADR                 ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDCIDR1_OFFSET                 ) )
#define A53_CORE_1_EDCIDR2_ADR                 ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDCIDR2_OFFSET                 ) )
#define A53_CORE_1_EDCIDR3_ADR                 ( (A53_CORE_1_DEBUG_BASE_ADR + A53_EDCIDR3_OFFSET                 ) )
#define A53_CORE_1_CTI_BASE_ADR          ( (A53_DEBUG_BASE_ADR + 0x00120000) )
#define  A53_CORE_1_CTICONTROL_ADR            (         (A53_CORE_1_CTI_BASE_ADR + A53_CTICONTROL_OFFSET      ) )
#define  A53_CORE_1_CTIINTACK_ADR             (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIINTACK_OFFSET       ) )
#define  A53_CORE_1_CTIAPPSET_ADR             (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIAPPSET_OFFSET       ) )
#define  A53_CORE_1_CTIAPPCLEAR_ADR           (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIAPPCLEAR_OFFSET     ) )
#define  A53_CORE_1_CTIAPPPULSE_ADR           (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIAPPPULSE_OFFSET     ) )
#define  A53_CORE_1_CTIINEN0_ADR              (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIINEN0_OFFSET        ) )
#define  A53_CORE_1_CTIINEN1_ADR              (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIINEN1_OFFSET        ) )
#define  A53_CORE_1_CTIINEN2_ADR              (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIINEN2_OFFSET        ) )
#define  A53_CORE_1_CTIINEN3_ADR              (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIINEN3_OFFSET        ) )
#define  A53_CORE_1_CTIINEN4_ADR              (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIINEN4_OFFSET        ) )
#define  A53_CORE_1_CTIINEN5_ADR              (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIINEN5_OFFSET        ) )
#define  A53_CORE_1_CTIINEN6_ADR              (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIINEN6_OFFSET        ) )
#define  A53_CORE_1_CTIINEN7_ADR              (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIINEN7_OFFSET        ) )
#define  A53_CORE_1_CTIOUTEN0_ADR             (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIOUTEN0_OFFSET       ) )
#define  A53_CORE_1_CTIOUTEN1_ADR             (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIOUTEN1_OFFSET       ) )
#define  A53_CORE_1_CTIOUTEN2_ADR             (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIOUTEN2_OFFSET       ) )
#define  A53_CORE_1_CTIOUTEN3_ADR             (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIOUTEN3_OFFSET       ) )
#define  A53_CORE_1_CTIOUTEN4_ADR             (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIOUTEN4_OFFSET       ) )
#define  A53_CORE_1_CTIOUTEN5_ADR             (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIOUTEN5_OFFSET       ) )
#define  A53_CORE_1_CTIOUTEN6_ADR             (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIOUTEN6_OFFSET       ) )
#define  A53_CORE_1_CTIOUTEN7_ADR             (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIOUTEN7_OFFSET       ) )
#define  A53_CORE_1_CTITRIGINSTATUS_ADR       (         (A53_CORE_1_CTI_BASE_ADR + A53_CTITRIGINSTATUS_OFFSET ) )
#define  A53_CORE_1_CTITRIGOUTSTATUS_ADR      (         (A53_CORE_1_CTI_BASE_ADR + A53_CTITRIGOUTSTATUS_OFFSET) )
#define  A53_CORE_1_CTICHINSTATUS_ADR         (         (A53_CORE_1_CTI_BASE_ADR + A53_CTICHINSTATUS_OFFSET   ) )
#define  A53_CORE_1_CTICHOUTSTATUS_ADR        (         (A53_CORE_1_CTI_BASE_ADR + A53_CTICHOUTSTATUS_OFFSET  ) )
#define  A53_CORE_1_CTIGATE_ADR               (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIGATE_OFFSET         ) )
#define  A53_CORE_1_ASICCTL_ADR               (         (A53_CORE_1_CTI_BASE_ADR + A53_ASICCTL_OFFSET         ) )
#define  A53_CORE_1_CTIITCTRL_ADR             (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIITCTRL_OFFSET       ) )
#define  A53_CORE_1_CTICLAIMSET_ADR           (         (A53_CORE_1_CTI_BASE_ADR + A53_CTICLAIMSET_OFFSET     ) )
#define  A53_CORE_1_CTICLAIMCLR_ADR           (         (A53_CORE_1_CTI_BASE_ADR + A53_CTICLAIMCLR_OFFSET     ) )
#define  A53_CORE_1_CTIDEVAFF0_ADR            (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIDEVAFF0_OFFSET      ) )
#define  A53_CORE_1_CTIDEVAFF1_ADR            (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIDEVAFF1_OFFSET      ) )
#define  A53_CORE_1_CTILAR_ADR                (         (A53_CORE_1_CTI_BASE_ADR + A53_CTILAR_OFFSET          ) )
#define  A53_CORE_1_CTILSR_ADR                (         (A53_CORE_1_CTI_BASE_ADR + A53_CTILSR_OFFSET          ) )
#define  A53_CORE_1_CTIAUTHSTATUS_ADR         (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIAUTHSTATUS_OFFSET   ) )
#define  A53_CORE_1_CTIDEVARCH_ADR            (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIDEVARCH_OFFSET      ) )
#define  A53_CORE_1_CTIDEVID2_ADR             (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIDEVID2_OFFSET       ) )
#define  A53_CORE_1_CTIDEVID1_ADR             (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIDEVID1_OFFSET       ) )
#define  A53_CORE_1_CTIDEVID_ADR              (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIDEVID_OFFSET        ) )
#define  A53_CORE_1_CTIDEVTYPE_ADR            (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIDEVTYPE_OFFSET      ) )
#define  A53_CORE_1_CTIPIDR4_ADR              (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIPIDR4_OFFSET        ) )
#define  A53_CORE_1_CTIPIDR5_ADR              (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIPIDR5_OFFSET        ) )
#define  A53_CORE_1_CTIPIDR6_ADR              (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIPIDR6_OFFSET        ) )
#define  A53_CORE_1_CTIPIDR7_ADR              (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIPIDR7_OFFSET        ) )
#define  A53_CORE_1_CTIPIDR0_ADR              (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIPIDR0_OFFSET        ) )
#define  A53_CORE_1_CTIPIDR1_ADR              (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIPIDR1_OFFSET        ) )
#define  A53_CORE_1_CTIPIDR2_ADR              (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIPIDR2_OFFSET        ) )
#define  A53_CORE_1_CTIPIDR3_ADR              (         (A53_CORE_1_CTI_BASE_ADR + A53_CTIPIDR3_OFFSET        ) )
#define  A53_CORE_1_CTICIDR0_ADR              (         (A53_CORE_1_CTI_BASE_ADR + A53_CTICIDR0_OFFSET        ) )
#define  A53_CORE_1_CTICIDR1_ADR              (         (A53_CORE_1_CTI_BASE_ADR + A53_CTICIDR1_OFFSET        ) )
#define A53_CORE_1_PMU_BASE_ADR          ( (A53_DEBUG_BASE_ADR + 0x00130000) )
#define A53_CORE_1_PMEVCNTR0_EL0_ADR         (         (A53_CORE_1_PMU_BASE_ADR + A53_PMEVCNTR0_EL0_OFFSET    ) )
#define A53_CORE_1_PMEVCNTR1_EL0_ADR         (         (A53_CORE_1_PMU_BASE_ADR + A53_PMEVCNTR1_EL0_OFFSET    ) )
#define A53_CORE_1_PMEVCNTR2_EL0_ADR         (         (A53_CORE_1_PMU_BASE_ADR + A53_PMEVCNTR2_EL0_OFFSET    ) )
#define A53_CORE_1_PMEVCNTR3_EL0_ADR         (         (A53_CORE_1_PMU_BASE_ADR + A53_PMEVCNTR3_EL0_OFFSET    ) )
#define A53_CORE_1_PMEVCNTR4_EL0_ADR         (         (A53_CORE_1_PMU_BASE_ADR + A53_PMEVCNTR4_EL0_OFFSET    ) )
#define A53_CORE_1_PMEVCNTR5_EL0_ADR         (         (A53_CORE_1_PMU_BASE_ADR + A53_PMEVCNTR5_EL0_OFFSET    ) )
#define A53_CORE_1_PMCCNTR_EL0_LWR32_ADR     (         (A53_CORE_1_PMU_BASE_ADR + A53_PMCCNTR_EL0_LWR32_OFFSET) )
#define A53_CORE_1_PMCCNTR_EL0_UPR32_ADR     (         (A53_CORE_1_PMU_BASE_ADR + A53_PMCCNTR_EL0_UPR32_OFFSET) )
#define A53_CORE_1_PMEVTYPER0_EL0_ADR        (         (A53_CORE_1_PMU_BASE_ADR + A53_PMEVTYPER0_EL0_OFFSET   ) )
#define A53_CORE_1_PMEVTYPER1_EL0_ADR        (         (A53_CORE_1_PMU_BASE_ADR + A53_PMEVTYPER1_EL0_OFFSET   ) )
#define A53_CORE_1_PMEVTYPER2_EL0_ADR        (         (A53_CORE_1_PMU_BASE_ADR + A53_PMEVTYPER2_EL0_OFFSET   ) )
#define A53_CORE_1_PMEVTYPER3_EL0_ADR        (         (A53_CORE_1_PMU_BASE_ADR + A53_PMEVTYPER3_EL0_OFFSET   ) )
#define A53_CORE_1_PMEVTYPER4_EL0_ADR        (         (A53_CORE_1_PMU_BASE_ADR + A53_PMEVTYPER4_EL0_OFFSET   ) )
#define A53_CORE_1_PMEVTYPER5_EL0_ADR        (         (A53_CORE_1_PMU_BASE_ADR + A53_PMEVTYPER5_EL0_OFFSET   ) )
#define A53_CORE_1_PMCCFILTR_EL0_ADR         (         (A53_CORE_1_PMU_BASE_ADR + A53_PMCCFILTR_EL0_OFFSET    ) )
#define A53_CORE_1_PMCNTENSET_EL0_ADR        (         (A53_CORE_1_PMU_BASE_ADR + A53_PMCNTENSET_EL0_OFFSET   ) )
#define A53_CORE_1_PMCNTENCLR_EL0_ADR        (         (A53_CORE_1_PMU_BASE_ADR + A53_PMCNTENCLR_EL0_OFFSET   ) )
#define A53_CORE_1_PMINTENSET_EL1_ADR        (         (A53_CORE_1_PMU_BASE_ADR + A53_PMINTENSET_EL1_OFFSET   ) )
#define A53_CORE_1_PMINTENCLR_EL1_ADR        (         (A53_CORE_1_PMU_BASE_ADR + A53_PMINTENCLR_EL1_OFFSET   ) )
#define A53_CORE_1_PMOVSCLR_EL0_ADR          (         (A53_CORE_1_PMU_BASE_ADR + A53_PMOVSCLR_EL0_OFFSET     ) )
#define A53_CORE_1_PMSWINC_EL0_ADR           (         (A53_CORE_1_PMU_BASE_ADR + A53_PMSWINC_EL0_OFFSET      ) )
#define A53_CORE_1_PMOVSSET_EL0_ADR          (         (A53_CORE_1_PMU_BASE_ADR + A53_PMOVSSET_EL0_OFFSET     ) )
#define A53_CORE_1_PMCFGR_ADR                (         (A53_CORE_1_PMU_BASE_ADR + A53_PMCFGR_OFFSET           ) )
#define A53_CORE_1_PMCR_EL0A_ADR             (         (A53_CORE_1_PMU_BASE_ADR + A53_PMCR_EL0A_OFFSET        ) )
#define A53_CORE_1_PMCEID0_EL0_ADR           (         (A53_CORE_1_PMU_BASE_ADR + A53_PMCEID0_EL0_OFFSET      ) )
#define A53_CORE_1_PMCEID1_EL0_ADR           (         (A53_CORE_1_PMU_BASE_ADR + A53_PMCEID1_EL0_OFFSET      ) )
#define A53_CORE_1_PMDEVAFF0_ADR             (         (A53_CORE_1_PMU_BASE_ADR + A53_PMDEVAFF0_OFFSET        ) )
#define A53_CORE_1_PMDEVAFF1_ADR             (         (A53_CORE_1_PMU_BASE_ADR + A53_PMDEVAFF1_OFFSET        ) )
#define A53_CORE_1_PMLAR_ADR                 (         (A53_CORE_1_PMU_BASE_ADR + A53_PMLAR_OFFSET            ) )
#define A53_CORE_1_PMLSR_ADR                 (         (A53_CORE_1_PMU_BASE_ADR + A53_PMLSR_OFFSET            ) )
#define A53_CORE_1_PMAUTHSTATUS_ADR          (         (A53_CORE_1_PMU_BASE_ADR + A53_PMAUTHSTATUS_OFFSET     ) )
#define A53_CORE_1_PMDEVARCH_ADR             (         (A53_CORE_1_PMU_BASE_ADR + A53_PMDEVARCH_OFFSET        ) )
#define A53_CORE_1_PMDEVTYPE_ADR             (         (A53_CORE_1_PMU_BASE_ADR + A53_PMDEVTYPE_OFFSET        ) )
#define A53_CORE_1_PMPIDR4_ADR               (         (A53_CORE_1_PMU_BASE_ADR + A53_PMPIDR4_OFFSET          ) )
#define A53_CORE_1_PMPIDR5_ADR               (         (A53_CORE_1_PMU_BASE_ADR + A53_PMPIDR5_OFFSET          ) )
#define A53_CORE_1_PMPIDR6_ADR               (         (A53_CORE_1_PMU_BASE_ADR + A53_PMPIDR6_OFFSET          ) )
#define A53_CORE_1_PMPIDR7_ADR               (         (A53_CORE_1_PMU_BASE_ADR + A53_PMPIDR7_OFFSET          ) )
#define A53_CORE_1_PMPIDR0_ADR               (         (A53_CORE_1_PMU_BASE_ADR + A53_PMPIDR0_OFFSET          ) )
#define A53_CORE_1_PMPIDR1_ADR               (         (A53_CORE_1_PMU_BASE_ADR + A53_PMPIDR1_OFFSET          ) )
#define A53_CORE_1_PMPIDR2_ADR               (         (A53_CORE_1_PMU_BASE_ADR + A53_PMPIDR2_OFFSET          ) )
#define A53_CORE_1_PMPIDR3_ADR               (         (A53_CORE_1_PMU_BASE_ADR + A53_PMPIDR3_OFFSET          ) )
#define A53_CORE_1_PMCIDR0_ADR               (         (A53_CORE_1_PMU_BASE_ADR + A53_PMCIDR0_OFFSET          ) )
#define A53_CORE_1_PMCIDR1_ADR               (         (A53_CORE_1_PMU_BASE_ADR + A53_PMCIDR1_OFFSET          ) )
#define A53_CORE_1_PMCIDR2_ADR               (         (A53_CORE_1_PMU_BASE_ADR + A53_PMCIDR2_OFFSET          ) )
#define A53_CORE_1_PMCIDR3_ADR               (         (A53_CORE_1_PMU_BASE_ADR + A53_PMCIDR3_OFFSET          ) )
#define A53_CORE_1_ETM_BASE_ADR          (          (A53_DEBUG_BASE_ADR + 0x00140000) )
#define A53_CORE_1_TRCPRGCTLR_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCPRGCTLR_OFFSET   ) )
#define A53_CORE_1_TRCPROCSELR_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCPROCSELR_OFFSET  ) )
#define A53_CORE_1_TRCSTATR_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSTATR_OFFSET     ) )
#define A53_CORE_1_TRCCONFIGR_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCONFIGR_OFFSET   ) )
#define A53_CORE_1_TRCAUXCTLR_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCAUXCTLR_OFFSET   ) )
#define A53_CORE_1_TRCEVENTCTL0R_ADR         (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCEVENTCTL0R_OFFSET) )
#define A53_CORE_1_TRCEVENTCTL1R_ADR         (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCEVENTCTL1R_OFFSET) )
#define A53_CORE_1_TRCSTALLCTLR_ADR          (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSTALLCTLR_OFFSET ) )
#define A53_CORE_1_TRCTSCTLR_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCTSCTLR_OFFSET    ) )
#define A53_CORE_1_TRCSYNCPR_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSYNCPR_OFFSET    ) )
#define A53_CORE_1_TRCCCCTLR_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCCCTLR_OFFSET    ) )
#define A53_CORE_1_TRCBBCTLR_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCBBCTLR_OFFSET    ) )
#define A53_CORE_1_TRCTRACEIDR_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCTRACEIDR_OFFSET  ) )
#define A53_CORE_1_TRCQCTLR_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCQCTLR_OFFSET     ) )
#define A53_CORE_1_TRCVICTLR_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCVICTLR_OFFSET    ) )
#define A53_CORE_1_TRCVIIECTLR_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCVIIECTLR_OFFSET  ) )
#define A53_CORE_1_TRCVISSCTLR_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCVISSCTLR_OFFSET  ) )
#define A53_CORE_1_TRCVIPCSSCTLR_ADR         (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCVIPCSSCTLR_OFFSET) )
#define A53_CORE_1_TRCVDCTLR_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCVDCTLR_OFFSET    ) )
#define A53_CORE_1_TRCVDSACCTLR_ADR          (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCVDSACCTLR_OFFSET ) )
#define A53_CORE_1_TRCVDARCCTLR_ADR          (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCVDARCCTLR_OFFSET ) )
#define A53_CORE_1_TRCSEQEVR0_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSEQEVR0_OFFSET   ) )
#define A53_CORE_1_TRCSEQEVR1_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSEQEVR1_OFFSET   ) )
#define A53_CORE_1_TRCSEQEVR2_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSEQEVR2_OFFSET   ) )
#define A53_CORE_1_TRCSEQRSTEVR_ADR          (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSEQRSTEVR_OFFSET ) )
#define A53_CORE_1_TRCSEQSTR_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSEQSTR_OFFSET    ) )
#define A53_CORE_1_TRCEXTINSELR_ADR          (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCEXTINSELR_OFFSET ) )
#define A53_CORE_1_TRCCNTRLDVR0_ADR          (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCNTRLDVR0_OFFSET ) )
#define A53_CORE_1_TRCCNTRLDVR1_ADR          (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCNTRLDVR1_OFFSET ) )
#define A53_CORE_1_TRCCNTRLDVR2_ADR          (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCNTRLDVR2_OFFSET ) )
#define A53_CORE_1_TRCCNTRLDVR3_ADR          (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCNTRLDVR3_OFFSET ) )
#define A53_CORE_1_TRCCNTCTLR0_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCNTCTLR0_OFFSET  ) )
#define A53_CORE_1_TRCCNTCTLR1_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCNTCTLR1_OFFSET  ) )
#define A53_CORE_1_TRCCNTCTLR2_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCNTCTLR2_OFFSET  ) )
#define A53_CORE_1_TRCCNTCTLR3_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCNTCTLR3_OFFSET  ) )
#define A53_CORE_1_TRCCNTVR0_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCNTVR0_OFFSET    ) )
#define A53_CORE_1_TRCCNTVR1_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCNTVR1_OFFSET    ) )
#define A53_CORE_1_TRCCNTVR2_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCNTVR2_OFFSET    ) )
#define A53_CORE_1_TRCCNTVR3_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCNTVR3_OFFSET    ) )
#define A53_CORE_1_TRCIDR8_ADR               (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIDR8_OFFSET      ) )
#define A53_CORE_1_TRCIDR9_ADR               (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIDR9_OFFSET      ) )
#define A53_CORE_1_TRCIDR10_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIDR10_OFFSET     ) )
#define A53_CORE_1_TRCIDR11_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIDR11_OFFSET     ) )
#define A53_CORE_1_TRCIDR12_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIDR12_OFFSET     ) )
#define A53_CORE_1_TRCIDR13_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIDR13_OFFSET     ) )
#define A53_CORE_1_TRCIMSPEC0_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIMSPEC0_OFFSET   ) )
#define A53_CORE_1_TRCIMSPEC1_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIMSPEC1_OFFSET   ) )
#define A53_CORE_1_TRCIMSPEC2_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIMSPEC2_OFFSET   ) )
#define A53_CORE_1_TRCIMSPEC3_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIMSPEC3_OFFSET   ) )
#define A53_CORE_1_TRCIMSPEC4_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIMSPEC4_OFFSET   ) )
#define A53_CORE_1_TRCIMSPEC5_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIMSPEC5_OFFSET   ) )
#define A53_CORE_1_TRCIMSPEC6_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIMSPEC6_OFFSET   ) )
#define A53_CORE_1_TRCIMSPEC7_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIMSPEC7_OFFSET   ) )
#define A53_CORE_1_TRCIDR0_ADR               (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIDR0_OFFSET      ) )
#define A53_CORE_1_TRCIDR1_ADR               (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIDR1_OFFSET      ) )
#define A53_CORE_1_TRCIDR2_ADR               (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIDR2_OFFSET      ) )
#define A53_CORE_1_TRCIDR3_ADR               (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIDR3_OFFSET      ) )
#define A53_CORE_1_TRCIDR4_ADR               (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIDR4_OFFSET      ) )
#define A53_CORE_1_TRCIDR5_ADR               (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIDR5_OFFSET      ) )
#define A53_CORE_1_TRCIDR6_ADR               (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIDR6_OFFSET      ) )
#define A53_CORE_1_TRCIDR7_ADR               (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCIDR7_OFFSET      ) )
#define A53_CORE_1_TRCRSCTLR2_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR2_OFFSET   ) )
#define A53_CORE_1_TRCRSCTLR3_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR3_OFFSET   ) )
#define A53_CORE_1_TRCRSCTLR4_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR4_OFFSET   ) )
#define A53_CORE_1_TRCRSCTLR5_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR5_OFFSET   ) )
#define A53_CORE_1_TRCRSCTLR6_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR6_OFFSET   ) )
#define A53_CORE_1_TRCRSCTLR7_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR7_OFFSET   ) )
#define A53_CORE_1_TRCRSCTLR8_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR8_OFFSET   ) )
#define A53_CORE_1_TRCRSCTLR9_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR9_OFFSET   ) )
#define A53_CORE_1_TRCRSCTLR10_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR10_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR11_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR11_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR12_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR12_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR13_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR13_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR14_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR14_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR15_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR15_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR16_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR16_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR17_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR17_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR18_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR18_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR19_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR19_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR20_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR20_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR21_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR21_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR22_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR22_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR23_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR23_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR24_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR24_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR25_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR25_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR26_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR26_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR27_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR27_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR28_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR28_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR29_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR29_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR30_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR30_OFFSET  ) )
#define A53_CORE_1_TRCRSCTLR31_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCRSCTLR31_OFFSET  ) )
#define A53_CORE_1_TRCSSCCR0_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSCCR0_OFFSET    ) )
#define A53_CORE_1_TRCSSCCR1_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSCCR1_OFFSET    ) )
#define A53_CORE_1_TRCSSCCR2_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSCCR2_OFFSET    ) )
#define A53_CORE_1_TRCSSCCR3_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSCCR3_OFFSET    ) )
#define A53_CORE_1_TRCSSCCR4_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSCCR4_OFFSET    ) )
#define A53_CORE_1_TRCSSCCR5_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSCCR5_OFFSET    ) )
#define A53_CORE_1_TRCSSCCR6_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSCCR6_OFFSET    ) )
#define A53_CORE_1_TRCSSCCR7_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSCCR7_OFFSET    ) )
#define A53_CORE_1_TRCSSCSR0_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSCSR0_OFFSET    ) )
#define A53_CORE_1_TRCSSCSR1_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSCSR1_OFFSET    ) )
#define A53_CORE_1_TRCSSCSR2_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSCSR2_OFFSET    ) )
#define A53_CORE_1_TRCSSCSR3_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSCSR3_OFFSET    ) )
#define A53_CORE_1_TRCSSCSR4_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSCSR4_OFFSET    ) )
#define A53_CORE_1_TRCSSCSR5_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSCSR5_OFFSET    ) )
#define A53_CORE_1_TRCSSCSR6_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSCSR6_OFFSET    ) )
#define A53_CORE_1_TRCSSCSR7_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSCSR7_OFFSET    ) )
#define A53_CORE_1_TRCSSPCICR0_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSPCICR0_OFFSET  ) )
#define A53_CORE_1_TRCSSPCICR1_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSPCICR1_OFFSET  ) )
#define A53_CORE_1_TRCSSPCICR2_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSPCICR2_OFFSET  ) )
#define A53_CORE_1_TRCSSPCICR3_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSPCICR3_OFFSET  ) )
#define A53_CORE_1_TRCSSPCICR4_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSPCICR4_OFFSET  ) )
#define A53_CORE_1_TRCSSPCICR5_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSPCICR5_OFFSET  ) )
#define A53_CORE_1_TRCSSPCICR6_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSPCICR6_OFFSET  ) )
#define A53_CORE_1_TRCSSPCICR7_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCSSPCICR7_OFFSET  ) )
#define A53_CORE_1_TRCOSLAR_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCOSLAR_OFFSET     ) )
#define A53_CORE_1_TRCOSLSR_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCOSLSR_OFFSET     ) )
#define A53_CORE_1_TRCPDCR_ADR               (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCPDCR_OFFSET      ) )
#define A53_CORE_1_TRCPDSR_ADR               (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCPDSR_OFFSET      ) )
#define A53_CORE_1_TRCACVR0_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACVR0_OFFSET     ) )
#define A53_CORE_1_TRCACVR1_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACVR1_OFFSET     ) )
#define A53_CORE_1_TRCACVR2_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACVR2_OFFSET     ) )
#define A53_CORE_1_TRCACVR3_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACVR3_OFFSET     ) )
#define A53_CORE_1_TRCACVR4_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACVR4_OFFSET     ) )
#define A53_CORE_1_TRCACVR5_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACVR5_OFFSET     ) )
#define A53_CORE_1_TRCACVR6_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACVR6_OFFSET     ) )
#define A53_CORE_1_TRCACVR7_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACVR7_OFFSET     ) )
#define A53_CORE_1_TRCACVR8_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACVR8_OFFSET     ) )
#define A53_CORE_1_TRCACVR9_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACVR9_OFFSET     ) )
#define A53_CORE_1_TRCACVR10_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACVR10_OFFSET    ) )
#define A53_CORE_1_TRCACVR11_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACVR11_OFFSET    ) )
#define A53_CORE_1_TRCACVR12_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACVR12_OFFSET    ) )
#define A53_CORE_1_TRCACVR13_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACVR13_OFFSET    ) )
#define A53_CORE_1_TRCACVR14_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACVR14_OFFSET    ) )
#define A53_CORE_1_TRCACVR15_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACVR15_OFFSET    ) )
#define A53_CORE_1_TRCACATR0_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACATR0_OFFSET    ) )
#define A53_CORE_1_TRCACATR1_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACATR1_OFFSET    ) )
#define A53_CORE_1_TRCACATR2_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACATR2_OFFSET    ) )
#define A53_CORE_1_TRCACATR3_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACATR3_OFFSET    ) )
#define A53_CORE_1_TRCACATR4_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACATR4_OFFSET    ) )
#define A53_CORE_1_TRCACATR5_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACATR5_OFFSET    ) )
#define A53_CORE_1_TRCACATR6_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACATR6_OFFSET    ) )
#define A53_CORE_1_TRCACATR7_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACATR7_OFFSET    ) )
#define A53_CORE_1_TRCACATR8_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACATR8_OFFSET    ) )
#define A53_CORE_1_TRCACATR9_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACATR9_OFFSET    ) )
#define A53_CORE_1_TRCACATR10_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACATR10_OFFSET   ) )
#define A53_CORE_1_TRCACATR11_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACATR11_OFFSET   ) )
#define A53_CORE_1_TRCACATR12_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACATR12_OFFSET   ) )
#define A53_CORE_1_TRCACATR13_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACATR13_OFFSET   ) )
#define A53_CORE_1_TRCACATR14_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACATR14_OFFSET   ) )
#define A53_CORE_1_TRCACATR15_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCACATR15_OFFSET   ) )
#define A53_CORE_1_TRCDVCVR0_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCVR0_OFFSET    ) )
#define A53_CORE_1_TRCDVCVR1_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCVR1_OFFSET    ) )
#define A53_CORE_1_TRCDVCVR2_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCVR2_OFFSET    ) )
#define A53_CORE_1_TRCDVCVR3_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCVR3_OFFSET    ) )
#define A53_CORE_1_TRCDVCVR4_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCVR4_OFFSET    ) )
#define A53_CORE_1_TRCDVCVR5_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCVR5_OFFSET    ) )
#define A53_CORE_1_TRCDVCVR6_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCVR6_OFFSET    ) )
#define A53_CORE_1_TRCDVCVR7_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCVR7_OFFSET    ) )
#define A53_CORE_1_TRCDVCVR8_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCVR8_OFFSET    ) )
#define A53_CORE_1_TRCDVCVR9_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCVR9_OFFSET    ) )
#define A53_CORE_1_TRCDVCVR10_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCVR10_OFFSET   ) )
#define A53_CORE_1_TRCDVCVR11_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCVR11_OFFSET   ) )
#define A53_CORE_1_TRCDVCVR12_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCVR12_OFFSET   ) )
#define A53_CORE_1_TRCDVCVR13_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCVR13_OFFSET   ) )
#define A53_CORE_1_TRCDVCVR14_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCVR14_OFFSET   ) )
#define A53_CORE_1_TRCDVCVR15_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCVR15_OFFSET   ) )
#define A53_CORE_1_TRCDVCMR0_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCMR0_OFFSET    ) )
#define A53_CORE_1_TRCDVCMR1_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCMR1_OFFSET    ) )
#define A53_CORE_1_TRCDVCMR2_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCMR2_OFFSET    ) )
#define A53_CORE_1_TRCDVCMR3_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCMR3_OFFSET    ) )
#define A53_CORE_1_TRCDVCMR4_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCMR4_OFFSET    ) )
#define A53_CORE_1_TRCDVCMR5_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCMR5_OFFSET    ) )
#define A53_CORE_1_TRCDVCMR6_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCMR6_OFFSET    ) )
#define A53_CORE_1_TRCDVCMR7_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCMR7_OFFSET    ) )
#define A53_CORE_1_TRCDVCMR8_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCMR8_OFFSET    ) )
#define A53_CORE_1_TRCDVCMR9_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCMR9_OFFSET    ) )
#define A53_CORE_1_TRCDVCMR10_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCMR10_OFFSET   ) )
#define A53_CORE_1_TRCDVCMR11_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCMR11_OFFSET   ) )
#define A53_CORE_1_TRCDVCMR12_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCMR12_OFFSET   ) )
#define A53_CORE_1_TRCDVCMR13_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCMR13_OFFSET   ) )
#define A53_CORE_1_TRCDVCMR14_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCMR14_OFFSET   ) )
#define A53_CORE_1_TRCDVCMR15_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDVCMR15_OFFSET   ) )
#define A53_CORE_1_TRCCIDCVR0_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCIDCVR0_OFFSET   ) )
#define A53_CORE_1_TRCCIDCVR1_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCIDCVR1_OFFSET   ) )
#define A53_CORE_1_TRCCIDCVR2_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCIDCVR2_OFFSET   ) )
#define A53_CORE_1_TRCCIDCVR3_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCIDCVR3_OFFSET   ) )
#define A53_CORE_1_TRCCIDCVR4_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCIDCVR4_OFFSET   ) )
#define A53_CORE_1_TRCCIDCVR5_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCIDCVR5_OFFSET   ) )
#define A53_CORE_1_TRCCIDCVR6_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCIDCVR6_OFFSET   ) )
#define A53_CORE_1_TRCCIDCVR7_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCIDCVR7_OFFSET   ) )
#define A53_CORE_1_TRCVMIDCVR0_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCVMIDCVR0_OFFSET  ) )
#define A53_CORE_1_TRCVMIDCVR1_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCVMIDCVR1_OFFSET  ) )
#define A53_CORE_1_TRCVMIDCVR2_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCVMIDCVR2_OFFSET  ) )
#define A53_CORE_1_TRCVMIDCVR3_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCVMIDCVR3_OFFSET  ) )
#define A53_CORE_1_TRCVMIDCVR4_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCVMIDCVR4_OFFSET  ) )
#define A53_CORE_1_TRCVMIDCVR5_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCVMIDCVR5_OFFSET  ) )
#define A53_CORE_1_TRCVMIDCVR6_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCVMIDCVR6_OFFSET  ) )
#define A53_CORE_1_TRCVMIDCVR7_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCVMIDCVR7_OFFSET  ) )
#define A53_CORE_1_TRCCIDCCTLR0_ADR          (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCIDCCTLR0_OFFSET ) )
#define A53_CORE_1_TRCCIDCCTLR1_ADR          (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCIDCCTLR1_OFFSET ) )
#define A53_CORE_1_TRCVMIDCCTLR0_ADR         (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCVMIDCCTLR0_OFFSET) )
#define A53_CORE_1_TRCVMIDCCTLR1_ADR         (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCVMIDCCTLR1_OFFSET) )
#define A53_CORE_1_TRCITCTRL_ADR             (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCITCTRL_OFFSET    ) )
#define A53_CORE_1_TRCCLAIMSET_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCLAIMSET_OFFSET  ) )
#define A53_CORE_1_TRCCLAIMCLR_ADR           (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCLAIMCLR_OFFSET  ) )
#define A53_CORE_1_TRCDEVAFF0_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDEVAFF0_OFFSET   ) )
#define A53_CORE_1_TRCDEVAFF1_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDEVAFF1_OFFSET   ) )
#define A53_CORE_1_TRCLAR_ADR                (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCLAR_OFFSET       ) )
#define A53_CORE_1_TRCLSR_ADR                (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCLSR_OFFSET       ) )
#define A53_CORE_1_TRCAUTHSTATUS_ADR         (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCAUTHSTATUS_OFFSET) )
#define A53_CORE_1_TRCDEVARCH_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDEVARCH_OFFSET   ) )
#define A53_CORE_1_TRCDEVID_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDEVID_OFFSET     ) )
#define A53_CORE_1_TRCDEVTYPE_ADR            (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCDEVTYPE_OFFSET   ) )
#define A53_CORE_1_TRCPIDR4_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCPIDR4_OFFSET     ) )
#define A53_CORE_1_TRCPIDR5_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCPIDR5_OFFSET     ) )
#define A53_CORE_1_TRCPIDR6_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCPIDR6_OFFSET     ) )
#define A53_CORE_1_TRCPIDR7_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCPIDR7_OFFSET     ) )
#define A53_CORE_1_TRCPIDR0_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCPIDR0_OFFSET     ) )
#define A53_CORE_1_TRCPIDR1_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCPIDR1_OFFSET     ) )
#define A53_CORE_1_TRCPIDR2_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCPIDR2_OFFSET     ) )
#define A53_CORE_1_TRCPIDR3_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCPIDR3_OFFSET     ) )
#define A53_CORE_1_TRCCIDR0_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCIDR0_OFFSET     ) )
#define A53_CORE_1_TRCCIDR1_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCIDR1_OFFSET     ) )
#define A53_CORE_1_TRCCIDR2_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCIDR2_OFFSET     ) )
#define A53_CORE_1_TRCCIDR3_ADR              (      (A53_CORE_1_ETM_BASE_ADR + A53_TRCCIDR3_OFFSET     ) )
#define A53_CORE_2_DEBUG_BASE_ADR        ( (A53_DEBUG_BASE_ADR + 0x00210000) )
#define A53_CORE_2_EDESR_ADR                   ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDESR_OFFSET                   ) )
#define A53_CORE_2_EDECR_ADR                   ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDECR_OFFSET                   ) )
#define A53_CORE_2_EDWAR_LWR32_ADR             ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDWAR_LWR32_OFFSET             ) )
#define A53_CORE_2_EDWAR_UPR32_ADR             ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDWAR_UPR32_OFFSET             ) )
#define A53_CORE_2_DBGDTRRX_EL0_ADR            ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGDTRRX_EL0_OFFSET            ) )
#define A53_CORE_2_EDITR_ADR                   ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDITR_OFFSET                   ) )
#define A53_CORE_2_EDSCR_ADR                   ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDSCR_OFFSET                   ) )
#define A53_CORE_2_DBGDTRTX_EL0_ADR            ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGDTRTX_EL0_OFFSET            ) )
#define A53_CORE_2_EDRCR_ADR                   ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDRCR_OFFSET                   ) )
#define A53_CORE_2_EDACR_ADR                   ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDACR_OFFSET                   ) )
#define A53_CORE_2_EDECCR_ADR                  ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDECCR_OFFSET                  ) )
#define A53_CORE_2_EDPCSRLO_ADR                ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDPCSRLO_OFFSET                ) )
#define A53_CORE_2_EDCIDSR_ADR                 ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDCIDSR_OFFSET                 ) )
#define A53_CORE_2_EDVIDSR_ADR                 ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDVIDSR_OFFSET                 ) )
#define A53_CORE_2_EDPCSRHI_ADR                ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDPCSRHI_OFFSET                ) )
#define A53_CORE_2_OSLAR_EL1_ADR               ( (A53_CORE_2_DEBUG_BASE_ADR + A53_OSLAR_EL1_OFFSET               ) )
#define A53_CORE_2_EDPRCR_ADR                  ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDPRCR_OFFSET                  ) )
#define A53_CORE_2_EDPRSR_ADR                  ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDPRSR_OFFSET                  ) )
#define A53_CORE_2_DBGBVR0_EL1_LWR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGBVR0_EL1_LWR32_OFFSET       ) )
#define A53_CORE_2_DBGBVR0_EL1_UPR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGBVR0_EL1_UPR32_OFFSET       ) )
#define A53_CORE_2_DBGBCR0_EL1_ADR             ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGBCR0_EL1_OFFSET             ) )
#define A53_CORE_2_DBGBVR1_EL1_LWR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGBVR1_EL1_LWR32_OFFSET       ) )
#define A53_CORE_2_DBGBVR1_EL1_UPR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGBVR1_EL1_UPR32_OFFSET       ) )
#define A53_CORE_2_DBGBCR1_EL1_ADR             ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGBCR1_EL1_OFFSET             ) )
#define A53_CORE_2_DBGBVR2_EL1_LWR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGBVR2_EL1_LWR32_OFFSET       ) )
#define A53_CORE_2_DBGBVR2_EL1_UPR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGBVR2_EL1_UPR32_OFFSET       ) )
#define A53_CORE_2_DBGBCR2_EL1_ADR             ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGBCR2_EL1_OFFSET             ) )
#define A53_CORE_2_DBGBVR3_EL1_LWR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGBVR3_EL1_LWR32_OFFSET       ) )
#define A53_CORE_2_DBGBVR3_EL1_UPR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGBVR3_EL1_UPR32_OFFSET       ) )
#define A53_CORE_2_DBGBCR3_EL1_ADR             ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGBCR3_EL1_OFFSET             ) )
#define A53_CORE_2_DBGBVR4_EL1_LWR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGBVR4_EL1_LWR32_OFFSET       ) )
#define A53_CORE_2_DBGBVR4_EL1_UPR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGBVR4_EL1_UPR32_OFFSET       ) )
#define A53_CORE_2_DBGBCR4_EL1_ADR             ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGBCR4_EL1_OFFSET             ) )
#define A53_CORE_2_DBGBVR5_EL1_LWR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGBVR5_EL1_LWR32_OFFSET       ) )
#define A53_CORE_2_DBGBVR5_EL1_UPR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGBVR5_EL1_UPR32_OFFSET       ) )
#define A53_CORE_2_DBGBCR5_EL1_ADR             ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGBCR5_EL1_OFFSET             ) )
#define A53_CORE_2_DBGWVR0_EL1_LWR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGWVR0_EL1_LWR32_OFFSET       ) )
#define A53_CORE_2_DBGWVR0_EL1_UPR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGWVR0_EL1_UPR32_OFFSET       ) )
#define A53_CORE_2_DBGWCR0_EL1_ADR             ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGWCR0_EL1_OFFSET             ) )
#define A53_CORE_2_DBGWVR1_EL1_LWR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGWVR1_EL1_LWR32_OFFSET       ) )
#define A53_CORE_2_DBGWVR1_EL1_UPR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGWVR1_EL1_UPR32_OFFSET       ) )
#define A53_CORE_2_DBGWCR1_EL1_ADR             ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGWCR1_EL1_OFFSET             ) )
#define A53_CORE_2_DBGWVR2_EL1_LWR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGWVR2_EL1_LWR32_OFFSET       ) )
#define A53_CORE_2_DBGWVR2_EL1_UPR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGWVR2_EL1_UPR32_OFFSET       ) )
#define A53_CORE_2_DBGWCR2_EL1_ADR             ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGWCR2_EL1_OFFSET             ) )
#define A53_CORE_2_DBGWVR3_EL1_LWR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGWVR3_EL1_LWR32_OFFSET       ) )
#define A53_CORE_2_DBGWVR3_EL1_UPR32_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGWVR3_EL1_UPR32_OFFSET       ) )
#define A53_CORE_2_DBGWCR3_EL1_ADR             ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGWCR3_EL1_OFFSET             ) )
#define A53_CORE_2_MIDR_EL1_ADR                ( (A53_CORE_2_DEBUG_BASE_ADR + A53_MIDR_EL1_OFFSET                ) )
#define A53_CORE_2_EDPFR0_EL1_LWR32_ADR        ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDPFR0_EL1_LWR32_OFFSET        ) )
#define A53_CORE_2_EDPFR0_EL1_UPR32_ADR        ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDPFR0_EL1_UPR32_OFFSET        ) )
#define A53_CORE_2_EDDFR0_EL1_LWR32_ADR        ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDDFR0_EL1_LWR32_OFFSET        ) )
#define A53_CORE_2_EDDFR0_EL1_UPR32_ADR        ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDDFR0_EL1_UPR32_OFFSET        ) )
#define A53_CORE_2_ID_AA64ISAR0_EL1_LWR32_ADR  ( (A53_CORE_2_DEBUG_BASE_ADR + A53_ID_AA64ISAR0_EL1_LWR32_OFFSET  ) )
#define A53_CORE_2_ID_AA64ISAR0_EL1_UPR32_ADR  ( (A53_CORE_2_DEBUG_BASE_ADR + A53_ID_AA64ISAR0_EL1_UPR32_OFFSET  ) )
#define A53_CORE_2_ID_AA64MMFR0_EL1_LWR32_ADR  ( (A53_CORE_2_DEBUG_BASE_ADR + A53_ID_AA64MMFR0_EL1_LWR32_OFFSET  ) )
#define A53_CORE_2_ID_AA64MMFR0_EL1_UPR32_ADR  ( (A53_CORE_2_DEBUG_BASE_ADR + A53_ID_AA64MMFR0_EL1_UPR32_OFFSET  ) )
#define A53_CORE_2_EDITCTRL_ADR                ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDITCTRL_OFFSET                ) )
#define A53_CORE_2_DBGCLAIMSET_EL1_ADR         ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGCLAIMSET_EL1_OFFSET         ) )
#define A53_CORE_2_DBGCLAIMCLR_EL1_ADR         ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGCLAIMCLR_EL1_OFFSET         ) )
#define A53_CORE_2_EDDEVAFF0_ADR               ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDDEVAFF0_OFFSET               ) )
#define A53_CORE_2_EDDEVAFF1_ADR               ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDDEVAFF1_OFFSET               ) )
#define A53_CORE_2_EDLAR_ADR                   ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDLAR_OFFSET                   ) )
#define A53_CORE_2_EDLSR_ADR                   ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDLSR_OFFSET                   ) )
#define A53_CORE_2_DBGAUTHSTATUS_EL1_ADR       ( (A53_CORE_2_DEBUG_BASE_ADR + A53_DBGAUTHSTATUS_EL1_OFFSET       ) )
#define A53_CORE_2_EDDEVARCH_ADR               ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDDEVARCH_OFFSET               ) )
#define A53_CORE_2_EDDEVID2_ADR                ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDDEVID2_OFFSET                ) )
#define A53_CORE_2_EDDEVID1_ADR                ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDDEVID1_OFFSET                ) )
#define A53_CORE_2_EDDEVID_ADR                 ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDDEVID_OFFSET                 ) )
#define A53_CORE_2_EDDEVTYPE_ADR               ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDDEVTYPE_OFFSET               ) )
#define A53_CORE_2_EDPIDR4_ADR                 ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDPIDR4_OFFSET                 ) )
#define A53_CORE_2_EDPIDR5_ADR                 ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDPIDR5_OFFSET                 ) )
#define A53_CORE_2_EDPIDR6_ADR                 ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDPIDR6_OFFSET                 ) )
#define A53_CORE_2_EDPIDR7_ADR                 ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDPIDR7_OFFSET                 ) )
#define A53_CORE_2_EDPIDR0_ADR                 ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDPIDR0_OFFSET                 ) )
#define A53_CORE_2_EDPIDR1_ADR                 ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDPIDR1_OFFSET                 ) )
#define A53_CORE_2_EDPIDR2_ADR                 ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDPIDR2_OFFSET                 ) )
#define A53_CORE_2_EDPIDR3_ADR                 ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDPIDR3_OFFSET                 ) )
#define A53_CORE_2_EDCIDR0_ADR                 ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDCIDR0_OFFSET                 ) )
#define A53_CORE_2_EDCIDR1_ADR                 ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDCIDR1_OFFSET                 ) )
#define A53_CORE_2_EDCIDR2_ADR                 ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDCIDR2_OFFSET                 ) )
#define A53_CORE_2_EDCIDR3_ADR                 ( (A53_CORE_2_DEBUG_BASE_ADR + A53_EDCIDR3_OFFSET                 ) )
#define A53_CORE_2_CTI_BASE_ADR          ( (A53_DEBUG_BASE_ADR + 0x00220000) )
#define  A53_CORE_2_CTICONTROL_ADR            (         (A53_CORE_2_CTI_BASE_ADR + A53_CTICONTROL_OFFSET      ) )
#define  A53_CORE_2_CTIINTACK_ADR             (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIINTACK_OFFSET       ) )
#define  A53_CORE_2_CTIAPPSET_ADR             (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIAPPSET_OFFSET       ) )
#define  A53_CORE_2_CTIAPPCLEAR_ADR           (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIAPPCLEAR_OFFSET     ) )
#define  A53_CORE_2_CTIAPPPULSE_ADR           (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIAPPPULSE_OFFSET     ) )
#define  A53_CORE_2_CTIINEN0_ADR              (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIINEN0_OFFSET        ) )
#define  A53_CORE_2_CTIINEN1_ADR              (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIINEN1_OFFSET        ) )
#define  A53_CORE_2_CTIINEN2_ADR              (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIINEN2_OFFSET        ) )
#define  A53_CORE_2_CTIINEN3_ADR              (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIINEN3_OFFSET        ) )
#define  A53_CORE_2_CTIINEN4_ADR              (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIINEN4_OFFSET        ) )
#define  A53_CORE_2_CTIINEN5_ADR              (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIINEN5_OFFSET        ) )
#define  A53_CORE_2_CTIINEN6_ADR              (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIINEN6_OFFSET        ) )
#define  A53_CORE_2_CTIINEN7_ADR              (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIINEN7_OFFSET        ) )
#define  A53_CORE_2_CTIOUTEN0_ADR             (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIOUTEN0_OFFSET       ) )
#define  A53_CORE_2_CTIOUTEN1_ADR             (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIOUTEN1_OFFSET       ) )
#define  A53_CORE_2_CTIOUTEN2_ADR             (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIOUTEN2_OFFSET       ) )
#define  A53_CORE_2_CTIOUTEN3_ADR             (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIOUTEN3_OFFSET       ) )
#define  A53_CORE_2_CTIOUTEN4_ADR             (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIOUTEN4_OFFSET       ) )
#define  A53_CORE_2_CTIOUTEN5_ADR             (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIOUTEN5_OFFSET       ) )
#define  A53_CORE_2_CTIOUTEN6_ADR             (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIOUTEN6_OFFSET       ) )
#define  A53_CORE_2_CTIOUTEN7_ADR             (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIOUTEN7_OFFSET       ) )
#define  A53_CORE_2_CTITRIGINSTATUS_ADR       (         (A53_CORE_2_CTI_BASE_ADR + A53_CTITRIGINSTATUS_OFFSET ) )
#define  A53_CORE_2_CTITRIGOUTSTATUS_ADR      (         (A53_CORE_2_CTI_BASE_ADR + A53_CTITRIGOUTSTATUS_OFFSET) )
#define  A53_CORE_2_CTICHINSTATUS_ADR         (         (A53_CORE_2_CTI_BASE_ADR + A53_CTICHINSTATUS_OFFSET   ) )
#define  A53_CORE_2_CTICHOUTSTATUS_ADR        (         (A53_CORE_2_CTI_BASE_ADR + A53_CTICHOUTSTATUS_OFFSET  ) )
#define  A53_CORE_2_CTIGATE_ADR               (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIGATE_OFFSET         ) )
#define  A53_CORE_2_ASICCTL_ADR               (         (A53_CORE_2_CTI_BASE_ADR + A53_ASICCTL_OFFSET         ) )
#define  A53_CORE_2_CTIITCTRL_ADR             (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIITCTRL_OFFSET       ) )
#define  A53_CORE_2_CTICLAIMSET_ADR           (         (A53_CORE_2_CTI_BASE_ADR + A53_CTICLAIMSET_OFFSET     ) )
#define  A53_CORE_2_CTICLAIMCLR_ADR           (         (A53_CORE_2_CTI_BASE_ADR + A53_CTICLAIMCLR_OFFSET     ) )
#define  A53_CORE_2_CTIDEVAFF0_ADR            (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIDEVAFF0_OFFSET      ) )
#define  A53_CORE_2_CTIDEVAFF1_ADR            (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIDEVAFF1_OFFSET      ) )
#define  A53_CORE_2_CTILAR_ADR                (         (A53_CORE_2_CTI_BASE_ADR + A53_CTILAR_OFFSET          ) )
#define  A53_CORE_2_CTILSR_ADR                (         (A53_CORE_2_CTI_BASE_ADR + A53_CTILSR_OFFSET          ) )
#define  A53_CORE_2_CTIAUTHSTATUS_ADR         (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIAUTHSTATUS_OFFSET   ) )
#define  A53_CORE_2_CTIDEVARCH_ADR            (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIDEVARCH_OFFSET      ) )
#define  A53_CORE_2_CTIDEVID2_ADR             (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIDEVID2_OFFSET       ) )
#define  A53_CORE_2_CTIDEVID1_ADR             (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIDEVID1_OFFSET       ) )
#define  A53_CORE_2_CTIDEVID_ADR              (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIDEVID_OFFSET        ) )
#define  A53_CORE_2_CTIDEVTYPE_ADR            (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIDEVTYPE_OFFSET      ) )
#define  A53_CORE_2_CTIPIDR4_ADR              (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIPIDR4_OFFSET        ) )
#define  A53_CORE_2_CTIPIDR5_ADR              (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIPIDR5_OFFSET        ) )
#define  A53_CORE_2_CTIPIDR6_ADR              (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIPIDR6_OFFSET        ) )
#define  A53_CORE_2_CTIPIDR7_ADR              (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIPIDR7_OFFSET        ) )
#define  A53_CORE_2_CTIPIDR0_ADR              (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIPIDR0_OFFSET        ) )
#define  A53_CORE_2_CTIPIDR1_ADR              (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIPIDR1_OFFSET        ) )
#define  A53_CORE_2_CTIPIDR2_ADR              (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIPIDR2_OFFSET        ) )
#define  A53_CORE_2_CTIPIDR3_ADR              (         (A53_CORE_2_CTI_BASE_ADR + A53_CTIPIDR3_OFFSET        ) )
#define  A53_CORE_2_CTICIDR0_ADR              (         (A53_CORE_2_CTI_BASE_ADR + A53_CTICIDR0_OFFSET        ) )
#define  A53_CORE_2_CTICIDR1_ADR              (         (A53_CORE_2_CTI_BASE_ADR + A53_CTICIDR1_OFFSET        ) )
#define A53_CORE_2_PMU_BASE_ADR          ( (A53_DEBUG_BASE_ADR + 0x00230000) )
#define A53_CORE_2_PMEVCNTR0_EL0_ADR         (         (A53_CORE_2_PMU_BASE_ADR + A53_PMEVCNTR0_EL0_OFFSET    ) )
#define A53_CORE_2_PMEVCNTR1_EL0_ADR         (         (A53_CORE_2_PMU_BASE_ADR + A53_PMEVCNTR1_EL0_OFFSET    ) )
#define A53_CORE_2_PMEVCNTR2_EL0_ADR         (         (A53_CORE_2_PMU_BASE_ADR + A53_PMEVCNTR2_EL0_OFFSET    ) )
#define A53_CORE_2_PMEVCNTR3_EL0_ADR         (         (A53_CORE_2_PMU_BASE_ADR + A53_PMEVCNTR3_EL0_OFFSET    ) )
#define A53_CORE_2_PMEVCNTR4_EL0_ADR         (         (A53_CORE_2_PMU_BASE_ADR + A53_PMEVCNTR4_EL0_OFFSET    ) )
#define A53_CORE_2_PMEVCNTR5_EL0_ADR         (         (A53_CORE_2_PMU_BASE_ADR + A53_PMEVCNTR5_EL0_OFFSET    ) )
#define A53_CORE_2_PMCCNTR_EL0_LWR32_ADR     (         (A53_CORE_2_PMU_BASE_ADR + A53_PMCCNTR_EL0_LWR32_OFFSET) )
#define A53_CORE_2_PMCCNTR_EL0_UPR32_ADR     (         (A53_CORE_2_PMU_BASE_ADR + A53_PMCCNTR_EL0_UPR32_OFFSET) )
#define A53_CORE_2_PMEVTYPER0_EL0_ADR        (         (A53_CORE_2_PMU_BASE_ADR + A53_PMEVTYPER0_EL0_OFFSET   ) )
#define A53_CORE_2_PMEVTYPER1_EL0_ADR        (         (A53_CORE_2_PMU_BASE_ADR + A53_PMEVTYPER1_EL0_OFFSET   ) )
#define A53_CORE_2_PMEVTYPER2_EL0_ADR        (         (A53_CORE_2_PMU_BASE_ADR + A53_PMEVTYPER2_EL0_OFFSET   ) )
#define A53_CORE_2_PMEVTYPER3_EL0_ADR        (         (A53_CORE_2_PMU_BASE_ADR + A53_PMEVTYPER3_EL0_OFFSET   ) )
#define A53_CORE_2_PMEVTYPER4_EL0_ADR        (         (A53_CORE_2_PMU_BASE_ADR + A53_PMEVTYPER4_EL0_OFFSET   ) )
#define A53_CORE_2_PMEVTYPER5_EL0_ADR        (         (A53_CORE_2_PMU_BASE_ADR + A53_PMEVTYPER5_EL0_OFFSET   ) )
#define A53_CORE_2_PMCCFILTR_EL0_ADR         (         (A53_CORE_2_PMU_BASE_ADR + A53_PMCCFILTR_EL0_OFFSET    ) )
#define A53_CORE_2_PMCNTENSET_EL0_ADR        (         (A53_CORE_2_PMU_BASE_ADR + A53_PMCNTENSET_EL0_OFFSET   ) )
#define A53_CORE_2_PMCNTENCLR_EL0_ADR        (         (A53_CORE_2_PMU_BASE_ADR + A53_PMCNTENCLR_EL0_OFFSET   ) )
#define A53_CORE_2_PMINTENSET_EL1_ADR        (         (A53_CORE_2_PMU_BASE_ADR + A53_PMINTENSET_EL1_OFFSET   ) )
#define A53_CORE_2_PMINTENCLR_EL1_ADR        (         (A53_CORE_2_PMU_BASE_ADR + A53_PMINTENCLR_EL1_OFFSET   ) )
#define A53_CORE_2_PMOVSCLR_EL0_ADR          (         (A53_CORE_2_PMU_BASE_ADR + A53_PMOVSCLR_EL0_OFFSET     ) )
#define A53_CORE_2_PMSWINC_EL0_ADR           (         (A53_CORE_2_PMU_BASE_ADR + A53_PMSWINC_EL0_OFFSET      ) )
#define A53_CORE_2_PMOVSSET_EL0_ADR          (         (A53_CORE_2_PMU_BASE_ADR + A53_PMOVSSET_EL0_OFFSET     ) )
#define A53_CORE_2_PMCFGR_ADR                (         (A53_CORE_2_PMU_BASE_ADR + A53_PMCFGR_OFFSET           ) )
#define A53_CORE_2_PMCR_EL0A_ADR             (         (A53_CORE_2_PMU_BASE_ADR + A53_PMCR_EL0A_OFFSET        ) )
#define A53_CORE_2_PMCEID0_EL0_ADR           (         (A53_CORE_2_PMU_BASE_ADR + A53_PMCEID0_EL0_OFFSET      ) )
#define A53_CORE_2_PMCEID1_EL0_ADR           (         (A53_CORE_2_PMU_BASE_ADR + A53_PMCEID1_EL0_OFFSET      ) )
#define A53_CORE_2_PMDEVAFF0_ADR             (         (A53_CORE_2_PMU_BASE_ADR + A53_PMDEVAFF0_OFFSET        ) )
#define A53_CORE_2_PMDEVAFF1_ADR             (         (A53_CORE_2_PMU_BASE_ADR + A53_PMDEVAFF1_OFFSET        ) )
#define A53_CORE_2_PMLAR_ADR                 (         (A53_CORE_2_PMU_BASE_ADR + A53_PMLAR_OFFSET            ) )
#define A53_CORE_2_PMLSR_ADR                 (         (A53_CORE_2_PMU_BASE_ADR + A53_PMLSR_OFFSET            ) )
#define A53_CORE_2_PMAUTHSTATUS_ADR          (         (A53_CORE_2_PMU_BASE_ADR + A53_PMAUTHSTATUS_OFFSET     ) )
#define A53_CORE_2_PMDEVARCH_ADR             (         (A53_CORE_2_PMU_BASE_ADR + A53_PMDEVARCH_OFFSET        ) )
#define A53_CORE_2_PMDEVTYPE_ADR             (         (A53_CORE_2_PMU_BASE_ADR + A53_PMDEVTYPE_OFFSET        ) )
#define A53_CORE_2_PMPIDR4_ADR               (         (A53_CORE_2_PMU_BASE_ADR + A53_PMPIDR4_OFFSET          ) )
#define A53_CORE_2_PMPIDR5_ADR               (         (A53_CORE_2_PMU_BASE_ADR + A53_PMPIDR5_OFFSET          ) )
#define A53_CORE_2_PMPIDR6_ADR               (         (A53_CORE_2_PMU_BASE_ADR + A53_PMPIDR6_OFFSET          ) )
#define A53_CORE_2_PMPIDR7_ADR               (         (A53_CORE_2_PMU_BASE_ADR + A53_PMPIDR7_OFFSET          ) )
#define A53_CORE_2_PMPIDR0_ADR               (         (A53_CORE_2_PMU_BASE_ADR + A53_PMPIDR0_OFFSET          ) )
#define A53_CORE_2_PMPIDR1_ADR               (         (A53_CORE_2_PMU_BASE_ADR + A53_PMPIDR1_OFFSET          ) )
#define A53_CORE_2_PMPIDR2_ADR               (         (A53_CORE_2_PMU_BASE_ADR + A53_PMPIDR2_OFFSET          ) )
#define A53_CORE_2_PMPIDR3_ADR               (         (A53_CORE_2_PMU_BASE_ADR + A53_PMPIDR3_OFFSET          ) )
#define A53_CORE_2_PMCIDR0_ADR               (         (A53_CORE_2_PMU_BASE_ADR + A53_PMCIDR0_OFFSET          ) )
#define A53_CORE_2_PMCIDR1_ADR               (         (A53_CORE_2_PMU_BASE_ADR + A53_PMCIDR1_OFFSET          ) )
#define A53_CORE_2_PMCIDR2_ADR               (         (A53_CORE_2_PMU_BASE_ADR + A53_PMCIDR2_OFFSET          ) )
#define A53_CORE_2_PMCIDR3_ADR               (         (A53_CORE_2_PMU_BASE_ADR + A53_PMCIDR3_OFFSET          ) )
#define A53_CORE_2_ETM_BASE_ADR          ( (A53_DEBUG_BASE_ADR + 0x00240000) )
#define A53_CORE_2_TRCPRGCTLR_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCPRGCTLR_OFFSET   ) )
#define A53_CORE_2_TRCPROCSELR_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCPROCSELR_OFFSET  ) )
#define A53_CORE_2_TRCSTATR_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSTATR_OFFSET     ) )
#define A53_CORE_2_TRCCONFIGR_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCONFIGR_OFFSET   ) )
#define A53_CORE_2_TRCAUXCTLR_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCAUXCTLR_OFFSET   ) )
#define A53_CORE_2_TRCEVENTCTL0R_ADR         (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCEVENTCTL0R_OFFSET) )
#define A53_CORE_2_TRCEVENTCTL1R_ADR         (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCEVENTCTL1R_OFFSET) )
#define A53_CORE_2_TRCSTALLCTLR_ADR          (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSTALLCTLR_OFFSET ) )
#define A53_CORE_2_TRCTSCTLR_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCTSCTLR_OFFSET    ) )
#define A53_CORE_2_TRCSYNCPR_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSYNCPR_OFFSET    ) )
#define A53_CORE_2_TRCCCCTLR_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCCCTLR_OFFSET    ) )
#define A53_CORE_2_TRCBBCTLR_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCBBCTLR_OFFSET    ) )
#define A53_CORE_2_TRCTRACEIDR_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCTRACEIDR_OFFSET  ) )
#define A53_CORE_2_TRCQCTLR_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCQCTLR_OFFSET     ) )
#define A53_CORE_2_TRCVICTLR_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCVICTLR_OFFSET    ) )
#define A53_CORE_2_TRCVIIECTLR_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCVIIECTLR_OFFSET  ) )
#define A53_CORE_2_TRCVISSCTLR_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCVISSCTLR_OFFSET  ) )
#define A53_CORE_2_TRCVIPCSSCTLR_ADR         (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCVIPCSSCTLR_OFFSET) )
#define A53_CORE_2_TRCVDCTLR_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCVDCTLR_OFFSET    ) )
#define A53_CORE_2_TRCVDSACCTLR_ADR          (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCVDSACCTLR_OFFSET ) )
#define A53_CORE_2_TRCVDARCCTLR_ADR          (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCVDARCCTLR_OFFSET ) )
#define A53_CORE_2_TRCSEQEVR0_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSEQEVR0_OFFSET   ) )
#define A53_CORE_2_TRCSEQEVR1_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSEQEVR1_OFFSET   ) )
#define A53_CORE_2_TRCSEQEVR2_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSEQEVR2_OFFSET   ) )
#define A53_CORE_2_TRCSEQRSTEVR_ADR          (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSEQRSTEVR_OFFSET ) )
#define A53_CORE_2_TRCSEQSTR_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSEQSTR_OFFSET    ) )
#define A53_CORE_2_TRCEXTINSELR_ADR          (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCEXTINSELR_OFFSET ) )
#define A53_CORE_2_TRCCNTRLDVR0_ADR          (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCNTRLDVR0_OFFSET ) )
#define A53_CORE_2_TRCCNTRLDVR1_ADR          (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCNTRLDVR1_OFFSET ) )
#define A53_CORE_2_TRCCNTRLDVR2_ADR          (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCNTRLDVR2_OFFSET ) )
#define A53_CORE_2_TRCCNTRLDVR3_ADR          (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCNTRLDVR3_OFFSET ) )
#define A53_CORE_2_TRCCNTCTLR0_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCNTCTLR0_OFFSET  ) )
#define A53_CORE_2_TRCCNTCTLR1_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCNTCTLR1_OFFSET  ) )
#define A53_CORE_2_TRCCNTCTLR2_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCNTCTLR2_OFFSET  ) )
#define A53_CORE_2_TRCCNTCTLR3_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCNTCTLR3_OFFSET  ) )
#define A53_CORE_2_TRCCNTVR0_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCNTVR0_OFFSET    ) )
#define A53_CORE_2_TRCCNTVR1_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCNTVR1_OFFSET    ) )
#define A53_CORE_2_TRCCNTVR2_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCNTVR2_OFFSET    ) )
#define A53_CORE_2_TRCCNTVR3_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCNTVR3_OFFSET    ) )
#define A53_CORE_2_TRCIDR8_ADR               (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIDR8_OFFSET      ) )
#define A53_CORE_2_TRCIDR9_ADR               (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIDR9_OFFSET      ) )
#define A53_CORE_2_TRCIDR10_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIDR10_OFFSET     ) )
#define A53_CORE_2_TRCIDR11_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIDR11_OFFSET     ) )
#define A53_CORE_2_TRCIDR12_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIDR12_OFFSET     ) )
#define A53_CORE_2_TRCIDR13_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIDR13_OFFSET     ) )
#define A53_CORE_2_TRCIMSPEC0_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIMSPEC0_OFFSET   ) )
#define A53_CORE_2_TRCIMSPEC1_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIMSPEC1_OFFSET   ) )
#define A53_CORE_2_TRCIMSPEC2_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIMSPEC2_OFFSET   ) )
#define A53_CORE_2_TRCIMSPEC3_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIMSPEC3_OFFSET   ) )
#define A53_CORE_2_TRCIMSPEC4_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIMSPEC4_OFFSET   ) )
#define A53_CORE_2_TRCIMSPEC5_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIMSPEC5_OFFSET   ) )
#define A53_CORE_2_TRCIMSPEC6_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIMSPEC6_OFFSET   ) )
#define A53_CORE_2_TRCIMSPEC7_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIMSPEC7_OFFSET   ) )
#define A53_CORE_2_TRCIDR0_ADR               (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIDR0_OFFSET      ) )
#define A53_CORE_2_TRCIDR1_ADR               (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIDR1_OFFSET      ) )
#define A53_CORE_2_TRCIDR2_ADR               (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIDR2_OFFSET      ) )
#define A53_CORE_2_TRCIDR3_ADR               (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIDR3_OFFSET      ) )
#define A53_CORE_2_TRCIDR4_ADR               (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIDR4_OFFSET      ) )
#define A53_CORE_2_TRCIDR5_ADR               (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIDR5_OFFSET      ) )
#define A53_CORE_2_TRCIDR6_ADR               (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIDR6_OFFSET      ) )
#define A53_CORE_2_TRCIDR7_ADR               (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCIDR7_OFFSET      ) )
#define A53_CORE_2_TRCRSCTLR2_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR2_OFFSET   ) )
#define A53_CORE_2_TRCRSCTLR3_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR3_OFFSET   ) )
#define A53_CORE_2_TRCRSCTLR4_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR4_OFFSET   ) )
#define A53_CORE_2_TRCRSCTLR5_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR5_OFFSET   ) )
#define A53_CORE_2_TRCRSCTLR6_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR6_OFFSET   ) )
#define A53_CORE_2_TRCRSCTLR7_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR7_OFFSET   ) )
#define A53_CORE_2_TRCRSCTLR8_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR8_OFFSET   ) )
#define A53_CORE_2_TRCRSCTLR9_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR9_OFFSET   ) )
#define A53_CORE_2_TRCRSCTLR10_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR10_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR11_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR11_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR12_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR12_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR13_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR13_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR14_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR14_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR15_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR15_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR16_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR16_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR17_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR17_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR18_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR18_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR19_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR19_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR20_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR20_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR21_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR21_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR22_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR22_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR23_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR23_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR24_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR24_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR25_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR25_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR26_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR26_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR27_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR27_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR28_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR28_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR29_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR29_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR30_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR30_OFFSET  ) )
#define A53_CORE_2_TRCRSCTLR31_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCRSCTLR31_OFFSET  ) )
#define A53_CORE_2_TRCSSCCR0_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSCCR0_OFFSET    ) )
#define A53_CORE_2_TRCSSCCR1_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSCCR1_OFFSET    ) )
#define A53_CORE_2_TRCSSCCR2_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSCCR2_OFFSET    ) )
#define A53_CORE_2_TRCSSCCR3_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSCCR3_OFFSET    ) )
#define A53_CORE_2_TRCSSCCR4_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSCCR4_OFFSET    ) )
#define A53_CORE_2_TRCSSCCR5_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSCCR5_OFFSET    ) )
#define A53_CORE_2_TRCSSCCR6_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSCCR6_OFFSET    ) )
#define A53_CORE_2_TRCSSCCR7_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSCCR7_OFFSET    ) )
#define A53_CORE_2_TRCSSCSR0_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSCSR0_OFFSET    ) )
#define A53_CORE_2_TRCSSCSR1_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSCSR1_OFFSET    ) )
#define A53_CORE_2_TRCSSCSR2_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSCSR2_OFFSET    ) )
#define A53_CORE_2_TRCSSCSR3_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSCSR3_OFFSET    ) )
#define A53_CORE_2_TRCSSCSR4_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSCSR4_OFFSET    ) )
#define A53_CORE_2_TRCSSCSR5_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSCSR5_OFFSET    ) )
#define A53_CORE_2_TRCSSCSR6_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSCSR6_OFFSET    ) )
#define A53_CORE_2_TRCSSCSR7_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSCSR7_OFFSET    ) )
#define A53_CORE_2_TRCSSPCICR0_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSPCICR0_OFFSET  ) )
#define A53_CORE_2_TRCSSPCICR1_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSPCICR1_OFFSET  ) )
#define A53_CORE_2_TRCSSPCICR2_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSPCICR2_OFFSET  ) )
#define A53_CORE_2_TRCSSPCICR3_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSPCICR3_OFFSET  ) )
#define A53_CORE_2_TRCSSPCICR4_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSPCICR4_OFFSET  ) )
#define A53_CORE_2_TRCSSPCICR5_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSPCICR5_OFFSET  ) )
#define A53_CORE_2_TRCSSPCICR6_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSPCICR6_OFFSET  ) )
#define A53_CORE_2_TRCSSPCICR7_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCSSPCICR7_OFFSET  ) )
#define A53_CORE_2_TRCOSLAR_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCOSLAR_OFFSET     ) )
#define A53_CORE_2_TRCOSLSR_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCOSLSR_OFFSET     ) )
#define A53_CORE_2_TRCPDCR_ADR               (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCPDCR_OFFSET      ) )
#define A53_CORE_2_TRCPDSR_ADR               (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCPDSR_OFFSET      ) )
#define A53_CORE_2_TRCACVR0_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACVR0_OFFSET     ) )
#define A53_CORE_2_TRCACVR1_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACVR1_OFFSET     ) )
#define A53_CORE_2_TRCACVR2_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACVR2_OFFSET     ) )
#define A53_CORE_2_TRCACVR3_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACVR3_OFFSET     ) )
#define A53_CORE_2_TRCACVR4_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACVR4_OFFSET     ) )
#define A53_CORE_2_TRCACVR5_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACVR5_OFFSET     ) )
#define A53_CORE_2_TRCACVR6_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACVR6_OFFSET     ) )
#define A53_CORE_2_TRCACVR7_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACVR7_OFFSET     ) )
#define A53_CORE_2_TRCACVR8_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACVR8_OFFSET     ) )
#define A53_CORE_2_TRCACVR9_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACVR9_OFFSET     ) )
#define A53_CORE_2_TRCACVR10_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACVR10_OFFSET    ) )
#define A53_CORE_2_TRCACVR11_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACVR11_OFFSET    ) )
#define A53_CORE_2_TRCACVR12_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACVR12_OFFSET    ) )
#define A53_CORE_2_TRCACVR13_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACVR13_OFFSET    ) )
#define A53_CORE_2_TRCACVR14_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACVR14_OFFSET    ) )
#define A53_CORE_2_TRCACVR15_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACVR15_OFFSET    ) )
#define A53_CORE_2_TRCACATR0_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACATR0_OFFSET    ) )
#define A53_CORE_2_TRCACATR1_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACATR1_OFFSET    ) )
#define A53_CORE_2_TRCACATR2_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACATR2_OFFSET    ) )
#define A53_CORE_2_TRCACATR3_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACATR3_OFFSET    ) )
#define A53_CORE_2_TRCACATR4_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACATR4_OFFSET    ) )
#define A53_CORE_2_TRCACATR5_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACATR5_OFFSET    ) )
#define A53_CORE_2_TRCACATR6_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACATR6_OFFSET    ) )
#define A53_CORE_2_TRCACATR7_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACATR7_OFFSET    ) )
#define A53_CORE_2_TRCACATR8_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACATR8_OFFSET    ) )
#define A53_CORE_2_TRCACATR9_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACATR9_OFFSET    ) )
#define A53_CORE_2_TRCACATR10_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACATR10_OFFSET   ) )
#define A53_CORE_2_TRCACATR11_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACATR11_OFFSET   ) )
#define A53_CORE_2_TRCACATR12_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACATR12_OFFSET   ) )
#define A53_CORE_2_TRCACATR13_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACATR13_OFFSET   ) )
#define A53_CORE_2_TRCACATR14_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACATR14_OFFSET   ) )
#define A53_CORE_2_TRCACATR15_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCACATR15_OFFSET   ) )
#define A53_CORE_2_TRCDVCVR0_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCVR0_OFFSET    ) )
#define A53_CORE_2_TRCDVCVR1_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCVR1_OFFSET    ) )
#define A53_CORE_2_TRCDVCVR2_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCVR2_OFFSET    ) )
#define A53_CORE_2_TRCDVCVR3_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCVR3_OFFSET    ) )
#define A53_CORE_2_TRCDVCVR4_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCVR4_OFFSET    ) )
#define A53_CORE_2_TRCDVCVR5_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCVR5_OFFSET    ) )
#define A53_CORE_2_TRCDVCVR6_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCVR6_OFFSET    ) )
#define A53_CORE_2_TRCDVCVR7_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCVR7_OFFSET    ) )
#define A53_CORE_2_TRCDVCVR8_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCVR8_OFFSET    ) )
#define A53_CORE_2_TRCDVCVR9_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCVR9_OFFSET    ) )
#define A53_CORE_2_TRCDVCVR10_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCVR10_OFFSET   ) )
#define A53_CORE_2_TRCDVCVR11_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCVR11_OFFSET   ) )
#define A53_CORE_2_TRCDVCVR12_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCVR12_OFFSET   ) )
#define A53_CORE_2_TRCDVCVR13_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCVR13_OFFSET   ) )
#define A53_CORE_2_TRCDVCVR14_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCVR14_OFFSET   ) )
#define A53_CORE_2_TRCDVCVR15_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCVR15_OFFSET   ) )
#define A53_CORE_2_TRCDVCMR0_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCMR0_OFFSET    ) )
#define A53_CORE_2_TRCDVCMR1_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCMR1_OFFSET    ) )
#define A53_CORE_2_TRCDVCMR2_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCMR2_OFFSET    ) )
#define A53_CORE_2_TRCDVCMR3_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCMR3_OFFSET    ) )
#define A53_CORE_2_TRCDVCMR4_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCMR4_OFFSET    ) )
#define A53_CORE_2_TRCDVCMR5_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCMR5_OFFSET    ) )
#define A53_CORE_2_TRCDVCMR6_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCMR6_OFFSET    ) )
#define A53_CORE_2_TRCDVCMR7_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCMR7_OFFSET    ) )
#define A53_CORE_2_TRCDVCMR8_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCMR8_OFFSET    ) )
#define A53_CORE_2_TRCDVCMR9_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCMR9_OFFSET    ) )
#define A53_CORE_2_TRCDVCMR10_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCMR10_OFFSET   ) )
#define A53_CORE_2_TRCDVCMR11_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCMR11_OFFSET   ) )
#define A53_CORE_2_TRCDVCMR12_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCMR12_OFFSET   ) )
#define A53_CORE_2_TRCDVCMR13_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCMR13_OFFSET   ) )
#define A53_CORE_2_TRCDVCMR14_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCMR14_OFFSET   ) )
#define A53_CORE_2_TRCDVCMR15_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDVCMR15_OFFSET   ) )
#define A53_CORE_2_TRCCIDCVR0_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCIDCVR0_OFFSET   ) )
#define A53_CORE_2_TRCCIDCVR1_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCIDCVR1_OFFSET   ) )
#define A53_CORE_2_TRCCIDCVR2_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCIDCVR2_OFFSET   ) )
#define A53_CORE_2_TRCCIDCVR3_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCIDCVR3_OFFSET   ) )
#define A53_CORE_2_TRCCIDCVR4_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCIDCVR4_OFFSET   ) )
#define A53_CORE_2_TRCCIDCVR5_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCIDCVR5_OFFSET   ) )
#define A53_CORE_2_TRCCIDCVR6_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCIDCVR6_OFFSET   ) )
#define A53_CORE_2_TRCCIDCVR7_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCIDCVR7_OFFSET   ) )
#define A53_CORE_2_TRCVMIDCVR0_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCVMIDCVR0_OFFSET  ) )
#define A53_CORE_2_TRCVMIDCVR1_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCVMIDCVR1_OFFSET  ) )
#define A53_CORE_2_TRCVMIDCVR2_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCVMIDCVR2_OFFSET  ) )
#define A53_CORE_2_TRCVMIDCVR3_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCVMIDCVR3_OFFSET  ) )
#define A53_CORE_2_TRCVMIDCVR4_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCVMIDCVR4_OFFSET  ) )
#define A53_CORE_2_TRCVMIDCVR5_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCVMIDCVR5_OFFSET  ) )
#define A53_CORE_2_TRCVMIDCVR6_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCVMIDCVR6_OFFSET  ) )
#define A53_CORE_2_TRCVMIDCVR7_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCVMIDCVR7_OFFSET  ) )
#define A53_CORE_2_TRCCIDCCTLR0_ADR          (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCIDCCTLR0_OFFSET ) )
#define A53_CORE_2_TRCCIDCCTLR1_ADR          (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCIDCCTLR1_OFFSET ) )
#define A53_CORE_2_TRCVMIDCCTLR0_ADR         (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCVMIDCCTLR0_OFFSET) )
#define A53_CORE_2_TRCVMIDCCTLR1_ADR         (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCVMIDCCTLR1_OFFSET) )
#define A53_CORE_2_TRCITCTRL_ADR             (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCITCTRL_OFFSET    ) )
#define A53_CORE_2_TRCCLAIMSET_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCLAIMSET_OFFSET  ) )
#define A53_CORE_2_TRCCLAIMCLR_ADR           (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCLAIMCLR_OFFSET  ) )
#define A53_CORE_2_TRCDEVAFF0_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDEVAFF0_OFFSET   ) )
#define A53_CORE_2_TRCDEVAFF1_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDEVAFF1_OFFSET   ) )
#define A53_CORE_2_TRCLAR_ADR                (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCLAR_OFFSET       ) )
#define A53_CORE_2_TRCLSR_ADR                (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCLSR_OFFSET       ) )
#define A53_CORE_2_TRCAUTHSTATUS_ADR         (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCAUTHSTATUS_OFFSET) )
#define A53_CORE_2_TRCDEVARCH_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDEVARCH_OFFSET   ) )
#define A53_CORE_2_TRCDEVID_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDEVID_OFFSET     ) )
#define A53_CORE_2_TRCDEVTYPE_ADR            (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCDEVTYPE_OFFSET   ) )
#define A53_CORE_2_TRCPIDR4_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCPIDR4_OFFSET     ) )
#define A53_CORE_2_TRCPIDR5_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCPIDR5_OFFSET     ) )
#define A53_CORE_2_TRCPIDR6_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCPIDR6_OFFSET     ) )
#define A53_CORE_2_TRCPIDR7_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCPIDR7_OFFSET     ) )
#define A53_CORE_2_TRCPIDR0_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCPIDR0_OFFSET     ) )
#define A53_CORE_2_TRCPIDR1_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCPIDR1_OFFSET     ) )
#define A53_CORE_2_TRCPIDR2_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCPIDR2_OFFSET     ) )
#define A53_CORE_2_TRCPIDR3_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCPIDR3_OFFSET     ) )
#define A53_CORE_2_TRCCIDR0_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCIDR0_OFFSET     ) )
#define A53_CORE_2_TRCCIDR1_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCIDR1_OFFSET     ) )
#define A53_CORE_2_TRCCIDR2_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCIDR2_OFFSET     ) )
#define A53_CORE_2_TRCCIDR3_ADR              (      (A53_CORE_2_ETM_BASE_ADR + A53_TRCCIDR3_OFFSET     ) )
#define A53_CORE_3_DEBUG_BASE_ADR        ( (A53_DEBUG_BASE_ADR + 0x00310000) )
#define A53_CORE_3_EDESR_ADR                   ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDESR_OFFSET                   ) )
#define A53_CORE_3_EDECR_ADR                   ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDECR_OFFSET                   ) )
#define A53_CORE_3_EDWAR_LWR32_ADR             ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDWAR_LWR32_OFFSET             ) )
#define A53_CORE_3_EDWAR_UPR32_ADR             ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDWAR_UPR32_OFFSET             ) )
#define A53_CORE_3_DBGDTRRX_EL0_ADR            ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGDTRRX_EL0_OFFSET            ) )
#define A53_CORE_3_EDITR_ADR                   ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDITR_OFFSET                   ) )
#define A53_CORE_3_EDSCR_ADR                   ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDSCR_OFFSET                   ) )
#define A53_CORE_3_DBGDTRTX_EL0_ADR            ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGDTRTX_EL0_OFFSET            ) )
#define A53_CORE_3_EDRCR_ADR                   ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDRCR_OFFSET                   ) )
#define A53_CORE_3_EDACR_ADR                   ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDACR_OFFSET                   ) )
#define A53_CORE_3_EDECCR_ADR                  ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDECCR_OFFSET                  ) )
#define A53_CORE_3_EDPCSRLO_ADR                ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDPCSRLO_OFFSET                ) )
#define A53_CORE_3_EDCIDSR_ADR                 ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDCIDSR_OFFSET                 ) )
#define A53_CORE_3_EDVIDSR_ADR                 ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDVIDSR_OFFSET                 ) )
#define A53_CORE_3_EDPCSRHI_ADR                ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDPCSRHI_OFFSET                ) )
#define A53_CORE_3_OSLAR_EL1_ADR               ( (A53_CORE_3_DEBUG_BASE_ADR + A53_OSLAR_EL1_OFFSET               ) )
#define A53_CORE_3_EDPRCR_ADR                  ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDPRCR_OFFSET                  ) )
#define A53_CORE_3_EDPRSR_ADR                  ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDPRSR_OFFSET                  ) )
#define A53_CORE_3_DBGBVR0_EL1_LWR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGBVR0_EL1_LWR32_OFFSET       ) )
#define A53_CORE_3_DBGBVR0_EL1_UPR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGBVR0_EL1_UPR32_OFFSET       ) )
#define A53_CORE_3_DBGBCR0_EL1_ADR             ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGBCR0_EL1_OFFSET             ) )
#define A53_CORE_3_DBGBVR1_EL1_LWR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGBVR1_EL1_LWR32_OFFSET       ) )
#define A53_CORE_3_DBGBVR1_EL1_UPR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGBVR1_EL1_UPR32_OFFSET       ) )
#define A53_CORE_3_DBGBCR1_EL1_ADR             ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGBCR1_EL1_OFFSET             ) )
#define A53_CORE_3_DBGBVR2_EL1_LWR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGBVR2_EL1_LWR32_OFFSET       ) )
#define A53_CORE_3_DBGBVR2_EL1_UPR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGBVR2_EL1_UPR32_OFFSET       ) )
#define A53_CORE_3_DBGBCR2_EL1_ADR             ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGBCR2_EL1_OFFSET             ) )
#define A53_CORE_3_DBGBVR3_EL1_LWR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGBVR3_EL1_LWR32_OFFSET       ) )
#define A53_CORE_3_DBGBVR3_EL1_UPR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGBVR3_EL1_UPR32_OFFSET       ) )
#define A53_CORE_3_DBGBCR3_EL1_ADR             ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGBCR3_EL1_OFFSET             ) )
#define A53_CORE_3_DBGBVR4_EL1_LWR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGBVR4_EL1_LWR32_OFFSET       ) )
#define A53_CORE_3_DBGBVR4_EL1_UPR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGBVR4_EL1_UPR32_OFFSET       ) )
#define A53_CORE_3_DBGBCR4_EL1_ADR             ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGBCR4_EL1_OFFSET             ) )
#define A53_CORE_3_DBGBVR5_EL1_LWR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGBVR5_EL1_LWR32_OFFSET       ) )
#define A53_CORE_3_DBGBVR5_EL1_UPR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGBVR5_EL1_UPR32_OFFSET       ) )
#define A53_CORE_3_DBGBCR5_EL1_ADR             ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGBCR5_EL1_OFFSET             ) )
#define A53_CORE_3_DBGWVR0_EL1_LWR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGWVR0_EL1_LWR32_OFFSET       ) )
#define A53_CORE_3_DBGWVR0_EL1_UPR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGWVR0_EL1_UPR32_OFFSET       ) )
#define A53_CORE_3_DBGWCR0_EL1_ADR             ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGWCR0_EL1_OFFSET             ) )
#define A53_CORE_3_DBGWVR1_EL1_LWR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGWVR1_EL1_LWR32_OFFSET       ) )
#define A53_CORE_3_DBGWVR1_EL1_UPR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGWVR1_EL1_UPR32_OFFSET       ) )
#define A53_CORE_3_DBGWCR1_EL1_ADR             ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGWCR1_EL1_OFFSET             ) )
#define A53_CORE_3_DBGWVR2_EL1_LWR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGWVR2_EL1_LWR32_OFFSET       ) )
#define A53_CORE_3_DBGWVR2_EL1_UPR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGWVR2_EL1_UPR32_OFFSET       ) )
#define A53_CORE_3_DBGWCR2_EL1_ADR             ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGWCR2_EL1_OFFSET             ) )
#define A53_CORE_3_DBGWVR3_EL1_LWR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGWVR3_EL1_LWR32_OFFSET       ) )
#define A53_CORE_3_DBGWVR3_EL1_UPR32_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGWVR3_EL1_UPR32_OFFSET       ) )
#define A53_CORE_3_DBGWCR3_EL1_ADR             ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGWCR3_EL1_OFFSET             ) )
#define A53_CORE_3_MIDR_EL1_ADR                ( (A53_CORE_3_DEBUG_BASE_ADR + A53_MIDR_EL1_OFFSET                ) )
#define A53_CORE_3_EDPFR0_EL1_LWR32_ADR        ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDPFR0_EL1_LWR32_OFFSET        ) )
#define A53_CORE_3_EDPFR0_EL1_UPR32_ADR        ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDPFR0_EL1_UPR32_OFFSET        ) )
#define A53_CORE_3_EDDFR0_EL1_LWR32_ADR        ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDDFR0_EL1_LWR32_OFFSET        ) )
#define A53_CORE_3_EDDFR0_EL1_UPR32_ADR        ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDDFR0_EL1_UPR32_OFFSET        ) )
#define A53_CORE_3_ID_AA64ISAR0_EL1_LWR32_ADR  ( (A53_CORE_3_DEBUG_BASE_ADR + A53_ID_AA64ISAR0_EL1_LWR32_OFFSET  ) )
#define A53_CORE_3_ID_AA64ISAR0_EL1_UPR32_ADR  ( (A53_CORE_3_DEBUG_BASE_ADR + A53_ID_AA64ISAR0_EL1_UPR32_OFFSET  ) )
#define A53_CORE_3_ID_AA64MMFR0_EL1_LWR32_ADR  ( (A53_CORE_3_DEBUG_BASE_ADR + A53_ID_AA64MMFR0_EL1_LWR32_OFFSET  ) )
#define A53_CORE_3_ID_AA64MMFR0_EL1_UPR32_ADR  ( (A53_CORE_3_DEBUG_BASE_ADR + A53_ID_AA64MMFR0_EL1_UPR32_OFFSET  ) )
#define A53_CORE_3_EDITCTRL_ADR                ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDITCTRL_OFFSET                ) )
#define A53_CORE_3_DBGCLAIMSET_EL1_ADR         ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGCLAIMSET_EL1_OFFSET         ) )
#define A53_CORE_3_DBGCLAIMCLR_EL1_ADR         ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGCLAIMCLR_EL1_OFFSET         ) )
#define A53_CORE_3_EDDEVAFF0_ADR               ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDDEVAFF0_OFFSET               ) )
#define A53_CORE_3_EDDEVAFF1_ADR               ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDDEVAFF1_OFFSET               ) )
#define A53_CORE_3_EDLAR_ADR                   ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDLAR_OFFSET                   ) )
#define A53_CORE_3_EDLSR_ADR                   ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDLSR_OFFSET                   ) )
#define A53_CORE_3_DBGAUTHSTATUS_EL1_ADR       ( (A53_CORE_3_DEBUG_BASE_ADR + A53_DBGAUTHSTATUS_EL1_OFFSET       ) )
#define A53_CORE_3_EDDEVARCH_ADR               ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDDEVARCH_OFFSET               ) )
#define A53_CORE_3_EDDEVID2_ADR                ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDDEVID2_OFFSET                ) )
#define A53_CORE_3_EDDEVID1_ADR                ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDDEVID1_OFFSET                ) )
#define A53_CORE_3_EDDEVID_ADR                 ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDDEVID_OFFSET                 ) )
#define A53_CORE_3_EDDEVTYPE_ADR               ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDDEVTYPE_OFFSET               ) )
#define A53_CORE_3_EDPIDR4_ADR                 ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDPIDR4_OFFSET                 ) )
#define A53_CORE_3_EDPIDR5_ADR                 ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDPIDR5_OFFSET                 ) )
#define A53_CORE_3_EDPIDR6_ADR                 ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDPIDR6_OFFSET                 ) )
#define A53_CORE_3_EDPIDR7_ADR                 ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDPIDR7_OFFSET                 ) )
#define A53_CORE_3_EDPIDR0_ADR                 ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDPIDR0_OFFSET                 ) )
#define A53_CORE_3_EDPIDR1_ADR                 ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDPIDR1_OFFSET                 ) )
#define A53_CORE_3_EDPIDR2_ADR                 ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDPIDR2_OFFSET                 ) )
#define A53_CORE_3_EDPIDR3_ADR                 ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDPIDR3_OFFSET                 ) )
#define A53_CORE_3_EDCIDR0_ADR                 ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDCIDR0_OFFSET                 ) )
#define A53_CORE_3_EDCIDR1_ADR                 ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDCIDR1_OFFSET                 ) )
#define A53_CORE_3_EDCIDR2_ADR                 ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDCIDR2_OFFSET                 ) )
#define A53_CORE_3_EDCIDR3_ADR                 ( (A53_CORE_3_DEBUG_BASE_ADR + A53_EDCIDR3_OFFSET                 ) )
#define A53_CORE_3_CTI_BASE_ADR          ( (A53_DEBUG_BASE_ADR + 0x00320000) )
#define  A53_CORE_3_CTICONTROL_ADR            (         (A53_CORE_3_CTI_BASE_ADR + A53_CTICONTROL_OFFSET      ) )
#define  A53_CORE_3_CTIINTACK_ADR             (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIINTACK_OFFSET       ) )
#define  A53_CORE_3_CTIAPPSET_ADR             (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIAPPSET_OFFSET       ) )
#define  A53_CORE_3_CTIAPPCLEAR_ADR           (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIAPPCLEAR_OFFSET     ) )
#define  A53_CORE_3_CTIAPPPULSE_ADR           (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIAPPPULSE_OFFSET     ) )
#define  A53_CORE_3_CTIINEN0_ADR              (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIINEN0_OFFSET        ) )
#define  A53_CORE_3_CTIINEN1_ADR              (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIINEN1_OFFSET        ) )
#define  A53_CORE_3_CTIINEN2_ADR              (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIINEN2_OFFSET        ) )
#define  A53_CORE_3_CTIINEN3_ADR              (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIINEN3_OFFSET        ) )
#define  A53_CORE_3_CTIINEN4_ADR              (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIINEN4_OFFSET        ) )
#define  A53_CORE_3_CTIINEN5_ADR              (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIINEN5_OFFSET        ) )
#define  A53_CORE_3_CTIINEN6_ADR              (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIINEN6_OFFSET        ) )
#define  A53_CORE_3_CTIINEN7_ADR              (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIINEN7_OFFSET        ) )
#define  A53_CORE_3_CTIOUTEN0_ADR             (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIOUTEN0_OFFSET       ) )
#define  A53_CORE_3_CTIOUTEN1_ADR             (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIOUTEN1_OFFSET       ) )
#define  A53_CORE_3_CTIOUTEN2_ADR             (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIOUTEN2_OFFSET       ) )
#define  A53_CORE_3_CTIOUTEN3_ADR             (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIOUTEN3_OFFSET       ) )
#define  A53_CORE_3_CTIOUTEN4_ADR             (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIOUTEN4_OFFSET       ) )
#define  A53_CORE_3_CTIOUTEN5_ADR             (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIOUTEN5_OFFSET       ) )
#define  A53_CORE_3_CTIOUTEN6_ADR             (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIOUTEN6_OFFSET       ) )
#define  A53_CORE_3_CTIOUTEN7_ADR             (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIOUTEN7_OFFSET       ) )
#define  A53_CORE_3_CTITRIGINSTATUS_ADR       (         (A53_CORE_3_CTI_BASE_ADR + A53_CTITRIGINSTATUS_OFFSET ) )
#define  A53_CORE_3_CTITRIGOUTSTATUS_ADR      (         (A53_CORE_3_CTI_BASE_ADR + A53_CTITRIGOUTSTATUS_OFFSET) )
#define  A53_CORE_3_CTICHINSTATUS_ADR         (         (A53_CORE_3_CTI_BASE_ADR + A53_CTICHINSTATUS_OFFSET   ) )
#define  A53_CORE_3_CTICHOUTSTATUS_ADR        (         (A53_CORE_3_CTI_BASE_ADR + A53_CTICHOUTSTATUS_OFFSET  ) )
#define  A53_CORE_3_CTIGATE_ADR               (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIGATE_OFFSET         ) )
#define  A53_CORE_3_ASICCTL_ADR               (         (A53_CORE_3_CTI_BASE_ADR + A53_ASICCTL_OFFSET         ) )
#define  A53_CORE_3_CTIITCTRL_ADR             (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIITCTRL_OFFSET       ) )
#define  A53_CORE_3_CTICLAIMSET_ADR           (         (A53_CORE_3_CTI_BASE_ADR + A53_CTICLAIMSET_OFFSET     ) )
#define  A53_CORE_3_CTICLAIMCLR_ADR           (         (A53_CORE_3_CTI_BASE_ADR + A53_CTICLAIMCLR_OFFSET     ) )
#define  A53_CORE_3_CTIDEVAFF0_ADR            (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIDEVAFF0_OFFSET      ) )
#define  A53_CORE_3_CTIDEVAFF1_ADR            (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIDEVAFF1_OFFSET      ) )
#define  A53_CORE_3_CTILAR_ADR                (         (A53_CORE_3_CTI_BASE_ADR + A53_CTILAR_OFFSET          ) )
#define  A53_CORE_3_CTILSR_ADR                (         (A53_CORE_3_CTI_BASE_ADR + A53_CTILSR_OFFSET          ) )
#define  A53_CORE_3_CTIAUTHSTATUS_ADR         (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIAUTHSTATUS_OFFSET   ) )
#define  A53_CORE_3_CTIDEVARCH_ADR            (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIDEVARCH_OFFSET      ) )
#define  A53_CORE_3_CTIDEVID2_ADR             (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIDEVID2_OFFSET       ) )
#define  A53_CORE_3_CTIDEVID1_ADR             (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIDEVID1_OFFSET       ) )
#define  A53_CORE_3_CTIDEVID_ADR              (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIDEVID_OFFSET        ) )
#define  A53_CORE_3_CTIDEVTYPE_ADR            (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIDEVTYPE_OFFSET      ) )
#define  A53_CORE_3_CTIPIDR4_ADR              (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIPIDR4_OFFSET        ) )
#define  A53_CORE_3_CTIPIDR5_ADR              (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIPIDR5_OFFSET        ) )
#define  A53_CORE_3_CTIPIDR6_ADR              (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIPIDR6_OFFSET        ) )
#define  A53_CORE_3_CTIPIDR7_ADR              (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIPIDR7_OFFSET        ) )
#define  A53_CORE_3_CTIPIDR0_ADR              (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIPIDR0_OFFSET        ) )
#define  A53_CORE_3_CTIPIDR1_ADR              (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIPIDR1_OFFSET        ) )
#define  A53_CORE_3_CTIPIDR2_ADR              (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIPIDR2_OFFSET        ) )
#define  A53_CORE_3_CTIPIDR3_ADR              (         (A53_CORE_3_CTI_BASE_ADR + A53_CTIPIDR3_OFFSET        ) )
#define  A53_CORE_3_CTICIDR0_ADR              (         (A53_CORE_3_CTI_BASE_ADR + A53_CTICIDR0_OFFSET        ) )
#define  A53_CORE_3_CTICIDR1_ADR              (         (A53_CORE_3_CTI_BASE_ADR + A53_CTICIDR1_OFFSET        ) )
#define A53_CORE_3_PMU_BASE_ADR          ( (A53_DEBUG_BASE_ADR + 0x00330000) )
#define A53_CORE_3_PMEVCNTR0_EL0_ADR         (         (A53_CORE_3_PMU_BASE_ADR + A53_PMEVCNTR0_EL0_OFFSET    ) )
#define A53_CORE_3_PMEVCNTR1_EL0_ADR         (         (A53_CORE_3_PMU_BASE_ADR + A53_PMEVCNTR1_EL0_OFFSET    ) )
#define A53_CORE_3_PMEVCNTR2_EL0_ADR         (         (A53_CORE_3_PMU_BASE_ADR + A53_PMEVCNTR2_EL0_OFFSET    ) )
#define A53_CORE_3_PMEVCNTR3_EL0_ADR         (         (A53_CORE_3_PMU_BASE_ADR + A53_PMEVCNTR3_EL0_OFFSET    ) )
#define A53_CORE_3_PMEVCNTR4_EL0_ADR         (         (A53_CORE_3_PMU_BASE_ADR + A53_PMEVCNTR4_EL0_OFFSET    ) )
#define A53_CORE_3_PMEVCNTR5_EL0_ADR         (         (A53_CORE_3_PMU_BASE_ADR + A53_PMEVCNTR5_EL0_OFFSET    ) )
#define A53_CORE_3_PMCCNTR_EL0_LWR32_ADR     (         (A53_CORE_3_PMU_BASE_ADR + A53_PMCCNTR_EL0_LWR32_OFFSET) )
#define A53_CORE_3_PMCCNTR_EL0_UPR32_ADR     (         (A53_CORE_3_PMU_BASE_ADR + A53_PMCCNTR_EL0_UPR32_OFFSET) )
#define A53_CORE_3_PMEVTYPER0_EL0_ADR        (         (A53_CORE_3_PMU_BASE_ADR + A53_PMEVTYPER0_EL0_OFFSET   ) )
#define A53_CORE_3_PMEVTYPER1_EL0_ADR        (         (A53_CORE_3_PMU_BASE_ADR + A53_PMEVTYPER1_EL0_OFFSET   ) )
#define A53_CORE_3_PMEVTYPER2_EL0_ADR        (         (A53_CORE_3_PMU_BASE_ADR + A53_PMEVTYPER2_EL0_OFFSET   ) )
#define A53_CORE_3_PMEVTYPER3_EL0_ADR        (         (A53_CORE_3_PMU_BASE_ADR + A53_PMEVTYPER3_EL0_OFFSET   ) )
#define A53_CORE_3_PMEVTYPER4_EL0_ADR        (         (A53_CORE_3_PMU_BASE_ADR + A53_PMEVTYPER4_EL0_OFFSET   ) )
#define A53_CORE_3_PMEVTYPER5_EL0_ADR        (         (A53_CORE_3_PMU_BASE_ADR + A53_PMEVTYPER5_EL0_OFFSET   ) )
#define A53_CORE_3_PMCCFILTR_EL0_ADR         (         (A53_CORE_3_PMU_BASE_ADR + A53_PMCCFILTR_EL0_OFFSET    ) )
#define A53_CORE_3_PMCNTENSET_EL0_ADR        (         (A53_CORE_3_PMU_BASE_ADR + A53_PMCNTENSET_EL0_OFFSET   ) )
#define A53_CORE_3_PMCNTENCLR_EL0_ADR        (         (A53_CORE_3_PMU_BASE_ADR + A53_PMCNTENCLR_EL0_OFFSET   ) )
#define A53_CORE_3_PMINTENSET_EL1_ADR        (         (A53_CORE_3_PMU_BASE_ADR + A53_PMINTENSET_EL1_OFFSET   ) )
#define A53_CORE_3_PMINTENCLR_EL1_ADR        (         (A53_CORE_3_PMU_BASE_ADR + A53_PMINTENCLR_EL1_OFFSET   ) )
#define A53_CORE_3_PMOVSCLR_EL0_ADR          (         (A53_CORE_3_PMU_BASE_ADR + A53_PMOVSCLR_EL0_OFFSET     ) )
#define A53_CORE_3_PMSWINC_EL0_ADR           (         (A53_CORE_3_PMU_BASE_ADR + A53_PMSWINC_EL0_OFFSET      ) )
#define A53_CORE_3_PMOVSSET_EL0_ADR          (         (A53_CORE_3_PMU_BASE_ADR + A53_PMOVSSET_EL0_OFFSET     ) )
#define A53_CORE_3_PMCFGR_ADR                (         (A53_CORE_3_PMU_BASE_ADR + A53_PMCFGR_OFFSET           ) )
#define A53_CORE_3_PMCR_EL0A_ADR             (         (A53_CORE_3_PMU_BASE_ADR + A53_PMCR_EL0A_OFFSET        ) )
#define A53_CORE_3_PMCEID0_EL0_ADR           (         (A53_CORE_3_PMU_BASE_ADR + A53_PMCEID0_EL0_OFFSET      ) )
#define A53_CORE_3_PMCEID1_EL0_ADR           (         (A53_CORE_3_PMU_BASE_ADR + A53_PMCEID1_EL0_OFFSET      ) )
#define A53_CORE_3_PMDEVAFF0_ADR             (         (A53_CORE_3_PMU_BASE_ADR + A53_PMDEVAFF0_OFFSET        ) )
#define A53_CORE_3_PMDEVAFF1_ADR             (         (A53_CORE_3_PMU_BASE_ADR + A53_PMDEVAFF1_OFFSET        ) )
#define A53_CORE_3_PMLAR_ADR                 (         (A53_CORE_3_PMU_BASE_ADR + A53_PMLAR_OFFSET            ) )
#define A53_CORE_3_PMLSR_ADR                 (         (A53_CORE_3_PMU_BASE_ADR + A53_PMLSR_OFFSET            ) )
#define A53_CORE_3_PMAUTHSTATUS_ADR          (         (A53_CORE_3_PMU_BASE_ADR + A53_PMAUTHSTATUS_OFFSET     ) )
#define A53_CORE_3_PMDEVARCH_ADR             (         (A53_CORE_3_PMU_BASE_ADR + A53_PMDEVARCH_OFFSET        ) )
#define A53_CORE_3_PMDEVTYPE_ADR             (         (A53_CORE_3_PMU_BASE_ADR + A53_PMDEVTYPE_OFFSET        ) )
#define A53_CORE_3_PMPIDR4_ADR               (         (A53_CORE_3_PMU_BASE_ADR + A53_PMPIDR4_OFFSET          ) )
#define A53_CORE_3_PMPIDR5_ADR               (         (A53_CORE_3_PMU_BASE_ADR + A53_PMPIDR5_OFFSET          ) )
#define A53_CORE_3_PMPIDR6_ADR               (         (A53_CORE_3_PMU_BASE_ADR + A53_PMPIDR6_OFFSET          ) )
#define A53_CORE_3_PMPIDR7_ADR               (         (A53_CORE_3_PMU_BASE_ADR + A53_PMPIDR7_OFFSET          ) )
#define A53_CORE_3_PMPIDR0_ADR               (         (A53_CORE_3_PMU_BASE_ADR + A53_PMPIDR0_OFFSET          ) )
#define A53_CORE_3_PMPIDR1_ADR               (         (A53_CORE_3_PMU_BASE_ADR + A53_PMPIDR1_OFFSET          ) )
#define A53_CORE_3_PMPIDR2_ADR               (         (A53_CORE_3_PMU_BASE_ADR + A53_PMPIDR2_OFFSET          ) )
#define A53_CORE_3_PMPIDR3_ADR               (         (A53_CORE_3_PMU_BASE_ADR + A53_PMPIDR3_OFFSET          ) )
#define A53_CORE_3_PMCIDR0_ADR               (         (A53_CORE_3_PMU_BASE_ADR + A53_PMCIDR0_OFFSET          ) )
#define A53_CORE_3_PMCIDR1_ADR               (         (A53_CORE_3_PMU_BASE_ADR + A53_PMCIDR1_OFFSET          ) )
#define A53_CORE_3_PMCIDR2_ADR               (         (A53_CORE_3_PMU_BASE_ADR + A53_PMCIDR2_OFFSET          ) )
#define A53_CORE_3_PMCIDR3_ADR               (         (A53_CORE_3_PMU_BASE_ADR + A53_PMCIDR3_OFFSET          ) )
#define A53_CORE_3_ETM_BASE_ADR          ( (A53_DEBUG_BASE_ADR + 0x00340000) )
#define A53_CORE_3_TRCPRGCTLR_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCPRGCTLR_OFFSET   ) )
#define A53_CORE_3_TRCPROCSELR_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCPROCSELR_OFFSET  ) )
#define A53_CORE_3_TRCSTATR_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSTATR_OFFSET     ) )
#define A53_CORE_3_TRCCONFIGR_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCONFIGR_OFFSET   ) )
#define A53_CORE_3_TRCAUXCTLR_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCAUXCTLR_OFFSET   ) )
#define A53_CORE_3_TRCEVENTCTL0R_ADR         (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCEVENTCTL0R_OFFSET) )
#define A53_CORE_3_TRCEVENTCTL1R_ADR         (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCEVENTCTL1R_OFFSET) )
#define A53_CORE_3_TRCSTALLCTLR_ADR          (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSTALLCTLR_OFFSET ) )
#define A53_CORE_3_TRCTSCTLR_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCTSCTLR_OFFSET    ) )
#define A53_CORE_3_TRCSYNCPR_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSYNCPR_OFFSET    ) )
#define A53_CORE_3_TRCCCCTLR_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCCCTLR_OFFSET    ) )
#define A53_CORE_3_TRCBBCTLR_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCBBCTLR_OFFSET    ) )
#define A53_CORE_3_TRCTRACEIDR_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCTRACEIDR_OFFSET  ) )
#define A53_CORE_3_TRCQCTLR_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCQCTLR_OFFSET     ) )
#define A53_CORE_3_TRCVICTLR_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCVICTLR_OFFSET    ) )
#define A53_CORE_3_TRCVIIECTLR_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCVIIECTLR_OFFSET  ) )
#define A53_CORE_3_TRCVISSCTLR_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCVISSCTLR_OFFSET  ) )
#define A53_CORE_3_TRCVIPCSSCTLR_ADR         (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCVIPCSSCTLR_OFFSET) )
#define A53_CORE_3_TRCVDCTLR_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCVDCTLR_OFFSET    ) )
#define A53_CORE_3_TRCVDSACCTLR_ADR          (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCVDSACCTLR_OFFSET ) )
#define A53_CORE_3_TRCVDARCCTLR_ADR          (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCVDARCCTLR_OFFSET ) )
#define A53_CORE_3_TRCSEQEVR0_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSEQEVR0_OFFSET   ) )
#define A53_CORE_3_TRCSEQEVR1_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSEQEVR1_OFFSET   ) )
#define A53_CORE_3_TRCSEQEVR2_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSEQEVR2_OFFSET   ) )
#define A53_CORE_3_TRCSEQRSTEVR_ADR          (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSEQRSTEVR_OFFSET ) )
#define A53_CORE_3_TRCSEQSTR_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSEQSTR_OFFSET    ) )
#define A53_CORE_3_TRCEXTINSELR_ADR          (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCEXTINSELR_OFFSET ) )
#define A53_CORE_3_TRCCNTRLDVR0_ADR          (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCNTRLDVR0_OFFSET ) )
#define A53_CORE_3_TRCCNTRLDVR1_ADR          (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCNTRLDVR1_OFFSET ) )
#define A53_CORE_3_TRCCNTRLDVR2_ADR          (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCNTRLDVR2_OFFSET ) )
#define A53_CORE_3_TRCCNTRLDVR3_ADR          (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCNTRLDVR3_OFFSET ) )
#define A53_CORE_3_TRCCNTCTLR0_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCNTCTLR0_OFFSET  ) )
#define A53_CORE_3_TRCCNTCTLR1_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCNTCTLR1_OFFSET  ) )
#define A53_CORE_3_TRCCNTCTLR2_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCNTCTLR2_OFFSET  ) )
#define A53_CORE_3_TRCCNTCTLR3_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCNTCTLR3_OFFSET  ) )
#define A53_CORE_3_TRCCNTVR0_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCNTVR0_OFFSET    ) )
#define A53_CORE_3_TRCCNTVR1_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCNTVR1_OFFSET    ) )
#define A53_CORE_3_TRCCNTVR2_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCNTVR2_OFFSET    ) )
#define A53_CORE_3_TRCCNTVR3_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCNTVR3_OFFSET    ) )
#define A53_CORE_3_TRCIDR8_ADR               (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIDR8_OFFSET      ) )
#define A53_CORE_3_TRCIDR9_ADR               (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIDR9_OFFSET      ) )
#define A53_CORE_3_TRCIDR10_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIDR10_OFFSET     ) )
#define A53_CORE_3_TRCIDR11_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIDR11_OFFSET     ) )
#define A53_CORE_3_TRCIDR12_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIDR12_OFFSET     ) )
#define A53_CORE_3_TRCIDR13_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIDR13_OFFSET     ) )
#define A53_CORE_3_TRCIMSPEC0_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIMSPEC0_OFFSET   ) )
#define A53_CORE_3_TRCIMSPEC1_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIMSPEC1_OFFSET   ) )
#define A53_CORE_3_TRCIMSPEC2_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIMSPEC2_OFFSET   ) )
#define A53_CORE_3_TRCIMSPEC3_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIMSPEC3_OFFSET   ) )
#define A53_CORE_3_TRCIMSPEC4_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIMSPEC4_OFFSET   ) )
#define A53_CORE_3_TRCIMSPEC5_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIMSPEC5_OFFSET   ) )
#define A53_CORE_3_TRCIMSPEC6_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIMSPEC6_OFFSET   ) )
#define A53_CORE_3_TRCIMSPEC7_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIMSPEC7_OFFSET   ) )
#define A53_CORE_3_TRCIDR0_ADR               (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIDR0_OFFSET      ) )
#define A53_CORE_3_TRCIDR1_ADR               (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIDR1_OFFSET      ) )
#define A53_CORE_3_TRCIDR2_ADR               (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIDR2_OFFSET      ) )
#define A53_CORE_3_TRCIDR3_ADR               (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIDR3_OFFSET      ) )
#define A53_CORE_3_TRCIDR4_ADR               (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIDR4_OFFSET      ) )
#define A53_CORE_3_TRCIDR5_ADR               (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIDR5_OFFSET      ) )
#define A53_CORE_3_TRCIDR6_ADR               (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIDR6_OFFSET      ) )
#define A53_CORE_3_TRCIDR7_ADR               (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCIDR7_OFFSET      ) )
#define A53_CORE_3_TRCRSCTLR2_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR2_OFFSET   ) )
#define A53_CORE_3_TRCRSCTLR3_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR3_OFFSET   ) )
#define A53_CORE_3_TRCRSCTLR4_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR4_OFFSET   ) )
#define A53_CORE_3_TRCRSCTLR5_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR5_OFFSET   ) )
#define A53_CORE_3_TRCRSCTLR6_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR6_OFFSET   ) )
#define A53_CORE_3_TRCRSCTLR7_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR7_OFFSET   ) )
#define A53_CORE_3_TRCRSCTLR8_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR8_OFFSET   ) )
#define A53_CORE_3_TRCRSCTLR9_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR9_OFFSET   ) )
#define A53_CORE_3_TRCRSCTLR10_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR10_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR11_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR11_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR12_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR12_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR13_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR13_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR14_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR14_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR15_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR15_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR16_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR16_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR17_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR17_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR18_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR18_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR19_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR19_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR20_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR20_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR21_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR21_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR22_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR22_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR23_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR23_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR24_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR24_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR25_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR25_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR26_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR26_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR27_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR27_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR28_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR28_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR29_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR29_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR30_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR30_OFFSET  ) )
#define A53_CORE_3_TRCRSCTLR31_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCRSCTLR31_OFFSET  ) )
#define A53_CORE_3_TRCSSCCR0_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSCCR0_OFFSET    ) )
#define A53_CORE_3_TRCSSCCR1_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSCCR1_OFFSET    ) )
#define A53_CORE_3_TRCSSCCR2_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSCCR2_OFFSET    ) )
#define A53_CORE_3_TRCSSCCR3_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSCCR3_OFFSET    ) )
#define A53_CORE_3_TRCSSCCR4_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSCCR4_OFFSET    ) )
#define A53_CORE_3_TRCSSCCR5_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSCCR5_OFFSET    ) )
#define A53_CORE_3_TRCSSCCR6_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSCCR6_OFFSET    ) )
#define A53_CORE_3_TRCSSCCR7_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSCCR7_OFFSET    ) )
#define A53_CORE_3_TRCSSCSR0_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSCSR0_OFFSET    ) )
#define A53_CORE_3_TRCSSCSR1_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSCSR1_OFFSET    ) )
#define A53_CORE_3_TRCSSCSR2_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSCSR2_OFFSET    ) )
#define A53_CORE_3_TRCSSCSR3_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSCSR3_OFFSET    ) )
#define A53_CORE_3_TRCSSCSR4_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSCSR4_OFFSET    ) )
#define A53_CORE_3_TRCSSCSR5_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSCSR5_OFFSET    ) )
#define A53_CORE_3_TRCSSCSR6_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSCSR6_OFFSET    ) )
#define A53_CORE_3_TRCSSCSR7_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSCSR7_OFFSET    ) )
#define A53_CORE_3_TRCSSPCICR0_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSPCICR0_OFFSET  ) )
#define A53_CORE_3_TRCSSPCICR1_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSPCICR1_OFFSET  ) )
#define A53_CORE_3_TRCSSPCICR2_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSPCICR2_OFFSET  ) )
#define A53_CORE_3_TRCSSPCICR3_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSPCICR3_OFFSET  ) )
#define A53_CORE_3_TRCSSPCICR4_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSPCICR4_OFFSET  ) )
#define A53_CORE_3_TRCSSPCICR5_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSPCICR5_OFFSET  ) )
#define A53_CORE_3_TRCSSPCICR6_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSPCICR6_OFFSET  ) )
#define A53_CORE_3_TRCSSPCICR7_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCSSPCICR7_OFFSET  ) )
#define A53_CORE_3_TRCOSLAR_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCOSLAR_OFFSET     ) )
#define A53_CORE_3_TRCOSLSR_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCOSLSR_OFFSET     ) )
#define A53_CORE_3_TRCPDCR_ADR               (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCPDCR_OFFSET      ) )
#define A53_CORE_3_TRCPDSR_ADR               (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCPDSR_OFFSET      ) )
#define A53_CORE_3_TRCACVR0_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACVR0_OFFSET     ) )
#define A53_CORE_3_TRCACVR1_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACVR1_OFFSET     ) )
#define A53_CORE_3_TRCACVR2_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACVR2_OFFSET     ) )
#define A53_CORE_3_TRCACVR3_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACVR3_OFFSET     ) )
#define A53_CORE_3_TRCACVR4_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACVR4_OFFSET     ) )
#define A53_CORE_3_TRCACVR5_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACVR5_OFFSET     ) )
#define A53_CORE_3_TRCACVR6_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACVR6_OFFSET     ) )
#define A53_CORE_3_TRCACVR7_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACVR7_OFFSET     ) )
#define A53_CORE_3_TRCACVR8_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACVR8_OFFSET     ) )
#define A53_CORE_3_TRCACVR9_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACVR9_OFFSET     ) )
#define A53_CORE_3_TRCACVR10_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACVR10_OFFSET    ) )
#define A53_CORE_3_TRCACVR11_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACVR11_OFFSET    ) )
#define A53_CORE_3_TRCACVR12_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACVR12_OFFSET    ) )
#define A53_CORE_3_TRCACVR13_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACVR13_OFFSET    ) )
#define A53_CORE_3_TRCACVR14_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACVR14_OFFSET    ) )
#define A53_CORE_3_TRCACVR15_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACVR15_OFFSET    ) )
#define A53_CORE_3_TRCACATR0_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACATR0_OFFSET    ) )
#define A53_CORE_3_TRCACATR1_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACATR1_OFFSET    ) )
#define A53_CORE_3_TRCACATR2_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACATR2_OFFSET    ) )
#define A53_CORE_3_TRCACATR3_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACATR3_OFFSET    ) )
#define A53_CORE_3_TRCACATR4_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACATR4_OFFSET    ) )
#define A53_CORE_3_TRCACATR5_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACATR5_OFFSET    ) )
#define A53_CORE_3_TRCACATR6_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACATR6_OFFSET    ) )
#define A53_CORE_3_TRCACATR7_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACATR7_OFFSET    ) )
#define A53_CORE_3_TRCACATR8_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACATR8_OFFSET    ) )
#define A53_CORE_3_TRCACATR9_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACATR9_OFFSET    ) )
#define A53_CORE_3_TRCACATR10_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACATR10_OFFSET   ) )
#define A53_CORE_3_TRCACATR11_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACATR11_OFFSET   ) )
#define A53_CORE_3_TRCACATR12_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACATR12_OFFSET   ) )
#define A53_CORE_3_TRCACATR13_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACATR13_OFFSET   ) )
#define A53_CORE_3_TRCACATR14_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACATR14_OFFSET   ) )
#define A53_CORE_3_TRCACATR15_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCACATR15_OFFSET   ) )
#define A53_CORE_3_TRCDVCVR0_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCVR0_OFFSET    ) )
#define A53_CORE_3_TRCDVCVR1_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCVR1_OFFSET    ) )
#define A53_CORE_3_TRCDVCVR2_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCVR2_OFFSET    ) )
#define A53_CORE_3_TRCDVCVR3_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCVR3_OFFSET    ) )
#define A53_CORE_3_TRCDVCVR4_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCVR4_OFFSET    ) )
#define A53_CORE_3_TRCDVCVR5_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCVR5_OFFSET    ) )
#define A53_CORE_3_TRCDVCVR6_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCVR6_OFFSET    ) )
#define A53_CORE_3_TRCDVCVR7_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCVR7_OFFSET    ) )
#define A53_CORE_3_TRCDVCVR8_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCVR8_OFFSET    ) )
#define A53_CORE_3_TRCDVCVR9_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCVR9_OFFSET    ) )
#define A53_CORE_3_TRCDVCVR10_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCVR10_OFFSET   ) )
#define A53_CORE_3_TRCDVCVR11_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCVR11_OFFSET   ) )
#define A53_CORE_3_TRCDVCVR12_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCVR12_OFFSET   ) )
#define A53_CORE_3_TRCDVCVR13_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCVR13_OFFSET   ) )
#define A53_CORE_3_TRCDVCVR14_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCVR14_OFFSET   ) )
#define A53_CORE_3_TRCDVCVR15_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCVR15_OFFSET   ) )
#define A53_CORE_3_TRCDVCMR0_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCMR0_OFFSET    ) )
#define A53_CORE_3_TRCDVCMR1_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCMR1_OFFSET    ) )
#define A53_CORE_3_TRCDVCMR2_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCMR2_OFFSET    ) )
#define A53_CORE_3_TRCDVCMR3_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCMR3_OFFSET    ) )
#define A53_CORE_3_TRCDVCMR4_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCMR4_OFFSET    ) )
#define A53_CORE_3_TRCDVCMR5_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCMR5_OFFSET    ) )
#define A53_CORE_3_TRCDVCMR6_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCMR6_OFFSET    ) )
#define A53_CORE_3_TRCDVCMR7_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCMR7_OFFSET    ) )
#define A53_CORE_3_TRCDVCMR8_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCMR8_OFFSET    ) )
#define A53_CORE_3_TRCDVCMR9_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCMR9_OFFSET    ) )
#define A53_CORE_3_TRCDVCMR10_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCMR10_OFFSET   ) )
#define A53_CORE_3_TRCDVCMR11_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCMR11_OFFSET   ) )
#define A53_CORE_3_TRCDVCMR12_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCMR12_OFFSET   ) )
#define A53_CORE_3_TRCDVCMR13_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCMR13_OFFSET   ) )
#define A53_CORE_3_TRCDVCMR14_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCMR14_OFFSET   ) )
#define A53_CORE_3_TRCDVCMR15_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDVCMR15_OFFSET   ) )
#define A53_CORE_3_TRCCIDCVR0_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCIDCVR0_OFFSET   ) )
#define A53_CORE_3_TRCCIDCVR1_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCIDCVR1_OFFSET   ) )
#define A53_CORE_3_TRCCIDCVR2_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCIDCVR2_OFFSET   ) )
#define A53_CORE_3_TRCCIDCVR3_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCIDCVR3_OFFSET   ) )
#define A53_CORE_3_TRCCIDCVR4_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCIDCVR4_OFFSET   ) )
#define A53_CORE_3_TRCCIDCVR5_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCIDCVR5_OFFSET   ) )
#define A53_CORE_3_TRCCIDCVR6_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCIDCVR6_OFFSET   ) )
#define A53_CORE_3_TRCCIDCVR7_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCIDCVR7_OFFSET   ) )
#define A53_CORE_3_TRCVMIDCVR0_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCVMIDCVR0_OFFSET  ) )
#define A53_CORE_3_TRCVMIDCVR1_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCVMIDCVR1_OFFSET  ) )
#define A53_CORE_3_TRCVMIDCVR2_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCVMIDCVR2_OFFSET  ) )
#define A53_CORE_3_TRCVMIDCVR3_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCVMIDCVR3_OFFSET  ) )
#define A53_CORE_3_TRCVMIDCVR4_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCVMIDCVR4_OFFSET  ) )
#define A53_CORE_3_TRCVMIDCVR5_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCVMIDCVR5_OFFSET  ) )
#define A53_CORE_3_TRCVMIDCVR6_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCVMIDCVR6_OFFSET  ) )
#define A53_CORE_3_TRCVMIDCVR7_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCVMIDCVR7_OFFSET  ) )
#define A53_CORE_3_TRCCIDCCTLR0_ADR          (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCIDCCTLR0_OFFSET ) )
#define A53_CORE_3_TRCCIDCCTLR1_ADR          (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCIDCCTLR1_OFFSET ) )
#define A53_CORE_3_TRCVMIDCCTLR0_ADR         (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCVMIDCCTLR0_OFFSET) )
#define A53_CORE_3_TRCVMIDCCTLR1_ADR         (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCVMIDCCTLR1_OFFSET) )
#define A53_CORE_3_TRCITCTRL_ADR             (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCITCTRL_OFFSET    ) )
#define A53_CORE_3_TRCCLAIMSET_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCLAIMSET_OFFSET  ) )
#define A53_CORE_3_TRCCLAIMCLR_ADR           (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCLAIMCLR_OFFSET  ) )
#define A53_CORE_3_TRCDEVAFF0_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDEVAFF0_OFFSET   ) )
#define A53_CORE_3_TRCDEVAFF1_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDEVAFF1_OFFSET   ) )
#define A53_CORE_3_TRCLAR_ADR                (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCLAR_OFFSET       ) )
#define A53_CORE_3_TRCLSR_ADR                (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCLSR_OFFSET       ) )
#define A53_CORE_3_TRCAUTHSTATUS_ADR         (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCAUTHSTATUS_OFFSET) )
#define A53_CORE_3_TRCDEVARCH_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDEVARCH_OFFSET   ) )
#define A53_CORE_3_TRCDEVID_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDEVID_OFFSET     ) )
#define A53_CORE_3_TRCDEVTYPE_ADR            (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCDEVTYPE_OFFSET   ) )
#define A53_CORE_3_TRCPIDR4_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCPIDR4_OFFSET     ) )
#define A53_CORE_3_TRCPIDR5_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCPIDR5_OFFSET     ) )
#define A53_CORE_3_TRCPIDR6_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCPIDR6_OFFSET     ) )
#define A53_CORE_3_TRCPIDR7_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCPIDR7_OFFSET     ) )
#define A53_CORE_3_TRCPIDR0_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCPIDR0_OFFSET     ) )
#define A53_CORE_3_TRCPIDR1_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCPIDR1_OFFSET     ) )
#define A53_CORE_3_TRCPIDR2_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCPIDR2_OFFSET     ) )
#define A53_CORE_3_TRCPIDR3_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCPIDR3_OFFSET     ) )
#define A53_CORE_3_TRCCIDR0_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCIDR0_OFFSET     ) )
#define A53_CORE_3_TRCCIDR1_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCIDR1_OFFSET     ) )
#define A53_CORE_3_TRCCIDR2_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCIDR2_OFFSET     ) )
#define A53_CORE_3_TRCCIDR3_ADR              (      (A53_CORE_3_ETM_BASE_ADR + A53_TRCCIDR3_OFFSET     ) )
#define I3C_BASE_ADR                               (   (PBI_AP1_CONTROL_ADR + 0x90000) )
#define I3C_MAS_UPPER_ADR_OFFSET                   (   0x0230 )
#define I3C_MAS0_BASE_ADR                          (   (I3C_BASE_ADR + 0x00000) )
#define I3C_MAS1_BASE_ADR                          (   (I3C_BASE_ADR + 0x10000) )
#define I3C_MAS2_BASE_ADR                          (   (I3C_BASE_ADR + 0x20000) )
#define I3C_MAS0_TOP_ADR                           (   (I3C_MAS0_BASE_ADR + I3C_MAS_UPPER_ADR_OFFSET) )
#define I3C_MAS1_TOP_ADR                           (   (I3C_MAS1_BASE_ADR + I3C_MAS_UPPER_ADR_OFFSET) )
#define I3C_MAS2_TOP_ADR                           (   (I3C_MAS2_BASE_ADR + I3C_MAS_UPPER_ADR_OFFSET) )
#define I3C_MAS_DEVICE_CTRL_OFFSET                           ( (0x0000) )
#define I3C_MAS_DEVICE_ADDR_OFFSET                           ( (0x0004) )
#define I3C_MAS_HW_CAPABILITY_OFFSET                         ( (0x0008) )
//#define I3C_MAS_COMMAND_QUEUE_PORT_ADDR_ASSGN_CMD_OFFSET     ( (0x000c) )
#define I3C_MAS_COMMAND_QUEUE_PORT_OFFSET                    ( (0x000c) )
//#define I3C_MAS_COMMAND_QUEUE_PORT_TRANSFER_COMMAND_OFFSET   ( (0x000c) )
//#define I3C_MAS_COMMAND_QUEUE_PORT_SHORT_DATA_ARG_OFFSET     ( (0x000c) )
//#define I3C_MAS_COMMAND_QUEUE_PORT_TRANSFER_ARGUMENT_OFFSET  ( (0x000c) )
#define I3C_MAS_RESPONSE_QUEUE_PORT_OFFSET                   ( (0x0010) )
#define I3C_MAS_RX_DATA_PORT_OFFSET                          ( (0x0014) )
#define I3C_MAS_TX_DATA_PORT_OFFSET                          ( (0x0014) )
#define I3C_MAS_IBI_QUEUE_DATA_OFFSET                        ( (0x0018) )
#define I3C_MAS_IBI_QUEUE_STATUS_OFFSET                      ( (0x0018) )
#define I3C_MAS_QUEUE_THLD_CTRL_OFFSET                       ( (0x001c) )
#define I3C_MAS_DATA_BUFFER_THLD_CTRL_OFFSET                 ( (0x0020) )
#define I3C_MAS_IBI_QUEUE_CTRL_OFFSET                        ( (0x0024) )
//#define I3C_MAS_IBI_MR_REQ_REJECT_OFFSET                     ( (0x002c) )
#define I3C_MAS_IBI_SIR_REQ_REJECT_OFFSET                    ( (0x0030) )
#define I3C_MAS_RESET_CTRL_OFFSET                            ( (0x0034) )
#define I3C_MAS_SLV_EVENT_CTRL_OFFSET                        ( (0x0038) )
#define I3C_MAS_INTR_STATUS_OFFSET                           ( (0x003c) )
#define I3C_MAS_INTR_STATUS_EN_OFFSET                        ( (0x0040) )
#define I3C_MAS_INTR_SIGNAL_EN_OFFSET                        ( (0x0044) )
#define I3C_MAS_INTR_FORCE_OFFSET                            ( (0x0048) )
#define I3C_MAS_QUEUE_STATUS_LEVEL_OFFSET                    ( (0x004c) )
#define I3C_MAS_DATA_BUFFER_STATUS_LEVEL_OFFSET              ( (0x0050) )
#define I3C_MAS_PRESENT_STATE_OFFSET                         ( (0x0054) )
#define I3C_MAS_CCC_DEVICE_STATUS_OFFSET                     ( (0x0058) )
#define I3C_MAS_DEVICE_ADDR_TABLE_POINTER_OFFSET             ( (0x005c) )
#define I3C_MAS_DEV_CHAR_TABLE_POINTER_OFFSET                ( (0x0060) )
//#define I3C_MAS_CCC_PARAM_TABLE_POINTER_OFFSET               ( (0x0064) )
#define I3C_MAS_VENDOR_SPECIFIC_REG_POINTER_OFFSET           ( (0x006c) )
#define I3C_MAS_SLV_PID_VALUE_OFFSET                         ( (0x0074) )
#define I3C_MAS_SLV_CHAR_CTRL_OFFSET                         ( (0x0078) )
#define I3C_MAS_SLV_MAX_LEN_OFFSET                           ( (0x007c) )
#define I3C_MAS_MAX_READ_TURNAROUND_OFFSET                   ( (0x0080) )
#define I3C_MAS_MAX_DATA_SPEED_OFFSET                        ( (0x0084) )
#define I3C_MAS_SLV_DEBUG_STATUS_OFFSET                      ( (0x0088) )
#define I3C_MAS_SLV_INTR_REQ_OFFSET                          ( (0x008c) )
#define I3C_MAS_SLV_TSX_SYMBL_TIMING_OFFSET                  ( (0x0090) )
#define I3C_MAS_DEVICE_CTRL_EXTENDED_OFFSET                  ( (0x00b0) )
#define I3C_MAS_SCL_I3C_OD_TIMING_OFFSET                     ( (0x00b4) )
#define I3C_MAS_SCL_I3C_PP_TIMING_OFFSET                     ( (0x00b8) )
#define I3C_MAS_SCL_I2C_FM_TIMING_OFFSET                     ( (0x00bc) )
#define I3C_MAS_SCL_I2C_FMP_TIMING_OFFSET                    ( (0x00c0) )
#define I3C_MAS_SCL_EXT_LCNT_TIMING_OFFSET                   ( (0x00c8) )
#define I3C_MAS_SCL_EXT_TERMN_LCNT_TIMING_OFFSET             ( (0x00cc) )
#define I3C_MAS_BUS_FREE_TIMING_OFFSET                       ( (0x00d4) )
#define I3C_MAS_BUS_IDLE_TIMING_OFFSET                       ( (0x00d8) )
#define I3C_MAS_I3C_VER_ID_OFFSET                            ( (0x00e0) )
#define I3C_MAS_I3C_VER_TYPE_OFFSET                          ( (0x00e4) )
#define I3C_MAS_EXTENDED_CAPABILITY_OFFSET                   ( (0x00e8) )
#define I3C_MAS_SLAVE_CONFIG_OFFSET                          ( (0x00ec) )
#define I3C_MAS_DEV_CHAR_TABLE1_LOC1_OFFSET                  ( (0x0200) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE1_OFFSET                   ( (0x0200) )
#define I3C_MAS_DEV_CHAR_TABLE1_LOC2_OFFSET                  ( (0x0204) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE2_OFFSET                   ( (0x0204) )
#define I3C_MAS_DEV_CHAR_TABLE1_LOC3_OFFSET                  ( (0x0208) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE3_OFFSET                   ( (0x0208) )
#define I3C_MAS_DEV_CHAR_TABLE1_LOC4_OFFSET                  ( (0x020c) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE4_OFFSET                   ( (0x020c) )
#define I3C_MAS_DEV_CHAR_TABLE2_LOC1_OFFSET                  ( (0x0210) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE5_OFFSET                   ( (0x0210) )
#define I3C_MAS_DEV_CHAR_TABLE2_LOC2_OFFSET                  ( (0x0214) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE6_OFFSET                   ( (0x0214) )
#define I3C_MAS_DEV_CHAR_TABLE2_LOC3_OFFSET                  ( (0x0218) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE7_OFFSET                   ( (0x0218) )
#define I3C_MAS_DEV_CHAR_TABLE2_LOC4_OFFSET                  ( (0x021c) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE8_OFFSET                   ( (0x021c) )
#define I3C_MAS_DEV_CHAR_TABLE3_LOC1_OFFSET                  ( (0x0220) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE9_OFFSET                   ( (0x0220) )
#define I3C_MAS_DEV_CHAR_TABLE3_LOC2_OFFSET                  ( (0x0224) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE10_OFFSET                  ( (0x0224) )
#define I3C_MAS_DEV_CHAR_TABLE3_LOC3_OFFSET                  ( (0x0228) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE11_OFFSET                  ( (0x0228) )
#define I3C_MAS_DEV_CHAR_TABLE3_LOC4_OFFSET                  ( (0x022c) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE12_OFFSET                  ( (0x022c) )
#define I3C_MAS_DEV_CHAR_TABLE4_LOC1_OFFSET                  ( (0x0230) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE13_OFFSET                  ( (0x0230) )
#define I3C_MAS_DEV_CHAR_TABLE4_LOC2_OFFSET                  ( (0x0234) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE14_OFFSET                  ( (0x0234) )
#define I3C_MAS_DEV_CHAR_TABLE4_LOC3_OFFSET                  ( (0x0238) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE15_OFFSET                  ( (0x0238) )
#define I3C_MAS_DEV_CHAR_TABLE4_LOC4_OFFSET                  ( (0x023c) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE16_OFFSET                  ( (0x023c) )
#define I3C_MAS_DEV_CHAR_TABLE5_LOC1_OFFSET                  ( (0x0240) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE17_OFFSET                  ( (0x0240) )
#define I3C_MAS_DEV_CHAR_TABLE5_LOC2_OFFSET                  ( (0x0244) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE18_OFFSET                  ( (0x0244) )
#define I3C_MAS_DEV_CHAR_TABLE5_LOC3_OFFSET                  ( (0x0248) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE19_OFFSET                  ( (0x0248) )
#define I3C_MAS_DEV_CHAR_TABLE5_LOC4_OFFSET                  ( (0x024c) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE20_OFFSET                  ( (0x024c) )
#define I3C_MAS_DEV_CHAR_TABLE6_LOC1_OFFSET                  ( (0x0250) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE21_OFFSET                  ( (0x0250) )
#define I3C_MAS_DEV_CHAR_TABLE6_LOC2_OFFSET                  ( (0x0254) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE22_OFFSET                  ( (0x0254) )
#define I3C_MAS_DEV_CHAR_TABLE6_LOC3_OFFSET                  ( (0x0258) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE23_OFFSET                  ( (0x0258) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE24_OFFSET                  ( (0x025c) )
#define I3C_MAS_DEV_CHAR_TABLE6_LOC4_OFFSET                  ( (0x025c) )
#define I3C_MAS_DEV_CHAR_TABLE7_LOC1_OFFSET                  ( (0x0260) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE25_OFFSET                  ( (0x0260) )
#define I3C_MAS_DEV_CHAR_TABLE7_LOC2_OFFSET                  ( (0x0264) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE26_OFFSET                  ( (0x0264) )
#define I3C_MAS_DEV_CHAR_TABLE7_LOC3_OFFSET                  ( (0x0268) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE27_OFFSET                  ( (0x0268) )
#define I3C_MAS_DEV_CHAR_TABLE7_LOC4_OFFSET                  ( (0x026c) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE28_OFFSET                  ( (0x026c) )
#define I3C_MAS_DEV_CHAR_TABLE8_LOC1_OFFSET                  ( (0x0270) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE29_OFFSET                  ( (0x0270) )
#define I3C_MAS_DEV_CHAR_TABLE8_LOC2_OFFSET                  ( (0x0274) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE30_OFFSET                  ( (0x0274) )
#define I3C_MAS_DEV_CHAR_TABLE8_LOC3_OFFSET                  ( (0x0278) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE31_OFFSET                  ( (0x0278) )
#define I3C_MAS_SEC_DEV_CHAR_TABLE32_OFFSET                  ( (0x027c) )
#define I3C_MAS_DEV_CHAR_TABLE8_LOC4_OFFSET                  ( (0x027c) )
#define I3C_MAS_DEV_ADDR_TABLE_LOC1_OFFSET                   ( (0x0280) )
#define I3C_MAS_DEV_ADDR_TABLE_LOC2_OFFSET                   ( (0x0284) )
#define I3C_MAS_DEV_ADDR_TABLE_LOC3_OFFSET                   ( (0x0288) )
#define I3C_MAS_DEV_ADDR_TABLE_LOC4_OFFSET                   ( (0x028c) )
#define I3C_MAS_DEV_ADDR_TABLE_LOC5_OFFSET                   ( (0x0290) )
#define I3C_MAS_DEV_ADDR_TABLE_LOC6_OFFSET                   ( (0x0294) )
#define I3C_MAS_DEV_ADDR_TABLE_LOC7_OFFSET                   ( (0x0298) )
#define I3C_MAS_DEV_ADDR_TABLE_LOC8_OFFSET                   ( (0x029c) )
#define I3C_MAS_DEV_ADDR_TABLE_LOC9_OFFSET                   ( (0x02a0) )
#define I3C_MAS_DEV_ADDR_TABLE_LOC10_OFFSET                  ( (0x02a4) )
#define I3C_MAS_DEV_ADDR_TABLE_LOC11_OFFSET                  ( (0x02a8) )
#define I3C_MAS_DEV_ADDR_TABLE_LOC12_OFFSET                  ( (0x02ac) )
#define I3C_MAS_DEV_ADDR_TABLE_LOC13_OFFSET                  ( (0x02b0) )
#define I3C_MAS_DEV_ADDR_TABLE_LOC14_OFFSET                  ( (0x02b4) )
#define I3C_MAS_DEV_ADDR_TABLE_LOC15_OFFSET                  ( (0x02b8) )
#define I3C_MAS_DEV_ADDR_TABLE_LOC16_OFFSET                  ( (0x02bc) )
#define I3C_MAS0_DEVICE_CTRL_ADR                           ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEVICE_CTRL_OFFSET                          ) )
#define I3C_MAS0_DEVICE_ADDR_ADR                           ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEVICE_ADDR_OFFSET                          ) )
#define I3C_MAS0_HW_CAPABILITY_ADR                         ( (I3C_MAS0_BASE_ADR + I3C_MAS_HW_CAPABILITY_OFFSET                        ) )
//#define I3C_MAS0_COMMAND_QUEUE_PORT_ADDR_ASSGN_CMD_ADR     ( (I3C_MAS0_BASE_ADR + I3C_MAS_COMMAND_QUEUE_PORT_ADDR_ASSGN_CMD_OFFSET    ) )
#define I3C_MAS0_COMMAND_QUEUE_PORT_ADR                ( (I3C_MAS0_BASE_ADR + I3C_MAS_COMMAND_QUEUE_PORT_OFFSET               ) )
//#define I3C_MAS0_COMMAND_QUEUE_PORT_TRANSFER_COMMAND_ADR   ( (I3C_MAS0_BASE_ADR + I3C_MAS_COMMAND_QUEUE_PORT_TRANSFER_COMMAND_OFFSET  ) )
//#define I3C_MAS0_COMMAND_QUEUE_PORT_SHORT_DATA_ARG_ADR     ( (I3C_MAS0_BASE_ADR + I3C_MAS_COMMAND_QUEUE_PORT_SHORT_DATA_ARG_OFFSET    ) )
//#define I3C_MAS0_COMMAND_QUEUE_PORT_TRANSFER_ARGUMENT_ADR  ( (I3C_MAS0_BASE_ADR + I3C_MAS_COMMAND_QUEUE_PORT_TRANSFER_ARGUMENT_OFFSET ) )
#define I3C_MAS0_RESPONSE_QUEUE_PORT_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_RESPONSE_QUEUE_PORT_OFFSET                  ) )
#define I3C_MAS0_RX_DATA_PORT_ADR                          ( (I3C_MAS0_BASE_ADR + I3C_MAS_RX_DATA_PORT_OFFSET                         ) )
#define I3C_MAS0_TX_DATA_PORT_ADR                          ( (I3C_MAS0_BASE_ADR + I3C_MAS_TX_DATA_PORT_OFFSET                         ) )
#define I3C_MAS0_IBI_QUEUE_DATA_ADR                        ( (I3C_MAS0_BASE_ADR + I3C_MAS_IBI_QUEUE_DATA_OFFSET                       ) )
#define I3C_MAS0_IBI_QUEUE_STATUS_ADR                      ( (I3C_MAS0_BASE_ADR + I3C_MAS_IBI_QUEUE_STATUS_OFFSET                     ) )
#define I3C_MAS0_QUEUE_THLD_CTRL_ADR                       ( (I3C_MAS0_BASE_ADR + I3C_MAS_QUEUE_THLD_CTRL_OFFSET                      ) )
#define I3C_MAS0_DATA_BUFFER_THLD_CTRL_ADR                 ( (I3C_MAS0_BASE_ADR + I3C_MAS_DATA_BUFFER_THLD_CTRL_OFFSET                ) )
#define I3C_MAS0_IBI_QUEUE_CTRL_ADR                        ( (I3C_MAS0_BASE_ADR + I3C_MAS_IBI_QUEUE_CTRL_OFFSET                       ) )
//#define I3C_MAS0_IBI_MR_REQ_REJECT_ADR                     ( (I3C_MAS0_BASE_ADR + I3C_MAS_IBI_MR_REQ_REJECT_OFFSET                    ) )
#define I3C_MAS0_IBI_SIR_REQ_REJECT_ADR                    ( (I3C_MAS0_BASE_ADR + I3C_MAS_IBI_SIR_REQ_REJECT_OFFSET                   ) )
#define I3C_MAS0_RESET_CTRL_ADR                            ( (I3C_MAS0_BASE_ADR + I3C_MAS_RESET_CTRL_OFFSET                           ) )
#define I3C_MAS0_SLV_EVENT_CTRL_ADR                        ( (I3C_MAS0_BASE_ADR + I3C_MAS_SLV_EVENT_CTRL_OFFSET                       ) )
#define I3C_MAS0_INTR_STATUS_ADR                           ( (I3C_MAS0_BASE_ADR + I3C_MAS_INTR_STATUS_OFFSET                          ) )
#define I3C_MAS0_INTR_STATUS_EN_ADR                        ( (I3C_MAS0_BASE_ADR + I3C_MAS_INTR_STATUS_EN_OFFSET                       ) )
#define I3C_MAS0_INTR_SIGNAL_EN_ADR                        ( (I3C_MAS0_BASE_ADR + I3C_MAS_INTR_SIGNAL_EN_OFFSET                       ) )
#define I3C_MAS0_INTR_FORCE_ADR                            ( (I3C_MAS0_BASE_ADR + I3C_MAS_INTR_FORCE_OFFSET                           ) )
#define I3C_MAS0_QUEUE_STATUS_LEVEL_ADR                    ( (I3C_MAS0_BASE_ADR + I3C_MAS_QUEUE_STATUS_LEVEL_OFFSET                   ) )
#define I3C_MAS0_DATA_BUFFER_STATUS_LEVEL_ADR              ( (I3C_MAS0_BASE_ADR + I3C_MAS_DATA_BUFFER_STATUS_LEVEL_OFFSET             ) )
#define I3C_MAS0_PRESENT_STATE_ADR                         ( (I3C_MAS0_BASE_ADR + I3C_MAS_PRESENT_STATE_OFFSET                        ) )
#define I3C_MAS0_CCC_DEVICE_STATUS_ADR                     ( (I3C_MAS0_BASE_ADR + I3C_MAS_CCC_DEVICE_STATUS_OFFSET                    ) )
#define I3C_MAS0_DEVICE_ADDR_TABLE_POINTER_ADR             ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEVICE_ADDR_TABLE_POINTER_OFFSET            ) )
#define I3C_MAS0_DEV_CHAR_TABLE_POINTER_ADR                ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE_POINTER_OFFSET               ) )
//#define I3C_MAS0_CCC_PARAM_TABLE_POINTER_ADR               ( (I3C_MAS0_BASE_ADR + I3C_MAS_CCC_PARAM_TABLE_POINTER_OFFSET              ) )
#define I3C_MAS0_VENDOR_SPECIFIC_REG_POINTER_ADR           ( (I3C_MAS0_BASE_ADR + I3C_MAS_VENDOR_SPECIFIC_REG_POINTER_OFFSET          ) )
#define I3C_MAS0_SLV_PID_VALUE_ADR                         ( (I3C_MAS0_BASE_ADR + I3C_MAS_SLV_PID_VALUE_OFFSET                        ) )
#define I3C_MAS0_SLV_CHAR_CTRL_ADR                         ( (I3C_MAS0_BASE_ADR + I3C_MAS_SLV_CHAR_CTRL_OFFSET                        ) )
#define I3C_MAS0_SLV_MAX_LEN_ADR                           ( (I3C_MAS0_BASE_ADR + I3C_MAS_SLV_MAX_LEN_OFFSET                          ) )
#define I3C_MAS0_MAX_READ_TURNAROUND_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_MAX_READ_TURNAROUND_OFFSET                  ) )
#define I3C_MAS0_MAX_DATA_SPEED_ADR                        ( (I3C_MAS0_BASE_ADR + I3C_MAS_MAX_DATA_SPEED_OFFSET                       ) )
#define I3C_MAS0_SLV_DEBUG_STATUS_ADR                      ( (I3C_MAS0_BASE_ADR + I3C_MAS_SLV_DEBUG_STATUS_OFFSET                     ) )
#define I3C_MAS0_SLV_INTR_REQ_ADR                          ( (I3C_MAS0_BASE_ADR + I3C_MAS_SLV_INTR_REQ_OFFSET                         ) )
#define I3C_MAS0_SLV_TSX_SYMBL_TIMING_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SLV_TSX_SYMBL_TIMING_OFFSET                 ) )
#define I3C_MAS0_DEVICE_CTRL_EXTENDED_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEVICE_CTRL_EXTENDED_OFFSET                 ) )
#define I3C_MAS0_SCL_I3C_OD_TIMING_ADR                     ( (I3C_MAS0_BASE_ADR + I3C_MAS_SCL_I3C_OD_TIMING_OFFSET                    ) )
#define I3C_MAS0_SCL_I3C_PP_TIMING_ADR                     ( (I3C_MAS0_BASE_ADR + I3C_MAS_SCL_I3C_PP_TIMING_OFFSET                    ) )
#define I3C_MAS0_SCL_I2C_FM_TIMING_ADR                     ( (I3C_MAS0_BASE_ADR + I3C_MAS_SCL_I2C_FM_TIMING_OFFSET                    ) )
#define I3C_MAS0_SCL_I2C_FMP_TIMING_ADR                    ( (I3C_MAS0_BASE_ADR + I3C_MAS_SCL_I2C_FMP_TIMING_OFFSET                   ) )
#define I3C_MAS0_SCL_EXT_LCNT_TIMING_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_SCL_EXT_LCNT_TIMING_OFFSET                  ) )
#define I3C_MAS0_SCL_EXT_TERMN_LCNT_TIMING_ADR             ( (I3C_MAS0_BASE_ADR + I3C_MAS_SCL_EXT_TERMN_LCNT_TIMING_OFFSET            ) )
#define I3C_MAS0_BUS_FREE_TIMING_ADR                       ( (I3C_MAS0_BASE_ADR + I3C_MAS_BUS_FREE_TIMING_OFFSET                      ) )
#define I3C_MAS0_BUS_IDLE_TIMING_ADR                       ( (I3C_MAS0_BASE_ADR + I3C_MAS_BUS_IDLE_TIMING_OFFSET                      ) )
#define I3C_MAS0_I3C_VER_ID_ADR                            ( (I3C_MAS0_BASE_ADR + I3C_MAS_I3C_VER_ID_OFFSET                           ) )
#define I3C_MAS0_I3C_VER_TYPE_ADR                          ( (I3C_MAS0_BASE_ADR + I3C_MAS_I3C_VER_TYPE_OFFSET                         ) )
#define I3C_MAS0_EXTENDED_CAPABILITY_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_EXTENDED_CAPABILITY_OFFSET                  ) )
#define I3C_MAS0_SLAVE_CONFIG_ADR                          ( (I3C_MAS0_BASE_ADR + I3C_MAS_SLAVE_CONFIG_OFFSET                         ) )
#define I3C_MAS0_DEV_CHAR_TABLE1_LOC1_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE1_LOC1_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE1_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE1_OFFSET                  ) )
#define I3C_MAS0_DEV_CHAR_TABLE1_LOC2_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE1_LOC2_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE2_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE2_OFFSET                  ) )
#define I3C_MAS0_DEV_CHAR_TABLE1_LOC3_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE1_LOC3_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE3_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE3_OFFSET                  ) )
#define I3C_MAS0_DEV_CHAR_TABLE1_LOC4_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE1_LOC4_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE4_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE4_OFFSET                  ) )
#define I3C_MAS0_DEV_CHAR_TABLE2_LOC1_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE2_LOC1_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE5_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE5_OFFSET                  ) )
#define I3C_MAS0_DEV_CHAR_TABLE2_LOC2_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE2_LOC2_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE6_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE6_OFFSET                  ) )
#define I3C_MAS0_DEV_CHAR_TABLE2_LOC3_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE2_LOC3_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE7_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE7_OFFSET                  ) )
#define I3C_MAS0_DEV_CHAR_TABLE2_LOC4_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE2_LOC4_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE8_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE8_OFFSET                  ) )
#define I3C_MAS0_DEV_CHAR_TABLE3_LOC1_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE3_LOC1_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE9_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE9_OFFSET                  ) )
#define I3C_MAS0_DEV_CHAR_TABLE3_LOC2_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE3_LOC2_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE10_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE10_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE3_LOC3_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE3_LOC3_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE11_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE11_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE3_LOC4_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE3_LOC4_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE12_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE12_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE4_LOC1_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE4_LOC1_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE13_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE13_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE4_LOC2_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE4_LOC2_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE14_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE14_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE4_LOC3_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE4_LOC3_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE15_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE15_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE4_LOC4_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE4_LOC4_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE16_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE16_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE5_LOC1_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE5_LOC1_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE17_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE17_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE5_LOC2_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE5_LOC2_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE18_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE18_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE5_LOC3_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE5_LOC3_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE19_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE19_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE5_LOC4_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE5_LOC4_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE20_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE20_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE6_LOC1_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE6_LOC1_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE21_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE21_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE6_LOC2_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE6_LOC2_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE22_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE22_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE6_LOC3_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE6_LOC3_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE23_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE23_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE24_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE24_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE6_LOC4_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE6_LOC4_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE7_LOC1_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE7_LOC1_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE25_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE25_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE7_LOC2_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE7_LOC2_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE26_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE26_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE7_LOC3_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE7_LOC3_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE27_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE27_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE7_LOC4_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE7_LOC4_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE28_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE28_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE8_LOC1_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE8_LOC1_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE29_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE29_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE8_LOC2_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE8_LOC2_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE30_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE30_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE8_LOC3_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE8_LOC3_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE31_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE31_OFFSET                 ) )
#define I3C_MAS0_SEC_DEV_CHAR_TABLE32_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE32_OFFSET                 ) )
#define I3C_MAS0_DEV_CHAR_TABLE8_LOC4_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE8_LOC4_OFFSET                 ) )
#define I3C_MAS0_DEV_ADDR_TABLE_LOC1_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC1_OFFSET                  ) )
#define I3C_MAS0_DEV_ADDR_TABLE_LOC2_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC2_OFFSET                  ) )
#define I3C_MAS0_DEV_ADDR_TABLE_LOC3_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC3_OFFSET                  ) )
#define I3C_MAS0_DEV_ADDR_TABLE_LOC4_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC4_OFFSET                  ) )
#define I3C_MAS0_DEV_ADDR_TABLE_LOC5_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC5_OFFSET                  ) )
#define I3C_MAS0_DEV_ADDR_TABLE_LOC6_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC6_OFFSET                  ) )
#define I3C_MAS0_DEV_ADDR_TABLE_LOC7_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC7_OFFSET                  ) )
#define I3C_MAS0_DEV_ADDR_TABLE_LOC8_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC8_OFFSET                  ) )
#define I3C_MAS0_DEV_ADDR_TABLE_LOC9_ADR                   ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC9_OFFSET                  ) )
#define I3C_MAS0_DEV_ADDR_TABLE_LOC10_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC10_OFFSET                 ) )
#define I3C_MAS0_DEV_ADDR_TABLE_LOC11_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC11_OFFSET                 ) )
#define I3C_MAS0_DEV_ADDR_TABLE_LOC12_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC12_OFFSET                 ) )
#define I3C_MAS0_DEV_ADDR_TABLE_LOC13_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC13_OFFSET                 ) )
#define I3C_MAS0_DEV_ADDR_TABLE_LOC14_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC14_OFFSET                 ) )
#define I3C_MAS0_DEV_ADDR_TABLE_LOC15_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC15_OFFSET                 ) )
#define I3C_MAS0_DEV_ADDR_TABLE_LOC16_ADR                  ( (I3C_MAS0_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC16_OFFSET                 ) )
#define I3C_MAS1_DEVICE_CTRL_ADR                           ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEVICE_CTRL_OFFSET                          ) )
#define I3C_MAS1_DEVICE_ADDR_ADR                           ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEVICE_ADDR_OFFSET                          ) )
#define I3C_MAS1_HW_CAPABILITY_ADR                         ( (I3C_MAS1_BASE_ADR + I3C_MAS_HW_CAPABILITY_OFFSET                        ) )
//#define I3C_MAS1_COMMAND_QUEUE_PORT_ADDR_ASSGN_CMD_ADR     ( (I3C_MAS1_BASE_ADR + I3C_MAS_COMMAND_QUEUE_PORT_ADDR_ASSGN_CMD_OFFSET    ) )
#define I3C_MAS1_COMMAND_QUEUE_PORT_ADR                    ( (I3C_MAS1_BASE_ADR + I3C_MAS_COMMAND_QUEUE_PORT_OFFSET               ) )
//#define I3C_MAS1_COMMAND_QUEUE_PORT_TRANSFER_COMMAND_ADR   ( (I3C_MAS1_BASE_ADR + I3C_MAS_COMMAND_QUEUE_PORT_TRANSFER_COMMAND_OFFSET  ) )
//#define I3C_MAS1_COMMAND_QUEUE_PORT_SHORT_DATA_ARG_ADR     ( (I3C_MAS1_BASE_ADR + I3C_MAS_COMMAND_QUEUE_PORT_SHORT_DATA_ARG_OFFSET    ) )
//#define I3C_MAS1_COMMAND_QUEUE_PORT_TRANSFER_ARGUMENT_ADR  ( (I3C_MAS1_BASE_ADR + I3C_MAS_COMMAND_QUEUE_PORT_TRANSFER_ARGUMENT_OFFSET ) )
#define I3C_MAS1_RESPONSE_QUEUE_PORT_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_RESPONSE_QUEUE_PORT_OFFSET                  ) )
#define I3C_MAS1_RX_DATA_PORT_ADR                          ( (I3C_MAS1_BASE_ADR + I3C_MAS_RX_DATA_PORT_OFFSET                         ) )
#define I3C_MAS1_TX_DATA_PORT_ADR                          ( (I3C_MAS1_BASE_ADR + I3C_MAS_TX_DATA_PORT_OFFSET                         ) )
#define I3C_MAS1_IBI_QUEUE_DATA_ADR                        ( (I3C_MAS1_BASE_ADR + I3C_MAS_IBI_QUEUE_DATA_OFFSET                       ) )
#define I3C_MAS1_IBI_QUEUE_STATUS_ADR                      ( (I3C_MAS1_BASE_ADR + I3C_MAS_IBI_QUEUE_STATUS_OFFSET                     ) )
#define I3C_MAS1_QUEUE_THLD_CTRL_ADR                       ( (I3C_MAS1_BASE_ADR + I3C_MAS_QUEUE_THLD_CTRL_OFFSET                      ) )
#define I3C_MAS1_DATA_BUFFER_THLD_CTRL_ADR                 ( (I3C_MAS1_BASE_ADR + I3C_MAS_DATA_BUFFER_THLD_CTRL_OFFSET                ) )
#define I3C_MAS1_IBI_QUEUE_CTRL_ADR                        ( (I3C_MAS1_BASE_ADR + I3C_MAS_IBI_QUEUE_CTRL_OFFSET                       ) )
//#define I3C_MAS1_IBI_MR_REQ_REJECT_ADR                     ( (I3C_MAS1_BASE_ADR + I3C_MAS_IBI_MR_REQ_REJECT_OFFSET                    ) )
#define I3C_MAS1_IBI_SIR_REQ_REJECT_ADR                    ( (I3C_MAS1_BASE_ADR + I3C_MAS_IBI_SIR_REQ_REJECT_OFFSET                   ) )
#define I3C_MAS1_RESET_CTRL_ADR                            ( (I3C_MAS1_BASE_ADR + I3C_MAS_RESET_CTRL_OFFSET                           ) )
#define I3C_MAS1_SLV_EVENT_CTRL_ADR                        ( (I3C_MAS1_BASE_ADR + I3C_MAS_SLV_EVENT_CTRL_OFFSET                       ) )
#define I3C_MAS1_INTR_STATUS_ADR                           ( (I3C_MAS1_BASE_ADR + I3C_MAS_INTR_STATUS_OFFSET                          ) )
#define I3C_MAS1_INTR_STATUS_EN_ADR                        ( (I3C_MAS1_BASE_ADR + I3C_MAS_INTR_STATUS_EN_OFFSET                       ) )
#define I3C_MAS1_INTR_SIGNAL_EN_ADR                        ( (I3C_MAS1_BASE_ADR + I3C_MAS_INTR_SIGNAL_EN_OFFSET                       ) )
#define I3C_MAS1_INTR_FORCE_ADR                            ( (I3C_MAS1_BASE_ADR + I3C_MAS_INTR_FORCE_OFFSET                           ) )
#define I3C_MAS1_QUEUE_STATUS_LEVEL_ADR                    ( (I3C_MAS1_BASE_ADR + I3C_MAS_QUEUE_STATUS_LEVEL_OFFSET                   ) )
#define I3C_MAS1_DATA_BUFFER_STATUS_LEVEL_ADR              ( (I3C_MAS1_BASE_ADR + I3C_MAS_DATA_BUFFER_STATUS_LEVEL_OFFSET             ) )
#define I3C_MAS1_PRESENT_STATE_ADR                         ( (I3C_MAS1_BASE_ADR + I3C_MAS_PRESENT_STATE_OFFSET                        ) )
#define I3C_MAS1_CCC_DEVICE_STATUS_ADR                     ( (I3C_MAS1_BASE_ADR + I3C_MAS_CCC_DEVICE_STATUS_OFFSET                    ) )
#define I3C_MAS1_DEVICE_ADDR_TABLE_POINTER_ADR             ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEVICE_ADDR_TABLE_POINTER_OFFSET            ) )
#define I3C_MAS1_DEV_CHAR_TABLE_POINTER_ADR                ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE_POINTER_OFFSET               ) )
//#define I3C_MAS1_CCC_PARAM_TABLE_POINTER_ADR               ( (I3C_MAS1_BASE_ADR + I3C_MAS_CCC_PARAM_TABLE_POINTER_OFFSET              ) )
#define I3C_MAS1_VENDOR_SPECIFIC_REG_POINTER_ADR           ( (I3C_MAS1_BASE_ADR + I3C_MAS_VENDOR_SPECIFIC_REG_POINTER_OFFSET          ) )
#define I3C_MAS1_SLV_PID_VALUE_ADR                         ( (I3C_MAS1_BASE_ADR + I3C_MAS_SLV_PID_VALUE_OFFSET                        ) )
#define I3C_MAS1_SLV_CHAR_CTRL_ADR                         ( (I3C_MAS1_BASE_ADR + I3C_MAS_SLV_CHAR_CTRL_OFFSET                        ) )
#define I3C_MAS1_SLV_MAX_LEN_ADR                           ( (I3C_MAS1_BASE_ADR + I3C_MAS_SLV_MAX_LEN_OFFSET                          ) )
#define I3C_MAS1_MAX_READ_TURNAROUND_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_MAX_READ_TURNAROUND_OFFSET                  ) )
#define I3C_MAS1_MAX_DATA_SPEED_ADR                        ( (I3C_MAS1_BASE_ADR + I3C_MAS_MAX_DATA_SPEED_OFFSET                       ) )
#define I3C_MAS1_SLV_DEBUG_STATUS_ADR                      ( (I3C_MAS1_BASE_ADR + I3C_MAS_SLV_DEBUG_STATUS_OFFSET                     ) )
#define I3C_MAS1_SLV_INTR_REQ_ADR                          ( (I3C_MAS1_BASE_ADR + I3C_MAS_SLV_INTR_REQ_OFFSET                         ) )
#define I3C_MAS1_SLV_TSX_SYMBL_TIMING_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SLV_TSX_SYMBL_TIMING_OFFSET                 ) )
#define I3C_MAS1_DEVICE_CTRL_EXTENDED_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEVICE_CTRL_EXTENDED_OFFSET                 ) )
#define I3C_MAS1_SCL_I3C_OD_TIMING_ADR                     ( (I3C_MAS1_BASE_ADR + I3C_MAS_SCL_I3C_OD_TIMING_OFFSET                    ) )
#define I3C_MAS1_SCL_I3C_PP_TIMING_ADR                     ( (I3C_MAS1_BASE_ADR + I3C_MAS_SCL_I3C_PP_TIMING_OFFSET                    ) )
#define I3C_MAS1_SCL_I2C_FM_TIMING_ADR                     ( (I3C_MAS1_BASE_ADR + I3C_MAS_SCL_I2C_FM_TIMING_OFFSET                    ) )
#define I3C_MAS1_SCL_I2C_FMP_TIMING_ADR                    ( (I3C_MAS1_BASE_ADR + I3C_MAS_SCL_I2C_FMP_TIMING_OFFSET                   ) )
#define I3C_MAS1_SCL_EXT_LCNT_TIMING_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_SCL_EXT_LCNT_TIMING_OFFSET                  ) )
#define I3C_MAS1_SCL_EXT_TERMN_LCNT_TIMING_ADR             ( (I3C_MAS1_BASE_ADR + I3C_MAS_SCL_EXT_TERMN_LCNT_TIMING_OFFSET            ) )
#define I3C_MAS1_BUS_FREE_TIMING_ADR                       ( (I3C_MAS1_BASE_ADR + I3C_MAS_BUS_FREE_TIMING_OFFSET                      ) )
//#define I3C_MAS1_SLV_BUS_AVAIL_TIMING_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SLV_BUS_AVAIL_TIMING_OFFSET                 ) )
#define I3C_MAS1_BUS_IDLE_TIMING_ADR                       ( (I3C_MAS1_BASE_ADR + I3C_MAS_BUS_IDLE_TIMING_OFFSET                      ) )
#define I3C_MAS1_I3C_VER_ID_ADR                            ( (I3C_MAS1_BASE_ADR + I3C_MAS_I3C_VER_ID_OFFSET                           ) )
#define I3C_MAS1_I3C_VER_TYPE_ADR                          ( (I3C_MAS1_BASE_ADR + I3C_MAS_I3C_VER_TYPE_OFFSET                         ) )
#define I3C_MAS1_EXTENDED_CAPABILITY_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_EXTENDED_CAPABILITY_OFFSET                  ) )
#define I3C_MAS1_SLAVE_CONFIG_ADR                          ( (I3C_MAS1_BASE_ADR + I3C_MAS_SLAVE_CONFIG_OFFSET                         ) )
#define I3C_MAS1_DEV_CHAR_TABLE1_LOC1_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE1_LOC1_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE1_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE1_OFFSET                  ) )
#define I3C_MAS1_DEV_CHAR_TABLE1_LOC2_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE1_LOC2_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE2_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE2_OFFSET                  ) )
#define I3C_MAS1_DEV_CHAR_TABLE1_LOC3_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE1_LOC3_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE3_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE3_OFFSET                  ) )
#define I3C_MAS1_DEV_CHAR_TABLE1_LOC4_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE1_LOC4_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE4_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE4_OFFSET                  ) )
#define I3C_MAS1_DEV_CHAR_TABLE2_LOC1_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE2_LOC1_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE5_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE5_OFFSET                  ) )
#define I3C_MAS1_DEV_CHAR_TABLE2_LOC2_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE2_LOC2_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE6_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE6_OFFSET                  ) )
#define I3C_MAS1_DEV_CHAR_TABLE2_LOC3_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE2_LOC3_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE7_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE7_OFFSET                  ) )
#define I3C_MAS1_DEV_CHAR_TABLE2_LOC4_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE2_LOC4_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE8_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE8_OFFSET                  ) )
#define I3C_MAS1_DEV_CHAR_TABLE3_LOC1_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE3_LOC1_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE9_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE9_OFFSET                  ) )
#define I3C_MAS1_DEV_CHAR_TABLE3_LOC2_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE3_LOC2_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE10_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE10_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE3_LOC3_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE3_LOC3_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE11_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE11_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE3_LOC4_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE3_LOC4_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE12_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE12_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE4_LOC1_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE4_LOC1_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE13_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE13_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE4_LOC2_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE4_LOC2_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE14_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE14_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE4_LOC3_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE4_LOC3_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE15_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE15_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE4_LOC4_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE4_LOC4_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE16_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE16_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE5_LOC1_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE5_LOC1_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE17_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE17_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE5_LOC2_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE5_LOC2_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE18_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE18_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE5_LOC3_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE5_LOC3_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE19_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE19_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE5_LOC4_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE5_LOC4_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE20_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE20_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE6_LOC1_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE6_LOC1_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE21_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE21_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE6_LOC2_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE6_LOC2_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE22_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE22_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE6_LOC3_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE6_LOC3_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE23_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE23_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE24_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE24_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE6_LOC4_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE6_LOC4_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE7_LOC1_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE7_LOC1_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE25_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE25_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE7_LOC2_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE7_LOC2_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE26_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE26_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE7_LOC3_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE7_LOC3_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE27_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE27_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE7_LOC4_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE7_LOC4_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE28_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE28_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE8_LOC1_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE8_LOC1_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE29_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE29_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE8_LOC2_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE8_LOC2_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE30_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE30_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE8_LOC3_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE8_LOC3_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE31_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE31_OFFSET                 ) )
#define I3C_MAS1_SEC_DEV_CHAR_TABLE32_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE32_OFFSET                 ) )
#define I3C_MAS1_DEV_CHAR_TABLE8_LOC4_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE8_LOC4_OFFSET                 ) )
#define I3C_MAS1_DEV_ADDR_TABLE_LOC1_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC1_OFFSET                  ) )
#define I3C_MAS1_DEV_ADDR_TABLE_LOC2_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC2_OFFSET                  ) )
#define I3C_MAS1_DEV_ADDR_TABLE_LOC3_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC3_OFFSET                  ) )
#define I3C_MAS1_DEV_ADDR_TABLE_LOC4_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC4_OFFSET                  ) )
#define I3C_MAS1_DEV_ADDR_TABLE_LOC5_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC5_OFFSET                  ) )
#define I3C_MAS1_DEV_ADDR_TABLE_LOC6_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC6_OFFSET                  ) )
#define I3C_MAS1_DEV_ADDR_TABLE_LOC7_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC7_OFFSET                  ) )
#define I3C_MAS1_DEV_ADDR_TABLE_LOC8_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC8_OFFSET                  ) )
#define I3C_MAS1_DEV_ADDR_TABLE_LOC9_ADR                   ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC9_OFFSET                  ) )
#define I3C_MAS1_DEV_ADDR_TABLE_LOC10_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC10_OFFSET                 ) )
#define I3C_MAS1_DEV_ADDR_TABLE_LOC11_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC11_OFFSET                 ) )
#define I3C_MAS1_DEV_ADDR_TABLE_LOC12_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC12_OFFSET                 ) )
#define I3C_MAS1_DEV_ADDR_TABLE_LOC13_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC13_OFFSET                 ) )
#define I3C_MAS1_DEV_ADDR_TABLE_LOC14_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC14_OFFSET                 ) )
#define I3C_MAS1_DEV_ADDR_TABLE_LOC15_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC15_OFFSET                 ) )
#define I3C_MAS1_DEV_ADDR_TABLE_LOC16_ADR                  ( (I3C_MAS1_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC16_OFFSET                 ) )
#define I3C_SLV0_DEVICE_CTRL_ADR                           ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEVICE_CTRL_OFFSET                        ) )
#define I3C_MAS2_DEVICE_CTRL_ADR                           ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEVICE_CTRL_OFFSET                          ) )
#define I3C_MAS2_DEVICE_ADDR_ADR                           ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEVICE_ADDR_OFFSET                          ) )
#define I3C_MAS2_HW_CAPABILITY_ADR                         ( (I3C_MAS2_BASE_ADR + I3C_MAS_HW_CAPABILITY_OFFSET                        ) )
//#define I3C_MAS2_COMMAND_QUEUE_PORT_ADDR_ASSGN_CMD_ADR     ( (I3C_MAS2_BASE_ADR + I3C_MAS_COMMAND_QUEUE_PORT_ADDR_ASSGN_CMD_OFFSET    ) )
#define I3C_MAS2_COMMAND_QUEUE_PORT_ADR                    ( (I3C_MAS2_BASE_ADR + I3C_MAS_COMMAND_QUEUE_PORT_OFFSET                   ) )
//#define I3C_MAS2_COMMAND_QUEUE_PORT_TRANSFER_COMMAND_ADR   ( (I3C_MAS2_BASE_ADR + I3C_MAS_COMMAND_QUEUE_PORT_TRANSFER_COMMAND_OFFSET  ) )
//#define I3C_MAS2_COMMAND_QUEUE_PORT_SHORT_DATA_ARG_ADR     ( (I3C_MAS2_BASE_ADR + I3C_MAS_COMMAND_QUEUE_PORT_SHORT_DATA_ARG_OFFSET    ) )
//#define I3C_MAS2_COMMAND_QUEUE_PORT_TRANSFER_ARGUMENT_ADR  ( (I3C_MAS2_BASE_ADR + I3C_MAS_COMMAND_QUEUE_PORT_TRANSFER_ARGUMENT_OFFSET ) )
#define I3C_MAS2_RESPONSE_QUEUE_PORT_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_RESPONSE_QUEUE_PORT_OFFSET                  ) )
#define I3C_MAS2_RX_DATA_PORT_ADR                          ( (I3C_MAS2_BASE_ADR + I3C_MAS_RX_DATA_PORT_OFFSET                         ) )
#define I3C_MAS2_TX_DATA_PORT_ADR                          ( (I3C_MAS2_BASE_ADR + I3C_MAS_TX_DATA_PORT_OFFSET                         ) )
#define I3C_MAS2_IBI_QUEUE_DATA_ADR                        ( (I3C_MAS2_BASE_ADR + I3C_MAS_IBI_QUEUE_DATA_OFFSET                       ) )
#define I3C_MAS2_IBI_QUEUE_STATUS_ADR                      ( (I3C_MAS2_BASE_ADR + I3C_MAS_IBI_QUEUE_STATUS_OFFSET                     ) )
#define I3C_MAS2_QUEUE_THLD_CTRL_ADR                       ( (I3C_MAS2_BASE_ADR + I3C_MAS_QUEUE_THLD_CTRL_OFFSET                      ) )
#define I3C_MAS2_DATA_BUFFER_THLD_CTRL_ADR                 ( (I3C_MAS2_BASE_ADR + I3C_MAS_DATA_BUFFER_THLD_CTRL_OFFSET                ) )
#define I3C_MAS2_IBI_QUEUE_CTRL_ADR                        ( (I3C_MAS2_BASE_ADR + I3C_MAS_IBI_QUEUE_CTRL_OFFSET                       ) )
//#define I3C_MAS2_IBI_MR_REQ_REJECT_ADR                     ( (I3C_MAS2_BASE_ADR + I3C_MAS_IBI_MR_REQ_REJECT_OFFSET                    ) )
#define I3C_MAS2_IBI_SIR_REQ_REJECT_ADR                    ( (I3C_MAS2_BASE_ADR + I3C_MAS_IBI_SIR_REQ_REJECT_OFFSET                   ) )
#define I3C_MAS2_RESET_CTRL_ADR                            ( (I3C_MAS2_BASE_ADR + I3C_MAS_RESET_CTRL_OFFSET                           ) )
#define I3C_MAS2_SLV_EVENT_CTRL_ADR                        ( (I3C_MAS2_BASE_ADR + I3C_MAS_SLV_EVENT_CTRL_OFFSET                       ) )
#define I3C_MAS2_INTR_STATUS_ADR                           ( (I3C_MAS2_BASE_ADR + I3C_MAS_INTR_STATUS_OFFSET                          ) )
#define I3C_MAS2_INTR_STATUS_EN_ADR                        ( (I3C_MAS2_BASE_ADR + I3C_MAS_INTR_STATUS_EN_OFFSET                       ) )
#define I3C_MAS2_INTR_SIGNAL_EN_ADR                        ( (I3C_MAS2_BASE_ADR + I3C_MAS_INTR_SIGNAL_EN_OFFSET                       ) )
#define I3C_MAS2_INTR_FORCE_ADR                            ( (I3C_MAS2_BASE_ADR + I3C_MAS_INTR_FORCE_OFFSET                           ) )
#define I3C_MAS2_QUEUE_STATUS_LEVEL_ADR                    ( (I3C_MAS2_BASE_ADR + I3C_MAS_QUEUE_STATUS_LEVEL_OFFSET                   ) )
#define I3C_MAS2_DATA_BUFFER_STATUS_LEVEL_ADR              ( (I3C_MAS2_BASE_ADR + I3C_MAS_DATA_BUFFER_STATUS_LEVEL_OFFSET             ) )
#define I3C_MAS2_PRESENT_STATE_ADR                         ( (I3C_MAS2_BASE_ADR + I3C_MAS_PRESENT_STATE_OFFSET                        ) )
#define I3C_MAS2_CCC_DEVICE_STATUS_ADR                     ( (I3C_MAS2_BASE_ADR + I3C_MAS_CCC_DEVICE_STATUS_OFFSET                    ) )
#define I3C_MAS2_DEVICE_ADDR_TABLE_POINTER_ADR             ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEVICE_ADDR_TABLE_POINTER_OFFSET            ) )
#define I3C_MAS2_DEV_CHAR_TABLE_POINTER_ADR                ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE_POINTER_OFFSET               ) )
//#define I3C_MAS2_CCC_PARAM_TABLE_POINTER_ADR               ( (I3C_MAS2_BASE_ADR + I3C_MAS_CCC_PARAM_TABLE_POINTER_OFFSET              ) )
#define I3C_MAS2_VENDOR_SPECIFIC_REG_POINTER_ADR           ( (I3C_MAS2_BASE_ADR + I3C_MAS_VENDOR_SPECIFIC_REG_POINTER_OFFSET          ) )
#define I3C_MAS2_SLV_PID_VALUE_ADR                         ( (I3C_MAS2_BASE_ADR + I3C_MAS_SLV_PID_VALUE_OFFSET                        ) )
#define I3C_MAS2_SLV_CHAR_CTRL_ADR                         ( (I3C_MAS2_BASE_ADR + I3C_MAS_SLV_CHAR_CTRL_OFFSET                        ) )
#define I3C_MAS2_SLV_MAX_LEN_ADR                           ( (I3C_MAS2_BASE_ADR + I3C_MAS_SLV_MAX_LEN_OFFSET                          ) )
#define I3C_MAS2_MAX_READ_TURNAROUND_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_MAX_READ_TURNAROUND_OFFSET                  ) )
#define I3C_MAS2_MAX_DATA_SPEED_ADR                        ( (I3C_MAS2_BASE_ADR + I3C_MAS_MAX_DATA_SPEED_OFFSET                       ) )
#define I3C_MAS2_SLV_DEBUG_STATUS_ADR                      ( (I3C_MAS2_BASE_ADR + I3C_MAS_SLV_DEBUG_STATUS_OFFSET                     ) )
#define I3C_MAS2_SLV_INTR_REQ_ADR                          ( (I3C_MAS2_BASE_ADR + I3C_MAS_SLV_INTR_REQ_OFFSET                         ) )
#define I3C_MAS2_SLV_TSX_SYMBL_TIMING_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SLV_TSX_SYMBL_TIMING_OFFSET                 ) )
#define I3C_MAS2_DEVICE_CTRL_EXTENDED_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEVICE_CTRL_EXTENDED_OFFSET                 ) )
#define I3C_MAS2_SCL_I3C_OD_TIMING_ADR                     ( (I3C_MAS2_BASE_ADR + I3C_MAS_SCL_I3C_OD_TIMING_OFFSET                      ) )
#define I3C_MAS2_SCL_I3C_PP_TIMING_ADR                     ( (I3C_MAS2_BASE_ADR + I3C_MAS_SCL_I3C_PP_TIMING_OFFSET                      ) )
#define I3C_MAS2_SCL_I2C_FM_TIMING_ADR                     ( (I3C_MAS2_BASE_ADR + I3C_MAS_SCL_I2C_FM_TIMING_OFFSET                    ) )
#define I3C_MAS2_SCL_I2C_FMP_TIMING_ADR                    ( (I3C_MAS2_BASE_ADR + I3C_MAS_SCL_I2C_FMP_TIMING_OFFSET                   ) )
#define I3C_MAS2_SCL_EXT_LCNT_TIMING_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_SCL_EXT_LCNT_TIMING_OFFSET                  ) )
#define I3C_MAS2_SCL_EXT_TERMN_LCNT_TIMING_ADR             ( (I3C_MAS2_BASE_ADR + I3C_MAS_SCL_EXT_TERMN_LCNT_TIMING_OFFSET            ) )
#define I3C_MAS2_BUS_FREE_TIMING_ADR                       ( (I3C_MAS2_BASE_ADR + I3C_MAS_BUS_FREE_TIMING_OFFSET                      ) )
//#define I3C_MAS2_SLV_BUS_AVAIL_TIMING_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SLV_BUS_AVAIL_TIMING_OFFSET                 ) )
#define I3C_MAS2_BUS_IDLE_TIMING_ADR                       ( (I3C_MAS2_BASE_ADR + I3C_MAS_BUS_IDLE_TIMING_OFFSET                      ) )
#define I3C_MAS2_I3C_VER_ID_ADR                            ( (I3C_MAS2_BASE_ADR + I3C_MAS_I3C_VER_ID_OFFSET                           ) )
#define I3C_MAS2_I3C_VER_TYPE_ADR                          ( (I3C_MAS2_BASE_ADR + I3C_MAS_I3C_VER_TYPE_OFFSET                         ) )
#define I3C_MAS2_EXTENDED_CAPABILITY_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_EXTENDED_CAPABILITY_OFFSET                  ) )
#define I3C_MAS2_SLAVE_CONFIG_ADR                          ( (I3C_MAS2_BASE_ADR + I3C_MAS_SLAVE_CONFIG_OFFSET                         ) )
#define I3C_MAS2_DEV_CHAR_TABLE1_LOC1_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE1_LOC1_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE1_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE1_OFFSET                  ) )
#define I3C_MAS2_DEV_CHAR_TABLE1_LOC2_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE1_LOC2_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE2_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE2_OFFSET                  ) )
#define I3C_MAS2_DEV_CHAR_TABLE1_LOC3_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE1_LOC3_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE3_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE3_OFFSET                  ) )
#define I3C_MAS2_DEV_CHAR_TABLE1_LOC4_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE1_LOC4_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE4_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE4_OFFSET                  ) )
#define I3C_MAS2_DEV_CHAR_TABLE2_LOC1_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE2_LOC1_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE5_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE5_OFFSET                  ) )
#define I3C_MAS2_DEV_CHAR_TABLE2_LOC2_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE2_LOC2_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE6_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE6_OFFSET                  ) )
#define I3C_MAS2_DEV_CHAR_TABLE2_LOC3_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE2_LOC3_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE7_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE7_OFFSET                  ) )
#define I3C_MAS2_DEV_CHAR_TABLE2_LOC4_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE2_LOC4_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE8_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE8_OFFSET                  ) )
#define I3C_MAS2_DEV_CHAR_TABLE3_LOC1_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE3_LOC1_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE9_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE9_OFFSET                  ) )
#define I3C_MAS2_DEV_CHAR_TABLE3_LOC2_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE3_LOC2_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE10_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE10_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE3_LOC3_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE3_LOC3_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE11_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE11_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE3_LOC4_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE3_LOC4_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE12_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE12_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE4_LOC1_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE4_LOC1_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE13_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE13_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE4_LOC2_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE4_LOC2_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE14_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE14_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE4_LOC3_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE4_LOC3_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE15_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE15_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE4_LOC4_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE4_LOC4_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE16_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE16_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE5_LOC1_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE5_LOC1_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE17_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE17_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE5_LOC2_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE5_LOC2_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE18_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE18_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE5_LOC3_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE5_LOC3_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE19_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE19_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE5_LOC4_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE5_LOC4_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE20_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE20_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE6_LOC1_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE6_LOC1_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE21_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE21_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE6_LOC2_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE6_LOC2_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE22_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE22_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE6_LOC3_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE6_LOC3_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE23_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE23_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE24_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE24_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE6_LOC4_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE6_LOC4_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE7_LOC1_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE7_LOC1_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE25_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE25_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE7_LOC2_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE7_LOC2_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE26_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE26_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE7_LOC3_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE7_LOC3_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE27_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE27_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE7_LOC4_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE7_LOC4_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE28_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE28_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE8_LOC1_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE8_LOC1_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE29_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE29_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE8_LOC2_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE8_LOC2_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE30_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE30_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE8_LOC3_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE8_LOC3_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE31_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE31_OFFSET                 ) )
#define I3C_MAS2_SEC_DEV_CHAR_TABLE32_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_SEC_DEV_CHAR_TABLE32_OFFSET                 ) )
#define I3C_MAS2_DEV_CHAR_TABLE8_LOC4_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_CHAR_TABLE8_LOC4_OFFSET                 ) )
#define I3C_MAS2_DEV_ADDR_TABLE_LOC1_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC1_OFFSET                  ) )
#define I3C_MAS2_DEV_ADDR_TABLE_LOC2_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC2_OFFSET                  ) )
#define I3C_MAS2_DEV_ADDR_TABLE_LOC3_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC3_OFFSET                  ) )
#define I3C_MAS2_DEV_ADDR_TABLE_LOC4_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC4_OFFSET                  ) )
#define I3C_MAS2_DEV_ADDR_TABLE_LOC5_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC5_OFFSET                  ) )
#define I3C_MAS2_DEV_ADDR_TABLE_LOC6_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC6_OFFSET                  ) )
#define I3C_MAS2_DEV_ADDR_TABLE_LOC7_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC7_OFFSET                  ) )
#define I3C_MAS2_DEV_ADDR_TABLE_LOC8_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC8_OFFSET                  ) )
#define I3C_MAS2_DEV_ADDR_TABLE_LOC9_ADR                   ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC9_OFFSET                  ) )
#define I3C_MAS2_DEV_ADDR_TABLE_LOC10_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC10_OFFSET                 ) )
#define I3C_MAS2_DEV_ADDR_TABLE_LOC11_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC11_OFFSET                 ) )
#define I3C_MAS2_DEV_ADDR_TABLE_LOC12_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC12_OFFSET                 ) )
#define I3C_MAS2_DEV_ADDR_TABLE_LOC13_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC13_OFFSET                 ) )
#define I3C_MAS2_DEV_ADDR_TABLE_LOC14_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC14_OFFSET                 ) )
#define I3C_MAS2_DEV_ADDR_TABLE_LOC15_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC15_OFFSET                 ) )
#define I3C_MAS2_DEV_ADDR_TABLE_LOC16_ADR                  ( (I3C_MAS2_BASE_ADR + I3C_MAS_DEV_ADDR_TABLE_LOC16_OFFSET                 ) )
#define ETHER_MAC_CONFIGURATION_OFFSET                     ( (0x0000) )
#define ETHER_MAC_EXT_CONFIGURATION_OFFSET                 ( (0x0004) )
#define ETHER_MAC_PACKET_FILTER_OFFSET                     ( (0x0008) )
#define ETHER_MAC_WATCHDOG_TIMEOUT_OFFSET                  ( (0x000c) )
#define ETHER_MAC_VLAN_TAG_OFFSET                          ( (0x0050) )
#define ETHER_MAC_Q0_TX_FLOW_CTRL_OFFSET                   ( (0x0070) )
#define ETHER_MAC_Q1_TX_FLOW_CTRL_OFFSET                   ( (0x0074) )
#define ETHER_MAC_RX_FLOW_CTRL_OFFSET                      ( (0x0090) )
#define ETHER_MAC_RXQ_CTRL4_OFFSET                         ( (0x0094) )
#define ETHER_MAC_TXQ_PRTY_MAP0_OFFSET                     ( (0x0098) )
#define ETHER_MAC_RXQ_CTRL0_OFFSET                         ( (0x00a0) )
#define ETHER_MAC_RXQ_CTRL1_OFFSET                         ( (0x00a4) )
#define ETHER_MAC_RXQ_CTRL2_OFFSET                         ( (0x00a8) )
#define ETHER_MAC_INTERRUPT_STATUS_OFFSET                  ( (0x00b0) )
#define ETHER_MAC_INTERRUPT_ENABLE_OFFSET                  ( (0x00b4) )
#define ETHER_MAC_RX_TX_STATUS_OFFSET                      ( (0x00b8) )
#define ETHER_MAC_PMT_CONTROL_STATUS_OFFSET                ( (0x00c0) )
#define ETHER_MAC_RWK_PACKET_FILTER_OFFSET                 ( (0x00c4) )
#define ETHER_MAC_LPI_CONTROL_STATUS_OFFSET                ( (0x00d0) )
#define ETHER_MAC_LPI_TIMERS_CONTROL_OFFSET                ( (0x00d4) )
#define ETHER_MAC_LPI_ENTRY_TIMER_OFFSET                   ( (0x00d8) )
#define ETHER_MAC_1US_TIC_COUNTER_OFFSET                   ( (0x00dc) )
#define ETHER_MAC_PHYIF_CONTROL_STATUS_OFFSET              ( (0x00f8) )
#define ETHER_MAC_VERSION_OFFSET                           ( (0x0110) )
#define ETHER_MAC_DEBUG_OFFSET                             ( (0x0114) )
#define ETHER_MAC_HW_FEATURE0_OFFSET                       ( (0x011c) )
#define ETHER_MAC_HW_FEATURE1_OFFSET                       ( (0x0120) )
#define ETHER_MAC_HW_FEATURE2_OFFSET                       ( (0x0124) )
#define ETHER_MAC_HW_FEATURE3_OFFSET                       ( (0x0128) )
#define ETHER_MAC_MDIO_ADDRESS_OFFSET                      ( (0x0200) )
#define ETHER_MAC_MDIO_DATA_OFFSET                         ( (0x0204) )
#define ETHER_MAC_CSR_SW_CTRL_OFFSET                       ( (0x0230) )
#define ETHER_MAC_ADDRESS0_HIGH_OFFSET                     ( (0x0300) )
#define ETHER_MAC_ADDRESS0_LOW_OFFSET                      ( (0x0304) )
#define ETHER_MAC_ADDRESS1_HIGH_OFFSET                     ( (0x0308) )
#define ETHER_MAC_ADDRESS1_LOW_OFFSET                      ( (0x030c) )
#define ETHER_MMC_CONTROL_OFFSET                           ( (0x0700) )
#define ETHER_MMC_RX_INTERRUPT_OFFSET                      ( (0x0704) )
#define ETHER_MMC_TX_INTERRUPT_OFFSET                      ( (0x0708) )
#define ETHER_MMC_RX_INTERRUPT_MASK_OFFSET                 ( (0x070c) )
#define ETHER_MMC_TX_INTERRUPT_MASK_OFFSET                 ( (0x0710) )
#define ETHER_TX_PACKET_COUNT_GOOD_BAD_OFFSET              ( (0x0718) )
#define ETHER_TX_64OCTETS_PACKETS_GOOD_BAD_OFFSET          ( (0x0724) )
#define ETHER_TX_65TO127OCTETS_PACKETS_GOOD_BAD_OFFSET     ( (0x0728) )
#define ETHER_TX_128TO255OCTETS_PACKETS_GOOD_BAD_OFFSET    ( (0x072c) )
#define ETHER_TX_256TO511OCTETS_PACKETS_GOOD_BAD_OFFSET    ( (0x0730) )
#define ETHER_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_OFFSET   ( (0x0734) )
#define ETHER_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_OFFSET   ( (0x0738) )
#define ETHER_TX_UNDERFLOW_ERROR_PACKETS_OFFSET            ( (0x0748) )
#define ETHER_TX_PACKET_COUNT_GOOD_OFFSET                  ( (0x0768) )
#define ETHER_TX_PAUSE_PACKETS_OFFSET                      ( (0x0770) )
#define ETHER_TX_VLAN_PACKETS_GOOD_OFFSET                  ( (0x0774) )
#define ETHER_RX_PACKETS_COUNT_GOOD_BAD_OFFSET             ( (0x0780) )
#define ETHER_RX_CRC_ERROR_PACKETS_OFFSET                  ( (0x0794) )
#define ETHER_RX_RUNT_ERROR_PACKETS_OFFSET                 ( (0x079c) )
#define ETHER_RX_JABBER_ERROR_PACKETS_OFFSET               ( (0x07a0) )
#define ETHER_RX_UNDERSIZE_PACKETS_GOOD_OFFSET             ( (0x07a4) )
#define ETHER_RX_LENGTH_ERROR_PACKETS_OFFSET               ( (0x07c8) )
#define ETHER_RX_OUT_OF_RANGE_TYPE_PACKETS_OFFSET          ( (0x07cc) )
#define ETHER_RX_PAUSE_PACKETS_OFFSET                      ( (0x07d0) )
#define ETHER_RX_FIFO_OVERFLOW_PACKETS_OFFSET              ( (0x07d4) )
#define ETHER_RX_VLAN_PACKETS_GOOD_BAD_OFFSET              ( (0x07d8) )
#define ETHER_RX_WATCHDOG_ERROR_PACKETS_OFFSET             ( (0x07dc) )
#define ETHER_MAC_TIMESTAMP_CONTROL_OFFSET                 ( (0x0b00) )
#define ETHER_MAC_SUB_SECOND_INCREMENT_OFFSET              ( (0x0b04) )
#define ETHER_MAC_SYSTEM_TIME_SECONDS_OFFSET               ( (0x0b08) )
#define ETHER_MAC_SYSTEM_TIME_NANOSECONDS_OFFSET           ( (0x0b0c) )
#define ETHER_MAC_SYSTEM_TIME_SECONDS_UPDATE_OFFSET        ( (0x0b10) )
#define ETHER_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_OFFSET    ( (0x0b14) )
#define ETHER_MAC_TIMESTAMP_ADDEND_OFFSET                  ( (0x0b18) )
#define ETHER_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_OFFSET   ( (0x0b1c) )
#define ETHER_MAC_TIMESTAMP_STATUS_OFFSET                  ( (0x0b20) )
#define ETHER_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_OFFSET   ( (0x0b30) )
#define ETHER_MAC_TX_TIMESTAMP_STATUS_SECONDS_OFFSET       ( (0x0b34) )
#define ETHER_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_OFFSET ( (0x0b58) )
#define ETHER_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_OFFSET  ( (0x0b5c) )
#define ETHER_MAC_PPS_CONTROL_OFFSET                       ( (0x0b70) )
#define ETHER_MAC_PPS0_TARGET_TIME_SECONDS_OFFSET          ( (0x0b80) )
#define ETHER_MAC_PPS0_TARGET_TIME_NANOSECONDS_OFFSET      ( (0x0b84) )
#define ETHER_MTL_OPERATION_MODE_OFFSET                    ( (0x0c00) )
#define ETHER_MTL_DBG_CTL_OFFSET                           ( (0x0c08) )
#define ETHER_MTL_DBG_STS_OFFSET                           ( (0x0c0c) )
#define ETHER_MTL_FIFO_DEBUG_DATA_OFFSET                   ( (0x0c10) )
#define ETHER_MTL_INTERRUPT_STATUS_OFFSET                  ( (0x0c20) )
#define ETHER_MTL_RXQ_DMA_MAP0_OFFSET                      ( (0x0c30) )
#define ETHER_MTL_RXQ_DMA_MAP1_OFFSET                      ( (0x0c34) )
#define ETHER_MTL_TXQ0_OPERATION_MODE_OFFSET               ( (0x0d00) )
#define ETHER_MTL_TXQ0_UNDERFLOW_OFFSET                    ( (0x0d04) )
#define ETHER_MTL_TXQ0_DEBUG_OFFSET                        ( (0x0d08) )
#define ETHER_MTL_TXQ0_ETS_STATUS_OFFSET                   ( (0x0d14) )
#define ETHER_MTL_TXQ0_QUANTUM_WEIGHT_OFFSET               ( (0x0d18) )
#define ETHER_MTL_Q0_INTERRUPT_CONTROL_STATUS_OFFSET       ( (0x0d2c) )
#define ETHER_MTL_RXQ0_OPERATION_MODE_OFFSET               ( (0x0d30) )
#define ETHER_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_OFFSET   ( (0x0d34) )
#define ETHER_MTL_RXQ0_DEBUG_OFFSET                        ( (0x0d38) )
#define ETHER_MTL_RXQ0_CONTROL_OFFSET                      ( (0x0d3c) )
#define ETHER_MTL_TXQ1_OPERATION_MODE_OFFSET               ( (0x0d40) )
#define ETHER_MTL_TXQ1_UNDERFLOW_OFFSET                    ( (0x0d44) )
#define ETHER_MTL_TXQ1_DEBUG_OFFSET                        ( (0x0d48) )
#define ETHER_MTL_TXQ1_ETS_CONTROL_OFFSET                  ( (0x0d50) )
#define ETHER_MTL_TXQ1_ETS_STATUS_OFFSET                   ( (0x0d54) )
#define ETHER_MTL_TXQ1_QUANTUM_WEIGHT_OFFSET               ( (0x0d58) )
#define ETHER_MTL_TXQ1_SENDSLOPECREDIT_OFFSET              ( (0x0d5c) )
#define ETHER_MTL_TXQ1_HICREDIT_OFFSET                     ( (0x0d60) )
#define ETHER_MTL_TXQ1_LOCREDIT_OFFSET                     ( (0x0d64) )
#define ETHER_MTL_Q1_INTERRUPT_CONTROL_STATUS_OFFSET       ( (0x0d6c) )
#define ETHER_MTL_RXQ1_OPERATION_MODE_OFFSET               ( (0x0d70) )
#define ETHER_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_OFFSET   ( (0x0d74) )
#define ETHER_MTL_RXQ1_DEBUG_OFFSET                        ( (0x0d78) )
#define ETHER_MTL_RXQ1_CONTROL_OFFSET                      ( (0x0d7c) )
#define ETHER_DMA_MODE_OFFSET                              ( (0x1000) )
#define ETHER_DMA_SYSBUS_MODE_OFFSET                       ( (0x1004) )
#define ETHER_DMA_INTERRUPT_STATUS_OFFSET                  ( (0x1008) )
#define ETHER_DMA_DEBUG_STATUS0_OFFSET                     ( (0x100c) )
#define ETHER_AXI_LPI_ENTRY_INTERVAL_OFFSET                ( (0x1040) )
#define ETHER_DMA_CH0_CONTROL_OFFSET                       ( (0x1100) )
#define ETHER_DMA_CH0_TX_CONTROL_OFFSET                    ( (0x1104) )
#define ETHER_DMA_CH0_RX_CONTROL_OFFSET                    ( (0x1108) )
#define ETHER_DMA_CH0_TXDESC_LIST_ADDRESS_OFFSET           ( (0x1114) )
#define ETHER_DMA_CH0_RXDESC_LIST_ADDRESS_OFFSET           ( (0x111c) )
#define ETHER_DMA_CH0_TXDESC_TAIL_POINTER_OFFSET           ( (0x1120) )
#define ETHER_DMA_CH0_RXDESC_TAIL_POINTER_OFFSET           ( (0x1128) )
#define ETHER_DMA_CH0_TXDESC_RING_LENGTH_OFFSET            ( (0x112c) )
#define ETHER_DMA_CH0_RXDESC_RING_LENGTH_OFFSET            ( (0x1130) )
#define ETHER_DMA_CH0_INTERRUPT_ENABLE_OFFSET              ( (0x1134) )
#define ETHER_DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER_OFFSET   ( (0x1138) )
#define ETHER_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_OFFSET  ( (0x113c) )
#define ETHER_DMA_CH0_CURRENT_APP_TXDESC_OFFSET            ( (0x1144) )
#define ETHER_DMA_CH0_CURRENT_APP_RXDESC_OFFSET            ( (0x114c) )
#define ETHER_DMA_CH0_CURRENT_APP_TXBUFFER_OFFSET          ( (0x1154) )
#define ETHER_DMA_CH0_CURRENT_APP_RXBUFFER_OFFSET          ( (0x115c) )
#define ETHER_DMA_CH0_STATUS_OFFSET                        ( (0x1160) )
#define ETHER_DMA_CH0_MISS_FRAME_CNT_OFFSET                ( (0x1164) )
#define ETHER_DMA_CH1_CONTROL_OFFSET                       ( (0x1180) )
#define ETHER_DMA_CH1_TX_CONTROL_OFFSET                    ( (0x1184) )
#define ETHER_DMA_CH1_RX_CONTROL_OFFSET                    ( (0x1188) )
#define ETHER_DMA_CH1_TXDESC_LIST_ADDRESS_OFFSET           ( (0x1194) )
#define ETHER_DMA_CH1_RXDESC_LIST_ADDRESS_OFFSET           ( (0x119c) )
#define ETHER_DMA_CH1_TXDESC_TAIL_POINTER_OFFSET           ( (0x11a0) )
#define ETHER_DMA_CH1_RXDESC_TAIL_POINTER_OFFSET           ( (0x11a8) )
#define ETHER_DMA_CH1_TXDESC_RING_LENGTH_OFFSET            ( (0x11ac) )
#define ETHER_DMA_CH1_RXDESC_RING_LENGTH_OFFSET            ( (0x11b0) )
#define ETHER_DMA_CH1_INTERRUPT_ENABLE_OFFSET              ( (0x11b4) )
#define ETHER_DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER_OFFSET   ( (0x11b8) )
#define ETHER_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_OFFSET  ( (0x11bc) )
#define ETHER_DMA_CH1_CURRENT_APP_TXDESC_OFFSET            ( (0x11c4) )
#define ETHER_DMA_CH1_CURRENT_APP_RXDESC_OFFSET            ( (0x11cc) )
#define ETHER_DMA_CH1_CURRENT_APP_TXBUFFER_OFFSET          ( (0x11d4) )
#define ETHER_DMA_CH1_CURRENT_APP_RXBUFFER_OFFSET          ( (0x11dc) )
#define ETHER_DMA_CH1_STATUS_OFFSET                        ( (0x11e0) )
#define ETHER_DMA_CH1_MISS_FRAME_CNT_OFFSET                ( (0x11e4) )
#define ETHER_MAC_CONFIGURATION_ADR                        ( (ETHER_BASE_ADR + ETHER_MAC_CONFIGURATION_OFFSET                     ) )
#define ETHER_MAC_EXT_CONFIGURATION_ADR                    ( (ETHER_BASE_ADR + ETHER_MAC_EXT_CONFIGURATION_OFFSET                 ) )
#define ETHER_MAC_PACKET_FILTER_ADR                        ( (ETHER_BASE_ADR + ETHER_MAC_PACKET_FILTER_OFFSET                     ) )
#define ETHER_MAC_WATCHDOG_TIMEOUT_ADR                     ( (ETHER_BASE_ADR + ETHER_MAC_WATCHDOG_TIMEOUT_OFFSET                  ) )
#define ETHER_MAC_VLAN_TAG_ADR                             ( (ETHER_BASE_ADR + ETHER_MAC_VLAN_TAG_OFFSET                          ) )
#define ETHER_MAC_Q0_TX_FLOW_CTRL_ADR                      ( (ETHER_BASE_ADR + ETHER_MAC_Q0_TX_FLOW_CTRL_OFFSET                   ) )
#define ETHER_MAC_Q1_TX_FLOW_CTRL_ADR                      ( (ETHER_BASE_ADR + ETHER_MAC_Q1_TX_FLOW_CTRL_OFFSET                   ) )
#define ETHER_MAC_RX_FLOW_CTRL_ADR                         ( (ETHER_BASE_ADR + ETHER_MAC_RX_FLOW_CTRL_OFFSET                      ) )
#define ETHER_MAC_RXQ_CTRL4_ADR                            ( (ETHER_BASE_ADR + ETHER_MAC_RXQ_CTRL4_OFFSET                         ) )
#define ETHER_MAC_TXQ_PRTY_MAP0_ADR                        ( (ETHER_BASE_ADR + ETHER_MAC_TXQ_PRTY_MAP0_OFFSET                     ) )
#define ETHER_MAC_RXQ_CTRL0_ADR                            ( (ETHER_BASE_ADR + ETHER_MAC_RXQ_CTRL0_OFFSET                         ) )
#define ETHER_MAC_RXQ_CTRL1_ADR                            ( (ETHER_BASE_ADR + ETHER_MAC_RXQ_CTRL1_OFFSET                         ) )
#define ETHER_MAC_RXQ_CTRL2_ADR                            ( (ETHER_BASE_ADR + ETHER_MAC_RXQ_CTRL2_OFFSET                         ) )
#define ETHER_MAC_INTERRUPT_STATUS_ADR                     ( (ETHER_BASE_ADR + ETHER_MAC_INTERRUPT_STATUS_OFFSET                  ) )
#define ETHER_MAC_INTERRUPT_ENABLE_ADR                     ( (ETHER_BASE_ADR + ETHER_MAC_INTERRUPT_ENABLE_OFFSET                  ) )
#define ETHER_MAC_RX_TX_STATUS_ADR                         ( (ETHER_BASE_ADR + ETHER_MAC_RX_TX_STATUS_OFFSET                      ) )
#define ETHER_MAC_PMT_CONTROL_STATUS_ADR                   ( (ETHER_BASE_ADR + ETHER_MAC_PMT_CONTROL_STATUS_OFFSET                ) )
#define ETHER_MAC_RWK_PACKET_FILTER_ADR                    ( (ETHER_BASE_ADR + ETHER_MAC_RWK_PACKET_FILTER_OFFSET                 ) )
#define ETHER_MAC_LPI_CONTROL_STATUS_ADR                   ( (ETHER_BASE_ADR + ETHER_MAC_LPI_CONTROL_STATUS_OFFSET                ) )
#define ETHER_MAC_LPI_TIMERS_CONTROL_ADR                   ( (ETHER_BASE_ADR + ETHER_MAC_LPI_TIMERS_CONTROL_OFFSET                ) )
#define ETHER_MAC_LPI_ENTRY_TIMER_ADR                      ( (ETHER_BASE_ADR + ETHER_MAC_LPI_ENTRY_TIMER_OFFSET                   ) )
#define ETHER_MAC_1US_TIC_COUNTER_ADR                      ( (ETHER_BASE_ADR + ETHER_MAC_1US_TIC_COUNTER_OFFSET                   ) )
#define ETHER_MAC_PHYIF_CONTROL_STATUS_ADR                 ( (ETHER_BASE_ADR + ETHER_MAC_PHYIF_CONTROL_STATUS_OFFSET              ) )
#define ETHER_MAC_VERSION_ADR                              ( (ETHER_BASE_ADR + ETHER_MAC_VERSION_OFFSET                           ) )
#define ETHER_MAC_DEBUG_ADR                                ( (ETHER_BASE_ADR + ETHER_MAC_DEBUG_OFFSET                             ) )
#define ETHER_MAC_HW_FEATURE0_ADR                          ( (ETHER_BASE_ADR + ETHER_MAC_HW_FEATURE0_OFFSET                       ) )
#define ETHER_MAC_HW_FEATURE1_ADR                          ( (ETHER_BASE_ADR + ETHER_MAC_HW_FEATURE1_OFFSET                       ) )
#define ETHER_MAC_HW_FEATURE2_ADR                          ( (ETHER_BASE_ADR + ETHER_MAC_HW_FEATURE2_OFFSET                       ) )
#define ETHER_MAC_HW_FEATURE3_ADR                          ( (ETHER_BASE_ADR + ETHER_MAC_HW_FEATURE3_OFFSET                       ) )
#define ETHER_MAC_MDIO_ADDRESS_ADR                         ( (ETHER_BASE_ADR + ETHER_MAC_MDIO_ADDRESS_OFFSET                      ) )
#define ETHER_MAC_MDIO_DATA_ADR                            ( (ETHER_BASE_ADR + ETHER_MAC_MDIO_DATA_OFFSET                         ) )
#define ETHER_MAC_CSR_SW_CTRL_ADR                          ( (ETHER_BASE_ADR + ETHER_MAC_CSR_SW_CTRL_OFFSET                       ) )
#define ETHER_MAC_ADDRESS0_HIGH_ADR                        ( (ETHER_BASE_ADR + ETHER_MAC_ADDRESS0_HIGH_OFFSET                     ) )
#define ETHER_MAC_ADDRESS0_LOW_ADR                         ( (ETHER_BASE_ADR + ETHER_MAC_ADDRESS0_LOW_OFFSET                      ) )
#define ETHER_MAC_ADDRESS1_HIGH_ADR                        ( (ETHER_BASE_ADR + ETHER_MAC_ADDRESS1_HIGH_OFFSET                     ) )
#define ETHER_MAC_ADDRESS1_LOW_ADR                         ( (ETHER_BASE_ADR + ETHER_MAC_ADDRESS1_LOW_OFFSET                      ) )
#define ETHER_MMC_CONTROL_ADR                              ( (ETHER_BASE_ADR + ETHER_MMC_CONTROL_OFFSET                           ) )
#define ETHER_MMC_RX_INTERRUPT_ADR                         ( (ETHER_BASE_ADR + ETHER_MMC_RX_INTERRUPT_OFFSET                      ) )
#define ETHER_MMC_TX_INTERRUPT_ADR                         ( (ETHER_BASE_ADR + ETHER_MMC_TX_INTERRUPT_OFFSET                      ) )
#define ETHER_MMC_RX_INTERRUPT_MASK_ADR                    ( (ETHER_BASE_ADR + ETHER_MMC_RX_INTERRUPT_MASK_OFFSET                 ) )
#define ETHER_MMC_TX_INTERRUPT_MASK_ADR                    ( (ETHER_BASE_ADR + ETHER_MMC_TX_INTERRUPT_MASK_OFFSET                 ) )
#define ETHER_TX_PACKET_COUNT_GOOD_BAD_ADR                 ( (ETHER_BASE_ADR + ETHER_TX_PACKET_COUNT_GOOD_BAD_OFFSET              ) )
#define ETHER_TX_64OCTETS_PACKETS_GOOD_BAD_ADR             ( (ETHER_BASE_ADR + ETHER_TX_64OCTETS_PACKETS_GOOD_BAD_OFFSET          ) )
#define ETHER_TX_65TO127OCTETS_PACKETS_GOOD_BAD_ADR        ( (ETHER_BASE_ADR + ETHER_TX_65TO127OCTETS_PACKETS_GOOD_BAD_OFFSET     ) )
#define ETHER_TX_128TO255OCTETS_PACKETS_GOOD_BAD_ADR       ( (ETHER_BASE_ADR + ETHER_TX_128TO255OCTETS_PACKETS_GOOD_BAD_OFFSET    ) )
#define ETHER_TX_256TO511OCTETS_PACKETS_GOOD_BAD_ADR       ( (ETHER_BASE_ADR + ETHER_TX_256TO511OCTETS_PACKETS_GOOD_BAD_OFFSET    ) )
#define ETHER_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_ADR      ( (ETHER_BASE_ADR + ETHER_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_OFFSET   ) )
#define ETHER_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_ADR      ( (ETHER_BASE_ADR + ETHER_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_OFFSET   ) )
#define ETHER_TX_UNDERFLOW_ERROR_PACKETS_ADR               ( (ETHER_BASE_ADR + ETHER_TX_UNDERFLOW_ERROR_PACKETS_OFFSET            ) )
#define ETHER_TX_PACKET_COUNT_GOOD_ADR                     ( (ETHER_BASE_ADR + ETHER_TX_PACKET_COUNT_GOOD_OFFSET                  ) )
#define ETHER_TX_PAUSE_PACKETS_ADR                         ( (ETHER_BASE_ADR + ETHER_TX_PAUSE_PACKETS_OFFSET                      ) )
#define ETHER_TX_VLAN_PACKETS_GOOD_ADR                     ( (ETHER_BASE_ADR + ETHER_TX_VLAN_PACKETS_GOOD_OFFSET                  ) )
#define ETHER_RX_PACKETS_COUNT_GOOD_BAD_ADR                ( (ETHER_BASE_ADR + ETHER_RX_PACKETS_COUNT_GOOD_BAD_OFFSET             ) )
#define ETHER_RX_CRC_ERROR_PACKETS_ADR                     ( (ETHER_BASE_ADR + ETHER_RX_CRC_ERROR_PACKETS_OFFSET                  ) )
#define ETHER_RX_RUNT_ERROR_PACKETS_ADR                    ( (ETHER_BASE_ADR + ETHER_RX_RUNT_ERROR_PACKETS_OFFSET                 ) )
#define ETHER_RX_JABBER_ERROR_PACKETS_ADR                  ( (ETHER_BASE_ADR + ETHER_RX_JABBER_ERROR_PACKETS_OFFSET               ) )
#define ETHER_RX_UNDERSIZE_PACKETS_GOOD_ADR                ( (ETHER_BASE_ADR + ETHER_RX_UNDERSIZE_PACKETS_GOOD_OFFSET             ) )
#define ETHER_RX_LENGTH_ERROR_PACKETS_ADR                  ( (ETHER_BASE_ADR + ETHER_RX_LENGTH_ERROR_PACKETS_OFFSET               ) )
#define ETHER_RX_OUT_OF_RANGE_TYPE_PACKETS_ADR             ( (ETHER_BASE_ADR + ETHER_RX_OUT_OF_RANGE_TYPE_PACKETS_OFFSET          ) )
#define ETHER_RX_PAUSE_PACKETS_ADR                         ( (ETHER_BASE_ADR + ETHER_RX_PAUSE_PACKETS_OFFSET                      ) )
#define ETHER_RX_FIFO_OVERFLOW_PACKETS_ADR                 ( (ETHER_BASE_ADR + ETHER_RX_FIFO_OVERFLOW_PACKETS_OFFSET              ) )
#define ETHER_RX_VLAN_PACKETS_GOOD_BAD_ADR                 ( (ETHER_BASE_ADR + ETHER_RX_VLAN_PACKETS_GOOD_BAD_OFFSET              ) )
#define ETHER_RX_WATCHDOG_ERROR_PACKETS_ADR                ( (ETHER_BASE_ADR + ETHER_RX_WATCHDOG_ERROR_PACKETS_OFFSET             ) )
#define ETHER_MAC_TIMESTAMP_CONTROL_ADR                    ( (ETHER_BASE_ADR + ETHER_MAC_TIMESTAMP_CONTROL_OFFSET                 ) )
#define ETHER_MAC_SUB_SECOND_INCREMENT_ADR                 ( (ETHER_BASE_ADR + ETHER_MAC_SUB_SECOND_INCREMENT_OFFSET              ) )
#define ETHER_MAC_SYSTEM_TIME_SECONDS_ADR                  ( (ETHER_BASE_ADR + ETHER_MAC_SYSTEM_TIME_SECONDS_OFFSET               ) )
#define ETHER_MAC_SYSTEM_TIME_NANOSECONDS_ADR              ( (ETHER_BASE_ADR + ETHER_MAC_SYSTEM_TIME_NANOSECONDS_OFFSET           ) )
#define ETHER_MAC_SYSTEM_TIME_SECONDS_UPDATE_ADR           ( (ETHER_BASE_ADR + ETHER_MAC_SYSTEM_TIME_SECONDS_UPDATE_OFFSET        ) )
#define ETHER_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_ADR       ( (ETHER_BASE_ADR + ETHER_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_OFFSET    ) )
#define ETHER_MAC_TIMESTAMP_ADDEND_ADR                     ( (ETHER_BASE_ADR + ETHER_MAC_TIMESTAMP_ADDEND_OFFSET                  ) )
#define ETHER_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_ADR      ( (ETHER_BASE_ADR + ETHER_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_OFFSET   ) )
#define ETHER_MAC_TIMESTAMP_STATUS_ADR                     ( (ETHER_BASE_ADR + ETHER_MAC_TIMESTAMP_STATUS_OFFSET                  ) )
#define ETHER_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_ADR      ( (ETHER_BASE_ADR + ETHER_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_OFFSET   ) )
#define ETHER_MAC_TX_TIMESTAMP_STATUS_SECONDS_ADR          ( (ETHER_BASE_ADR + ETHER_MAC_TX_TIMESTAMP_STATUS_SECONDS_OFFSET       ) )
#define ETHER_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_ADR    ( (ETHER_BASE_ADR + ETHER_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_OFFSET ) )
#define ETHER_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_ADR     ( (ETHER_BASE_ADR + ETHER_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_OFFSET  ) )
#define ETHER_MAC_PPS_CONTROL_ADR                          ( (ETHER_BASE_ADR + ETHER_MAC_PPS_CONTROL_OFFSET                       ) )
#define ETHER_MAC_PPS0_TARGET_TIME_SECONDS_ADR             ( (ETHER_BASE_ADR + ETHER_MAC_PPS0_TARGET_TIME_SECONDS_OFFSET          ) )
#define ETHER_MAC_PPS0_TARGET_TIME_NANOSECONDS_ADR         ( (ETHER_BASE_ADR + ETHER_MAC_PPS0_TARGET_TIME_NANOSECONDS_OFFSET      ) )
#define ETHER_MTL_OPERATION_MODE_ADR                       ( (ETHER_BASE_ADR + ETHER_MTL_OPERATION_MODE_OFFSET                    ) )
#define ETHER_MTL_DBG_CTL_ADR                              ( (ETHER_BASE_ADR + ETHER_MTL_DBG_CTL_OFFSET                           ) )
#define ETHER_MTL_DBG_STS_ADR                              ( (ETHER_BASE_ADR + ETHER_MTL_DBG_STS_OFFSET                           ) )
#define ETHER_MTL_FIFO_DEBUG_DATA_ADR                      ( (ETHER_BASE_ADR + ETHER_MTL_FIFO_DEBUG_DATA_OFFSET                   ) )
#define ETHER_MTL_INTERRUPT_STATUS_ADR                     ( (ETHER_BASE_ADR + ETHER_MTL_INTERRUPT_STATUS_OFFSET                  ) )
#define ETHER_MTL_RXQ_DMA_MAP0_ADR                         ( (ETHER_BASE_ADR + ETHER_MTL_RXQ_DMA_MAP0_OFFSET                      ) )
#define ETHER_MTL_TXQ0_OPERATION_MODE_ADR                  ( (ETHER_BASE_ADR + ETHER_MTL_TXQ0_OPERATION_MODE_OFFSET               ) )
#define ETHER_MTL_TXQ0_UNDERFLOW_ADR                       ( (ETHER_BASE_ADR + ETHER_MTL_TXQ0_UNDERFLOW_OFFSET                    ) )
#define ETHER_MTL_TXQ0_DEBUG_ADR                           ( (ETHER_BASE_ADR + ETHER_MTL_TXQ0_DEBUG_OFFSET                        ) )
#define ETHER_MTL_TXQ0_ETS_STATUS_ADR                      ( (ETHER_BASE_ADR + ETHER_MTL_TXQ0_ETS_STATUS_OFFSET                          ) )
#define ETHER_MTL_TXQ0_QUANTUM_WEIGHT_ADR                  ( (ETHER_BASE_ADR + ETHER_MTL_TXQ0_QUANTUM_WEIGHT_OFFSET               ) )
#define ETHER_MTL_Q0_INTERRUPT_CONTROL_STATUS_ADR          ( (ETHER_BASE_ADR + ETHER_MTL_Q0_INTERRUPT_CONTROL_STATUS_OFFSET       ) )
#define ETHER_MTL_RXQ0_OPERATION_MODE_ADR                  ( (ETHER_BASE_ADR + ETHER_MTL_RXQ0_OPERATION_MODE_OFFSET               ) )
#define ETHER_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_ADR      ( (ETHER_BASE_ADR + ETHER_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_OFFSET   ) )
#define ETHER_MTL_RXQ0_DEBUG_ADR                           ( (ETHER_BASE_ADR + ETHER_MTL_RXQ0_DEBUG_OFFSET                        ) )
#define ETHER_MTL_RXQ0_CONTROL_ADR                         ( (ETHER_BASE_ADR + ETHER_MTL_RXQ0_CONTROL_OFFSET                      ) )
#define ETHER_MTL_TXQ1_OPERATION_MODE_ADR                  ( (ETHER_BASE_ADR + ETHER_MTL_TXQ1_OPERATION_MODE_OFFSET               ) )
#define ETHER_MTL_TXQ1_UNDERFLOW_ADR                       ( (ETHER_BASE_ADR + ETHER_MTL_TXQ1_UNDERFLOW_OFFSET                    ) )
#define ETHER_MTL_TXQ1_DEBUG_ADR                           ( (ETHER_BASE_ADR + ETHER_MTL_TXQ1_DEBUG_OFFSET                        ) )
#define ETHER_MTL_TXQ1_ETS_CONTROL_ADR                     ( (ETHER_BASE_ADR + ETHER_MTL_TXQ1_ETS_CONTROL_OFFSET                  ) )
#define ETHER_MTL_TXQ1_ETS_STATUS_ADR                      ( (ETHER_BASE_ADR + ETHER_MTL_TXQ1_ETS_STATUS_OFFSET                   ) )
#define ETHER_MTL_TXQ1_QUANTUM_WEIGHT_ADR                  ( (ETHER_BASE_ADR + ETHER_MTL_TXQ1_QUANTUM_WEIGHT_OFFSET               ) )
#define ETHER_MTL_TXQ1_SENDSLOPECREDIT_ADR                 ( (ETHER_BASE_ADR + ETHER_MTL_TXQ1_SENDSLOPECREDIT_OFFSET              ) )
#define ETHER_MTL_TXQ1_HICREDIT_ADR                        ( (ETHER_BASE_ADR + ETHER_MTL_TXQ1_HICREDIT_OFFSET                     ) )
#define ETHER_MTL_TXQ1_LOCREDIT_ADR                        ( (ETHER_BASE_ADR + ETHER_MTL_TXQ1_LOCREDIT_OFFSET                     ) )
#define ETHER_MTL_Q1_INTERRUPT_CONTROL_STATUS_ADR          ( (ETHER_BASE_ADR + ETHER_MTL_Q1_INTERRUPT_CONTROL_STATUS_OFFSET       ) )
#define ETHER_MTL_RXQ1_OPERATION_MODE_ADR                  ( (ETHER_BASE_ADR + ETHER_MTL_RXQ1_OPERATION_MODE_OFFSET               ) )
#define ETHER_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_ADR      ( (ETHER_BASE_ADR + ETHER_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_OFFSET   ) )
#define ETHER_MTL_RXQ1_DEBUG_ADR                           ( (ETHER_BASE_ADR + ETHER_MTL_RXQ1_DEBUG_OFFSET                        ) )
#define ETHER_MTL_RXQ1_CONTROL_ADR                         ( (ETHER_BASE_ADR + ETHER_MTL_RXQ1_CONTROL_OFFSET                      ) )
#define ETHER_DMA_MODE_ADR                                 ( (ETHER_BASE_ADR + ETHER_DMA_MODE_OFFSET                              ) )
#define ETHER_DMA_SYSBUS_MODE_ADR                          ( (ETHER_BASE_ADR + ETHER_DMA_SYSBUS_MODE_OFFSET                       ) )
#define ETHER_DMA_INTERRUPT_STATUS_ADR                     ( (ETHER_BASE_ADR + ETHER_DMA_INTERRUPT_STATUS_OFFSET                  ) )
#define ETHER_DMA_DEBUG_STATUS0_ADR                        ( (ETHER_BASE_ADR + ETHER_DMA_DEBUG_STATUS0_OFFSET                     ) )
#define ETHER_AXI_LPI_ENTRY_INTERVAL_ADR                   ( (ETHER_BASE_ADR + ETHER_AXI_LPI_ENTRY_INTERVAL_OFFSET                ) )
#define ETHER_DMA_CH0_CONTROL_ADR                          ( (ETHER_BASE_ADR + ETHER_DMA_CH0_CONTROL_OFFSET                       ) )
#define ETHER_DMA_CH0_TX_CONTROL_ADR                       ( (ETHER_BASE_ADR + ETHER_DMA_CH0_TX_CONTROL_OFFSET                    ) )
#define ETHER_DMA_CH0_RX_CONTROL_ADR                       ( (ETHER_BASE_ADR + ETHER_DMA_CH0_RX_CONTROL_OFFSET                    ) )
#define ETHER_DMA_CH0_TXDESC_LIST_ADDRESS_ADR              ( (ETHER_BASE_ADR + ETHER_DMA_CH0_TXDESC_LIST_ADDRESS_OFFSET           ) )
#define ETHER_DMA_CH0_RXDESC_LIST_ADDRESS_ADR              ( (ETHER_BASE_ADR + ETHER_DMA_CH0_RXDESC_LIST_ADDRESS_OFFSET           ) )
#define ETHER_DMA_CH0_TXDESC_TAIL_POINTER_ADR              ( (ETHER_BASE_ADR + ETHER_DMA_CH0_TXDESC_TAIL_POINTER_OFFSET           ) )
#define ETHER_DMA_CH0_RXDESC_TAIL_POINTER_ADR              ( (ETHER_BASE_ADR + ETHER_DMA_CH0_RXDESC_TAIL_POINTER_OFFSET           ) )
#define ETHER_DMA_CH0_TXDESC_RING_LENGTH_ADR               ( (ETHER_BASE_ADR + ETHER_DMA_CH0_TXDESC_RING_LENGTH_OFFSET            ) )
#define ETHER_DMA_CH0_RXDESC_RING_LENGTH_ADR               ( (ETHER_BASE_ADR + ETHER_DMA_CH0_RXDESC_RING_LENGTH_OFFSET            ) )
#define ETHER_DMA_CH0_INTERRUPT_ENABLE_ADR                 ( (ETHER_BASE_ADR + ETHER_DMA_CH0_INTERRUPT_ENABLE_OFFSET              ) )
#define ETHER_DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER_ADR      ( (ETHER_BASE_ADR + ETHER_DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER_OFFSET      ) )
#define ETHER_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_ADR     ( (ETHER_BASE_ADR + ETHER_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_OFFSET  ) )
#define ETHER_DMA_CH0_CURRENT_APP_TXDESC_ADR               ( (ETHER_BASE_ADR + ETHER_DMA_CH0_CURRENT_APP_TXDESC_OFFSET            ) )
#define ETHER_DMA_CH0_CURRENT_APP_RXDESC_ADR               ( (ETHER_BASE_ADR + ETHER_DMA_CH0_CURRENT_APP_RXDESC_OFFSET            ) )
#define ETHER_DMA_CH0_CURRENT_APP_TXBUFFER_ADR             ( (ETHER_BASE_ADR + ETHER_DMA_CH0_CURRENT_APP_TXBUFFER_OFFSET          ) )
#define ETHER_DMA_CH0_CURRENT_APP_RXBUFFER_ADR             ( (ETHER_BASE_ADR + ETHER_DMA_CH0_CURRENT_APP_RXBUFFER_OFFSET          ) )
#define ETHER_DMA_CH0_STATUS_ADR                           ( (ETHER_BASE_ADR + ETHER_DMA_CH0_STATUS_OFFSET                        ) )
#define ETHER_DMA_CH0_MISS_FRAME_CNT_ADR                   ( (ETHER_BASE_ADR + ETHER_DMA_CH0_MISS_FRAME_CNT_OFFSET                ) )
#define ETHER_DMA_CH1_CONTROL_ADR                          ( (ETHER_BASE_ADR + ETHER_DMA_CH1_CONTROL_OFFSET                       ) )
#define ETHER_DMA_CH1_TX_CONTROL_ADR                       ( (ETHER_BASE_ADR + ETHER_DMA_CH1_TX_CONTROL_OFFSET                    ) )
#define ETHER_DMA_CH1_RX_CONTROL_ADR                       ( (ETHER_BASE_ADR + ETHER_DMA_CH1_RX_CONTROL_OFFSET                    ) )
#define ETHER_DMA_CH1_TXDESC_LIST_ADDRESS_ADR              ( (ETHER_BASE_ADR + ETHER_DMA_CH1_TXDESC_LIST_ADDRESS_OFFSET           ) )
#define ETHER_DMA_CH1_RXDESC_LIST_ADDRESS_ADR              ( (ETHER_BASE_ADR + ETHER_DMA_CH1_RXDESC_LIST_ADDRESS_OFFSET           ) )
#define ETHER_DMA_CH1_TXDESC_TAIL_POINTER_ADR              ( (ETHER_BASE_ADR + ETHER_DMA_CH1_TXDESC_TAIL_POINTER_OFFSET           ) )
#define ETHER_DMA_CH1_RXDESC_TAIL_POINTER_ADR              ( (ETHER_BASE_ADR + ETHER_DMA_CH1_RXDESC_TAIL_POINTER_OFFSET           ) )
#define ETHER_DMA_CH1_TXDESC_RING_LENGTH_ADR               ( (ETHER_BASE_ADR + ETHER_DMA_CH1_TXDESC_RING_LENGTH_OFFSET            ) )
#define ETHER_DMA_CH1_RXDESC_RING_LENGTH_ADR               ( (ETHER_BASE_ADR + ETHER_DMA_CH1_RXDESC_RING_LENGTH_OFFSET            ) )
#define ETHER_DMA_CH1_INTERRUPT_ENABLE_ADR                 ( (ETHER_BASE_ADR + ETHER_DMA_CH1_INTERRUPT_ENABLE_OFFSET              ) )
#define ETHER_DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER_ADR      ( (ETHER_BASE_ADR + ETHER_DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER_OFFSET      ) )
#define ETHER_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_ADR     ( (ETHER_BASE_ADR + ETHER_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_OFFSET  ) )
#define ETHER_DMA_CH1_CURRENT_APP_TXDESC_ADR               ( (ETHER_BASE_ADR + ETHER_DMA_CH1_CURRENT_APP_TXDESC_OFFSET            ) )
#define ETHER_DMA_CH1_CURRENT_APP_RXDESC_ADR               ( (ETHER_BASE_ADR + ETHER_DMA_CH1_CURRENT_APP_RXDESC_OFFSET            ) )
#define ETHER_DMA_CH1_CURRENT_APP_TXBUFFER_ADR             ( (ETHER_BASE_ADR + ETHER_DMA_CH1_CURRENT_APP_TXBUFFER_OFFSET          ) )
#define ETHER_DMA_CH1_CURRENT_APP_RXBUFFER_ADR             ( (ETHER_BASE_ADR + ETHER_DMA_CH1_CURRENT_APP_RXBUFFER_OFFSET          ) )
#define ETHER_DMA_CH1_STATUS_ADR                           ( (ETHER_BASE_ADR + ETHER_DMA_CH1_STATUS_OFFSET                        ) )
#define ETHER_DMA_CH1_MISS_FRAME_CNT_ADR                   ( (ETHER_BASE_ADR + ETHER_DMA_CH1_MISS_FRAME_CNT_OFFSET                ) )
#define MSS_AMC_BASE_ADR               (  (0x20780000) )
#define MSS_AMC_RD_AXI_SEL_ADR         (  (MSS_AMC_BASE_ADR + 0x000) )
#define MSS_AMC_RD_AXI_SEL_1_ADR       (  (MSS_AMC_BASE_ADR + 0x004) )
#define MSS_AMC_WR_AXI_SEL_ADR         (  (MSS_AMC_BASE_ADR + 0x008) )
#define MSS_AMC_WR_AXI_SEL_1_ADR       (  (MSS_AMC_BASE_ADR + 0x00c) )
#define MSS_AMC_RD_PRI_ADR             (  (MSS_AMC_BASE_ADR + 0x010) )
#define MSS_AMC_RD_PRI_1_ADR           (  (MSS_AMC_BASE_ADR + 0x014) )
#define MSS_AMC_WR_PRI_ADR             (  (MSS_AMC_BASE_ADR + 0x018) )
#define MSS_AMC_WR_PRI_1_ADR           (  (MSS_AMC_BASE_ADR + 0x01c) )
#define MSS_SUPER_RD_PRI_ADR           (  (MSS_AMC_BASE_ADR + 0x020) )
#define MSS_SUPER_RD_PRI_1_ADR         (  (MSS_AMC_BASE_ADR + 0x024) )
#define MSS_SUPER_WR_PRI_ADR           (  (MSS_AMC_BASE_ADR + 0x028) )
#define MSS_SUPER_WR_PRI_1_ADR         (  (MSS_AMC_BASE_ADR + 0x02c) )
#define MSS_AMC_DBG_TPRV_ADR           (  (MSS_AMC_BASE_ADR + 0x030) )
#define MSS_AMC_DBG_TPRV_1_ADR         (  (MSS_AMC_BASE_ADR + 0x034) )
#define MSS_AMC_DBG_TPWV_ADR           (  (MSS_AMC_BASE_ADR + 0x038) )
#define MSS_AMC_DBG_TPWV_1_ADR         (  (MSS_AMC_BASE_ADR + 0x03c) )
#define MSS_AMC_DBG_SPAV_ADR           (  (MSS_AMC_BASE_ADR + 0x040) )
#define MSS_AMC_DUMMY_SLC_TRC_ADR      (  (MSS_AMC_BASE_ADR + 0x044) )
#define  VENC_BASE_ADR            ( (0x20884000) )
#define  VENC_SWREG0_OFFSET       ( 0x0000 )
#define  VENC_SWREG1_OFFSET       ( 0x0004 )
#define  VENC_SWREG2_OFFSET       ( 0x0008 )
#define  VENC_SWREG3_OFFSET       ( 0x000C )
#define  VENC_SWREG4_OFFSET       ( 0x0010 )
#define  VENC_SWREG5_OFFSET       ( 0x0014 )
#define  VENC_SWREG6_OFFSET       ( 0x0018 )
#define  VENC_SWREG7_OFFSET       ( 0x001C )
#define  VENC_SWREG8_OFFSET       ( 0x0020 )
#define  VENC_SWREG9_OFFSET       ( 0x0024 )
#define  VENC_SWREG10_OFFSET       ( 0x0028 )
#define  VENC_SWREG11_OFFSET       ( 0x002C )
#define  VENC_SWREG12_OFFSET       ( 0x0030 )
#define  VENC_SWREG13_OFFSET       ( 0x0034 )
#define  VENC_SWREG14_OFFSET       ( 0x0038 )
#define  VENC_SWREG15_OFFSET       ( 0x003C )
#define  VENC_SWREG16_OFFSET       ( 0x0040 )
#define  VENC_SWREG17_OFFSET       ( 0x0044 )
#define  VENC_SWREG18_OFFSET       ( 0x0048 )
#define  VENC_SWREG19_OFFSET       ( 0x004C )
#define  VENC_SWREG20_OFFSET       ( 0x0050 )
#define  VENC_SWREG21_OFFSET       ( 0x0054 )
#define  VENC_SWREG22_OFFSET       ( 0x0058 )
#define  VENC_SWREG23_OFFSET       ( 0x005C )
#define  VENC_SWREG24_OFFSET       ( 0x0060 )
#define  VENC_SWREG25_OFFSET       ( 0x0064 )
#define  VENC_SWREG26_OFFSET       ( 0x0068 )
#define  VENC_SWREG27_OFFSET       ( 0x006C )
#define  VENC_SWREG28_OFFSET       ( 0x0070 )
#define  VENC_SWREG29_OFFSET       ( 0x0074 )
#define  VENC_SWREG30_OFFSET       ( 0x0078 )
#define  VENC_SWREG31_OFFSET       ( 0x007C )
#define  VENC_SWREG32_OFFSET       ( 0x0080 )
#define  VENC_SWREG33_OFFSET       ( 0x0084 )
#define  VENC_SWREG34_OFFSET       ( 0x0088 )
#define  VENC_SWREG35_OFFSET       ( 0x008C )
#define  VENC_SWREG36_OFFSET       ( 0x0090 )
#define  VENC_SWREG37_OFFSET       ( 0x0094 )
#define  VENC_SWREG38_OFFSET       ( 0x0098 )
#define  VENC_SWREG39_OFFSET       ( 0x009C )
#define  VENC_SWREG40_OFFSET       ( 0x00A0 )
#define  VENC_SWREG41_OFFSET       ( 0x00A4 )
#define  VENC_SWREG42_OFFSET       ( 0x00A8 )
#define  VENC_SWREG43_OFFSET       ( 0x00AC )
#define  VENC_SWREG44_OFFSET       ( 0x00B0 )
#define  VENC_SWREG45_OFFSET       ( 0x00B4 )
#define  VENC_SWREG46_OFFSET       ( 0x00B8 )
#define  VENC_SWREG47_OFFSET       ( 0x00BC )
#define  VENC_SWREG48_OFFSET       ( 0x00c0 )
#define  VENC_SWREG49_OFFSET       ( 0x00c4 )
#define  VENC_SWREG50_OFFSET       ( 0x00c8 )
#define  VENC_SWREG51_OFFSET       ( 0x00cc )
#define  VENC_SWREG52_OFFSET       ( 0x00d0 )
#define  VENC_SWREG53_OFFSET       ( 0x00d4 )
#define  VENC_SWREG54_OFFSET       ( 0x00d8 )
#define  VENC_SWREG55_OFFSET       ( 0x00dc )
#define  VENC_SWREG56_OFFSET       ( 0x00e0 )
#define  VENC_SWREG57_OFFSET       ( 0x00e4 )
#define  VENC_SWREG58_OFFSET       ( 0x00e8 )
#define  VENC_SWREG59_OFFSET       ( 0x00ec )
#define  VENC_SWREG60_OFFSET       ( 0x00f0 )
#define  VENC_SWREG61_OFFSET       ( 0x00f4 )
#define  VENC_SWREG62_OFFSET       ( 0x00f8 )
#define  VENC_SWREG63_OFFSET       ( 0x00fc )
#define  VENC_SWREG64_OFFSET       ( 0x0100 )
#define  VENC_SWREG65_OFFSET       ( 0x0104 )
#define  VENC_SWREG66_OFFSET       ( 0x0108 )
#define  VENC_SWREG67_OFFSET       ( 0x010c )
#define  VENC_SWREG68_OFFSET       ( 0x0110 )
#define  VENC_SWREG69_OFFSET       ( 0x0114 )
#define  VENC_SWREG70_OFFSET       ( 0x0118 )
#define  VENC_SWREG71_OFFSET       ( 0x011c )
#define  VENC_SWREG72_OFFSET       ( 0x0120 )
#define  VENC_SWREG73_OFFSET       ( 0x0124 )
#define  VENC_SWREG74_OFFSET       ( 0x0128 )
#define  VENC_SWREG75_OFFSET       ( 0x012c )
#define  VENC_SWREG76_OFFSET       ( 0x0130 )
#define  VENC_SWREG77_OFFSET       ( 0x0134 )
#define  VENC_SWREG78_OFFSET       ( 0x0138 )
#define  VENC_SWREG79_OFFSET       ( 0x013c )
#define  VENC_SWREG80_OFFSET       ( 0x0140 )
#define  VENC_SWREG81_OFFSET       ( 0x0144 )
#define  VENC_SWREG82_OFFSET       ( 0x0148 )
#define  VENC_SWREG83_OFFSET       ( 0x014c )
#define  VENC_SWREG84_OFFSET       ( 0x0150 )
#define  VENC_SWREG85_OFFSET       ( 0x0154 )
#define  VENC_SWREG86_OFFSET       ( 0x0158 )
#define  VENC_SWREG87_OFFSET       ( 0x015c )
#define  VENC_SWREG88_OFFSET       ( 0x0160 )
#define  VENC_SWREG89_OFFSET       ( 0x0164 )
#define  VENC_SWREG90_OFFSET       ( 0x0168 )
#define  VENC_SWREG91_OFFSET       ( 0x016c )
#define  VENC_SWREG92_OFFSET       ( 0x0170 )
#define  VENC_SWREG93_OFFSET       ( 0x0174 )
#define  VENC_SWREG94_OFFSET       ( 0x0178 )
#define  VENC_SWREG95_OFFSET       ( 0x017c )
#define  VENC_SWREG96_OFFSET       ( 0x0180 )
#define  VENC_SWREG97_OFFSET       ( 0x0184 )
#define  VENC_SWREG98_OFFSET       ( 0x0188 )
#define  VENC_SWREG99_OFFSET       ( 0x018c )
#define  VENC_SWREG100_OFFSET       ( 0x0190 )
#define  VENC_SWREG101_OFFSET       ( 0x0194 )
#define  VENC_SWREG102_OFFSET       ( 0x0198 )
#define  VENC_SWREG103_OFFSET       ( 0x019c )
#define  VENC_SWREG104_OFFSET       ( 0x01a0 )
#define  VENC_SWREG105_OFFSET       ( 0x01a4 )
#define  VENC_SWREG106_OFFSET       ( 0x01a8 )
#define  VENC_SWREG107_OFFSET       ( 0x01ac )
#define  VENC_SWREG108_OFFSET       ( 0x01b0 )
#define  VENC_SWREG109_OFFSET       ( 0x01b4 )
#define  VENC_SWREG110_OFFSET       ( 0x01b8 )
#define  VENC_SWREG111_OFFSET       ( 0x01bc )
#define  VENC_SWREG112_OFFSET       ( 0x01c0 )
#define  VENC_SWREG113_OFFSET       ( 0x01c4 )
#define  VENC_SWREG114_OFFSET       ( 0x01c8 )
#define  VENC_SWREG115_OFFSET       ( 0x01cc )
#define  VENC_SWREG116_OFFSET       ( 0x01d0 )
#define  VENC_SWREG117_OFFSET       ( 0x01d4 )
#define  VENC_SWREG118_OFFSET       ( 0x01d8 )
#define  VENC_SWREG119_OFFSET       ( 0x01dc )
#define  VENC_SWREG120_OFFSET       ( 0x01e0 )
#define  VENC_SWREG121_OFFSET       ( 0x01e4 )
#define  VENC_SWREG122_OFFSET       ( 0x01e8 )
#define  VENC_SWREG123_OFFSET       ( 0x01ec )
#define  VENC_SWREG124_OFFSET       ( 0x01f0 )
#define  VENC_SWREG125_OFFSET       ( 0x01f4 )
#define  VENC_SWREG126_OFFSET       ( 0x01f8 )
#define  VENC_SWREG127_OFFSET       ( 0x01fc )
#define  VENC_SWREG128_OFFSET       ( 0x0200 )
#define  VENC_SWREG129_OFFSET       ( 0x0204 )
#define  VENC_SWREG130_OFFSET       ( 0x0208 )
#define  VENC_SWREG131_OFFSET       ( 0x020c )
#define  VENC_SWREG132_OFFSET       ( 0x0210 )
#define  VENC_SWREG133_OFFSET       ( 0x0214 )
#define  VENC_SWREG134_OFFSET       ( 0x0218 )
#define  VENC_SWREG135_OFFSET       ( 0x021c )
#define  VENC_SWREG136_OFFSET       ( 0x0220 )
#define  VENC_SWREG137_OFFSET       ( 0x0224 )
#define  VENC_SWREG138_OFFSET       ( 0x0228 )
#define  VENC_SWREG139_OFFSET       ( 0x022c )
#define  VENC_SWREG140_OFFSET       ( 0x0230 )
#define  VENC_SWREG141_OFFSET       ( 0x0234 )
#define  VENC_SWREG142_OFFSET       ( 0x0238 )
#define  VENC_SWREG143_OFFSET       ( 0x023c )
#define  VENC_SWREG144_OFFSET       ( 0x0240 )
#define  VENC_SWREG145_OFFSET       ( 0x0244 )
#define  VENC_SWREG146_OFFSET       ( 0x0248 )
#define  VENC_SWREG147_OFFSET       ( 0x024c )
#define  VENC_SWREG148_OFFSET       ( 0x0250 )
#define  VENC_SWREG149_OFFSET       ( 0x0254 )
#define  VENC_SWREG150_OFFSET       ( 0x0258 )
#define  VENC_SWREG151_OFFSET       ( 0x025c )
#define  VENC_SWREG152_OFFSET       ( 0x0260 )
#define  VENC_SWREG153_OFFSET       ( 0x0264 )
#define  VENC_SWREG154_OFFSET       ( 0x0268 )
#define  VENC_SWREG155_OFFSET       ( 0x026c )
#define  VENC_SWREG156_OFFSET       ( 0x0270 )
#define  VENC_SWREG157_OFFSET       ( 0x0274 )
#define  VENC_SWREG158_OFFSET       ( 0x0278 )
#define  VENC_SWREG159_OFFSET       ( 0x027c )
#define  VENC_SWREG160_OFFSET       ( 0x0280 )
#define  VENC_SWREG161_OFFSET       ( 0x0284 )
#define  VENC_SWREG162_OFFSET       ( 0x0288 )
#define  VENC_SWREG163_OFFSET       ( 0x028c )
#define  VENC_SWREG164_OFFSET       ( 0x0290 )
#define  VENC_SWREG165_OFFSET       ( 0x0294 )
#define  VENC_SWREG166_OFFSET       ( 0x0298 )
#define  VENC_SWREG167_OFFSET       ( 0x029c )
#define  VENC_SWREG168_OFFSET       ( 0x02a0 )
#define  VENC_SWREG169_OFFSET       ( 0x02a4 )
#define  VENC_SWREG170_OFFSET       ( 0x02a8 )
#define  VENC_SWREG171_OFFSET       ( 0x02ac )
#define  VENC_SWREG172_OFFSET       ( 0x02b0 )
#define  VENC_SWREG173_OFFSET       ( 0x02b4 )
#define  VENC_SWREG174_OFFSET       ( 0x02b8 )
#define  VENC_SWREG175_OFFSET       ( 0x02bc )
#define  VENC_SWREG176_OFFSET       ( 0x02c0 )
#define  VENC_SWREG177_OFFSET       ( 0x02c4 )
#define  VENC_SWREG178_OFFSET       ( 0x02c8 )
#define  VENC_SWREG179_OFFSET       ( 0x02cc )
#define  VENC_SWREG180_OFFSET       ( 0x02d0 )
#define  VENC_SWREG181_OFFSET       ( 0x02d4 )
#define  VENC_SWREG182_OFFSET       ( 0x02d8 )
#define  VENC_SWREG183_OFFSET       ( 0x02dc )
#define  VENC_SWREG184_OFFSET       ( 0x02e0 )
#define  VENC_SWREG185_OFFSET       ( 0x02e4 )
#define  VENC_SWREG186_OFFSET       ( 0x02e8 )
#define  VENC_SWREG187_OFFSET       ( 0x02ec )
#define  VENC_SWREG188_OFFSET       ( 0x02f0 )
#define  VENC_SWREG189_OFFSET       ( 0x02f4 )
#define  VENC_SWREG190_OFFSET       ( 0x02f8 )
#define  VENC_SWREG191_OFFSET       ( 0x02fc )
#define  VENC_SWREG192_OFFSET       ( 0x0300 )
#define  VENC_SWREG193_OFFSET       ( 0x0304 )
#define  VENC_SWREG194_OFFSET       ( 0x0308 )
#define  VENC_SWREG195_OFFSET       ( 0x030c )
#define  VENC_SWREG196_OFFSET       ( 0x0310 )
#define  VENC_SWREG197_OFFSET       ( 0x0314 )
#define  VENC_SWREG198_OFFSET       ( 0x0318 )
#define  VENC_SWREG199_OFFSET       ( 0x031c )
#define  VENC_SWREG200_OFFSET       ( 0x0320 )
#define  VENC_SWREG201_OFFSET       ( 0x0324 )
#define  VENC_SWREG202_OFFSET       ( 0x0328 )
#define  VENC_SWREG203_OFFSET       ( 0x032c )
#define  VENC_SWREG204_OFFSET       ( 0x0330 )
#define  VENC_SWREG205_OFFSET       ( 0x0334 )
#define  VENC_SWREG206_OFFSET       ( 0x0338 )
#define  VENC_SWREG207_OFFSET       ( 0x033c )
#define  VENC_SWREG208_OFFSET       ( 0x0340 )
#define  VENC_SWREG209_OFFSET       ( 0x0344 )
#define  VENC_SWREG210_OFFSET       ( 0x0348 )
#define  VENC_SWREG211_OFFSET       ( 0x034c )
#define  VENC_SWREG212_OFFSET       ( 0x0350 )
#define  VENC_SWREG213_OFFSET       ( 0x0354 )
#define  VENC_SWREG214_OFFSET       ( 0x0358 )
#define  VENC_SWREG215_OFFSET       ( 0x035c )
#define  VENC_SWREG216_OFFSET       ( 0x0360 )
#define  VENC_SWREG217_OFFSET       ( 0x0364 )
#define  VENC_SWREG218_OFFSET       ( 0x0368 )
#define  VENC_SWREG219_OFFSET       ( 0x036c )
#define  VENC_SWREG220_OFFSET       ( 0x0370 )
#define  VENC_SWREG221_OFFSET       ( 0x0374 )
#define  VENC_SWREG222_OFFSET       ( 0x0378 )
#define  VENC_SWREG223_OFFSET       ( 0x037c )
#define  VENC_SWREG224_OFFSET       ( 0x0380 )
#define  VENC_SWREG225_OFFSET       ( 0x0384 )
#define  VENC_SWREG226_OFFSET       ( 0x0388 )
#define  VENC_SWREG227_OFFSET       ( 0x038c )
#define  VENC_SWREG228_OFFSET       ( 0x0390 )
#define  VENC_SWREG229_OFFSET       ( 0x0394 )
#define  VENC_SWREG230_OFFSET       ( 0x0398 )
#define  VENC_SWREG231_OFFSET       ( 0x039c )
#define  VENC_SWREG232_OFFSET       ( 0x03a0 )
#define  VENC_SWREG233_OFFSET       ( 0x03a4 )
#define  VENC_SWREG234_OFFSET       ( 0x03a8 )
#define  VENC_SWREG235_OFFSET       ( 0x03ac )
#define  VENC_SWREG236_OFFSET       ( 0x03b0 )
#define  VENC_SWREG0_ADR      ( VENC_BASE_ADR + VENC_SWREG0_OFFSET )
#define  VENC_SWREG1_ADR      ( VENC_BASE_ADR + VENC_SWREG1_OFFSET )
#define  VENC_SWREG2_ADR      ( VENC_BASE_ADR + VENC_SWREG2_OFFSET )
#define  VENC_SWREG3_ADR      ( VENC_BASE_ADR + VENC_SWREG3_OFFSET )
#define  VENC_SWREG4_ADR      ( VENC_BASE_ADR + VENC_SWREG4_OFFSET )
#define  VENC_SWREG5_ADR      ( VENC_BASE_ADR + VENC_SWREG5_OFFSET )
#define  VENC_SWREG6_ADR      ( VENC_BASE_ADR + VENC_SWREG6_OFFSET )
#define  VENC_SWREG7_ADR      ( VENC_BASE_ADR + VENC_SWREG7_OFFSET )
#define  VENC_SWREG8_ADR      ( VENC_BASE_ADR + VENC_SWREG8_OFFSET )
#define  VENC_SWREG9_ADR      ( VENC_BASE_ADR + VENC_SWREG9_OFFSET )
#define  VENC_SWREG10_ADR     ( VENC_BASE_ADR + VENC_SWREG10_OFFSET )
#define  VENC_SWREG11_ADR     ( VENC_BASE_ADR + VENC_SWREG11_OFFSET )
#define  VENC_SWREG12_ADR     ( VENC_BASE_ADR + VENC_SWREG12_OFFSET )
#define  VENC_SWREG13_ADR     ( VENC_BASE_ADR + VENC_SWREG13_OFFSET )
#define  VENC_SWREG14_ADR     ( VENC_BASE_ADR + VENC_SWREG14_OFFSET )
#define  VENC_SWREG15_ADR     ( VENC_BASE_ADR + VENC_SWREG15_OFFSET )
#define  VENC_SWREG16_ADR     ( VENC_BASE_ADR + VENC_SWREG16_OFFSET )
#define  VENC_SWREG17_ADR     ( VENC_BASE_ADR + VENC_SWREG17_OFFSET )
#define  VENC_SWREG18_ADR     ( VENC_BASE_ADR + VENC_SWREG18_OFFSET )
#define  VENC_SWREG19_ADR     ( VENC_BASE_ADR + VENC_SWREG19_OFFSET )
#define  VENC_SWREG20_ADR     ( VENC_BASE_ADR + VENC_SWREG20_OFFSET )
#define  VENC_SWREG21_ADR     ( VENC_BASE_ADR + VENC_SWREG21_OFFSET )
#define  VENC_SWREG22_ADR     ( VENC_BASE_ADR + VENC_SWREG22_OFFSET )
#define  VENC_SWREG23_ADR     ( VENC_BASE_ADR + VENC_SWREG23_OFFSET )
#define  VENC_SWREG24_ADR     ( VENC_BASE_ADR + VENC_SWREG24_OFFSET )
#define  VENC_SWREG25_ADR     ( VENC_BASE_ADR + VENC_SWREG25_OFFSET )
#define  VENC_SWREG26_ADR     ( VENC_BASE_ADR + VENC_SWREG26_OFFSET )
#define  VENC_SWREG27_ADR     ( VENC_BASE_ADR + VENC_SWREG27_OFFSET )
#define  VENC_SWREG28_ADR     ( VENC_BASE_ADR + VENC_SWREG28_OFFSET )
#define  VENC_SWREG29_ADR     ( VENC_BASE_ADR + VENC_SWREG29_OFFSET )
#define  VENC_SWREG30_ADR     ( VENC_BASE_ADR + VENC_SWREG30_OFFSET )
#define  VENC_SWREG31_ADR     ( VENC_BASE_ADR + VENC_SWREG31_OFFSET )
#define  VENC_SWREG32_ADR     ( VENC_BASE_ADR + VENC_SWREG32_OFFSET )
#define  VENC_SWREG33_ADR     ( VENC_BASE_ADR + VENC_SWREG33_OFFSET )
#define  VENC_SWREG34_ADR     ( VENC_BASE_ADR + VENC_SWREG34_OFFSET )
#define  VENC_SWREG35_ADR     ( VENC_BASE_ADR + VENC_SWREG35_OFFSET )
#define  VENC_SWREG36_ADR     ( VENC_BASE_ADR + VENC_SWREG36_OFFSET )
#define  VENC_SWREG37_ADR     ( VENC_BASE_ADR + VENC_SWREG37_OFFSET )
#define  VENC_SWREG38_ADR     ( VENC_BASE_ADR + VENC_SWREG38_OFFSET )
#define  VENC_SWREG39_ADR     ( VENC_BASE_ADR + VENC_SWREG39_OFFSET )
#define  VENC_SWREG40_ADR     ( VENC_BASE_ADR + VENC_SWREG40_OFFSET )
#define  VENC_SWREG41_ADR     ( VENC_BASE_ADR + VENC_SWREG41_OFFSET )
#define  VENC_SWREG42_ADR     ( VENC_BASE_ADR + VENC_SWREG42_OFFSET )
#define  VENC_SWREG43_ADR     ( VENC_BASE_ADR + VENC_SWREG43_OFFSET )
#define  VENC_SWREG44_ADR     ( VENC_BASE_ADR + VENC_SWREG44_OFFSET )
#define  VENC_SWREG45_ADR     ( VENC_BASE_ADR + VENC_SWREG45_OFFSET )
#define  VENC_SWREG46_ADR     ( VENC_BASE_ADR + VENC_SWREG46_OFFSET )
#define  VENC_SWREG47_ADR     ( VENC_BASE_ADR + VENC_SWREG47_OFFSET )
#define  VENC_SWREG48_ADR     ( VENC_BASE_ADR + VENC_SWREG48_OFFSET )
#define  VENC_SWREG49_ADR     ( VENC_BASE_ADR + VENC_SWREG49_OFFSET )
#define  VENC_SWREG50_ADR     ( VENC_BASE_ADR + VENC_SWREG50_OFFSET )
#define  VENC_SWREG51_ADR     ( VENC_BASE_ADR + VENC_SWREG51_OFFSET )
#define  VENC_SWREG52_ADR     ( VENC_BASE_ADR + VENC_SWREG52_OFFSET )
#define  VENC_SWREG53_ADR     ( VENC_BASE_ADR + VENC_SWREG53_OFFSET )
#define  VENC_SWREG54_ADR     ( VENC_BASE_ADR + VENC_SWREG54_OFFSET )
#define  VENC_SWREG55_ADR     ( VENC_BASE_ADR + VENC_SWREG55_OFFSET )
#define  VENC_SWREG56_ADR     ( VENC_BASE_ADR + VENC_SWREG56_OFFSET )
#define  VENC_SWREG57_ADR     ( VENC_BASE_ADR + VENC_SWREG57_OFFSET )
#define  VENC_SWREG58_ADR     ( VENC_BASE_ADR + VENC_SWREG58_OFFSET )
#define  VENC_SWREG59_ADR     ( VENC_BASE_ADR + VENC_SWREG59_OFFSET )
#define  VENC_SWREG60_ADR     ( VENC_BASE_ADR + VENC_SWREG60_OFFSET )
#define  VENC_SWREG61_ADR     ( VENC_BASE_ADR + VENC_SWREG61_OFFSET )
#define  VENC_SWREG62_ADR     ( VENC_BASE_ADR + VENC_SWREG62_OFFSET )
#define  VENC_SWREG63_ADR     ( VENC_BASE_ADR + VENC_SWREG63_OFFSET )
#define  VENC_SWREG64_ADR     ( VENC_BASE_ADR + VENC_SWREG64_OFFSET )
#define  VENC_SWREG65_ADR     ( VENC_BASE_ADR + VENC_SWREG65_OFFSET )
#define  VENC_SWREG66_ADR     ( VENC_BASE_ADR + VENC_SWREG66_OFFSET )
#define  VENC_SWREG67_ADR     ( VENC_BASE_ADR + VENC_SWREG67_OFFSET )
#define  VENC_SWREG68_ADR     ( VENC_BASE_ADR + VENC_SWREG68_OFFSET )
#define  VENC_SWREG69_ADR     ( VENC_BASE_ADR + VENC_SWREG69_OFFSET )
#define  VENC_SWREG70_ADR     ( VENC_BASE_ADR + VENC_SWREG70_OFFSET )
#define  VENC_SWREG71_ADR     ( VENC_BASE_ADR + VENC_SWREG71_OFFSET )
#define  VENC_SWREG72_ADR     ( VENC_BASE_ADR + VENC_SWREG72_OFFSET )
#define  VENC_SWREG73_ADR     ( VENC_BASE_ADR + VENC_SWREG73_OFFSET )
#define  VENC_SWREG74_ADR     ( VENC_BASE_ADR + VENC_SWREG74_OFFSET )
#define  VENC_SWREG75_ADR     ( VENC_BASE_ADR + VENC_SWREG75_OFFSET )
#define  VENC_SWREG76_ADR     ( VENC_BASE_ADR + VENC_SWREG76_OFFSET )
#define  VENC_SWREG77_ADR     ( VENC_BASE_ADR + VENC_SWREG77_OFFSET )
#define  VENC_SWREG78_ADR     ( VENC_BASE_ADR + VENC_SWREG78_OFFSET )
#define  VENC_SWREG79_ADR     ( VENC_BASE_ADR + VENC_SWREG79_OFFSET )
#define  VENC_SWREG80_ADR     ( VENC_BASE_ADR + VENC_SWREG80_OFFSET )
#define  VENC_SWREG81_ADR     ( VENC_BASE_ADR + VENC_SWREG81_OFFSET )
#define  VENC_SWREG82_ADR     ( VENC_BASE_ADR + VENC_SWREG82_OFFSET )
#define  VENC_SWREG83_ADR     ( VENC_BASE_ADR + VENC_SWREG83_OFFSET )
#define  VENC_SWREG84_ADR     ( VENC_BASE_ADR + VENC_SWREG84_OFFSET )
#define  VENC_SWREG85_ADR     ( VENC_BASE_ADR + VENC_SWREG85_OFFSET )
#define  VENC_SWREG86_ADR     ( VENC_BASE_ADR + VENC_SWREG86_OFFSET )
#define  VENC_SWREG87_ADR     ( VENC_BASE_ADR + VENC_SWREG87_OFFSET )
#define  VENC_SWREG88_ADR     ( VENC_BASE_ADR + VENC_SWREG88_OFFSET )
#define  VENC_SWREG89_ADR     ( VENC_BASE_ADR + VENC_SWREG89_OFFSET )
#define  VENC_SWREG90_ADR     ( VENC_BASE_ADR + VENC_SWREG90_OFFSET )
#define  VENC_SWREG91_ADR     ( VENC_BASE_ADR + VENC_SWREG91_OFFSET )
#define  VENC_SWREG92_ADR     ( VENC_BASE_ADR + VENC_SWREG92_OFFSET )
#define  VENC_SWREG93_ADR     ( VENC_BASE_ADR + VENC_SWREG93_OFFSET )
#define  VENC_SWREG94_ADR     ( VENC_BASE_ADR + VENC_SWREG94_OFFSET )
#define  VENC_SWREG95_ADR     ( VENC_BASE_ADR + VENC_SWREG95_OFFSET )
#define  VENC_SWREG96_ADR     ( VENC_BASE_ADR + VENC_SWREG96_OFFSET )
#define  VENC_SWREG97_ADR     ( VENC_BASE_ADR + VENC_SWREG97_OFFSET )
#define  VENC_SWREG98_ADR     ( VENC_BASE_ADR + VENC_SWREG98_OFFSET )
#define  VENC_SWREG99_ADR     ( VENC_BASE_ADR + VENC_SWREG99_OFFSET )
#define  VENC_SWREG100_ADR      ( VENC_BASE_ADR + VENC_SWREG100_OFFSET )
#define  VENC_SWREG101_ADR      ( VENC_BASE_ADR + VENC_SWREG101_OFFSET )
#define  VENC_SWREG102_ADR      ( VENC_BASE_ADR + VENC_SWREG102_OFFSET )
#define  VENC_SWREG103_ADR      ( VENC_BASE_ADR + VENC_SWREG103_OFFSET )
#define  VENC_SWREG104_ADR      ( VENC_BASE_ADR + VENC_SWREG104_OFFSET )
#define  VENC_SWREG105_ADR      ( VENC_BASE_ADR + VENC_SWREG105_OFFSET )
#define  VENC_SWREG106_ADR      ( VENC_BASE_ADR + VENC_SWREG106_OFFSET )
#define  VENC_SWREG107_ADR      ( VENC_BASE_ADR + VENC_SWREG107_OFFSET )
#define  VENC_SWREG108_ADR      ( VENC_BASE_ADR + VENC_SWREG108_OFFSET )
#define  VENC_SWREG109_ADR      ( VENC_BASE_ADR + VENC_SWREG109_OFFSET )
#define  VENC_SWREG110_ADR      ( VENC_BASE_ADR + VENC_SWREG110_OFFSET )
#define  VENC_SWREG111_ADR      ( VENC_BASE_ADR + VENC_SWREG111_OFFSET )
#define  VENC_SWREG112_ADR      ( VENC_BASE_ADR + VENC_SWREG112_OFFSET )
#define  VENC_SWREG113_ADR      ( VENC_BASE_ADR + VENC_SWREG113_OFFSET )
#define  VENC_SWREG114_ADR      ( VENC_BASE_ADR + VENC_SWREG114_OFFSET )
#define  VENC_SWREG115_ADR      ( VENC_BASE_ADR + VENC_SWREG115_OFFSET )
#define  VENC_SWREG116_ADR      ( VENC_BASE_ADR + VENC_SWREG116_OFFSET )
#define  VENC_SWREG117_ADR      ( VENC_BASE_ADR + VENC_SWREG117_OFFSET )
#define  VENC_SWREG118_ADR      ( VENC_BASE_ADR + VENC_SWREG118_OFFSET )
#define  VENC_SWREG119_ADR      ( VENC_BASE_ADR + VENC_SWREG119_OFFSET )
#define  VENC_SWREG120_ADR      ( VENC_BASE_ADR + VENC_SWREG120_OFFSET )
#define  VENC_SWREG121_ADR      ( VENC_BASE_ADR + VENC_SWREG121_OFFSET )
#define  VENC_SWREG122_ADR      ( VENC_BASE_ADR + VENC_SWREG122_OFFSET )
#define  VENC_SWREG123_ADR      ( VENC_BASE_ADR + VENC_SWREG123_OFFSET )
#define  VENC_SWREG124_ADR      ( VENC_BASE_ADR + VENC_SWREG124_OFFSET )
#define  VENC_SWREG125_ADR      ( VENC_BASE_ADR + VENC_SWREG125_OFFSET )
#define  VENC_SWREG126_ADR      ( VENC_BASE_ADR + VENC_SWREG126_OFFSET )
#define  VENC_SWREG127_ADR      ( VENC_BASE_ADR + VENC_SWREG127_OFFSET )
#define  VENC_SWREG128_ADR      ( VENC_BASE_ADR + VENC_SWREG128_OFFSET )
#define  VENC_SWREG129_ADR      ( VENC_BASE_ADR + VENC_SWREG129_OFFSET )
#define  VENC_SWREG130_ADR      ( VENC_BASE_ADR + VENC_SWREG130_OFFSET )
#define  VENC_SWREG131_ADR      ( VENC_BASE_ADR + VENC_SWREG131_OFFSET )
#define  VENC_SWREG132_ADR      ( VENC_BASE_ADR + VENC_SWREG132_OFFSET )
#define  VENC_SWREG133_ADR      ( VENC_BASE_ADR + VENC_SWREG133_OFFSET )
#define  VENC_SWREG134_ADR      ( VENC_BASE_ADR + VENC_SWREG134_OFFSET )
#define  VENC_SWREG135_ADR      ( VENC_BASE_ADR + VENC_SWREG135_OFFSET )
#define  VENC_SWREG136_ADR      ( VENC_BASE_ADR + VENC_SWREG136_OFFSET )
#define  VENC_SWREG137_ADR      ( VENC_BASE_ADR + VENC_SWREG137_OFFSET )
#define  VENC_SWREG138_ADR      ( VENC_BASE_ADR + VENC_SWREG138_OFFSET )
#define  VENC_SWREG139_ADR      ( VENC_BASE_ADR + VENC_SWREG139_OFFSET )
#define  VENC_SWREG140_ADR      ( VENC_BASE_ADR + VENC_SWREG140_OFFSET )
#define  VENC_SWREG141_ADR      ( VENC_BASE_ADR + VENC_SWREG141_OFFSET )
#define  VENC_SWREG142_ADR      ( VENC_BASE_ADR + VENC_SWREG142_OFFSET )
#define  VENC_SWREG143_ADR      ( VENC_BASE_ADR + VENC_SWREG143_OFFSET )
#define  VENC_SWREG144_ADR      ( VENC_BASE_ADR + VENC_SWREG144_OFFSET )
#define  VENC_SWREG145_ADR      ( VENC_BASE_ADR + VENC_SWREG145_OFFSET )
#define  VENC_SWREG146_ADR      ( VENC_BASE_ADR + VENC_SWREG146_OFFSET )
#define  VENC_SWREG147_ADR      ( VENC_BASE_ADR + VENC_SWREG147_OFFSET )
#define  VENC_SWREG148_ADR      ( VENC_BASE_ADR + VENC_SWREG148_OFFSET )
#define  VENC_SWREG149_ADR      ( VENC_BASE_ADR + VENC_SWREG149_OFFSET )
#define  VENC_SWREG150_ADR      ( VENC_BASE_ADR + VENC_SWREG150_OFFSET )
#define  VENC_SWREG151_ADR      ( VENC_BASE_ADR + VENC_SWREG151_OFFSET )
#define  VENC_SWREG152_ADR      ( VENC_BASE_ADR + VENC_SWREG152_OFFSET )
#define  VENC_SWREG153_ADR      ( VENC_BASE_ADR + VENC_SWREG153_OFFSET )
#define  VENC_SWREG154_ADR      ( VENC_BASE_ADR + VENC_SWREG154_OFFSET )
#define  VENC_SWREG155_ADR      ( VENC_BASE_ADR + VENC_SWREG155_OFFSET )
#define  VENC_SWREG156_ADR      ( VENC_BASE_ADR + VENC_SWREG156_OFFSET )
#define  VENC_SWREG157_ADR      ( VENC_BASE_ADR + VENC_SWREG157_OFFSET )
#define  VENC_SWREG158_ADR      ( VENC_BASE_ADR + VENC_SWREG158_OFFSET )
#define  VENC_SWREG159_ADR      ( VENC_BASE_ADR + VENC_SWREG159_OFFSET )
#define  VENC_SWREG160_ADR      ( VENC_BASE_ADR + VENC_SWREG160_OFFSET )
#define  VENC_SWREG161_ADR      ( VENC_BASE_ADR + VENC_SWREG161_OFFSET )
#define  VENC_SWREG162_ADR      ( VENC_BASE_ADR + VENC_SWREG162_OFFSET )
#define  VENC_SWREG163_ADR      ( VENC_BASE_ADR + VENC_SWREG163_OFFSET )
#define  VENC_SWREG164_ADR      ( VENC_BASE_ADR + VENC_SWREG164_OFFSET )
#define  VENC_SWREG165_ADR      ( VENC_BASE_ADR + VENC_SWREG165_OFFSET )
#define  VENC_SWREG166_ADR      ( VENC_BASE_ADR + VENC_SWREG166_OFFSET )
#define  VENC_SWREG167_ADR      ( VENC_BASE_ADR + VENC_SWREG167_OFFSET )
#define  VENC_SWREG168_ADR      ( VENC_BASE_ADR + VENC_SWREG168_OFFSET )
#define  VENC_SWREG169_ADR      ( VENC_BASE_ADR + VENC_SWREG169_OFFSET )
#define  VENC_SWREG170_ADR      ( VENC_BASE_ADR + VENC_SWREG170_OFFSET )
#define  VENC_SWREG171_ADR      ( VENC_BASE_ADR + VENC_SWREG171_OFFSET )
#define  VENC_SWREG172_ADR      ( VENC_BASE_ADR + VENC_SWREG172_OFFSET )
#define  VENC_SWREG173_ADR      ( VENC_BASE_ADR + VENC_SWREG173_OFFSET )
#define  VENC_SWREG174_ADR      ( VENC_BASE_ADR + VENC_SWREG174_OFFSET )
#define  VENC_SWREG175_ADR      ( VENC_BASE_ADR + VENC_SWREG175_OFFSET )
#define  VENC_SWREG176_ADR      ( VENC_BASE_ADR + VENC_SWREG176_OFFSET )
#define  VENC_SWREG177_ADR      ( VENC_BASE_ADR + VENC_SWREG177_OFFSET )
#define  VENC_SWREG178_ADR      ( VENC_BASE_ADR + VENC_SWREG178_OFFSET )
#define  VENC_SWREG179_ADR      ( VENC_BASE_ADR + VENC_SWREG179_OFFSET )
#define  VENC_SWREG180_ADR      ( VENC_BASE_ADR + VENC_SWREG180_OFFSET )
#define  VENC_SWREG181_ADR      ( VENC_BASE_ADR + VENC_SWREG181_OFFSET )
#define  VENC_SWREG182_ADR      ( VENC_BASE_ADR + VENC_SWREG182_OFFSET )
#define  VENC_SWREG183_ADR      ( VENC_BASE_ADR + VENC_SWREG183_OFFSET )
#define  VENC_SWREG184_ADR      ( VENC_BASE_ADR + VENC_SWREG184_OFFSET )
#define  VENC_SWREG185_ADR      ( VENC_BASE_ADR + VENC_SWREG185_OFFSET )
#define  VENC_SWREG186_ADR      ( VENC_BASE_ADR + VENC_SWREG186_OFFSET )
#define  VENC_SWREG187_ADR      ( VENC_BASE_ADR + VENC_SWREG187_OFFSET )
#define  VENC_SWREG188_ADR      ( VENC_BASE_ADR + VENC_SWREG188_OFFSET )
#define  VENC_SWREG189_ADR      ( VENC_BASE_ADR + VENC_SWREG189_OFFSET )
#define  VENC_SWREG190_ADR      ( VENC_BASE_ADR + VENC_SWREG190_OFFSET )
#define  VENC_SWREG191_ADR      ( VENC_BASE_ADR + VENC_SWREG191_OFFSET )
#define  VENC_SWREG192_ADR      ( VENC_BASE_ADR + VENC_SWREG192_OFFSET )
#define  VENC_SWREG193_ADR      ( VENC_BASE_ADR + VENC_SWREG193_OFFSET )
#define  VENC_SWREG194_ADR      ( VENC_BASE_ADR + VENC_SWREG194_OFFSET )
#define  VENC_SWREG195_ADR      ( VENC_BASE_ADR + VENC_SWREG195_OFFSET )
#define  VENC_SWREG196_ADR      ( VENC_BASE_ADR + VENC_SWREG196_OFFSET )
#define  VENC_SWREG197_ADR      ( VENC_BASE_ADR + VENC_SWREG197_OFFSET )
#define  VENC_SWREG198_ADR      ( VENC_BASE_ADR + VENC_SWREG198_OFFSET )
#define  VENC_SWREG199_ADR      ( VENC_BASE_ADR + VENC_SWREG199_OFFSET )
#define  VENC_SWREG200_ADR      ( VENC_BASE_ADR + VENC_SWREG200_OFFSET )
#define  VENC_SWREG201_ADR      ( VENC_BASE_ADR + VENC_SWREG201_OFFSET )
#define  VENC_SWREG202_ADR      ( VENC_BASE_ADR + VENC_SWREG202_OFFSET )
#define  VENC_SWREG203_ADR      ( VENC_BASE_ADR + VENC_SWREG203_OFFSET )
#define  VENC_SWREG204_ADR      ( VENC_BASE_ADR + VENC_SWREG204_OFFSET )
#define  VENC_SWREG205_ADR      ( VENC_BASE_ADR + VENC_SWREG205_OFFSET )
#define  VENC_SWREG206_ADR      ( VENC_BASE_ADR + VENC_SWREG206_OFFSET )
#define  VENC_SWREG207_ADR      ( VENC_BASE_ADR + VENC_SWREG207_OFFSET )
#define  VENC_SWREG208_ADR      ( VENC_BASE_ADR + VENC_SWREG208_OFFSET )
#define  VENC_SWREG209_ADR      ( VENC_BASE_ADR + VENC_SWREG209_OFFSET )
#define  VENC_SWREG210_ADR      ( VENC_BASE_ADR + VENC_SWREG210_OFFSET )
#define  VENC_SWREG211_ADR      ( VENC_BASE_ADR + VENC_SWREG211_OFFSET )
#define  VENC_SWREG212_ADR      ( VENC_BASE_ADR + VENC_SWREG212_OFFSET )
#define  VENC_SWREG213_ADR      ( VENC_BASE_ADR + VENC_SWREG213_OFFSET )
#define  VENC_SWREG214_ADR      ( VENC_BASE_ADR + VENC_SWREG214_OFFSET )
#define  VENC_SWREG215_ADR      ( VENC_BASE_ADR + VENC_SWREG215_OFFSET )
#define  VENC_SWREG216_ADR      ( VENC_BASE_ADR + VENC_SWREG216_OFFSET )
#define  VENC_SWREG217_ADR      ( VENC_BASE_ADR + VENC_SWREG217_OFFSET )
#define  VENC_SWREG218_ADR      ( VENC_BASE_ADR + VENC_SWREG218_OFFSET )
#define  VENC_SWREG219_ADR      ( VENC_BASE_ADR + VENC_SWREG219_OFFSET )
#define  VENC_SWREG220_ADR      ( VENC_BASE_ADR + VENC_SWREG220_OFFSET )
#define  VENC_SWREG221_ADR      ( VENC_BASE_ADR + VENC_SWREG221_OFFSET )
#define  VENC_SWREG222_ADR      ( VENC_BASE_ADR + VENC_SWREG222_OFFSET )
#define  VENC_SWREG223_ADR      ( VENC_BASE_ADR + VENC_SWREG223_OFFSET )
#define  VENC_SWREG224_ADR      ( VENC_BASE_ADR + VENC_SWREG224_OFFSET )
#define  VENC_SWREG225_ADR      ( VENC_BASE_ADR + VENC_SWREG225_OFFSET )
#define  VENC_SWREG226_ADR      ( VENC_BASE_ADR + VENC_SWREG226_OFFSET )
#define  VENC_SWREG227_ADR      ( VENC_BASE_ADR + VENC_SWREG227_OFFSET )
#define  VENC_SWREG228_ADR      ( VENC_BASE_ADR + VENC_SWREG228_OFFSET )
#define  VENC_SWREG229_ADR      ( VENC_BASE_ADR + VENC_SWREG229_OFFSET )
#define  VENC_SWREG230_ADR      ( VENC_BASE_ADR + VENC_SWREG230_OFFSET )
#define  VENC_SWREG231_ADR      ( VENC_BASE_ADR + VENC_SWREG231_OFFSET )
#define  VENC_SWREG232_ADR      ( VENC_BASE_ADR + VENC_SWREG232_OFFSET )
#define  VENC_SWREG233_ADR      ( VENC_BASE_ADR + VENC_SWREG233_OFFSET )
#define  VENC_SWREG234_ADR      ( VENC_BASE_ADR + VENC_SWREG234_OFFSET )
#define  VENC_SWREG235_ADR      ( VENC_BASE_ADR + VENC_SWREG235_OFFSET )
#define  VENC_SWREG236_ADR      ( VENC_BASE_ADR + VENC_SWREG236_OFFSET )
#define  JENC_BASE_ADR            ( (0x208A0000) )
#define  JENC_SWREG0_OFFSET       ( 0x0000 )
#define  JENC_SWREG1_OFFSET       ( 0x0004 )
#define  JENC_SWREG2_OFFSET       ( 0x0008 )
#define  JENC_SWREG3_OFFSET       ( 0x000C )
#define  JENC_SWREG4_OFFSET       ( 0x0010 )
#define  JENC_SWREG5_OFFSET       ( 0x0014 )
#define  JENC_SWREG6_OFFSET       ( 0x0018 )
#define  JENC_SWREG7_OFFSET       ( 0x001C )
#define  JENC_SWREG8_OFFSET       ( 0x0020 )
#define  JENC_SWREG9_OFFSET       ( 0x0024 )
#define  JENC_SWREG10_OFFSET       ( 0x0028 )
#define  JENC_SWREG11_OFFSET       ( 0x002C )
#define  JENC_SWREG12_OFFSET       ( 0x0030 )
#define  JENC_SWREG13_OFFSET       ( 0x0034 )
#define  JENC_SWREG14_OFFSET       ( 0x0038 )
#define  JENC_SWREG15_OFFSET       ( 0x003C )
#define  JENC_SWREG16_OFFSET       ( 0x0040 )
#define  JENC_SWREG17_OFFSET       ( 0x0044 )
#define  JENC_SWREG18_OFFSET       ( 0x0048 )
#define  JENC_SWREG19_OFFSET       ( 0x004C )
#define  JENC_SWREG20_OFFSET       ( 0x0050 )
#define  JENC_SWREG21_OFFSET       ( 0x0054 )
#define  JENC_SWREG22_OFFSET       ( 0x0058 )
#define  JENC_SWREG23_OFFSET       ( 0x005C )
#define  JENC_SWREG24_OFFSET       ( 0x0060 )
#define  JENC_SWREG25_OFFSET       ( 0x0064 )
#define  JENC_SWREG26_OFFSET       ( 0x0068 )
#define  JENC_SWREG27_OFFSET       ( 0x006C )
#define  JENC_SWREG28_OFFSET       ( 0x0070 )
#define  JENC_SWREG29_OFFSET       ( 0x0074 )
#define  JENC_SWREG30_OFFSET       ( 0x0078 )
#define  JENC_SWREG31_OFFSET       ( 0x007C )
#define  JENC_SWREG32_OFFSET       ( 0x0080 )
#define  JENC_SWREG33_OFFSET       ( 0x0084 )
#define  JENC_SWREG34_OFFSET       ( 0x0088 )
#define  JENC_SWREG35_OFFSET       ( 0x008C )
#define  JENC_SWREG36_OFFSET       ( 0x0090 )
#define  JENC_SWREG37_OFFSET       ( 0x0094 )
#define  JENC_SWREG38_OFFSET       ( 0x0098 )
#define  JENC_SWREG39_OFFSET       ( 0x009C )
#define  JENC_SWREG40_OFFSET       ( 0x00A0 )
#define  JENC_SWREG41_OFFSET       ( 0x00A4 )
#define  JENC_SWREG42_OFFSET       ( 0x00A8 )
#define  JENC_SWREG43_OFFSET       ( 0x00AC )
#define  JENC_SWREG44_OFFSET       ( 0x00B0 )
#define  JENC_SWREG45_OFFSET       ( 0x00B4 )
#define  JENC_SWREG46_OFFSET       ( 0x00B8 )
#define  JENC_SWREG47_OFFSET       ( 0x00BC )
#define  JENC_SWREG48_OFFSET       ( 0x00c0 )
#define  JENC_SWREG49_OFFSET       ( 0x00c4 )
#define  JENC_SWREG50_OFFSET       ( 0x00c8 )
#define  JENC_SWREG51_OFFSET       ( 0x00cc )
#define  JENC_SWREG52_OFFSET       ( 0x00d0 )
#define  JENC_SWREG53_OFFSET       ( 0x00d4 )
#define  JENC_SWREG54_OFFSET       ( 0x00d8 )
#define  JENC_SWREG55_OFFSET       ( 0x00dc )
#define  JENC_SWREG56_OFFSET       ( 0x00e0 )
#define  JENC_SWREG57_OFFSET       ( 0x00e4 )
#define  JENC_SWREG58_OFFSET       ( 0x00e8 )
#define  JENC_SWREG59_OFFSET       ( 0x00ec )
#define  JENC_SWREG60_OFFSET       ( 0x00f0 )
#define  JENC_SWREG61_OFFSET       ( 0x00f4 )
#define  JENC_SWREG62_OFFSET       ( 0x00f8 )
#define  JENC_SWREG63_OFFSET       ( 0x00fc )
#define  JENC_SWREG64_OFFSET       ( 0x0100 )
#define  JENC_SWREG65_OFFSET       ( 0x0104 )
#define  JENC_SWREG66_OFFSET       ( 0x0108 )
#define  JENC_SWREG67_OFFSET       ( 0x010c )
#define  JENC_SWREG68_OFFSET       ( 0x0110 )
#define  JENC_SWREG69_OFFSET       ( 0x0114 )
#define  JENC_SWREG70_OFFSET       ( 0x0118 )
#define  JENC_SWREG71_OFFSET       ( 0x011c )
#define  JENC_SWREG72_OFFSET       ( 0x0120 )
#define  JENC_SWREG73_OFFSET       ( 0x0124 )
#define  JENC_SWREG74_OFFSET       ( 0x0128 )
#define  JENC_SWREG75_OFFSET       ( 0x012c )
#define  JENC_SWREG76_OFFSET       ( 0x0130 )
#define  JENC_SWREG77_OFFSET       ( 0x0134 )
#define  JENC_SWREG78_OFFSET       ( 0x0138 )
#define  JENC_SWREG79_OFFSET       ( 0x013c )
#define  JENC_SWREG80_OFFSET       ( 0x0140 )
#define  JENC_SWREG81_OFFSET       ( 0x0144 )
#define  JENC_SWREG82_OFFSET       ( 0x0148 )
#define  JENC_SWREG83_OFFSET       ( 0x014c )
#define  JENC_SWREG84_OFFSET       ( 0x0150 )
#define  JENC_SWREG85_OFFSET       ( 0x0154 )
#define  JENC_SWREG86_OFFSET       ( 0x0158 )
#define  JENC_SWREG87_OFFSET       ( 0x015c )
#define  JENC_SWREG88_OFFSET       ( 0x0160 )
#define  JENC_SWREG89_OFFSET       ( 0x0164 )
#define  JENC_SWREG90_OFFSET       ( 0x0168 )
#define  JENC_SWREG91_OFFSET       ( 0x016c )
#define  JENC_SWREG92_OFFSET       ( 0x0170 )
#define  JENC_SWREG93_OFFSET       ( 0x0174 )
#define  JENC_SWREG94_OFFSET       ( 0x0178 )
#define  JENC_SWREG95_OFFSET       ( 0x017c )
#define  JENC_SWREG96_OFFSET       ( 0x0180 )
#define  JENC_SWREG97_OFFSET       ( 0x0184 )
#define  JENC_SWREG98_OFFSET       ( 0x0188 )
#define  JENC_SWREG99_OFFSET       ( 0x018c )
#define  JENC_SWREG100_OFFSET       ( 0x0190 )
#define  JENC_SWREG101_OFFSET       ( 0x0194 )
#define  JENC_SWREG102_OFFSET       ( 0x0198 )
#define  JENC_SWREG103_OFFSET       ( 0x019c )
#define  JENC_SWREG104_OFFSET       ( 0x01a0 )
#define  JENC_SWREG105_OFFSET       ( 0x01a4 )
#define  JENC_SWREG106_OFFSET       ( 0x01a8 )
#define  JENC_SWREG107_OFFSET       ( 0x01ac )
#define  JENC_SWREG108_OFFSET       ( 0x01b0 )
#define  JENC_SWREG109_OFFSET       ( 0x01b4 )
#define  JENC_SWREG110_OFFSET       ( 0x01b8 )
#define  JENC_SWREG111_OFFSET       ( 0x01bc )
#define  JENC_SWREG112_OFFSET       ( 0x01c0 )
#define  JENC_SWREG113_OFFSET       ( 0x01c4 )
#define  JENC_SWREG114_OFFSET       ( 0x01c8 )
#define  JENC_SWREG115_OFFSET       ( 0x01cc )
#define  JENC_SWREG116_OFFSET       ( 0x01d0 )
#define  JENC_SWREG117_OFFSET       ( 0x01d4 )
#define  JENC_SWREG118_OFFSET       ( 0x01d8 )
#define  JENC_SWREG119_OFFSET       ( 0x01dc )
#define  JENC_SWREG120_OFFSET       ( 0x01e0 )
#define  JENC_SWREG121_OFFSET       ( 0x01e4 )
#define  JENC_SWREG122_OFFSET       ( 0x01e8 )
#define  JENC_SWREG123_OFFSET       ( 0x01ec )
#define  JENC_SWREG124_OFFSET       ( 0x01f0 )
#define  JENC_SWREG125_OFFSET       ( 0x01f4 )
#define  JENC_SWREG126_OFFSET       ( 0x01f8 )
#define  JENC_SWREG127_OFFSET       ( 0x01fc )
#define  JENC_SWREG128_OFFSET       ( 0x0200 )
#define  JENC_SWREG129_OFFSET       ( 0x0204 )
#define  JENC_SWREG130_OFFSET       ( 0x0208 )
#define  JENC_SWREG131_OFFSET       ( 0x020c )
#define  JENC_SWREG132_OFFSET       ( 0x0210 )
#define  JENC_SWREG133_OFFSET       ( 0x0214 )
#define  JENC_SWREG134_OFFSET       ( 0x0218 )
#define  JENC_SWREG135_OFFSET       ( 0x021c )
#define  JENC_SWREG136_OFFSET       ( 0x0220 )
#define  JENC_SWREG137_OFFSET       ( 0x0224 )
#define  JENC_SWREG138_OFFSET       ( 0x0228 )
#define  JENC_SWREG139_OFFSET       ( 0x022c )
#define  JENC_SWREG140_OFFSET       ( 0x0230 )
#define  JENC_SWREG141_OFFSET       ( 0x0234 )
#define  JENC_SWREG142_OFFSET       ( 0x0238 )
#define  JENC_SWREG143_OFFSET       ( 0x023c )
#define  JENC_SWREG144_OFFSET       ( 0x0240 )
#define  JENC_SWREG145_OFFSET       ( 0x0244 )
#define  JENC_SWREG146_OFFSET       ( 0x0248 )
#define  JENC_SWREG147_OFFSET       ( 0x024c )
#define  JENC_SWREG148_OFFSET       ( 0x0250 )
#define  JENC_SWREG149_OFFSET       ( 0x0254 )
#define  JENC_SWREG150_OFFSET       ( 0x0258 )
#define  JENC_SWREG151_OFFSET       ( 0x025c )
#define  JENC_SWREG152_OFFSET       ( 0x0260 )
#define  JENC_SWREG153_OFFSET       ( 0x0264 )
#define  JENC_SWREG154_OFFSET       ( 0x0268 )
#define  JENC_SWREG155_OFFSET       ( 0x026c )
#define  JENC_SWREG156_OFFSET       ( 0x0270 )
#define  JENC_SWREG157_OFFSET       ( 0x0274 )
#define  JENC_SWREG158_OFFSET       ( 0x0278 )
#define  JENC_SWREG159_OFFSET       ( 0x027c )
#define  JENC_SWREG160_OFFSET       ( 0x0280 )
#define  JENC_SWREG161_OFFSET       ( 0x0284 )
#define  JENC_SWREG162_OFFSET       ( 0x0288 )
#define  JENC_SWREG163_OFFSET       ( 0x028c )
#define  JENC_SWREG164_OFFSET       ( 0x0290 )
#define  JENC_SWREG165_OFFSET       ( 0x0294 )
#define  JENC_SWREG166_OFFSET       ( 0x0298 )
#define  JENC_SWREG167_OFFSET       ( 0x029c )
#define  JENC_SWREG168_OFFSET       ( 0x02a0 )
#define  JENC_SWREG169_OFFSET       ( 0x02a4 )
#define  JENC_SWREG170_OFFSET       ( 0x02a8 )
#define  JENC_SWREG171_OFFSET       ( 0x02ac )
#define  JENC_SWREG172_OFFSET       ( 0x02b0 )
#define  JENC_SWREG173_OFFSET       ( 0x02b4 )
#define  JENC_SWREG174_OFFSET       ( 0x02b8 )
#define  JENC_SWREG175_OFFSET       ( 0x02bc )
#define  JENC_SWREG176_OFFSET       ( 0x02c0 )
#define  JENC_SWREG177_OFFSET       ( 0x02c4 )
#define  JENC_SWREG178_OFFSET       ( 0x02c8 )
#define  JENC_SWREG179_OFFSET       ( 0x02cc )
#define  JENC_SWREG180_OFFSET       ( 0x02d0 )
#define  JENC_SWREG181_OFFSET       ( 0x02d4 )
#define  JENC_SWREG182_OFFSET       ( 0x02d8 )
#define  JENC_SWREG183_OFFSET       ( 0x02dc )
#define  JENC_SWREG184_OFFSET       ( 0x02e0 )
#define  JENC_SWREG185_OFFSET       ( 0x02e4 )
#define  JENC_SWREG186_OFFSET       ( 0x02e8 )
#define  JENC_SWREG187_OFFSET       ( 0x02ec )
#define  JENC_SWREG188_OFFSET       ( 0x02f0 )
#define  JENC_SWREG189_OFFSET       ( 0x02f4 )
#define  JENC_SWREG190_OFFSET       ( 0x02f8 )
#define  JENC_SWREG191_OFFSET       ( 0x02fc )
#define  JENC_SWREG192_OFFSET       ( 0x0300 )
#define  JENC_SWREG193_OFFSET       ( 0x0304 )
#define  JENC_SWREG194_OFFSET       ( 0x0308 )
#define  JENC_SWREG195_OFFSET       ( 0x030c )
#define  JENC_SWREG196_OFFSET       ( 0x0310 )
#define  JENC_SWREG197_OFFSET       ( 0x0314 )
#define  JENC_SWREG198_OFFSET       ( 0x0318 )
#define  JENC_SWREG199_OFFSET       ( 0x031c )
#define  JENC_SWREG200_OFFSET       ( 0x0320 )
#define  JENC_SWREG201_OFFSET       ( 0x0324 )
#define  JENC_SWREG202_OFFSET       ( 0x0328 )
#define  JENC_SWREG203_OFFSET       ( 0x032c )
#define  JENC_SWREG204_OFFSET       ( 0x0330 )
#define  JENC_SWREG205_OFFSET       ( 0x0334 )
#define  JENC_SWREG206_OFFSET       ( 0x0338 )
#define  JENC_SWREG207_OFFSET       ( 0x033c )
#define  JENC_SWREG208_OFFSET       ( 0x0340 )
#define  JENC_SWREG209_OFFSET       ( 0x0344 )
#define  JENC_SWREG210_OFFSET       ( 0x0348 )
#define  JENC_SWREG211_OFFSET       ( 0x034c )
#define  JENC_SWREG212_OFFSET       ( 0x0350 )
#define  JENC_SWREG213_OFFSET       ( 0x0354 )
#define  JENC_SWREG214_OFFSET       ( 0x0358 )
#define  JENC_SWREG215_OFFSET       ( 0x035c )
#define  JENC_SWREG216_OFFSET       ( 0x0360 )
#define  JENC_SWREG217_OFFSET       ( 0x0364 )
#define  JENC_SWREG218_OFFSET       ( 0x0368 )
#define  JENC_SWREG219_OFFSET       ( 0x036c )
#define  JENC_SWREG220_OFFSET       ( 0x0370 )
#define  JENC_SWREG221_OFFSET       ( 0x0374 )
#define  JENC_SWREG222_OFFSET       ( 0x0378 )
#define  JENC_SWREG223_OFFSET       ( 0x037c )
#define  JENC_SWREG224_OFFSET       ( 0x0380 )
#define  JENC_SWREG225_OFFSET       ( 0x0384 )
#define  JENC_SWREG226_OFFSET       ( 0x0388 )
#define  JENC_SWREG227_OFFSET       ( 0x038c )
#define  JENC_SWREG228_OFFSET       ( 0x0390 )
#define  JENC_SWREG229_OFFSET       ( 0x0394 )
#define  JENC_SWREG230_OFFSET       ( 0x0398 )
#define  JENC_SWREG231_OFFSET       ( 0x039c )
#define  JENC_SWREG232_OFFSET       ( 0x03a0 )
#define  JENC_SWREG233_OFFSET       ( 0x03a4 )
#define  JENC_SWREG234_OFFSET       ( 0x03a8 )
#define  JENC_SWREG235_OFFSET       ( 0x03ac )
#define  JENC_SWREG236_OFFSET       ( 0x03b0 )
#define  JENC_SWREG0_ADR      ( JENC_BASE_ADR + JENC_SWREG0_OFFSET )
#define  JENC_SWREG1_ADR      ( JENC_BASE_ADR + JENC_SWREG1_OFFSET )
#define  JENC_SWREG2_ADR      ( JENC_BASE_ADR + JENC_SWREG2_OFFSET )
#define  JENC_SWREG3_ADR      ( JENC_BASE_ADR + JENC_SWREG3_OFFSET )
#define  JENC_SWREG4_ADR      ( JENC_BASE_ADR + JENC_SWREG4_OFFSET )
#define  JENC_SWREG5_ADR      ( JENC_BASE_ADR + JENC_SWREG5_OFFSET )
#define  JENC_SWREG6_ADR      ( JENC_BASE_ADR + JENC_SWREG6_OFFSET )
#define  JENC_SWREG7_ADR      ( JENC_BASE_ADR + JENC_SWREG7_OFFSET )
#define  JENC_SWREG8_ADR      ( JENC_BASE_ADR + JENC_SWREG8_OFFSET )
#define  JENC_SWREG9_ADR      ( JENC_BASE_ADR + JENC_SWREG9_OFFSET )
#define  JENC_SWREG10_ADR     ( JENC_BASE_ADR + JENC_SWREG10_OFFSET )
#define  JENC_SWREG11_ADR     ( JENC_BASE_ADR + JENC_SWREG11_OFFSET )
#define  JENC_SWREG12_ADR     ( JENC_BASE_ADR + JENC_SWREG12_OFFSET )
#define  JENC_SWREG13_ADR     ( JENC_BASE_ADR + JENC_SWREG13_OFFSET )
#define  JENC_SWREG14_ADR     ( JENC_BASE_ADR + JENC_SWREG14_OFFSET )
#define  JENC_SWREG15_ADR     ( JENC_BASE_ADR + JENC_SWREG15_OFFSET )
#define  JENC_SWREG16_ADR     ( JENC_BASE_ADR + JENC_SWREG16_OFFSET )
#define  JENC_SWREG17_ADR     ( JENC_BASE_ADR + JENC_SWREG17_OFFSET )
#define  JENC_SWREG18_ADR     ( JENC_BASE_ADR + JENC_SWREG18_OFFSET )
#define  JENC_SWREG19_ADR     ( JENC_BASE_ADR + JENC_SWREG19_OFFSET )
#define  JENC_SWREG20_ADR     ( JENC_BASE_ADR + JENC_SWREG20_OFFSET )
#define  JENC_SWREG21_ADR     ( JENC_BASE_ADR + JENC_SWREG21_OFFSET )
#define  JENC_SWREG22_ADR     ( JENC_BASE_ADR + JENC_SWREG22_OFFSET )
#define  JENC_SWREG23_ADR     ( JENC_BASE_ADR + JENC_SWREG23_OFFSET )
#define  JENC_SWREG24_ADR     ( JENC_BASE_ADR + JENC_SWREG24_OFFSET )
#define  JENC_SWREG25_ADR     ( JENC_BASE_ADR + JENC_SWREG25_OFFSET )
#define  JENC_SWREG26_ADR     ( JENC_BASE_ADR + JENC_SWREG26_OFFSET )
#define  JENC_SWREG27_ADR     ( JENC_BASE_ADR + JENC_SWREG27_OFFSET )
#define  JENC_SWREG28_ADR     ( JENC_BASE_ADR + JENC_SWREG28_OFFSET )
#define  JENC_SWREG29_ADR     ( JENC_BASE_ADR + JENC_SWREG29_OFFSET )
#define  JENC_SWREG30_ADR     ( JENC_BASE_ADR + JENC_SWREG30_OFFSET )
#define  JENC_SWREG31_ADR     ( JENC_BASE_ADR + JENC_SWREG31_OFFSET )
#define  JENC_SWREG32_ADR     ( JENC_BASE_ADR + JENC_SWREG32_OFFSET )
#define  JENC_SWREG33_ADR     ( JENC_BASE_ADR + JENC_SWREG33_OFFSET )
#define  JENC_SWREG34_ADR     ( JENC_BASE_ADR + JENC_SWREG34_OFFSET )
#define  JENC_SWREG35_ADR     ( JENC_BASE_ADR + JENC_SWREG35_OFFSET )
#define  JENC_SWREG36_ADR     ( JENC_BASE_ADR + JENC_SWREG36_OFFSET )
#define  JENC_SWREG37_ADR     ( JENC_BASE_ADR + JENC_SWREG37_OFFSET )
#define  JENC_SWREG38_ADR     ( JENC_BASE_ADR + JENC_SWREG38_OFFSET )
#define  JENC_SWREG39_ADR     ( JENC_BASE_ADR + JENC_SWREG39_OFFSET )
#define  JENC_SWREG40_ADR     ( JENC_BASE_ADR + JENC_SWREG40_OFFSET )
#define  JENC_SWREG41_ADR     ( JENC_BASE_ADR + JENC_SWREG41_OFFSET )
#define  JENC_SWREG42_ADR     ( JENC_BASE_ADR + JENC_SWREG42_OFFSET )
#define  JENC_SWREG43_ADR     ( JENC_BASE_ADR + JENC_SWREG43_OFFSET )
#define  JENC_SWREG44_ADR     ( JENC_BASE_ADR + JENC_SWREG44_OFFSET )
#define  JENC_SWREG45_ADR     ( JENC_BASE_ADR + JENC_SWREG45_OFFSET )
#define  JENC_SWREG46_ADR     ( JENC_BASE_ADR + JENC_SWREG46_OFFSET )
#define  JENC_SWREG47_ADR     ( JENC_BASE_ADR + JENC_SWREG47_OFFSET )
#define  JENC_SWREG48_ADR     ( JENC_BASE_ADR + JENC_SWREG48_OFFSET )
#define  JENC_SWREG49_ADR     ( JENC_BASE_ADR + JENC_SWREG49_OFFSET )
#define  JENC_SWREG50_ADR     ( JENC_BASE_ADR + JENC_SWREG50_OFFSET )
#define  JENC_SWREG51_ADR     ( JENC_BASE_ADR + JENC_SWREG51_OFFSET )
#define  JENC_SWREG52_ADR     ( JENC_BASE_ADR + JENC_SWREG52_OFFSET )
#define  JENC_SWREG53_ADR     ( JENC_BASE_ADR + JENC_SWREG53_OFFSET )
#define  JENC_SWREG54_ADR     ( JENC_BASE_ADR + JENC_SWREG54_OFFSET )
#define  JENC_SWREG55_ADR     ( JENC_BASE_ADR + JENC_SWREG55_OFFSET )
#define  JENC_SWREG56_ADR     ( JENC_BASE_ADR + JENC_SWREG56_OFFSET )
#define  JENC_SWREG57_ADR     ( JENC_BASE_ADR + JENC_SWREG57_OFFSET )
#define  JENC_SWREG58_ADR     ( JENC_BASE_ADR + JENC_SWREG58_OFFSET )
#define  JENC_SWREG59_ADR     ( JENC_BASE_ADR + JENC_SWREG59_OFFSET )
#define  JENC_SWREG60_ADR     ( JENC_BASE_ADR + JENC_SWREG60_OFFSET )
#define  JENC_SWREG61_ADR     ( JENC_BASE_ADR + JENC_SWREG61_OFFSET )
#define  JENC_SWREG62_ADR     ( JENC_BASE_ADR + JENC_SWREG62_OFFSET )
#define  JENC_SWREG63_ADR     ( JENC_BASE_ADR + JENC_SWREG63_OFFSET )
#define  JENC_SWREG64_ADR     ( JENC_BASE_ADR + JENC_SWREG64_OFFSET )
#define  JENC_SWREG65_ADR     ( JENC_BASE_ADR + JENC_SWREG65_OFFSET )
#define  JENC_SWREG66_ADR     ( JENC_BASE_ADR + JENC_SWREG66_OFFSET )
#define  JENC_SWREG67_ADR     ( JENC_BASE_ADR + JENC_SWREG67_OFFSET )
#define  JENC_SWREG68_ADR     ( JENC_BASE_ADR + JENC_SWREG68_OFFSET )
#define  JENC_SWREG69_ADR     ( JENC_BASE_ADR + JENC_SWREG69_OFFSET )
#define  JENC_SWREG70_ADR     ( JENC_BASE_ADR + JENC_SWREG70_OFFSET )
#define  JENC_SWREG71_ADR     ( JENC_BASE_ADR + JENC_SWREG71_OFFSET )
#define  JENC_SWREG72_ADR     ( JENC_BASE_ADR + JENC_SWREG72_OFFSET )
#define  JENC_SWREG73_ADR     ( JENC_BASE_ADR + JENC_SWREG73_OFFSET )
#define  JENC_SWREG74_ADR     ( JENC_BASE_ADR + JENC_SWREG74_OFFSET )
#define  JENC_SWREG75_ADR     ( JENC_BASE_ADR + JENC_SWREG75_OFFSET )
#define  JENC_SWREG76_ADR     ( JENC_BASE_ADR + JENC_SWREG76_OFFSET )
#define  JENC_SWREG77_ADR     ( JENC_BASE_ADR + JENC_SWREG77_OFFSET )
#define  JENC_SWREG78_ADR     ( JENC_BASE_ADR + JENC_SWREG78_OFFSET )
#define  JENC_SWREG79_ADR     ( JENC_BASE_ADR + JENC_SWREG79_OFFSET )
#define  JENC_SWREG80_ADR     ( JENC_BASE_ADR + JENC_SWREG80_OFFSET )
#define  JENC_SWREG81_ADR     ( JENC_BASE_ADR + JENC_SWREG81_OFFSET )
#define  JENC_SWREG82_ADR     ( JENC_BASE_ADR + JENC_SWREG82_OFFSET )
#define  JENC_SWREG83_ADR     ( JENC_BASE_ADR + JENC_SWREG83_OFFSET )
#define  JENC_SWREG84_ADR     ( JENC_BASE_ADR + JENC_SWREG84_OFFSET )
#define  JENC_SWREG85_ADR     ( JENC_BASE_ADR + JENC_SWREG85_OFFSET )
#define  JENC_SWREG86_ADR     ( JENC_BASE_ADR + JENC_SWREG86_OFFSET )
#define  JENC_SWREG87_ADR     ( JENC_BASE_ADR + JENC_SWREG87_OFFSET )
#define  JENC_SWREG88_ADR     ( JENC_BASE_ADR + JENC_SWREG88_OFFSET )
#define  JENC_SWREG89_ADR     ( JENC_BASE_ADR + JENC_SWREG89_OFFSET )
#define  JENC_SWREG90_ADR     ( JENC_BASE_ADR + JENC_SWREG90_OFFSET )
#define  JENC_SWREG91_ADR     ( JENC_BASE_ADR + JENC_SWREG91_OFFSET )
#define  JENC_SWREG92_ADR     ( JENC_BASE_ADR + JENC_SWREG92_OFFSET )
#define  JENC_SWREG93_ADR     ( JENC_BASE_ADR + JENC_SWREG93_OFFSET )
#define  JENC_SWREG94_ADR     ( JENC_BASE_ADR + JENC_SWREG94_OFFSET )
#define  JENC_SWREG95_ADR     ( JENC_BASE_ADR + JENC_SWREG95_OFFSET )
#define  JENC_SWREG96_ADR     ( JENC_BASE_ADR + JENC_SWREG96_OFFSET )
#define  JENC_SWREG97_ADR     ( JENC_BASE_ADR + JENC_SWREG97_OFFSET )
#define  JENC_SWREG98_ADR     ( JENC_BASE_ADR + JENC_SWREG98_OFFSET )
#define  JENC_SWREG99_ADR     ( JENC_BASE_ADR + JENC_SWREG99_OFFSET )
#define  JENC_SWREG100_ADR      ( JENC_BASE_ADR + JENC_SWREG100_OFFSET )
#define  JENC_SWREG101_ADR      ( JENC_BASE_ADR + JENC_SWREG101_OFFSET )
#define  JENC_SWREG102_ADR      ( JENC_BASE_ADR + JENC_SWREG102_OFFSET )
#define  JENC_SWREG103_ADR      ( JENC_BASE_ADR + JENC_SWREG103_OFFSET )
#define  JENC_SWREG104_ADR      ( JENC_BASE_ADR + JENC_SWREG104_OFFSET )
#define  JENC_SWREG105_ADR      ( JENC_BASE_ADR + JENC_SWREG105_OFFSET )
#define  JENC_SWREG106_ADR      ( JENC_BASE_ADR + JENC_SWREG106_OFFSET )
#define  JENC_SWREG107_ADR      ( JENC_BASE_ADR + JENC_SWREG107_OFFSET )
#define  JENC_SWREG108_ADR      ( JENC_BASE_ADR + JENC_SWREG108_OFFSET )
#define  JENC_SWREG109_ADR      ( JENC_BASE_ADR + JENC_SWREG109_OFFSET )
#define  JENC_SWREG110_ADR      ( JENC_BASE_ADR + JENC_SWREG110_OFFSET )
#define  JENC_SWREG111_ADR      ( JENC_BASE_ADR + JENC_SWREG111_OFFSET )
#define  JENC_SWREG112_ADR      ( JENC_BASE_ADR + JENC_SWREG112_OFFSET )
#define  JENC_SWREG113_ADR      ( JENC_BASE_ADR + JENC_SWREG113_OFFSET )
#define  JENC_SWREG114_ADR      ( JENC_BASE_ADR + JENC_SWREG114_OFFSET )
#define  JENC_SWREG115_ADR      ( JENC_BASE_ADR + JENC_SWREG115_OFFSET )
#define  JENC_SWREG116_ADR      ( JENC_BASE_ADR + JENC_SWREG116_OFFSET )
#define  JENC_SWREG117_ADR      ( JENC_BASE_ADR + JENC_SWREG117_OFFSET )
#define  JENC_SWREG118_ADR      ( JENC_BASE_ADR + JENC_SWREG118_OFFSET )
#define  JENC_SWREG119_ADR      ( JENC_BASE_ADR + JENC_SWREG119_OFFSET )
#define  JENC_SWREG120_ADR      ( JENC_BASE_ADR + JENC_SWREG120_OFFSET )
#define  JENC_SWREG121_ADR      ( JENC_BASE_ADR + JENC_SWREG121_OFFSET )
#define  JENC_SWREG122_ADR      ( JENC_BASE_ADR + JENC_SWREG122_OFFSET )
#define  JENC_SWREG123_ADR      ( JENC_BASE_ADR + JENC_SWREG123_OFFSET )
#define  JENC_SWREG124_ADR      ( JENC_BASE_ADR + JENC_SWREG124_OFFSET )
#define  JENC_SWREG125_ADR      ( JENC_BASE_ADR + JENC_SWREG125_OFFSET )
#define  JENC_SWREG126_ADR      ( JENC_BASE_ADR + JENC_SWREG126_OFFSET )
#define  JENC_SWREG127_ADR      ( JENC_BASE_ADR + JENC_SWREG127_OFFSET )
#define  JENC_SWREG128_ADR      ( JENC_BASE_ADR + JENC_SWREG128_OFFSET )
#define  JENC_SWREG129_ADR      ( JENC_BASE_ADR + JENC_SWREG129_OFFSET )
#define  JENC_SWREG130_ADR      ( JENC_BASE_ADR + JENC_SWREG130_OFFSET )
#define  JENC_SWREG131_ADR      ( JENC_BASE_ADR + JENC_SWREG131_OFFSET )
#define  JENC_SWREG132_ADR      ( JENC_BASE_ADR + JENC_SWREG132_OFFSET )
#define  JENC_SWREG133_ADR      ( JENC_BASE_ADR + JENC_SWREG133_OFFSET )
#define  JENC_SWREG134_ADR      ( JENC_BASE_ADR + JENC_SWREG134_OFFSET )
#define  JENC_SWREG135_ADR      ( JENC_BASE_ADR + JENC_SWREG135_OFFSET )
#define  JENC_SWREG136_ADR      ( JENC_BASE_ADR + JENC_SWREG136_OFFSET )
#define  JENC_SWREG137_ADR      ( JENC_BASE_ADR + JENC_SWREG137_OFFSET )
#define  JENC_SWREG138_ADR      ( JENC_BASE_ADR + JENC_SWREG138_OFFSET )
#define  JENC_SWREG139_ADR      ( JENC_BASE_ADR + JENC_SWREG139_OFFSET )
#define  JENC_SWREG140_ADR      ( JENC_BASE_ADR + JENC_SWREG140_OFFSET )
#define  JENC_SWREG141_ADR      ( JENC_BASE_ADR + JENC_SWREG141_OFFSET )
#define  JENC_SWREG142_ADR      ( JENC_BASE_ADR + JENC_SWREG142_OFFSET )
#define  JENC_SWREG143_ADR      ( JENC_BASE_ADR + JENC_SWREG143_OFFSET )
#define  JENC_SWREG144_ADR      ( JENC_BASE_ADR + JENC_SWREG144_OFFSET )
#define  JENC_SWREG145_ADR      ( JENC_BASE_ADR + JENC_SWREG145_OFFSET )
#define  JENC_SWREG146_ADR      ( JENC_BASE_ADR + JENC_SWREG146_OFFSET )
#define  JENC_SWREG147_ADR      ( JENC_BASE_ADR + JENC_SWREG147_OFFSET )
#define  JENC_SWREG148_ADR      ( JENC_BASE_ADR + JENC_SWREG148_OFFSET )
#define  JENC_SWREG149_ADR      ( JENC_BASE_ADR + JENC_SWREG149_OFFSET )
#define  JENC_SWREG150_ADR      ( JENC_BASE_ADR + JENC_SWREG150_OFFSET )
#define  JENC_SWREG151_ADR      ( JENC_BASE_ADR + JENC_SWREG151_OFFSET )
#define  JENC_SWREG152_ADR      ( JENC_BASE_ADR + JENC_SWREG152_OFFSET )
#define  JENC_SWREG153_ADR      ( JENC_BASE_ADR + JENC_SWREG153_OFFSET )
#define  JENC_SWREG154_ADR      ( JENC_BASE_ADR + JENC_SWREG154_OFFSET )
#define  JENC_SWREG155_ADR      ( JENC_BASE_ADR + JENC_SWREG155_OFFSET )
#define  JENC_SWREG156_ADR      ( JENC_BASE_ADR + JENC_SWREG156_OFFSET )
#define  JENC_SWREG157_ADR      ( JENC_BASE_ADR + JENC_SWREG157_OFFSET )
#define  JENC_SWREG158_ADR      ( JENC_BASE_ADR + JENC_SWREG158_OFFSET )
#define  JENC_SWREG159_ADR      ( JENC_BASE_ADR + JENC_SWREG159_OFFSET )
#define  JENC_SWREG160_ADR      ( JENC_BASE_ADR + JENC_SWREG160_OFFSET )
#define  JENC_SWREG161_ADR      ( JENC_BASE_ADR + JENC_SWREG161_OFFSET )
#define  JENC_SWREG162_ADR      ( JENC_BASE_ADR + JENC_SWREG162_OFFSET )
#define  JENC_SWREG163_ADR      ( JENC_BASE_ADR + JENC_SWREG163_OFFSET )
#define  JENC_SWREG164_ADR      ( JENC_BASE_ADR + JENC_SWREG164_OFFSET )
#define  JENC_SWREG165_ADR      ( JENC_BASE_ADR + JENC_SWREG165_OFFSET )
#define  JENC_SWREG166_ADR      ( JENC_BASE_ADR + JENC_SWREG166_OFFSET )
#define  JENC_SWREG167_ADR      ( JENC_BASE_ADR + JENC_SWREG167_OFFSET )
#define  JENC_SWREG168_ADR      ( JENC_BASE_ADR + JENC_SWREG168_OFFSET )
#define  JENC_SWREG169_ADR      ( JENC_BASE_ADR + JENC_SWREG169_OFFSET )
#define  JENC_SWREG170_ADR      ( JENC_BASE_ADR + JENC_SWREG170_OFFSET )
#define  JENC_SWREG171_ADR      ( JENC_BASE_ADR + JENC_SWREG171_OFFSET )
#define  JENC_SWREG172_ADR      ( JENC_BASE_ADR + JENC_SWREG172_OFFSET )
#define  JENC_SWREG173_ADR      ( JENC_BASE_ADR + JENC_SWREG173_OFFSET )
#define  JENC_SWREG174_ADR      ( JENC_BASE_ADR + JENC_SWREG174_OFFSET )
#define  JENC_SWREG175_ADR      ( JENC_BASE_ADR + JENC_SWREG175_OFFSET )
#define  JENC_SWREG176_ADR      ( JENC_BASE_ADR + JENC_SWREG176_OFFSET )
#define  JENC_SWREG177_ADR      ( JENC_BASE_ADR + JENC_SWREG177_OFFSET )
#define  JENC_SWREG178_ADR      ( JENC_BASE_ADR + JENC_SWREG178_OFFSET )
#define  JENC_SWREG179_ADR      ( JENC_BASE_ADR + JENC_SWREG179_OFFSET )
#define  JENC_SWREG180_ADR      ( JENC_BASE_ADR + JENC_SWREG180_OFFSET )
#define  JENC_SWREG181_ADR      ( JENC_BASE_ADR + JENC_SWREG181_OFFSET )
#define  JENC_SWREG182_ADR      ( JENC_BASE_ADR + JENC_SWREG182_OFFSET )
#define  JENC_SWREG183_ADR      ( JENC_BASE_ADR + JENC_SWREG183_OFFSET )
#define  JENC_SWREG184_ADR      ( JENC_BASE_ADR + JENC_SWREG184_OFFSET )
#define  JENC_SWREG185_ADR      ( JENC_BASE_ADR + JENC_SWREG185_OFFSET )
#define  JENC_SWREG186_ADR      ( JENC_BASE_ADR + JENC_SWREG186_OFFSET )
#define  JENC_SWREG187_ADR      ( JENC_BASE_ADR + JENC_SWREG187_OFFSET )
#define  JENC_SWREG188_ADR      ( JENC_BASE_ADR + JENC_SWREG188_OFFSET )
#define  JENC_SWREG189_ADR      ( JENC_BASE_ADR + JENC_SWREG189_OFFSET )
#define  JENC_SWREG190_ADR      ( JENC_BASE_ADR + JENC_SWREG190_OFFSET )
#define  JENC_SWREG191_ADR      ( JENC_BASE_ADR + JENC_SWREG191_OFFSET )
#define  JENC_SWREG192_ADR      ( JENC_BASE_ADR + JENC_SWREG192_OFFSET )
#define  JENC_SWREG193_ADR      ( JENC_BASE_ADR + JENC_SWREG193_OFFSET )
#define  JENC_SWREG194_ADR      ( JENC_BASE_ADR + JENC_SWREG194_OFFSET )
#define  JENC_SWREG195_ADR      ( JENC_BASE_ADR + JENC_SWREG195_OFFSET )
#define  JENC_SWREG196_ADR      ( JENC_BASE_ADR + JENC_SWREG196_OFFSET )
#define  JENC_SWREG197_ADR      ( JENC_BASE_ADR + JENC_SWREG197_OFFSET )
#define  JENC_SWREG198_ADR      ( JENC_BASE_ADR + JENC_SWREG198_OFFSET )
#define  JENC_SWREG199_ADR      ( JENC_BASE_ADR + JENC_SWREG199_OFFSET )
#define  JENC_SWREG200_ADR      ( JENC_BASE_ADR + JENC_SWREG200_OFFSET )
#define  JENC_SWREG201_ADR      ( JENC_BASE_ADR + JENC_SWREG201_OFFSET )
#define  JENC_SWREG202_ADR      ( JENC_BASE_ADR + JENC_SWREG202_OFFSET )
#define  JENC_SWREG203_ADR      ( JENC_BASE_ADR + JENC_SWREG203_OFFSET )
#define  JENC_SWREG204_ADR      ( JENC_BASE_ADR + JENC_SWREG204_OFFSET )
#define  JENC_SWREG205_ADR      ( JENC_BASE_ADR + JENC_SWREG205_OFFSET )
#define  JENC_SWREG206_ADR      ( JENC_BASE_ADR + JENC_SWREG206_OFFSET )
#define  JENC_SWREG207_ADR      ( JENC_BASE_ADR + JENC_SWREG207_OFFSET )
#define  JENC_SWREG208_ADR      ( JENC_BASE_ADR + JENC_SWREG208_OFFSET )
#define  JENC_SWREG209_ADR      ( JENC_BASE_ADR + JENC_SWREG209_OFFSET )
#define  JENC_SWREG210_ADR      ( JENC_BASE_ADR + JENC_SWREG210_OFFSET )
#define  JENC_SWREG211_ADR      ( JENC_BASE_ADR + JENC_SWREG211_OFFSET )
#define  JENC_SWREG212_ADR      ( JENC_BASE_ADR + JENC_SWREG212_OFFSET )
#define  JENC_SWREG213_ADR      ( JENC_BASE_ADR + JENC_SWREG213_OFFSET )
#define  JENC_SWREG214_ADR      ( JENC_BASE_ADR + JENC_SWREG214_OFFSET )
#define  JENC_SWREG215_ADR      ( JENC_BASE_ADR + JENC_SWREG215_OFFSET )
#define  JENC_SWREG216_ADR      ( JENC_BASE_ADR + JENC_SWREG216_OFFSET )
#define  JENC_SWREG217_ADR      ( JENC_BASE_ADR + JENC_SWREG217_OFFSET )
#define  JENC_SWREG218_ADR      ( JENC_BASE_ADR + JENC_SWREG218_OFFSET )
#define  JENC_SWREG219_ADR      ( JENC_BASE_ADR + JENC_SWREG219_OFFSET )
#define  JENC_SWREG220_ADR      ( JENC_BASE_ADR + JENC_SWREG220_OFFSET )
#define  JENC_SWREG221_ADR      ( JENC_BASE_ADR + JENC_SWREG221_OFFSET )
#define  JENC_SWREG222_ADR      ( JENC_BASE_ADR + JENC_SWREG222_OFFSET )
#define  JENC_SWREG223_ADR      ( JENC_BASE_ADR + JENC_SWREG223_OFFSET )
#define  JENC_SWREG224_ADR      ( JENC_BASE_ADR + JENC_SWREG224_OFFSET )
#define  JENC_SWREG225_ADR      ( JENC_BASE_ADR + JENC_SWREG225_OFFSET )
#define  JENC_SWREG226_ADR      ( JENC_BASE_ADR + JENC_SWREG226_OFFSET )
#define  JENC_SWREG227_ADR      ( JENC_BASE_ADR + JENC_SWREG227_OFFSET )
#define  JENC_SWREG228_ADR      ( JENC_BASE_ADR + JENC_SWREG228_OFFSET )
#define  JENC_SWREG229_ADR      ( JENC_BASE_ADR + JENC_SWREG229_OFFSET )
#define  JENC_SWREG230_ADR      ( JENC_BASE_ADR + JENC_SWREG230_OFFSET )
#define  JENC_SWREG231_ADR      ( JENC_BASE_ADR + JENC_SWREG231_OFFSET )
#define  JENC_SWREG232_ADR      ( JENC_BASE_ADR + JENC_SWREG232_OFFSET )
#define  JENC_SWREG233_ADR      ( JENC_BASE_ADR + JENC_SWREG233_OFFSET )
#define  JENC_SWREG234_ADR      ( JENC_BASE_ADR + JENC_SWREG234_OFFSET )
#define  JENC_SWREG235_ADR      ( JENC_BASE_ADR + JENC_SWREG235_OFFSET )
#define  JENC_SWREG236_ADR      ( JENC_BASE_ADR + JENC_SWREG236_OFFSET )
#define  VDEC_BASE_ADR            ( (0x20888000) )
#define  VDEC_C1_BASE_ADR         ( VDEC_BASE_ADR + 0x0800 )
#define  VDEC_SWREG0_OFFSET       ( 0x000 )
#define  VDEC_SWREG1_OFFSET       ( 0x004 )
#define  VDEC_SWREG2_OFFSET       ( 0x008 )
#define  VDEC_SWREG3_OFFSET       ( 0x00C )
#define  VDEC_SWREG4_OFFSET       ( 0x010 )
#define  VDEC_SWREG5_OFFSET       ( 0x014 )
#define  VDEC_SWREG6_OFFSET       ( 0x018 )
#define  VDEC_SWREG7_OFFSET       ( 0x01C )
#define  VDEC_SWREG8_OFFSET       ( 0x020 )
#define  VDEC_SWREG9_OFFSET       ( 0x024 )
#define  VDEC_SWREG10_OFFSET       ( 0x028 )
#define  VDEC_SWREG11_OFFSET       ( 0x02C )
#define  VDEC_SWREG12_OFFSET       ( 0x030 )
#define  VDEC_SWREG13_OFFSET       ( 0x034 )
#define  VDEC_SWREG14_OFFSET       ( 0x038 )
#define  VDEC_SWREG15_OFFSET       ( 0x03C )
#define  VDEC_SWREG16_OFFSET       ( 0x040 )
#define  VDEC_SWREG17_OFFSET       ( 0x044 )
#define  VDEC_SWREG18_OFFSET       ( 0x048 )
#define  VDEC_SWREG19_OFFSET       ( 0x04C )
#define  VDEC_SWREG20_OFFSET       ( 0x050 )
#define  VDEC_SWREG21_OFFSET       ( 0x054 )
#define  VDEC_SWREG22_OFFSET       ( 0x058 )
#define  VDEC_SWREG23_OFFSET       ( 0x05C )
#define  VDEC_SWREG24_OFFSET       ( 0x060 )
#define  VDEC_SWREG25_OFFSET       ( 0x064 )
#define  VDEC_SWREG26_OFFSET       ( 0x068 )
#define  VDEC_SWREG27_OFFSET       ( 0x06C )
#define  VDEC_SWREG28_OFFSET       ( 0x070 )
#define  VDEC_SWREG29_OFFSET       ( 0x074 )
#define  VDEC_SWREG30_OFFSET       ( 0x078 )
#define  VDEC_SWREG31_OFFSET       ( 0x07C )
#define  VDEC_SWREG32_OFFSET       ( 0x080 )
#define  VDEC_SWREG33_OFFSET       ( 0x084 )
#define  VDEC_SWREG34_OFFSET       ( 0x088 )
#define  VDEC_SWREG35_OFFSET       ( 0x08C )
#define  VDEC_SWREG36_OFFSET       ( 0x090 )
#define  VDEC_SWREG37_OFFSET       ( 0x094 )
#define  VDEC_SWREG38_OFFSET       ( 0x098 )
#define  VDEC_SWREG39_OFFSET       ( 0x09C )
#define  VDEC_SWREG40_OFFSET       ( 0x0A0 )
#define  VDEC_SWREG41_OFFSET       ( 0x0A4 )
#define  VDEC_SWREG42_OFFSET       ( 0x0A8 )
#define  VDEC_SWREG43_OFFSET       ( 0x0AC )
#define  VDEC_SWREG44_OFFSET       ( 0x0B0 )
#define  VDEC_SWREG45_OFFSET       ( 0x0B4 )
#define  VDEC_SWREG46_OFFSET       ( 0x0B8 )
#define  VDEC_SWREG47_OFFSET       ( 0x0BC )
#define  VDEC_SWREG48_OFFSET       ( 0x0C0 )
#define  VDEC_SWREG49_OFFSET       ( 0x0C4 )
#define  VDEC_SWREG50_OFFSET       ( 0x0C8 )
#define  VDEC_SWREG51_OFFSET       ( 0x0CC )
#define  VDEC_SWREG52_OFFSET       ( 0x0D0 )
#define  VDEC_SWREG53_OFFSET       ( 0x0D4 )
#define  VDEC_SWREG54_OFFSET       ( 0x0D8 )
#define  VDEC_SWREG55_OFFSET       ( 0x0DC )
#define  VDEC_SWREG56_OFFSET       ( 0x0E0 )
#define  VDEC_SWREG57_OFFSET       ( 0x0E4 )
#define  VDEC_SWREG58_OFFSET       ( 0x0E8 )
#define  VDEC_SWREG59_OFFSET       ( 0x0EC )
#define  VDEC_SWREG60_OFFSET       ( 0x0F0 )
#define  VDEC_SWREG61_OFFSET       ( 0x0F4 )
#define  VDEC_SWREG62_OFFSET       ( 0x0F8 )
#define  VDEC_SWREG63_OFFSET       ( 0x0FC )
#define  VDEC_SWREG64_OFFSET       ( 0x100 )
#define  VDEC_SWREG65_OFFSET       ( 0x104 )
#define  VDEC_SWREG66_OFFSET       ( 0x108 )
#define  VDEC_SWREG67_OFFSET       ( 0x10C )
#define  VDEC_SWREG68_OFFSET       ( 0x110 )
#define  VDEC_SWREG69_OFFSET       ( 0x114 )
#define  VDEC_SWREG70_OFFSET       ( 0x118 )
#define  VDEC_SWREG71_OFFSET       ( 0x11C )
#define  VDEC_SWREG72_OFFSET       ( 0x120 )
#define  VDEC_SWREG73_OFFSET       ( 0x124 )
#define  VDEC_SWREG74_OFFSET       ( 0x128 )
#define  VDEC_SWREG75_OFFSET       ( 0x12C )
#define  VDEC_SWREG76_OFFSET       ( 0x130 )
#define  VDEC_SWREG77_OFFSET       ( 0x134 )
#define  VDEC_SWREG78_OFFSET       ( 0x138 )
#define  VDEC_SWREG79_OFFSET       ( 0x13C )
#define  VDEC_SWREG80_OFFSET       ( 0x140 )
#define  VDEC_SWREG81_OFFSET       ( 0x144 )
#define  VDEC_SWREG82_OFFSET       ( 0x148 )
#define  VDEC_SWREG83_OFFSET       ( 0x14C )
#define  VDEC_SWREG84_OFFSET       ( 0x150 )
#define  VDEC_SWREG85_OFFSET       ( 0x154 )
#define  VDEC_SWREG86_OFFSET       ( 0x158 )
#define  VDEC_SWREG87_OFFSET       ( 0x15C )
#define  VDEC_SWREG88_OFFSET       ( 0x160 )
#define  VDEC_SWREG89_OFFSET       ( 0x164 )
#define  VDEC_SWREG90_OFFSET       ( 0x168 )
#define  VDEC_SWREG91_OFFSET       ( 0x16C )
#define  VDEC_SWREG92_OFFSET       ( 0x170 )
#define  VDEC_SWREG93_OFFSET       ( 0x174 )
#define  VDEC_SWREG94_OFFSET       ( 0x178 )
#define  VDEC_SWREG95_OFFSET       ( 0x17C )
#define  VDEC_SWREG96_OFFSET       ( 0x180 )
#define  VDEC_SWREG97_OFFSET       ( 0x184 )
#define  VDEC_SWREG98_OFFSET       ( 0x188 )
#define  VDEC_SWREG99_OFFSET       ( 0x18C )
#define  VDEC_SWREG100_OFFSET       ( 0x190 )
#define  VDEC_SWREG101_OFFSET       ( 0x194 )
#define  VDEC_SWREG102_OFFSET       ( 0x198 )
#define  VDEC_SWREG103_OFFSET       ( 0x19C )
#define  VDEC_SWREG104_OFFSET       ( 0x1A0 )
#define  VDEC_SWREG105_OFFSET       ( 0x1A4 )
#define  VDEC_SWREG106_OFFSET       ( 0x1A8 )
#define  VDEC_SWREG107_OFFSET       ( 0x1AC )
#define  VDEC_SWREG108_OFFSET       ( 0x1B0 )
#define  VDEC_SWREG109_OFFSET       ( 0x1B4 )
#define  VDEC_SWREG110_OFFSET       ( 0x1B8 )
#define  VDEC_SWREG111_OFFSET       ( 0x1BC )
#define  VDEC_SWREG112_OFFSET       ( 0x1C0 )
#define  VDEC_SWREG113_OFFSET       ( 0x1C4 )
#define  VDEC_SWREG114_OFFSET       ( 0x1C8 )
#define  VDEC_SWREG115_OFFSET       ( 0x1CC )
#define  VDEC_SWREG116_OFFSET       ( 0x1D0 )
#define  VDEC_SWREG117_OFFSET       ( 0x1D4 )
#define  VDEC_SWREG118_OFFSET       ( 0x1D8 )
#define  VDEC_SWREG119_OFFSET       ( 0x1DC )
#define  VDEC_SWREG120_OFFSET       ( 0x1E0 )
#define  VDEC_SWREG121_OFFSET       ( 0x1E4 )
#define  VDEC_SWREG122_OFFSET       ( 0x1E8 )
#define  VDEC_SWREG123_OFFSET       ( 0x1EC )
#define  VDEC_SWREG124_OFFSET       ( 0x1F0 )
#define  VDEC_SWREG125_OFFSET       ( 0x1F4 )
#define  VDEC_SWREG126_OFFSET       ( 0x1F8 )
#define  VDEC_SWREG127_OFFSET       ( 0x1FC )
#define  VDEC_SWREG128_OFFSET       ( 0x200 )
#define  VDEC_SWREG129_OFFSET       ( 0x204 )
#define  VDEC_SWREG130_OFFSET       ( 0x208 )
#define  VDEC_SWREG131_OFFSET       ( 0x20C )
#define  VDEC_SWREG132_OFFSET       ( 0x210 )
#define  VDEC_SWREG133_OFFSET       ( 0x214 )
#define  VDEC_SWREG134_OFFSET       ( 0x218 )
#define  VDEC_SWREG135_OFFSET       ( 0x21c )
#define  VDEC_SWREG136_OFFSET       ( 0x220 )
#define  VDEC_SWREG137_OFFSET       ( 0x224 )
#define  VDEC_SWREG138_OFFSET       ( 0x228 )
#define  VDEC_SWREG139_OFFSET       ( 0x22c )
#define  VDEC_SWREG140_OFFSET       ( 0x230 )
#define  VDEC_SWREG141_OFFSET       ( 0x234 )
#define  VDEC_SWREG142_OFFSET       ( 0x238 )
#define  VDEC_SWREG143_OFFSET       ( 0x23C )
#define  VDEC_SWREG144_OFFSET       ( 0x240 )
#define  VDEC_SWREG145_OFFSET       ( 0x244 )
#define  VDEC_SWREG146_OFFSET       ( 0x248 )
#define  VDEC_SWREG147_OFFSET       ( 0x24c )
#define  VDEC_SWREG148_OFFSET       ( 0x250 )
#define  VDEC_SWREG149_OFFSET       ( 0x254 )
#define  VDEC_SWREG150_OFFSET       ( 0x258 )
#define  VDEC_SWREG151_OFFSET       ( 0x25C )
#define  VDEC_SWREG152_OFFSET       ( 0x260 )
#define  VDEC_SWREG153_OFFSET       ( 0x264 )
#define  VDEC_SWREG154_OFFSET       ( 0x268 )
#define  VDEC_SWREG155_OFFSET       ( 0x26C )
#define  VDEC_SWREG156_OFFSET       ( 0x270 )
#define  VDEC_SWREG157_OFFSET       ( 0x274 )
#define  VDEC_SWREG158_OFFSET       ( 0x278 )
#define  VDEC_SWREG159_OFFSET       ( 0x27C )
#define  VDEC_SWREG160_OFFSET       ( 0x280 )
#define  VDEC_SWREG161_OFFSET       ( 0x284 )
#define  VDEC_SWREG162_OFFSET       ( 0x288 )
#define  VDEC_SWREG163_OFFSET       ( 0x28C )
#define  VDEC_SWREG164_OFFSET       ( 0x290 )
#define  VDEC_SWREG165_OFFSET       ( 0x294 )
#define  VDEC_SWREG166_OFFSET       ( 0x298 )
#define  VDEC_SWREG167_OFFSET       ( 0x29C )
#define  VDEC_SWREG168_OFFSET       ( 0x2A0 )
#define  VDEC_SWREG169_OFFSET       ( 0x2A4 )
#define  VDEC_SWREG170_OFFSET       ( 0x2A8 )
#define  VDEC_SWREG171_OFFSET       ( 0x2AC )
#define  VDEC_SWREG172_OFFSET       ( 0x2B0 )
#define  VDEC_SWREG173_OFFSET       ( 0x2B4 )
#define  VDEC_SWREG174_OFFSET       ( 0x2B8 )
#define  VDEC_SWREG175_OFFSET       ( 0x2BC )
#define  VDEC_SWREG176_OFFSET       ( 0x2C0 )
#define  VDEC_SWREG177_OFFSET       ( 0x2C4 )
#define  VDEC_SWREG178_OFFSET       ( 0x2C8 )
#define  VDEC_SWREG179_OFFSET       ( 0x2CC )
#define  VDEC_SWREG180_OFFSET       ( 0x2D0 )
#define  VDEC_SWREG181_OFFSET       ( 0x2D4 )
#define  VDEC_SWREG182_OFFSET       ( 0x2D8 )
#define  VDEC_SWREG183_OFFSET       ( 0x2DC )
#define  VDEC_SWREG184_OFFSET       ( 0x2E0 )
#define  VDEC_SWREG185_OFFSET       ( 0x2E4 )
#define  VDEC_SWREG186_OFFSET       ( 0x2E8 )
#define  VDEC_SWREG187_OFFSET       ( 0x2EC )
#define  VDEC_SWREG188_OFFSET       ( 0x2F0 )
#define  VDEC_SWREG189_OFFSET       ( 0x2F4 )
#define  VDEC_SWREG190_OFFSET       ( 0x2F8 )
#define  VDEC_SWREG191_OFFSET       ( 0x2FC )
#define  VDEC_SWREG192_OFFSET       ( 0x300 )
#define  VDEC_SWREG193_OFFSET       ( 0x304 )
#define  VDEC_SWREG194_OFFSET       ( 0x308 )
#define  VDEC_SWREG195_OFFSET       ( 0x30C )
#define  VDEC_SWREG196_OFFSET       ( 0x310 )
#define  VDEC_SWREG197_OFFSET       ( 0x314 )
#define  VDEC_SWREG198_OFFSET       ( 0x318 )
#define  VDEC_SWREG199_OFFSET       ( 0x31C )
#define  VDEC_SWREG200_OFFSET       ( 0x320 )
#define  VDEC_SWREG201_OFFSET       ( 0x324 )
#define  VDEC_SWREG202_OFFSET       ( 0x328 )
#define  VDEC_SWREG203_OFFSET       ( 0x32C )
#define  VDEC_SWREG204_OFFSET       ( 0x330 )
#define  VDEC_SWREG205_OFFSET       ( 0x334 )
#define  VDEC_SWREG206_OFFSET       ( 0x338 )
#define  VDEC_SWREG207_OFFSET       ( 0x33C )
#define  VDEC_SWREG208_OFFSET       ( 0x340 )
#define  VDEC_SWREG209_OFFSET       ( 0x344 )
#define  VDEC_SWREG210_OFFSET       ( 0x348 )
#define  VDEC_SWREG211_OFFSET       ( 0x34C )
#define  VDEC_SWREG212_OFFSET       ( 0x350 )
#define  VDEC_SWREG213_OFFSET       ( 0x354 )
#define  VDEC_SWREG214_OFFSET       ( 0x358 )
#define  VDEC_SWREG215_OFFSET       ( 0x35C )
#define  VDEC_SWREG216_OFFSET       ( 0x360 )
#define  VDEC_SWREG217_OFFSET       ( 0x364 )
#define  VDEC_SWREG218_OFFSET       ( 0x368 )
#define  VDEC_SWREG219_OFFSET       ( 0x36C )
#define  VDEC_SWREG220_OFFSET       ( 0x370 )
#define  VDEC_SWREG221_OFFSET       ( 0x374 )
#define  VDEC_SWREG222_OFFSET       ( 0x378 )
#define  VDEC_SWREG223_OFFSET       ( 0x37C )
#define  VDEC_SWREG224_OFFSET       ( 0x380 )
#define  VDEC_SWREG225_OFFSET       ( 0x384 )
#define  VDEC_SWREG226_OFFSET       ( 0x388 )
#define  VDEC_SWREG227_OFFSET       ( 0x38C )
#define  VDEC_SWREG228_OFFSET       ( 0x390 )
#define  VDEC_SWREG229_OFFSET       ( 0x394 )
#define  VDEC_SWREG230_OFFSET       ( 0x398 )
#define  VDEC_SWREG231_OFFSET       ( 0x39C )
#define  VDEC_SWREG232_OFFSET       ( 0x3A0 )
#define  VDEC_SWREG233_OFFSET       ( 0x3A4 )
#define  VDEC_SWREG234_OFFSET       ( 0x3A8 )
#define  VDEC_SWREG235_OFFSET       ( 0x3AC )
#define  VDEC_SWREG236_OFFSET       ( 0x3B0 )
#define  VDEC_SWREG237_OFFSET       ( 0x3B4 )
#define  VDEC_SWREG238_OFFSET       ( 0x3B8 )
#define  VDEC_SWREG239_OFFSET       ( 0x3BC )
#define  VDEC_SWREG240_OFFSET       ( 0x3C0 )
#define  VDEC_SWREG241_OFFSET       ( 0x3C4 )
#define  VDEC_SWREG242_OFFSET       ( 0x3C8 )
#define  VDEC_SWREG243_OFFSET       ( 0x3CC )
#define  VDEC_SWREG244_OFFSET       ( 0x3D0 )
#define  VDEC_SWREG245_OFFSET       ( 0x3D4 )
#define  VDEC_SWREG246_OFFSET       ( 0x3D8 )
#define  VDEC_SWREG247_OFFSET       ( 0x3DC )
#define  VDEC_SWREG248_OFFSET       ( 0x3E0 )
#define  VDEC_SWREG249_OFFSET       ( 0x3E4 )
#define  VDEC_SWREG250_OFFSET       ( 0x3E8 )
#define  VDEC_SWREG251_OFFSET       ( 0x3EC )
#define  VDEC_SWREG252_OFFSET       ( 0x3F0 )
#define  VDEC_SWREG253_OFFSET       ( 0x3F4 )
#define  VDEC_SWREG254_OFFSET       ( 0x3F8 )
#define  VDEC_SWREG255_OFFSET       ( 0x3FC )
#define  VDEC_SWREG256_OFFSET       ( 0x400 )
#define  VDEC_SWREG257_OFFSET       ( 0x404 )
#define  VDEC_SWREG258_OFFSET       ( 0x408 )
#define  VDEC_SWREG259_OFFSET       ( 0x40C )
#define  VDEC_SWREG260_OFFSET       ( 0x410 )
#define  VDEC_SWREG265_OFFSET       ( 0x424 )
#define  VDEC_SWREG266_OFFSET       ( 0x428 )
#define  VDEC_SWREG267_OFFSET       ( 0x42C )
#define  VDEC_SWREG268_OFFSET       ( 0x430 )
#define  VDEC_SWREG269_OFFSET       ( 0x434 )
#define  VDEC_SWREG270_OFFSET       ( 0x438 )
#define  VDEC_SWREG271_OFFSET       ( 0x43C )
#define  VDEC_SWREG272_OFFSET       ( 0x440 )
#define  VDEC_SWREG273_OFFSET       ( 0x444 )
#define  VDEC_SWREG274_OFFSET       ( 0x448 )
#define  VDEC_SWREG275_OFFSET       ( 0x44C )
#define  VDEC_SWREG276_OFFSET       ( 0x450 )
#define  VDEC_SWREG277_OFFSET       ( 0x454 )
#define  VDEC_SWREG278_OFFSET       ( 0x458 )
#define  VDEC_SWREG279_OFFSET       ( 0x45C )
#define  VDEC_SWREG280_OFFSET       ( 0x460 )
#define  VDEC_SWREG281_OFFSET       ( 0x464 )
#define  VDEC_SWREG282_OFFSET       ( 0x468 )
#define  VDEC_SWREG283_OFFSET       ( 0x46C )
#define  VDEC_SWREG284_OFFSET       ( 0x470 )
#define  VDEC_SWREG300_OFFSET       ( 0x4B0 )
#define  VDEC_SWREG301_OFFSET       ( 0x4B4 )
#define  VDEC_SWREG302_OFFSET       ( 0x4B8 )
#define  VDEC_SWREG303_OFFSET       ( 0x4BC )
#define  VDEC_SWREG304_OFFSET       ( 0x4C0 )
#define  VDEC_SWREG305_OFFSET       ( 0x4C4 )
#define  VDEC_SWREG306_OFFSET       ( 0x4C8 )
#define  VDEC_SWREG307_OFFSET       ( 0x4CC )
#define  VDEC_SWREG308_OFFSET       ( 0x4D0 )
#define  VDEC_SWREG309_OFFSET       ( 0x4D4 )
#define  VDEC_SWREG310_OFFSET       ( 0x4D8 )
#define  VDEC_SWREG311_OFFSET       ( 0x4DC )
#define  VDEC_SWREG312_OFFSET       ( 0x4E0 )
#define  VDEC_SWREG313_OFFSET       ( 0x4E4 )
#define  VDEC_SWREG314_OFFSET       ( 0x4E8 )
#define  VDEC_SWREG315_OFFSET       ( 0x4EC )
#define  VDEC_SWREG316_OFFSET       ( 0x4F0 )
#define  VDEC_SWREG317_OFFSET       ( 0x4F4 )
#define  VDEC_SWREG318_OFFSET       ( 0x4F8 )
#define  VDEC_SWREG319_OFFSET       ( 0x4FC )
#define  VDEC_SWREG320_OFFSET       ( 0x500 )
#define  VDEC_SWREG321_OFFSET       ( 0x504 )
#define  VDEC_SWREG322_OFFSET       ( 0x508 )
#define  VDEC_SWREG323_OFFSET       ( 0x50C )
#define  VDEC_SWREG324_OFFSET       ( 0x510 )
#define  VDEC_SWREG325_OFFSET       ( 0x514 )
#define  VDEC_SWREG326_OFFSET       ( 0x518 )
#define  VDEC_SWREG327_OFFSET       ( 0x51C )
#define  VDEC_SWREG328_OFFSET       ( 0x520 )
#define  VDEC_SWREG329_OFFSET       ( 0x524 )
#define  VDEC_SWREG330_OFFSET       ( 0x528 )
#define  VDEC_SWREG331_OFFSET       ( 0x52C )
#define  VDEC_SWREG332_OFFSET       ( 0x530 )
#define  VDEC_SWREG333_OFFSET       ( 0x534 )
#define  VDEC_SWREG334_OFFSET       ( 0x538 )
#define  VDEC_SWREG335_OFFSET       ( 0x53C )
#define  VDEC_SWREG336_OFFSET       ( 0x540 )
#define  VDEC_SWREG337_OFFSET       ( 0x544 )
#define  VDEC_SWREG338_OFFSET       ( 0x548 )
#define  VDEC_SWREG339_OFFSET       ( 0x54C )
#define  VDEC_SWREG340_OFFSET       ( 0x550 )
#define  VDEC_SWREG341_OFFSET       ( 0x554 )
#define  VDEC_SWREG342_OFFSET       ( 0x558 )
#define  VDEC_SWREG343_OFFSET       ( 0x55C )
#define  VDEC_SWREG344_OFFSET       ( 0x560 )
#define  VDEC_SWREG345_OFFSET       ( 0x564 )
#define  VDEC_SWREG346_OFFSET       ( 0x568 )
#define  VDEC_SWREG347_OFFSET       ( 0x56C )
#define  VDEC_SWREG348_OFFSET       ( 0x570 )
#define  VDEC_SWREG349_OFFSET       ( 0x574 )
#define  VDEC_SWREG350_OFFSET       ( 0x578 )
#define  VDEC_SWREG351_OFFSET       ( 0x57C )
#define  VDEC_SWREG352_OFFSET       ( 0x580 )
#define  VDEC_SWREG353_OFFSET       ( 0x584 )
#define  VDEC_SWREG354_OFFSET       ( 0x588 )
#define  VDEC_SWREG355_OFFSET       ( 0x58C )
#define  VDEC_SWREG356_OFFSET       ( 0x590 )
#define  VDEC_SWREG357_OFFSET       ( 0x594 )
#define  VDEC_SWREG358_OFFSET       ( 0x598 )
#define  VDEC_SWREG359_OFFSET       ( 0x59C )
#define  VDEC_SWREG360_OFFSET       ( 0x5A0 )
#define  VDEC_SWREG361_OFFSET       ( 0x5A4 )
#define  VDEC_SWREG362_OFFSET       ( 0x5A8 )
#define  VDEC_SWREG363_OFFSET       ( 0x5AC )
#define  VDEC_SWREG364_OFFSET       ( 0x5B0 )
#define  VDEC_SWREG365_OFFSET       ( 0x5B4 )
#define  VDEC_SWREG366_OFFSET       ( 0x5B8 )
#define  VDEC_SWREG367_OFFSET       ( 0x5BC )
#define  VDEC_SWREG368_OFFSET       ( 0x5C0 )
#define  VDEC_SWREG369_OFFSET       ( 0x5C4 )
#define  VDEC_SWREG370_OFFSET       ( 0x5C8 )
#define  VDEC_SWREG371_OFFSET       ( 0x5CC )
#define  VDEC_SWREG372_OFFSET       ( 0x5D0 )
#define  VDEC_SWREG373_OFFSET       ( 0x5D4 )
#define  VDEC_SWREG374_OFFSET       ( 0x5D8 )
#define  VDEC_SWREG375_OFFSET       ( 0x5DC )
#define  VDEC_SWREG376_OFFSET       ( 0x5E0 )
#define  VDEC_SWREG377_OFFSET       ( 0x5E4 )
#define  VDEC_SWREG378_OFFSET       ( 0x5E8 )
#define  VDEC_SWREG379_OFFSET       ( 0x5EC )
#define  VDEC_SWREG380_OFFSET       ( 0x5F0 )
#define  VDEC_SWREG381_OFFSET       ( 0x5F4 )
#define  VDEC_SWREG382_OFFSET       ( 0x5F8 )
#define  VDEC_SWREG383_OFFSET       ( 0x5FC )
#define  VDEC_SWREG384_OFFSET       ( 0x600 )
#define  VDEC_SWREG385_OFFSET       ( 0x604 )
#define  VDEC_SWREG386_OFFSET       ( 0x608 )
#define  VDEC_SWREG387_OFFSET       ( 0x60C )
#define  VDEC_SWREG388_OFFSET       ( 0x610 )
#define  VDEC_SWREG389_OFFSET       ( 0x614 )
#define  VDEC_SWREG390_OFFSET       ( 0x618 )
#define  VDEC_SWREG391_OFFSET       ( 0x61C )
#define  VDEC_SWREG392_OFFSET       ( 0x620 )
#define  VDEC_SWREG0_ADR      ( VDEC_BASE_ADR + VDEC_SWREG0_OFFSET )
#define  VDEC_SWREG1_ADR      ( VDEC_BASE_ADR + VDEC_SWREG1_OFFSET )
#define  VDEC_SWREG2_ADR      ( VDEC_BASE_ADR + VDEC_SWREG2_OFFSET )
#define  VDEC_SWREG3_ADR      ( VDEC_BASE_ADR + VDEC_SWREG3_OFFSET )
#define  VDEC_SWREG4_ADR      ( VDEC_BASE_ADR + VDEC_SWREG4_OFFSET )
#define  VDEC_SWREG5_ADR      ( VDEC_BASE_ADR + VDEC_SWREG5_OFFSET )
#define  VDEC_SWREG6_ADR      ( VDEC_BASE_ADR + VDEC_SWREG6_OFFSET )
#define  VDEC_SWREG7_ADR      ( VDEC_BASE_ADR + VDEC_SWREG7_OFFSET )
#define  VDEC_SWREG8_ADR      ( VDEC_BASE_ADR + VDEC_SWREG8_OFFSET )
#define  VDEC_SWREG9_ADR      ( VDEC_BASE_ADR + VDEC_SWREG9_OFFSET )
#define  VDEC_SWREG10_ADR     ( VDEC_BASE_ADR + VDEC_SWREG10_OFFSET )
#define  VDEC_SWREG11_ADR     ( VDEC_BASE_ADR + VDEC_SWREG11_OFFSET )
#define  VDEC_SWREG12_ADR     ( VDEC_BASE_ADR + VDEC_SWREG12_OFFSET )
#define  VDEC_SWREG13_ADR     ( VDEC_BASE_ADR + VDEC_SWREG13_OFFSET )
#define  VDEC_SWREG14_ADR     ( VDEC_BASE_ADR + VDEC_SWREG14_OFFSET )
#define  VDEC_SWREG15_ADR     ( VDEC_BASE_ADR + VDEC_SWREG15_OFFSET )
#define  VDEC_SWREG16_ADR     ( VDEC_BASE_ADR + VDEC_SWREG16_OFFSET )
#define  VDEC_SWREG17_ADR     ( VDEC_BASE_ADR + VDEC_SWREG17_OFFSET )
#define  VDEC_SWREG18_ADR     ( VDEC_BASE_ADR + VDEC_SWREG18_OFFSET )
#define  VDEC_SWREG19_ADR     ( VDEC_BASE_ADR + VDEC_SWREG19_OFFSET )
#define  VDEC_SWREG20_ADR     ( VDEC_BASE_ADR + VDEC_SWREG20_OFFSET )
#define  VDEC_SWREG21_ADR     ( VDEC_BASE_ADR + VDEC_SWREG21_OFFSET )
#define  VDEC_SWREG22_ADR     ( VDEC_BASE_ADR + VDEC_SWREG22_OFFSET )
#define  VDEC_SWREG23_ADR     ( VDEC_BASE_ADR + VDEC_SWREG23_OFFSET )
#define  VDEC_SWREG24_ADR     ( VDEC_BASE_ADR + VDEC_SWREG24_OFFSET )
#define  VDEC_SWREG25_ADR     ( VDEC_BASE_ADR + VDEC_SWREG25_OFFSET )
#define  VDEC_SWREG26_ADR     ( VDEC_BASE_ADR + VDEC_SWREG26_OFFSET )
#define  VDEC_SWREG27_ADR     ( VDEC_BASE_ADR + VDEC_SWREG27_OFFSET )
#define  VDEC_SWREG28_ADR     ( VDEC_BASE_ADR + VDEC_SWREG28_OFFSET )
#define  VDEC_SWREG29_ADR     ( VDEC_BASE_ADR + VDEC_SWREG29_OFFSET )
#define  VDEC_SWREG30_ADR     ( VDEC_BASE_ADR + VDEC_SWREG30_OFFSET )
#define  VDEC_SWREG31_ADR     ( VDEC_BASE_ADR + VDEC_SWREG31_OFFSET )
#define  VDEC_SWREG32_ADR     ( VDEC_BASE_ADR + VDEC_SWREG32_OFFSET )
#define  VDEC_SWREG33_ADR     ( VDEC_BASE_ADR + VDEC_SWREG33_OFFSET )
#define  VDEC_SWREG34_ADR     ( VDEC_BASE_ADR + VDEC_SWREG34_OFFSET )
#define  VDEC_SWREG35_ADR     ( VDEC_BASE_ADR + VDEC_SWREG35_OFFSET )
#define  VDEC_SWREG36_ADR     ( VDEC_BASE_ADR + VDEC_SWREG36_OFFSET )
#define  VDEC_SWREG37_ADR     ( VDEC_BASE_ADR + VDEC_SWREG37_OFFSET )
#define  VDEC_SWREG38_ADR     ( VDEC_BASE_ADR + VDEC_SWREG38_OFFSET )
#define  VDEC_SWREG39_ADR     ( VDEC_BASE_ADR + VDEC_SWREG39_OFFSET )
#define  VDEC_SWREG40_ADR     ( VDEC_BASE_ADR + VDEC_SWREG40_OFFSET )
#define  VDEC_SWREG41_ADR     ( VDEC_BASE_ADR + VDEC_SWREG41_OFFSET )
#define  VDEC_SWREG42_ADR     ( VDEC_BASE_ADR + VDEC_SWREG42_OFFSET )
#define  VDEC_SWREG43_ADR     ( VDEC_BASE_ADR + VDEC_SWREG43_OFFSET )
#define  VDEC_SWREG44_ADR     ( VDEC_BASE_ADR + VDEC_SWREG44_OFFSET )
#define  VDEC_SWREG45_ADR     ( VDEC_BASE_ADR + VDEC_SWREG45_OFFSET )
#define  VDEC_SWREG46_ADR     ( VDEC_BASE_ADR + VDEC_SWREG46_OFFSET )
#define  VDEC_SWREG47_ADR     ( VDEC_BASE_ADR + VDEC_SWREG47_OFFSET )
#define  VDEC_SWREG48_ADR     ( VDEC_BASE_ADR + VDEC_SWREG48_OFFSET )
#define  VDEC_SWREG49_ADR     ( VDEC_BASE_ADR + VDEC_SWREG49_OFFSET )
#define  VDEC_SWREG50_ADR     ( VDEC_BASE_ADR + VDEC_SWREG50_OFFSET )
#define  VDEC_SWREG51_ADR     ( VDEC_BASE_ADR + VDEC_SWREG51_OFFSET )
#define  VDEC_SWREG52_ADR     ( VDEC_BASE_ADR + VDEC_SWREG52_OFFSET )
#define  VDEC_SWREG53_ADR     ( VDEC_BASE_ADR + VDEC_SWREG53_OFFSET )
#define  VDEC_SWREG54_ADR     ( VDEC_BASE_ADR + VDEC_SWREG54_OFFSET )
#define  VDEC_SWREG55_ADR     ( VDEC_BASE_ADR + VDEC_SWREG55_OFFSET )
#define  VDEC_SWREG56_ADR     ( VDEC_BASE_ADR + VDEC_SWREG56_OFFSET )
#define  VDEC_SWREG57_ADR     ( VDEC_BASE_ADR + VDEC_SWREG57_OFFSET )
#define  VDEC_SWREG58_ADR     ( VDEC_BASE_ADR + VDEC_SWREG58_OFFSET )
#define  VDEC_SWREG59_ADR     ( VDEC_BASE_ADR + VDEC_SWREG59_OFFSET )
#define  VDEC_SWREG60_ADR     ( VDEC_BASE_ADR + VDEC_SWREG60_OFFSET )
#define  VDEC_SWREG61_ADR     ( VDEC_BASE_ADR + VDEC_SWREG61_OFFSET )
#define  VDEC_SWREG62_ADR     ( VDEC_BASE_ADR + VDEC_SWREG62_OFFSET )
#define  VDEC_SWREG63_ADR     ( VDEC_BASE_ADR + VDEC_SWREG63_OFFSET )
#define  VDEC_SWREG64_ADR     ( VDEC_BASE_ADR + VDEC_SWREG64_OFFSET )
#define  VDEC_SWREG65_ADR     ( VDEC_BASE_ADR + VDEC_SWREG65_OFFSET )
#define  VDEC_SWREG66_ADR     ( VDEC_BASE_ADR + VDEC_SWREG66_OFFSET )
#define  VDEC_SWREG67_ADR     ( VDEC_BASE_ADR + VDEC_SWREG67_OFFSET )
#define  VDEC_SWREG68_ADR     ( VDEC_BASE_ADR + VDEC_SWREG68_OFFSET )
#define  VDEC_SWREG69_ADR     ( VDEC_BASE_ADR + VDEC_SWREG69_OFFSET )
#define  VDEC_SWREG70_ADR     ( VDEC_BASE_ADR + VDEC_SWREG70_OFFSET )
#define  VDEC_SWREG71_ADR     ( VDEC_BASE_ADR + VDEC_SWREG71_OFFSET )
#define  VDEC_SWREG72_ADR     ( VDEC_BASE_ADR + VDEC_SWREG72_OFFSET )
#define  VDEC_SWREG73_ADR     ( VDEC_BASE_ADR + VDEC_SWREG73_OFFSET )
#define  VDEC_SWREG74_ADR     ( VDEC_BASE_ADR + VDEC_SWREG74_OFFSET )
#define  VDEC_SWREG75_ADR     ( VDEC_BASE_ADR + VDEC_SWREG75_OFFSET )
#define  VDEC_SWREG76_ADR     ( VDEC_BASE_ADR + VDEC_SWREG76_OFFSET )
#define  VDEC_SWREG77_ADR     ( VDEC_BASE_ADR + VDEC_SWREG77_OFFSET )
#define  VDEC_SWREG78_ADR     ( VDEC_BASE_ADR + VDEC_SWREG78_OFFSET )
#define  VDEC_SWREG79_ADR     ( VDEC_BASE_ADR + VDEC_SWREG79_OFFSET )
#define  VDEC_SWREG80_ADR     ( VDEC_BASE_ADR + VDEC_SWREG80_OFFSET )
#define  VDEC_SWREG81_ADR     ( VDEC_BASE_ADR + VDEC_SWREG81_OFFSET )
#define  VDEC_SWREG82_ADR     ( VDEC_BASE_ADR + VDEC_SWREG82_OFFSET )
#define  VDEC_SWREG83_ADR     ( VDEC_BASE_ADR + VDEC_SWREG83_OFFSET )
#define  VDEC_SWREG84_ADR     ( VDEC_BASE_ADR + VDEC_SWREG84_OFFSET )
#define  VDEC_SWREG85_ADR     ( VDEC_BASE_ADR + VDEC_SWREG85_OFFSET )
#define  VDEC_SWREG86_ADR     ( VDEC_BASE_ADR + VDEC_SWREG86_OFFSET )
#define  VDEC_SWREG87_ADR     ( VDEC_BASE_ADR + VDEC_SWREG87_OFFSET )
#define  VDEC_SWREG88_ADR     ( VDEC_BASE_ADR + VDEC_SWREG88_OFFSET )
#define  VDEC_SWREG89_ADR     ( VDEC_BASE_ADR + VDEC_SWREG89_OFFSET )
#define  VDEC_SWREG90_ADR     ( VDEC_BASE_ADR + VDEC_SWREG90_OFFSET )
#define  VDEC_SWREG91_ADR     ( VDEC_BASE_ADR + VDEC_SWREG91_OFFSET )
#define  VDEC_SWREG92_ADR     ( VDEC_BASE_ADR + VDEC_SWREG92_OFFSET )
#define  VDEC_SWREG93_ADR     ( VDEC_BASE_ADR + VDEC_SWREG93_OFFSET )
#define  VDEC_SWREG94_ADR     ( VDEC_BASE_ADR + VDEC_SWREG94_OFFSET )
#define  VDEC_SWREG95_ADR     ( VDEC_BASE_ADR + VDEC_SWREG95_OFFSET )
#define  VDEC_SWREG96_ADR     ( VDEC_BASE_ADR + VDEC_SWREG96_OFFSET )
#define  VDEC_SWREG97_ADR     ( VDEC_BASE_ADR + VDEC_SWREG97_OFFSET )
#define  VDEC_SWREG98_ADR     ( VDEC_BASE_ADR + VDEC_SWREG98_OFFSET )
#define  VDEC_SWREG99_ADR     ( VDEC_BASE_ADR + VDEC_SWREG99_OFFSET )
#define  VDEC_SWREG100_ADR      ( VDEC_BASE_ADR + VDEC_SWREG100_OFFSET )
#define  VDEC_SWREG101_ADR      ( VDEC_BASE_ADR + VDEC_SWREG101_OFFSET )
#define  VDEC_SWREG102_ADR      ( VDEC_BASE_ADR + VDEC_SWREG102_OFFSET )
#define  VDEC_SWREG103_ADR      ( VDEC_BASE_ADR + VDEC_SWREG103_OFFSET )
#define  VDEC_SWREG104_ADR      ( VDEC_BASE_ADR + VDEC_SWREG104_OFFSET )
#define  VDEC_SWREG105_ADR      ( VDEC_BASE_ADR + VDEC_SWREG105_OFFSET )
#define  VDEC_SWREG106_ADR      ( VDEC_BASE_ADR + VDEC_SWREG106_OFFSET )
#define  VDEC_SWREG107_ADR      ( VDEC_BASE_ADR + VDEC_SWREG107_OFFSET )
#define  VDEC_SWREG108_ADR      ( VDEC_BASE_ADR + VDEC_SWREG108_OFFSET )
#define  VDEC_SWREG109_ADR      ( VDEC_BASE_ADR + VDEC_SWREG109_OFFSET )
#define  VDEC_SWREG110_ADR      ( VDEC_BASE_ADR + VDEC_SWREG110_OFFSET )
#define  VDEC_SWREG111_ADR      ( VDEC_BASE_ADR + VDEC_SWREG111_OFFSET )
#define  VDEC_SWREG112_ADR      ( VDEC_BASE_ADR + VDEC_SWREG112_OFFSET )
#define  VDEC_SWREG113_ADR      ( VDEC_BASE_ADR + VDEC_SWREG113_OFFSET )
#define  VDEC_SWREG114_ADR      ( VDEC_BASE_ADR + VDEC_SWREG114_OFFSET )
#define  VDEC_SWREG115_ADR      ( VDEC_BASE_ADR + VDEC_SWREG115_OFFSET )
#define  VDEC_SWREG116_ADR      ( VDEC_BASE_ADR + VDEC_SWREG116_OFFSET )
#define  VDEC_SWREG117_ADR      ( VDEC_BASE_ADR + VDEC_SWREG117_OFFSET )
#define  VDEC_SWREG118_ADR      ( VDEC_BASE_ADR + VDEC_SWREG118_OFFSET )
#define  VDEC_SWREG119_ADR      ( VDEC_BASE_ADR + VDEC_SWREG119_OFFSET )
#define  VDEC_SWREG120_ADR      ( VDEC_BASE_ADR + VDEC_SWREG120_OFFSET )
#define  VDEC_SWREG121_ADR      ( VDEC_BASE_ADR + VDEC_SWREG121_OFFSET )
#define  VDEC_SWREG122_ADR      ( VDEC_BASE_ADR + VDEC_SWREG122_OFFSET )
#define  VDEC_SWREG123_ADR      ( VDEC_BASE_ADR + VDEC_SWREG123_OFFSET )
#define  VDEC_SWREG124_ADR      ( VDEC_BASE_ADR + VDEC_SWREG124_OFFSET )
#define  VDEC_SWREG125_ADR      ( VDEC_BASE_ADR + VDEC_SWREG125_OFFSET )
#define  VDEC_SWREG126_ADR      ( VDEC_BASE_ADR + VDEC_SWREG126_OFFSET )
#define  VDEC_SWREG127_ADR      ( VDEC_BASE_ADR + VDEC_SWREG127_OFFSET )
#define  VDEC_SWREG128_ADR      ( VDEC_BASE_ADR + VDEC_SWREG128_OFFSET )
#define  VDEC_SWREG129_ADR      ( VDEC_BASE_ADR + VDEC_SWREG129_OFFSET )
#define  VDEC_SWREG130_ADR      ( VDEC_BASE_ADR + VDEC_SWREG130_OFFSET )
#define  VDEC_SWREG131_ADR      ( VDEC_BASE_ADR + VDEC_SWREG131_OFFSET )
#define  VDEC_SWREG132_ADR      ( VDEC_BASE_ADR + VDEC_SWREG132_OFFSET )
#define  VDEC_SWREG133_ADR      ( VDEC_BASE_ADR + VDEC_SWREG133_OFFSET )
#define  VDEC_SWREG134_ADR      ( VDEC_BASE_ADR + VDEC_SWREG134_OFFSET )
#define  VDEC_SWREG135_ADR      ( VDEC_BASE_ADR + VDEC_SWREG135_OFFSET )
#define  VDEC_SWREG136_ADR      ( VDEC_BASE_ADR + VDEC_SWREG136_OFFSET )
#define  VDEC_SWREG137_ADR      ( VDEC_BASE_ADR + VDEC_SWREG137_OFFSET )
#define  VDEC_SWREG138_ADR      ( VDEC_BASE_ADR + VDEC_SWREG138_OFFSET )
#define  VDEC_SWREG139_ADR      ( VDEC_BASE_ADR + VDEC_SWREG139_OFFSET )
#define  VDEC_SWREG140_ADR      ( VDEC_BASE_ADR + VDEC_SWREG140_OFFSET )
#define  VDEC_SWREG141_ADR      ( VDEC_BASE_ADR + VDEC_SWREG141_OFFSET )
#define  VDEC_SWREG142_ADR      ( VDEC_BASE_ADR + VDEC_SWREG142_OFFSET )
#define  VDEC_SWREG143_ADR      ( VDEC_BASE_ADR + VDEC_SWREG143_OFFSET )
#define  VDEC_SWREG144_ADR      ( VDEC_BASE_ADR + VDEC_SWREG144_OFFSET )
#define  VDEC_SWREG145_ADR      ( VDEC_BASE_ADR + VDEC_SWREG145_OFFSET )
#define  VDEC_SWREG146_ADR      ( VDEC_BASE_ADR + VDEC_SWREG146_OFFSET )
#define  VDEC_SWREG147_ADR      ( VDEC_BASE_ADR + VDEC_SWREG147_OFFSET )
#define  VDEC_SWREG148_ADR      ( VDEC_BASE_ADR + VDEC_SWREG148_OFFSET )
#define  VDEC_SWREG149_ADR      ( VDEC_BASE_ADR + VDEC_SWREG149_OFFSET )
#define  VDEC_SWREG150_ADR      ( VDEC_BASE_ADR + VDEC_SWREG150_OFFSET )
#define  VDEC_SWREG151_ADR      ( VDEC_BASE_ADR + VDEC_SWREG151_OFFSET )
#define  VDEC_SWREG152_ADR      ( VDEC_BASE_ADR + VDEC_SWREG152_OFFSET )
#define  VDEC_SWREG153_ADR      ( VDEC_BASE_ADR + VDEC_SWREG153_OFFSET )
#define  VDEC_SWREG154_ADR      ( VDEC_BASE_ADR + VDEC_SWREG154_OFFSET )
#define  VDEC_SWREG155_ADR      ( VDEC_BASE_ADR + VDEC_SWREG155_OFFSET )
#define  VDEC_SWREG156_ADR      ( VDEC_BASE_ADR + VDEC_SWREG156_OFFSET )
#define  VDEC_SWREG157_ADR      ( VDEC_BASE_ADR + VDEC_SWREG157_OFFSET )
#define  VDEC_SWREG158_ADR      ( VDEC_BASE_ADR + VDEC_SWREG158_OFFSET )
#define  VDEC_SWREG159_ADR      ( VDEC_BASE_ADR + VDEC_SWREG159_OFFSET )
#define  VDEC_SWREG160_ADR      ( VDEC_BASE_ADR + VDEC_SWREG160_OFFSET )
#define  VDEC_SWREG161_ADR      ( VDEC_BASE_ADR + VDEC_SWREG161_OFFSET )
#define  VDEC_SWREG162_ADR      ( VDEC_BASE_ADR + VDEC_SWREG162_OFFSET )
#define  VDEC_SWREG163_ADR      ( VDEC_BASE_ADR + VDEC_SWREG163_OFFSET )
#define  VDEC_SWREG164_ADR      ( VDEC_BASE_ADR + VDEC_SWREG164_OFFSET )
#define  VDEC_SWREG165_ADR      ( VDEC_BASE_ADR + VDEC_SWREG165_OFFSET )
#define  VDEC_SWREG166_ADR      ( VDEC_BASE_ADR + VDEC_SWREG166_OFFSET )
#define  VDEC_SWREG167_ADR      ( VDEC_BASE_ADR + VDEC_SWREG167_OFFSET )
#define  VDEC_SWREG168_ADR      ( VDEC_BASE_ADR + VDEC_SWREG168_OFFSET )
#define  VDEC_SWREG169_ADR      ( VDEC_BASE_ADR + VDEC_SWREG169_OFFSET )
#define  VDEC_SWREG170_ADR      ( VDEC_BASE_ADR + VDEC_SWREG170_OFFSET )
#define  VDEC_SWREG171_ADR      ( VDEC_BASE_ADR + VDEC_SWREG171_OFFSET )
#define  VDEC_SWREG172_ADR      ( VDEC_BASE_ADR + VDEC_SWREG172_OFFSET )
#define  VDEC_SWREG173_ADR      ( VDEC_BASE_ADR + VDEC_SWREG173_OFFSET )
#define  VDEC_SWREG174_ADR      ( VDEC_BASE_ADR + VDEC_SWREG174_OFFSET )
#define  VDEC_SWREG175_ADR      ( VDEC_BASE_ADR + VDEC_SWREG175_OFFSET )
#define  VDEC_SWREG176_ADR      ( VDEC_BASE_ADR + VDEC_SWREG176_OFFSET )
#define  VDEC_SWREG177_ADR      ( VDEC_BASE_ADR + VDEC_SWREG177_OFFSET )
#define  VDEC_SWREG178_ADR      ( VDEC_BASE_ADR + VDEC_SWREG178_OFFSET )
#define  VDEC_SWREG179_ADR      ( VDEC_BASE_ADR + VDEC_SWREG179_OFFSET )
#define  VDEC_SWREG180_ADR      ( VDEC_BASE_ADR + VDEC_SWREG180_OFFSET )
#define  VDEC_SWREG181_ADR      ( VDEC_BASE_ADR + VDEC_SWREG181_OFFSET )
#define  VDEC_SWREG182_ADR      ( VDEC_BASE_ADR + VDEC_SWREG182_OFFSET )
#define  VDEC_SWREG183_ADR      ( VDEC_BASE_ADR + VDEC_SWREG183_OFFSET )
#define  VDEC_SWREG184_ADR      ( VDEC_BASE_ADR + VDEC_SWREG184_OFFSET )
#define  VDEC_SWREG185_ADR      ( VDEC_BASE_ADR + VDEC_SWREG185_OFFSET )
#define  VDEC_SWREG186_ADR      ( VDEC_BASE_ADR + VDEC_SWREG186_OFFSET )
#define  VDEC_SWREG187_ADR      ( VDEC_BASE_ADR + VDEC_SWREG187_OFFSET )
#define  VDEC_SWREG188_ADR      ( VDEC_BASE_ADR + VDEC_SWREG188_OFFSET )
#define  VDEC_SWREG189_ADR      ( VDEC_BASE_ADR + VDEC_SWREG189_OFFSET )
#define  VDEC_SWREG190_ADR      ( VDEC_BASE_ADR + VDEC_SWREG190_OFFSET )
#define  VDEC_SWREG191_ADR      ( VDEC_BASE_ADR + VDEC_SWREG191_OFFSET )
#define  VDEC_SWREG192_ADR      ( VDEC_BASE_ADR + VDEC_SWREG192_OFFSET )
#define  VDEC_SWREG193_ADR      ( VDEC_BASE_ADR + VDEC_SWREG193_OFFSET )
#define  VDEC_SWREG194_ADR      ( VDEC_BASE_ADR + VDEC_SWREG194_OFFSET )
#define  VDEC_SWREG195_ADR      ( VDEC_BASE_ADR + VDEC_SWREG195_OFFSET )
#define  VDEC_SWREG196_ADR      ( VDEC_BASE_ADR + VDEC_SWREG196_OFFSET )
#define  VDEC_SWREG197_ADR      ( VDEC_BASE_ADR + VDEC_SWREG197_OFFSET )
#define  VDEC_SWREG198_ADR      ( VDEC_BASE_ADR + VDEC_SWREG198_OFFSET )
#define  VDEC_SWREG199_ADR      ( VDEC_BASE_ADR + VDEC_SWREG199_OFFSET )
#define  VDEC_SWREG200_ADR      ( VDEC_BASE_ADR + VDEC_SWREG200_OFFSET )
#define  VDEC_SWREG201_ADR      ( VDEC_BASE_ADR + VDEC_SWREG201_OFFSET )
#define  VDEC_SWREG202_ADR      ( VDEC_BASE_ADR + VDEC_SWREG202_OFFSET )
#define  VDEC_SWREG203_ADR      ( VDEC_BASE_ADR + VDEC_SWREG203_OFFSET )
#define  VDEC_SWREG204_ADR      ( VDEC_BASE_ADR + VDEC_SWREG204_OFFSET )
#define  VDEC_SWREG205_ADR      ( VDEC_BASE_ADR + VDEC_SWREG205_OFFSET )
#define  VDEC_SWREG206_ADR      ( VDEC_BASE_ADR + VDEC_SWREG206_OFFSET )
#define  VDEC_SWREG207_ADR      ( VDEC_BASE_ADR + VDEC_SWREG207_OFFSET )
#define  VDEC_SWREG208_ADR      ( VDEC_BASE_ADR + VDEC_SWREG208_OFFSET )
#define  VDEC_SWREG209_ADR      ( VDEC_BASE_ADR + VDEC_SWREG209_OFFSET )
#define  VDEC_SWREG210_ADR      ( VDEC_BASE_ADR + VDEC_SWREG210_OFFSET )
#define  VDEC_SWREG211_ADR      ( VDEC_BASE_ADR + VDEC_SWREG211_OFFSET )
#define  VDEC_SWREG212_ADR      ( VDEC_BASE_ADR + VDEC_SWREG212_OFFSET )
#define  VDEC_SWREG213_ADR      ( VDEC_BASE_ADR + VDEC_SWREG213_OFFSET )
#define  VDEC_SWREG214_ADR      ( VDEC_BASE_ADR + VDEC_SWREG214_OFFSET )
#define  VDEC_SWREG215_ADR      ( VDEC_BASE_ADR + VDEC_SWREG215_OFFSET )
#define  VDEC_SWREG216_ADR      ( VDEC_BASE_ADR + VDEC_SWREG216_OFFSET )
#define  VDEC_SWREG217_ADR      ( VDEC_BASE_ADR + VDEC_SWREG217_OFFSET )
#define  VDEC_SWREG218_ADR      ( VDEC_BASE_ADR + VDEC_SWREG218_OFFSET )
#define  VDEC_SWREG219_ADR      ( VDEC_BASE_ADR + VDEC_SWREG219_OFFSET )
#define  VDEC_SWREG220_ADR      ( VDEC_BASE_ADR + VDEC_SWREG220_OFFSET )
#define  VDEC_SWREG221_ADR      ( VDEC_BASE_ADR + VDEC_SWREG221_OFFSET )
#define  VDEC_SWREG222_ADR      ( VDEC_BASE_ADR + VDEC_SWREG222_OFFSET )
#define  VDEC_SWREG223_ADR      ( VDEC_BASE_ADR + VDEC_SWREG223_OFFSET )
#define  VDEC_SWREG224_ADR      ( VDEC_BASE_ADR + VDEC_SWREG224_OFFSET )
#define  VDEC_SWREG225_ADR      ( VDEC_BASE_ADR + VDEC_SWREG225_OFFSET )
#define  VDEC_SWREG226_ADR      ( VDEC_BASE_ADR + VDEC_SWREG226_OFFSET )
#define  VDEC_SWREG227_ADR      ( VDEC_BASE_ADR + VDEC_SWREG227_OFFSET )
#define  VDEC_SWREG228_ADR      ( VDEC_BASE_ADR + VDEC_SWREG228_OFFSET )
#define  VDEC_SWREG229_ADR      ( VDEC_BASE_ADR + VDEC_SWREG229_OFFSET )
#define  VDEC_SWREG230_ADR      ( VDEC_BASE_ADR + VDEC_SWREG230_OFFSET )
#define  VDEC_SWREG231_ADR      ( VDEC_BASE_ADR + VDEC_SWREG231_OFFSET )
#define  VDEC_SWREG232_ADR      ( VDEC_BASE_ADR + VDEC_SWREG232_OFFSET )
#define  VDEC_SWREG233_ADR      ( VDEC_BASE_ADR + VDEC_SWREG233_OFFSET )
#define  VDEC_SWREG234_ADR      ( VDEC_BASE_ADR + VDEC_SWREG234_OFFSET )
#define  VDEC_SWREG235_ADR      ( VDEC_BASE_ADR + VDEC_SWREG235_OFFSET )
#define  VDEC_SWREG236_ADR      ( VDEC_BASE_ADR + VDEC_SWREG236_OFFSET )
#define  VDEC_SWREG237_ADR      ( VDEC_BASE_ADR + VDEC_SWREG237_OFFSET )
#define  VDEC_SWREG238_ADR      ( VDEC_BASE_ADR + VDEC_SWREG238_OFFSET )
#define  VDEC_SWREG239_ADR      ( VDEC_BASE_ADR + VDEC_SWREG239_OFFSET )
#define  VDEC_SWREG240_ADR      ( VDEC_BASE_ADR + VDEC_SWREG240_OFFSET )
#define  VDEC_SWREG241_ADR      ( VDEC_BASE_ADR + VDEC_SWREG241_OFFSET )
#define  VDEC_SWREG242_ADR      ( VDEC_BASE_ADR + VDEC_SWREG242_OFFSET )
#define  VDEC_SWREG243_ADR      ( VDEC_BASE_ADR + VDEC_SWREG243_OFFSET )
#define  VDEC_SWREG244_ADR      ( VDEC_BASE_ADR + VDEC_SWREG244_OFFSET )
#define  VDEC_SWREG245_ADR      ( VDEC_BASE_ADR + VDEC_SWREG245_OFFSET )
#define  VDEC_SWREG246_ADR      ( VDEC_BASE_ADR + VDEC_SWREG246_OFFSET )
#define  VDEC_SWREG247_ADR      ( VDEC_BASE_ADR + VDEC_SWREG247_OFFSET )
#define  VDEC_SWREG248_ADR      ( VDEC_BASE_ADR + VDEC_SWREG248_OFFSET )
#define  VDEC_SWREG249_ADR      ( VDEC_BASE_ADR + VDEC_SWREG249_OFFSET )
#define  VDEC_SWREG250_ADR      ( VDEC_BASE_ADR + VDEC_SWREG250_OFFSET )
#define  VDEC_SWREG251_ADR      ( VDEC_BASE_ADR + VDEC_SWREG251_OFFSET )
#define  VDEC_SWREG252_ADR      ( VDEC_BASE_ADR + VDEC_SWREG252_OFFSET )
#define  VDEC_SWREG253_ADR      ( VDEC_BASE_ADR + VDEC_SWREG253_OFFSET )
#define  VDEC_SWREG254_ADR      ( VDEC_BASE_ADR + VDEC_SWREG254_OFFSET )
#define  VDEC_SWREG255_ADR      ( VDEC_BASE_ADR + VDEC_SWREG255_OFFSET )
#define  VDEC_SWREG256_ADR      ( VDEC_BASE_ADR + VDEC_SWREG256_OFFSET )
#define  VDEC_SWREG257_ADR      ( VDEC_BASE_ADR + VDEC_SWREG257_OFFSET )
#define  VDEC_SWREG258_ADR      ( VDEC_BASE_ADR + VDEC_SWREG258_OFFSET )
#define  VDEC_SWREG259_ADR      ( VDEC_BASE_ADR + VDEC_SWREG259_OFFSET )
#define  VDEC_SWREG260_ADR      ( VDEC_BASE_ADR + VDEC_SWREG260_OFFSET )
#define  VDEC_SWREG265_ADR      ( VDEC_BASE_ADR + VDEC_SWREG265_OFFSET )
#define  VDEC_SWREG266_ADR      ( VDEC_BASE_ADR + VDEC_SWREG266_OFFSET )
#define  VDEC_SWREG267_ADR      ( VDEC_BASE_ADR + VDEC_SWREG267_OFFSET )
#define  VDEC_SWREG268_ADR      ( VDEC_BASE_ADR + VDEC_SWREG268_OFFSET )
#define  VDEC_SWREG269_ADR      ( VDEC_BASE_ADR + VDEC_SWREG269_OFFSET )
#define  VDEC_SWREG270_ADR      ( VDEC_BASE_ADR + VDEC_SWREG270_OFFSET )
#define  VDEC_SWREG271_ADR      ( VDEC_BASE_ADR + VDEC_SWREG271_OFFSET )
#define  VDEC_SWREG272_ADR      ( VDEC_BASE_ADR + VDEC_SWREG272_OFFSET )
#define  VDEC_SWREG273_ADR      ( VDEC_BASE_ADR + VDEC_SWREG273_OFFSET )
#define  VDEC_SWREG274_ADR      ( VDEC_BASE_ADR + VDEC_SWREG274_OFFSET )
#define  VDEC_SWREG275_ADR      ( VDEC_BASE_ADR + VDEC_SWREG275_OFFSET )
#define  VDEC_SWREG276_ADR      ( VDEC_BASE_ADR + VDEC_SWREG276_OFFSET )
#define  VDEC_SWREG277_ADR      ( VDEC_BASE_ADR + VDEC_SWREG277_OFFSET )
#define  VDEC_SWREG278_ADR      ( VDEC_BASE_ADR + VDEC_SWREG278_OFFSET )
#define  VDEC_SWREG279_ADR      ( VDEC_BASE_ADR + VDEC_SWREG279_OFFSET )
#define  VDEC_SWREG280_ADR      ( VDEC_BASE_ADR + VDEC_SWREG280_OFFSET )
#define  VDEC_SWREG281_ADR      ( VDEC_BASE_ADR + VDEC_SWREG281_OFFSET )
#define  VDEC_SWREG282_ADR      ( VDEC_BASE_ADR + VDEC_SWREG282_OFFSET )
#define  VDEC_SWREG283_ADR      ( VDEC_BASE_ADR + VDEC_SWREG283_OFFSET )
#define  VDEC_SWREG284_ADR      ( VDEC_BASE_ADR + VDEC_SWREG284_OFFSET )
#define  VDEC_SWREG300_ADR      ( VDEC_BASE_ADR + VDEC_SWREG300_OFFSET )
#define  VDEC_SWREG301_ADR      ( VDEC_BASE_ADR + VDEC_SWREG301_OFFSET )
#define  VDEC_SWREG302_ADR      ( VDEC_BASE_ADR + VDEC_SWREG302_OFFSET )
#define  VDEC_SWREG303_ADR      ( VDEC_BASE_ADR + VDEC_SWREG303_OFFSET )
#define  VDEC_SWREG304_ADR      ( VDEC_BASE_ADR + VDEC_SWREG304_OFFSET )
#define  VDEC_SWREG305_ADR      ( VDEC_BASE_ADR + VDEC_SWREG305_OFFSET )
#define  VDEC_SWREG306_ADR      ( VDEC_BASE_ADR + VDEC_SWREG306_OFFSET )
#define  VDEC_SWREG307_ADR      ( VDEC_BASE_ADR + VDEC_SWREG307_OFFSET )
#define  VDEC_SWREG308_ADR      ( VDEC_BASE_ADR + VDEC_SWREG308_OFFSET )
#define  VDEC_SWREG309_ADR      ( VDEC_BASE_ADR + VDEC_SWREG309_OFFSET )
#define  VDEC_SWREG310_ADR      ( VDEC_BASE_ADR + VDEC_SWREG310_OFFSET )
#define  VDEC_SWREG311_ADR      ( VDEC_BASE_ADR + VDEC_SWREG311_OFFSET )
#define  VDEC_SWREG312_ADR      ( VDEC_BASE_ADR + VDEC_SWREG312_OFFSET )
#define  VDEC_SWREG313_ADR      ( VDEC_BASE_ADR + VDEC_SWREG313_OFFSET )
#define  VDEC_SWREG314_ADR      ( VDEC_BASE_ADR + VDEC_SWREG314_OFFSET )
#define  VDEC_SWREG315_ADR      ( VDEC_BASE_ADR + VDEC_SWREG315_OFFSET )
#define  VDEC_SWREG316_ADR      ( VDEC_BASE_ADR + VDEC_SWREG316_OFFSET )
#define  VDEC_SWREG317_ADR      ( VDEC_BASE_ADR + VDEC_SWREG317_OFFSET )
#define  VDEC_SWREG318_ADR      ( VDEC_BASE_ADR + VDEC_SWREG318_OFFSET )
#define  VDEC_SWREG319_ADR      ( VDEC_BASE_ADR + VDEC_SWREG319_OFFSET )
#define  VDEC_SWREG320_ADR      ( VDEC_BASE_ADR + VDEC_SWREG320_OFFSET )
#define  VDEC_SWREG321_ADR      ( VDEC_BASE_ADR + VDEC_SWREG321_OFFSET )
#define  VDEC_SWREG322_ADR      ( VDEC_BASE_ADR + VDEC_SWREG322_OFFSET )
#define  VDEC_SWREG323_ADR      ( VDEC_BASE_ADR + VDEC_SWREG323_OFFSET )
#define  VDEC_SWREG324_ADR      ( VDEC_BASE_ADR + VDEC_SWREG324_OFFSET )
#define  VDEC_SWREG325_ADR      ( VDEC_BASE_ADR + VDEC_SWREG325_OFFSET )
#define  VDEC_SWREG326_ADR      ( VDEC_BASE_ADR + VDEC_SWREG326_OFFSET )
#define  VDEC_SWREG327_ADR      ( VDEC_BASE_ADR + VDEC_SWREG327_OFFSET )
#define  VDEC_SWREG328_ADR      ( VDEC_BASE_ADR + VDEC_SWREG328_OFFSET )
#define  VDEC_SWREG329_ADR      ( VDEC_BASE_ADR + VDEC_SWREG329_OFFSET )
#define  VDEC_SWREG330_ADR      ( VDEC_BASE_ADR + VDEC_SWREG330_OFFSET )
#define  VDEC_SWREG331_ADR      ( VDEC_BASE_ADR + VDEC_SWREG331_OFFSET )
#define  VDEC_SWREG332_ADR      ( VDEC_BASE_ADR + VDEC_SWREG332_OFFSET )
#define  VDEC_SWREG333_ADR      ( VDEC_BASE_ADR + VDEC_SWREG333_OFFSET )
#define  VDEC_SWREG334_ADR      ( VDEC_BASE_ADR + VDEC_SWREG334_OFFSET )
#define  VDEC_SWREG335_ADR      ( VDEC_BASE_ADR + VDEC_SWREG335_OFFSET )
#define  VDEC_SWREG336_ADR      ( VDEC_BASE_ADR + VDEC_SWREG336_OFFSET )
#define  VDEC_SWREG337_ADR      ( VDEC_BASE_ADR + VDEC_SWREG337_OFFSET )
#define  VDEC_SWREG338_ADR      ( VDEC_BASE_ADR + VDEC_SWREG338_OFFSET )
#define  VDEC_SWREG339_ADR      ( VDEC_BASE_ADR + VDEC_SWREG339_OFFSET )
#define  VDEC_SWREG340_ADR      ( VDEC_BASE_ADR + VDEC_SWREG340_OFFSET )
#define  VDEC_SWREG341_ADR      ( VDEC_BASE_ADR + VDEC_SWREG341_OFFSET )
#define  VDEC_SWREG342_ADR      ( VDEC_BASE_ADR + VDEC_SWREG342_OFFSET )
#define  VDEC_SWREG343_ADR      ( VDEC_BASE_ADR + VDEC_SWREG343_OFFSET )
#define  VDEC_SWREG344_ADR      ( VDEC_BASE_ADR + VDEC_SWREG344_OFFSET )
#define  VDEC_SWREG345_ADR      ( VDEC_BASE_ADR + VDEC_SWREG345_OFFSET )
#define  VDEC_SWREG346_ADR      ( VDEC_BASE_ADR + VDEC_SWREG346_OFFSET )
#define  VDEC_SWREG347_ADR      ( VDEC_BASE_ADR + VDEC_SWREG347_OFFSET )
#define  VDEC_SWREG348_ADR      ( VDEC_BASE_ADR + VDEC_SWREG348_OFFSET )
#define  VDEC_SWREG349_ADR      ( VDEC_BASE_ADR + VDEC_SWREG349_OFFSET )
#define  VDEC_SWREG350_ADR      ( VDEC_BASE_ADR + VDEC_SWREG350_OFFSET )
#define  VDEC_SWREG351_ADR      ( VDEC_BASE_ADR + VDEC_SWREG351_OFFSET )
#define  VDEC_SWREG352_ADR      ( VDEC_BASE_ADR + VDEC_SWREG352_OFFSET )
#define  VDEC_SWREG353_ADR      ( VDEC_BASE_ADR + VDEC_SWREG353_OFFSET )
#define  VDEC_SWREG354_ADR      ( VDEC_BASE_ADR + VDEC_SWREG354_OFFSET )
#define  VDEC_SWREG355_ADR      ( VDEC_BASE_ADR + VDEC_SWREG355_OFFSET )
#define  VDEC_SWREG356_ADR      ( VDEC_BASE_ADR + VDEC_SWREG356_OFFSET )
#define  VDEC_SWREG357_ADR      ( VDEC_BASE_ADR + VDEC_SWREG357_OFFSET )
#define  VDEC_SWREG358_ADR      ( VDEC_BASE_ADR + VDEC_SWREG358_OFFSET )
#define  VDEC_SWREG359_ADR      ( VDEC_BASE_ADR + VDEC_SWREG359_OFFSET )
#define  VDEC_SWREG360_ADR      ( VDEC_BASE_ADR + VDEC_SWREG360_OFFSET )
#define  VDEC_SWREG361_ADR      ( VDEC_BASE_ADR + VDEC_SWREG361_OFFSET )
#define  VDEC_SWREG362_ADR      ( VDEC_BASE_ADR + VDEC_SWREG362_OFFSET )
#define  VDEC_SWREG363_ADR      ( VDEC_BASE_ADR + VDEC_SWREG363_OFFSET )
#define  VDEC_SWREG364_ADR      ( VDEC_BASE_ADR + VDEC_SWREG364_OFFSET )
#define  VDEC_SWREG365_ADR      ( VDEC_BASE_ADR + VDEC_SWREG365_OFFSET )
#define  VDEC_SWREG366_ADR      ( VDEC_BASE_ADR + VDEC_SWREG366_OFFSET )
#define  VDEC_SWREG367_ADR      ( VDEC_BASE_ADR + VDEC_SWREG367_OFFSET )
#define  VDEC_SWREG368_ADR      ( VDEC_BASE_ADR + VDEC_SWREG368_OFFSET )
#define  VDEC_SWREG369_ADR      ( VDEC_BASE_ADR + VDEC_SWREG369_OFFSET )
#define  VDEC_SWREG370_ADR      ( VDEC_BASE_ADR + VDEC_SWREG370_OFFSET )
#define  VDEC_SWREG371_ADR      ( VDEC_BASE_ADR + VDEC_SWREG371_OFFSET )
#define  VDEC_SWREG372_ADR      ( VDEC_BASE_ADR + VDEC_SWREG372_OFFSET )
#define  VDEC_SWREG373_ADR      ( VDEC_BASE_ADR + VDEC_SWREG373_OFFSET )
#define  VDEC_SWREG374_ADR      ( VDEC_BASE_ADR + VDEC_SWREG374_OFFSET )
#define  VDEC_SWREG375_ADR      ( VDEC_BASE_ADR + VDEC_SWREG375_OFFSET )
#define  VDEC_SWREG376_ADR      ( VDEC_BASE_ADR + VDEC_SWREG376_OFFSET )
#define  VDEC_SWREG377_ADR      ( VDEC_BASE_ADR + VDEC_SWREG377_OFFSET )
#define  VDEC_SWREG378_ADR      ( VDEC_BASE_ADR + VDEC_SWREG378_OFFSET )
#define  VDEC_SWREG379_ADR      ( VDEC_BASE_ADR + VDEC_SWREG379_OFFSET )
#define  VDEC_SWREG380_ADR      ( VDEC_BASE_ADR + VDEC_SWREG380_OFFSET )
#define  VDEC_SWREG381_ADR      ( VDEC_BASE_ADR + VDEC_SWREG381_OFFSET )
#define  VDEC_SWREG382_ADR      ( VDEC_BASE_ADR + VDEC_SWREG382_OFFSET )
#define  VDEC_SWREG383_ADR      ( VDEC_BASE_ADR + VDEC_SWREG383_OFFSET )
#define  VDEC_SWREG384_ADR      ( VDEC_BASE_ADR + VDEC_SWREG384_OFFSET )
#define  VDEC_SWREG385_ADR      ( VDEC_BASE_ADR + VDEC_SWREG385_OFFSET )
#define  VDEC_SWREG386_ADR      ( VDEC_BASE_ADR + VDEC_SWREG386_OFFSET )
#define  VDEC_SWREG387_ADR      ( VDEC_BASE_ADR + VDEC_SWREG387_OFFSET )
#define  VDEC_SWREG388_ADR      ( VDEC_BASE_ADR + VDEC_SWREG388_OFFSET )
#define  VDEC_SWREG389_ADR      ( VDEC_BASE_ADR + VDEC_SWREG389_OFFSET )
#define  VDEC_SWREG390_ADR      ( VDEC_BASE_ADR + VDEC_SWREG390_OFFSET )
#define  VDEC_SWREG391_ADR      ( VDEC_BASE_ADR + VDEC_SWREG391_OFFSET )
#define  VDEC_SWREG392_ADR      ( VDEC_BASE_ADR + VDEC_SWREG392_OFFSET )
#define  VDEC_C1_SWREG0_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG0_OFFSET )
#define  VDEC_C1_SWREG1_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG1_OFFSET )
#define  VDEC_C1_SWREG2_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG2_OFFSET )
#define  VDEC_C1_SWREG3_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG3_OFFSET )
#define  VDEC_C1_SWREG4_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG4_OFFSET )
#define  VDEC_C1_SWREG5_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG5_OFFSET )
#define  VDEC_C1_SWREG6_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG6_OFFSET )
#define  VDEC_C1_SWREG7_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG7_OFFSET )
#define  VDEC_C1_SWREG8_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG8_OFFSET )
#define  VDEC_C1_SWREG9_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG9_OFFSET )
#define  VDEC_C1_SWREG10_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG10_OFFSET )
#define  VDEC_C1_SWREG11_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG11_OFFSET )
#define  VDEC_C1_SWREG12_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG12_OFFSET )
#define  VDEC_C1_SWREG13_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG13_OFFSET )
#define  VDEC_C1_SWREG14_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG14_OFFSET )
#define  VDEC_C1_SWREG15_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG15_OFFSET )
#define  VDEC_C1_SWREG16_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG16_OFFSET )
#define  VDEC_C1_SWREG17_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG17_OFFSET )
#define  VDEC_C1_SWREG18_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG18_OFFSET )
#define  VDEC_C1_SWREG19_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG19_OFFSET )
#define  VDEC_C1_SWREG20_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG20_OFFSET )
#define  VDEC_C1_SWREG21_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG21_OFFSET )
#define  VDEC_C1_SWREG22_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG22_OFFSET )
#define  VDEC_C1_SWREG23_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG23_OFFSET )
#define  VDEC_C1_SWREG24_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG24_OFFSET )
#define  VDEC_C1_SWREG25_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG25_OFFSET )
#define  VDEC_C1_SWREG26_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG26_OFFSET )
#define  VDEC_C1_SWREG27_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG27_OFFSET )
#define  VDEC_C1_SWREG28_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG28_OFFSET )
#define  VDEC_C1_SWREG29_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG29_OFFSET )
#define  VDEC_C1_SWREG30_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG30_OFFSET )
#define  VDEC_C1_SWREG31_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG31_OFFSET )
#define  VDEC_C1_SWREG32_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG32_OFFSET )
#define  VDEC_C1_SWREG33_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG33_OFFSET )
#define  VDEC_C1_SWREG34_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG34_OFFSET )
#define  VDEC_C1_SWREG35_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG35_OFFSET )
#define  VDEC_C1_SWREG36_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG36_OFFSET )
#define  VDEC_C1_SWREG37_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG37_OFFSET )
#define  VDEC_C1_SWREG38_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG38_OFFSET )
#define  VDEC_C1_SWREG39_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG39_OFFSET )
#define  VDEC_C1_SWREG40_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG40_OFFSET )
#define  VDEC_C1_SWREG41_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG41_OFFSET )
#define  VDEC_C1_SWREG42_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG42_OFFSET )
#define  VDEC_C1_SWREG43_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG43_OFFSET )
#define  VDEC_C1_SWREG44_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG44_OFFSET )
#define  VDEC_C1_SWREG45_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG45_OFFSET )
#define  VDEC_C1_SWREG46_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG46_OFFSET )
#define  VDEC_C1_SWREG47_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG47_OFFSET )
#define  VDEC_C1_SWREG48_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG48_OFFSET )
#define  VDEC_C1_SWREG49_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG49_OFFSET )
#define  VDEC_C1_SWREG50_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG50_OFFSET )
#define  VDEC_C1_SWREG51_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG51_OFFSET )
#define  VDEC_C1_SWREG52_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG52_OFFSET )
#define  VDEC_C1_SWREG53_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG53_OFFSET )
#define  VDEC_C1_SWREG54_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG54_OFFSET )
#define  VDEC_C1_SWREG55_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG55_OFFSET )
#define  VDEC_C1_SWREG56_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG56_OFFSET )
#define  VDEC_C1_SWREG57_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG57_OFFSET )
#define  VDEC_C1_SWREG58_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG58_OFFSET )
#define  VDEC_C1_SWREG59_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG59_OFFSET )
#define  VDEC_C1_SWREG60_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG60_OFFSET )
#define  VDEC_C1_SWREG61_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG61_OFFSET )
#define  VDEC_C1_SWREG62_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG62_OFFSET )
#define  VDEC_C1_SWREG63_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG63_OFFSET )
#define  VDEC_C1_SWREG64_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG64_OFFSET )
#define  VDEC_C1_SWREG65_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG65_OFFSET )
#define  VDEC_C1_SWREG66_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG66_OFFSET )
#define  VDEC_C1_SWREG67_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG67_OFFSET )
#define  VDEC_C1_SWREG68_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG68_OFFSET )
#define  VDEC_C1_SWREG69_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG69_OFFSET )
#define  VDEC_C1_SWREG70_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG70_OFFSET )
#define  VDEC_C1_SWREG71_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG71_OFFSET )
#define  VDEC_C1_SWREG72_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG72_OFFSET )
#define  VDEC_C1_SWREG73_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG73_OFFSET )
#define  VDEC_C1_SWREG74_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG74_OFFSET )
#define  VDEC_C1_SWREG75_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG75_OFFSET )
#define  VDEC_C1_SWREG76_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG76_OFFSET )
#define  VDEC_C1_SWREG77_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG77_OFFSET )
#define  VDEC_C1_SWREG78_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG78_OFFSET )
#define  VDEC_C1_SWREG79_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG79_OFFSET )
#define  VDEC_C1_SWREG80_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG80_OFFSET )
#define  VDEC_C1_SWREG81_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG81_OFFSET )
#define  VDEC_C1_SWREG82_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG82_OFFSET )
#define  VDEC_C1_SWREG83_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG83_OFFSET )
#define  VDEC_C1_SWREG84_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG84_OFFSET )
#define  VDEC_C1_SWREG85_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG85_OFFSET )
#define  VDEC_C1_SWREG86_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG86_OFFSET )
#define  VDEC_C1_SWREG87_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG87_OFFSET )
#define  VDEC_C1_SWREG88_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG88_OFFSET )
#define  VDEC_C1_SWREG89_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG89_OFFSET )
#define  VDEC_C1_SWREG90_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG90_OFFSET )
#define  VDEC_C1_SWREG91_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG91_OFFSET )
#define  VDEC_C1_SWREG92_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG92_OFFSET )
#define  VDEC_C1_SWREG93_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG93_OFFSET )
#define  VDEC_C1_SWREG94_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG94_OFFSET )
#define  VDEC_C1_SWREG95_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG95_OFFSET )
#define  VDEC_C1_SWREG96_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG96_OFFSET )
#define  VDEC_C1_SWREG97_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG97_OFFSET )
#define  VDEC_C1_SWREG98_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG98_OFFSET )
#define  VDEC_C1_SWREG99_ADR      ( VDEC_C1_BASE_ADR + VDEC_SWREG99_OFFSET )
#define  VDEC_C1_SWREG100_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG100_OFFSET )
#define  VDEC_C1_SWREG101_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG101_OFFSET )
#define  VDEC_C1_SWREG102_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG102_OFFSET )
#define  VDEC_C1_SWREG103_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG103_OFFSET )
#define  VDEC_C1_SWREG104_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG104_OFFSET )
#define  VDEC_C1_SWREG105_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG105_OFFSET )
#define  VDEC_C1_SWREG106_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG106_OFFSET )
#define  VDEC_C1_SWREG107_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG107_OFFSET )
#define  VDEC_C1_SWREG108_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG108_OFFSET )
#define  VDEC_C1_SWREG109_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG109_OFFSET )
#define  VDEC_C1_SWREG110_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG110_OFFSET )
#define  VDEC_C1_SWREG111_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG111_OFFSET )
#define  VDEC_C1_SWREG112_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG112_OFFSET )
#define  VDEC_C1_SWREG113_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG113_OFFSET )
#define  VDEC_C1_SWREG114_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG114_OFFSET )
#define  VDEC_C1_SWREG115_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG115_OFFSET )
#define  VDEC_C1_SWREG116_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG116_OFFSET )
#define  VDEC_C1_SWREG117_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG117_OFFSET )
#define  VDEC_C1_SWREG118_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG118_OFFSET )
#define  VDEC_C1_SWREG119_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG119_OFFSET )
#define  VDEC_C1_SWREG120_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG120_OFFSET )
#define  VDEC_C1_SWREG121_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG121_OFFSET )
#define  VDEC_C1_SWREG122_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG122_OFFSET )
#define  VDEC_C1_SWREG123_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG123_OFFSET )
#define  VDEC_C1_SWREG124_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG124_OFFSET )
#define  VDEC_C1_SWREG125_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG125_OFFSET )
#define  VDEC_C1_SWREG126_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG126_OFFSET )
#define  VDEC_C1_SWREG127_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG127_OFFSET )
#define  VDEC_C1_SWREG128_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG128_OFFSET )
#define  VDEC_C1_SWREG129_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG129_OFFSET )
#define  VDEC_C1_SWREG130_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG130_OFFSET )
#define  VDEC_C1_SWREG131_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG131_OFFSET )
#define  VDEC_C1_SWREG132_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG132_OFFSET )
#define  VDEC_C1_SWREG133_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG133_OFFSET )
#define  VDEC_C1_SWREG134_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG134_OFFSET )
#define  VDEC_C1_SWREG135_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG135_OFFSET )
#define  VDEC_C1_SWREG136_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG136_OFFSET )
#define  VDEC_C1_SWREG137_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG137_OFFSET )
#define  VDEC_C1_SWREG138_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG138_OFFSET )
#define  VDEC_C1_SWREG139_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG139_OFFSET )
#define  VDEC_C1_SWREG140_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG140_OFFSET )
#define  VDEC_C1_SWREG141_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG141_OFFSET )
#define  VDEC_C1_SWREG142_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG142_OFFSET )
#define  VDEC_C1_SWREG143_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG143_OFFSET )
#define  VDEC_C1_SWREG144_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG144_OFFSET )
#define  VDEC_C1_SWREG145_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG145_OFFSET )
#define  VDEC_C1_SWREG146_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG146_OFFSET )
#define  VDEC_C1_SWREG147_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG147_OFFSET )
#define  VDEC_C1_SWREG148_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG148_OFFSET )
#define  VDEC_C1_SWREG149_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG149_OFFSET )
#define  VDEC_C1_SWREG150_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG150_OFFSET )
#define  VDEC_C1_SWREG151_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG151_OFFSET )
#define  VDEC_C1_SWREG152_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG152_OFFSET )
#define  VDEC_C1_SWREG153_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG153_OFFSET )
#define  VDEC_C1_SWREG154_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG154_OFFSET )
#define  VDEC_C1_SWREG155_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG155_OFFSET )
#define  VDEC_C1_SWREG156_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG156_OFFSET )
#define  VDEC_C1_SWREG157_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG157_OFFSET )
#define  VDEC_C1_SWREG158_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG158_OFFSET )
#define  VDEC_C1_SWREG159_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG159_OFFSET )
#define  VDEC_C1_SWREG160_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG160_OFFSET )
#define  VDEC_C1_SWREG161_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG161_OFFSET )
#define  VDEC_C1_SWREG162_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG162_OFFSET )
#define  VDEC_C1_SWREG163_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG163_OFFSET )
#define  VDEC_C1_SWREG164_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG164_OFFSET )
#define  VDEC_C1_SWREG165_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG165_OFFSET )
#define  VDEC_C1_SWREG166_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG166_OFFSET )
#define  VDEC_C1_SWREG167_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG167_OFFSET )
#define  VDEC_C1_SWREG168_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG168_OFFSET )
#define  VDEC_C1_SWREG169_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG169_OFFSET )
#define  VDEC_C1_SWREG170_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG170_OFFSET )
#define  VDEC_C1_SWREG171_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG171_OFFSET )
#define  VDEC_C1_SWREG172_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG172_OFFSET )
#define  VDEC_C1_SWREG173_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG173_OFFSET )
#define  VDEC_C1_SWREG174_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG174_OFFSET )
#define  VDEC_C1_SWREG175_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG175_OFFSET )
#define  VDEC_C1_SWREG176_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG176_OFFSET )
#define  VDEC_C1_SWREG177_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG177_OFFSET )
#define  VDEC_C1_SWREG178_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG178_OFFSET )
#define  VDEC_C1_SWREG179_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG179_OFFSET )
#define  VDEC_C1_SWREG180_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG180_OFFSET )
#define  VDEC_C1_SWREG181_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG181_OFFSET )
#define  VDEC_C1_SWREG182_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG182_OFFSET )
#define  VDEC_C1_SWREG183_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG183_OFFSET )
#define  VDEC_C1_SWREG184_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG184_OFFSET )
#define  VDEC_C1_SWREG185_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG185_OFFSET )
#define  VDEC_C1_SWREG186_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG186_OFFSET )
#define  VDEC_C1_SWREG187_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG187_OFFSET )
#define  VDEC_C1_SWREG188_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG188_OFFSET )
#define  VDEC_C1_SWREG189_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG189_OFFSET )
#define  VDEC_C1_SWREG190_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG190_OFFSET )
#define  VDEC_C1_SWREG191_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG191_OFFSET )
#define  VDEC_C1_SWREG192_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG192_OFFSET )
#define  VDEC_C1_SWREG193_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG193_OFFSET )
#define  VDEC_C1_SWREG194_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG194_OFFSET )
#define  VDEC_C1_SWREG195_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG195_OFFSET )
#define  VDEC_C1_SWREG196_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG196_OFFSET )
#define  VDEC_C1_SWREG197_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG197_OFFSET )
#define  VDEC_C1_SWREG198_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG198_OFFSET )
#define  VDEC_C1_SWREG199_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG199_OFFSET )
#define  VDEC_C1_SWREG200_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG200_OFFSET )
#define  VDEC_C1_SWREG201_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG201_OFFSET )
#define  VDEC_C1_SWREG202_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG202_OFFSET )
#define  VDEC_C1_SWREG203_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG203_OFFSET )
#define  VDEC_C1_SWREG204_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG204_OFFSET )
#define  VDEC_C1_SWREG205_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG205_OFFSET )
#define  VDEC_C1_SWREG206_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG206_OFFSET )
#define  VDEC_C1_SWREG207_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG207_OFFSET )
#define  VDEC_C1_SWREG208_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG208_OFFSET )
#define  VDEC_C1_SWREG209_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG209_OFFSET )
#define  VDEC_C1_SWREG210_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG210_OFFSET )
#define  VDEC_C1_SWREG211_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG211_OFFSET )
#define  VDEC_C1_SWREG212_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG212_OFFSET )
#define  VDEC_C1_SWREG213_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG213_OFFSET )
#define  VDEC_C1_SWREG214_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG214_OFFSET )
#define  VDEC_C1_SWREG215_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG215_OFFSET )
#define  VDEC_C1_SWREG216_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG216_OFFSET )
#define  VDEC_C1_SWREG217_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG217_OFFSET )
#define  VDEC_C1_SWREG218_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG218_OFFSET )
#define  VDEC_C1_SWREG219_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG219_OFFSET )
#define  VDEC_C1_SWREG220_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG220_OFFSET )
#define  VDEC_C1_SWREG221_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG221_OFFSET )
#define  VDEC_C1_SWREG222_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG222_OFFSET )
#define  VDEC_C1_SWREG223_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG223_OFFSET )
#define  VDEC_C1_SWREG224_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG224_OFFSET )
#define  VDEC_C1_SWREG225_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG225_OFFSET )
#define  VDEC_C1_SWREG226_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG226_OFFSET )
#define  VDEC_C1_SWREG227_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG227_OFFSET )
#define  VDEC_C1_SWREG228_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG228_OFFSET )
#define  VDEC_C1_SWREG229_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG229_OFFSET )
#define  VDEC_C1_SWREG230_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG230_OFFSET )
#define  VDEC_C1_SWREG231_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG231_OFFSET )
#define  VDEC_C1_SWREG232_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG232_OFFSET )
#define  VDEC_C1_SWREG233_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG233_OFFSET )
#define  VDEC_C1_SWREG234_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG234_OFFSET )
#define  VDEC_C1_SWREG235_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG235_OFFSET )
#define  VDEC_C1_SWREG236_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG236_OFFSET )
#define  VDEC_C1_SWREG237_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG237_OFFSET )
#define  VDEC_C1_SWREG238_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG238_OFFSET )
#define  VDEC_C1_SWREG239_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG239_OFFSET )
#define  VDEC_C1_SWREG240_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG240_OFFSET )
#define  VDEC_C1_SWREG241_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG241_OFFSET )
#define  VDEC_C1_SWREG242_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG242_OFFSET )
#define  VDEC_C1_SWREG243_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG243_OFFSET )
#define  VDEC_C1_SWREG244_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG244_OFFSET )
#define  VDEC_C1_SWREG245_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG245_OFFSET )
#define  VDEC_C1_SWREG246_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG246_OFFSET )
#define  VDEC_C1_SWREG247_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG247_OFFSET )
#define  VDEC_C1_SWREG248_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG248_OFFSET )
#define  VDEC_C1_SWREG249_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG249_OFFSET )
#define  VDEC_C1_SWREG250_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG250_OFFSET )
#define  VDEC_C1_SWREG251_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG251_OFFSET )
#define  VDEC_C1_SWREG252_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG252_OFFSET )
#define  VDEC_C1_SWREG253_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG253_OFFSET )
#define  VDEC_C1_SWREG254_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG254_OFFSET )
#define  VDEC_C1_SWREG255_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG255_OFFSET )
#define  VDEC_C1_SWREG256_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG256_OFFSET )
#define  VDEC_C1_SWREG257_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG257_OFFSET )
#define  VDEC_C1_SWREG258_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG258_OFFSET )
#define  VDEC_C1_SWREG259_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG259_OFFSET )
#define  VDEC_C1_SWREG260_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG260_OFFSET )
#define  VDEC_C1_SWREG265_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG265_OFFSET )
#define  VDEC_C1_SWREG266_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG266_OFFSET )
#define  VDEC_C1_SWREG267_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG267_OFFSET )
#define  VDEC_C1_SWREG268_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG268_OFFSET )
#define  VDEC_C1_SWREG269_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG269_OFFSET )
#define  VDEC_C1_SWREG270_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG270_OFFSET )
#define  VDEC_C1_SWREG271_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG271_OFFSET )
#define  VDEC_C1_SWREG272_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG272_OFFSET )
#define  VDEC_C1_SWREG273_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG273_OFFSET )
#define  VDEC_C1_SWREG274_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG274_OFFSET )
#define  VDEC_C1_SWREG275_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG275_OFFSET )
#define  VDEC_C1_SWREG276_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG276_OFFSET )
#define  VDEC_C1_SWREG277_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG277_OFFSET )
#define  VDEC_C1_SWREG278_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG278_OFFSET )
#define  VDEC_C1_SWREG279_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG279_OFFSET )
#define  VDEC_C1_SWREG280_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG280_OFFSET )
#define  VDEC_C1_SWREG281_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG281_OFFSET )
#define  VDEC_C1_SWREG282_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG282_OFFSET )
#define  VDEC_C1_SWREG283_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG283_OFFSET )
#define  VDEC_C1_SWREG284_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG284_OFFSET )
#define  VDEC_C1_SWREG300_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG300_OFFSET )
#define  VDEC_C1_SWREG301_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG301_OFFSET )
#define  VDEC_C1_SWREG302_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG302_OFFSET )
#define  VDEC_C1_SWREG303_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG303_OFFSET )
#define  VDEC_C1_SWREG304_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG304_OFFSET )
#define  VDEC_C1_SWREG305_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG305_OFFSET )
#define  VDEC_C1_SWREG306_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG306_OFFSET )
#define  VDEC_C1_SWREG307_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG307_OFFSET )
#define  VDEC_C1_SWREG308_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG308_OFFSET )
#define  VDEC_C1_SWREG309_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG309_OFFSET )
#define  VDEC_C1_SWREG310_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG310_OFFSET )
#define  VDEC_C1_SWREG311_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG311_OFFSET )
#define  VDEC_C1_SWREG312_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG312_OFFSET )
#define  VDEC_C1_SWREG313_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG313_OFFSET )
#define  VDEC_C1_SWREG314_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG314_OFFSET )
#define  VDEC_C1_SWREG315_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG315_OFFSET )
#define  VDEC_C1_SWREG316_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG316_OFFSET )
#define  VDEC_C1_SWREG317_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG317_OFFSET )
#define  VDEC_C1_SWREG318_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG318_OFFSET )
#define  VDEC_C1_SWREG319_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG319_OFFSET )
#define  VDEC_C1_SWREG320_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG320_OFFSET )
#define  VDEC_C1_SWREG321_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG321_OFFSET )
#define  VDEC_C1_SWREG322_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG322_OFFSET )
#define  VDEC_C1_SWREG323_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG323_OFFSET )
#define  VDEC_C1_SWREG324_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG324_OFFSET )
#define  VDEC_C1_SWREG325_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG325_OFFSET )
#define  VDEC_C1_SWREG326_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG326_OFFSET )
#define  VDEC_C1_SWREG327_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG327_OFFSET )
#define  VDEC_C1_SWREG328_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG328_OFFSET )
#define  VDEC_C1_SWREG329_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG329_OFFSET )
#define  VDEC_C1_SWREG330_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG330_OFFSET )
#define  VDEC_C1_SWREG331_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG331_OFFSET )
#define  VDEC_C1_SWREG332_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG332_OFFSET )
#define  VDEC_C1_SWREG333_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG333_OFFSET )
#define  VDEC_C1_SWREG334_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG334_OFFSET )
#define  VDEC_C1_SWREG335_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG335_OFFSET )
#define  VDEC_C1_SWREG336_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG336_OFFSET )
#define  VDEC_C1_SWREG337_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG337_OFFSET )
#define  VDEC_C1_SWREG338_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG338_OFFSET )
#define  VDEC_C1_SWREG339_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG339_OFFSET )
#define  VDEC_C1_SWREG340_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG340_OFFSET )
#define  VDEC_C1_SWREG341_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG341_OFFSET )
#define  VDEC_C1_SWREG342_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG342_OFFSET )
#define  VDEC_C1_SWREG343_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG343_OFFSET )
#define  VDEC_C1_SWREG344_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG344_OFFSET )
#define  VDEC_C1_SWREG345_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG345_OFFSET )
#define  VDEC_C1_SWREG346_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG346_OFFSET )
#define  VDEC_C1_SWREG347_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG347_OFFSET )
#define  VDEC_C1_SWREG348_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG348_OFFSET )
#define  VDEC_C1_SWREG349_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG349_OFFSET )
#define  VDEC_C1_SWREG350_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG350_OFFSET )
#define  VDEC_C1_SWREG351_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG351_OFFSET )
#define  VDEC_C1_SWREG352_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG352_OFFSET )
#define  VDEC_C1_SWREG353_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG353_OFFSET )
#define  VDEC_C1_SWREG354_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG354_OFFSET )
#define  VDEC_C1_SWREG355_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG355_OFFSET )
#define  VDEC_C1_SWREG356_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG356_OFFSET )
#define  VDEC_C1_SWREG357_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG357_OFFSET )
#define  VDEC_C1_SWREG358_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG358_OFFSET )
#define  VDEC_C1_SWREG359_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG359_OFFSET )
#define  VDEC_C1_SWREG360_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG360_OFFSET )
#define  VDEC_C1_SWREG361_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG361_OFFSET )
#define  VDEC_C1_SWREG362_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG362_OFFSET )
#define  VDEC_C1_SWREG363_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG363_OFFSET )
#define  VDEC_C1_SWREG364_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG364_OFFSET )
#define  VDEC_C1_SWREG365_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG365_OFFSET )
#define  VDEC_C1_SWREG366_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG366_OFFSET )
#define  VDEC_C1_SWREG367_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG367_OFFSET )
#define  VDEC_C1_SWREG368_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG368_OFFSET )
#define  VDEC_C1_SWREG369_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG369_OFFSET )
#define  VDEC_C1_SWREG370_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG370_OFFSET )
#define  VDEC_C1_SWREG371_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG371_OFFSET )
#define  VDEC_C1_SWREG372_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG372_OFFSET )
#define  VDEC_C1_SWREG373_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG373_OFFSET )
#define  VDEC_C1_SWREG374_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG374_OFFSET )
#define  VDEC_C1_SWREG375_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG375_OFFSET )
#define  VDEC_C1_SWREG376_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG376_OFFSET )
#define  VDEC_C1_SWREG377_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG377_OFFSET )
#define  VDEC_C1_SWREG378_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG378_OFFSET )
#define  VDEC_C1_SWREG379_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG379_OFFSET )
#define  VDEC_C1_SWREG380_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG380_OFFSET )
#define  VDEC_C1_SWREG381_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG381_OFFSET )
#define  VDEC_C1_SWREG382_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG382_OFFSET )
#define  VDEC_C1_SWREG383_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG383_OFFSET )
#define  VDEC_C1_SWREG384_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG384_OFFSET )
#define  VDEC_C1_SWREG385_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG385_OFFSET )
#define  VDEC_C1_SWREG386_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG386_OFFSET )
#define  VDEC_C1_SWREG387_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG387_OFFSET )
#define  VDEC_C1_SWREG388_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG388_OFFSET )
#define  VDEC_C1_SWREG389_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG389_OFFSET )
#define  VDEC_C1_SWREG390_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG390_OFFSET )
#define  VDEC_C1_SWREG391_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG391_OFFSET )
#define  VDEC_C1_SWREG392_ADR     ( VDEC_C1_BASE_ADR + VDEC_SWREG392_OFFSET )
#define LEON_BIST_CONTROLLER_NUM       (   25 )
#define LEON_RT0_IRQI_INDEX                (   0x0 )
#define LEON_RT1_IRQI_INDEX                (   0x1 )
#define LEON_NN_IRQI_INDEX                 (   2 )
#define NNCPU_LEON                            ( 0 )
#define NNCPU_DSU                             ( 1 )
#define NNCPU_ICB                             ( 2 )
#define NNCPU_TIM                             ( 3 )
#define NNAPB_SLV                             ( 4 )
#define NNAPB_ICB                             ( 0 )
#define NNAPB_TIM                             ( 1 )
#define NNIRQ_TIM                             ( 0 )
#define NNIRQ_WDOG                            ( 8 )
#define NNIRQ_FIFO                            ( 9 )
#define NN_RESET_VCT                          ( 0x40000000 )
#define DTB_CTRL_OFFSET                                   ( 0x000 )
#define DTB_CONFIG_OFFSET                                 ( 0x004 )
#define DTB_SOURCE_ADDR_OFFSET                            ( 0x008 )
#define DTB_DEST_ADDR_OFFSET                              ( 0x00c )
#define DTB_IMG_SIZE_OFFSET                               ( 0x010 )
#define DTB_STATUS_OFFSET                                 ( 0x014 )
#define DTB_CLR_OFFSET                                    ( 0x018 )
#define DTB_SYNC_2P2C_RAM_CFG_OFFSET                      ( 0x01c )
#define DTB_SYNC_2P1C_RAM_CFG_OFFSET                      ( 0x020 )
#define DTB_SYNC_1P_RAM_CFG_OFFSET                        ( 0x024 )
#define DTB_SOURCE_PAGE_ADDR_OFFSET                       ( 0x028 )
#define DTB_DEST_PAGE_ADDR_OFFSET                         ( 0x02c )
#define APB_DTB_BASE_ADR                                  ( (PBI_AP8_CONTROL_ADR + 0x50000) )
#define DTB_BOTTOM_ADR                                    ( (APB_DTB_BASE_ADR + 0x000) )
#define DTB_TOP_ADR                                       ( (APB_DTB_BASE_ADR + 0x02c) )
#define DTB_CTRL_ADR                                      ( (APB_DTB_BASE_ADR + DTB_CTRL_OFFSET) )
#define DTB_CONFIG_ADR                                    ( (APB_DTB_BASE_ADR + DTB_CONFIG_OFFSET) )
#define DTB_SOURCE_ADDR_ADR                               ( (APB_DTB_BASE_ADR + DTB_SOURCE_ADDR_OFFSET) )
#define DTB_DEST_ADDR_ADR                                 ( (APB_DTB_BASE_ADR + DTB_DEST_ADDR_OFFSET) )
#define DTB_IMG_SIZE_ADR                                  ( (APB_DTB_BASE_ADR + DTB_IMG_SIZE_OFFSET) )
#define DTB_STATUS_ADR                                    ( (APB_DTB_BASE_ADR + DTB_STATUS_OFFSET) )
#define DTB_CLR_ADR                                       ( (APB_DTB_BASE_ADR + DTB_CLR_OFFSET) )
#define DTB_SYNC_2P2C_RAM_CFG_ADR                         ( (APB_DTB_BASE_ADR + DTB_SYNC_2P2C_RAM_CFG_OFFSET) )
#define DTB_SYNC_2P1C_RAM_CFG_ADR                         ( (APB_DTB_BASE_ADR + DTB_SYNC_2P1C_RAM_CFG_OFFSET) )
#define DTB_SYNC_1P_RAM_CFG_ADR                           ( (APB_DTB_BASE_ADR + DTB_SYNC_1P_RAM_CFG_OFFSET) )
#define DTB_SOURCE_PAGE_ADDR_ADR                          ( (APB_DTB_BASE_ADR + DTB_SOURCE_PAGE_ADDR_OFFSET) )
#define DTB_DEST_PAGE_ADDR_ADR                            ( (APB_DTB_BASE_ADR + DTB_DEST_PAGE_ADDR_OFFSET) )
#define BLT_CONTROL_OFFSET                     ( 0x4 * 0x000 )
#define BLT_INT0_STATUS_OFFSET                 ( 0x4 * 0x001 )
#define BLT_INT0_ENABLE_OFFSET                 ( 0x4 * 0x002 )
#define BLT_INT0_CLEAR_OFFSET                  ( 0x4 * 0x003 )
#define BLT_INT1_STATUS_OFFSET                 ( 0x4 * 0x004 )
#define BLT_INT1_ENABLE_OFFSET                 ( 0x4 * 0x005 )
#define BLT_INT1_CLEAR_OFFSET                  ( 0x4 * 0x006 )
#define BLT_LINE_COUNT_OFFSET                  ( 0x4 * 0x007 )
#define BLT_LINE_COMPARE_OFFSET                ( 0x4 * 0x008 )
#define BLT_FRAME_COUNT_OFFSET                 ( 0x4 * 0x009 )
#define BLT_SCREEN_WIDTH_OFFSET                ( 0x4 * 0x00a )
#define BLT_SCREEN_HEIGHT_OFFSET               ( 0x4 * 0x00b )
#define BLT_FIFO_FLUSH_OFFSET                  ( 0x4 * 0x00c )
#define BLT_BG_COLOUR_LS_OFFSET                ( 0x4 * 0x00d )
#define BLT_BG_COLOUR_MS_OFFSET                ( 0x4 * 0x00e )
#define BLT_RAM_CFG_OFFSET                     ( 0x4 * 0x00f )
#define BLT_LAYER0_CFG_OFFSET                  ( 0x4 * 0x100 )
#define BLT_LAYER0_COL_START_OFFSET            ( 0x4 * 0x101 )
#define BLT_LAYER0_ROW_START_OFFSET            ( 0x4 * 0x102 )
#define BLT_LAYER0_WIDTH_OFFSET                ( 0x4 * 0x103 )
#define BLT_LAYER0_HEIGHT_OFFSET               ( 0x4 * 0x104 )
#define BLT_LAYER0_SCALE_CFG_OFFSET            ( 0x4 * 0x105 )
#define BLT_LAYER0_ALPHA_OFFSET                ( 0x4 * 0x106 )
#define BLT_LAYER0_INV_COLOUR_LS_OFFSET        ( 0x4 * 0x107 )
#define BLT_LAYER0_INV_COLOUR_MS_OFFSET        ( 0x4 * 0x108 )
#define BLT_LAYER0_TRANS_COLOUR_LS_OFFSET      ( 0x4 * 0x109 )
#define BLT_LAYER0_TRANS_COLOUR_MS_OFFSET      ( 0x4 * 0x10a )
#define BLT_LAYER0_CSC_COEFF11_OFFSET          ( 0x4 * 0x10b )
#define BLT_LAYER0_CSC_COEFF12_OFFSET          ( 0x4 * 0x10c )
#define BLT_LAYER0_CSC_COEFF13_OFFSET          ( 0x4 * 0x10d )
#define BLT_LAYER0_CSC_COEFF21_OFFSET          ( 0x4 * 0x10e )
#define BLT_LAYER0_CSC_COEFF22_OFFSET          ( 0x4 * 0x10f )
#define BLT_LAYER0_CSC_COEFF23_OFFSET          ( 0x4 * 0x110 )
#define BLT_LAYER0_CSC_COEFF31_OFFSET          ( 0x4 * 0x111 )
#define BLT_LAYER0_CSC_COEFF32_OFFSET          ( 0x4 * 0x112 )
#define BLT_LAYER0_CSC_COEFF33_OFFSET          ( 0x4 * 0x113 )
#define BLT_LAYER0_CSC_OFF1_OFFSET             ( 0x4 * 0x114 )
#define BLT_LAYER0_CSC_OFF2_OFFSET             ( 0x4 * 0x115 )
#define BLT_LAYER0_CSC_OFF3_OFFSET             ( 0x4 * 0x116 )
#define BLT_LAYER0_DMA_CFG_OFFSET              ( 0x4 * 0x117 )
#define BLT_LAYER0_DMA_START_ADR_OFFSET        ( 0x4 * 0x118 )
#define BLT_LAYER0_DMA_START_SHADOW_OFFSET     ( 0x4 * 0x119 )
#define BLT_LAYER0_DMA_LEN_OFFSET              ( 0x4 * 0x11a )
#define BLT_LAYER0_DMA_LEN_SHADOW_OFFSET       ( 0x4 * 0x11b )
#define BLT_LAYER0_DMA_STATUS_OFFSET           ( 0x4 * 0x11c )
#define BLT_LAYER0_DMA_LINE_WIDTH_OFFSET       ( 0x4 * 0x11d )
#define BLT_LAYER0_DMA_LINE_VSTRIDE_OFFSET     ( 0x4 * 0x11e )
#define BLT_LAYER0_DMA_FIFO_STATUS_OFFSET      ( 0x4 * 0x11f )
#define BLT_LAYER0_CFG2_OFFSET                 ( 0x4 * 0x120 )
#define BLT_LAYER0_DMA_PAGE_ADR_OFFSET         ( 0x4 * 0x121 )
#define BLT_LAYER1_CFG_OFFSET                  ( 0x4 * 0x200 )
#define BLT_LAYER1_COL_START_OFFSET            ( 0x4 * 0x201 )
#define BLT_LAYER1_ROW_START_OFFSET            ( 0x4 * 0x202 )
#define BLT_LAYER1_WIDTH_OFFSET                ( 0x4 * 0x203 )
#define BLT_LAYER1_HEIGHT_OFFSET               ( 0x4 * 0x204 )
#define BLT_LAYER1_SCALE_CFG_OFFSET            ( 0x4 * 0x205 )
#define BLT_LAYER1_ALPHA_OFFSET                ( 0x4 * 0x206 )
#define BLT_LAYER1_INV_COLOUR_LS_OFFSET        ( 0x4 * 0x207 )
#define BLT_LAYER1_INV_COLOUR_MS_OFFSET        ( 0x4 * 0x208 )
#define BLT_LAYER1_TRANS_COLOUR_LS_OFFSET      ( 0x4 * 0x209 )
#define BLT_LAYER1_TRANS_COLOUR_MS_OFFSET      ( 0x4 * 0x20a )
#define BLT_LAYER1_CSC_COEFF11_OFFSET          ( 0x4 * 0x20b )
#define BLT_LAYER1_CSC_COEFF12_OFFSET          ( 0x4 * 0x20c )
#define BLT_LAYER1_CSC_COEFF13_OFFSET          ( 0x4 * 0x20d )
#define BLT_LAYER1_CSC_COEFF21_OFFSET          ( 0x4 * 0x20e )
#define BLT_LAYER1_CSC_COEFF22_OFFSET          ( 0x4 * 0x20f )
#define BLT_LAYER1_CSC_COEFF23_OFFSET          ( 0x4 * 0x210 )
#define BLT_LAYER1_CSC_COEFF31_OFFSET          ( 0x4 * 0x211 )
#define BLT_LAYER1_CSC_COEFF32_OFFSET          ( 0x4 * 0x212 )
#define BLT_LAYER1_CSC_COEFF33_OFFSET          ( 0x4 * 0x213 )
#define BLT_LAYER1_CSC_OFF1_OFFSET             ( 0x4 * 0x214 )
#define BLT_LAYER1_CSC_OFF2_OFFSET             ( 0x4 * 0x215 )
#define BLT_LAYER1_CSC_OFF3_OFFSET             ( 0x4 * 0x216 )
#define BLT_LAYER1_DMA_CFG_OFFSET              ( 0x4 * 0x217 )
#define BLT_LAYER1_DMA_START_ADR_OFFSET        ( 0x4 * 0x218 )
#define BLT_LAYER1_DMA_START_SHADOW_OFFSET     ( 0x4 * 0x219 )
#define BLT_LAYER1_DMA_LEN_OFFSET              ( 0x4 * 0x21a )
#define BLT_LAYER1_DMA_LEN_SHADOW_OFFSET       ( 0x4 * 0x21b )
#define BLT_LAYER1_DMA_STATUS_OFFSET           ( 0x4 * 0x21c )
#define BLT_LAYER1_DMA_LINE_WIDTH_OFFSET       ( 0x4 * 0x21d )
#define BLT_LAYER1_DMA_LINE_VSTRIDE_OFFSET     ( 0x4 * 0x21e )
#define BLT_LAYER1_DMA_FIFO_STATUS_OFFSET      ( 0x4 * 0x21f )
#define BLT_LAYER1_CFG2_OFFSET                 ( 0x4 * 0x220 )
#define BLT_LAYER1_DMA_PAGE_ADR_OFFSET         ( 0x4 * 0x221 )
#define BLT_LAYER2_CFG_OFFSET                  ( 0x4 * 0x300 )
#define BLT_LAYER2_COL_START_OFFSET            ( 0x4 * 0x301 )
#define BLT_LAYER2_ROW_START_OFFSET            ( 0x4 * 0x302 )
#define BLT_LAYER2_WIDTH_OFFSET                ( 0x4 * 0x303 )
#define BLT_LAYER2_HEIGHT_OFFSET               ( 0x4 * 0x304 )
#define BLT_LAYER2_SCALE_CFG_OFFSET            ( 0x4 * 0x305 )
#define BLT_LAYER2_ALPHA_OFFSET                ( 0x4 * 0x306 )
#define BLT_LAYER2_INV_COLOUR_LS_OFFSET        ( 0x4 * 0x307 )
#define BLT_LAYER2_INV_COLOUR_MS_OFFSET        ( 0x4 * 0x308 )
#define BLT_LAYER2_TRANS_COLOUR_LS_OFFSET      ( 0x4 * 0x309 )
#define BLT_LAYER2_TRANS_COLOUR_MS_OFFSET      ( 0x4 * 0x30a )
#define BLT_LAYER2_CSC_COEFF11_OFFSET          ( 0x4 * 0x30b )
#define BLT_LAYER2_CSC_COEFF12_OFFSET          ( 0x4 * 0x30c )
#define BLT_LAYER2_CSC_COEFF13_OFFSET          ( 0x4 * 0x30d )
#define BLT_LAYER2_CSC_COEFF21_OFFSET          ( 0x4 * 0x30e )
#define BLT_LAYER2_CSC_COEFF22_OFFSET          ( 0x4 * 0x30f )
#define BLT_LAYER2_CSC_COEFF23_OFFSET          ( 0x4 * 0x310 )
#define BLT_LAYER2_CSC_COEFF31_OFFSET          ( 0x4 * 0x311 )
#define BLT_LAYER2_CSC_COEFF32_OFFSET          ( 0x4 * 0x312 )
#define BLT_LAYER2_CSC_COEFF33_OFFSET          ( 0x4 * 0x313 )
#define BLT_LAYER2_CSC_OFF1_OFFSET             ( 0x4 * 0x314 )
#define BLT_LAYER2_CSC_OFF2_OFFSET             ( 0x4 * 0x315 )
#define BLT_LAYER2_CSC_OFF3_OFFSET             ( 0x4 * 0x316 )
#define BLT_LAYER2_DMA_CFG_OFFSET              ( 0x4 * 0x317 )
#define BLT_LAYER2_DMA_START_ADR_OFFSET        ( 0x4 * 0x318 )
#define BLT_LAYER2_DMA_START_SHADOW_OFFSET     ( 0x4 * 0x319 )
#define BLT_LAYER2_DMA_LEN_OFFSET              ( 0x4 * 0x31a )
#define BLT_LAYER2_DMA_LEN_SHADOW_OFFSET       ( 0x4 * 0x31b )
#define BLT_LAYER2_DMA_STATUS_OFFSET           ( 0x4 * 0x31c )
#define BLT_LAYER2_DMA_LINE_WIDTH_OFFSET       ( 0x4 * 0x31d )
#define BLT_LAYER2_DMA_LINE_VSTRIDE_OFFSET     ( 0x4 * 0x31e )
#define BLT_LAYER2_DMA_FIFO_STATUS_OFFSET      ( 0x4 * 0x31f )
#define BLT_LAYER2_CFG2_OFFSET                 ( 0x4 * 0x320 )
#define BLT_LAYER2_DMA_PAGE_ADR_OFFSET         ( 0x4 * 0x321 )
#define BLT_LAYER3_CFG_OFFSET                  ( 0x4 * 0x400 )
#define BLT_LAYER3_COL_START_OFFSET            ( 0x4 * 0x401 )
#define BLT_LAYER3_ROW_START_OFFSET            ( 0x4 * 0x402 )
#define BLT_LAYER3_WIDTH_OFFSET                ( 0x4 * 0x403 )
#define BLT_LAYER3_HEIGHT_OFFSET               ( 0x4 * 0x404 )
#define BLT_LAYER3_SCALE_CFG_OFFSET            ( 0x4 * 0x405 )
#define BLT_LAYER3_ALPHA_OFFSET                ( 0x4 * 0x406 )
#define BLT_LAYER3_INV_COLOUR_LS_OFFSET        ( 0x4 * 0x407 )
#define BLT_LAYER3_INV_COLOUR_MS_OFFSET        ( 0x4 * 0x408 )
#define BLT_LAYER3_TRANS_COLOUR_LS_OFFSET      ( 0x4 * 0x409 )
#define BLT_LAYER3_TRANS_COLOUR_MS_OFFSET      ( 0x4 * 0x40a )
#define BLT_LAYER3_CSC_COEFF11_OFFSET          ( 0x4 * 0x40b )
#define BLT_LAYER3_CSC_COEFF12_OFFSET          ( 0x4 * 0x40c )
#define BLT_LAYER3_CSC_COEFF13_OFFSET          ( 0x4 * 0x40d )
#define BLT_LAYER3_CSC_COEFF21_OFFSET          ( 0x4 * 0x40e )
#define BLT_LAYER3_CSC_COEFF22_OFFSET          ( 0x4 * 0x40f )
#define BLT_LAYER3_CSC_COEFF23_OFFSET          ( 0x4 * 0x410 )
#define BLT_LAYER3_CSC_COEFF31_OFFSET          ( 0x4 * 0x411 )
#define BLT_LAYER3_CSC_COEFF32_OFFSET          ( 0x4 * 0x412 )
#define BLT_LAYER3_CSC_COEFF33_OFFSET          ( 0x4 * 0x413 )
#define BLT_LAYER3_CSC_OFF1_OFFSET             ( 0x4 * 0x414 )
#define BLT_LAYER3_CSC_OFF2_OFFSET             ( 0x4 * 0x415 )
#define BLT_LAYER3_CSC_OFF3_OFFSET             ( 0x4 * 0x416 )
#define BLT_LAYER3_DMA_CFG_OFFSET              ( 0x4 * 0x417 )
#define BLT_LAYER3_DMA_START_ADR_OFFSET        ( 0x4 * 0x418 )
#define BLT_LAYER3_DMA_START_SHADOW_OFFSET     ( 0x4 * 0x419 )
#define BLT_LAYER3_DMA_LEN_OFFSET              ( 0x4 * 0x41a )
#define BLT_LAYER3_DMA_LEN_SHADOW_OFFSET       ( 0x4 * 0x41b )
#define BLT_LAYER3_DMA_STATUS_OFFSET           ( 0x4 * 0x41c )
#define BLT_LAYER3_DMA_LINE_WIDTH_OFFSET       ( 0x4 * 0x41d )
#define BLT_LAYER3_DMA_LINE_VSTRIDE_OFFSET     ( 0x4 * 0x41e )
#define BLT_LAYER3_DMA_FIFO_STATUS_OFFSET      ( 0x4 * 0x41f )
#define BLT_LAYER3_CFG2_OFFSET                 ( 0x4 * 0x420 )
#define BLT_LAYER3_DMA_PAGE_ADR_OFFSET         ( 0x4 * 0x421 )
#define BLT_LAYER2_CLUT0_OFFSET                ( 0x4 * 0x500 )
#define BLT_LAYER2_CLUT1_OFFSET                ( 0x4 * 0x501 )
#define BLT_LAYER2_CLUT2_OFFSET                ( 0x4 * 0x502 )
#define BLT_LAYER2_CLUT3_OFFSET                ( 0x4 * 0x503 )
#define BLT_LAYER2_CLUT4_OFFSET                ( 0x4 * 0x504 )
#define BLT_LAYER2_CLUT5_OFFSET                ( 0x4 * 0x505 )
#define BLT_LAYER2_CLUT6_OFFSET                ( 0x4 * 0x506 )
#define BLT_LAYER2_CLUT7_OFFSET                ( 0x4 * 0x507 )
#define BLT_LAYER2_CLUT8_OFFSET                ( 0x4 * 0x508 )
#define BLT_LAYER2_CLUT9_OFFSET                ( 0x4 * 0x509 )
#define BLT_LAYER2_CLUT10_OFFSET               ( 0x4 * 0x50a )
#define BLT_LAYER2_CLUT11_OFFSET               ( 0x4 * 0x50b )
#define BLT_LAYER2_CLUT12_OFFSET               ( 0x4 * 0x50c )
#define BLT_LAYER2_CLUT13_OFFSET               ( 0x4 * 0x50d )
#define BLT_LAYER2_CLUT14_OFFSET               ( 0x4 * 0x50e )
#define BLT_LAYER2_CLUT15_OFFSET               ( 0x4 * 0x50f )
#define BLT_LAYER3_CLUT0_OFFSET                ( 0x4 * 0x600 )
#define BLT_LAYER3_CLUT1_OFFSET                ( 0x4 * 0x601 )
#define BLT_LAYER3_CLUT2_OFFSET                ( 0x4 * 0x602 )
#define BLT_LAYER3_CLUT3_OFFSET                ( 0x4 * 0x603 )
#define BLT_LAYER3_CLUT4_OFFSET                ( 0x4 * 0x604 )
#define BLT_LAYER3_CLUT5_OFFSET                ( 0x4 * 0x605 )
#define BLT_LAYER3_CLUT6_OFFSET                ( 0x4 * 0x606 )
#define BLT_LAYER3_CLUT7_OFFSET                ( 0x4 * 0x607 )
#define BLT_LAYER3_CLUT8_OFFSET                ( 0x4 * 0x608 )
#define BLT_LAYER3_CLUT9_OFFSET                ( 0x4 * 0x609 )
#define BLT_LAYER3_CLUT10_OFFSET               ( 0x4 * 0x60a )
#define BLT_LAYER3_CLUT11_OFFSET               ( 0x4 * 0x60b )
#define BLT_LAYER3_CLUT12_OFFSET               ( 0x4 * 0x60c )
#define BLT_LAYER3_CLUT13_OFFSET               ( 0x4 * 0x60d )
#define BLT_LAYER3_CLUT14_OFFSET               ( 0x4 * 0x60e )
#define BLT_LAYER3_CLUT15_OFFSET               ( 0x4 * 0x60f )
#define BLT_LAYER0_DMA_START_CB_ADR_OFFSET     ( 0x4 * 0x700 )
#define BLT_LAYER0_DMA_START_CB_SHADOW_OFFSET  ( 0x4 * 0x701 )
#define BLT_LAYER0_DMA_CB_LINE_WIDTH_OFFSET    ( 0x4 * 0x702 )
#define BLT_LAYER0_DMA_CB_LINE_VSTRIDE_OFFSET  ( 0x4 * 0x703 )
#define BLT_LAYER0_DMA_START_CR_ADR_OFFSET     ( 0x4 * 0x704 )
#define BLT_LAYER0_DMA_START_CR_SHADOW_OFFSET  ( 0x4 * 0x705 )
#define BLT_LAYER0_DMA_CR_LINE_WIDTH_OFFSET    ( 0x4 * 0x706 )
#define BLT_LAYER0_DMA_CR_LINE_VSTRIDE_OFFSET  ( 0x4 * 0x707 )
#define BLT_LAYER1_DMA_START_CB_ADR_OFFSET     ( 0x4 * 0x708 )
#define BLT_LAYER1_DMA_START_CB_SHADOW_OFFSET  ( 0x4 * 0x709 )
#define BLT_LAYER1_DMA_CB_LINE_WIDTH_OFFSET    ( 0x4 * 0x70a )
#define BLT_LAYER1_DMA_CB_LINE_VSTRIDE_OFFSET  ( 0x4 * 0x70b )
#define BLT_LAYER1_DMA_START_CR_ADR_OFFSET     ( 0x4 * 0x70c )
#define BLT_LAYER1_DMA_START_CR_SHADOW_OFFSET  ( 0x4 * 0x70d )
#define BLT_LAYER1_DMA_CR_LINE_WIDTH_OFFSET    ( 0x4 * 0x70e )
#define BLT_LAYER1_DMA_CR_LINE_VSTRIDE_OFFSET  ( 0x4 * 0x70f )
#define BLT_VIDEO0_DMA0_BYTES_OFFSET           ( 0x4 * 0x800 )
#define BLT_VIDEO0_DMA0_STATE_OFFSET           ( 0x4 * 0x801 )
#define BLT_VIDEO0_DMA1_BYTES_OFFSET           ( 0x4 * 0x802 )
#define BLT_VIDEO0_DMA1_STATE_OFFSET           ( 0x4 * 0x803 )
#define BLT_VIDEO0_DMA2_BYTES_OFFSET           ( 0x4 * 0x804 )
#define BLT_VIDEO0_DMA2_STATE_OFFSET           ( 0x4 * 0x805 )
#define BLT_VIDEO1_DMA0_BYTES_OFFSET           ( 0x4 * 0x806 )
#define BLT_VIDEO1_DMA0_STATE_OFFSET           ( 0x4 * 0x807 )
#define BLT_VIDEO1_DMA1_BYTES_OFFSET           ( 0x4 * 0x808 )
#define BLT_VIDEO1_DMA1_STATE_OFFSET           ( 0x4 * 0x809 )
#define BLT_VIDEO1_DMA2_BYTES_OFFSET           ( 0x4 * 0x80a )
#define BLT_VIDEO1_DMA2_STATE_OFFSET           ( 0x4 * 0x80b )
#define BLT_GRAPHIC0_DMA_BYTES_OFFSET          ( 0x4 * 0x80c )
#define BLT_GRAPHIC0_DMA_STATE_OFFSET          ( 0x4 * 0x80d )
#define BLT_GRAPHIC1_DMA_BYTES_OFFSET          ( 0x4 * 0x80e )
#define BLT_GRAPHIC1_DMA_STATE_OFFSET          ( 0x4 * 0x80f )
#define BLT_OUT_FORMAT_CFG_OFFSET              ( 0x4 * 0xb00 )
#define BLT_OUT_FIFO_FLUSH_OFFSET              ( 0x4 * 0xb01 )
#define BLT_OUT_DMA_PAGE_ADR_OFFSET            ( 0x4 * 0xb02 )
#define BLT_OUT_DMA0_CFG_OFFSET                ( 0x4 * 0xb40 )
#define BLT_OUT_DMA0_START_ADR_OFFSET          ( 0x4 * 0xb41 )
#define BLT_OUT_DMA0_LINE_OFF_OFFSET           ( 0x4 * 0xb42 )
#define BLT_OUT_DMA0_LINE_WIDTH_OFFSET         ( 0x4 * 0xb43 )
#define BLT_OUT_DMA0_START_SHADOW_OFFSET       ( 0x4 * 0xb44 )
#define BLT_OUT_DMA0_LEN_OFFSET                ( 0x4 * 0xb45 )
#define BLT_OUT_DMA0_LEN_SHADOW_OFFSET         ( 0x4 * 0xb46 )
#define BLT_OUT_DMA0_STATUS_OFFSET             ( 0x4 * 0xb47 )
#define BLT_OUT_DMA1_CFG_OFFSET                ( 0x4 * 0xb50 )
#define BLT_OUT_DMA1_START_ADR_OFFSET          ( 0x4 * 0xb51 )
#define BLT_OUT_DMA1_LINE_OFF_OFFSET           ( 0x4 * 0xb52 )
#define BLT_OUT_DMA1_LINE_WIDTH_OFFSET         ( 0x4 * 0xb53 )
#define BLT_OUT_DMA1_START_SHADOW_OFFSET       ( 0x4 * 0xb54 )
#define BLT_OUT_DMA1_LEN_OFFSET                ( 0x4 * 0xb55 )
#define BLT_OUT_DMA1_LEN_SHADOW_OFFSET         ( 0x4 * 0xb56 )
#define BLT_OUT_DMA1_STATUS_OFFSET             ( 0x4 * 0xb57 )
#define BLT_OUT_DMA2_CFG_OFFSET                ( 0x4 * 0xb60 )
#define BLT_OUT_DMA2_START_ADR_OFFSET          ( 0x4 * 0xb61 )
#define BLT_OUT_DMA2_LINE_OFF_OFFSET           ( 0x4 * 0xb62 )
#define BLT_OUT_DMA2_LINE_WIDTH_OFFSET         ( 0x4 * 0xb63 )
#define BLT_OUT_DMA2_START_SHADOW_OFFSET       ( 0x4 * 0xb64 )
#define BLT_OUT_DMA2_LEN_OFFSET                ( 0x4 * 0xb65 )
#define BLT_OUT_DMA2_LEN_SHADOW_OFFSET         ( 0x4 * 0xb66 )
#define BLT_OUT_DMA2_STATUS_OFFSET             ( 0x4 * 0xb67 )
#define BLT_CONTROL_ADR                     ( (BLT_BASE_ADR + BLT_CONTROL_OFFSET) )
#define BLT_INT0_STATUS_ADR                 ( (BLT_BASE_ADR + BLT_INT0_STATUS_OFFSET) )
#define BLT_INT0_ENABLE_ADR                 ( (BLT_BASE_ADR + BLT_INT0_ENABLE_OFFSET) )
#define BLT_INT0_CLEAR_ADR                  ( (BLT_BASE_ADR + BLT_INT0_CLEAR_OFFSET) )
#define BLT_INT1_STATUS_ADR                 ( (BLT_BASE_ADR + BLT_INT1_STATUS_OFFSET) )
#define BLT_INT1_ENABLE_ADR                 ( (BLT_BASE_ADR + BLT_INT1_ENABLE_OFFSET) )
#define BLT_INT1_CLEAR_ADR                  ( (BLT_BASE_ADR + BLT_INT1_CLEAR_OFFSET) )
#define BLT_LINE_COUNT_ADR                  ( (BLT_BASE_ADR + BLT_LINE_COUNT_OFFSET) )
#define BLT_LINE_COMPARE_ADR                ( (BLT_BASE_ADR + BLT_LINE_COMPARE_OFFSET) )
#define BLT_FRAME_COUNT_ADR                 ( (BLT_BASE_ADR + BLT_FRAME_COUNT_OFFSET) )
#define BLT_SCREEN_WIDTH_ADR                ( (BLT_BASE_ADR + BLT_SCREEN_WIDTH_OFFSET) )
#define BLT_SCREEN_HEIGHT_ADR               ( (BLT_BASE_ADR + BLT_SCREEN_HEIGHT_OFFSET) )
#define BLT_FIFO_FLUSH_ADR                  ( (BLT_BASE_ADR + BLT_FIFO_FLUSH_OFFSET) )
#define BLT_BG_COLOUR_MS_ADR                ( (BLT_BASE_ADR + BLT_BG_COLOUR_MS_OFFSET) )
#define BLT_BG_COLOUR_LS_ADR                ( (BLT_BASE_ADR + BLT_BG_COLOUR_LS_OFFSET) )
#define BLT_RAM_CFG_ADR                     ( (BLT_BASE_ADR + BLT_RAM_CFG_OFFSET) )
#define BLT_LAYER0_CFG_ADR                  ( (BLT_BASE_ADR + BLT_LAYER0_CFG_OFFSET) )
#define BLT_LAYER0_COL_START_ADR            ( (BLT_BASE_ADR + BLT_LAYER0_COL_START_OFFSET) )
#define BLT_LAYER0_ROW_START_ADR            ( (BLT_BASE_ADR + BLT_LAYER0_ROW_START_OFFSET) )
#define BLT_LAYER0_WIDTH_ADR                ( (BLT_BASE_ADR + BLT_LAYER0_WIDTH_OFFSET) )
#define BLT_LAYER0_HEIGHT_ADR               ( (BLT_BASE_ADR + BLT_LAYER0_HEIGHT_OFFSET) )
#define BLT_LAYER0_SCALE_CFG_ADR            ( (BLT_BASE_ADR + BLT_LAYER0_SCALE_CFG_OFFSET) )
#define BLT_LAYER0_ALPHA_ADR                ( (BLT_BASE_ADR + BLT_LAYER0_ALPHA_OFFSET) )
#define BLT_LAYER0_INV_COLOUR_LS_ADR        ( (BLT_BASE_ADR + BLT_LAYER0_INV_COLOUR_LS_OFFSET) )
#define BLT_LAYER0_INV_COLOUR_MS_ADR        ( (BLT_BASE_ADR + BLT_LAYER0_INV_COLOUR_MS_OFFSET) )
#define BLT_LAYER0_TRANS_COLOUR_LS_ADR      ( (BLT_BASE_ADR + BLT_LAYER0_TRANS_COLOUR_LS_OFFSET) )
#define BLT_LAYER0_TRANS_COLOUR_MS_ADR      ( (BLT_BASE_ADR + BLT_LAYER0_TRANS_COLOUR_MS_OFFSET) )
#define BLT_LAYER0_CSC_COEFF11_ADR          ( (BLT_BASE_ADR + BLT_LAYER0_CSC_COEFF11_OFFSET) )
#define BLT_LAYER0_CSC_COEFF12_ADR          ( (BLT_BASE_ADR + BLT_LAYER0_CSC_COEFF12_OFFSET) )
#define BLT_LAYER0_CSC_COEFF13_ADR          ( (BLT_BASE_ADR + BLT_LAYER0_CSC_COEFF13_OFFSET) )
#define BLT_LAYER0_CSC_COEFF21_ADR          ( (BLT_BASE_ADR + BLT_LAYER0_CSC_COEFF21_OFFSET) )
#define BLT_LAYER0_CSC_COEFF22_ADR          ( (BLT_BASE_ADR + BLT_LAYER0_CSC_COEFF22_OFFSET) )
#define BLT_LAYER0_CSC_COEFF23_ADR          ( (BLT_BASE_ADR + BLT_LAYER0_CSC_COEFF23_OFFSET) )
#define BLT_LAYER0_CSC_COEFF31_ADR          ( (BLT_BASE_ADR + BLT_LAYER0_CSC_COEFF31_OFFSET) )
#define BLT_LAYER0_CSC_COEFF32_ADR          ( (BLT_BASE_ADR + BLT_LAYER0_CSC_COEFF32_OFFSET) )
#define BLT_LAYER0_CSC_COEFF33_ADR          ( (BLT_BASE_ADR + BLT_LAYER0_CSC_COEFF33_OFFSET) )
#define BLT_LAYER0_CSC_OFF1_ADR             ( (BLT_BASE_ADR + BLT_LAYER0_CSC_OFF1_OFFSET) )
#define BLT_LAYER0_CSC_OFF2_ADR             ( (BLT_BASE_ADR + BLT_LAYER0_CSC_OFF2_OFFSET) )
#define BLT_LAYER0_CSC_OFF3_ADR             ( (BLT_BASE_ADR + BLT_LAYER0_CSC_OFF3_OFFSET) )
#define BLT_LAYER0_DMA_CFG_ADR              ( (BLT_BASE_ADR + BLT_LAYER0_DMA_CFG_OFFSET) )
#define BLT_LAYER0_DMA_START_ADR_ADR        ( (BLT_BASE_ADR + BLT_LAYER0_DMA_START_ADR_OFFSET) )
#define BLT_LAYER0_DMA_START_SHADOW_ADR     ( (BLT_BASE_ADR + BLT_LAYER0_DMA_START_SHADOW_OFFSET) )
#define BLT_LAYER0_DMA_LEN_ADR              ( (BLT_BASE_ADR + BLT_LAYER0_DMA_LEN_OFFSET) )
#define BLT_LAYER0_DMA_LEN_SHADOW_ADR       ( (BLT_BASE_ADR + BLT_LAYER0_DMA_LEN_SHADOW_OFFSET) )
#define BLT_LAYER0_DMA_STATUS_ADR           ( (BLT_BASE_ADR + BLT_LAYER0_DMA_STATUS_OFFSET) )
#define BLT_LAYER0_DMA_LINE_WIDTH_ADR       ( (BLT_BASE_ADR + BLT_LAYER0_DMA_LINE_WIDTH_OFFSET) )
#define BLT_LAYER0_DMA_LINE_VSTRIDE_ADR     ( (BLT_BASE_ADR + BLT_LAYER0_DMA_LINE_VSTRIDE_OFFSET) )
#define BLT_LAYER0_DMA_FIFO_STATUS_ADR      ( (BLT_BASE_ADR + BLT_LAYER0_DMA_FIFO_STATUS_OFFSET) )
#define BLT_LAYER0_CFG2_ADR                 ( (BLT_BASE_ADR + BLT_LAYER0_CFG2_OFFSET) )
#define BLT_LAYER0_DMA_PAGE_ADR             ( (BLT_BASE_ADR + BLT_LAYER0_DMA_PAGE_ADR_OFFSET) )
#define BLT_LAYER1_CFG_ADR                  ( (BLT_BASE_ADR + BLT_LAYER1_CFG_OFFSET) )
#define BLT_LAYER1_COL_START_ADR            ( (BLT_BASE_ADR + BLT_LAYER1_COL_START_OFFSET) )
#define BLT_LAYER1_ROW_START_ADR            ( (BLT_BASE_ADR + BLT_LAYER1_ROW_START_OFFSET) )
#define BLT_LAYER1_WIDTH_ADR                ( (BLT_BASE_ADR + BLT_LAYER1_WIDTH_OFFSET) )
#define BLT_LAYER1_HEIGHT_ADR               ( (BLT_BASE_ADR + BLT_LAYER1_HEIGHT_OFFSET) )
#define BLT_LAYER1_SCALE_CFG_ADR            ( (BLT_BASE_ADR + BLT_LAYER1_SCALE_CFG_OFFSET) )
#define BLT_LAYER1_ALPHA_ADR                ( (BLT_BASE_ADR + BLT_LAYER1_ALPHA_OFFSET) )
#define BLT_LAYER1_INV_COLOUR_LS_ADR        ( (BLT_BASE_ADR + BLT_LAYER1_INV_COLOUR_LS_OFFSET) )
#define BLT_LAYER1_INV_COLOUR_MS_ADR        ( (BLT_BASE_ADR + BLT_LAYER1_INV_COLOUR_MS_OFFSET) )
#define BLT_LAYER1_TRANS_COLOUR_LS_ADR      ( (BLT_BASE_ADR + BLT_LAYER1_TRANS_COLOUR_LS_OFFSET) )
#define BLT_LAYER1_TRANS_COLOUR_MS_ADR      ( (BLT_BASE_ADR + BLT_LAYER1_TRANS_COLOUR_MS_OFFSET) )
#define BLT_LAYER1_CSC_COEFF11_ADR          ( (BLT_BASE_ADR + BLT_LAYER1_CSC_COEFF11_OFFSET) )
#define BLT_LAYER1_CSC_COEFF12_ADR          ( (BLT_BASE_ADR + BLT_LAYER1_CSC_COEFF12_OFFSET) )
#define BLT_LAYER1_CSC_COEFF13_ADR          ( (BLT_BASE_ADR + BLT_LAYER1_CSC_COEFF13_OFFSET) )
#define BLT_LAYER1_CSC_COEFF21_ADR          ( (BLT_BASE_ADR + BLT_LAYER1_CSC_COEFF21_OFFSET) )
#define BLT_LAYER1_CSC_COEFF22_ADR          ( (BLT_BASE_ADR + BLT_LAYER1_CSC_COEFF22_OFFSET) )
#define BLT_LAYER1_CSC_COEFF23_ADR          ( (BLT_BASE_ADR + BLT_LAYER1_CSC_COEFF23_OFFSET) )
#define BLT_LAYER1_CSC_COEFF31_ADR          ( (BLT_BASE_ADR + BLT_LAYER1_CSC_COEFF31_OFFSET) )
#define BLT_LAYER1_CSC_COEFF32_ADR          ( (BLT_BASE_ADR + BLT_LAYER1_CSC_COEFF32_OFFSET) )
#define BLT_LAYER1_CSC_COEFF33_ADR          ( (BLT_BASE_ADR + BLT_LAYER1_CSC_COEFF33_OFFSET) )
#define BLT_LAYER1_CSC_OFF1_ADR             ( (BLT_BASE_ADR + BLT_LAYER1_CSC_OFF1_OFFSET) )
#define BLT_LAYER1_CSC_OFF2_ADR             ( (BLT_BASE_ADR + BLT_LAYER1_CSC_OFF2_OFFSET) )
#define BLT_LAYER1_CSC_OFF3_ADR             ( (BLT_BASE_ADR + BLT_LAYER1_CSC_OFF3_OFFSET) )
#define BLT_LAYER1_DMA_CFG_ADR              ( (BLT_BASE_ADR + BLT_LAYER1_DMA_CFG_OFFSET) )
#define BLT_LAYER1_DMA_START_ADR_ADR        ( (BLT_BASE_ADR + BLT_LAYER1_DMA_START_ADR_OFFSET) )
#define BLT_LAYER1_DMA_START_SHADOW_ADR     ( (BLT_BASE_ADR + BLT_LAYER1_DMA_START_SHADOW_OFFSET) )
#define BLT_LAYER1_DMA_LEN_ADR              ( (BLT_BASE_ADR + BLT_LAYER1_DMA_LEN_OFFSET) )
#define BLT_LAYER1_DMA_LEN_SHADOW_ADR       ( (BLT_BASE_ADR + BLT_LAYER1_DMA_LEN_SHADOW_OFFSET) )
#define BLT_LAYER1_DMA_STATUS_ADR           ( (BLT_BASE_ADR + BLT_LAYER1_DMA_STATUS_OFFSET) )
#define BLT_LAYER1_DMA_LINE_WIDTH_ADR       ( (BLT_BASE_ADR + BLT_LAYER1_DMA_LINE_WIDTH_OFFSET) )
#define BLT_LAYER1_DMA_LINE_VSTRIDE_ADR     ( (BLT_BASE_ADR + BLT_LAYER1_DMA_LINE_VSTRIDE_OFFSET) )
#define BLT_LAYER1_DMA_FIFO_STATUS_ADR      ( (BLT_BASE_ADR + BLT_LAYER1_DMA_FIFO_STATUS_OFFSET) )
#define BLT_LAYER1_CFG2_ADR                 ( (BLT_BASE_ADR + BLT_LAYER1_CFG2_OFFSET) )
#define BLT_LAYER1_DMA_PAGE_ADR             ( (BLT_BASE_ADR + BLT_LAYER1_DMA_PAGE_ADR_OFFSET) )
#define BLT_LAYER2_CFG_ADR                  ( (BLT_BASE_ADR + BLT_LAYER2_CFG_OFFSET) )
#define BLT_LAYER2_COL_START_ADR            ( (BLT_BASE_ADR + BLT_LAYER2_COL_START_OFFSET) )
#define BLT_LAYER2_ROW_START_ADR            ( (BLT_BASE_ADR + BLT_LAYER2_ROW_START_OFFSET) )
#define BLT_LAYER2_WIDTH_ADR                ( (BLT_BASE_ADR + BLT_LAYER2_WIDTH_OFFSET) )
#define BLT_LAYER2_HEIGHT_ADR               ( (BLT_BASE_ADR + BLT_LAYER2_HEIGHT_OFFSET) )
#define BLT_LAYER2_SCALE_CFG_ADR            ( (BLT_BASE_ADR + BLT_LAYER2_SCALE_CFG_OFFSET) )
#define BLT_LAYER2_ALPHA_ADR                ( (BLT_BASE_ADR + BLT_LAYER2_ALPHA_OFFSET) )
#define BLT_LAYER2_INV_COLOUR_LS_ADR        ( (BLT_BASE_ADR + BLT_LAYER2_INV_COLOUR_LS_OFFSET) )
#define BLT_LAYER2_INV_COLOUR_MS_ADR        ( (BLT_BASE_ADR + BLT_LAYER2_INV_COLOUR_MS_OFFSET) )
#define BLT_LAYER2_TRANS_COLOUR_LS_ADR      ( (BLT_BASE_ADR + BLT_LAYER2_TRANS_COLOUR_LS_OFFSET) )
#define BLT_LAYER2_TRANS_COLOUR_MS_ADR      ( (BLT_BASE_ADR + BLT_LAYER2_TRANS_COLOUR_MS_OFFSET) )
#define BLT_LAYER2_CSC_COEFF11_ADR          ( (BLT_BASE_ADR + BLT_LAYER2_CSC_COEFF11_OFFSET) )
#define BLT_LAYER2_CSC_COEFF12_ADR          ( (BLT_BASE_ADR + BLT_LAYER2_CSC_COEFF12_OFFSET) )
#define BLT_LAYER2_CSC_COEFF13_ADR          ( (BLT_BASE_ADR + BLT_LAYER2_CSC_COEFF13_OFFSET) )
#define BLT_LAYER2_CSC_COEFF21_ADR          ( (BLT_BASE_ADR + BLT_LAYER2_CSC_COEFF21_OFFSET) )
#define BLT_LAYER2_CSC_COEFF22_ADR          ( (BLT_BASE_ADR + BLT_LAYER2_CSC_COEFF22_OFFSET) )
#define BLT_LAYER2_CSC_COEFF23_ADR          ( (BLT_BASE_ADR + BLT_LAYER2_CSC_COEFF23_OFFSET) )
#define BLT_LAYER2_CSC_COEFF31_ADR          ( (BLT_BASE_ADR + BLT_LAYER2_CSC_COEFF31_OFFSET) )
#define BLT_LAYER2_CSC_COEFF32_ADR          ( (BLT_BASE_ADR + BLT_LAYER2_CSC_COEFF32_OFFSET) )
#define BLT_LAYER2_CSC_COEFF33_ADR          ( (BLT_BASE_ADR + BLT_LAYER2_CSC_COEFF33_OFFSET) )
#define BLT_LAYER2_CSC_OFF1_ADR             ( (BLT_BASE_ADR + BLT_LAYER2_CSC_OFF1_OFFSET) )
#define BLT_LAYER2_CSC_OFF2_ADR             ( (BLT_BASE_ADR + BLT_LAYER2_CSC_OFF2_OFFSET) )
#define BLT_LAYER2_CSC_OFF3_ADR             ( (BLT_BASE_ADR + BLT_LAYER2_CSC_OFF3_OFFSET) )
#define BLT_LAYER2_DMA_CFG_ADR              ( (BLT_BASE_ADR + BLT_LAYER2_DMA_CFG_OFFSET) )
#define BLT_LAYER2_DMA_START_ADR_ADR        ( (BLT_BASE_ADR + BLT_LAYER2_DMA_START_ADR_OFFSET) )
#define BLT_LAYER2_DMA_START_SHADOW_ADR     ( (BLT_BASE_ADR + BLT_LAYER2_DMA_START_SHADOW_OFFSET) )
#define BLT_LAYER2_DMA_LEN_ADR              ( (BLT_BASE_ADR + BLT_LAYER2_DMA_LEN_OFFSET) )
#define BLT_LAYER2_DMA_LEN_SHADOW_ADR       ( (BLT_BASE_ADR + BLT_LAYER2_DMA_LEN_SHADOW_OFFSET) )
#define BLT_LAYER2_DMA_STATUS_ADR           ( (BLT_BASE_ADR + BLT_LAYER2_DMA_STATUS_OFFSET) )
#define BLT_LAYER2_DMA_LINE_WIDTH_ADR       ( (BLT_BASE_ADR + BLT_LAYER2_DMA_LINE_WIDTH_OFFSET) )
#define BLT_LAYER2_DMA_LINE_VSTRIDE_ADR     ( (BLT_BASE_ADR + BLT_LAYER2_DMA_LINE_VSTRIDE_OFFSET) )
#define BLT_LAYER2_DMA_FIFO_STATUS_ADR      ( (BLT_BASE_ADR + BLT_LAYER2_DMA_FIFO_STATUS_OFFSET) )
#define BLT_LAYER2_CFG2_ADR                 ( (BLT_BASE_ADR + BLT_LAYER2_CFG2_OFFSET) )
#define BLT_LAYER2_DMA_PAGE_ADR             ( (BLT_BASE_ADR + BLT_LAYER2_DMA_PAGE_ADR_OFFSET) )
#define BLT_LAYER3_CFG_ADR                  ( (BLT_BASE_ADR + BLT_LAYER3_CFG_OFFSET) )
#define BLT_LAYER3_COL_START_ADR            ( (BLT_BASE_ADR + BLT_LAYER3_COL_START_OFFSET) )
#define BLT_LAYER3_ROW_START_ADR            ( (BLT_BASE_ADR + BLT_LAYER3_ROW_START_OFFSET) )
#define BLT_LAYER3_WIDTH_ADR                ( (BLT_BASE_ADR + BLT_LAYER3_WIDTH_OFFSET) )
#define BLT_LAYER3_HEIGHT_ADR               ( (BLT_BASE_ADR + BLT_LAYER3_HEIGHT_OFFSET) )
#define BLT_LAYER3_SCALE_CFG_ADR            ( (BLT_BASE_ADR + BLT_LAYER3_SCALE_CFG_OFFSET) )
#define BLT_LAYER3_ALPHA_ADR                ( (BLT_BASE_ADR + BLT_LAYER3_ALPHA_OFFSET) )
#define BLT_LAYER3_INV_COLOUR_LS_ADR        ( (BLT_BASE_ADR + BLT_LAYER3_INV_COLOUR_LS_OFFSET) )
#define BLT_LAYER3_INV_COLOUR_MS_ADR        ( (BLT_BASE_ADR + BLT_LAYER3_INV_COLOUR_MS_OFFSET) )
#define BLT_LAYER3_TRANS_COLOUR_LS_ADR      ( (BLT_BASE_ADR + BLT_LAYER3_TRANS_COLOUR_LS_OFFSET) )
#define BLT_LAYER3_TRANS_COLOUR_MS_ADR      ( (BLT_BASE_ADR + BLT_LAYER3_TRANS_COLOUR_MS_OFFSET) )
#define BLT_LAYER3_CSC_COEFF11_ADR          ( (BLT_BASE_ADR + BLT_LAYER3_CSC_COEFF11_OFFSET) )
#define BLT_LAYER3_CSC_COEFF12_ADR          ( (BLT_BASE_ADR + BLT_LAYER3_CSC_COEFF12_OFFSET) )
#define BLT_LAYER3_CSC_COEFF13_ADR          ( (BLT_BASE_ADR + BLT_LAYER3_CSC_COEFF13_OFFSET) )
#define BLT_LAYER3_CSC_COEFF21_ADR          ( (BLT_BASE_ADR + BLT_LAYER3_CSC_COEFF21_OFFSET) )
#define BLT_LAYER3_CSC_COEFF22_ADR          ( (BLT_BASE_ADR + BLT_LAYER3_CSC_COEFF22_OFFSET) )
#define BLT_LAYER3_CSC_COEFF23_ADR          ( (BLT_BASE_ADR + BLT_LAYER3_CSC_COEFF23_OFFSET) )
#define BLT_LAYER3_CSC_COEFF31_ADR          ( (BLT_BASE_ADR + BLT_LAYER3_CSC_COEFF31_OFFSET) )
#define BLT_LAYER3_CSC_COEFF32_ADR          ( (BLT_BASE_ADR + BLT_LAYER3_CSC_COEFF32_OFFSET) )
#define BLT_LAYER3_CSC_COEFF33_ADR          ( (BLT_BASE_ADR + BLT_LAYER3_CSC_COEFF33_OFFSET) )
#define BLT_LAYER3_CSC_OFF1_ADR             ( (BLT_BASE_ADR + BLT_LAYER3_CSC_OFF1_OFFSET) )
#define BLT_LAYER3_CSC_OFF2_ADR             ( (BLT_BASE_ADR + BLT_LAYER3_CSC_OFF2_OFFSET) )
#define BLT_LAYER3_CSC_OFF3_ADR             ( (BLT_BASE_ADR + BLT_LAYER3_CSC_OFF3_OFFSET) )
#define BLT_LAYER3_DMA_CFG_ADR              ( (BLT_BASE_ADR + BLT_LAYER3_DMA_CFG_OFFSET) )
#define BLT_LAYER3_DMA_START_ADR_ADR        ( (BLT_BASE_ADR + BLT_LAYER3_DMA_START_ADR_OFFSET) )
#define BLT_LAYER3_DMA_START_SHADOW_ADR     ( (BLT_BASE_ADR + BLT_LAYER3_DMA_START_SHADOW_OFFSET) )
#define BLT_LAYER3_DMA_LEN_ADR              ( (BLT_BASE_ADR + BLT_LAYER3_DMA_LEN_OFFSET) )
#define BLT_LAYER3_DMA_LEN_SHADOW_ADR       ( (BLT_BASE_ADR + BLT_LAYER3_DMA_LEN_SHADOW_OFFSET) )
#define BLT_LAYER3_DMA_STATUS_ADR           ( (BLT_BASE_ADR + BLT_LAYER3_DMA_STATUS_OFFSET) )
#define BLT_LAYER3_DMA_LINE_WIDTH_ADR       ( (BLT_BASE_ADR + BLT_LAYER3_DMA_LINE_WIDTH_OFFSET) )
#define BLT_LAYER3_DMA_LINE_VSTRIDE_ADR     ( (BLT_BASE_ADR + BLT_LAYER3_DMA_LINE_VSTRIDE_OFFSET) )
#define BLT_LAYER3_DMA_FIFO_STATUS_ADR      ( (BLT_BASE_ADR + BLT_LAYER3_DMA_FIFO_STATUS_OFFSET) )
#define BLT_LAYER3_CFG2_ADR                 ( (BLT_BASE_ADR + BLT_LAYER3_CFG2_OFFSET) )
#define BLT_LAYER3_DMA_PAGE_ADR             ( (BLT_BASE_ADR + BLT_LAYER3_DMA_PAGE_ADR_OFFSET) )
#define BLT_LAYER2_CLUT0_ADR                ( (BLT_BASE_ADR + BLT_LAYER2_CLUT0_OFFSET) )
#define BLT_LAYER2_CLUT1_ADR                ( (BLT_BASE_ADR + BLT_LAYER2_CLUT1_OFFSET) )
#define BLT_LAYER2_CLUT2_ADR                ( (BLT_BASE_ADR + BLT_LAYER2_CLUT2_OFFSET) )
#define BLT_LAYER2_CLUT3_ADR                ( (BLT_BASE_ADR + BLT_LAYER2_CLUT3_OFFSET) )
#define BLT_LAYER2_CLUT4_ADR                ( (BLT_BASE_ADR + BLT_LAYER2_CLUT4_OFFSET) )
#define BLT_LAYER2_CLUT5_ADR                ( (BLT_BASE_ADR + BLT_LAYER2_CLUT5_OFFSET) )
#define BLT_LAYER2_CLUT6_ADR                ( (BLT_BASE_ADR + BLT_LAYER2_CLUT6_OFFSET) )
#define BLT_LAYER2_CLUT7_ADR                ( (BLT_BASE_ADR + BLT_LAYER2_CLUT7_OFFSET) )
#define BLT_LAYER2_CLUT8_ADR                ( (BLT_BASE_ADR + BLT_LAYER2_CLUT8_OFFSET) )
#define BLT_LAYER2_CLUT9_ADR                ( (BLT_BASE_ADR + BLT_LAYER2_CLUT9_OFFSET) )
#define BLT_LAYER2_CLUT10_ADR               ( (BLT_BASE_ADR + BLT_LAYER2_CLUT10_OFFSET) )
#define BLT_LAYER2_CLUT11_ADR               ( (BLT_BASE_ADR + BLT_LAYER2_CLUT11_OFFSET) )
#define BLT_LAYER2_CLUT12_ADR               ( (BLT_BASE_ADR + BLT_LAYER2_CLUT12_OFFSET) )
#define BLT_LAYER2_CLUT13_ADR               ( (BLT_BASE_ADR + BLT_LAYER2_CLUT13_OFFSET) )
#define BLT_LAYER2_CLUT14_ADR               ( (BLT_BASE_ADR + BLT_LAYER2_CLUT14_OFFSET) )
#define BLT_LAYER2_CLUT15_ADR               ( (BLT_BASE_ADR + BLT_LAYER2_CLUT15_OFFSET) )
#define BLT_LAYER3_CLUT0_ADR                ( (BLT_BASE_ADR + BLT_LAYER3_CLUT0_OFFSET) )
#define BLT_LAYER3_CLUT1_ADR                ( (BLT_BASE_ADR + BLT_LAYER3_CLUT1_OFFSET) )
#define BLT_LAYER3_CLUT2_ADR                ( (BLT_BASE_ADR + BLT_LAYER3_CLUT2_OFFSET) )
#define BLT_LAYER3_CLUT3_ADR                ( (BLT_BASE_ADR + BLT_LAYER3_CLUT3_OFFSET) )
#define BLT_LAYER3_CLUT4_ADR                ( (BLT_BASE_ADR + BLT_LAYER3_CLUT4_OFFSET) )
#define BLT_LAYER3_CLUT5_ADR                ( (BLT_BASE_ADR + BLT_LAYER3_CLUT5_OFFSET) )
#define BLT_LAYER3_CLUT6_ADR                ( (BLT_BASE_ADR + BLT_LAYER3_CLUT6_OFFSET) )
#define BLT_LAYER3_CLUT7_ADR                ( (BLT_BASE_ADR + BLT_LAYER3_CLUT7_OFFSET) )
#define BLT_LAYER3_CLUT8_ADR                ( (BLT_BASE_ADR + BLT_LAYER3_CLUT8_OFFSET) )
#define BLT_LAYER3_CLUT9_ADR                ( (BLT_BASE_ADR + BLT_LAYER3_CLUT9_OFFSET) )
#define BLT_LAYER3_CLUT10_ADR               ( (BLT_BASE_ADR + BLT_LAYER3_CLUT10_OFFSET) )
#define BLT_LAYER3_CLUT11_ADR               ( (BLT_BASE_ADR + BLT_LAYER3_CLUT11_OFFSET) )
#define BLT_LAYER3_CLUT12_ADR               ( (BLT_BASE_ADR + BLT_LAYER3_CLUT12_OFFSET) )
#define BLT_LAYER3_CLUT13_ADR               ( (BLT_BASE_ADR + BLT_LAYER3_CLUT13_OFFSET) )
#define BLT_LAYER3_CLUT14_ADR               ( (BLT_BASE_ADR + BLT_LAYER3_CLUT14_OFFSET) )
#define BLT_LAYER3_CLUT15_ADR               ( (BLT_BASE_ADR + BLT_LAYER3_CLUT15_OFFSET) )
#define BLT_LAYER0_DMA_START_CB_ADR_ADR     ( (BLT_BASE_ADR + BLT_LAYER0_DMA_START_CB_ADR_OFFSET) )
#define BLT_LAYER0_DMA_START_CB_SHADOW_ADR  ( (BLT_BASE_ADR + BLT_LAYER0_DMA_START_CB_SHADOW_OFFSET) )
#define BLT_LAYER0_DMA_CB_LINE_WIDTH_ADR    ( (BLT_BASE_ADR + BLT_LAYER0_DMA_CB_LINE_WIDTH_OFFSET) )
#define BLT_LAYER0_DMA_CB_LINE_VSTRIDE_ADR  ( (BLT_BASE_ADR + BLT_LAYER0_DMA_CB_LINE_VSTRIDE_OFFSET) )
#define BLT_LAYER0_DMA_START_CR_ADR_ADR     ( (BLT_BASE_ADR + BLT_LAYER0_DMA_START_CR_ADR_OFFSET) )
#define BLT_LAYER0_DMA_START_CR_SHADOW_ADR  ( (BLT_BASE_ADR + BLT_LAYER0_DMA_START_CR_SHADOW_OFFSET) )
#define BLT_LAYER0_DMA_CR_LINE_WIDTH_ADR    ( (BLT_BASE_ADR + BLT_LAYER0_DMA_CR_LINE_WIDTH_OFFSET) )
#define BLT_LAYER0_DMA_CR_LINE_VSTRIDE_ADR  ( (BLT_BASE_ADR + BLT_LAYER0_DMA_CR_LINE_VSTRIDE_OFFSET) )
#define BLT_LAYER1_DMA_START_CB_ADR_ADR     ( (BLT_BASE_ADR + BLT_LAYER1_DMA_START_CB_ADR_OFFSET) )
#define BLT_LAYER1_DMA_START_CB_SHADOW_ADR  ( (BLT_BASE_ADR + BLT_LAYER1_DMA_START_CB_SHADOW_OFFSET) )
#define BLT_LAYER1_DMA_CB_LINE_WIDTH_ADR    ( (BLT_BASE_ADR + BLT_LAYER1_DMA_CB_LINE_WIDTH_OFFSET) )
#define BLT_LAYER1_DMA_CB_LINE_VSTRIDE_ADR  ( (BLT_BASE_ADR + BLT_LAYER1_DMA_CB_LINE_VSTRIDE_OFFSET) )
#define BLT_LAYER1_DMA_START_CR_ADR_ADR     ( (BLT_BASE_ADR + BLT_LAYER1_DMA_START_CR_ADR_OFFSET) )
#define BLT_LAYER1_DMA_START_CR_SHADOW_ADR  ( (BLT_BASE_ADR + BLT_LAYER1_DMA_START_CR_SHADOW_OFFSET) )
#define BLT_LAYER1_DMA_CR_LINE_WIDTH_ADR    ( (BLT_BASE_ADR + BLT_LAYER1_DMA_CR_LINE_WIDTH_OFFSET) )
#define BLT_LAYER1_DMA_CR_LINE_VSTRIDE_ADR  ( (BLT_BASE_ADR + BLT_LAYER1_DMA_CR_LINE_VSTRIDE_OFFSET) )
#define BLT_VIDEO0_DMA0_BYTES_ADR  ( (BLT_BASE_ADR + BLT_VIDEO0_DMA0_BYTES_OFFSET) )
#define BLT_VIDEO0_DMA0_STATE_ADR  ( (BLT_BASE_ADR + BLT_VIDEO0_DMA0_STATE_OFFSET) )
#define BLT_VIDEO0_DMA1_BYTES_ADR  ( (BLT_BASE_ADR + BLT_VIDEO0_DMA1_BYTES_OFFSET) )
#define BLT_VIDEO0_DMA1_STATE_ADR  ( (BLT_BASE_ADR + BLT_VIDEO0_DMA1_STATE_OFFSET) )
#define BLT_VIDEO0_DMA2_BYTES_ADR  ( (BLT_BASE_ADR + BLT_VIDEO0_DMA2_BYTES_OFFSET) )
#define BLT_VIDEO0_DMA2_STATE_ADR  ( (BLT_BASE_ADR + BLT_VIDEO0_DMA2_STATE_OFFSET) )
#define BLT_VIDEO1_DMA0_BYTES_ADR  ( (BLT_BASE_ADR + BLT_VIDEO1_DMA0_BYTES_OFFSET) )
#define BLT_VIDEO1_DMA0_STATE_ADR  ( (BLT_BASE_ADR + BLT_VIDEO1_DMA0_STATE_OFFSET) )
#define BLT_VIDEO1_DMA1_BYTES_ADR  ( (BLT_BASE_ADR + BLT_VIDEO1_DMA1_BYTES_OFFSET) )
#define BLT_VIDEO1_DMA1_STATE_ADR  ( (BLT_BASE_ADR + BLT_VIDEO1_DMA1_STATE_OFFSET) )
#define BLT_VIDEO1_DMA2_BYTES_ADR  ( (BLT_BASE_ADR + BLT_VIDEO1_DMA2_BYTES_OFFSET) )
#define BLT_VIDEO1_DMA2_STATE_ADR  ( (BLT_BASE_ADR + BLT_VIDEO1_DMA2_STATE_OFFSET) )
#define BLT_GRAPHIC0_DMA_BYTES_ADR  ( (BLT_BASE_ADR + BLT_GRAPHIC0_DMA_BYTES_OFFSET) )
#define BLT_GRAPHIC0_DMA_STATE_ADR  ( (BLT_BASE_ADR + BLT_GRAPHIC0_DMA_STATE_OFFSET) )
#define BLT_GRAPHIC1_DMA_BYTES_ADR  ( (BLT_BASE_ADR + BLT_GRAPHIC1_DMA_BYTES_OFFSET) )
#define BLT_GRAPHIC1_DMA_STATE_ADR  ( (BLT_BASE_ADR + BLT_GRAPHIC1_DMA_STATE_OFFSET) )
#define BLT_OUT_FORMAT_CFG_ADR         ( (BLT_BASE_ADR + BLT_OUT_FORMAT_CFG_OFFSET) )
#define BLT_OUT_FIFO_FLUSH_ADR         ( (BLT_BASE_ADR + BLT_OUT_FIFO_FLUSH_OFFSET) )
#define BLT_OUT_DMA_PAGE_ADR_ADR       ( (BLT_BASE_ADR + BLT_OUT_DMA_PAGE_ADR_OFFSET) )
#define BLT_OUT_DMA0_CFG_ADR           ( (BLT_BASE_ADR + BLT_OUT_DMA0_CFG_OFFSET) )
#define BLT_OUT_DMA0_START_ADR_ADR     ( (BLT_BASE_ADR + BLT_OUT_DMA0_START_ADR_OFFSET) )
#define BLT_OUT_DMA0_LINE_OFF_ADR      ( (BLT_BASE_ADR + BLT_OUT_DMA0_LINE_OFF_OFFSET) )
#define BLT_OUT_DMA0_LINE_WIDTH_ADR    ( (BLT_BASE_ADR + BLT_OUT_DMA0_LINE_WIDTH_OFFSET) )
#define BLT_OUT_DMA0_START_SHADOW_ADR  ( (BLT_BASE_ADR + BLT_OUT_DMA0_START_SHADOW_OFFSET) )
#define BLT_OUT_DMA0_LEN_ADR           ( (BLT_BASE_ADR + BLT_OUT_DMA0_LEN_OFFSET) )
#define BLT_OUT_DMA0_LEN_SHADOW_ADR    ( (BLT_BASE_ADR + BLT_OUT_DMA0_LEN_SHADOW_OFFSET) )
#define BLT_OUT_DMA0_STATUS_ADR        ( (BLT_BASE_ADR + BLT_OUT_DMA0_STATUS_OFFSET) )
#define BLT_OUT_DMA1_CFG_ADR           ( (BLT_BASE_ADR + BLT_OUT_DMA1_CFG_OFFSET) )
#define BLT_OUT_DMA1_START_ADR_ADR     ( (BLT_BASE_ADR + BLT_OUT_DMA1_START_ADR_OFFSET) )
#define BLT_OUT_DMA1_LINE_OFF_ADR      ( (BLT_BASE_ADR + BLT_OUT_DMA1_LINE_OFF_OFFSET) )
#define BLT_OUT_DMA1_LINE_WIDTH_ADR    ( (BLT_BASE_ADR + BLT_OUT_DMA1_LINE_WIDTH_OFFSET) )
#define BLT_OUT_DMA1_START_SHADOW_ADR  ( (BLT_BASE_ADR + BLT_OUT_DMA1_START_SHADOW_OFFSET) )
#define BLT_OUT_DMA1_LEN_ADR           ( (BLT_BASE_ADR + BLT_OUT_DMA1_LEN_OFFSET) )
#define BLT_OUT_DMA1_LEN_SHADOW_ADR    ( (BLT_BASE_ADR + BLT_OUT_DMA1_LEN_SHADOW_OFFSET) )
#define BLT_OUT_DMA1_STATUS_ADR        ( (BLT_BASE_ADR + BLT_OUT_DMA1_STATUS_OFFSET) )
#define BLT_OUT_DMA2_CFG_ADR           ( (BLT_BASE_ADR + BLT_OUT_DMA2_CFG_OFFSET) )
#define BLT_OUT_DMA2_START_ADR_ADR     ( (BLT_BASE_ADR + BLT_OUT_DMA2_START_ADR_OFFSET) )
#define BLT_OUT_DMA2_LINE_OFF_ADR      ( (BLT_BASE_ADR + BLT_OUT_DMA2_LINE_OFF_OFFSET) )
#define BLT_OUT_DMA2_LINE_WIDTH_ADR    ( (BLT_BASE_ADR + BLT_OUT_DMA2_LINE_WIDTH_OFFSET) )
#define BLT_OUT_DMA2_START_SHADOW_ADR  ( (BLT_BASE_ADR + BLT_OUT_DMA2_START_SHADOW_OFFSET) )
#define BLT_OUT_DMA2_LEN_ADR           ( (BLT_BASE_ADR + BLT_OUT_DMA2_LEN_OFFSET) )
#define BLT_OUT_DMA2_LEN_SHADOW_ADR    ( (BLT_BASE_ADR + BLT_OUT_DMA2_LEN_SHADOW_OFFSET) )
#define BLT_OUT_DMA2_STATUS_ADR        ( (BLT_BASE_ADR + BLT_OUT_DMA2_STATUS_OFFSET) )
#define   SHAVE_0_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  0*0x00010000) )
#define   SHAVE_1_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  1*0x00010000) )
#define   SHAVE_2_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  2*0x00010000) )
#define   SHAVE_3_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  3*0x00010000) )
#define   SHAVE_4_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  4*0x00010000) )
#define   SHAVE_5_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  5*0x00010000) )
#define   SHAVE_6_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  6*0x00010000) )
#define   SHAVE_7_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  7*0x00010000) )
#define   SHAVE_8_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  8*0x00010000) )
#define   SHAVE_9_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  9*0x00010000) )
#define   SHAVE_10_BASE_ADR       ( (PBI_AP6_CONTROL_ADR + 10*0x00010000) )
#define   SHAVE_11_BASE_ADR       ( (PBI_AP6_CONTROL_ADR + 11*0x00010000) )
#define   SHAVE_12_BASE_ADR       ( (PBI_AP6_CONTROL_ADR + 12*0x00010000) )
#define   SHAVE_13_BASE_ADR       ( (PBI_AP6_CONTROL_ADR + 13*0x00010000) )
#define   SHAVE_14_BASE_ADR       ( (PBI_AP6_CONTROL_ADR + 14*0x00010000) )
#define   SHAVE_15_BASE_ADR       ( (PBI_AP6_CONTROL_ADR + 15*0x00010000) )
#define   SLC_OFFSET_TOP          ( 0x0000 )
#define   SLC_OFFSET_SVU          ( 0x1000 )
#define   SLC_OFFSET_TLB          ( 0x2000 )
#define   SLC_OFFSET_DMA          ( 0x4000 )
#define   SLC_OFFSET_FIFO         ( 0x5000 )
#define   SLC_OFFSET_IL1          ( 0x6000 )
#define   SLC_OFFSET_CACHE        ( 0x7000 )
#define   SLC_OFFSET_CDATA        ( 0x8000 )
#define   SLC_OFFSET_CTAG         ( 0xc000 )
#define   SHV_IL1_CTRL            ( 0x000 )
#define   SHV_HIT_CNT             ( 0x004 )
#define   SHV_MISS_CNT            ( 0x008 )
#define   SHV_IL1_RAM_CFG         ( 0x00c )
#define   SHV_IL1_STATUS          ( 0x010 )
#define   SHV_IL1_TAG_ACCESS      ( 0x400 )
#define   SHV_IL1_DATA_ACCESS     ( 0x800 )
#define   SLC_TOP_SLICE_RST       ( 0x0000 )
#define   SLC_TOP_SLICE_CTRL      ( 0x0004 )
#define   SLC_TOP_SLICE_DBG       ( 0x0008 )
#define   SLC_TOP_OFFSET_WIN_A    ( 0x0010 )
#define   SLC_TOP_OFFSET_WIN_B    ( 0x0014 )
#define   SLC_TOP_OFFSET_WIN_C    ( 0x0018 )
#define   SLC_TOP_OFFSET_WIN_D    ( 0x001c )
#define   SLC_TOP_WIN_CPC         ( 0x0020 )
#define   SLC_TOP_NW_CPC          ( 0x0024 )
#define   SLC_TOP_MX              ( 0x0028 )
#define   SLC_TLB_RAM_CFG         ( 0x0028 )
#define   SLC_TOP_DBG             ( 0x003c )
#define   SHV_DMA_CFG_ALL         ( 0x000 )
#define   SHV_DMA_TASK_REQ        ( 0x004 )
#define   SHV_DMA_TASK_STAT       ( 0x008 )
#define   SHV_DMA_0_CFG           ( 0x100 )
#define   SHV_DMA_0_SRC_ADDR      ( 0x104 )
#define   SHV_DMA_0_DST_ADDR      ( 0x108 )
#define   SHV_DMA_0_SIZE          ( 0x10c )
#define   SHV_DMA_0_LINE_WIDTH    ( 0x110 )
#define   SHV_DMA_0_LINE_STRIDE   ( 0x114 )
#define   SHV_DMA_1_CFG           ( 0x200 )
#define   SHV_DMA_1_SRC_ADDR      ( 0x204 )
#define   SHV_DMA_1_DST_ADDR      ( 0x208 )
#define   SHV_DMA_1_SIZE          ( 0x20c )
#define   SHV_DMA_1_LINE_WIDTH    ( 0x210 )
#define   SHV_DMA_1_LINE_STRIDE   ( 0x214 )
#define   SHV_DMA_2_CFG           ( 0x300 )
#define   SHV_DMA_2_SRC_ADDR      ( 0x304 )
#define   SHV_DMA_2_DST_ADDR      ( 0x308 )
#define   SHV_DMA_2_SIZE          ( 0x30c )
#define   SHV_DMA_2_LINE_WIDTH    ( 0x310 )
#define   SHV_DMA_2_LINE_STRIDE   ( 0x314 )
#define   SHV_DMA_3_CFG           ( 0x400 )
#define   SHV_DMA_3_SRC_ADDR      ( 0x404 )
#define   SHV_DMA_3_DST_ADDR      ( 0x408 )
#define   SHV_DMA_3_SIZE          ( 0x40c )
#define   SHV_DMA_3_LINE_WIDTH    ( 0x410 )
#define   SHV_DMA_3_LINE_STRIDE   ( 0x414 )
#define   SHV_FIFO0_L             ( 0x000  )
#define   SHV_FIFO0_H             ( 0x004  )
#define   SHV_FIFO1_L             ( 0x008  )
#define   SHV_FIFO1_H             ( 0x00c  )
#define   SHV_FIFO2_L             ( 0x010  )
#define   SHV_FIFO2_H             ( 0x014  )
#define   SHV_FIFO3_L             ( 0x018  )
#define   SHV_FIFO3_H             ( 0x01c  )
#define   SHV_FIFO_FRONT_NB_L     ( 0x040  )
#define   SHV_FIFO_FRONT_NB_H     ( 0x044  )
#define   SHV_FIFO_BACK_NB_L      ( 0x048  )
#define   SHV_FIFO_BACK_NB_H      ( 0x04c  )
#define   SHV_FIFO_RD_FRONT_L     ( 0x050  )
#define   SHV_FIFO_RD_FRONT_H     ( 0x054  )
#define   SHV_FIFO_WR_BACK_L      ( 0x058  )
#define   SHV_FIFO_WR_BACK_H      ( 0x05c  )
#define   SHV_FIFO_SRC_ALL        ( 0x060  )
#define   SHV_FIFO_SRC_FRONT      ( 0x068  )
#define   SHV_FIFO_SRC_BACK       ( 0x070  )
#define   SHV_FIFO_NUM_VALID      ( 0x080  )
#define   SHV_FIFO_NUM_FREE       ( 0x088  )
#define   SHV_FIFO_CLEAR          ( 0x090  )
#define   SHV_FIFO_STATUS         ( 0x098  )
#define   SHV_CACHE_CTRL          ( 0x000 )
#define   SHV_CACHE_SVU_CTRL      ( 0x004 )
#define   SHV_CACHE_CNT_IN        ( 0x008 )
#define   SHV_CACHE_CNT_OUT       ( 0x00c )
#define   SHV_CACHE_DBG_TXN_ADDR  ( 0x010 )
#define   SHV_CACHE_DBG_TXN_TYPE  ( 0x014 )
#define   SHV_CACHE_STATUS        ( 0x018 )
#define   SHV_CACHE_RAM_CFG       ( 0x01c )
#define MEST_CTRL_OFFSET           (   0x0000   )
#define MEST_CFG_OFFSET            (   0x0004   )
#define MEST_IMG_SIZE_OFFSET       (   0x0008   )
#define MEST_START_OFFSET          (   0x000C   )
#define MEST_REF_BASE_OFFSET       (   0x0010   )
#define MEST_CND_BASE_OFFSET       (   0x0014   )
#define MEST_MV_BASE_OFFSET        (   0x0018   )
#define MEST_COORD_BASE_OFFSET     (   0x001C   )
#define MEST_PR_BASE_OFFSET        (   0x0020   )
#define MEST_LINE_STRIDE_OFFSET    (   0x0024   )
#define MEST_SW_COUNT_OFFSET       (   0x0028   )
#define MEST_AMC_CFG_OFFSET        (   0x002C   )
#define MEST_INT_EN_OFFSET         (   0x0030   )
#define MEST_INT_CLR_OFFSET        (   0x0034   )
#define MEST_INT_STATUS_OFFSET     (   0x0038   )
#define MEST_STATUS_OFFSET         (   0x003C   )
#define MEST_CACHE_CFG_OFFSET      (   0x0040   )
#define MEST_CACHE_STAT_OFFSET     (   0x0044   )
#define MEST_RASTER_START_OFFSET   (   0x0048   )
#define MEST_RASTER_CFG_OFFSET     (   0x0050   )
#define MEST_RASTER_SW_OFFSET      (   0x0054   )
#define MEST_RASTER_GMV_OFFSET     (   0x0058   )
#define MEST_SAD_FILTER_OFFSET     (   0x005C   )
#define MEST_ERR_EN_OFFSET         (   0x0060   )
#define MEST_ERR_CLR_OFFSET        (   0x0064   )
#define MEST_ERR_STATUS_OFFSET     (   0x0068   )
#define MEST_CFG2_OFFSET           (   0x006C   )
#define MEST_MEM_CTRL_OFFSET       (   0x0070   )
#define MEST_REF_PAGE_OFFSET       (   0x0074   )
#define MEST_CND_PAGE_OFFSET       (   0x0078   )
#define MEST_MV_PAGE_OFFSET        (   0x007C   )
#define MEST_COORD_PAGE_OFFSET     (   0x0080   )
#define MEST_PR_PAGE_OFFSET        (   0x0084   )
#define MEST_DBG_SOCRD_OFFSET      (   0x0100   )
#define MEST_DBG_SOSW_OFFSET       (   0x0104   )
#define MEST_DBG_SOERR_OFFSET      (   0x0108   )
#define MEST_DBG_CRD_STS_OFFSET    (   0x0110   )
#define MEST_DBG_GMV_STS_OFFSET    (   0x0114   )
#define MEST_DBG_ISW_STS_OFFSET    (   0x0118   )
#define MEST_DBG_OSW_STS_OFFSET    (   0x0120   )
#define MEST_DBG_MV_STS_OFFSET     (   0x0124   )
#define MEST_DBG_SAD_STS_OFFSET    (   0x0128   )
#define MEST_CTRL_ADR              (   CV_MEST_BASE_ADR  +   MEST_CTRL_OFFSET         )
#define MEST_CFG_ADR               (   CV_MEST_BASE_ADR  +   MEST_CFG_OFFSET          )
#define MEST_IMG_SIZE_ADR          (   CV_MEST_BASE_ADR  +   MEST_IMG_SIZE_OFFSET     )
#define MEST_START_ADR             (   CV_MEST_BASE_ADR  +   MEST_START_OFFSET        )
#define MEST_REF_BASE_ADR          (   CV_MEST_BASE_ADR  +   MEST_REF_BASE_OFFSET     )
#define MEST_CND_BASE_ADR          (   CV_MEST_BASE_ADR  +   MEST_CND_BASE_OFFSET     )
#define MEST_MV_BASE_ADR           (   CV_MEST_BASE_ADR  +   MEST_MV_BASE_OFFSET      )
#define MEST_COORD_BASE_ADR        (   CV_MEST_BASE_ADR  +   MEST_COORD_BASE_OFFSET   )
#define MEST_PR_BASE_ADR           (   CV_MEST_BASE_ADR  +   MEST_PR_BASE_OFFSET      )
#define MEST_LINE_STRIDE_ADR       (   CV_MEST_BASE_ADR  +   MEST_LINE_STRIDE_OFFSET  )
#define MEST_SW_COUNT_ADR          (   CV_MEST_BASE_ADR  +   MEST_SW_COUNT_OFFSET     )
#define MEST_AMC_CFG_ADR           (   CV_MEST_BASE_ADR  +   MEST_AMC_CFG_OFFSET      )
#define MEST_INT_EN_ADR            (   CV_MEST_BASE_ADR  +   MEST_INT_EN_OFFSET       )
#define MEST_INT_CLR_ADR           (   CV_MEST_BASE_ADR  +   MEST_INT_CLR_OFFSET      )
#define MEST_INT_STATUS_ADR        (   CV_MEST_BASE_ADR  +   MEST_INT_STATUS_OFFSET   )
#define MEST_STATUS_ADR            (   CV_MEST_BASE_ADR  +   MEST_STATUS_OFFSET       )
#define MEST_CACHE_CFG_ADR         (   CV_MEST_BASE_ADR  +   MEST_CACHE_CFG_OFFSET    )
#define MEST_CACHE_STAT_ADR        (   CV_MEST_BASE_ADR  +   MEST_CACHE_STAT_OFFSET   )
#define MEST_RASTER_START_ADR      (   CV_MEST_BASE_ADR  +   MEST_RASTER_START_OFFSET )
#define MEST_RASTER_CFG_ADR        (   CV_MEST_BASE_ADR  +   MEST_RASTER_CFG_OFFSET   )
#define MEST_RASTER_SW_ADR         (   CV_MEST_BASE_ADR  +   MEST_RASTER_SW_OFFSET    )
#define MEST_RASTER_GMV_ADR        (   CV_MEST_BASE_ADR  +   MEST_RASTER_GMV_OFFSET   )
#define MEST_SAD_FILTER_ADR        (   CV_MEST_BASE_ADR  +   MEST_SAD_FILTER_OFFSET   )
#define MEST_ERR_CLR_ADR           (   CV_MEST_BASE_ADR  +   MEST_ERR_CLR_OFFSET      )
#define MEST_ERR_EN_ADR            (   CV_MEST_BASE_ADR  +   MEST_ERR_EN_OFFSET       )
#define MEST_ERR_STATUS_ADR        (   CV_MEST_BASE_ADR  +   MEST_ERR_STATUS_OFFSET   )
#define MEST_CFG2_ADR              (   CV_MEST_BASE_ADR  +   MEST_CFG2_OFFSET         )
#define MEST_MEM_CTRL_ADR          (   CV_MEST_BASE_ADR  +   MEST_MEM_CTRL_OFFSET     )
#define MEST_REF_PAGE_ADR          (   CV_MEST_BASE_ADR  +   MEST_REF_PAGE_OFFSET     )
#define MEST_CND_PAGE_ADR          (   CV_MEST_BASE_ADR  +   MEST_CND_PAGE_OFFSET     )
#define MEST_MV_PAGE_ADR           (   CV_MEST_BASE_ADR  +   MEST_MV_PAGE_OFFSET      )
#define MEST_COORD_PAGE_ADR        (   CV_MEST_BASE_ADR  +   MEST_COORD_PAGE_OFFSET   )
#define MEST_PR_PAGE_ADR           (   CV_MEST_BASE_ADR  +   MEST_PR_PAGE_OFFSET      )
#define MEST_DBG_SOCRD_ADR         (   CV_MEST_BASE_ADR  +   MEST_DBG_SOCRD_OFFSET    )
#define MEST_DBG_SOSW_ADR          (   CV_MEST_BASE_ADR  +   MEST_DBG_SOSW_OFFSET     )
#define MEST_DBG_SOERR_ADR         (   CV_MEST_BASE_ADR  +   MEST_DBG_SOERR_OFFSET    )
#define MEST_DBG_CRD_STS_ADR       (   CV_MEST_BASE_ADR  +   MEST_DBG_CRD_STS_OFFSET  )
#define MEST_DBG_GMV_STS_ADR       (   CV_MEST_BASE_ADR  +   MEST_DBG_GMV_STS_OFFSET  )
#define MEST_DBG_ISW_STS_ADR       (   CV_MEST_BASE_ADR  +   MEST_DBG_ISW_STS_OFFSET  )
#define MEST_DBG_OSW_STS_ADR       (   CV_MEST_BASE_ADR  +   MEST_DBG_OSW_STS_OFFSET  )
#define MEST_DBG_MV_STS_ADR        (   CV_MEST_BASE_ADR  +   MEST_DBG_MV_STS_OFFSET   )
#define MEST_DBG_SAD_STS_ADR       (   CV_MEST_BASE_ADR  +   MEST_DBG_SAD_STS_OFFSET  )
#define   VCS_HOOK_FUNC_MEM_DISPLAY         ( 0x100 )
#define   VCS_HOOK_FUNC_MEM_COMPARE         ( 0x101 )
#define   VCS_HOOK_FUNC_MEM_CHKSUM_VERIFY   ( 0x102 )
#define   VCS_HOOK_FUNC_MEM_CRC_VERIFY      ( 0x103 )
#define   VCS_HOOK_FUNC_SET_VERBOSITY       ( 0x104 )
#define   VCS_HOOK_FUNC_INVERT_TESTING      ( 0x105 )
#define   VCS_HOOK_FUNC_MEM_CPY             ( 0x106 )
#define   VCS_HOOK_FUNC_WORD_CMP            ( 0x107 )
#define   VCS_HOOK_FUNC_WORD_CMP_ADR        ( 0x108 )
#define   VCS_HOOK_FUNC_ASSERT              ( 0x109 )
#define   VCS_HOOK_FUNC_SET_TEST_TYPE       ( 0x10a )
#define   VCS_HOOK_FUNC_MEM_FILE_DUMP       ( 0x10b )
#define   VCS_HOOK_FUNC_MEM_FILE_LOAD       ( 0x10c )
#define   VCS_HOOK_FUNC_VERILOG_TRIGGER     ( 0x10d )
#define   VCS_HOOK_FUNC_FAST_PUTS           ( 0x10e )
#define   VCS_HOOK_FUNC_DISPLAY_RESULT      ( 0x10f )
#define   VCS_HOOK_FUNC_DWORD_CMP           ( 0x110 )
#define   VCS_HOOK_FUNC_MEM_SET             ( 0x111 )
#define   VCS_HOOK_ID_UNIT_TEST_COMPARE     ( 0x50 )
#define   VCS_HOOK_ID_UNIT_TEST_WORD_CHK    ( 0x51 )
#define   VCS_HOOK_ID_UNIT_TEST_HALF_CHK    ( 0x52 )
#define   VCS_HOOK_ID_UNIT_TEST_BYTE_CHK    ( 0x53 )
#define   VCS_HOOK_ID_UNIT_TEST_BIT_CHK     ( 0x54 )
#define   VCS_HOOK_ID_UNIT_TEST_ASSERT      ( 0x55 )
#define   VCS_HOOK_ID_UNIT_TEST_DWCOMPARE   ( 0x56 )
#define   VCS_HOOK_ID_UNIT_TEST_DWORD_CHK   ( 0x57 )
#define   VCS_HOOK_EVENT_POWER_MONITOR      ( 0xffff0000 )
#define   VCS_HOOK_EVENT_GENERIC_EVENT      ( 0xffff0001 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH1   ( 0xffff0002 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH2   ( 0xffff0102 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH3   ( 0xffff0202 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH4   ( 0xffff0302 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH5   ( 0xffff0402 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH6   ( 0xffff0502 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH7   ( 0xffff0602 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH8   ( 0xffff0702 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH9   ( 0xffff0802 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH10  ( 0xffff0902 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH11  ( 0xffff0a02 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH12  ( 0xffff0b02 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH13  ( 0xffff0c02 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH14  ( 0xffff0d02 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH15  ( 0xffff0e02 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH16  ( 0xffff0f02 )
#define   VCS_HOOK_EVENT_WAVEDUMP_STOP           ( 0xffff1002 )
#define BOOT_SPI_BCFG0_PID              ( 0 )
#define BOOT_SPI_BCFG0_MOSI_PIN         ( 0 )
#define BOOT_SPI_BCFG0_MOSI_MODE        ( 0 )
#define BOOT_SPI_BCFG0_MISO_PIN         ( 1 )
#define BOOT_SPI_BCFG0_MISO_MODE        ( 0 )
#define BOOT_SPI_BCFG0_DIO2_PIN         ( 2 )
#define BOOT_SPI_BCFG0_DIO2_MODE        ( 0 )
#define BOOT_SPI_BCFG0_DIO3_PIN         ( 3 )
#define BOOT_SPI_BCFG0_DIO3_MODE        ( 0 )
#define BOOT_SPI_BCFG0_SCK_PIN          ( 4 )
#define BOOT_SPI_BCFG0_SCK_MODE         ( 0 )
#define BOOT_SPI_BCFG0_SS0_PIN          ( 5 )
#define BOOT_SPI_BCFG0_SS0_MODE         ( 0 )
#define BOOT_SPI_BCFG0_SS1_PIN          ( 8 )
#define BOOT_SPI_BCFG0_SS1_MODE         ( 4 )
#define BOOT_SPI_BCFG0_SS2_PIN          ( 9 )
#define BOOT_SPI_BCFG0_SS2_MODE         ( 4 )
#define BOOT_SPI_BCFG0_SS3_PIN          ( 14 )
#define BOOT_SPI_BCFG0_SS3_MODE         ( 4 )
#define BOOT_SPI_BCFG1_PID              ( 1 )
#define BOOT_SPI_BCFG1_MOSI_PIN         ( 6 )
#define BOOT_SPI_BCFG1_MOSI_MODE        ( 0 )
#define BOOT_SPI_BCFG1_MISO_PIN         ( 7 )
#define BOOT_SPI_BCFG1_MISO_MODE        ( 0 )
#define BOOT_SPI_BCFG1_DIO2_PIN         ( 8 )
#define BOOT_SPI_BCFG1_DIO2_MODE        ( 0 )
#define BOOT_SPI_BCFG1_DIO3_PIN         ( 9 )
#define BOOT_SPI_BCFG1_DIO3_MODE        ( 0 )
#define BOOT_SPI_BCFG1_SCK_PIN          ( 10 )
#define BOOT_SPI_BCFG1_SCK_MODE         ( 0 )
#define BOOT_SPI_BCFG1_SS0_PIN          ( 11 )
#define BOOT_SPI_BCFG1_SS0_MODE         ( 0 )
#define BOOT_SPI_BCFG1_SS1_PIN          ( 2 )
#define BOOT_SPI_BCFG1_SS1_MODE         ( 4 )
#define BOOT_SPI_BCFG1_SS2_PIN          ( 3 )
#define BOOT_SPI_BCFG1_SS2_MODE         ( 4 )
#define BOOT_SPI_BCFG1_SS3_PIN          ( 15 )
#define BOOT_SPI_BCFG1_SS3_MODE         ( 4 )
#define BOOT_SPI_BCFG2_PID              ( 2 )
#define BOOT_SPI_BCFG2_MOSI_PIN         ( 12 )
#define BOOT_SPI_BCFG2_MOSI_MODE        ( 0 )
#define BOOT_SPI_BCFG2_MISO_PIN         ( 13 )
#define BOOT_SPI_BCFG2_MISO_MODE        ( 0 )
#define BOOT_SPI_BCFG2_DIO2_PIN         ( 14 )
#define BOOT_SPI_BCFG2_DIO2_MODE        ( 0 )
#define BOOT_SPI_BCFG2_DIO3_PIN         ( 15 )
#define BOOT_SPI_BCFG2_DIO3_MODE        ( 0 )
#define BOOT_SPI_BCFG2_SCK_PIN          ( 16 )
#define BOOT_SPI_BCFG2_SCK_MODE         ( 0 )
#define BOOT_SPI_BCFG2_SS0_PIN          ( 17 )
#define BOOT_SPI_BCFG2_SS0_MODE         ( 0 )
#define BOOT_SPI_BCFG2_SS1_PIN          ( 24 )
#define BOOT_SPI_BCFG2_SS1_MODE         ( 3 )
#define BOOT_SPI_BCFG2_SS2_PIN          ( 25 )
#define BOOT_SPI_BCFG2_SS2_MODE         ( 3 )
#define BOOT_SPI_BCFG2_SS3_PIN          ( 26 )
#define BOOT_SPI_BCFG2_SS3_MODE         ( 3 )
#define BOOT_SPI_BCFG3_PID              ( 3 )
#define BOOT_SPI_BCFG3_MOSI_PIN         ( 9 )
#define BOOT_SPI_BCFG3_MOSI_MODE        ( 2 )
#define BOOT_SPI_BCFG3_MISO_PIN         ( 10 )
#define BOOT_SPI_BCFG3_MISO_MODE        ( 2 )
#define BOOT_SPI_BCFG3_DIO2_PIN         ( 11 )
#define BOOT_SPI_BCFG3_DIO2_MODE        ( 2 )
#define BOOT_SPI_BCFG3_DIO3_PIN         ( 12 )
#define BOOT_SPI_BCFG3_DIO3_MODE        ( 2 )
#define BOOT_SPI_BCFG3_SCK_PIN          ( 13 )
#define BOOT_SPI_BCFG3_SCK_MODE         ( 2 )
#define BOOT_SPI_BCFG3_SS0_PIN          ( 14 )
#define BOOT_SPI_BCFG3_SS0_MODE         ( 2 )
#define BOOT_SPI_BCFG3_SS1_PIN          ( 21 )
#define BOOT_SPI_BCFG3_SS1_MODE         ( 3 )
#define BOOT_SPI_BCFG3_SS2_PIN          ( 22 )
#define BOOT_SPI_BCFG3_SS2_MODE         ( 3 )
#define BOOT_SPI_BCFG3_SS3_PIN          ( 23 )
#define BOOT_SPI_BCFG3_SS3_MODE         ( 3 )
#define BOOT_SPI_BCFG4_PID              ( 0 )
#define BOOT_SPI_BCFG4_MOSI_PIN         ( 26 )
#define BOOT_SPI_BCFG4_MOSI_MODE        ( 1 )
#define BOOT_SPI_BCFG4_MISO_PIN         ( 27 )
#define BOOT_SPI_BCFG4_MISO_MODE        ( 1 )
#define BOOT_SPI_BCFG4_DIO2_PIN         ( 28 )
#define BOOT_SPI_BCFG4_DIO2_MODE        ( 1 )
#define BOOT_SPI_BCFG4_DIO3_PIN         ( 29 )
#define BOOT_SPI_BCFG4_DIO3_MODE        ( 1 )
#define BOOT_SPI_BCFG4_SCK_PIN          ( 24 )
#define BOOT_SPI_BCFG4_SCK_MODE         ( 1 )
#define BOOT_SPI_BCFG4_SS0_PIN          ( 25 )
#define BOOT_SPI_BCFG4_SS0_MODE         ( 1 )
#define BOOT_SPI_BCFG4_SS1_PIN          ( 60 )
#define BOOT_SPI_BCFG4_SS1_MODE         ( 5 )
#define BOOT_SPI_BCFG4_SS2_PIN          ( 61 )
#define BOOT_SPI_BCFG4_SS2_MODE         ( 5 )
#define BOOT_SPI_BCFG4_SS3_PIN          ( 62 )
#define BOOT_SPI_BCFG4_SS3_MODE         ( 5 )
#define BOOT_SPI_BCFG5_PID              ( 1 )
#define BOOT_SPI_BCFG5_MOSI_PIN         ( 38 )
#define BOOT_SPI_BCFG5_MOSI_MODE        ( 3 )
#define BOOT_SPI_BCFG5_MISO_PIN         ( 39 )
#define BOOT_SPI_BCFG5_MISO_MODE        ( 3 )
#define BOOT_SPI_BCFG5_DIO2_PIN         ( 40 )
#define BOOT_SPI_BCFG5_DIO2_MODE        ( 3 )
#define BOOT_SPI_BCFG5_DIO3_PIN         ( 41 )
#define BOOT_SPI_BCFG5_DIO3_MODE        ( 3 )
#define BOOT_SPI_BCFG5_SCK_PIN          ( 42 )
#define BOOT_SPI_BCFG5_SCK_MODE         ( 3 )
#define BOOT_SPI_BCFG5_SS0_PIN          ( 43 )
#define BOOT_SPI_BCFG5_SS0_MODE         ( 3 )
#define BOOT_SPI_BCFG5_SS1_PIN          ( 61 )
#define BOOT_SPI_BCFG5_SS1_MODE         ( 3 )
#define BOOT_SPI_BCFG5_SS2_PIN          ( 62 )
#define BOOT_SPI_BCFG5_SS2_MODE         ( 3 )
#define BOOT_SPI_BCFG5_SS3_PIN          ( 63 )
#define BOOT_SPI_BCFG5_SS3_MODE         ( 3 )
#define BOOT_SPI_BCFG6_PID              ( 2 )
#define BOOT_SPI_BCFG6_MOSI_PIN         ( 32 )
#define BOOT_SPI_BCFG6_MOSI_MODE        ( 3 )
#define BOOT_SPI_BCFG6_MISO_PIN         ( 33 )
#define BOOT_SPI_BCFG6_MISO_MODE        ( 3 )
#define BOOT_SPI_BCFG6_DIO2_PIN         ( 34 )
#define BOOT_SPI_BCFG6_DIO2_MODE        ( 3 )
#define BOOT_SPI_BCFG6_DIO3_PIN         ( 35 )
#define BOOT_SPI_BCFG6_DIO3_MODE        ( 3 )
#define BOOT_SPI_BCFG6_SCK_PIN          ( 36 )
#define BOOT_SPI_BCFG6_SCK_MODE         ( 3 )
#define BOOT_SPI_BCFG6_SS0_PIN          ( 37 )
#define BOOT_SPI_BCFG6_SS0_MODE         ( 3 )
#define BOOT_SPI_BCFG6_SS1_PIN          ( 63 )
#define BOOT_SPI_BCFG6_SS1_MODE         ( 5 )
#define BOOT_SPI_BCFG6_SS2_PIN          ( 35 )
#define BOOT_SPI_BCFG6_SS2_MODE         ( 6 )
#define BOOT_SPI_BCFG6_SS3_PIN          ( 26 )
#define BOOT_SPI_BCFG6_SS3_MODE         ( 3 )
#define BOOT_SPI_BCFG7_PID              ( 0 )
#define BOOT_SPI_BCFG7_MOSI_PIN         ( 26 )
#define BOOT_SPI_BCFG7_MOSI_MODE        ( 1 )
#define BOOT_SPI_BCFG7_MISO_PIN         ( 27 )
#define BOOT_SPI_BCFG7_MISO_MODE        ( 1 )
#define BOOT_SPI_BCFG7_DIO2_PIN         ( 28 )
#define BOOT_SPI_BCFG7_DIO2_MODE        ( 1 )
#define BOOT_SPI_BCFG7_DIO3_PIN         ( 29 )
#define BOOT_SPI_BCFG7_DIO3_MODE        ( 1 )
#define BOOT_SPI_BCFG7_SCK_PIN          ( 24 )
#define BOOT_SPI_BCFG7_SCK_MODE         ( 1 )
#define BOOT_SPI_BCFG7_SS0_PIN          ( 5 )
#define BOOT_SPI_BCFG7_SS0_MODE         ( 0 )
#define BOOT_SPI_BCFG7_SS1_PIN          ( 8 )
#define BOOT_SPI_BCFG7_SS1_MODE         ( 4 )
#define BOOT_SPI_BCFG7_SS2_PIN          ( 9 )
#define BOOT_SPI_BCFG7_SS2_MODE         ( 4 )
#define BOOT_SPI_BCFG7_SS3_PIN          ( 59 )
#define BOOT_SPI_BCFG7_SS3_MODE         ( 5 )
#define BOOT_EMMC_BCFG0_PID             ( 0 )
#define BOOT_EMMC_BCFG0_CLK_PIN         ( 32 )
#define BOOT_EMMC_BCFG0_CLK_MODE        ( 0 )
#define BOOT_EMMC_BCFG0_CMD_PIN         ( 33 )
#define BOOT_EMMC_BCFG0_CMD_MODE        ( 0 )
#define BOOT_EMMC_BCFG0_DAT0_PIN        ( 34 )
#define BOOT_EMMC_BCFG0_DAT0_MODE       ( 0 )
#define BOOT_EMMC_BCFG0_DAT1_PIN        ( 35 )
#define BOOT_EMMC_BCFG0_DAT1_MODE       ( 0 )
#define BOOT_EMMC_BCFG0_DAT2_PIN        ( 36 )
#define BOOT_EMMC_BCFG0_DAT2_MODE       ( 0 )
#define BOOT_EMMC_BCFG0_DAT3_PIN        ( 37 )
#define BOOT_EMMC_BCFG0_DAT3_MODE       ( 0 )
#define BOOT_EMMC_BCFG0_DAT4_PIN        ( 38 )
#define BOOT_EMMC_BCFG0_DAT4_MODE       ( 0 )
#define BOOT_EMMC_BCFG0_DAT5_PIN        ( 39 )
#define BOOT_EMMC_BCFG0_DAT5_MODE       ( 0 )
#define BOOT_EMMC_BCFG0_DAT6_PIN        ( 40 )
#define BOOT_EMMC_BCFG0_DAT6_MODE       ( 0 )
#define BOOT_EMMC_BCFG0_DAT7_PIN        ( 41 )
#define BOOT_EMMC_BCFG0_DAT7_MODE       ( 0 )
#define BOOT_EMMC_BCFG1_PID             ( 1 )
#define BOOT_EMMC_BCFG1_CLK_PIN         ( 38 )
#define BOOT_EMMC_BCFG1_CLK_MODE        ( 1 )
#define BOOT_EMMC_BCFG1_CMD_PIN         ( 39 )
#define BOOT_EMMC_BCFG1_CMD_MODE        ( 1 )
#define BOOT_EMMC_BCFG1_DAT0_PIN        ( 40 )
#define BOOT_EMMC_BCFG1_DAT0_MODE       ( 1 )
#define BOOT_EMMC_BCFG1_DAT1_PIN        ( 41 )
#define BOOT_EMMC_BCFG1_DAT1_MODE       ( 1 )
#define BOOT_EMMC_BCFG1_DAT2_PIN        ( 42 )
#define BOOT_EMMC_BCFG1_DAT2_MODE       ( 1 )
#define BOOT_EMMC_BCFG1_DAT3_PIN        ( 43 )
#define BOOT_EMMC_BCFG1_DAT3_MODE       ( 1 )
#define BOOT_EMMC_BCFG1_DAT4_PIN        ( 50 )
#define BOOT_EMMC_BCFG1_DAT4_MODE       ( 2 )
#define BOOT_EMMC_BCFG1_DAT5_PIN        ( 51 )
#define BOOT_EMMC_BCFG1_DAT5_MODE       ( 2 )
#define BOOT_EMMC_BCFG1_DAT6_PIN        ( 52 )
#define BOOT_EMMC_BCFG1_DAT6_MODE       ( 2 )
#define BOOT_EMMC_BCFG1_DAT7_PIN        ( 53 )
#define BOOT_EMMC_BCFG1_DAT7_MODE       ( 2 )
#define BOOT_EMMC_BCFG2_PID             ( 1 )
#define BOOT_EMMC_BCFG2_CLK_PIN         ( 44 )
#define BOOT_EMMC_BCFG2_CLK_MODE        ( 0 )
#define BOOT_EMMC_BCFG2_CMD_PIN         ( 45 )
#define BOOT_EMMC_BCFG2_CMD_MODE        ( 0 )
#define BOOT_EMMC_BCFG2_DAT0_PIN        ( 46 )
#define BOOT_EMMC_BCFG2_DAT0_MODE       ( 0 )
#define BOOT_EMMC_BCFG2_DAT1_PIN        ( 47 )
#define BOOT_EMMC_BCFG2_DAT1_MODE       ( 0 )
#define BOOT_EMMC_BCFG2_DAT2_PIN        ( 48 )
#define BOOT_EMMC_BCFG2_DAT2_MODE       ( 0 )
#define BOOT_EMMC_BCFG2_DAT3_PIN        ( 49 )
#define BOOT_EMMC_BCFG2_DAT3_MODE       ( 0 )
#define BOOT_EMMC_BCFG2_DAT4_PIN        ( 50 )
#define BOOT_EMMC_BCFG2_DAT4_MODE       ( 2 )
#define BOOT_EMMC_BCFG2_DAT5_PIN        ( 51 )
#define BOOT_EMMC_BCFG2_DAT5_MODE       ( 2 )
#define BOOT_EMMC_BCFG2_DAT6_PIN        ( 52 )
#define BOOT_EMMC_BCFG2_DAT6_MODE       ( 2 )
#define BOOT_EMMC_BCFG2_DAT7_PIN        ( 53 )
#define BOOT_EMMC_BCFG2_DAT7_MODE       ( 2 )
#define BOOT_EMMC_BCFG3_PID             ( 1 )
#define BOOT_EMMC_BCFG3_CLK_PIN         ( 0 )
#define BOOT_EMMC_BCFG3_CLK_MODE        ( 3 )
#define BOOT_EMMC_BCFG3_CMD_PIN         ( 1 )
#define BOOT_EMMC_BCFG3_CMD_MODE        ( 3 )
#define BOOT_EMMC_BCFG3_DAT0_PIN        ( 2 )
#define BOOT_EMMC_BCFG3_DAT0_MODE       ( 3 )
#define BOOT_EMMC_BCFG3_DAT1_PIN        ( 3 )
#define BOOT_EMMC_BCFG3_DAT1_MODE       ( 3 )
#define BOOT_EMMC_BCFG3_DAT2_PIN        ( 4 )
#define BOOT_EMMC_BCFG3_DAT2_MODE       ( 3 )
#define BOOT_EMMC_BCFG3_DAT3_PIN        ( 5 )
#define BOOT_EMMC_BCFG3_DAT3_MODE       ( 3 )
#define BOOT_EMMC_BCFG3_DAT4_PIN        ( 6 )
#define BOOT_EMMC_BCFG3_DAT4_MODE       ( 3 )
#define BOOT_EMMC_BCFG3_DAT5_PIN        ( 7 )
#define BOOT_EMMC_BCFG3_DAT5_MODE       ( 3 )
#define BOOT_EMMC_BCFG3_DAT6_PIN        ( 8 )
#define BOOT_EMMC_BCFG3_DAT6_MODE       ( 3 )
#define BOOT_EMMC_BCFG3_DAT7_PIN        ( 9 )
#define BOOT_EMMC_BCFG3_DAT7_MODE       ( 3 )
#define BOOT_UART_BCFG0_TXD_PIN         ( 15 )
#define BOOT_UART_BCFG0_TXD_MODE        ( 1 )
#define BOOT_UART_BCFG0_RXD_PIN         ( 14 )
#define BOOT_UART_BCFG0_RXD_MODE        ( 1 )
#define BOOT_UART_BCFG0_CTSN_PIN        ( 13 )
#define BOOT_UART_BCFG0_CTSN_MODE       ( 1 )
#define BOOT_UART_BCFG0_RTSN_PIN        ( 12 )
#define BOOT_UART_BCFG0_RTSN_MODE       ( 1 )
#define BOOT_UART_BCFG1_TXD_PIN         ( 31 )
#define BOOT_UART_BCFG1_TXD_MODE        ( 4 )
#define BOOT_UART_BCFG1_RXD_PIN         ( 33 )
#define BOOT_UART_BCFG1_RXD_MODE        ( 4 )
#define BOOT_UART_BCFG1_CTSN_PIN        ( 43 )
#define BOOT_UART_BCFG1_CTSN_MODE       ( 4 )
#define BOOT_UART_BCFG1_RTSN_PIN        ( 44 )
#define BOOT_UART_BCFG1_RTSN_MODE       ( 4 )
#define BOOT_UART_BCFG2_TXD_PIN         ( 2 )
#define BOOT_UART_BCFG2_TXD_MODE        ( 3 )
#define BOOT_UART_BCFG2_RXD_PIN         ( 3 )
#define BOOT_UART_BCFG2_RXD_MODE        ( 3 )
#define BOOT_UART_BCFG2_CTSN_PIN        ( 13 )
#define BOOT_UART_BCFG2_CTSN_MODE       ( 1 )
#define BOOT_UART_BCFG2_RTSN_PIN        ( 12 )
#define BOOT_UART_BCFG2_RTSN_MODE       ( 1 )
#define BOOT_UART_BCFG3_TXD_PIN         ( 51 )
#define BOOT_UART_BCFG3_TXD_MODE        ( 4 )
#define BOOT_UART_BCFG3_RXD_PIN         ( 77 )
#define BOOT_UART_BCFG3_RXD_MODE        ( 5 )
#define BOOT_UART_BCFG3_CTSN_PIN        ( 43 )
#define BOOT_UART_BCFG3_CTSN_MODE       ( 4 )
#define BOOT_UART_BCFG3_RTSN_PIN        ( 44 )
#define BOOT_UART_BCFG3_RTSN_MODE       ( 4 )
#define BOOT_I2C_BCFG0_PID              ( 0 )
#define BOOT_I2C_BCFG0_SCL_PIN          ( 60 )
#define BOOT_I2C_BCFG0_SCL_MODE         ( 0 )
#define BOOT_I2C_BCFG0_SDA_PIN          ( 61 )
#define BOOT_I2C_BCFG0_SDA_MODE         ( 0 )
#define BOOT_I2C_BCFG1_PID              ( 0 )
#define BOOT_I2C_BCFG1_SCL_PIN          ( 10 )
#define BOOT_I2C_BCFG1_SCL_MODE         ( 1 )
#define BOOT_I2C_BCFG1_SDA_PIN          ( 11 )
#define BOOT_I2C_BCFG1_SDA_MODE         ( 1 )
#define BOOT_I2C_BCFG2_PID              ( 1 )
#define BOOT_I2C_BCFG2_SCL_PIN          ( 12 )
#define BOOT_I2C_BCFG2_SCL_MODE         ( 2 )
#define BOOT_I2C_BCFG2_SDA_PIN          ( 13 )
#define BOOT_I2C_BCFG2_SDA_MODE         ( 2 )
#define BOOT_I2C_BCFG3_PID              ( 0 )
#define BOOT_I2C_BCFG3_SCL_PIN          ( 20 )
#define BOOT_I2C_BCFG3_SCL_MODE         ( 4 )
#define BOOT_I2C_BCFG3_SDA_PIN          ( 21 )
#define BOOT_I2C_BCFG3_SDA_MODE         ( 4 )
#define BOOT_I2C_BCFG4_PID              ( 2 )
#define BOOT_I2C_BCFG4_SCL_PIN          ( 47 )
#define BOOT_I2C_BCFG4_SCL_MODE         ( 4 )
#define BOOT_I2C_BCFG4_SDA_PIN          ( 48 )
#define BOOT_I2C_BCFG4_SDA_MODE         ( 4 )
#define BOOT_I2C_BCFG5_PID              ( 1 )
#define BOOT_I2C_BCFG5_SCL_PIN          ( 49 )
#define BOOT_I2C_BCFG5_SCL_MODE         ( 4 )
#define BOOT_I2C_BCFG5_SDA_PIN          ( 50 )
#define BOOT_I2C_BCFG5_SDA_MODE         ( 4 )
#define BOOT_I2C_BCFG6_PID              ( 1 )
#define BOOT_I2C_BCFG6_SCL_PIN          ( 62 )
#define BOOT_I2C_BCFG6_SCL_MODE         ( 0 )
#define BOOT_I2C_BCFG6_SDA_PIN          ( 63 )
#define BOOT_I2C_BCFG6_SDA_MODE         ( 0 )
#define BOOT_I2C_BCFG7_PID              ( 2 )
#define BOOT_I2C_BCFG7_SCL_PIN          ( 79 )
#define BOOT_I2C_BCFG7_SCL_MODE         ( 2 )
#define BOOT_I2C_BCFG7_SDA_PIN          ( 80 )
#define BOOT_I2C_BCFG7_SDA_MODE         ( 2 )
#define BOOT_DEBUG_DBGBUS_LSB_PIN       ( 28 )
#define BOOT_DEBUG_DBGBUS_MODE          ( 5 )
#define BOOT_DEBUG_DSU_LSB_PIN          ( 70 )
#define BOOT_DEBUG_DSU_MODE             ( 5 )
#define SIPP_APB_SL  ( 10 )
#define MBI_EMMC_AHBS_DW          ( 32 )
#define MBI_EMMC_AHBS_AW          ( 16 )
#define APB_EMMC_ADDR_WIDTH       ( 4 )
#define EMMC_CFG_REG0_ADR         ( 0x00 )
#define EMMC_CFG_REG1_ADR         ( 0x04 )
#define EMMC_CFG_REG2_ADR         ( 0x08 )
#define EMMC_CFG_REG3_ADR         ( 0x0c )
#define EMMC_CFG_REG4_ADR         ( 0x10 )
#define EMMC_CFG_REG5_ADR         ( 0x14 )
#define EMMC_CFG_REG6_ADR         ( 0x18 )
#define EMMC_CFG_REG7_ADR         ( 0x1c )
#define EMMC_CFG_REG8_ADR         ( 0x20 )
#define EMMC_CFG_REG9_ADR         ( 0x24 )
#define EMMC_STAT_REG0_ADR        ( 0x28 )
#define EMMC_STAT_REG1_ADR        ( 0x2c )
#define EMMC_STAT_REG2_ADR        ( 0x30 )
#define EMMC_STAT_REG3_ADR        ( 0x34 )
#define AHB_DATA_WIDTH            ( 128 )
#define AHB_ADDR_WIDTH            ( 32 )
#define NOC_ID_WIDTH  ( 8 )
#define NOC_IW        ( NOC_ID_WIDTH )
#define NOC_AXI_AW    (  32 )
#define NOC_AXI_DW    ( 128 )
#define NOC_AXI_SW    (  16 )
#define ARM_ADDRESS_WIDTH  ( 38 )
#define ARM_AXI_AW    ( ARM_ADDRESS_WIDTH )
#define   CMX_RW_DW   ( 64 )
#define   CMX_RW_BE   ( (CMX_RW_DW / 8 ) )
#define   CMX_RO_DW   ( 128 )
#define CTRL_RF_WIDTH   ( $bits(ctrl_rf_struct) )
#define CTRL_RAM_WIDTH  ( $bits(ctrl_ram_struct) )
#define CTRL_MEM_WIDTH  ( $bits(ctrl_mem_struct) )
#define MEM_RF_NLOC   ( 5 )
#define MEM_RAM_NLOC  ( 7 )
#define NB_APB_BTYP  ( 4 )
// Structure to define the address and bit type used for each address/signal
    #define STD_NR2B    STM_NR2B_2
    #define STD_ND2B    STM_ND2B_2
    #define STD_BUF     STM_BUF_2
    #define STD_INV     STM_INV_2
    #define STD_INV_S   STP_INV_S_2
    #define STD_BUF_S   STP_BUF_S_4
    #define STD_AN2     STM_AN2_2
    #define STD_AN2_S   STP_AN2_S_1
    #define STD_OR2     STM_OR2_1
    #define STD_OR2_C   STP_OR2_4
    #define STD_OR3_C   STP_OR3_4
    #define STD_MUX2_S  STP_MUX2_S_4
    #define STD_MUX4    STP_MUX4_2
    #define STD_DEL_L6  STP_DEL_L6_1
    #define STD_CLKG_V5 STP_CKGTPLT_V5_1
    #define STD_TIE0    STM_TIE0_1
    #define STD_TIE1    STM_TIE1_1
    #define STD_LDNRBQ  STP_LDNRBQ_1
    #define STD_FDPRBQ  STM_FDPRBQ_1
    #define STD_FDNRBQ  STM_FDNRBQ_1
    #define STD_FDNQ    STM_FDNQ_1
    #define STD_AO21    STP_AO21_4
    #define STD_EO2_S   STP_EO2_S_1
    #define STD_AO_BUF  PTM_BUF_P_4
    #define STD_ND2_S   STP_ND2_S_1

// ---FROM `INCLUDE STATEMENTS---
// Auto generated by parse_registers.pl from /home/keeshand/WORK/keembay/data/keembay/cmxdma/RTL/cmxdma_constants_regspace.inc

#ifndef _CMXDMA_CONSTANTS_REGSPACE_INC_
#define _CMXDMA_CONSTANTS_REGSPACE_INC_

//#define CDMA_REGSPACE_INC
#define CDMA_CTRL_OFF                 (   0 )
#define CDMA_SLICE_SIZE_OFF           (   1 )
#define CDMA_INTEN_0_OFF              (   3 )
#define CDMA_INTEN_1_OFF              (   4 )
#define CDMA_SET_INTEN_0_OFF          (   5 )
#define CDMA_SET_INTEN_1_OFF          (   6 )
#define CDMA_CLR_INTEN_0_OFF          (   7 )
#define CDMA_CLR_INTEN_1_OFF          (   8 )
#define CDMA_IMASK_0_OFF              (   9 )
#define CDMA_IMASK_1_OFF              (  10 )
#define CDMA_SET_IMASK_0_OFF          (  11 )
#define CDMA_SET_IMASK_1_OFF          (  12 )
#define CDMA_CLR_IMASK_0_OFF          (  13 )
#define CDMA_CLR_IMASK_1_OFF          (  14 )
#define CDMA_INT_RESET_0_OFF          (  15 )
#define CDMA_INT_RESET_1_OFF          (  16 )
#define CDMA_INT_STATUS_0_OFF         (  17 )
#define CDMA_INT_STATUS_1_OFF         (  18 )
#define CDMA_FENTRY_OFF               (  19 )
#define CDMA_FOVER_OFF                (  20 )
#define CDMA_CLR_OVERFLOW_OFF         (  21 )
#define CDMA_GETID_OFF                (  22 )
#define CDMA_RELEASEID_OFF            (  23 )
#define CDMA_SKIP_DES_0_OFF           (  24 )
#define CDMA_SKIP_DES_1_OFF           (  25 )
#define CDMA_SET_SKIPDES_0_OFF        (  26 )
#define CDMA_SET_SKIPDES_1_OFF        (  27 )
#define CDMA_CLR_SKIPDES_0_OFF        (  28 )
#define CDMA_CLR_SKIPDES_1_OFF        (  29 )
#define CDMA_LNK_ARB_CFG_OFF          (  30 )
#define CDMA_HALT_LINK_OFF            (  31 )
#define CDMA_RESUME_LINK_OFF          (  32 )
#define CDMA_BUSY_LINK_OFF            (  33 )
#define CDMA_SET_LINK2FIFO_OFF        (  34 )
#define CDMA_CLR_LINK2FIFO_OFF        (  35 )
#define CDMA_CHGATE_OFF               (  36 )
#define CDMA_SET_CHGATE_OFF           (  37 )
#define CDMA_CLR_CHGATE_OFF           (  38 )
#define CDMA_CHANNEL_ID_OFF           (  39 )
#define CDMA_TASKID_OFF               (  40 )
#define CDMA_CHANNEL_0_STATUS_OFF     (  41 )
#define CDMA_CHANNEL_1_STATUS_OFF     (  42 )
#define CDMA_PCCFG_OFF                (  43 )
#define CDMA_PCTOTAL_OFF              (  44 )
#define CDMA_PCSTALLS_OFF             (  45 )
#define CDMA_PCSTALLD_OFF             (  46 )
#define CDMA_TRACE_STATUS_OFF         (  47 )
#define CDMA_TRACE_ADDR_0_OFF         (  48 )
#define CDMA_TRACE_ADDR_1_OFF         (  49 )
#define CDMA_TRACE_ADDR_2_OFF         (  50 )
#define CDMA_TRACE_ADDR_3_OFF         (  51 )
#define CDMA_TRACE_0_OFF              (  52 )
#define CDMA_TRACE_1_OFF              (  53 )
#define CDMA_TRACE_2_OFF              (  54 )
#define CDMA_TRACE_3_OFF              (  55 )
#define CDMA_FIFO_DBG_OFF             (  56 )
#define CDMA_DBGREAD_IDD_OFF          (  57 )
#define CDMA_FIFO_CTRL_OFF            (  58 )
#define CDMA_RAM_CTRL_OFF             (  59 )
#define CDMA_BARR_DATA_OFF            (  64 )
#define CDMA_BARR_STAT_OFF            (  65 )
#define CDMA_BARR_PMASK_0_OFF         (  66 )
#define CDMA_BARR_PMASK_1_OFF         (  67 )
#define CDMA_LINK_SPACE_OFF           ( 100 )
#define CDMA_LINK_CFG_OFF             ( CDMA_LINK_SPACE_OFF + (16 * 0) )
#define CDMA_TOP_OFF                  ( CDMA_LINK_SPACE_OFF + (16 * 1) )
#define CDMA_PREVLINK_OFF             ( CDMA_LINK_SPACE_OFF + (16 * 2) )
#define CDMA_EXELINK_OFF              ( CDMA_LINK_SPACE_OFF + (16 * 3) )
#define CDMA_IDLINK_OFF               ( CDMA_LINK_SPACE_OFF + (16 * 4) )
#define CDMA_LINK_0_CFG_OFF           (  CDMA_LINK_CFG_OFF )
#define CDMA_TOP0_OFF                 (  CDMA_TOP_OFF      )
#define CDMA_PREVLINK_0_OFF           (  CDMA_PREVLINK_OFF )
#define CDMA_EXELINK_0_OFF            (  CDMA_EXELINK_OFF  )
#define CDMA_IDLINK_0_OFF             (  CDMA_IDLINK_OFF   )
#endif /* _CMXDMA_CONSTANTS_REGSPACE_INC_ */

//===========================================================================
#define TEST_FINISH_ADR             (LHB_ROM_BASE_ADR + 0x00007ffc + 0x10000) 
#define DEBUG_MSG_ADR               (LHB_ROM_BASE_ADR + 0x00007ff8 + 0x10000) 
#define RESULT_ADR                  (LHB_ROM_BASE_ADR + 0x00007ff4 + 0x10000) 
#define EXP_DATA_ADR                (LHB_ROM_BASE_ADR + 0x00007ff0 + 0x10000) 
#define ACT_DATA_ADR                (LHB_ROM_BASE_ADR + 0x00007fec + 0x10000) 
#define RD_ADR                      (LHB_ROM_BASE_ADR + 0x00007fe8 + 0x10000) 
#define EVENT_REG_ADR               (LHB_ROM_BASE_ADR + 0x00007fe4 + 0x10000) 
#define IRQ_TB_MESSAGE_ADR          (LHB_ROM_BASE_ADR + 0x00007fd0 + 0x10000) 
#define LEON_TRAP_ADR               (LHB_ROM_BASE_ADR + 0x00007fcc + 0x10000) 
#define LEON_MVBIN_CMD_ADR          (LHB_ROM_BASE_ADR + 0x00007fc8 + 0x10000) 
#define LEON_MVBIN_ADDR_ADR         (LHB_ROM_BASE_ADR + 0x00007fc4 + 0x10000) 
#define LEON_MVBIN_COUNT_ADR        (LHB_ROM_BASE_ADR + 0x00007fc0 + 0x10000) 
#define LEON_MVBIN_RDATA_ADR        (LHB_ROM_BASE_ADR + 0x00007fbc + 0x10000) 
#define LEON_MVBIN_DATA_ADR         (LHB_ROM_BASE_ADR + 0x00007fb8 + 0x10000) 
#define LEON_MVBIN_WDATA_ADR        (LHB_ROM_BASE_ADR + 0x00007fb4 + 0x10000) 
#define BOOT_AES_KEY                (LHB_ROM_BASE_ADR + 0x00007fb0 + 0x10000) 
#define BOOT_AES_CIPHERTEXT         (LHB_ROM_BASE_ADR + 0x00007fac + 0x10000) 
#define BOOT_AES_PLAINTEXT          (LHB_ROM_BASE_ADR + 0x00007fa8 + 0x10000) 
#define LEON_MVBIN_SIGNATURE_ADDR   (LHB_ROM_BASE_ADR + 0x00007fa4 + 0x10000) 
#define LEON_MVBIN_LOADER_START     (LHB_ROM_BASE_ADR + 0x00007fa0 + 0x10000) 
#define LEON_MEM_LOAD_FILE_INDEX    (LHB_ROM_BASE_ADR + 0x00007f80 + 0x10000) 
#define LEON_MEM_LOAD_FILE_OFFSET   (LHB_ROM_BASE_ADR + 0x00007f84 + 0x10000) 
#define LEON_MEM_LOAD_START         (LHB_ROM_BASE_ADR + 0x00007f88 + 0x10000) 
#define LEON_MEM_LOAD_LEN           (LHB_ROM_BASE_ADR + 0x00007f8C + 0x10000) 
#define LEON_MEM_LOAD_B_ENDIAN      (LHB_ROM_BASE_ADR + 0x00007f90 + 0x10000) 
#define LEON_INTERFACE_CONFIGURED   (LHB_ROM_BASE_ADR + 0x00007f9c + 0x10000) 
#define DEBUG_MSG_INT               (LHB_ROM_BASE_ADR + 0x00007f7c + 0x10000) 
#define DEBUG_TEST_STATE            (LHB_ROM_BASE_ADR + 0x00007f78 + 0x10000) 
#define VCS_HOOK_PARAM1             (LHB_ROM_BASE_ADR + 0x00007f6C + 0x10000) 
#define VCS_HOOK_PARAM2             (LHB_ROM_BASE_ADR + 0x00007f68 + 0x10000) 
#define VCS_HOOK_PARAM3             (LHB_ROM_BASE_ADR + 0x00007f64 + 0x10000) 
#define VCS_HOOK_PARAM4             (LHB_ROM_BASE_ADR + 0x00007f60 + 0x10000) 
#define VCS_HOOK_PARAM5             (LHB_ROM_BASE_ADR + 0x00007f5C + 0x10000) 
#define VCS_HOOK_PARAM6             (LHB_ROM_BASE_ADR + 0x00007f58 + 0x10000) 
#define VCS_HOOK_FCALL              (LHB_ROM_BASE_ADR + 0x00007f54 + 0x10000) 
#define ROM_READY_ADR               (LHB_ROM_BASE_ADR + 0x00007f50 + 0x10000) 
#define SHAVE_STALL_PROFILE         (LHB_ROM_BASE_ADR + 0x00007f4c + 0x10000) 
#define MATCH_ADR_VALUE             (LHB_ROM_BASE_ADR + 0x00007f3c + 0x10000) 
#define MATCH_ADR_MASK              (LHB_ROM_BASE_ADR + 0x00007f38 + 0x10000) 
#define MATCH_FLAGS                 (LHB_ROM_BASE_ADR + 0x00007f34 + 0x10000) 
#define MATCH_FLAG_READ             (1 << 0) 
#define MATCH_FLAG_WRITE            (1 << 1) 
#define MATCH_FLAG_BUS0             (1 << 2) 
#define MATCH_FLAG_BUS1             (1 << 3) 
#define MATCH_FLAG_BUS2             (1 << 4) 
#define MATCH_FLAG_SILENT           (1 << 27) 
#define MATCH_FLAG_HRESP_OK         (1 << 28) // if all 4 are 0 then it will only match OK for backward compatibility 
#define MATCH_FLAG_HRESP_ERROR      (1 << 29) 
#define MATCH_FLAG_HRESP_RETRY      (1 << 30) 
#define MATCH_FLAG_HRESP_SPLIT      (1 << 31) 
#define MATCH_EXPECTED_COUNT        (LHB_ROM_BASE_ADR + 0x00007f30 + 0x10000) 
#define MATCH_START_TEST            (LHB_ROM_BASE_ADR + 0x00007f2c + 0x10000) 
#define MATCH_STOP_TEST             (LHB_ROM_BASE_ADR + 0x00007f28 + 0x10000) 
#define MATCH_EXPECTED_SIZE         (LHB_ROM_BASE_ADR + 0x00007f24 + 0x10000) 
#define MATCH_DATAVALUE_3           (LHB_ROM_BASE_ADR + 0x00007f1c + 0x10000) 
#define MATCH_DATAVALUE_2           (LHB_ROM_BASE_ADR + 0x00007f18 + 0x10000) 
#define MATCH_DATAVALUE_1           (LHB_ROM_BASE_ADR + 0x00007f14 + 0x10000) 
#define MATCH_DATAVALUE_0           (LHB_ROM_BASE_ADR + 0x00007f10 + 0x10000) 
#define MATCH_DATAMASK_3            (LHB_ROM_BASE_ADR + 0x00007f0c + 0x10000) 
#define MATCH_DATAMASK_2            (LHB_ROM_BASE_ADR + 0x00007f08 + 0x10000) 
#define MATCH_DATAMASK_1            (LHB_ROM_BASE_ADR + 0x00007f04 + 0x10000) 
#define MATCH_DATAMASK_0            (LHB_ROM_BASE_ADR + 0x00007f00 + 0x10000) 
#define MATCH_EXPECTED_COUNT_MIN    (LHB_ROM_BASE_ADR + 0x000071fc + 0x10000) 
#define MATCH_EXPECTED_COUNT_MAX    (LHB_ROM_BASE_ADR + 0x000071f8 + 0x10000) 
#endif /* _KEEMBAY_CONSTANTS_INC_ */


