CYCLES = [
  7, 6, 2, 8, 3, 3, 5, 5, 3, 2, 2, 2, 4, 4, 6, 6,
  2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 6, 7,
  6, 6, 2, 8, 3, 3, 5, 5, 4, 2, 2, 2, 4, 4, 6, 6,
  2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 6, 7,
  6, 6, 2, 8, 3, 3, 5, 5, 3, 2, 2, 2, 3, 4, 6, 6,
  2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 6, 7,
  6, 6, 2, 8, 3, 3, 5, 5, 4, 2, 2, 2, 5, 4, 6, 6,
  2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 6, 7,
  2, 6, 2, 6, 3, 3, 3, 3, 2, 2, 2, 2, 4, 4, 4, 4,
  2, 6, 2, 6, 4, 4, 4, 4, 2, 4, 2, 5, 5, 4, 5, 5,
  2, 6, 2, 6, 3, 3, 3, 3, 2, 2, 2, 2, 4, 4, 4, 4,
  2, 5, 2, 5, 4, 4, 4, 4, 2, 4, 2, 4, 4, 4, 4, 4,
  2, 6, 2, 8, 3, 3, 5, 5, 2, 2, 2, 2, 4, 4, 6, 6,
  2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7,
  2, 6, 3, 8, 3, 3, 5, 5, 2, 2, 2, 2, 4, 4, 6, 6,
  2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7,
]

OPELAND_DICT = {
  0xA9 => ["LDA", "immediate", CYCLES[0xA9]],
  0xA5 => ["LDA", "zeroPage", CYCLES[0xA5]],
  0xAD => ["LDA", "absolute", CYCLES[0xAD]],
  0xB5 => ["LDA", "zeroPageX", CYCLES[0xB5]],
  0xBD => ["LDA", "absoluteX", CYCLES[0xBD]],
  0xB9 => ["LDA", "absoluteY", CYCLES[0xB9]],
  0xA1 => ["LDA", "preIndexedIndirect", CYCLES[0xA1]],
  0xB1 => ["LDA", "postIndexedIndirect", CYCLES[0xB1]],
  0xA2 => ["LDX", "immediate", CYCLES[0xA2]],
  0xA6 => ["LDX", "zeroPage", CYCLES[0xA6]],
  0xAE => ["LDX", "absolute", CYCLES[0xAE]],
  0xB6 => ["LDX", "zeroPageY", CYCLES[0xB6]],
  0xBE => ["LDX", "absoluteY", CYCLES[0xBE]],
  0xA0 => ["LDY", "immediate", CYCLES[0xA0]],
  0xA4 => ["LDY", "zeroPage", CYCLES[0xA4]],
  0xAC => ["LDY", "absolute", CYCLES[0xAC]],
  0xB4 => ["LDY", "zeroPageX", CYCLES[0xB4]],
  0xBC => ["LDY", "absoluteX", CYCLES[0xBC]],
  0x85 => ["STA", "zeroPage", CYCLES[0x85]],
  0x8D => ["STA", "absolute", CYCLES[0x8D]],
  0x95 => ["STA", "zeroPageX", CYCLES[0x95]],
  0x9D => ["STA", "absoluteX", CYCLES[0x9D]],
  0x99 => ["STA", "absoluteY", CYCLES[0x99]],
  0x81 => ["STA", "preIndexedIndirect", CYCLES[0x81]],
  0x91 => ["STA", "postIndexedIndirect", CYCLES[0x91]],
  0x86 => ["STX", "zeroPage", CYCLES[0x86]],
  0x8E => ["STX", "absolute", CYCLES[0x8E]],
  0x96 => ["STX", "zeroPageY", CYCLES[0x96]],
  0x84 => ["STY", "zeroPage", CYCLES[0x84]],
  0x8C => ["STY", "absolute", CYCLES[0x8C]],
  0x94 => ["STY", "zeroPageX", CYCLES[0x94]],
  0x8A => ["TXA", "implied", CYCLES[0x8A]],
  0x98 => ["TYA", "implied", CYCLES[0x98]],
  0x9A => ["TXS", "implied", CYCLES[0x9A]],
  0xA8 => ["TAY", "implied", CYCLES[0xA8]],
  0xAA => ["TAX", "implied", CYCLES[0xAA]],
  0xBA => ["TSX", "implied", CYCLES[0xBA]],
  0x08 => ["PHP", "implied", CYCLES[0x08]],
  0x28 => ["PLP", "implied", CYCLES[0x28]],
  0x48 => ["PHA", "implied", CYCLES[0x48]],
  0x68 => ["PLA", "implied", CYCLES[0x68]],
  0x69 => ["ADC", "immediate", CYCLES[0x69]],
  0x65 => ["ADC", "zeroPage", CYCLES[0x65]],
  0x6D => ["ADC", "absolute", CYCLES[0x6D]],
  0x75 => ["ADC", "zeroPageX", CYCLES[0x75]],
  0x7D => ["ADC", "absoluteX", CYCLES[0x7D]],
  0x79 => ["ADC", "absoluteY", CYCLES[0x79]],
  0x61 => ["ADC", "preIndexedIndirect", CYCLES[0x61]],
  0x71 => ["ADC", "postIndexedIndirect", CYCLES[0x71]],
  0xE9 => ["SBC", "immediate", CYCLES[0xE9]],
  0xE5 => ["SBC", "zeroPage", CYCLES[0xE5]],
  0xED => ["SBC", "absolute", CYCLES[0xED]],
  0xF5 => ["SBC", "zeroPageX", CYCLES[0xF5]],
  0xFD => ["SBC", "absoluteX", CYCLES[0xFD]],
  0xF9 => ["SBC", "absoluteY", CYCLES[0xF9]],
  0xE1 => ["SBC", "preIndexedIndirect", CYCLES[0xE1]],
  0xF1 => ["SBC", "postIndexedIndirect", CYCLES[0xF1]],
  0xE0 => ["CPX", "immediate", CYCLES[0xE0]],
  0xE4 => ["CPX", "zeroPage", CYCLES[0xE4]],
  0xEC => ["CPX", "absolute", CYCLES[0xEC]],
  0xC0 => ["CPY", "immediate", CYCLES[0xC0]],
  0xC4 => ["CPY", "zeroPage", CYCLES[0xC4]],
  0xCC => ["CPY", "absolute", CYCLES[0xCC]],
  0xC9 => ["CMP", "immediate", CYCLES[0xC9]],
  0xC5 => ["CMP", "zeroPage", CYCLES[0xC5]],
  0xCD => ["CMP", "absolute", CYCLES[0xCD]],
  0xD5 => ["CMP", "zeroPageX", CYCLES[0xD5]],
  0xDD => ["CMP", "absoluteX", CYCLES[0xDD]],
  0xD9 => ["CMP", "absoluteY", CYCLES[0xD9]],
  0xC1 => ["CMP", "preIndexedIndirect", CYCLES[0xC1]],
  0xD1 => ["CMP", "postIndexedIndirect", CYCLES[0xD1]],
  0x29 => ["AND", "immediate", CYCLES[0x29]],
  0x25 => ["AND", "zeroPage", CYCLES[0x25]],
  0x2D => ["AND", "absolute", CYCLES[0x2D]],
  0x35 => ["AND", "zeroPageX", CYCLES[0x35]],
  0x3D => ["AND", "absoluteX", CYCLES[0x3D]],
  0x39 => ["AND", "absoluteY", CYCLES[0x39]],
  0x21 => ["AND", "preIndexedIndirect", CYCLES[0x21]],
  0x31 => ["AND", "postIndexedIndirect", CYCLES[0x31]],
  0x49 => ["EOR", "immediate", CYCLES[0x49]],
  0x45 => ["EOR", "zeroPage", CYCLES[0x45]],
  0x4D => ["EOR", "absolute", CYCLES[0x4D]],
  0x55 => ["EOR", "zeroPageX", CYCLES[0x55]],
  0x5D => ["EOR", "absoluteX", CYCLES[0x5D]],
  0x59 => ["EOR", "absoluteY", CYCLES[0x59]],
  0x41 => ["EOR", "preIndexedIndirect", CYCLES[0x41]],
  0x51 => ["EOR", "postIndexedIndirect", CYCLES[0x51]],
  0x09 => ["ORA", "immediate", CYCLES[0x09]],
  0x05 => ["ORA", "zeroPage", CYCLES[0x05]],
  0x0D => ["ORA", "absolute", CYCLES[0x0D]],
  0x15 => ["ORA", "zeroPageX", CYCLES[0x15]],
  0x1D => ["ORA", "absoluteX", CYCLES[0x1D]],
  0x19 => ["ORA", "absoluteY", CYCLES[0x19]],
  0x01 => ["ORA", "preIndexedIndirect", CYCLES[0x01]],
  0x11 => ["ORA", "postIndexedIndirect", CYCLES[0x11]],
  0x24 => ["BIT", "zeroPage", CYCLES[0x24]],
  0x2C => ["BIT", "absolute", CYCLES[0x2C]],
  0x0A => ["ASL", "accumulator", CYCLES[0x0A]],
  0x06 => ["ASL", "zeroPage", CYCLES[0x06]],
  0x0E => ["ASL", "absolute", CYCLES[0x0E]],
  0x16 => ["ASL", "zeroPageX", CYCLES[0x16]],
  0x1E => ["ASL", "absoluteX", CYCLES[0x1E]],
  0x4A => ["LSR", "accumulator", CYCLES[0x4A]],
  0x46 => ["LSR", "zeroPage", CYCLES[0x46]],
  0x4E => ["LSR", "absolute", CYCLES[0x4E]],
  0x56 => ["LSR", "zeroPageX", CYCLES[0x56]],
  0x5E => ["LSR", "absoluteX", CYCLES[0x5E]],
  0x2A => ["ROL", "accumulator", CYCLES[0x2A]],
  0x26 => ["ROL", "zeroPage", CYCLES[0x26]],
  0x2E => ["ROL", "absolute", CYCLES[0x2E]],
  0x36 => ["ROL", "zeroPageX", CYCLES[0x36]],
  0x3E => ["ROL", "absoluteX", CYCLES[0x3E]],
  0x6A => ["ROR", "accumulator", CYCLES[0x6A]],
  0x66 => ["ROR", "zeroPage", CYCLES[0x66]],
  0x6E => ["ROR", "absolute", CYCLES[0x6E]],
  0x76 => ["ROR", "zeroPageX", CYCLES[0x76]],
  0x7E => ["ROR", "absoluteX", CYCLES[0x7E]],
  0xE8 => ["INX", "implied", CYCLES[0xE8]],
  0xC8 => ["INY", "implied", CYCLES[0xC8]],
  0xE6 => ["INC", "zeroPage", CYCLES[0xE6]],
  0xEE => ["INC", "absolute", CYCLES[0xEE]],
  0xF6 => ["INC", "zeroPageX", CYCLES[0xF6]],
  0xFE => ["INC", "absoluteX", CYCLES[0xFE]],
  0xCA => ["DEX", "implied", CYCLES[0xCA]],
  0x88 => ["DEY", "implied", CYCLES[0x88]],
  0xC6 => ["DEC", "zeroPage", CYCLES[0xC6]],
  0xCE => ["DEC", "absolute", CYCLES[0xCE]],
  0xD6 => ["DEC", "zeroPageX", CYCLES[0xD6]],
  0xDE => ["DEC", "absoluteX", CYCLES[0xDE]],
  0x18 => ["CLC", "implied", CYCLES[0x18]],
  0x58 => ["CLI", "implied", CYCLES[0x58]],
  0xB8 => ["CLV", "implied", CYCLES[0xB8]],
  0x38 => ["SEC", "implied", CYCLES[0x38]],
  0x78 => ["SEI", "implied", CYCLES[0x78]],
  0xEA => ["NOP", "implied", CYCLES[0xEA]],
  0x00 => ["BRK", "implied", CYCLES[0x00]],
  0x20 => ["JSR", "absolute", CYCLES[0x20]],
  0x4C => ["JMP", "absolute", CYCLES[0x4C]],
  0x6C => ["JMP", "indirectAbsolute", CYCLES[0x6C]],
  0x40 => ["RTI", "implied", CYCLES[0x40]],
  0x60 => ["RTS", "implied", CYCLES[0x60]],
  0x10 => ["BPL", "relative", CYCLES[0x10]],
  0x30 => ["BMI", "relative", CYCLES[0x30]],
  0x50 => ["BVC", "relative", CYCLES[0x50]],
  0x70 => ["BVS", "relative", CYCLES[0x70]],
  0x90 => ["BCC", "relative", CYCLES[0x90]],
  0xB0 => ["BCS", "relative", CYCLES[0xB0]],
  0xD0 => ["BNE", "relative", CYCLES[0xD0]],
  0xF0 => ["BEQ", "relative", CYCLES[0xF0]],
  0xF8 => ["SED", "implied", CYCLES[0xF8]],
  0xD8 => ["CLD", "implied", CYCLES[0xD8]],
  0x1A => ["NOP", "implied", CYCLES[0x1A]],
  0x3A => ["NOP", "implied", CYCLES[0x3A]],
  0x5A => ["NOP", "implied", CYCLES[0x5A]],
  0x7A => ["NOP", "implied", CYCLES[0x7A]],
  0xDA => ["NOP", "implied", CYCLES[0xDA]],
  0xFA => ["NOP", "implied", CYCLES[0xFA]],
  0x02 => ["NOP", "implied", CYCLES[0x02]],
  0x12 => ["NOP", "implied", CYCLES[0x12]],
  0x22 => ["NOP", "implied", CYCLES[0x22]],
  0x32 => ["NOP", "implied", CYCLES[0x32]],
  0x42 => ["NOP", "implied", CYCLES[0x42]],
  0x52 => ["NOP", "implied", CYCLES[0x52]],
  0x62 => ["NOP", "implied", CYCLES[0x62]],
  0x72 => ["NOP", "implied", CYCLES[0x72]],
  0x92 => ["NOP", "implied", CYCLES[0x92]],
  0xB2 => ["NOP", "implied", CYCLES[0xB2]],
  0xD2 => ["NOP", "implied", CYCLES[0xD2]],
  0xF2 => ["NOP", "implied", CYCLES[0xF2]],
  0x80 => ["NOPD", "implied", CYCLES[0x80]],
  0x82 => ["NOPD", "implied", CYCLES[0x82]],
  0x89 => ["NOPD", "implied", CYCLES[0x89]],
  0xC2 => ["NOPD", "implied", CYCLES[0xC2]],
  0xE2 => ["NOPD", "implied", CYCLES[0xE2]],
  0x04 => ["NOPD", "implied", CYCLES[0x04]],
  0x44 => ["NOPD", "implied", CYCLES[0x44]],
  0x64 => ["NOPD", "implied", CYCLES[0x64]],
  0x14 => ["NOPD", "implied", CYCLES[0x14]],
  0x34 => ["NOPD", "implied", CYCLES[0x34]],
  0x54 => ["NOPD", "implied", CYCLES[0x54]],
  0x74 => ["NOPD", "implied", CYCLES[0x74]],
  0xD4 => ["NOPD", "implied", CYCLES[0xD4]],
  0xF4 => ["NOPD", "implied", CYCLES[0xF4]],
  0x0C => ["NOPI", "implied", CYCLES[0x0C]],
  0x1C => ["NOPI", "implied", CYCLES[0x1C]],
  0x3C => ["NOPI", "implied", CYCLES[0x3C]],
  0x5C => ["NOPI", "implied", CYCLES[0x5C]],
  0x7C => ["NOPI", "implied", CYCLES[0x7C]],
  0xDC => ["NOPI", "implied", CYCLES[0xDC]],
  0xFC => ["NOPI", "implied", CYCLES[0xFC]],
  0xA7 => ["LAX", "zeroPage", CYCLES[0xA7]],
  0xB7 => ["LAX", "zeroPageY", CYCLES[0xB7]],
  0xAF => ["LAX", "absolute", CYCLES[0xAF]],
  0xBF => ["LAX", "absoluteY", CYCLES[0xBF]],
  0xA3 => ["LAX", "preIndexedIndirect", CYCLES[0xA3]],
  0xB3 => ["LAX", "postIndexedIndirect", CYCLES[0xB3]],
  0x87 => ["SAX", "zeroPage", CYCLES[0x87]],
  0x97 => ["SAX", "zeroPageY", CYCLES[0x97]],
  0x8F => ["SAX", "absolute", CYCLES[0x8F]],
  0x83 => ["SAX", "preIndexedIndirect", CYCLES[0x83]],
  0xEB => ["SBC", "immediate", CYCLES[0xEB]],
  0xC7 => ["DCP", "zeroPage", CYCLES[0xC7]],
  0xD7 => ["DCP", "zeroPageX", CYCLES[0xD7]],
  0xCF => ["DCP", "absolute", CYCLES[0xCF]],
  0xDF => ["DCP", "absoluteX", CYCLES[0xDF]],
  0xDB => ["DCP", "absoluteY", CYCLES[0xD8]],
  0xC3 => ["DCP", "preIndexedIndirect", CYCLES[0xC3]],
  0xD3 => ["DCP", "postIndexedIndirect", CYCLES[0xD3]],
  0xE7 => ["ISB", "zeroPage", CYCLES[0xE7]],
  0xF7 => ["ISB", "zeroPageX", CYCLES[0xF7]],
  0xEF => ["ISB", "absolute", CYCLES[0xEF]],
  0xFF => ["ISB", "absoluteX", CYCLES[0xFF]],
  0xFB => ["ISB", "absoluteY", CYCLES[0xF8]],
  0xE3 => ["ISB", "preIndexedIndirect", CYCLES[0xE3]],
  0xF3 => ["ISB", "postIndexedIndirect", CYCLES[0xF3]],
  0x07 => ["SLO", "zeroPage", CYCLES[0x07]],
  0x17 => ["SLO", "zeroPageX", CYCLES[0x17]],
  0x0F => ["SLO", "absolute", CYCLES[0x0F]],
  0x1F => ["SLO", "absoluteX", CYCLES[0x1F]],
  0x1B => ["SLO", "absoluteY", CYCLES[0x1B]],
  0x03 => ["SLO", "preIndexedIndirect", CYCLES[0x03]],
  0x13 => ["SLO", "postIndexedIndirect", CYCLES[0x13]],
  0x27 => ["RLA", "zeroPage", CYCLES[0x27]],
  0x37 => ["RLA", "zeroPageX", CYCLES[0x37]],
  0x2F => ["RLA", "absolute", CYCLES[0x2F]],
  0x3F => ["RLA", "absoluteX", CYCLES[0x3F]],
  0x3B => ["RLA", "absoluteY", CYCLES[0x3B]],
  0x23 => ["RLA", "preIndexedIndirect", CYCLES[0x23]],
  0x33 => ["RLA", "postIndexedIndirect", CYCLES[0x33]],
  0x47 => ["SRE", "zeroPage", CYCLES[0x47]],
  0x57 => ["SRE", "zeroPageX", CYCLES[0x57]],
  0x4F => ["SRE", "absolute", CYCLES[0x4F]],
  0x5F => ["SRE", "absoluteX", CYCLES[0x5F]],
  0x5B => ["SRE", "absoluteY", CYCLES[0x5B]],
  0x43 => ["SRE", "preIndexedIndirect", CYCLES[0x43]],
  0x53 => ["SRE", "postIndexedIndirect", CYCLES[0x53]],
  0x67 => ["RRA", "zeroPage", CYCLES[0x67]],
  0x77 => ["RRA", "zeroPageX", CYCLES[0x77]],
  0x6F => ["RRA", "absolute", CYCLES[0x6F]],
  0x7F => ["RRA", "absoluteX", CYCLES[0x7F]],
  0x7B => ["RRA", "absoluteY", CYCLES[0x7B]],
  0x63 => ["RRA", "preIndexedIndirect", CYCLES[0x63]],
  0x73 => ["RRA", "postIndexedIndirect", CYCLES[0x73]],
}
