
---------- Begin Simulation Statistics ----------
final_tick                               92859042582000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  13129                       # Simulator instruction rate (inst/s)
host_mem_usage                                 826992                       # Number of bytes of host memory used
host_op_rate                                    21275                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   761.68                       # Real time elapsed on the host
host_tick_rate                              102335323                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16204568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077947                       # Number of seconds simulated
sim_ticks                                 77947155750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2085290                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4172663                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2026861                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       168329                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4362777                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1622664                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2026861                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       404197                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4370400                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             182                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        24331                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          12819949                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9371495                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       168332                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        480437                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     15553037                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204550                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    153796657                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.105363                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.646039                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    147103633     95.65%     95.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3157642      2.05%     97.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1314207      0.85%     98.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       907877      0.59%     99.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       549073      0.36%     99.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        90772      0.06%     99.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       149897      0.10%     99.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        43119      0.03%     99.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       480437      0.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    153796657                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204186                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575705     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204550                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      15.589429                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                15.589429                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     149603932                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       33274166                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1658333                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2673555                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         168475                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1788981                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4671362                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44514                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1598872                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1623                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4370400                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2981626                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             152631850                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17676                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               24000488                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1080                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          336950                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.028034                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3091877                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1622846                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.153954                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    155893285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.246535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.279626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        149573292     95.95%     95.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           149150      0.10%     96.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           610500      0.39%     96.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           340554      0.22%     96.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           498920      0.32%     96.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           414951      0.27%     97.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1148218      0.74%     97.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           179988      0.12%     98.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2977712      1.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    155893285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       181095                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2330222                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.156573                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6574177                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1598872                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       112358785                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6849432                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4296                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2365664                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     31751933                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4975305                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       170121                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24408774                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         471702                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        685209                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         168475                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1796543                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       148208                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        31942                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          199                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3282375                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1303851                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          199                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        88494                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        92601                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          27754592                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23802201                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.629743                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17478264                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.152682                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23810803                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         32872607                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19867874                       # number of integer regfile writes
system.switch_cpus.ipc                       0.064146                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.064146                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        13685      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      17915570     72.89%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1949      0.01%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4990846     20.31%     93.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1656846      6.74%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24578896                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              258225                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010506                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           64308     24.90%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          62183     24.08%     48.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        131734     51.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       24823436                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    205323463                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23802201                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     47299420                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           31751933                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24578896                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     15547297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        14162                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     28005505                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    155893285                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.157665                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.685219                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    144023531     92.39%     92.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5956115      3.82%     96.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2728267      1.75%     97.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1420402      0.91%     98.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       797323      0.51%     99.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       415609      0.27%     99.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       309675      0.20%     99.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       159250      0.10%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        83113      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    155893285                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.157664                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2981811                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   187                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       448997                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       670825                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6849432                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2365664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12499271                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                155894290                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       141452977                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622243                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        6346044                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2110074                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         370596                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         86470                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      86413798                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       32485657                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     41009125                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3571176                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1917371                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         168475                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8590574                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         20386763                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     49258569                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11434689                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            185073807                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            65615037                       # The number of ROB writes
system.switch_cpus.timesIdled                      16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2090936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       607773                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4182915                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         607773                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92859042582000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2008269                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       137667                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1947623                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79104                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79104                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2008269                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6260036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6260036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6260036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    142402560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    142402560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               142402560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2087373                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2087373    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2087373                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5245828500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10851404250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  77947155750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92859042582000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92859042582000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92859042582000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2012263                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       278113                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3923500                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79715                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79715                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            18                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2012246                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6274857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6274893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142873984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142875136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2110677                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8810688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4202656                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.144616                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.351714                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3594883     85.54%     85.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 607773     14.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4202656                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2231901500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3137935500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             25500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92859042582000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         4606                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4606                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         4606                       # number of overall hits
system.l2.overall_hits::total                    4606                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2087352                       # number of demand (read+write) misses
system.l2.demand_misses::total                2087373                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2087352                       # number of overall misses
system.l2.overall_misses::total               2087373                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1515000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 169808332000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     169809847000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1515000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 169808332000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    169809847000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2091958                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2091979                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2091958                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2091979                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.997798                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997798                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.997798                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997798                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81351.076388                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81350.983748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81351.076388                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81350.983748                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              137667                       # number of writebacks
system.l2.writebacks::total                    137667                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2087352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2087369                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2087352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2087369                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 148934812000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 148936157000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 148934812000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 148936157000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.997798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997796                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.997798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997796                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71351.076388                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71351.139640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71351.076388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71351.139640                       # average overall mshr miss latency
system.l2.replacements                        2110677                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       140446                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           140446                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       140446                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       140446                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       582386                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        582386                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          611                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   611                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79104                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6766044000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6766044000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79715                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79715                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.992335                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992335                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85533.525485                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85533.525485                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5975004000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5975004000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.992335                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992335                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75533.525485                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75533.525485                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         3995                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3995                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      2008248                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2008251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 163042288000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 163042288000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2012243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2012246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.998015                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998015                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81186.331569                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81186.210289                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2008248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2008248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 142959808000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 142959808000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.998015                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998013                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71186.331569                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71186.331569                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92859042582000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.907884                       # Cycle average of tags in use
system.l2.tags.total_refs                     3597463                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2110677                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.704412                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.818102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.001043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.004230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.013803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2028.070706                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.990269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999467                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  35576045                       # Number of tag accesses
system.l2.tags.data_accesses                 35576045                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92859042582000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    133590528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          133591872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8810688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8810688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2087352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2087373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       137667                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             137667                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst               821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              2463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        13958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1713860201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1713877443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst          821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        13958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            14779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113034118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113034118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113034118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             2463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        13958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1713860201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1826911561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    137660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2087208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000332270500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8553                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8553                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4210540                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             129252                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2087369                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     137667                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2087369                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   137667                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    144                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            147393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            138429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            129944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            120714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            114939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            114929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            114110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            114183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            129606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            140461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           136136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           132691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           128605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           123967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           142041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           159077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8771                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22898439750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10436125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             62033908500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10970.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29720.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1820431                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  118485                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2087369                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               137667                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  952599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  847057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  257318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   30249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       285933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    497.974896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   297.124607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   416.851120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        56301     19.69%     19.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        75654     26.46%     46.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16029      5.61%     51.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12121      4.24%     55.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8996      3.15%     59.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8591      3.00%     62.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7277      2.55%     64.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6153      2.15%     66.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        94811     33.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       285933                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     244.017538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    135.233078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    343.284525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4327     50.59%     50.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1727     20.19%     70.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         1259     14.72%     85.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          359      4.20%     89.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          254      2.97%     92.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           99      1.16%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          104      1.22%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           49      0.57%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           39      0.46%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           37      0.43%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           42      0.49%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           38      0.44%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           67      0.78%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           49      0.57%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           39      0.46%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           32      0.37%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           18      0.21%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           10      0.12%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8553                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.091430                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.085639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.452167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8174     95.57%     95.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               79      0.92%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              209      2.44%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               80      0.94%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8553                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              133582400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8808320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               133591616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8810688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1713.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1713.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   77947028500                       # Total gap between requests
system.mem_ctrls.avgGap                      35031.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    133581312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8808320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 13958.174477713384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1713741966.781129121780                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113003738.433393701911                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2087352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       137667                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       644250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  62033264250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1909573111250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37897.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29718.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13870957.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            843276840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            448197090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7801049760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          362544660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6152546400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33662472330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1584302400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        50854389480                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.421362                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3712209500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2602600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  71632335500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1198327620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            636918645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7101736740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          355883940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6152546400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32433838470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2618976480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        50498228295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        647.852097                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6265592000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2602600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  69078953000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    77947145000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92859042582000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2981599                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2981611                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2981599                       # number of overall hits
system.cpu.icache.overall_hits::total         2981611                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2064500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2064500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2981626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2981639                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2981626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2981639                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2981599                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2981611                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2981626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2981639                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73732.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92859042582000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.015104                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000839                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.014265                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000028                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5963296                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5963296                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92859042582000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92859042582000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92859042582000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92859042582000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92859042582000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92859042582000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92859042582000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3271937                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3271938                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3271937                       # number of overall hits
system.cpu.dcache.overall_hits::total         3271938                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2419062                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2419065                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2419062                       # number of overall misses
system.cpu.dcache.overall_misses::total       2419065                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 196543711824                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 196543711824                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 196543711824                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 196543711824                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5690999                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5691003                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5690999                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5691003                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.425068                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.425068                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.425068                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.425068                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81247.901800                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81247.801040                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81247.901800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81247.801040                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9679296                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            349994                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.655606                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       140446                       # number of writebacks
system.cpu.dcache.writebacks::total            140446                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       327104                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       327104                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       327104                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       327104                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2091958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2091958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2091958                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2091958                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 173387585824                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 173387585824                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 173387585824                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 173387585824                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.367591                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.367590                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.367591                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.367590                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82882.919171                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82882.919171                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82882.919171                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82882.919171                       # average overall mshr miss latency
system.cpu.dcache.replacements                2090936                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2289840                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2289841                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2339346                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2339349                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 189567402000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 189567402000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4629186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4629190                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.505347                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.505347                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81034.358321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81034.254402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       327103                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       327103                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2012243                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2012243                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 166490997500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 166490997500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.434686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.434686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82739.011889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82739.011889                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982097                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982097                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79716                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79716                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6976309824                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6976309824                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075075                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075075                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87514.549451                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87514.549451                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79715                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79715                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6896588324                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6896588324                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86515.565753                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86515.565753                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92859042582000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.859303                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5362578                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2090936                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.564678                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.859301                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          785                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13473966                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13473966                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               93065164033500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  19488                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827128                       # Number of bytes of host memory used
host_op_rate                                    31370                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2052.55                       # Real time elapsed on the host
host_tick_rate                              100422142                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      64387774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.206121                       # Number of seconds simulated
sim_ticks                                206121451500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5692541                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11385125                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5450853                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       404210                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     11139795                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4124141                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5450853                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1326712                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        11158398                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             632                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        57644                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          36249722                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26817282                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       404255                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1485510                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     36756115                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183206                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    407281116                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.118305                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.690475                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    387651927     95.18%     95.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      9228111      2.27%     97.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3813463      0.94%     98.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2668146      0.66%     99.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1570364      0.39%     99.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       197239      0.05%     99.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       492492      0.12%     99.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       173864      0.04%     99.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1485510      0.36%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    407281116                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410174                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222063     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410174     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550969      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183206                       # Class of committed instruction
system.switch_cpus.commit.refs               13961143                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      13.741430                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                13.741430                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     395565894                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       88652071                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4409893                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6732150                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         404585                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5129697                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13088820                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                120045                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4974547                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4319                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            11158398                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8202898                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             403356161                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         47285                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               63965001                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         4923                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          809170                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.027068                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8476505                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4124773                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.155163                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    412242219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.244952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.270819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        395448508     95.93%     95.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           347984      0.08%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1816618      0.44%     96.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           804420      0.20%     96.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1474495      0.36%     97.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1234717      0.30%     97.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2975374      0.72%     98.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           459732      0.11%     98.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7680371      1.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    412242219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       428410                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6621165                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.165059                       # Inst execution rate
system.switch_cpus.iew.exec_refs             18860748                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4974547                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       302092432                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17874254                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        11919                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7146049                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     84923672                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13886201                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       434514                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68044393                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1211244                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2412515                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         404585                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5588933                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       390909                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       130363                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          474                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      7464089                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3595057                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          474                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       216890                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       211520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          77649911                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              66545193                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.612272                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          47542862                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.161422                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               66567161                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         94946308                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        54937102                       # number of integer regfile writes
system.switch_cpus.ipc                       0.072773                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.072773                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        34518      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      49361364     72.08%     72.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         5336      0.01%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13921500     20.33%     92.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5156191      7.53%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68478909                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              747546                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010916                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          166722     22.30%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         173377     23.19%     45.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        407447     54.50%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       69191937                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    549982677                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     66545193                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    121664566                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           84923672                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68478909                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     36740434                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        35096                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     64671683                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    412242219                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.166113                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.693953                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    378136682     91.73%     91.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     18044924      4.38%     96.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      7472057      1.81%     97.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3805990      0.92%     98.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2150151      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1157575      0.28%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       855004      0.21%     99.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       405290      0.10%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       214546      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    412242219                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.166113                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8203575                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   678                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1514187                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2173029                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17874254                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7146049                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        34860463                       # number of misc regfile reads
system.switch_cpus.numCycles                412242903                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       367962726                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917994                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       19527899                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5641768                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         945094                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        201334                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     231201950                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       86710743                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    108645275                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9366675                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        9472713                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         404585                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      28866465                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         47727254                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    133584869                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          33036963                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            490734927                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           174846740                       # The number of ROB writes
system.switch_cpus.timesIdled                      20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5706303                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1666433                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11412609                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1666433                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 206121451500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5474084                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       401677                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5290864                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218499                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218498                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5474085                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17077707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17077707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17077707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    390032576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    390032576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               390032576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5692584                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5692584    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5692584                       # Request fanout histogram
system.membus.reqLayer2.occupancy         14434673000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        29659543000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 206121451500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 206121451500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 206121451500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 206121451500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5486322                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       811768                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10673992                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           219983                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          219982                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5486322                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17118911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17118913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    391449152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              391449216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5779457                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25707392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11485763                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.145087                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.352188                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9819330     85.49%     85.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1666433     14.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11485763                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6116394500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8559454500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 206121451500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        13722                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13722                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        13722                       # number of overall hits
system.l2.overall_hits::total                   13722                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      5692583                       # number of demand (read+write) misses
system.l2.demand_misses::total                5692584                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      5692583                       # number of overall misses
system.l2.overall_misses::total               5692584                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst        84000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 465662984500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     465663068500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst        84000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 465662984500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    465663068500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      5706305                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5706306                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5706305                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5706306                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.997595                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997595                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.997595                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997595                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        84000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81801.703111                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81801.703497                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        84000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81801.703111                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81801.703497                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              401678                       # number of writebacks
system.l2.writebacks::total                    401678                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      5692583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5692584                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5692583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5692584                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst        74000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 408737174500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 408737248500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst        74000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 408737174500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 408737248500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.997595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997595                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.997595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997595                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        74000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71801.706624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71801.707010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71801.706624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71801.707010                       # average overall mshr miss latency
system.l2.replacements                        5779457                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       410090                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           410090                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       410090                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       410090                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1579519                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1579519                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1484                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1484                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       218499                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218499                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  18797405000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18797405000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       219983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            219983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.993254                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993254                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86029.707230                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86029.707230                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       218499                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         218499                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  16612425000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16612425000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.993254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76029.752997                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76029.752997                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst        84000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total        84000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        84000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        84000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst        74000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total        74000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        74000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        74000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        12238                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12238                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5474084                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5474084                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 446865579500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 446865579500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5486322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5486322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.997769                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.997769                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81632.941603                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81632.941603                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5474084                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5474084                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 392124749500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 392124749500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.997769                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.997769                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71632.943429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71632.943429                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 206121451500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     9836154                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5781505                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.701314                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.202500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2024.797245                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.988671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          356                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1692                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  97080329                       # Number of tag accesses
system.l2.tags.data_accesses                 97080329                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 206121451500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    364325248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          364325312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25707328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25707328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      5692582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5692583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       401677                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             401677                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst          310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1767527083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1767527394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst          310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      124719324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124719324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      124719324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst          310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1767527083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1892246717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    400748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   5690508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000528454500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24862                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24862                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11483705                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             376341                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5692584                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     401677                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5692584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   401677                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2075                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   929                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            387870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            381084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            376343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            371121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            364425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            353240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            338634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            325915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            348168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            363798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           350831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           338580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           327120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           314796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           353917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           394667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25430                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  64854650250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28452545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            171551694000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11396.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30146.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4939300                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  343217                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5692584                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               401677                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2491835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2316962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  790881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   90831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       808745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    482.032621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   283.513483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   416.328612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       169015     20.90%     20.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       220815     27.30%     48.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        46408      5.74%     53.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32324      4.00%     57.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23109      2.86%     60.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23187      2.87%     63.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18492      2.29%     65.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16375      2.02%     67.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       259020     32.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       808745                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     228.888746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    103.614178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    505.561807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         19519     78.51%     78.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         3349     13.47%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          875      3.52%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          341      1.37%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          102      0.41%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           37      0.15%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           43      0.17%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           37      0.15%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           46      0.19%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           55      0.22%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           49      0.20%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           80      0.32%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           76      0.31%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           92      0.37%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           57      0.23%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           64      0.26%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           26      0.10%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607           11      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24862                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.119178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.111424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.524140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23484     94.46%     94.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              248      1.00%     95.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              734      2.95%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              347      1.40%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               40      0.16%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24862                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              364192576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  132800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25648320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               364325376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25707328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1766.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       124.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1767.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  206121511000                       # Total gap between requests
system.mem_ctrls.avgGap                      33822.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    364192512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25648320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 310.496552077696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1766883113.570544719696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 124433045.727896988392                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      5692583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       401677                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 171551661500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5050444273750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30136.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12573396.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2549786820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1355243835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19934001780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1052576460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16271364720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      82875507390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9360736320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       133399217325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        647.187454                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  23046804500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6882980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 176191667000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3224666760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1713943440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20696232480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1039364640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16271364720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      84325768650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8139463680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       135410804370                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        656.946685                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  19706285250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6882980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 179532186250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   284068596500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 93065164033500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     11184496                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11184508                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     11184496                       # number of overall hits
system.cpu.icache.overall_hits::total        11184508                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2151000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2151000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2151000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2151000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     11184524                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11184537                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     11184524                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11184537                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74172.413793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74172.413793                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1626500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90361.111111                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     11184496                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11184508                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     11184524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11184537                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74172.413793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 93065164033500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.055343                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11184527                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                19                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          588659.315789                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.003052                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.052290                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000102                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22369093                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22369093                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 93065164033500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93065164033500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93065164033500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 93065164033500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93065164033500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93065164033500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 93065164033500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13342746                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13342747                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13342746                       # number of overall hits
system.cpu.dcache.overall_hits::total        13342747                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8833833                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8833836                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8833833                       # number of overall misses
system.cpu.dcache.overall_misses::total       8833836                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 723398610502                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 723398610502                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 723398610502                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 723398610502                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22176579                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22176583                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22176579                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22176583                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.398341                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.398341                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.398341                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.398341                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81889.550154                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81889.522344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81889.550154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81889.522344                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     36933443                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1383404                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.697511                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       550536                       # number of writebacks
system.cpu.dcache.writebacks::total            550536                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1035570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1035570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1035570                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1035570                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7798263                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7798263                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7798263                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7798263                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 648833653503                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 648833653503                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 648833653503                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 648833653503                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.351644                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.351644                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.351644                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.351644                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 83202.330250                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83202.330250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 83202.330250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83202.330250                       # average overall mshr miss latency
system.cpu.dcache.replacements                7797239                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9029671                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9029672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8534130                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8534133                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 697043519000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 697043519000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17563801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17563805                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.485893                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.485893                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81677.162054                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81677.133342                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1035562                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1035562                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7498568                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7498568                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 622778337000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 622778337000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.426933                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.426933                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 83052.969180                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83052.969180                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4313075                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4313075                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299703                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299703                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  26355091502                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26355091502                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064972                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064972                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87937.362996                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87937.362996                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299695                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299695                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  26055316503                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26055316503                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86939.443444                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86939.443444                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 93065164033500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             3.125363                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21141010                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7798263                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.710990                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     3.125361                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.003052                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.003052                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          695                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52151429                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52151429                       # Number of data accesses

---------- End Simulation Statistics   ----------
