INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Tasks/CPU_factorial/CPU_factorial.srcs/sources_1/new/CPU_fact.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_with_factorial_and_units
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Tasks/CPU_factorial/CPU_factorial.srcs/sim_1/new/CPU_fact_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb_with_factorial_and_units
