# do {bufferTB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:22:43 on Jul 10,2019
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ADC_Test.srcs/sources_1/bd/ADC_Control/ipshared/ec67/hdl" "+incdir+../../../../ADC_Test.srcs/sources_1/ip/clk_wiz_0" ../../../../ADC_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v ../../../../ADC_Test.srcs/sources_1/ip/adc_fifo/adc_fifo_sim_netlist.v ../../../../ADC_Test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v ../../../../rtl/eth/axis_async_fifo.v ../../../../rtl/eth/axis_gmii_rx.v ../../../../rtl/eth/axis_gmii_tx.v ../../../../rtl/eth/eth_axis_rx.v ../../../../rtl/eth/eth_axis_tx.v ../../../../rtl/eth/eth_mac_1g.v ../../../../rtl/eth/eth_mac_1g_rgmii.v ../../../../rtl/eth/eth_mac_1g_rgmii_fifo.v ../../../../rtl/eth/iddr.v ../../../../rtl/eth/ip_eth_rx.v ../../../../rtl/eth/ip_eth_tx.v ../../../../rtl/eth/lfsr.v ../../../../rtl/eth/oddr.v ../../../../rtl/eth/rgmii_phy_if.v ../../../../rtl/eth/ssio_ddr_in.v ../../../../rtl/eth/udp_ip_rx.v ../../../../rtl/eth/udp_ip_tx.v 
# -- Skipping module fifo_generator_0
# -- Skipping module fifo_generator_0_blk_mem_gen_generic_cstr
# -- Skipping module fifo_generator_0_blk_mem_gen_mux__parameterized0
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_width
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_width__parameterized0
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_width__parameterized1
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_width__parameterized10
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_width__parameterized11
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_width__parameterized12
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_width__parameterized13
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_width__parameterized14
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_width__parameterized2
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_width__parameterized3
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_width__parameterized4
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_width__parameterized5
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_width__parameterized6
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_width__parameterized7
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_width__parameterized8
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_width__parameterized9
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_wrapper
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized0
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized1
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized10
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized11
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized12
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized13
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized14
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized2
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized3
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized4
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized5
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized6
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized7
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized8
# -- Skipping module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized9
# -- Skipping module fifo_generator_0_blk_mem_gen_top
# -- Skipping module fifo_generator_0_blk_mem_gen_v8_4_2
# -- Skipping module fifo_generator_0_blk_mem_gen_v8_4_2_synth
# -- Skipping module fifo_generator_0_compare
# -- Skipping module fifo_generator_0_compare_1
# -- Skipping module fifo_generator_0_compare__parameterized0
# -- Skipping module fifo_generator_0_compare__parameterized0_0
# -- Skipping module fifo_generator_0_fifo_generator_ramfifo
# -- Skipping module fifo_generator_0_fifo_generator_top
# -- Skipping module fifo_generator_0_fifo_generator_v13_2_3
# -- Skipping module fifo_generator_0_fifo_generator_v13_2_3_synth
# -- Skipping module fifo_generator_0_memory
# -- Skipping module fifo_generator_0_rd_bin_cntr
# -- Skipping module fifo_generator_0_rd_fwft
# -- Skipping module fifo_generator_0_rd_logic
# -- Skipping module fifo_generator_0_rd_status_flags_ss
# -- Skipping module fifo_generator_0_wr_bin_cntr
# -- Skipping module fifo_generator_0_wr_logic
# -- Skipping module fifo_generator_0_wr_status_flags_ss
# -- Compiling module glbl
# -- Skipping module adc_fifo
# -- Skipping module adc_fifo_xpm_cdc_gray
# -- Skipping module adc_fifo_xpm_cdc_gray__2
# -- Skipping module adc_fifo_blk_mem_gen_generic_cstr
# -- Skipping module adc_fifo_blk_mem_gen_prim_width
# -- Skipping module adc_fifo_blk_mem_gen_prim_wrapper
# -- Skipping module adc_fifo_blk_mem_gen_top
# -- Skipping module adc_fifo_blk_mem_gen_v8_4_2
# -- Skipping module adc_fifo_blk_mem_gen_v8_4_2_synth
# -- Skipping module adc_fifo_clk_x_pntrs
# -- Skipping module adc_fifo_fifo_generator_ramfifo
# -- Skipping module adc_fifo_fifo_generator_top
# -- Skipping module adc_fifo_fifo_generator_v13_2_3
# -- Skipping module adc_fifo_fifo_generator_v13_2_3_synth
# -- Skipping module adc_fifo_memory
# -- Skipping module adc_fifo_rd_bin_cntr
# -- Skipping module adc_fifo_rd_fwft
# -- Skipping module adc_fifo_rd_logic
# -- Skipping module adc_fifo_rd_status_flags_as
# -- Skipping module adc_fifo_reset_blk_ramfifo
# -- Skipping module adc_fifo_wr_bin_cntr
# -- Skipping module adc_fifo_wr_logic
# -- Skipping module adc_fifo_wr_status_flags_as
# -- Skipping module clk_wiz_0
# -- Skipping module clk_wiz_0_clk_wiz_0_clk_wiz
# -- Skipping module axis_async_fifo
# -- Skipping module axis_gmii_rx
# -- Skipping module axis_gmii_tx
# -- Skipping module eth_axis_rx
# -- Skipping module eth_axis_tx
# -- Skipping module eth_mac_1g
# -- Skipping module eth_mac_1g_rgmii
# -- Compiling module eth_mac_1g_rgmii_fifo
# -- Skipping module iddr
# -- Skipping module ip_eth_rx
# -- Skipping module ip_eth_tx
# -- Skipping module lfsr
# -- Skipping module oddr
# -- Skipping module rgmii_phy_if
# -- Skipping module ssio_ddr_in
# -- Skipping module udp_ip_rx
# -- Skipping module udp_ip_tx
# 
# Top level modules:
# 	fifo_generator_0
# 	glbl
# 	adc_fifo
# 	clk_wiz_0
# 	eth_axis_rx
# 	eth_axis_tx
# 	eth_mac_1g_rgmii_fifo
# 	ip_eth_rx
# 	ip_eth_tx
# 	udp_ip_rx
# 	udp_ip_tx
# End time: 10:22:43 on Jul 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:22:44 on Jul 10,2019
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../ADC_Test.srcs/sources_1/bd/ADC_Control/ipshared/ec67/hdl" "+incdir+../../../../ADC_Test.srcs/sources_1/ip/clk_wiz_0" ../../../../rtl/adc_cdc.sv ../../../../rtl/eth/eth.sv ../../../../rtl/readController.sv ../../../../rtl/rstBridge.sv ../../../../rtl/eth/udp_rx.sv ../../../../rtl/eth/udp_tx.sv ../../../../rtl/widthConverter.sv ../../../../rtl/writeController.sv ../../../../sim/bufferTB.sv 
# -- Skipping module adc_cdc
# -- Compiling module eth
# -- Compiling module readController
# -- Skipping module rstBridge
# -- Skipping module udp_rx
# -- Skipping module udp_tx
# -- Skipping module widthConverter
# -- Skipping module writeController
# -- Skipping module bufferTB
# 
# Top level modules:
# 	bufferTB
# End time: 10:22:44 on Jul 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:22:44 on Jul 10,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:22:44 on Jul 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
