
             Lattice Mapping Report File for Design Module 'main'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HC -t TQFP144 -s 5 -oc Commercial
     P3050FG_impl1.ngd -o P3050FG_impl1_map.ncd -pr P3050FG_impl1.prf -mp
     P3050FG_impl1.mrp -lpf C:/Firmware/P3050FG/impl1/P3050FG_impl1.lpf -lpf
     C:/Firmware/P3050FG/P3050FG.lpf -c 0 -gui -msgset
     C:/Firmware/P3050FG/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HCTQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  03/15/24  12:00:59

Design Summary
--------------

   Number of registers:    281 out of  7209 (4%)
      PFU registers:          281 out of  6864 (4%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       239 out of  3432 (7%)
      SLICEs as Logic/ROM:    239 out of  3432 (7%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:        113 out of  3432 (3%)
   Number of LUT4s:        470 out of  6864 (7%)
      Number used as logic LUTs:        244
      Number used as distributed RAM:     0
      Number used as ripple logic:      226
      Number used as shift registers:     0
   Number of PIO sites used: 71 + 4(JTAG) out of 115 (65%)
   Number of block RAMs:  16 out of 26 (62%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  4
     Net CK1_c_derived_245: 142 loads, 142 rising, 0 falling (Driver:
     CK1_I_0_2_lut_rep_119 )
     Net FCK_N_630: 16 loads, 16 rising, 0 falling (Driver: FCK_I_0_1_lut_2_lut

                                    Page 1




Design:  main                                          Date:  03/15/24  12:00:59

Design Summary (cont)
---------------------
     )
     Net DIVCKA: 14 loads, 0 rising, 14 falling (Driver: DIVCKA_552 )
     Net DIVCKB: 14 loads, 0 rising, 14 falling (Driver: DIVCKB_554 )
   Number of Clock Enables:  22
     Net CWR: 14 loads, 14 LSLICEs
     Net CK1_c_derived_245_enable_11: 4 loads, 4 LSLICEs
     Net CK1_c_derived_245_enable_56: 4 loads, 4 LSLICEs
     Net CK1_c_derived_245_enable_101: 4 loads, 4 LSLICEs
     Net CK1_c_derived_245_enable_71: 4 loads, 4 LSLICEs
     Net CK1_c_derived_245_enable_34: 4 loads, 4 LSLICEs
     Net CK1_c_derived_245_enable_19: 4 loads, 4 LSLICEs
     Net CK1_c_derived_245_enable_27: 4 loads, 4 LSLICEs
     Net CK1_c_derived_245_enable_108: 4 loads, 4 LSLICEs
     Net CK1_c_derived_245_enable_41: 4 loads, 4 LSLICEs
     Net CK1_c_derived_245_enable_123: 4 loads, 4 LSLICEs
     Net CK1_c_derived_245_enable_48: 4 loads, 4 LSLICEs
     Net CK1_c_derived_245_enable_64: 4 loads, 4 LSLICEs
     Net CK1_c_derived_245_enable_78: 4 loads, 4 LSLICEs
     Net CK1_c_derived_245_enable_86: 4 loads, 4 LSLICEs
     Net CK1_c_derived_245_enable_94: 4 loads, 4 LSLICEs
     Net CK1_c_derived_245_enable_131: 4 loads, 4 LSLICEs
     Net CK1_c_derived_245_enable_149: 1 loads, 1 LSLICEs
     Net CK1_c_derived_245_enable_139: 4 loads, 4 LSLICEs
     Net CK1_c_derived_245_enable_116: 4 loads, 4 LSLICEs
     Net CK1_c_derived_245_enable_147: 4 loads, 4 LSLICEs
     Net CK1_c_derived_245_enable_148: 1 loads, 1 LSLICEs
   Number of LSRs:  6
     Net CWR: 14 loads, 14 LSLICEs
     Net n7492: 32 loads, 0 LSLICEs
     Net n4003: 1 loads, 1 LSLICEs
     Net n4005: 1 loads, 1 LSLICEs
     Net n7489: 16 loads, 16 LSLICEs
     Net n7488: 16 loads, 16 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n2701: 36 loads
     Net CWR: 35 loads
     Net n7492: 33 loads
     Net DIVCKA_N_178: 32 loads
     Net DIVCKB_N_197: 32 loads
     Net data_addr_1: 30 loads
     Net data_addr_2: 30 loads
     Net data_addr_0: 29 loads
     Net cont_addr_c_0: 27 loads
     Net data_addr_3: 26 loads




   Number of warnings:  9
   Number of errors:    0
     





                                    Page 2




Design:  main                                          Date:  03/15/24  12:00:59

Design Errors/Warnings
----------------------

WARNING - map: C:/Firmware/P3050FG/P3050FG.lpf(47): Semantic error in "IOBUF
     PORT "UPLOAD" IO_TYPE=LVCMOS33 PULLMODE=UP ;": Port "UPLOAD" does not exist
     in the design. This preference has been disabled.
WARNING - map: C:/Firmware/P3050FG/P3050FG.lpf(48): Semantic error in "IOBUF
     PORT "ACTIV" IO_TYPE=LVCMOS33 PULLMODE=UP ;": Port "ACTIV" does not exist
     in the design. This preference has been disabled.
WARNING - map: C:/Firmware/P3050FG/P3050FG.lpf(49): Semantic error in "IOBUF
     PORT "EMPTY" IO_TYPE=LVCMOS33 PULLMODE=UP ;": Port "EMPTY" does not exist
     in the design. This preference has been disabled.
WARNING - map: input pad net 'UPLOAD' has no legal load.
WARNING - map: input pad net 'EMPTY' has no legal load.
WARNING - map: input pad net 'ACTIV' has no legal load.
WARNING - map: IO buffer missing for top level port UPLOAD...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port EMPTY...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port ACTIV...logic will be
     discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| cont_data[7]        | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_data[6]        | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_data[5]        | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_data[4]        | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_data[3]        | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_data[2]        | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_data[1]        | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_data[0]        | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| NOT_RESET           | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| EGRN                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| EYLW                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACA_OUT[7]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACA_OUT[6]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACA_OUT[5]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACA_OUT[4]         | OUTPUT    | LVCMOS33  |            |

                                    Page 3




Design:  main                                          Date:  03/15/24  12:00:59

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| DACA_OUT[3]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACA_OUT[2]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACA_OUT[1]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACA_OUT[0]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACB_OUT[7]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACB_OUT[6]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACB_OUT[5]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACB_OUT[4]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACB_OUT[3]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACB_OUT[2]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACB_OUT[1]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACB_OUT[0]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| AA                  | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| AB                  | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| AC                  | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| AE                  | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BA                  | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BB                  | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BC                  | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BD                  | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| B                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| C                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| E                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| F                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| G                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| H                   | OUTPUT    | LVCMOS33  |            |

                                    Page 4




Design:  main                                          Date:  03/15/24  12:00:59

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| I                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| J                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| K                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| L                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| M                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| N                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| O                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| P                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Q                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| R                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| S                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| T                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| V                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| W                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CK                  | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CK1                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CK2                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_addr[5]        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_addr[4]        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_addr[3]        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_addr[2]        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_addr[1]        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_addr[0]        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CWR_in              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CDS_in              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ETH                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| NOTHWRESET          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CONFIG              | INPUT     | LVCMOS33  |            |

                                    Page 5




Design:  main                                          Date:  03/15/24  12:00:59

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Signal DIVCKB_N_194 was merged into signal DIVCKB
Signal DIVCKA_N_175 was merged into signal DIVCKA
Signal n4041 was merged into signal cont_data_5__N_6
Signal n4051 was merged into signal cont_data_0__N_16
Signal DIVCKA_N_175_enable_13 was merged into signal CWR
Signal sub_778_add_2_9/S1 undriven or does not drive anything - clipped.
Signal sub_778_add_2_9/S0 undriven or does not drive anything - clipped.
Signal sub_778_add_2_11/S1 undriven or does not drive anything - clipped.
Signal sub_778_add_2_11/S0 undriven or does not drive anything - clipped.
Signal sub_774_add_2_13/S1 undriven or does not drive anything - clipped.
Signal sub_774_add_2_13/S0 undriven or does not drive anything - clipped.
Signal sub_778_add_2_13/S1 undriven or does not drive anything - clipped.
Signal sub_778_add_2_13/S0 undriven or does not drive anything - clipped.
Signal sub_775_add_2_29/S1 undriven or does not drive anything - clipped.
Signal sub_775_add_2_29/S0 undriven or does not drive anything - clipped.
Signal sub_775_add_2_31/S1 undriven or does not drive anything - clipped.
Signal sub_775_add_2_31/S0 undriven or does not drive anything - clipped.
Signal Clock_Divider_2.count_829_add_4_31/CO undriven or does not drive anything
     - clipped.
Signal sub_775_add_2_cout/S1 undriven or does not drive anything - clipped.
Signal sub_775_add_2_cout/CO undriven or does not drive anything - clipped.
Signal sub_774_add_2_25/S1 undriven or does not drive anything - clipped.
Signal sub_774_add_2_25/S0 undriven or does not drive anything - clipped.
Signal add_755_1/S0 undriven or does not drive anything - clipped.
Signal add_755_1/CI undriven or does not drive anything - clipped.
Signal sub_774_add_2_5/S1 undriven or does not drive anything - clipped.
Signal sub_774_add_2_5/S0 undriven or does not drive anything - clipped.
Signal sub_774_add_2_7/S1 undriven or does not drive anything - clipped.
Signal sub_774_add_2_7/S0 undriven or does not drive anything - clipped.
Signal sub_774_add_2_1/S1 undriven or does not drive anything - clipped.
Signal sub_774_add_2_1/S0 undriven or does not drive anything - clipped.
Signal sub_774_add_2_1/CI undriven or does not drive anything - clipped.
Signal sub_774_add_2_27/S1 undriven or does not drive anything - clipped.
Signal sub_774_add_2_27/S0 undriven or does not drive anything - clipped.
Signal add_755_13/CO undriven or does not drive anything - clipped.
Signal add_751_1/S0 undriven or does not drive anything - clipped.
Signal add_751_1/CI undriven or does not drive anything - clipped.
Signal add_827_cout/S1 undriven or does not drive anything - clipped.
Signal add_827_cout/CO undriven or does not drive anything - clipped.
Signal sub_774_add_2_15/S1 undriven or does not drive anything - clipped.
Signal sub_774_add_2_15/S0 undriven or does not drive anything - clipped.
Signal sub_774_add_2_29/S1 undriven or does not drive anything - clipped.
Signal sub_774_add_2_29/S0 undriven or does not drive anything - clipped.
Signal sub_774_add_2_31/S1 undriven or does not drive anything - clipped.
Signal sub_774_add_2_31/S0 undriven or does not drive anything - clipped.
Signal sub_778_add_2_cout/S1 undriven or does not drive anything - clipped.
Signal sub_778_add_2_cout/CO undriven or does not drive anything - clipped.
Signal sub_775_add_2_1/S1 undriven or does not drive anything - clipped.
Signal sub_775_add_2_1/S0 undriven or does not drive anything - clipped.
Signal sub_775_add_2_1/CI undriven or does not drive anything - clipped.
Signal add_751_13/CO undriven or does not drive anything - clipped.

                                    Page 6




Design:  main                                          Date:  03/15/24  12:00:59

Removed logic (cont)
--------------------
Signal Clock_Divider_1.count_828_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal Clock_Divider_1.count_828_add_4_1/CI undriven or does not drive anything
     - clipped.
Signal sub_774_add_2_cout/S1 undriven or does not drive anything - clipped.
Signal sub_774_add_2_cout/CO undriven or does not drive anything - clipped.
Signal sub_776_add_2_1/S1 undriven or does not drive anything - clipped.
Signal sub_776_add_2_1/S0 undriven or does not drive anything - clipped.
Signal sub_776_add_2_1/CI undriven or does not drive anything - clipped.
Signal sub_775_add_2_3/S1 undriven or does not drive anything - clipped.
Signal sub_775_add_2_3/S0 undriven or does not drive anything - clipped.
Signal sub_776_add_2_3/S1 undriven or does not drive anything - clipped.
Signal sub_776_add_2_3/S0 undriven or does not drive anything - clipped.
Signal sub_775_add_2_5/S1 undriven or does not drive anything - clipped.
Signal sub_775_add_2_5/S0 undriven or does not drive anything - clipped.
Signal sub_775_add_2_7/S1 undriven or does not drive anything - clipped.
Signal sub_775_add_2_7/S0 undriven or does not drive anything - clipped.
Signal sub_775_add_2_9/S1 undriven or does not drive anything - clipped.
Signal sub_775_add_2_9/S0 undriven or does not drive anything - clipped.
Signal sub_776_add_2_5/S1 undriven or does not drive anything - clipped.
Signal sub_776_add_2_5/S0 undriven or does not drive anything - clipped.
Signal sub_774_add_2_17/S1 undriven or does not drive anything - clipped.
Signal sub_774_add_2_17/S0 undriven or does not drive anything - clipped.
Signal sub_776_add_2_7/S1 undriven or does not drive anything - clipped.
Signal sub_776_add_2_7/S0 undriven or does not drive anything - clipped.
Signal sub_774_add_2_19/S1 undriven or does not drive anything - clipped.
Signal sub_774_add_2_19/S0 undriven or does not drive anything - clipped.
Signal sub_774_add_2_21/S1 undriven or does not drive anything - clipped.
Signal sub_774_add_2_21/S0 undriven or does not drive anything - clipped.
Signal sub_776_add_2_9/S1 undriven or does not drive anything - clipped.
Signal sub_776_add_2_9/S0 undriven or does not drive anything - clipped.
Signal sub_775_add_2_11/S1 undriven or does not drive anything - clipped.
Signal sub_775_add_2_11/S0 undriven or does not drive anything - clipped.
Signal sub_775_add_2_13/S1 undriven or does not drive anything - clipped.
Signal sub_775_add_2_13/S0 undriven or does not drive anything - clipped.
Signal sub_776_add_2_11/S1 undriven or does not drive anything - clipped.
Signal sub_776_add_2_11/S0 undriven or does not drive anything - clipped.
Signal sub_776_add_2_13/S1 undriven or does not drive anything - clipped.
Signal sub_776_add_2_13/S0 undriven or does not drive anything - clipped.
Signal sub_775_add_2_15/S1 undriven or does not drive anything - clipped.
Signal sub_775_add_2_15/S0 undriven or does not drive anything - clipped.
Signal sub_775_add_2_17/S1 undriven or does not drive anything - clipped.
Signal sub_775_add_2_17/S0 undriven or does not drive anything - clipped.
Signal sub_776_add_2_cout/S1 undriven or does not drive anything - clipped.
Signal sub_776_add_2_cout/CO undriven or does not drive anything - clipped.
Signal sub_774_add_2_9/S1 undriven or does not drive anything - clipped.
Signal sub_774_add_2_9/S0 undriven or does not drive anything - clipped.
Signal sub_775_add_2_19/S1 undriven or does not drive anything - clipped.
Signal sub_775_add_2_19/S0 undriven or does not drive anything - clipped.
Signal add_827_1/S0 undriven or does not drive anything - clipped.
Signal add_827_1/CI undriven or does not drive anything - clipped.
Signal sub_778_add_2_1/S1 undriven or does not drive anything - clipped.
Signal sub_778_add_2_1/S0 undriven or does not drive anything - clipped.
Signal sub_778_add_2_1/CI undriven or does not drive anything - clipped.
Signal sub_775_add_2_21/S1 undriven or does not drive anything - clipped.
Signal sub_775_add_2_21/S0 undriven or does not drive anything - clipped.

                                    Page 7




Design:  main                                          Date:  03/15/24  12:00:59

Removed logic (cont)
--------------------
Signal sub_778_add_2_3/S1 undriven or does not drive anything - clipped.
Signal sub_778_add_2_3/S0 undriven or does not drive anything - clipped.
Signal sub_778_add_2_5/S1 undriven or does not drive anything - clipped.
Signal sub_778_add_2_5/S0 undriven or does not drive anything - clipped.
Signal sub_774_add_2_23/S1 undriven or does not drive anything - clipped.
Signal sub_774_add_2_23/S0 undriven or does not drive anything - clipped.
Signal sub_775_add_2_23/S1 undriven or does not drive anything - clipped.
Signal sub_775_add_2_23/S0 undriven or does not drive anything - clipped.
Signal sub_775_add_2_25/S1 undriven or does not drive anything - clipped.
Signal sub_775_add_2_25/S0 undriven or does not drive anything - clipped.
Signal sub_778_add_2_7/S1 undriven or does not drive anything - clipped.
Signal sub_778_add_2_7/S0 undriven or does not drive anything - clipped.
Signal sub_775_add_2_27/S1 undriven or does not drive anything - clipped.
Signal sub_775_add_2_27/S0 undriven or does not drive anything - clipped.
Signal sub_774_add_2_3/S1 undriven or does not drive anything - clipped.
Signal sub_774_add_2_3/S0 undriven or does not drive anything - clipped.
Signal sub_774_add_2_11/S1 undriven or does not drive anything - clipped.
Signal sub_774_add_2_11/S0 undriven or does not drive anything - clipped.
Signal Clock_Divider_1.count_828_add_4_31/CO undriven or does not drive anything
     - clipped.
Signal Clock_Divider_2.count_829_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal Clock_Divider_2.count_829_add_4_1/CI undriven or does not drive anything
     - clipped.
Block i4181 was optimized away.
Block i4182 was optimized away.
Block i919_1_lut was optimized away.
Block i920_1_lut was optimized away.
Block CWR_I_0_1_lut_rep_118 was optimized away.

Memory Usage
------------

    
         
    INFO: Design contains EBR with GSR enabled. The GSR is only applicable for
         output registers except FIFO. 
    /RAM1:
    EBRs: 8
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR DAQ_RAM_0_0_1_6:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= ENABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_7_0:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= ENABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_2_5:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= ENABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_0_7:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,

                                    Page 8




Design:  main                                          Date:  03/15/24  12:00:59

Memory Usage (cont)
-------------------
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= ENABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_3_4:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= ENABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_4_3:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= ENABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_5_2:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= ENABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_6_1:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= ENABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
/RAM2:
    EBRs: 8
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR DAQ_RAM_0_0_7_0:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= ENABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_0_7:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= ENABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_1_6:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= ENABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_2_5:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= ENABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_3_4:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= ENABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_4_3:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= ENABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_5_2:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= ENABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_6_1:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= ENABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc


                                    Page 9




Design:  main                                          Date:  03/15/24  12:00:59

Memory Usage (cont)
-------------------
     

ASIC Components
---------------

Instance Name: RAM1/DAQ_RAM_0_0_1_6
         Type: DP8KC
Instance Name: RAM1/DAQ_RAM_0_0_7_0
         Type: DP8KC
Instance Name: RAM1/DAQ_RAM_0_0_2_5
         Type: DP8KC
Instance Name: RAM1/DAQ_RAM_0_0_0_7
         Type: DP8KC
Instance Name: RAM1/DAQ_RAM_0_0_3_4
         Type: DP8KC
Instance Name: RAM1/DAQ_RAM_0_0_4_3
         Type: DP8KC
Instance Name: RAM1/DAQ_RAM_0_0_5_2
         Type: DP8KC
Instance Name: RAM1/DAQ_RAM_0_0_6_1
         Type: DP8KC
Instance Name: RAM2/DAQ_RAM_0_0_7_0
         Type: DP8KC
Instance Name: RAM2/DAQ_RAM_0_0_0_7
         Type: DP8KC
Instance Name: RAM2/DAQ_RAM_0_0_1_6
         Type: DP8KC
Instance Name: RAM2/DAQ_RAM_0_0_2_5
         Type: DP8KC
Instance Name: RAM2/DAQ_RAM_0_0_3_4
         Type: DP8KC
Instance Name: RAM2/DAQ_RAM_0_0_4_3
         Type: DP8KC
Instance Name: RAM2/DAQ_RAM_0_0_5_2
         Type: DP8KC
Instance Name: RAM2/DAQ_RAM_0_0_6_1
         Type: DP8KC

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is
        'CK1_c_derived_245_enable_41'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------


                                   Page 10




Design:  main                                          Date:  03/15/24  12:00:59

GSR Usage (cont)
----------------
     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'CK1_c_derived_245_enable_41' via the GSR
     component.

     Type and number of components of the type: 
   Register = 159 

     Type and instance name of component: 
   Register : RAM2_read.count_i5
   Register : RAM2_read.count_i4
   Register : RAM2_read.count_i3
   Register : RAM2_read.count_i2
   Register : RAM2_read.count_i1
   Register : rd_ram2_addr_i0_i0
   Register : RAM1_read.count_i0
   Register : RAM2_read.count_i12
   Register : RAM2_read.count_i11
   Register : RAM2_read.count_i10
   Register : RAM2_read.count_i9
   Register : RAM2_read.count_i8
   Register : RAM2_read.count_i7
   Register : RAM2_read.count_i0
   Register : I_559
   Register : J_560
   Register : L_561
   Register : K_562
   Register : V_563
   Register : W_564
   Register : CDS_delayed_539
   Register : CWR_537
   Register : data_addr_i0_i0
   Register : rd_ram1_addr_i0_i0
   Register : CDS_538
   Register : rstcd1_541
   Register : rstcd2_540
   Register : RAM1_read.count_i12
   Register : RAM1_read.count_i11
   Register : RAM1_read.count_i10
   Register : RAM1_read.count_i9
   Register : RAM1_read.count_i8
   Register : RAM1_read.count_i7
   Register : RAM1_read.count_i6
   Register : RAM1_read.count_i5
   Register : RAM1_read.count_i4
   Register : RAM1_read.count_i3
   Register : RAM1_read.count_i2
   Register : RAM1_read.count_i1
   Register : rd_ram2_addr_i0_i12
   Register : rd_ram2_addr_i0_i11
   Register : rd_ram2_addr_i0_i10
   Register : rd_ram2_addr_i0_i9
   Register : rd_ram2_addr_i0_i8
   Register : rd_ram2_addr_i0_i7
   Register : rd_ram2_addr_i0_i6
   Register : rd_ram2_addr_i0_i5
   Register : rd_ram2_addr_i0_i4

                                   Page 11




Design:  main                                          Date:  03/15/24  12:00:59

GSR Usage (cont)
----------------
   Register : rd_ram2_addr_i0_i3
   Register : rd_ram2_addr_i0_i2
   Register : rd_ram2_addr_i0_i1
   Register : Clock_Divider_1.count_828__i0
   Register : Clock_Divider_2.count_829__i0
   Register : data_addr_i0_i1
   Register : data_addr_i0_i2
   Register : data_addr_i0_i3
   Register : data_addr_i0_i4
   Register : data_addr_i0_i5
   Register : data_addr_i0_i6
   Register : data_addr_i0_i7
   Register : data_addr_i0_i8
   Register : data_addr_i0_i9
   Register : data_addr_i0_i10
   Register : data_addr_i0_i11
   Register : data_addr_i0_i12
   Register : data_addr_i0_i13
   Register : data_addr_i0_i14
   Register : data_addr_i0_i15
   Register : data_addr_i0_i16
   Register : data_addr_i0_i17
   Register : data_addr_i0_i18
   Register : data_addr_i0_i19
   Register : data_addr_i0_i20
   Register : data_addr_i0_i21
   Register : data_addr_i0_i22
   Register : data_addr_i0_i23
   Register : data_addr_i0_i24
   Register : data_addr_i0_i25
   Register : data_addr_i0_i26
   Register : data_addr_i0_i27
   Register : data_addr_i0_i28
   Register : data_addr_i0_i29
   Register : data_addr_i0_i30
   Register : data_addr_i0_i31
   Register : rd_ram1_addr_i0_i1
   Register : rd_ram1_addr_i0_i2
   Register : rd_ram1_addr_i0_i3
   Register : rd_ram1_addr_i0_i4
   Register : rd_ram1_addr_i0_i5
   Register : rd_ram1_addr_i0_i6
   Register : rd_ram1_addr_i0_i7
   Register : rd_ram1_addr_i0_i8
   Register : rd_ram1_addr_i0_i9
   Register : rd_ram1_addr_i0_i10
   Register : rd_ram1_addr_i0_i11
   Register : rd_ram1_addr_i0_i12
   Register : Clock_Divider_1.count_828__i1
   Register : Clock_Divider_1.count_828__i2
   Register : Clock_Divider_1.count_828__i3
   Register : Clock_Divider_1.count_828__i4
   Register : Clock_Divider_1.count_828__i5
   Register : Clock_Divider_1.count_828__i6
   Register : Clock_Divider_1.count_828__i7
   Register : Clock_Divider_1.count_828__i8

                                   Page 12




Design:  main                                          Date:  03/15/24  12:00:59

GSR Usage (cont)
----------------
   Register : Clock_Divider_1.count_828__i9
   Register : Clock_Divider_1.count_828__i10
   Register : Clock_Divider_1.count_828__i11
   Register : Clock_Divider_1.count_828__i12
   Register : Clock_Divider_1.count_828__i13
   Register : Clock_Divider_1.count_828__i14
   Register : Clock_Divider_1.count_828__i15
   Register : Clock_Divider_1.count_828__i16
   Register : Clock_Divider_1.count_828__i17
   Register : Clock_Divider_1.count_828__i18
   Register : Clock_Divider_1.count_828__i19
   Register : Clock_Divider_1.count_828__i20
   Register : Clock_Divider_1.count_828__i21
   Register : Clock_Divider_1.count_828__i22
   Register : Clock_Divider_1.count_828__i23
   Register : Clock_Divider_1.count_828__i24
   Register : Clock_Divider_1.count_828__i25
   Register : Clock_Divider_1.count_828__i26
   Register : Clock_Divider_1.count_828__i27
   Register : Clock_Divider_1.count_828__i28
   Register : Clock_Divider_1.count_828__i29
   Register : Clock_Divider_1.count_828__i30
   Register : Clock_Divider_2.count_829__i1
   Register : Clock_Divider_2.count_829__i2
   Register : Clock_Divider_2.count_829__i3
   Register : Clock_Divider_2.count_829__i4
   Register : Clock_Divider_2.count_829__i5
   Register : Clock_Divider_2.count_829__i6
   Register : Clock_Divider_2.count_829__i7
   Register : Clock_Divider_2.count_829__i8
   Register : Clock_Divider_2.count_829__i9
   Register : Clock_Divider_2.count_829__i10
   Register : Clock_Divider_2.count_829__i11
   Register : Clock_Divider_2.count_829__i12
   Register : Clock_Divider_2.count_829__i13
   Register : Clock_Divider_2.count_829__i14
   Register : Clock_Divider_2.count_829__i15
   Register : Clock_Divider_2.count_829__i16
   Register : Clock_Divider_2.count_829__i17
   Register : Clock_Divider_2.count_829__i18
   Register : Clock_Divider_2.count_829__i19
   Register : Clock_Divider_2.count_829__i20
   Register : Clock_Divider_2.count_829__i21
   Register : Clock_Divider_2.count_829__i22
   Register : Clock_Divider_2.count_829__i23
   Register : Clock_Divider_2.count_829__i24
   Register : Clock_Divider_2.count_829__i25
   Register : Clock_Divider_2.count_829__i26
   Register : Clock_Divider_2.count_829__i27
   Register : Clock_Divider_2.count_829__i28
   Register : Clock_Divider_2.count_829__i29
   Register : Clock_Divider_2.count_829__i30
   Register : DIVCKA_552
   Register : DIVCKB_554
   Register : RAM2_read.count_i6


                                   Page 13




Design:  main                                          Date:  03/15/24  12:00:59

GSR Usage (cont)
----------------
     EBR components with enabled GSR
-------------------------------

     These EBR components have the GSR property set to ENABLED. The components
     will respond to the asynchronous reset signal 'CK1_c_derived_245_enable_41'
     via the GSR component.

     Type and number of components of the type: 
   DP8KC = 16

     Type and instance name of component: 
   DP8KC : RAM1/DAQ_RAM_0_0_1_6
   DP8KC : RAM1/DAQ_RAM_0_0_7_0
   DP8KC : RAM1/DAQ_RAM_0_0_2_5
   DP8KC : RAM1/DAQ_RAM_0_0_0_7
   DP8KC : RAM1/DAQ_RAM_0_0_3_4
   DP8KC : RAM1/DAQ_RAM_0_0_4_3
   DP8KC : RAM1/DAQ_RAM_0_0_5_2
   DP8KC : RAM1/DAQ_RAM_0_0_6_1
   DP8KC : RAM2/DAQ_RAM_0_0_7_0
   DP8KC : RAM2/DAQ_RAM_0_0_0_7
   DP8KC : RAM2/DAQ_RAM_0_0_1_6
   DP8KC : RAM2/DAQ_RAM_0_0_2_5
   DP8KC : RAM2/DAQ_RAM_0_0_3_4
   DP8KC : RAM2/DAQ_RAM_0_0_4_3
   DP8KC : RAM2/DAQ_RAM_0_0_5_2
   DP8KC : RAM2/DAQ_RAM_0_0_6_1

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 65 MB
        






















                                   Page 14


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
