
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 100000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Clean RRIP Policies: 303020203030202 Dirty RRIP Policies: 303020203030202 PSEL Width: 10 Track Set: 4294967295 PSEL Mask: 1 Demote Mask: 4044404440444044DS Algo: 0Window size: 0
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /mnt/beegfs/iconst01/spec2017/Imagick.trace.gz
NOT SORTED
TRACE STRING: /mnt/beegfs/iconst01/spec2017/Imagick.trace.gz
SORTED
TRACE STRING: /mnt/beegfs/iconst01/spec2017/Imagick.trace.gz
INITIAL
TRACE STRING: /mnt/beegfs/iconst01/spec2017/Imagick.trace.gz

champsim_seed used: 693

CPU 0 L1D next line prefetcher
CPU 0 L2C IP-based stride prefetcher
Initialize DRRIP state
Assign rand_sets[0]: 454  LLC: 2048
rand_sets[0]: 454
Assign rand_sets[1]: 1662  LLC: 2048
rand_sets[1]: 1662
Assign rand_sets[2]: 1921  LLC: 2048
rand_sets[2]: 1921
Assign rand_sets[3]: 1131  LLC: 2048
rand_sets[3]: 1131
Assign rand_sets[4]: 331  LLC: 2048
rand_sets[4]: 331
Assign rand_sets[5]: 1531  LLC: 2048
rand_sets[5]: 1531
Assign rand_sets[6]: 482  LLC: 2048
rand_sets[6]: 482
Assign rand_sets[7]: 1275  LLC: 2048
rand_sets[7]: 1275
Assign rand_sets[8]: 1876  LLC: 2048
rand_sets[8]: 1876
Assign rand_sets[9]: 2038  LLC: 2048
rand_sets[9]: 2038
Assign rand_sets[10]: 701  LLC: 2048
rand_sets[10]: 701
Assign rand_sets[11]: 479  LLC: 2048
rand_sets[11]: 479
Assign rand_sets[12]: 892  LLC: 2048
rand_sets[12]: 892
Assign rand_sets[13]: 1820  LLC: 2048
rand_sets[13]: 1820
Assign rand_sets[14]: 1505  LLC: 2048
rand_sets[14]: 1505
Assign rand_sets[15]: 1159  LLC: 2048
rand_sets[15]: 1159
Assign rand_sets[16]: 513  LLC: 2048
rand_sets[16]: 513
Assign rand_sets[17]: 703  LLC: 2048
rand_sets[17]: 703
Assign rand_sets[18]: 561  LLC: 2048
rand_sets[18]: 561
Assign rand_sets[19]: 990  LLC: 2048
rand_sets[19]: 990
Assign rand_sets[20]: 342  LLC: 2048
rand_sets[20]: 342
Assign rand_sets[21]: 882  LLC: 2048
rand_sets[21]: 882
Assign rand_sets[22]: 15  LLC: 2048
rand_sets[22]: 15
Assign rand_sets[23]: 71  LLC: 2048
rand_sets[23]: 71
Assign rand_sets[24]: 1127  LLC: 2048
rand_sets[24]: 1127
Assign rand_sets[25]: 1382  LLC: 2048
rand_sets[25]: 1382
Assign rand_sets[26]: 647  LLC: 2048
rand_sets[26]: 647
Assign rand_sets[27]: 857  LLC: 2048
rand_sets[27]: 857
Assign rand_sets[28]: 1450  LLC: 2048
rand_sets[28]: 1450
Assign rand_sets[29]: 1160  LLC: 2048
rand_sets[29]: 1160
Assign rand_sets[30]: 1852  LLC: 2048
rand_sets[30]: 1852
Assign rand_sets[31]: 1881  LLC: 2048
rand_sets[31]: 1881
Assign rand_sets[32]: 1770  LLC: 2048
rand_sets[32]: 1770
Assign rand_sets[33]: 1622  LLC: 2048
rand_sets[33]: 1622
Assign rand_sets[34]: 275  LLC: 2048
rand_sets[34]: 275
Assign rand_sets[35]: 635  LLC: 2048
rand_sets[35]: 635
Assign rand_sets[36]: 466  LLC: 2048
rand_sets[36]: 466
Assign rand_sets[37]: 1413  LLC: 2048
rand_sets[37]: 1413
Assign rand_sets[38]: 417  LLC: 2048
rand_sets[38]: 417
Assign rand_sets[39]: 472  LLC: 2048
rand_sets[39]: 472
Assign rand_sets[40]: 1340  LLC: 2048
rand_sets[40]: 1340
Assign rand_sets[41]: 852  LLC: 2048
rand_sets[41]: 852
Assign rand_sets[42]: 1365  LLC: 2048
rand_sets[42]: 1365
Assign rand_sets[43]: 47  LLC: 2048
rand_sets[43]: 47
Assign rand_sets[44]: 823  LLC: 2048
rand_sets[44]: 823
Assign rand_sets[45]: 686  LLC: 2048
rand_sets[45]: 686
Assign rand_sets[46]: 1637  LLC: 2048
rand_sets[46]: 1637
Assign rand_sets[47]: 1115  LLC: 2048
rand_sets[47]: 1115
Assign rand_sets[48]: 986  LLC: 2048
rand_sets[48]: 986
Assign rand_sets[49]: 258  LLC: 2048
rand_sets[49]: 258
Assign rand_sets[50]: 633  LLC: 2048
rand_sets[50]: 633
Assign rand_sets[51]: 920  LLC: 2048
rand_sets[51]: 920
Assign rand_sets[52]: 204  LLC: 2048
rand_sets[52]: 204
Assign rand_sets[53]: 227  LLC: 2048
rand_sets[53]: 227
Assign rand_sets[54]: 1818  LLC: 2048
rand_sets[54]: 1818
Assign rand_sets[55]: 886  LLC: 2048
rand_sets[55]: 886
Assign rand_sets[56]: 1422  LLC: 2048
rand_sets[56]: 1422
Assign rand_sets[57]: 607  LLC: 2048
rand_sets[57]: 607
Assign rand_sets[58]: 217  LLC: 2048
rand_sets[58]: 217
Assign rand_sets[59]: 1945  LLC: 2048
rand_sets[59]: 1945
Assign rand_sets[60]: 143  LLC: 2048
rand_sets[60]: 143
Assign rand_sets[61]: 1311  LLC: 2048
rand_sets[61]: 1311
Assign rand_sets[62]: 319  LLC: 2048
rand_sets[62]: 319
Assign rand_sets[63]: 1846  LLC: 2048
rand_sets[63]: 1846
 CLEAN-RRIP-POLICY-1: 0-3-0-3-0-2-0-2- CLEAN-RRIP-POLICY-2: 0-3-0-3-0-2-0-2-
 DIRTY-RRIP-POLICY-1: 0-3-0-3-0-2-0-2- DIRTY-RRIP-POLICY-2: 0-3-0-3-0-2-0-2-
 PSEL width: 10
Heartbeat CPU 0 instructions: 10000001 cycles: 2960749 heartbeat IPC: 3.37752 cumulative IPC: 3.37752 (Simulation time: 0 hr 0 min 8 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5921260 heartbeat IPC: 3.37779 cumulative IPC: 3.37766 (Simulation time: 0 hr 0 min 16 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 8881646 heartbeat IPC: 3.37794 cumulative IPC: 3.37775 (Simulation time: 0 hr 0 min 24 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 11842161 heartbeat IPC: 3.37779 cumulative IPC: 3.37776 (Simulation time: 0 hr 0 min 32 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 14802414 heartbeat IPC: 3.37809 cumulative IPC: 3.37783 (Simulation time: 0 hr 0 min 40 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 17762790 heartbeat IPC: 3.37795 cumulative IPC: 3.37785 (Simulation time: 0 hr 0 min 48 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 20723204 heartbeat IPC: 3.37791 cumulative IPC: 3.37786 (Simulation time: 0 hr 0 min 56 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 23683760 heartbeat IPC: 3.37774 cumulative IPC: 3.37784 (Simulation time: 0 hr 1 min 4 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 26643940 heartbeat IPC: 3.37817 cumulative IPC: 3.37788 (Simulation time: 0 hr 1 min 12 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 29604416 heartbeat IPC: 3.37783 cumulative IPC: 3.37787 (Simulation time: 0 hr 1 min 20 sec) 

Warmup complete CPU 0 instructions: 100000001 cycles: 29604417 (Simulation time: 0 hr 1 min 20 sec) 

Heartbeat CPU 0 instructions: 110000003 cycles: 34022105 heartbeat IPC: 2.26363 cumulative IPC: 2.26363 (Simulation time: 0 hr 1 min 32 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 38430070 heartbeat IPC: 2.26862 cumulative IPC: 2.26612 (Simulation time: 0 hr 1 min 45 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 42827953 heartbeat IPC: 2.27382 cumulative IPC: 2.26868 (Simulation time: 0 hr 1 min 58 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 47232012 heartbeat IPC: 2.27063 cumulative IPC: 2.26917 (Simulation time: 0 hr 2 min 10 sec) 
Heartbeat CPU 0 instructions: 150000000 cycles: 51640472 heartbeat IPC: 2.26837 cumulative IPC: 2.26901 (Simulation time: 0 hr 2 min 23 sec) 
Heartbeat CPU 0 instructions: 160000000 cycles: 56050528 heartbeat IPC: 2.26754 cumulative IPC: 2.26876 (Simulation time: 0 hr 2 min 36 sec) 
Heartbeat CPU 0 instructions: 170000000 cycles: 60460275 heartbeat IPC: 2.2677 cumulative IPC: 2.26861 (Simulation time: 0 hr 2 min 48 sec) 
Heartbeat CPU 0 instructions: 180000000 cycles: 64877072 heartbeat IPC: 2.26408 cumulative IPC: 2.26805 (Simulation time: 0 hr 3 min 1 sec) 
Heartbeat CPU 0 instructions: 190000000 cycles: 69292783 heartbeat IPC: 2.26464 cumulative IPC: 2.26767 (Simulation time: 0 hr 3 min 14 sec) 
Heartbeat CPU 0 instructions: 200000000 cycles: 73705609 heartbeat IPC: 2.26612 cumulative IPC: 2.26751 (Simulation time: 0 hr 3 min 26 sec) 
Finished CPU 0 instructions: 100000003 cycles: 44101200 cumulative IPC: 2.26751 (Simulation time: 0 hr 3 min 26 sec) 

CPU 0 Branch Prediction Accuracy: 99.4008% MPKI: 0.50518
Number of Branches: 8430329 Number of Mispredictions: 50518
Number of LOAD Instructions: 41398013
Number of LOAD Instructions (ROI): 41398013
Number of STORE Instructions: 14400
Number of STORE Instructions (ROI): 14400
Total Destination Memory Operands: 20400
Total Destination Memory Operands (ROI): 20400
Total Source Memory Operands: 41398013
Total Source Memory Operands (ROI): 41398013
Number of DEPENDED LOADS: 6730
Number of DEPENDED LOADS (ROI): 6730
Number of SQ_ADDED: 20400
Number of SQ_ADDED (ROI): 20400
Number of LQ_ADDED: 41399813
Number of LQ_ADDED (ROI): 41399813
Number of Instructions read from trace: 200000256

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.26751 instructions: 100000003 cycles: 44101200
ITLB TOTAL     ACCESS:   15777508  HIT:   15777508  MISS:          0
ITLB LOAD      ACCESS:   15777508  HIT:   15777508  MISS:          0
ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB TOTAL MSHR MERGED:          0
ITLB LOAD MSHR MERGED:          0
ITLB RFO MSHR MERGED:          0
ITLB PREFETCH MSHR MERGED:          0
ITLB WRITEBACK MSHR MERGED:          0
ITLB TOTAL ACCESSES:   15777508 HITS:   15777508 MISSES:          0
ITLB LOAD ACCESSES:   15777508 HITS:   15777508 MISSES:          0
ITLB RFO ACCESSES:          0 HITS:          0 MISSES:          0
ITLB PREFETCH ACCESSES:          0 HITS:          0 MISSES:          0
ITLB WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
ITLB RQ ACCESS:  100000209
ITLB RQ TO_CACHE:   15777508
ITLB RQ MERGED:   84222701
ITLB RQ FORWARD:          0
ITLB WQ ACCESS:          0
ITLB WQ TO_CACHE:          0
ITLB WQ MERGED:          0
ITLB WQ FORWARD:          0
DTLB TOTAL     ACCESS:   11600899  HIT:   11595476  MISS:       5423
DTLB LOAD      ACCESS:   11594492  HIT:   11589177  MISS:       5315
DTLB RFO       ACCESS:       6407  HIT:       6299  MISS:        108
DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB TOTAL MSHR MERGED:      11304
DTLB LOAD MSHR MERGED:      11208
DTLB RFO MSHR MERGED:         96
DTLB PREFETCH MSHR MERGED:          0
DTLB WRITEBACK MSHR MERGED:          0
DTLB TOTAL ACCESSES:   11612203 HITS:   11595476 MISSES:      16727
DTLB LOAD ACCESSES:   11605700 HITS:   11589177 MISSES:      16523
DTLB RFO ACCESSES:       6503 HITS:       6299 MISSES:        204
DTLB PREFETCH ACCESSES:          0 HITS:          0 MISSES:          0
DTLB WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
DTLB RQ ACCESS:   20705388
DTLB RQ TO_CACHE:   11612203
DTLB RQ MERGED:    9093185
DTLB RQ FORWARD:          0
DTLB WQ ACCESS:          0
DTLB WQ TO_CACHE:          0
DTLB WQ MERGED:          0
DTLB WQ FORWARD:          0
L1D TOTAL     ACCESS:   11882804  HIT:   10744204  MISS:    1138600
L1D LOAD      ACCESS:    7193679  HIT:    6599739  MISS:     593940
L1D RFO       ACCESS:       9037  HIT:       8379  MISS:        658
L1D PREFETCH  ACCESS:    4680088  HIT:    4136086  MISS:     544002
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7647999  ISSUED:    7527404  USEFUL:     490808  USELESS:      53195
L1D TOTAL MSHR MERGED:     617946
L1D LOAD MSHR MERGED:     460145
L1D RFO MSHR MERGED:        374
L1D PREFETCH MSHR MERGED:     157427
L1D WRITEBACK MSHR MERGED:          0
L1D TOTAL ACCESSES:   12500762 HITS:   10744216 MISSES:    1756546
L1D LOAD ACCESSES:    7647999 HITS:    6599739 MISSES:    1048260
L1D RFO ACCESSES:       9405 HITS:       8379 MISSES:       1026
L1D PREFETCH ACCESSES:    4843358 HITS:    4136098 MISSES:     707260
L1D WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
L1D RQ ACCESS:   20695190
L1D RQ TO_CACHE:    7647999
L1D RQ MERGED:   13047191
L1D RQ FORWARD:          0
L1D WQ ACCESS:      10200
L1D WQ TO_CACHE:       9405
L1D WQ MERGED:        795
L1D WQ FORWARD:         12
L1I TOTAL     ACCESS:   20307488  HIT:   20307488  MISS:          0
L1I LOAD      ACCESS:   20307488  HIT:   20307488  MISS:          0
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL MSHR MERGED:          0
L1I LOAD MSHR MERGED:          0
L1I RFO MSHR MERGED:          0
L1I PREFETCH MSHR MERGED:          0
L1I WRITEBACK MSHR MERGED:          0
L1I TOTAL ACCESSES:   20307488 HITS:   20307488 MISSES:          0
L1I LOAD ACCESSES:   20307488 HITS:   20307488 MISSES:          0
L1I RFO ACCESSES:          0 HITS:          0 MISSES:          0
L1I PREFETCH ACCESSES:          0 HITS:          0 MISSES:          0
L1I WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
L1I RQ ACCESS:  100000213
L1I RQ TO_CACHE:   20307488
L1I RQ MERGED:   79692725
L1I RQ FORWARD:          0
L1I WQ ACCESS:          0
L1I WQ TO_CACHE:          0
L1I WQ MERGED:          0
L1I WQ FORWARD:          0
L2C TOTAL     ACCESS:    2588659  HIT:    2559503  MISS:      29156
L2C LOAD      ACCESS:     588115  HIT:     586128  MISS:       1987
L2C RFO       ACCESS:        652  HIT:        640  MISS:         12
L2C PREFETCH  ACCESS:    1996817  HIT:    1969660  MISS:      27157
L2C WRITEBACK ACCESS:       3075  HIT:       3075  MISS:          0
L2C PREFETCH  REQUESTED:    1447901  ISSUED:    1447901  USEFUL:      21123  USELESS:       6054
L2C TOTAL MSHR MERGED:        759
L2C LOAD MSHR MERGED:         33
L2C RFO MSHR MERGED:          0
L2C PREFETCH MSHR MERGED:        726
L2C WRITEBACK MSHR MERGED:          0
L2C TOTAL ACCESSES:    2589418 HITS:    2559503 MISSES:      29915
L2C LOAD ACCESSES:     588115 HITS:     586128 MISSES:       1987
L2C RFO ACCESSES:        652 HITS:        640 MISSES:         12
L2C PREFETCH ACCESSES:    1997576 HITS:    1969660 MISSES:      27916
L2C WRITEBACK ACCESSES:       3075 HITS:       3075 MISSES:          0
L2C RQ ACCESS:     588767
L2C RQ TO_CACHE:     588767
L2C RQ MERGED:          0
L2C RQ FORWARD:          0
L2C WQ ACCESS:       3075
L2C WQ TO_CACHE:       3075
L2C WQ MERGED:          0
L2C WQ FORWARD:          0
LLC TOTAL     ACCESS:      29213  HIT:      22409  MISS:       6804
LLC LOAD      ACCESS:       1954  HIT:       1840  MISS:        114
LLC RFO       ACCESS:         12  HIT:          0  MISS:         12
LLC PREFETCH  ACCESS:      27190  HIT:      20566  MISS:       6624
LLC WRITEBACK ACCESS:         57  HIT:          3  MISS:         54
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        191  USELESS:       6251
LLC TOTAL MSHR MERGED:          0
LLC LOAD MSHR MERGED:          0
LLC RFO MSHR MERGED:          0
LLC PREFETCH MSHR MERGED:          0
LLC WRITEBACK MSHR MERGED:          0
LLC TOTAL ACCESSES:      29213 HITS:      22409 MISSES:       6804
LLC LOAD ACCESSES:       1954 HITS:       1840 MISSES:        114
LLC RFO ACCESSES:         12 HITS:          0 MISSES:         12
LLC PREFETCH ACCESSES:      27190 HITS:      20566 MISSES:       6624
LLC WRITEBACK ACCESSES:         57 HITS:          3 MISSES:         54
LLC 0 RQ ACCESS:       1966
LLC 0 RQ TO_CACHE:       1966
LLC 0 RQ MERGED:          0
LLC 0 RQ FORWARD:          0
LLC WQ ACCESS:         57
LLC WQ TO_CACHE:         57
LLC WQ MERGED:          0
LLC WQ FORWARD:          0
Major fault: 0 Minor fault: 262
CPU 0 L1D next line prefetcher final stats
CPU 0 L2C PC-based stride prefetcher final stats
All Misses: 34821
All Hits: 39433
SD Algo Stats - Switches: 0 SRR-Repls: 586 BRR-Repls: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        274  ROW_BUFFER_MISS:       6476
 DBUS_CONGESTED:        116
 WQ ROW_BUFFER_HIT:         28  ROW_BUFFER_MISS:          8  FULL:          0

 AVG_CONGESTED_CYCLE: 12
LOADS RETIRED: 20698990
INSTR RETIRED: 100000000
