# compile verilog/system verilog design source files
verilog xil_defaultlib  "P2S_test_time_synth.v"
verilog xil_defaultlib  "../../../../P2S.srcs/sources_1/new/P2S_IO.v"
verilog xil_defaultlib  "../../../../P2S.srcs/sim_1/new/P2S_test.v"

# Do not sort compile order
nosort
