\hypertarget{stm32f10x__fsmc_8h}{}\doxysection{inc/stm32f10x\+\_\+fsmc.h File Reference}
\label{stm32f10x__fsmc_8h}\index{inc/stm32f10x\_fsmc.h@{inc/stm32f10x\_fsmc.h}}


This file contains all the functions prototypes for the F\+S\+MC firmware library.  


{\ttfamily \#include \char`\"{}stm32f10x.\+h\char`\"{}}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Timing parameters For N\+O\+R/\+S\+R\+AM Banks ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em F\+S\+MC N\+O\+R/\+S\+R\+AM Init structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Timing parameters For F\+S\+MC N\+A\+ND and P\+C\+C\+A\+RD Banks. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em F\+S\+MC N\+A\+ND Init structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em F\+S\+MC P\+C\+C\+A\+RD Init structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+N\+O\+R\+S\+R\+A\+M1}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+N\+O\+R\+S\+R\+A\+M2}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+N\+O\+R\+S\+R\+A\+M3}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+N\+O\+R\+S\+R\+A\+M4}~((uint32\+\_\+t)0x00000006)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+N\+A\+ND}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+N\+A\+ND}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+P\+C\+C\+A\+RD}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+B\+A\+NK}(B\+A\+NK)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+B\+A\+NK}(B\+A\+NK)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+G\+E\+T\+F\+L\+A\+G\+\_\+\+B\+A\+NK}(B\+A\+NK)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+I\+T\+\_\+\+B\+A\+NK}(B\+A\+NK)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Data\+Address\+Mux\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Data\+Address\+Mux\+\_\+\+Enable}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+M\+UX}(M\+UX)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Memory\+Type\+\_\+\+S\+R\+AM}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Memory\+Type\+\_\+\+P\+S\+R\+AM}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Memory\+Type\+\_\+\+N\+OR}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+M\+E\+M\+O\+RY}(M\+E\+M\+O\+RY)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Memory\+Data\+Width\+\_\+8b}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Memory\+Data\+Width\+\_\+16b}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+W\+I\+D\+TH}(W\+I\+D\+TH)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Burst\+Access\+Mode\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Burst\+Access\+Mode\+\_\+\+Enable}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+B\+U\+R\+S\+T\+M\+O\+DE}(S\+T\+A\+TE)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Asynchronous\+Wait\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Asynchronous\+Wait\+\_\+\+Enable}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+A\+S\+Y\+N\+W\+A\+IT}(S\+T\+A\+TE)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Wait\+Signal\+Polarity\+\_\+\+Low}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Wait\+Signal\+Polarity\+\_\+\+High}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+W\+A\+I\+T\+\_\+\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Wrap\+Mode\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Wrap\+Mode\+\_\+\+Enable}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+W\+R\+A\+P\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Wait\+Signal\+Active\+\_\+\+Before\+Wait\+State}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Wait\+Signal\+Active\+\_\+\+During\+Wait\+State}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+W\+A\+I\+T\+\_\+\+S\+I\+G\+N\+A\+L\+\_\+\+A\+C\+T\+I\+VE}(A\+C\+T\+I\+VE)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Write\+Operation\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Write\+Operation\+\_\+\+Enable}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+W\+R\+I\+T\+E\+\_\+\+O\+P\+E\+R\+A\+T\+I\+ON}(O\+P\+E\+R\+A\+T\+I\+ON)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Wait\+Signal\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Wait\+Signal\+\_\+\+Enable}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+W\+A\+I\+T\+E\+\_\+\+S\+I\+G\+N\+AL}(S\+I\+G\+N\+AL)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Extended\+Mode\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Extended\+Mode\+\_\+\+Enable}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+E\+X\+T\+E\+N\+D\+E\+D\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Write\+Burst\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Write\+Burst\+\_\+\+Enable}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+W\+R\+I\+T\+E\+\_\+\+B\+U\+R\+ST}(B\+U\+R\+ST)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+S\+E\+T\+U\+P\+\_\+\+T\+I\+ME}(T\+I\+ME)~((T\+I\+ME) $<$= 0xF)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+H\+O\+L\+D\+\_\+\+T\+I\+ME}(T\+I\+ME)~((T\+I\+ME) $<$= 0xF)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+D\+A\+T\+A\+S\+E\+T\+U\+P\+\_\+\+T\+I\+ME}(T\+I\+ME)~(((T\+I\+ME) $>$ 0) \&\& ((T\+I\+ME) $<$= 0x\+FF))
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+T\+U\+R\+N\+A\+R\+O\+U\+N\+D\+\_\+\+T\+I\+ME}(T\+I\+ME)~((T\+I\+ME) $<$= 0xF)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+C\+L\+K\+\_\+\+D\+IV}(D\+IV)~((D\+IV) $<$= 0xF)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+D\+A\+T\+A\+\_\+\+L\+A\+T\+E\+N\+CY}(L\+A\+T\+E\+N\+CY)~((L\+A\+T\+E\+N\+CY) $<$= 0xF)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Access\+Mode\+\_\+A}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Access\+Mode\+\_\+B}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Access\+Mode\+\_\+C}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Access\+Mode\+\_\+D}~((uint32\+\_\+t)0x30000000)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Waitfeature\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Waitfeature\+\_\+\+Enable}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+W\+A\+I\+T\+\_\+\+F\+E\+A\+T\+U\+RE}(F\+E\+A\+T\+U\+RE)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+E\+C\+C\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+E\+C\+C\+\_\+\+Enable}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+E\+C\+C\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size\+\_\+256\+Bytes}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size\+\_\+512\+Bytes}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size\+\_\+1024\+Bytes}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size\+\_\+2048\+Bytes}~((uint32\+\_\+t)0x00060000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size\+\_\+4096\+Bytes}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size\+\_\+8192\+Bytes}~((uint32\+\_\+t)0x000\+A0000)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+E\+C\+C\+P\+A\+G\+E\+\_\+\+S\+I\+ZE}(S\+I\+ZE)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+\_\+\+T\+I\+ME}(T\+I\+ME)~((T\+I\+ME) $<$= 0x\+FF)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+T\+A\+R\+\_\+\+T\+I\+ME}(T\+I\+ME)~((T\+I\+ME) $<$= 0x\+FF)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+S\+E\+T\+U\+P\+\_\+\+T\+I\+ME}(T\+I\+ME)~((T\+I\+ME) $<$= 0x\+FF)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+ME}(T\+I\+ME)~((T\+I\+ME) $<$= 0x\+FF)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+H\+O\+L\+D\+\_\+\+T\+I\+ME}(T\+I\+ME)~((T\+I\+ME) $<$= 0x\+FF)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+H\+I\+Z\+\_\+\+T\+I\+ME}(T\+I\+ME)~((T\+I\+ME) $<$= 0x\+FF)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+I\+T\+\_\+\+Rising\+Edge}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+I\+T\+\_\+\+Level}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+I\+T\+\_\+\+Falling\+Edge}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+IT}(IT)~((((IT) \& (uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+C7) == 0x00000000) \&\& ((IT) != 0x00000000))
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+G\+E\+T\+\_\+\+IT}(IT)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+Rising\+Edge}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+Level}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+Falling\+Edge}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries F\+S\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+F\+E\+M\+PT}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(F\+L\+AG)
\item 
\#define {\bfseries I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}(F\+L\+AG)~((((F\+L\+AG) \& (uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F8) == 0x00000000) \&\& ((F\+L\+AG) != 0x00000000))
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___f_s_m_c___exported___functions_gaab3e6648e8a584e73785361ac960eded}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+De\+Init}} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank)
\begin{DoxyCompactList}\small\item\em Deinitializes the F\+S\+MC N\+O\+R/\+S\+R\+AM Banks registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___f_s_m_c___exported___functions_gafb749503293474a68555961bd8f120e1}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+De\+Init}} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank)
\begin{DoxyCompactList}\small\item\em Deinitializes the F\+S\+MC N\+A\+ND Banks registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___f_s_m_c___exported___functions_ga2f53ccf3a4f3c80a5a56fb47ccd47ccd}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+De\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Deinitializes the F\+S\+MC P\+C\+C\+A\+RD Bank registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___f_s_m_c___exported___functions_ga9c27816e8b17394c9ee1ce9298917b4a}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init}} (\mbox{\hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}} $\ast$F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the F\+S\+MC N\+O\+R/\+S\+R\+AM Banks according to the specified parameters in the F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___f_s_m_c___exported___functions_ga9f81ccc4e126c11f1eb33077b1a68e6f}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init}} (\mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}} $\ast$F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the F\+S\+MC N\+A\+ND Banks according to the specified parameters in the F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___f_s_m_c___exported___functions_gacee1351363e7700a296faa1734a910aa}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init}} (\mbox{\hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}} $\ast$F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the F\+S\+MC P\+C\+C\+A\+RD Bank according to the specified parameters in the F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___f_s_m_c___exported___functions_gaf33e6dfc34f62d16a0cb416de9e83d28}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Struct\+Init}} (\mbox{\hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}} $\ast$F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___f_s_m_c___exported___functions_ga8283ad94ad8e83d49d5b77d1c7e17862}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Struct\+Init}} (\mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}} $\ast$F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___f_s_m_c___exported___functions_ga7a64ba0e0545b3f1913c9d1d28c05e62}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init}} (\mbox{\hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}} $\ast$F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___f_s_m_c___exported___functions_gaf943f0f2680168d3a95a3c2c9f3eca2a}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Cmd}} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified N\+O\+R/\+S\+R\+AM Memory Bank. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___f_s_m_c___exported___functions_ga33ec7c39ea4d42e92c72c6e517d8235c}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Cmd}} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified N\+A\+ND Memory Bank. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___f_s_m_c___exported___functions_ga2d410151ceb3428c6a1bf374a0472cde}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Cmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the P\+C\+C\+A\+RD Memory Bank. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___f_s_m_c___exported___functions_ga5800301fc39bbe998a18ebd9ff191cdc}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+E\+C\+C\+Cmd}} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the F\+S\+MC N\+A\+ND E\+CC feature. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___f_s_m_c___exported___functions_gaad6d4f5b5a41684ce053fea55bdb98d8}{F\+S\+M\+C\+\_\+\+Get\+E\+CC}} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank)
\begin{DoxyCompactList}\small\item\em Returns the error correction code register value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___f_s_m_c___exported___functions_ga217027ae3cd213b9076b6a1be197064c}{F\+S\+M\+C\+\_\+\+I\+T\+Config}} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+IT, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified F\+S\+MC interrupts. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___f_s_m_c___exported___functions_gae00355115b078f483f0771057bb849c4}{F\+S\+M\+C\+\_\+\+Get\+Flag\+Status}} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified F\+S\+MC flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___f_s_m_c___exported___functions_ga697618f2de0ad9a8a82461ddbebd5264}{F\+S\+M\+C\+\_\+\+Clear\+Flag}} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the F\+S\+MC\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
I\+T\+Status \mbox{\hyperlink{group___f_s_m_c___exported___functions_ga7fce9ca889d33cd8b8b7413875dd4d73}{F\+S\+M\+C\+\_\+\+Get\+I\+T\+Status}} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified F\+S\+MC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___f_s_m_c___exported___functions_gad9387e7674b8a376256a3378649e004e}{F\+S\+M\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit}} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the F\+S\+MC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the F\+S\+MC firmware library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/March-\/2011
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\doxysubsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }