{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602597268780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602597268780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 13 21:54:28 2020 " "Processing started: Tue Oct 13 21:54:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602597268780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602597268780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off code_box -c code_box " "Command: quartus_map --read_settings_files=on --write_settings_files=off code_box -c code_box" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602597268780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602597269090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602597269090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_box.v 1 1 " "Found 1 design units, including 1 entities, in source file code_box.v" { { "Info" "ISGN_ENTITY_NAME" "1 code_box " "Found entity 1: code_box" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602597277665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602597277665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "D:/quartus/text_learn/code_box/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602597277666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602597277666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.v 1 1 " "Found 1 design units, including 1 entities, in source file segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.v" "" { Text "D:/quartus/text_learn/code_box/segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602597277667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602597277667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "comf_dbs code_box.v(84) " "Verilog HDL Implicit Net warning at code_box.v(84): created implicit net for \"comf_dbs\"" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602597277668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_out_1 segment.v(24) " "Verilog HDL Implicit Net warning at segment.v(24): created implicit net for \"seg_out_1\"" {  } { { "segment.v" "" { Text "D:/quartus/text_learn/code_box/segment.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602597277668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_out_2 segment.v(25) " "Verilog HDL Implicit Net warning at segment.v(25): created implicit net for \"seg_out_2\"" {  } { { "segment.v" "" { Text "D:/quartus/text_learn/code_box/segment.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602597277668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "code_box " "Elaborating entity \"code_box\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602597277691 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 code_box.v(16) " "Net \"seg.data_a\" at code_box.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1602597277699 "|code_box"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 code_box.v(16) " "Net \"seg.waddr_a\" at code_box.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1602597277699 "|code_box"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 code_box.v(16) " "Net \"seg.we_a\" at code_box.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1602597277699 "|code_box"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "times1 code_box.v(10) " "Output port \"times1\" at code_box.v(10) has no driver" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602597277699 "|code_box"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "times2 code_box.v(10) " "Output port \"times2\" at code_box.v(10) has no driver" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602597277699 "|code_box"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "times3 code_box.v(10) " "Output port \"times3\" at code_box.v(10) has no driver" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602597277699 "|code_box"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:key_cfm_dbs " "Elaborating entity \"debounce\" for hierarchy \"debounce:key_cfm_dbs\"" {  } { { "code_box.v" "key_cfm_dbs" { Text "D:/quartus/text_learn/code_box/code_box.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602597277744 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 D:/quartus/text_learn/code_box/db/code_box.ram0_code_box_7760dc35.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"D:/quartus/text_learn/code_box/db/code_box.ram0_code_box_7760dc35.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1602597277959 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "seg " "RAM logic \"seg\" is uninferred because MIF is not supported for the selected family" {  } { { "code_box.v" "seg" { Text "D:/quartus/text_learn/code_box/code_box.v" 16 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1602597277973 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1602597277973 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 54 -1 0 } } { "debounce.v" "" { Text "D:/quartus/text_learn/code_box/debounce.v" 37 -1 0 } } { "debounce.v" "" { Text "D:/quartus/text_learn/code_box/debounce.v" 38 -1 0 } } { "debounce.v" "" { Text "D:/quartus/text_learn/code_box/debounce.v" 8 -1 0 } } { "debounce.v" "" { Text "D:/quartus/text_learn/code_box/debounce.v" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1602597278180 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1602597278180 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num_led1\[0\]~reg0 num_led1\[0\]~reg0_emulated num_led1\[0\]~1 " "Register \"num_led1\[0\]~reg0\" is converted into an equivalent circuit using register \"num_led1\[0\]~reg0_emulated\" and latch \"num_led1\[0\]~1\"" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602597278181 "|code_box|num_led1[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num_led1\[1\]~reg0 num_led1\[1\]~reg0_emulated num_led1\[1\]~5 " "Register \"num_led1\[1\]~reg0\" is converted into an equivalent circuit using register \"num_led1\[1\]~reg0_emulated\" and latch \"num_led1\[1\]~5\"" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602597278181 "|code_box|num_led1[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num_led1\[2\]~reg0 num_led1\[2\]~reg0_emulated num_led1\[2\]~9 " "Register \"num_led1\[2\]~reg0\" is converted into an equivalent circuit using register \"num_led1\[2\]~reg0_emulated\" and latch \"num_led1\[2\]~9\"" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602597278181 "|code_box|num_led1[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num_led1\[3\]~reg0 num_led1\[3\]~reg0_emulated num_led1\[3\]~13 " "Register \"num_led1\[3\]~reg0\" is converted into an equivalent circuit using register \"num_led1\[3\]~reg0_emulated\" and latch \"num_led1\[3\]~13\"" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602597278181 "|code_box|num_led1[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num_led1\[4\]~reg0 num_led1\[4\]~reg0_emulated num_led1\[4\]~17 " "Register \"num_led1\[4\]~reg0\" is converted into an equivalent circuit using register \"num_led1\[4\]~reg0_emulated\" and latch \"num_led1\[4\]~17\"" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602597278181 "|code_box|num_led1[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num_led1\[5\]~reg0 num_led1\[5\]~reg0_emulated num_led1\[5\]~21 " "Register \"num_led1\[5\]~reg0\" is converted into an equivalent circuit using register \"num_led1\[5\]~reg0_emulated\" and latch \"num_led1\[5\]~21\"" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602597278181 "|code_box|num_led1[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num_led1\[6\]~reg0 num_led1\[6\]~reg0_emulated num_led1\[6\]~25 " "Register \"num_led1\[6\]~reg0\" is converted into an equivalent circuit using register \"num_led1\[6\]~reg0_emulated\" and latch \"num_led1\[6\]~25\"" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602597278181 "|code_box|num_led1[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num_led2\[0\]~reg0 num_led2\[0\]~reg0_emulated num_led2\[0\]~1 " "Register \"num_led2\[0\]~reg0\" is converted into an equivalent circuit using register \"num_led2\[0\]~reg0_emulated\" and latch \"num_led2\[0\]~1\"" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602597278181 "|code_box|num_led2[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num_led2\[1\]~reg0 num_led2\[1\]~reg0_emulated num_led2\[1\]~5 " "Register \"num_led2\[1\]~reg0\" is converted into an equivalent circuit using register \"num_led2\[1\]~reg0_emulated\" and latch \"num_led2\[1\]~5\"" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602597278181 "|code_box|num_led2[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num_led2\[2\]~reg0 num_led2\[2\]~reg0_emulated num_led2\[2\]~9 " "Register \"num_led2\[2\]~reg0\" is converted into an equivalent circuit using register \"num_led2\[2\]~reg0_emulated\" and latch \"num_led2\[2\]~9\"" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602597278181 "|code_box|num_led2[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num_led2\[3\]~reg0 num_led2\[3\]~reg0_emulated num_led2\[3\]~13 " "Register \"num_led2\[3\]~reg0\" is converted into an equivalent circuit using register \"num_led2\[3\]~reg0_emulated\" and latch \"num_led2\[3\]~13\"" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602597278181 "|code_box|num_led2[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num_led2\[4\]~reg0 num_led2\[4\]~reg0_emulated num_led2\[4\]~17 " "Register \"num_led2\[4\]~reg0\" is converted into an equivalent circuit using register \"num_led2\[4\]~reg0_emulated\" and latch \"num_led2\[4\]~17\"" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602597278181 "|code_box|num_led2[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num_led2\[5\]~reg0 num_led2\[5\]~reg0_emulated num_led2\[5\]~21 " "Register \"num_led2\[5\]~reg0\" is converted into an equivalent circuit using register \"num_led2\[5\]~reg0_emulated\" and latch \"num_led2\[5\]~21\"" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602597278181 "|code_box|num_led2[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num_led2\[6\]~reg0 num_led2\[6\]~reg0_emulated num_led2\[6\]~25 " "Register \"num_led2\[6\]~reg0\" is converted into an equivalent circuit using register \"num_led2\[6\]~reg0_emulated\" and latch \"num_led2\[6\]~25\"" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602597278181 "|code_box|num_led2[6]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1602597278181 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "num_led1\[7\] GND " "Pin \"num_led1\[7\]\" is stuck at GND" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602597278197 "|code_box|num_led1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "num_led1\[8\] GND " "Pin \"num_led1\[8\]\" is stuck at GND" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602597278197 "|code_box|num_led1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "num_led2\[7\] GND " "Pin \"num_led2\[7\]\" is stuck at GND" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602597278197 "|code_box|num_led2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "num_led2\[8\] GND " "Pin \"num_led2\[8\]\" is stuck at GND" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602597278197 "|code_box|num_led2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "times1\[0\] GND " "Pin \"times1\[0\]\" is stuck at GND" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602597278197 "|code_box|times1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "times1\[1\] GND " "Pin \"times1\[1\]\" is stuck at GND" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602597278197 "|code_box|times1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "times2\[0\] GND " "Pin \"times2\[0\]\" is stuck at GND" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602597278197 "|code_box|times2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "times2\[1\] GND " "Pin \"times2\[1\]\" is stuck at GND" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602597278197 "|code_box|times2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "times3\[0\] GND " "Pin \"times3\[0\]\" is stuck at GND" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602597278197 "|code_box|times3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "times3\[1\] GND " "Pin \"times3\[1\]\" is stuck at GND" {  } { { "code_box.v" "" { Text "D:/quartus/text_learn/code_box/code_box.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602597278197 "|code_box|times3[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1602597278197 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602597278258 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602597278553 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602597278713 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602597278713 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602597278792 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602597278792 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602597278792 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602597278792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602597278833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 13 21:54:38 2020 " "Processing ended: Tue Oct 13 21:54:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602597278833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602597278833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602597278833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602597278833 ""}
