# HDL-Verilog
This is all about HDL exercises
