This design implements a 4-bit Serial-In Parallel-Out (SIPO) Shift Register using D flip-flops with a Clear (reset) signal, targeting the EP4CE6E22C8 FPGA chip.
Quartus (Quartus Prime 23.1std) Lite Edition.
