Using target part "3s700anfgg484-4".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s700an' is a WebPack part.
WARNING:Security:42 - Your license support version '2010.04' for WebPack expires
in 25 days after which you will not qualify for Xilinx software updates or new
releases.
----------------------------------------------------------------------
WARNING:LIT:243 - Logical network VFBC1_Wd_Almost_Full has no load.
WARNING:LIT:395 - The above warning message is repeated 175 more times for the
   following (max. 5 shown):
   VFBC1_Cmd_Almost_Full,
   PLB_wrPrim,
   VFBC0_Rd_Almost_Empty,
   VFBC0_Rd_Empty,
   PLB_rdBurst
   To see the details of these warning messages, please use the -detail switch.
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
ERROR:Pack:2309 - Too many bonded comps of type "IOB" found to fit this device.
ERROR:Map:237 - The design is too large to fit the device.  Please check the
   Design Summary section to see which resource requirement for your design
   exceeds the resources available in the device. Note that the number of slices
   reported may not be reflected accurately as their packing might not have been
   completed.

   NOTE:  An NCD file will still be generated to allow you to examine the mapped
   design.  This file is intended for evaluation use only, and will not process
   successfully through PAR.

Mapping completed.
See MAP report file "vga_control_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :   2
