// Seed: 2980899284
module module_0 (
    input supply0 id_0,
    input tri id_1,
    output tri0 id_2
);
  wire id_4;
  wire id_5 [-1 : 1];
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd5
) (
    output supply0 id_0,
    input tri1 id_1,
    input wor id_2,
    input wand id_3,
    input supply0 id_4,
    input supply0 id_5,
    input uwire id_6,
    input wire id_7,
    input wire _id_8,
    input tri id_9,
    input wor id_10,
    output supply0 id_11,
    input wand id_12
);
  module_0 modCall_1 (
      id_10,
      id_3,
      id_0
  );
  wire id_14;
  logic [id_8 : -1] id_15;
  ;
endmodule
