

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 600.0:1200.0:600.0:600.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default3f67b35437616b4d79eb9553411509ee  /tmp/tmp.lDv9FlwnEF/bwbench__SIZE1_1
 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=benchmarks/bwbench/bwbench.cu
self exe links to: /tmp/tmp.lDv9FlwnEF/bwbench__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.lDv9FlwnEF/bwbench__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.lDv9FlwnEF/bwbench__SIZE1_1 > _cuobjdump_complete_output_cozTxz"
Parsing file _cuobjdump_complete_output_cozTxz
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/bwbench/bwbench.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/bwbench/bwbench.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7bwbenchPjS_ : hostFun 0x0x400dd0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z7bwbenchPjS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z7bwbenchPjS_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7bwbenchPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7bwbenchPjS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_iu1s1y"
Running: cat _ptx_iu1s1y | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Jf92uy
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Jf92uy --output-file  /dev/null 2> _ptx_iu1s1yinfo"
GPGPU-Sim PTX: Kernel '_Z7bwbenchPjS_' : regs=7, lmem=0, smem=0, cmem=48
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_iu1s1y _ptx2_Jf92uy _ptx_iu1s1yinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x400dd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7bwbenchPjS_' to stream 0, gridDim= (224,1,1) blockDim = (512,1,1) 
kernel '_Z7bwbenchPjS_' transfer to GPU hardware scheduler
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(33,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(23,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(29,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(15,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(32,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(22,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(31,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(20,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(19,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(28,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(15,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(7,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(22,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(25,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(33,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(20,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(22,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(28,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(4,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(29,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(22,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(39,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(19,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(11,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(8,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(41,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(4,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(17,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(48,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(59,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(71,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(79,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(51,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(50,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(51,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(78,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(45,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(70,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(79,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(47,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(43,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(48,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(54,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(54,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(75,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(46,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(61,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(50,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(56,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(53,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(79,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(45,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(79,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(64,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(58,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(58,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(62,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(85,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(79,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(85,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(61,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(119,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(112,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(103,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(113,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(125,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(121,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(117,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(124,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(91,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(89,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(101,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(99,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(85,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(125,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(111,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(125,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(116,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(88,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(121,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(124,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(84,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(85,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(88,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(101,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(104,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(91,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(96,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(128,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(148,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(124,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(148,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(134,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(154,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(129,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(140,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(155,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(146,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(139,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(155,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(147,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(128,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(126,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(128,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(152,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(139,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(141,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(163,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(145,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(145,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(151,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(137,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(131,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(142,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(129,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(142,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(168,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(147,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(156,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(152,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(192,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(200,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(189,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(175,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(208,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(171,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(178,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(176,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(203,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(177,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(200,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(199,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(186,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(192,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(185,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(185,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(170,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(199,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(169,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(178,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(183,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(204,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(198,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(201,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(189,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(170,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(176,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(192,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(216,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(200,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(223,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(216,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(218,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(219,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(220,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(220,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(220,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(214,0,0) tid=(447,0,0)
kernel_name = _Z7bwbenchPjS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 843257
gpu_sim_insn = 15941632
gpu_ipc =      18.9048
gpu_tot_sim_cycle = 843257
gpu_tot_sim_insn = 15941632
gpu_tot_ipc =      18.9048
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2517062
gpu_stall_icnt2sh    = 84
gpu_total_sim_rate=51094
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 17408, Miss = 17408 (1), PendingHit = 0 (0)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 17408, Miss = 17408 (1), PendingHit = 0 (0)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 16384, Miss = 16384 (1), PendingHit = 0 (0)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 17408, Miss = 17408 (1), PendingHit = 0 (0)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 18432, Miss = 18432 (1), PendingHit = 0 (0)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 17408, Miss = 17408 (1), PendingHit = 0 (0)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 16384, Miss = 16384 (1), PendingHit = 0 (0)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 16384, Miss = 16384 (1), PendingHit = 0 (0)
total_dl1_misses=229376
total_dl1_accesses=229376
total_dl1_miss_rate= 1.000000
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 
distro:
139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 
gpgpu_n_tot_thrd_icount = 15941632
gpgpu_n_tot_w_icount = 498176
gpgpu_n_icache_hits = 250880
gpgpu_n_icache_misses = 820
gpgpu_n_l1dcache_read_hits = 0
gpgpu_n_l1dcache_read_misses = 229376
gpgpu_n_l1dcache_write_accesses = 229376
gpgpu_n_l1dcache_wirte_misses = 229376
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 6720
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 9876929
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 229376
gpgpu_n_mem_write_global = 229376
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 14680064
gpgpu_n_store_insn = 14680064
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2627
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2627
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9874302
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15505843	W0_Idle:3622324	W0_Scoreboard:3113249	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:498176
maxmrqlatency = 1899 
maxdqlatency = 0 
maxmflatency = 2698 
averagemflatency = 865 
max_icnt2mem_latency = 1551 
max_icnt2sh_latency = 843256 
mrq_lat_table:193135 	12117 	11515 	16114 	54271 	98121 	140753 	111223 	45419 	5343 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	163 	26105 	320456 	111963 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:1 	1822 	3699 	1561 	9090 	61184 	75754 	39963 	125348 	138866 	1604 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	218346 	10963 	81 	0 	0 	0 	0 	0 	0 	105 	490 	1107 	2192 	4538 	9113 	18235 	36364 	72598 	84634 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	31 	1628 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        40        46        30        30        32        52        34        28        40        48        42        32        30        32        32        32 
dram[1]:        46        48        28        26        30        48        32        30        36        58        32        32        32        30        32        32 
dram[2]:        42        46        32        30        32        44        32        30        48        54        32        30        30        36        32        32 
dram[3]:        32        44        30        30        30        50        34        32        40        52        32        29        44        30        32        32 
dram[4]:        38        46        30        28        32        50        34        32        48        40        38        32        30        32        32        28 
maximum service time to same row:
dram[0]:      2244      2374      3572      3356      2244      5194      2739      2172      4588      2669      2362      3797      2367      2614      4851      4700 
dram[1]:      2720      2944      2920      2263      2479      4773      2465      2289      3586      3066      2395      3608      2501      2591      4848      4725 
dram[2]:      2656      3466      4768      4397      2042      4446      1996      1725      4744      3247      1751      2339      2808      2522      5006      4855 
dram[3]:      2710      3793      4932      3319      2033      5105      2233      1887      3371      3559      3076      2827      2339      3009      4698      4686 
dram[4]:      2765      3754      3387      3879      1921      4721      1937      2233      4573      2970      2922      4068      2358      3086      4766      4704 
average row accesses per activate:
dram[0]:  2.399049  2.209740  2.286933  2.328100  2.228897  2.320216  2.309013  2.138102  2.142359  2.303581  2.171946  2.207460  2.258639  2.220611  2.212590  2.287543 
dram[1]:  2.323402  2.209740  2.288154  2.403465  2.237006  2.307775  2.304069  2.202098  2.186436  2.250065  2.125984  2.174679  2.283748  2.266385  2.187755  2.337422 
dram[2]:  2.360484  2.144536  2.334876  2.367089  2.213992  2.360944  2.305920  2.253403  2.180897  2.220505  2.190669  2.223938  2.275316  2.188872  2.181633  2.322860 
dram[3]:  2.203442  2.180524  2.321603  2.460526  2.174286  2.401116  2.345504  2.128059  2.189774  2.238318  2.274283  2.231405  2.231764  2.228690  2.234497  2.309723 
dram[4]:  2.237089  2.181078  2.314085  2.260710  2.190888  2.327116  2.429579  2.170449  2.194798  2.261805  2.146051  2.243573  2.215258  2.347659  2.166203  2.280245 
average row locality = 688138/305568 = 2.251996
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5731      5728      5728      5728      5728      5728      5728      5728      5728      5740      5760      5760      5754      5728      5728      5728 
dram[1]:      5730      5728      5728      5728      5728      5728      5728      5728      5728      5740      5760      5760      5754      5728      5728      5728 
dram[2]:      5730      5728      5728      5728      5728      5728      5728      5728      5728      5740      5760      5760      5754      5728      5728      5728 
dram[3]:      5730      5728      5728      5728      5728      5728      5728      5728      5728      5742      5760      5760      5754      5728      5728      5728 
dram[4]:      5729      5728      5728      5728      5728      5728      5728      5728      5728      5742      5760      5760      5752      5728      5728      5728 
total reads: 458762
bank skew: 5760/5728 = 1.01
chip skew: 91754/91751 = 1.00
number of total write accesses:
dram[0]:      2848      2848      2848      2872      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[1]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[2]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[3]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[4]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2872      2848      2848      2848 
total reads: 229376
bank skew: 2880/2848 = 1.01
chip skew: 45876/45874 = 1.00
average mf latency per bank:
dram[0]:        598       582       559       587       591       559       575       594       553       564       580       564       563       592       580       569
dram[1]:        594       583       562       591       591       557       584       600       556       565       577       567       566       591       581       574
dram[2]:        594       579       563       588       589       559       586       603       555       565       578       565       567       585       586       573
dram[3]:        582       583       565       587       588       567       576       597       556       562       583       560       562       586       584       582
dram[4]:        585       587       566       578       595       561       581       595       557       563       579       566       561       595       576       572
maximum mf latency per bank:
dram[0]:       2288      2512      1888      2216      2587      2454      2234      1934      1731      1823      2308      1897      2219      2010      2083      1889
dram[1]:       2272      2449      1986      2154      2580      2191      1910      2030      2372      1900      2237      2268      1861      2564      1894      2129
dram[2]:       2231      2213      1932      1930      1894      2234      2086      2508      2352      1769      1783      1959      1962      2381      2050      1975
dram[3]:       2138      2341      2070      1976      2100      2149      2341      1953      2354      1964      1977      2023      2698      2327      2332      2006
dram[4]:       2194      2349      2258      2260      2017      2258      2238      1953      1968      1845      2090      2034      2237      2539      1952      1970

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x837fcf80, atomic=0 1 entries : 0x2adc024f5b50 :  mf: uid=10827299, sid07:w47, part=0, addr=0x837fcf80, load , size=128, unknown  status = IN_PARTITION_DRAM (843256), 

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843257 n_nop=445647 n_act=61187 n_pre=61171 n_req=137627 n_rd=183504 n_write=91748 bw_util=0.6528
n_activity=837394 dram_eff=0.6574
bk0: 11462a 481475i bk1: 11456a 473560i bk2: 11456a 442258i bk3: 11456a 466446i bk4: 11456a 476870i bk5: 11456a 447666i bk6: 11456a 460196i bk7: 11456a 475814i bk8: 11456a 444273i bk9: 11480a 440604i bk10: 11520a 467396i bk11: 11520a 443557i bk12: 11506a 427003i bk13: 11456a 442095i bk14: 11456a 390758i bk15: 11456a 193043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6442
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843257 n_nop=445859 n_act=61079 n_pre=61063 n_req=137628 n_rd=183504 n_write=91752 bw_util=0.6528
n_activity=837175 dram_eff=0.6576
bk0: 11460a 484808i bk1: 11456a 475773i bk2: 11456a 442718i bk3: 11456a 471242i bk4: 11456a 479753i bk5: 11456a 449783i bk6: 11456a 465388i bk7: 11456a 478808i bk8: 11456a 446856i bk9: 11480a 444278i bk10: 11520a 470639i bk11: 11520a 448975i bk12: 11508a 428063i bk13: 11456a 445852i bk14: 11456a 393607i bk15: 11456a 195119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.64
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843257 n_nop=445981 n_act=61018 n_pre=61002 n_req=137628 n_rd=183504 n_write=91752 bw_util=0.6528
n_activity=836680 dram_eff=0.658
bk0: 11460a 482821i bk1: 11456a 474802i bk2: 11456a 442728i bk3: 11456a 469225i bk4: 11456a 475183i bk5: 11456a 445679i bk6: 11456a 463583i bk7: 11456a 477789i bk8: 11456a 446624i bk9: 11480a 444691i bk10: 11520a 471949i bk11: 11520a 448888i bk12: 11508a 430359i bk13: 11456a 445725i bk14: 11456a 391127i bk15: 11456a 193315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6247
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843257 n_nop=446025 n_act=60994 n_pre=60978 n_req=137630 n_rd=183508 n_write=91752 bw_util=0.6528
n_activity=837018 dram_eff=0.6577
bk0: 11460a 483703i bk1: 11456a 472414i bk2: 11456a 442515i bk3: 11456a 467593i bk4: 11456a 477487i bk5: 11456a 446957i bk6: 11456a 460940i bk7: 11456a 477325i bk8: 11456a 444036i bk9: 11484a 443590i bk10: 11520a 471550i bk11: 11520a 449367i bk12: 11508a 427315i bk13: 11456a 444618i bk14: 11456a 391380i bk15: 11456a 195090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6569
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843257 n_nop=445441 n_act=61291 n_pre=61275 n_req=137625 n_rd=183502 n_write=91748 bw_util=0.6528
n_activity=836398 dram_eff=0.6582
bk0: 11458a 479712i bk1: 11456a 474996i bk2: 11456a 442783i bk3: 11456a 468605i bk4: 11456a 476349i bk5: 11456a 449529i bk6: 11456a 460898i bk7: 11456a 476364i bk8: 11456a 444437i bk9: 11484a 442515i bk10: 11520a 469184i bk11: 11520a 445083i bk12: 11504a 427098i bk13: 11456a 441366i bk14: 11456a 389786i bk15: 11456a 191726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5732
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91792, Miss = 91753 (1), PendingHit = 7 (7.63e-05)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91778, Miss = 91752 (1), PendingHit = 1 (1.09e-05)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91778, Miss = 91752 (1), PendingHit = 2 (2.18e-05)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91780, Miss = 91754 (1), PendingHit = 0 (0)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91764, Miss = 91751 (1), PendingHit = 0 (0)
L2 Cache Total Miss Rate = 1.000

icnt_total_pkts_mem_to_simt=1376928
icnt_total_pkts_simt_to_mem=1376396

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 314.888
% Accepted packets = 0 at node 0 (avg = 0.0354835)
lat(1) = 314.888;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.163229 0.163226 0.163226 0.163227 0.163212 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 3.21609
% Accepted packets = 0 at node 14 (avg = 0.0354972)
lat(2) = 3.21609;
thru(2,:) = [ 0.0619598 0.0546738 0.0619598 0.0546738 0.0546738 0.0583168 0.0619598 0.0656028 0.0619598 0.0546738 0.0546738 0.0583168 0.0546738 0.0583168 0 0 0 0 0 0 0 0 0 ];
% latency change    = 96.9105
% throughput change = 0.000386367
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 314.888 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0354835 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 586 91 46 2289 3443 464 203 272 228 210 224 301 445 736 1754 5571 6172 3473 3168 3279 3970 4334 3972 3596 3662 3762 4058 3998 3888 3796 3892 4032 4081 3954 3903 3921 3879 3919 3894 3821 3800 3820 3803 3781 3668 3641 3578 3585 3551 3405 3383 3366 3159 3133 3049 2929 2872 2734 2666 2596 2547 2471 2390 2388 2366 2234 2210 2193 2114 1962 1924 1853 1777 1831 1789 1723 1689 1655 1505 1544 1501 1452 1394 1315 1381 1286 1264 1225 1218 1174 1117 1050 1056 999 953 926 946 913 878 863 837 802 855 769 713 770 695 680 651 652 663 629 652 608 622 622 590 543 563 551 533 505 505 521 511 467 484 449 486 490 452 415 449 462 441 416 436 424 431 439 431 409 371 395 403 398 421 378 405 411 437 433 415 371 380 415 391 403 404 347 362 375 379 394 359 380 379 341 387 356 394 313 359 396 372 339 353 344 373 366 383 322 329 312 352 335 327 352 359 325 356 343 329 313 335 317 357 332 328 316 330 354 369 376 332 332 329 290 301 327 308 279 346 326 319 292 321 296 322 289 288 295 279 265 287 305 303 339 303 295 308 269 301 263 322 292 293 295 288 297 267 234 259 272 272 259 270 259 269 279 271 242 268 264 262 255 281 276 269 244 258 241 253 214 227 220 226 242 248 209 225 242 244 222 225 208 205 216 184 191 205 218 209 240 216 223 209 187 198 184 190 195 208 210 192 181 210 207 194 215 218 211 232 233 176 165 223 200 176 206 187 184 190 196 188 204 180 209 200 186 207 189 205 201 174 182 184 201 186 187 194 177 187 161 182 174 161 166 190 171 166 188 165 168 163 159 179 175 164 162 167 160 163 179 182 162 180 161 200 175 203 178 188 169 192 182 204 203 188 153 162 161 168 161 167 180 179 181 188 161 173 179 199 174 186 188 162 173 182 201 176 152 172 186 149 157 165 144 160 158 164 185 166 174 173 137 197 188 180 165 171 169 148 153 164 163 166 153 164 177 186 175 178 174 166 179 167 153 158 167 184 161 163 163 129 173 164 163 169 160 194 167 178 153 172 150 157 168 169 166 147 167 168 148 177 168 154 134 131 143 177 149 151 160 134 156 168 149 163 173 184 158 142 169 159 160 168 153 191 150 162 148 137 146 166 144 151 151 141 150 168 160 158 166 167 146 152 144 155 157 147 154 144 150 159 146 143 134 170 147 163 176 146 149 144 165 127 151 150 163 169 155 151 141 152 155 144 148 144 143 149 147 147 145 140 169 169 143 150 149 141 152 145 142 148 151 168 135 167 131 141 167 160 126 160 142 158 143 150 149 151 119 129 118 150 109 140 121 143 145 147 118 164 129 145 118 151 161 161 132 158 143 154 122 160 139 150 123 141 121 157 125 144 124 144 147 133 134 135 108 141 139 128 119 136 153 133 148 125 154 135 134 143 137 148 140 133 128 135 126 146 125 132 118 132 113 152 141 139 127 141 151 142 138 140 141 139 129 153 140 151 129 151 167 167 135 145 138 138 136 141 117 157 132 163 155 151 140 145 136 141 123 139 136 134 141 149 131 156 137 144 136 140 135 127 143 161 144 152 132 121 124 138 136 152 143 136 130 146 131 139 126 139 141 154 132 146 131 148 134 116 144 137 136 139 135 153 133 135 117 114 122 133 128 147 121 125 127 112 136 142 131 124 139 141 123 129 135 140 126 133 112 146 156 160 128 126 133 128 128 143 124 154 133 156 126 158 131 127 119 149 107 164 135 124 128 129 131 153 106 131 121 116 122 130 116 129 127 112 136 94 119 122 104 137 123 133 110 134 120 132 115 143 112 112 120 144 130 144 113 129 133 118 130 126 117 122 139 151 141 148 139 149 130 125 116 116 118 122 123 122 108 120 116 140 123 114 111 125 115 120 127 136 124 121 121 109 134 108 104 121 118 129 120 112 100 126 121 108 113 128 132 122 100 112 117 125 105 136 122 129 112 94 120 132 112 128 118 122 117 132 112 98 103 109 136 121 116 129 119 112 98 135 108 128 105 120 103 108 95 117 123 117 115 117 94 95 100 117 98 115 108 113 110 117 114 110 124 121 99 107 112 112 115 101 106 109 93 114 104 117 112 107 117 102 96 110 105 100 94 92 108 93 105 108 93 113 100 132 115 112 100 101 91 133 93 109 106 116 101 103 106 126 101 98 103 102 101 108 108 114 109 97 98 98 105 117 118 90 91 131 109 109 97 98 110 86 100 109 97 107 98 116 90 116 103 101 121 116 111 122 77 98 115 97 94 98 101 96 96 113 92 101 112 102 94 103 106 49258 ];
Traffic[0]class1Average hops = 1 (458892 samples)
traffic_manager/hop_stats_freq = [ 0 458892 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 3.21609 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.0354972 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 217219 5237 1140 3148 189965 30825 2823 4062 1375 2234 503 122 97 59 49 21 6 6 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (458892 samples)
traffic_manager/hop_stats_freq = [ 0 458892 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 12 sec (312 sec)
gpgpu_simulation_rate = 51094 (inst/sec)
gpgpu_simulation_rate = 2702 (cycle/sec)
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
Execution time: 311000.000 ms 
Bandwidth: 0.000 GB/s 
