
LoRaOled.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009254  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002598  08009368  08009368  00019368  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b900  0800b900  0001b900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b908  0800b908  0001b908  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800b90c  0800b90c  0001b90c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001f4  20000000  0800b910  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000006f8  200001f8  0800bb04  000201f8  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  200008f0  0800bb04  000208f0  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001910b  00000000  00000000  0002021d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000040e2  00000000  00000000  00039328  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000b396  00000000  00000000  0003d40a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000f30  00000000  00000000  000487a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000016f8  00000000  00000000  000496d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00017ac5  00000000  00000000  0004adc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0001135a  00000000  00000000  0006288d  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00078d64  00000000  00000000  00073be7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  000ec94b  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00004268  00000000  00000000  000ec9c8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f8 	.word	0x200001f8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800934c 	.word	0x0800934c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001fc 	.word	0x200001fc
 800014c:	0800934c 	.word	0x0800934c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_uldivmod>:
 8000b68:	b953      	cbnz	r3, 8000b80 <__aeabi_uldivmod+0x18>
 8000b6a:	b94a      	cbnz	r2, 8000b80 <__aeabi_uldivmod+0x18>
 8000b6c:	2900      	cmp	r1, #0
 8000b6e:	bf08      	it	eq
 8000b70:	2800      	cmpeq	r0, #0
 8000b72:	bf1c      	itt	ne
 8000b74:	f04f 31ff 	movne.w	r1, #4294967295
 8000b78:	f04f 30ff 	movne.w	r0, #4294967295
 8000b7c:	f000 b974 	b.w	8000e68 <__aeabi_idiv0>
 8000b80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b88:	f000 f806 	bl	8000b98 <__udivmoddi4>
 8000b8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b94:	b004      	add	sp, #16
 8000b96:	4770      	bx	lr

08000b98 <__udivmoddi4>:
 8000b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b9c:	468c      	mov	ip, r1
 8000b9e:	4604      	mov	r4, r0
 8000ba0:	9e08      	ldr	r6, [sp, #32]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d14b      	bne.n	8000c3e <__udivmoddi4+0xa6>
 8000ba6:	428a      	cmp	r2, r1
 8000ba8:	4615      	mov	r5, r2
 8000baa:	d967      	bls.n	8000c7c <__udivmoddi4+0xe4>
 8000bac:	fab2 f282 	clz	r2, r2
 8000bb0:	b14a      	cbz	r2, 8000bc6 <__udivmoddi4+0x2e>
 8000bb2:	f1c2 0720 	rsb	r7, r2, #32
 8000bb6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bba:	fa20 f707 	lsr.w	r7, r0, r7
 8000bbe:	4095      	lsls	r5, r2
 8000bc0:	ea47 0c03 	orr.w	ip, r7, r3
 8000bc4:	4094      	lsls	r4, r2
 8000bc6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bca:	fbbc f7fe 	udiv	r7, ip, lr
 8000bce:	fa1f f885 	uxth.w	r8, r5
 8000bd2:	fb0e c317 	mls	r3, lr, r7, ip
 8000bd6:	fb07 f908 	mul.w	r9, r7, r8
 8000bda:	0c21      	lsrs	r1, r4, #16
 8000bdc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000be0:	4599      	cmp	r9, r3
 8000be2:	d909      	bls.n	8000bf8 <__udivmoddi4+0x60>
 8000be4:	18eb      	adds	r3, r5, r3
 8000be6:	f107 31ff 	add.w	r1, r7, #4294967295
 8000bea:	f080 811c 	bcs.w	8000e26 <__udivmoddi4+0x28e>
 8000bee:	4599      	cmp	r9, r3
 8000bf0:	f240 8119 	bls.w	8000e26 <__udivmoddi4+0x28e>
 8000bf4:	3f02      	subs	r7, #2
 8000bf6:	442b      	add	r3, r5
 8000bf8:	eba3 0309 	sub.w	r3, r3, r9
 8000bfc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c00:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c04:	fb00 f108 	mul.w	r1, r0, r8
 8000c08:	b2a4      	uxth	r4, r4
 8000c0a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c0e:	42a1      	cmp	r1, r4
 8000c10:	d909      	bls.n	8000c26 <__udivmoddi4+0x8e>
 8000c12:	192c      	adds	r4, r5, r4
 8000c14:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c18:	f080 8107 	bcs.w	8000e2a <__udivmoddi4+0x292>
 8000c1c:	42a1      	cmp	r1, r4
 8000c1e:	f240 8104 	bls.w	8000e2a <__udivmoddi4+0x292>
 8000c22:	3802      	subs	r0, #2
 8000c24:	442c      	add	r4, r5
 8000c26:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c2a:	2700      	movs	r7, #0
 8000c2c:	1a64      	subs	r4, r4, r1
 8000c2e:	b11e      	cbz	r6, 8000c38 <__udivmoddi4+0xa0>
 8000c30:	2300      	movs	r3, #0
 8000c32:	40d4      	lsrs	r4, r2
 8000c34:	e9c6 4300 	strd	r4, r3, [r6]
 8000c38:	4639      	mov	r1, r7
 8000c3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c3e:	428b      	cmp	r3, r1
 8000c40:	d909      	bls.n	8000c56 <__udivmoddi4+0xbe>
 8000c42:	2e00      	cmp	r6, #0
 8000c44:	f000 80ec 	beq.w	8000e20 <__udivmoddi4+0x288>
 8000c48:	2700      	movs	r7, #0
 8000c4a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c4e:	4638      	mov	r0, r7
 8000c50:	4639      	mov	r1, r7
 8000c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c56:	fab3 f783 	clz	r7, r3
 8000c5a:	2f00      	cmp	r7, #0
 8000c5c:	d148      	bne.n	8000cf0 <__udivmoddi4+0x158>
 8000c5e:	428b      	cmp	r3, r1
 8000c60:	d302      	bcc.n	8000c68 <__udivmoddi4+0xd0>
 8000c62:	4282      	cmp	r2, r0
 8000c64:	f200 80fb 	bhi.w	8000e5e <__udivmoddi4+0x2c6>
 8000c68:	1a84      	subs	r4, r0, r2
 8000c6a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c6e:	2001      	movs	r0, #1
 8000c70:	469c      	mov	ip, r3
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d0e0      	beq.n	8000c38 <__udivmoddi4+0xa0>
 8000c76:	e9c6 4c00 	strd	r4, ip, [r6]
 8000c7a:	e7dd      	b.n	8000c38 <__udivmoddi4+0xa0>
 8000c7c:	b902      	cbnz	r2, 8000c80 <__udivmoddi4+0xe8>
 8000c7e:	deff      	udf	#255	; 0xff
 8000c80:	fab2 f282 	clz	r2, r2
 8000c84:	2a00      	cmp	r2, #0
 8000c86:	f040 808f 	bne.w	8000da8 <__udivmoddi4+0x210>
 8000c8a:	2701      	movs	r7, #1
 8000c8c:	1b49      	subs	r1, r1, r5
 8000c8e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000c92:	fa1f f985 	uxth.w	r9, r5
 8000c96:	fbb1 fef8 	udiv	lr, r1, r8
 8000c9a:	fb08 111e 	mls	r1, r8, lr, r1
 8000c9e:	fb09 f00e 	mul.w	r0, r9, lr
 8000ca2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000ca6:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000caa:	4298      	cmp	r0, r3
 8000cac:	d907      	bls.n	8000cbe <__udivmoddi4+0x126>
 8000cae:	18eb      	adds	r3, r5, r3
 8000cb0:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000cb4:	d202      	bcs.n	8000cbc <__udivmoddi4+0x124>
 8000cb6:	4298      	cmp	r0, r3
 8000cb8:	f200 80cd 	bhi.w	8000e56 <__udivmoddi4+0x2be>
 8000cbc:	468e      	mov	lr, r1
 8000cbe:	1a1b      	subs	r3, r3, r0
 8000cc0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cc4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cc8:	fb09 f900 	mul.w	r9, r9, r0
 8000ccc:	b2a4      	uxth	r4, r4
 8000cce:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cd2:	45a1      	cmp	r9, r4
 8000cd4:	d907      	bls.n	8000ce6 <__udivmoddi4+0x14e>
 8000cd6:	192c      	adds	r4, r5, r4
 8000cd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cdc:	d202      	bcs.n	8000ce4 <__udivmoddi4+0x14c>
 8000cde:	45a1      	cmp	r9, r4
 8000ce0:	f200 80b6 	bhi.w	8000e50 <__udivmoddi4+0x2b8>
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	eba4 0409 	sub.w	r4, r4, r9
 8000cea:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000cee:	e79e      	b.n	8000c2e <__udivmoddi4+0x96>
 8000cf0:	f1c7 0520 	rsb	r5, r7, #32
 8000cf4:	40bb      	lsls	r3, r7
 8000cf6:	fa22 fc05 	lsr.w	ip, r2, r5
 8000cfa:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cfe:	fa21 f405 	lsr.w	r4, r1, r5
 8000d02:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d06:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d0a:	fa1f f88c 	uxth.w	r8, ip
 8000d0e:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d12:	fa20 f305 	lsr.w	r3, r0, r5
 8000d16:	40b9      	lsls	r1, r7
 8000d18:	fb09 fa08 	mul.w	sl, r9, r8
 8000d1c:	4319      	orrs	r1, r3
 8000d1e:	0c0b      	lsrs	r3, r1, #16
 8000d20:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d24:	45a2      	cmp	sl, r4
 8000d26:	fa02 f207 	lsl.w	r2, r2, r7
 8000d2a:	fa00 f307 	lsl.w	r3, r0, r7
 8000d2e:	d90b      	bls.n	8000d48 <__udivmoddi4+0x1b0>
 8000d30:	eb1c 0404 	adds.w	r4, ip, r4
 8000d34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d38:	f080 8088 	bcs.w	8000e4c <__udivmoddi4+0x2b4>
 8000d3c:	45a2      	cmp	sl, r4
 8000d3e:	f240 8085 	bls.w	8000e4c <__udivmoddi4+0x2b4>
 8000d42:	f1a9 0902 	sub.w	r9, r9, #2
 8000d46:	4464      	add	r4, ip
 8000d48:	eba4 040a 	sub.w	r4, r4, sl
 8000d4c:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d50:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d54:	fb00 fa08 	mul.w	sl, r0, r8
 8000d58:	b289      	uxth	r1, r1
 8000d5a:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8000d5e:	45a2      	cmp	sl, r4
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0x1dc>
 8000d62:	eb1c 0404 	adds.w	r4, ip, r4
 8000d66:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d6a:	d26b      	bcs.n	8000e44 <__udivmoddi4+0x2ac>
 8000d6c:	45a2      	cmp	sl, r4
 8000d6e:	d969      	bls.n	8000e44 <__udivmoddi4+0x2ac>
 8000d70:	3802      	subs	r0, #2
 8000d72:	4464      	add	r4, ip
 8000d74:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d78:	fba0 8902 	umull	r8, r9, r0, r2
 8000d7c:	eba4 040a 	sub.w	r4, r4, sl
 8000d80:	454c      	cmp	r4, r9
 8000d82:	4641      	mov	r1, r8
 8000d84:	46ce      	mov	lr, r9
 8000d86:	d354      	bcc.n	8000e32 <__udivmoddi4+0x29a>
 8000d88:	d051      	beq.n	8000e2e <__udivmoddi4+0x296>
 8000d8a:	2e00      	cmp	r6, #0
 8000d8c:	d069      	beq.n	8000e62 <__udivmoddi4+0x2ca>
 8000d8e:	1a5a      	subs	r2, r3, r1
 8000d90:	eb64 040e 	sbc.w	r4, r4, lr
 8000d94:	fa04 f505 	lsl.w	r5, r4, r5
 8000d98:	fa22 f307 	lsr.w	r3, r2, r7
 8000d9c:	40fc      	lsrs	r4, r7
 8000d9e:	431d      	orrs	r5, r3
 8000da0:	e9c6 5400 	strd	r5, r4, [r6]
 8000da4:	2700      	movs	r7, #0
 8000da6:	e747      	b.n	8000c38 <__udivmoddi4+0xa0>
 8000da8:	4095      	lsls	r5, r2
 8000daa:	f1c2 0320 	rsb	r3, r2, #32
 8000dae:	fa21 f003 	lsr.w	r0, r1, r3
 8000db2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000db6:	fbb0 f7f8 	udiv	r7, r0, r8
 8000dba:	fa1f f985 	uxth.w	r9, r5
 8000dbe:	fb08 0017 	mls	r0, r8, r7, r0
 8000dc2:	fa24 f303 	lsr.w	r3, r4, r3
 8000dc6:	4091      	lsls	r1, r2
 8000dc8:	fb07 fc09 	mul.w	ip, r7, r9
 8000dcc:	430b      	orrs	r3, r1
 8000dce:	0c19      	lsrs	r1, r3, #16
 8000dd0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000dd4:	458c      	cmp	ip, r1
 8000dd6:	fa04 f402 	lsl.w	r4, r4, r2
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x254>
 8000ddc:	1869      	adds	r1, r5, r1
 8000dde:	f107 30ff 	add.w	r0, r7, #4294967295
 8000de2:	d231      	bcs.n	8000e48 <__udivmoddi4+0x2b0>
 8000de4:	458c      	cmp	ip, r1
 8000de6:	d92f      	bls.n	8000e48 <__udivmoddi4+0x2b0>
 8000de8:	3f02      	subs	r7, #2
 8000dea:	4429      	add	r1, r5
 8000dec:	eba1 010c 	sub.w	r1, r1, ip
 8000df0:	fbb1 f0f8 	udiv	r0, r1, r8
 8000df4:	fb08 1c10 	mls	ip, r8, r0, r1
 8000df8:	fb00 fe09 	mul.w	lr, r0, r9
 8000dfc:	b299      	uxth	r1, r3
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	458e      	cmp	lr, r1
 8000e04:	d907      	bls.n	8000e16 <__udivmoddi4+0x27e>
 8000e06:	1869      	adds	r1, r5, r1
 8000e08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e0c:	d218      	bcs.n	8000e40 <__udivmoddi4+0x2a8>
 8000e0e:	458e      	cmp	lr, r1
 8000e10:	d916      	bls.n	8000e40 <__udivmoddi4+0x2a8>
 8000e12:	3802      	subs	r0, #2
 8000e14:	4429      	add	r1, r5
 8000e16:	eba1 010e 	sub.w	r1, r1, lr
 8000e1a:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e1e:	e73a      	b.n	8000c96 <__udivmoddi4+0xfe>
 8000e20:	4637      	mov	r7, r6
 8000e22:	4630      	mov	r0, r6
 8000e24:	e708      	b.n	8000c38 <__udivmoddi4+0xa0>
 8000e26:	460f      	mov	r7, r1
 8000e28:	e6e6      	b.n	8000bf8 <__udivmoddi4+0x60>
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	e6fb      	b.n	8000c26 <__udivmoddi4+0x8e>
 8000e2e:	4543      	cmp	r3, r8
 8000e30:	d2ab      	bcs.n	8000d8a <__udivmoddi4+0x1f2>
 8000e32:	ebb8 0102 	subs.w	r1, r8, r2
 8000e36:	eb69 020c 	sbc.w	r2, r9, ip
 8000e3a:	3801      	subs	r0, #1
 8000e3c:	4696      	mov	lr, r2
 8000e3e:	e7a4      	b.n	8000d8a <__udivmoddi4+0x1f2>
 8000e40:	4618      	mov	r0, r3
 8000e42:	e7e8      	b.n	8000e16 <__udivmoddi4+0x27e>
 8000e44:	4608      	mov	r0, r1
 8000e46:	e795      	b.n	8000d74 <__udivmoddi4+0x1dc>
 8000e48:	4607      	mov	r7, r0
 8000e4a:	e7cf      	b.n	8000dec <__udivmoddi4+0x254>
 8000e4c:	4681      	mov	r9, r0
 8000e4e:	e77b      	b.n	8000d48 <__udivmoddi4+0x1b0>
 8000e50:	3802      	subs	r0, #2
 8000e52:	442c      	add	r4, r5
 8000e54:	e747      	b.n	8000ce6 <__udivmoddi4+0x14e>
 8000e56:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5a:	442b      	add	r3, r5
 8000e5c:	e72f      	b.n	8000cbe <__udivmoddi4+0x126>
 8000e5e:	4638      	mov	r0, r7
 8000e60:	e707      	b.n	8000c72 <__udivmoddi4+0xda>
 8000e62:	4637      	mov	r7, r6
 8000e64:	e6e8      	b.n	8000c38 <__udivmoddi4+0xa0>
 8000e66:	bf00      	nop

08000e68 <__aeabi_idiv0>:
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop

08000e6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e6c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ea8 <HAL_InitTick+0x3c>)
{
 8000e70:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e72:	7818      	ldrb	r0, [r3, #0]
 8000e74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e78:	fbb3 f3f0 	udiv	r3, r3, r0
 8000e7c:	4a0b      	ldr	r2, [pc, #44]	; (8000eac <HAL_InitTick+0x40>)
 8000e7e:	6810      	ldr	r0, [r2, #0]
 8000e80:	fbb0 f0f3 	udiv	r0, r0, r3
 8000e84:	f000 fada 	bl	800143c <HAL_SYSTICK_Config>
 8000e88:	4604      	mov	r4, r0
 8000e8a:	b958      	cbnz	r0, 8000ea4 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e8c:	2d0f      	cmp	r5, #15
 8000e8e:	d809      	bhi.n	8000ea4 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e90:	4602      	mov	r2, r0
 8000e92:	4629      	mov	r1, r5
 8000e94:	f04f 30ff 	mov.w	r0, #4294967295
 8000e98:	f000 fa8e 	bl	80013b8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	4b04      	ldr	r3, [pc, #16]	; (8000eb0 <HAL_InitTick+0x44>)
 8000ea0:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000ea2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000ea4:	2001      	movs	r0, #1
 8000ea6:	e7fc      	b.n	8000ea2 <HAL_InitTick+0x36>
 8000ea8:	20000000 	.word	0x20000000
 8000eac:	20000020 	.word	0x20000020
 8000eb0:	20000004 	.word	0x20000004

08000eb4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000eb4:	4a07      	ldr	r2, [pc, #28]	; (8000ed4 <HAL_Init+0x20>)
{
 8000eb6:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000eb8:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eba:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ebc:	f043 0310 	orr.w	r3, r3, #16
 8000ec0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ec2:	f000 fa67 	bl	8001394 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ec6:	2000      	movs	r0, #0
 8000ec8:	f7ff ffd0 	bl	8000e6c <HAL_InitTick>
  HAL_MspInit();
 8000ecc:	f003 fa80 	bl	80043d0 <HAL_MspInit>
}
 8000ed0:	2000      	movs	r0, #0
 8000ed2:	bd08      	pop	{r3, pc}
 8000ed4:	40022000 	.word	0x40022000

08000ed8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000ed8:	4a03      	ldr	r2, [pc, #12]	; (8000ee8 <HAL_IncTick+0x10>)
 8000eda:	4b04      	ldr	r3, [pc, #16]	; (8000eec <HAL_IncTick+0x14>)
 8000edc:	6811      	ldr	r1, [r2, #0]
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	440b      	add	r3, r1
 8000ee2:	6013      	str	r3, [r2, #0]
}
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	2000062c 	.word	0x2000062c
 8000eec:	20000000 	.word	0x20000000

08000ef0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000ef0:	4b01      	ldr	r3, [pc, #4]	; (8000ef8 <HAL_GetTick+0x8>)
 8000ef2:	6818      	ldr	r0, [r3, #0]
}
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	2000062c 	.word	0x2000062c

08000efc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000efc:	b538      	push	{r3, r4, r5, lr}
 8000efe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000f00:	f7ff fff6 	bl	8000ef0 <HAL_GetTick>
 8000f04:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f06:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000f08:	bf1e      	ittt	ne
 8000f0a:	4b04      	ldrne	r3, [pc, #16]	; (8000f1c <HAL_Delay+0x20>)
 8000f0c:	781b      	ldrbne	r3, [r3, #0]
 8000f0e:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f10:	f7ff ffee 	bl	8000ef0 <HAL_GetTick>
 8000f14:	1b40      	subs	r0, r0, r5
 8000f16:	42a0      	cmp	r0, r4
 8000f18:	d3fa      	bcc.n	8000f10 <HAL_Delay+0x14>
  {
  }
}
 8000f1a:	bd38      	pop	{r3, r4, r5, pc}
 8000f1c:	20000000 	.word	0x20000000

08000f20 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000f20:	6803      	ldr	r3, [r0, #0]
 8000f22:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8000f24:	4770      	bx	lr

08000f26 <HAL_ADC_LevelOutOfWindowCallback>:
 8000f26:	4770      	bx	lr

08000f28 <HAL_ADC_IRQHandler>:
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000f28:	6803      	ldr	r3, [r0, #0]
{
 8000f2a:	b510      	push	{r4, lr}
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000f2c:	685a      	ldr	r2, [r3, #4]
{
 8000f2e:	4604      	mov	r4, r0
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000f30:	0690      	lsls	r0, r2, #26
 8000f32:	d527      	bpl.n	8000f84 <HAL_ADC_IRQHandler+0x5c>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	0791      	lsls	r1, r2, #30
 8000f38:	d524      	bpl.n	8000f84 <HAL_ADC_IRQHandler+0x5c>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000f3a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000f3c:	06d2      	lsls	r2, r2, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000f3e:	bf5e      	ittt	pl
 8000f40:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8000f42:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8000f46:	62a2      	strpl	r2, [r4, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000f48:	689a      	ldr	r2, [r3, #8]
 8000f4a:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000f4e:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000f52:	d110      	bne.n	8000f76 <HAL_ADC_IRQHandler+0x4e>
 8000f54:	7b22      	ldrb	r2, [r4, #12]
 8000f56:	b972      	cbnz	r2, 8000f76 <HAL_ADC_IRQHandler+0x4e>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000f58:	685a      	ldr	r2, [r3, #4]
 8000f5a:	f022 0220 	bic.w	r2, r2, #32
 8000f5e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000f60:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000f62:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f66:	62a3      	str	r3, [r4, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f68:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000f6a:	04db      	lsls	r3, r3, #19
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000f6c:	bf5e      	ittt	pl
 8000f6e:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8000f70:	f043 0301 	orrpl.w	r3, r3, #1
 8000f74:	62a3      	strpl	r3, [r4, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8000f76:	4620      	mov	r0, r4
 8000f78:	f002 faf4 	bl	8003564 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000f7c:	f06f 0212 	mvn.w	r2, #18
 8000f80:	6823      	ldr	r3, [r4, #0]
 8000f82:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8000f84:	6823      	ldr	r3, [r4, #0]
 8000f86:	685a      	ldr	r2, [r3, #4]
 8000f88:	0610      	lsls	r0, r2, #24
 8000f8a:	d530      	bpl.n	8000fee <HAL_ADC_IRQHandler+0xc6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8000f8c:	681a      	ldr	r2, [r3, #0]
 8000f8e:	0751      	lsls	r1, r2, #29
 8000f90:	d52d      	bpl.n	8000fee <HAL_ADC_IRQHandler+0xc6>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000f92:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000f94:	06d2      	lsls	r2, r2, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000f96:	bf5e      	ittt	pl
 8000f98:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8000f9a:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 8000f9e:	62a2      	strpl	r2, [r4, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000fa0:	689a      	ldr	r2, [r3, #8]
 8000fa2:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 8000fa6:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 8000faa:	d00a      	beq.n	8000fc2 <HAL_ADC_IRQHandler+0x9a>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000fac:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000fae:	0550      	lsls	r0, r2, #21
 8000fb0:	d416      	bmi.n	8000fe0 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000fb2:	689a      	ldr	r2, [r3, #8]
 8000fb4:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000fb8:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000fbc:	d110      	bne.n	8000fe0 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000fbe:	7b22      	ldrb	r2, [r4, #12]
 8000fc0:	b972      	cbnz	r2, 8000fe0 <HAL_ADC_IRQHandler+0xb8>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000fc2:	685a      	ldr	r2, [r3, #4]
 8000fc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000fc8:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8000fca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000fcc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000fd0:	62a3      	str	r3, [r4, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000fd2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000fd4:	05d9      	lsls	r1, r3, #23
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000fd6:	bf5e      	ittt	pl
 8000fd8:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8000fda:	f043 0301 	orrpl.w	r3, r3, #1
 8000fde:	62a3      	strpl	r3, [r4, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000fe0:	4620      	mov	r0, r4
 8000fe2:	f000 f9d5 	bl	8001390 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8000fe6:	f06f 020c 	mvn.w	r2, #12
 8000fea:	6823      	ldr	r3, [r4, #0]
 8000fec:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8000fee:	6823      	ldr	r3, [r4, #0]
 8000ff0:	685a      	ldr	r2, [r3, #4]
 8000ff2:	0652      	lsls	r2, r2, #25
 8000ff4:	d50d      	bpl.n	8001012 <HAL_ADC_IRQHandler+0xea>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	07db      	lsls	r3, r3, #31
 8000ffa:	d50a      	bpl.n	8001012 <HAL_ADC_IRQHandler+0xea>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000ffc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000ffe:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001000:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001004:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001006:	f7ff ff8e 	bl	8000f26 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800100a:	f06f 0201 	mvn.w	r2, #1
 800100e:	6823      	ldr	r3, [r4, #0]
 8001010:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001012:	bd10      	pop	{r4, pc}

08001014 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8001014:	2300      	movs	r3, #0
{ 
 8001016:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8001018:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800101a:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800101e:	2b01      	cmp	r3, #1
 8001020:	d06d      	beq.n	80010fe <HAL_ADC_ConfigChannel+0xea>
 8001022:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001024:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8001026:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 800102a:	2d06      	cmp	r5, #6
 800102c:	6802      	ldr	r2, [r0, #0]
 800102e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 8001032:	680c      	ldr	r4, [r1, #0]
 8001034:	d823      	bhi.n	800107e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001036:	261f      	movs	r6, #31
 8001038:	6b55      	ldr	r5, [r2, #52]	; 0x34
 800103a:	3b05      	subs	r3, #5
 800103c:	409e      	lsls	r6, r3
 800103e:	ea25 0506 	bic.w	r5, r5, r6
 8001042:	fa04 f303 	lsl.w	r3, r4, r3
 8001046:	432b      	orrs	r3, r5
 8001048:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800104a:	2c09      	cmp	r4, #9
 800104c:	688b      	ldr	r3, [r1, #8]
 800104e:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8001052:	f04f 0107 	mov.w	r1, #7
 8001056:	d92a      	bls.n	80010ae <HAL_ADC_ConfigChannel+0x9a>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001058:	68d6      	ldr	r6, [r2, #12]
 800105a:	3d1e      	subs	r5, #30
 800105c:	40a9      	lsls	r1, r5
 800105e:	ea26 0101 	bic.w	r1, r6, r1
 8001062:	40ab      	lsls	r3, r5
 8001064:	430b      	orrs	r3, r1
 8001066:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001068:	f1a4 0310 	sub.w	r3, r4, #16
 800106c:	2b01      	cmp	r3, #1
 800106e:	d926      	bls.n	80010be <HAL_ADC_ConfigChannel+0xaa>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001070:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001072:	2200      	movs	r2, #0
 8001074:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8001078:	4618      	mov	r0, r3
 800107a:	b002      	add	sp, #8
 800107c:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 800107e:	2d0c      	cmp	r5, #12
 8001080:	f04f 051f 	mov.w	r5, #31
 8001084:	d809      	bhi.n	800109a <HAL_ADC_ConfigChannel+0x86>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001086:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8001088:	3b23      	subs	r3, #35	; 0x23
 800108a:	409d      	lsls	r5, r3
 800108c:	ea26 0505 	bic.w	r5, r6, r5
 8001090:	fa04 f303 	lsl.w	r3, r4, r3
 8001094:	432b      	orrs	r3, r5
 8001096:	6313      	str	r3, [r2, #48]	; 0x30
 8001098:	e7d7      	b.n	800104a <HAL_ADC_ConfigChannel+0x36>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800109a:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 800109c:	3b41      	subs	r3, #65	; 0x41
 800109e:	409d      	lsls	r5, r3
 80010a0:	ea26 0505 	bic.w	r5, r6, r5
 80010a4:	fa04 f303 	lsl.w	r3, r4, r3
 80010a8:	432b      	orrs	r3, r5
 80010aa:	62d3      	str	r3, [r2, #44]	; 0x2c
 80010ac:	e7cd      	b.n	800104a <HAL_ADC_ConfigChannel+0x36>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80010ae:	6916      	ldr	r6, [r2, #16]
 80010b0:	40a9      	lsls	r1, r5
 80010b2:	ea26 0101 	bic.w	r1, r6, r1
 80010b6:	40ab      	lsls	r3, r5
 80010b8:	430b      	orrs	r3, r1
 80010ba:	6113      	str	r3, [r2, #16]
 80010bc:	e7d4      	b.n	8001068 <HAL_ADC_ConfigChannel+0x54>
    if (hadc->Instance == ADC1)
 80010be:	4b11      	ldr	r3, [pc, #68]	; (8001104 <HAL_ADC_ConfigChannel+0xf0>)
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d116      	bne.n	80010f2 <HAL_ADC_ConfigChannel+0xde>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80010c4:	6893      	ldr	r3, [r2, #8]
 80010c6:	021b      	lsls	r3, r3, #8
 80010c8:	d4d2      	bmi.n	8001070 <HAL_ADC_ConfigChannel+0x5c>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80010ca:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80010cc:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80010ce:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80010d2:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80010d4:	d1cc      	bne.n	8001070 <HAL_ADC_ConfigChannel+0x5c>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80010d6:	4b0c      	ldr	r3, [pc, #48]	; (8001108 <HAL_ADC_ConfigChannel+0xf4>)
 80010d8:	4a0c      	ldr	r2, [pc, #48]	; (800110c <HAL_ADC_ConfigChannel+0xf8>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	fbb3 f2f2 	udiv	r2, r3, r2
 80010e0:	230a      	movs	r3, #10
 80010e2:	4353      	muls	r3, r2
            wait_loop_index--;
 80010e4:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80010e6:	9b01      	ldr	r3, [sp, #4]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d0c1      	beq.n	8001070 <HAL_ADC_ConfigChannel+0x5c>
            wait_loop_index--;
 80010ec:	9b01      	ldr	r3, [sp, #4]
 80010ee:	3b01      	subs	r3, #1
 80010f0:	e7f8      	b.n	80010e4 <HAL_ADC_ConfigChannel+0xd0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010f2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80010f4:	f043 0320 	orr.w	r3, r3, #32
 80010f8:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e7b9      	b.n	8001072 <HAL_ADC_ConfigChannel+0x5e>
  __HAL_LOCK(hadc);
 80010fe:	2302      	movs	r3, #2
 8001100:	e7ba      	b.n	8001078 <HAL_ADC_ConfigChannel+0x64>
 8001102:	bf00      	nop
 8001104:	40012400 	.word	0x40012400
 8001108:	20000020 	.word	0x20000020
 800110c:	000f4240 	.word	0x000f4240

08001110 <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8001110:	2300      	movs	r3, #0
{
 8001112:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8001114:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001116:	6803      	ldr	r3, [r0, #0]
{
 8001118:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 800111a:	689a      	ldr	r2, [r3, #8]
 800111c:	07d2      	lsls	r2, r2, #31
 800111e:	d502      	bpl.n	8001126 <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001120:	2000      	movs	r0, #0
}
 8001122:	b002      	add	sp, #8
 8001124:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8001126:	689a      	ldr	r2, [r3, #8]
 8001128:	f042 0201 	orr.w	r2, r2, #1
 800112c:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800112e:	4b12      	ldr	r3, [pc, #72]	; (8001178 <ADC_Enable+0x68>)
 8001130:	4a12      	ldr	r2, [pc, #72]	; (800117c <ADC_Enable+0x6c>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8001138:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 800113a:	9b01      	ldr	r3, [sp, #4]
 800113c:	b9c3      	cbnz	r3, 8001170 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 800113e:	f7ff fed7 	bl	8000ef0 <HAL_GetTick>
 8001142:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001144:	6823      	ldr	r3, [r4, #0]
 8001146:	689d      	ldr	r5, [r3, #8]
 8001148:	f015 0501 	ands.w	r5, r5, #1
 800114c:	d1e8      	bne.n	8001120 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800114e:	f7ff fecf 	bl	8000ef0 <HAL_GetTick>
 8001152:	1b80      	subs	r0, r0, r6
 8001154:	2802      	cmp	r0, #2
 8001156:	d9f5      	bls.n	8001144 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001158:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 800115a:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800115e:	f043 0310 	orr.w	r3, r3, #16
 8001162:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001164:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8001166:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001168:	f043 0301 	orr.w	r3, r3, #1
 800116c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800116e:	e7d8      	b.n	8001122 <ADC_Enable+0x12>
      wait_loop_index--;
 8001170:	9b01      	ldr	r3, [sp, #4]
 8001172:	3b01      	subs	r3, #1
 8001174:	e7e0      	b.n	8001138 <ADC_Enable+0x28>
 8001176:	bf00      	nop
 8001178:	20000020 	.word	0x20000020
 800117c:	000f4240 	.word	0x000f4240

08001180 <HAL_ADC_Start_IT>:
  __HAL_LOCK(hadc);
 8001180:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8001184:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8001186:	2b01      	cmp	r3, #1
{
 8001188:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 800118a:	d058      	beq.n	800123e <HAL_ADC_Start_IT+0xbe>
 800118c:	2301      	movs	r3, #1
 800118e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8001192:	f7ff ffbd 	bl	8001110 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 8001196:	2800      	cmp	r0, #0
 8001198:	d14d      	bne.n	8001236 <HAL_ADC_Start_IT+0xb6>
    ADC_STATE_CLR_SET(hadc->State,
 800119a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800119c:	4a29      	ldr	r2, [pc, #164]	; (8001244 <HAL_ADC_Start_IT+0xc4>)
    ADC_STATE_CLR_SET(hadc->State,
 800119e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80011a2:	f023 0301 	bic.w	r3, r3, #1
 80011a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011aa:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80011ac:	6823      	ldr	r3, [r4, #0]
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d104      	bne.n	80011bc <HAL_ADC_Start_IT+0x3c>
 80011b2:	4925      	ldr	r1, [pc, #148]	; (8001248 <HAL_ADC_Start_IT+0xc8>)
 80011b4:	684a      	ldr	r2, [r1, #4]
 80011b6:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 80011ba:	d132      	bne.n	8001222 <HAL_ADC_Start_IT+0xa2>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80011bc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80011be:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80011c2:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80011c4:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80011c6:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80011c8:	bf41      	itttt	mi
 80011ca:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 80011cc:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 80011d0:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 80011d4:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011d6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80011d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80011dc:	bf1c      	itt	ne
 80011de:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 80011e0:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80011e4:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 80011e6:	2200      	movs	r2, #0
 80011e8:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80011ec:	f06f 0202 	mvn.w	r2, #2
 80011f0:	601a      	str	r2, [r3, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80011f2:	685a      	ldr	r2, [r3, #4]
 80011f4:	f042 0220 	orr.w	r2, r2, #32
 80011f8:	605a      	str	r2, [r3, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80011fa:	689a      	ldr	r2, [r3, #8]
 80011fc:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001200:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001204:	d113      	bne.n	800122e <HAL_ADC_Start_IT+0xae>
 8001206:	4a0f      	ldr	r2, [pc, #60]	; (8001244 <HAL_ADC_Start_IT+0xc4>)
 8001208:	4293      	cmp	r3, r2
 800120a:	d105      	bne.n	8001218 <HAL_ADC_Start_IT+0x98>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800120c:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8001210:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001212:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8001216:	d10a      	bne.n	800122e <HAL_ADC_Start_IT+0xae>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001218:	689a      	ldr	r2, [r3, #8]
 800121a:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800121e:	609a      	str	r2, [r3, #8]
}
 8001220:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001222:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001224:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001228:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800122a:	684a      	ldr	r2, [r1, #4]
 800122c:	e7cb      	b.n	80011c6 <HAL_ADC_Start_IT+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800122e:	689a      	ldr	r2, [r3, #8]
 8001230:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001234:	e7f3      	b.n	800121e <HAL_ADC_Start_IT+0x9e>
    __HAL_UNLOCK(hadc);
 8001236:	2300      	movs	r3, #0
 8001238:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 800123c:	e7f0      	b.n	8001220 <HAL_ADC_Start_IT+0xa0>
  __HAL_LOCK(hadc);
 800123e:	2002      	movs	r0, #2
 8001240:	e7ee      	b.n	8001220 <HAL_ADC_Start_IT+0xa0>
 8001242:	bf00      	nop
 8001244:	40012800 	.word	0x40012800
 8001248:	40012400 	.word	0x40012400

0800124c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800124c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800124e:	6803      	ldr	r3, [r0, #0]
{
 8001250:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001252:	689a      	ldr	r2, [r3, #8]
 8001254:	07d2      	lsls	r2, r2, #31
 8001256:	d401      	bmi.n	800125c <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001258:	2000      	movs	r0, #0
}
 800125a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 800125c:	689a      	ldr	r2, [r3, #8]
 800125e:	f022 0201 	bic.w	r2, r2, #1
 8001262:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001264:	f7ff fe44 	bl	8000ef0 <HAL_GetTick>
 8001268:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 800126a:	6823      	ldr	r3, [r4, #0]
 800126c:	689b      	ldr	r3, [r3, #8]
 800126e:	07db      	lsls	r3, r3, #31
 8001270:	d5f2      	bpl.n	8001258 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001272:	f7ff fe3d 	bl	8000ef0 <HAL_GetTick>
 8001276:	1b40      	subs	r0, r0, r5
 8001278:	2802      	cmp	r0, #2
 800127a:	d9f6      	bls.n	800126a <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800127c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800127e:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001280:	f043 0310 	orr.w	r3, r3, #16
 8001284:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001286:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001288:	f043 0301 	orr.w	r3, r3, #1
 800128c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800128e:	e7e4      	b.n	800125a <ADC_ConversionStop_Disable+0xe>

08001290 <HAL_ADC_Init>:
{
 8001290:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 8001292:	4604      	mov	r4, r0
 8001294:	2800      	cmp	r0, #0
 8001296:	d070      	beq.n	800137a <HAL_ADC_Init+0xea>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001298:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800129a:	b923      	cbnz	r3, 80012a6 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 800129c:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 800129e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 80012a2:	f001 ffeb 	bl	800327c <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80012a6:	4620      	mov	r0, r4
 80012a8:	f7ff ffd0 	bl	800124c <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80012ac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80012ae:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 80012b2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80012b4:	d163      	bne.n	800137e <HAL_ADC_Init+0xee>
 80012b6:	2800      	cmp	r0, #0
 80012b8:	d161      	bne.n	800137e <HAL_ADC_Init+0xee>
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80012ba:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 80012bc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80012c0:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 80012c2:	f023 0302 	bic.w	r3, r3, #2
 80012c6:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80012ca:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80012cc:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 80012ce:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80012d0:	7b23      	ldrb	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80012d2:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80012d6:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80012da:	d037      	beq.n	800134c <HAL_ADC_Init+0xbc>
 80012dc:	2901      	cmp	r1, #1
 80012de:	bf14      	ite	ne
 80012e0:	4606      	movne	r6, r0
 80012e2:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80012e6:	7d25      	ldrb	r5, [r4, #20]
 80012e8:	2d01      	cmp	r5, #1
 80012ea:	d106      	bne.n	80012fa <HAL_ADC_Init+0x6a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80012ec:	bb83      	cbnz	r3, 8001350 <HAL_ADC_Init+0xc0>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80012ee:	69a3      	ldr	r3, [r4, #24]
 80012f0:	3b01      	subs	r3, #1
 80012f2:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 80012f6:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 80012fa:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80012fc:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8001300:	685d      	ldr	r5, [r3, #4]
 8001302:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8001306:	ea45 0506 	orr.w	r5, r5, r6
 800130a:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 800130c:	689e      	ldr	r6, [r3, #8]
 800130e:	4d1e      	ldr	r5, [pc, #120]	; (8001388 <HAL_ADC_Init+0xf8>)
 8001310:	ea05 0506 	and.w	r5, r5, r6
 8001314:	ea45 0502 	orr.w	r5, r5, r2
 8001318:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800131a:	d001      	beq.n	8001320 <HAL_ADC_Init+0x90>
 800131c:	2901      	cmp	r1, #1
 800131e:	d120      	bne.n	8001362 <HAL_ADC_Init+0xd2>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001320:	6921      	ldr	r1, [r4, #16]
 8001322:	3901      	subs	r1, #1
 8001324:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8001326:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8001328:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 800132c:	4329      	orrs	r1, r5
 800132e:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001330:	6899      	ldr	r1, [r3, #8]
 8001332:	4b16      	ldr	r3, [pc, #88]	; (800138c <HAL_ADC_Init+0xfc>)
 8001334:	400b      	ands	r3, r1
 8001336:	429a      	cmp	r2, r3
 8001338:	d115      	bne.n	8001366 <HAL_ADC_Init+0xd6>
      ADC_CLEAR_ERRORCODE(hadc);
 800133a:	2300      	movs	r3, #0
 800133c:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 800133e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001340:	f023 0303 	bic.w	r3, r3, #3
 8001344:	f043 0301 	orr.w	r3, r3, #1
 8001348:	62a3      	str	r3, [r4, #40]	; 0x28
}
 800134a:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800134c:	460e      	mov	r6, r1
 800134e:	e7ca      	b.n	80012e6 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001350:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001352:	f043 0320 	orr.w	r3, r3, #32
 8001356:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001358:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800135a:	f043 0301 	orr.w	r3, r3, #1
 800135e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001360:	e7cb      	b.n	80012fa <HAL_ADC_Init+0x6a>
  uint32_t tmp_sqr1 = 0U;
 8001362:	2100      	movs	r1, #0
 8001364:	e7df      	b.n	8001326 <HAL_ADC_Init+0x96>
      ADC_STATE_CLR_SET(hadc->State,
 8001366:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001368:	f023 0312 	bic.w	r3, r3, #18
 800136c:	f043 0310 	orr.w	r3, r3, #16
 8001370:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001372:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001374:	f043 0301 	orr.w	r3, r3, #1
 8001378:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 800137a:	2001      	movs	r0, #1
 800137c:	e7e5      	b.n	800134a <HAL_ADC_Init+0xba>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800137e:	f043 0310 	orr.w	r3, r3, #16
 8001382:	62a3      	str	r3, [r4, #40]	; 0x28
 8001384:	e7f9      	b.n	800137a <HAL_ADC_Init+0xea>
 8001386:	bf00      	nop
 8001388:	ffe1f7fd 	.word	0xffe1f7fd
 800138c:	ff1f0efe 	.word	0xff1f0efe

08001390 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001390:	4770      	bx	lr
	...

08001394 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001394:	4a07      	ldr	r2, [pc, #28]	; (80013b4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001396:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001398:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800139a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800139e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013a2:	041b      	lsls	r3, r3, #16
 80013a4:	0c1b      	lsrs	r3, r3, #16
 80013a6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80013ae:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80013b0:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80013b2:	4770      	bx	lr
 80013b4:	e000ed00 	.word	0xe000ed00

080013b8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013b8:	4b17      	ldr	r3, [pc, #92]	; (8001418 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013ba:	b570      	push	{r4, r5, r6, lr}
 80013bc:	68dc      	ldr	r4, [r3, #12]

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013be:	f04f 36ff 	mov.w	r6, #4294967295
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013c2:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013c6:	f1c4 0507 	rsb	r5, r4, #7
 80013ca:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013cc:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013d0:	bf28      	it	cs
 80013d2:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013d4:	2b06      	cmp	r3, #6
 80013d6:	bf98      	it	ls
 80013d8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013da:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013de:	bf88      	it	hi
 80013e0:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e2:	ea21 0303 	bic.w	r3, r1, r3
 80013e6:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013e8:	fa06 f404 	lsl.w	r4, r6, r4
 80013ec:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) >= 0)
 80013f0:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013f2:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013f6:	bfa8      	it	ge
 80013f8:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 80013fc:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001400:	bfb8      	it	lt
 8001402:	4a06      	ldrlt	r2, [pc, #24]	; (800141c <HAL_NVIC_SetPriority+0x64>)
 8001404:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001406:	bfab      	itete	ge
 8001408:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800140c:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001410:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001414:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001416:	bd70      	pop	{r4, r5, r6, pc}
 8001418:	e000ed00 	.word	0xe000ed00
 800141c:	e000ed14 	.word	0xe000ed14

08001420 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001420:	2800      	cmp	r0, #0
 8001422:	db08      	blt.n	8001436 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001424:	2301      	movs	r3, #1
 8001426:	0942      	lsrs	r2, r0, #5
 8001428:	f000 001f 	and.w	r0, r0, #31
 800142c:	fa03 f000 	lsl.w	r0, r3, r0
 8001430:	4b01      	ldr	r3, [pc, #4]	; (8001438 <HAL_NVIC_EnableIRQ+0x18>)
 8001432:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001436:	4770      	bx	lr
 8001438:	e000e100 	.word	0xe000e100

0800143c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800143c:	3801      	subs	r0, #1
 800143e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001442:	d20a      	bcs.n	800145a <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001444:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001446:	4b06      	ldr	r3, [pc, #24]	; (8001460 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001448:	4a06      	ldr	r2, [pc, #24]	; (8001464 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800144a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800144c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001450:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001452:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001454:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800145a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	e000e010 	.word	0xe000e010
 8001464:	e000ed00 	.word	0xe000ed00

08001468 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001468:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 800146c:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800146e:	2b02      	cmp	r3, #2
 8001470:	d003      	beq.n	800147a <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001472:	2304      	movs	r3, #4
 8001474:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8001476:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 8001478:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800147a:	6803      	ldr	r3, [r0, #0]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	f022 020e 	bic.w	r2, r2, #14
 8001482:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	f022 0201 	bic.w	r2, r2, #1
 800148a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800148c:	4a18      	ldr	r2, [pc, #96]	; (80014f0 <HAL_DMA_Abort_IT+0x88>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d01f      	beq.n	80014d2 <HAL_DMA_Abort_IT+0x6a>
 8001492:	3214      	adds	r2, #20
 8001494:	4293      	cmp	r3, r2
 8001496:	d01e      	beq.n	80014d6 <HAL_DMA_Abort_IT+0x6e>
 8001498:	3214      	adds	r2, #20
 800149a:	4293      	cmp	r3, r2
 800149c:	d01d      	beq.n	80014da <HAL_DMA_Abort_IT+0x72>
 800149e:	3214      	adds	r2, #20
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d01d      	beq.n	80014e0 <HAL_DMA_Abort_IT+0x78>
 80014a4:	3214      	adds	r2, #20
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d01d      	beq.n	80014e6 <HAL_DMA_Abort_IT+0x7e>
 80014aa:	3214      	adds	r2, #20
 80014ac:	4293      	cmp	r3, r2
 80014ae:	bf0c      	ite	eq
 80014b0:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 80014b4:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 80014b8:	4a0e      	ldr	r2, [pc, #56]	; (80014f4 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 80014ba:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80014bc:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80014be:	2301      	movs	r3, #1
 80014c0:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 80014c4:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 80014c6:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80014ca:	b17b      	cbz	r3, 80014ec <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 80014cc:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80014ce:	4620      	mov	r0, r4
 80014d0:	e7d2      	b.n	8001478 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80014d2:	2301      	movs	r3, #1
 80014d4:	e7f0      	b.n	80014b8 <HAL_DMA_Abort_IT+0x50>
 80014d6:	2310      	movs	r3, #16
 80014d8:	e7ee      	b.n	80014b8 <HAL_DMA_Abort_IT+0x50>
 80014da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014de:	e7eb      	b.n	80014b8 <HAL_DMA_Abort_IT+0x50>
 80014e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014e4:	e7e8      	b.n	80014b8 <HAL_DMA_Abort_IT+0x50>
 80014e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014ea:	e7e5      	b.n	80014b8 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 80014ec:	4618      	mov	r0, r3
 80014ee:	e7c3      	b.n	8001478 <HAL_DMA_Abort_IT+0x10>
 80014f0:	40020008 	.word	0x40020008
 80014f4:	40020000 	.word	0x40020000

080014f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80014fc:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80014fe:	4626      	mov	r6, r4
 8001500:	4b65      	ldr	r3, [pc, #404]	; (8001698 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001502:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 80016a8 <HAL_GPIO_Init+0x1b0>
 8001506:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 80016ac <HAL_GPIO_Init+0x1b4>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800150a:	680a      	ldr	r2, [r1, #0]
 800150c:	fa32 f506 	lsrs.w	r5, r2, r6
 8001510:	d102      	bne.n	8001518 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 8001512:	b003      	add	sp, #12
 8001514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8001518:	f04f 0801 	mov.w	r8, #1
 800151c:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001520:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 8001524:	4590      	cmp	r8, r2
 8001526:	d17e      	bne.n	8001626 <HAL_GPIO_Init+0x12e>
      switch (GPIO_Init->Mode)
 8001528:	684d      	ldr	r5, [r1, #4]
 800152a:	2d12      	cmp	r5, #18
 800152c:	f000 80a9 	beq.w	8001682 <HAL_GPIO_Init+0x18a>
 8001530:	f200 8082 	bhi.w	8001638 <HAL_GPIO_Init+0x140>
 8001534:	2d02      	cmp	r5, #2
 8001536:	f000 80a1 	beq.w	800167c <HAL_GPIO_Init+0x184>
 800153a:	d876      	bhi.n	800162a <HAL_GPIO_Init+0x132>
 800153c:	2d00      	cmp	r5, #0
 800153e:	f000 8088 	beq.w	8001652 <HAL_GPIO_Init+0x15a>
 8001542:	2d01      	cmp	r5, #1
 8001544:	f000 8098 	beq.w	8001678 <HAL_GPIO_Init+0x180>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001548:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800154c:	2aff      	cmp	r2, #255	; 0xff
 800154e:	bf93      	iteet	ls
 8001550:	4682      	movls	sl, r0
 8001552:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8001556:	3d08      	subhi	r5, #8
 8001558:	f8d0 b000 	ldrls.w	fp, [r0]
 800155c:	bf92      	itee	ls
 800155e:	00b5      	lslls	r5, r6, #2
 8001560:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001564:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001566:	fa09 f805 	lsl.w	r8, r9, r5
 800156a:	ea2b 0808 	bic.w	r8, fp, r8
 800156e:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001572:	bf88      	it	hi
 8001574:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001578:	ea48 0505 	orr.w	r5, r8, r5
 800157c:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001580:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001584:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001588:	d04d      	beq.n	8001626 <HAL_GPIO_Init+0x12e>
        __HAL_RCC_AFIO_CLK_ENABLE();
 800158a:	4f44      	ldr	r7, [pc, #272]	; (800169c <HAL_GPIO_Init+0x1a4>)
 800158c:	f026 0803 	bic.w	r8, r6, #3
 8001590:	69bd      	ldr	r5, [r7, #24]
 8001592:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001596:	f045 0501 	orr.w	r5, r5, #1
 800159a:	61bd      	str	r5, [r7, #24]
 800159c:	69bd      	ldr	r5, [r7, #24]
 800159e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 80015a2:	f005 0501 	and.w	r5, r5, #1
 80015a6:	9501      	str	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015a8:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015ac:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015ae:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 80015b2:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015b6:	fa09 f90b 	lsl.w	r9, r9, fp
 80015ba:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80015be:	4d38      	ldr	r5, [pc, #224]	; (80016a0 <HAL_GPIO_Init+0x1a8>)
 80015c0:	42a8      	cmp	r0, r5
 80015c2:	d063      	beq.n	800168c <HAL_GPIO_Init+0x194>
 80015c4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015c8:	42a8      	cmp	r0, r5
 80015ca:	d061      	beq.n	8001690 <HAL_GPIO_Init+0x198>
 80015cc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015d0:	42a8      	cmp	r0, r5
 80015d2:	d05f      	beq.n	8001694 <HAL_GPIO_Init+0x19c>
 80015d4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015d8:	42a8      	cmp	r0, r5
 80015da:	bf0c      	ite	eq
 80015dc:	2503      	moveq	r5, #3
 80015de:	2504      	movne	r5, #4
 80015e0:	fa05 f50b 	lsl.w	r5, r5, fp
 80015e4:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 80015e8:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 80015ec:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015ee:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80015f2:	bf14      	ite	ne
 80015f4:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80015f6:	4395      	biceq	r5, r2
 80015f8:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 80015fa:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015fc:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001600:	bf14      	ite	ne
 8001602:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001604:	4395      	biceq	r5, r2
 8001606:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8001608:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800160a:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 800160e:	bf14      	ite	ne
 8001610:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001612:	4395      	biceq	r5, r2
 8001614:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8001616:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001618:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800161c:	bf14      	ite	ne
 800161e:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001620:	ea25 0202 	biceq.w	r2, r5, r2
 8001624:	60da      	str	r2, [r3, #12]
	position++;
 8001626:	3601      	adds	r6, #1
 8001628:	e76f      	b.n	800150a <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 800162a:	2d03      	cmp	r5, #3
 800162c:	d022      	beq.n	8001674 <HAL_GPIO_Init+0x17c>
 800162e:	2d11      	cmp	r5, #17
 8001630:	d18a      	bne.n	8001548 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001632:	68cc      	ldr	r4, [r1, #12]
 8001634:	3404      	adds	r4, #4
          break;
 8001636:	e787      	b.n	8001548 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8001638:	4f1a      	ldr	r7, [pc, #104]	; (80016a4 <HAL_GPIO_Init+0x1ac>)
 800163a:	42bd      	cmp	r5, r7
 800163c:	d009      	beq.n	8001652 <HAL_GPIO_Init+0x15a>
 800163e:	d812      	bhi.n	8001666 <HAL_GPIO_Init+0x16e>
 8001640:	f8df 906c 	ldr.w	r9, [pc, #108]	; 80016b0 <HAL_GPIO_Init+0x1b8>
 8001644:	454d      	cmp	r5, r9
 8001646:	d004      	beq.n	8001652 <HAL_GPIO_Init+0x15a>
 8001648:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 800164c:	454d      	cmp	r5, r9
 800164e:	f47f af7b 	bne.w	8001548 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001652:	688c      	ldr	r4, [r1, #8]
 8001654:	b1c4      	cbz	r4, 8001688 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001656:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 8001658:	bf0c      	ite	eq
 800165a:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 800165e:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001662:	2408      	movs	r4, #8
 8001664:	e770      	b.n	8001548 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8001666:	4565      	cmp	r5, ip
 8001668:	d0f3      	beq.n	8001652 <HAL_GPIO_Init+0x15a>
 800166a:	4575      	cmp	r5, lr
 800166c:	d0f1      	beq.n	8001652 <HAL_GPIO_Init+0x15a>
 800166e:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80016b4 <HAL_GPIO_Init+0x1bc>
 8001672:	e7eb      	b.n	800164c <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001674:	2400      	movs	r4, #0
 8001676:	e767      	b.n	8001548 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001678:	68cc      	ldr	r4, [r1, #12]
          break;
 800167a:	e765      	b.n	8001548 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800167c:	68cc      	ldr	r4, [r1, #12]
 800167e:	3408      	adds	r4, #8
          break;
 8001680:	e762      	b.n	8001548 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001682:	68cc      	ldr	r4, [r1, #12]
 8001684:	340c      	adds	r4, #12
          break;
 8001686:	e75f      	b.n	8001548 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001688:	2404      	movs	r4, #4
 800168a:	e75d      	b.n	8001548 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800168c:	2500      	movs	r5, #0
 800168e:	e7a7      	b.n	80015e0 <HAL_GPIO_Init+0xe8>
 8001690:	2501      	movs	r5, #1
 8001692:	e7a5      	b.n	80015e0 <HAL_GPIO_Init+0xe8>
 8001694:	2502      	movs	r5, #2
 8001696:	e7a3      	b.n	80015e0 <HAL_GPIO_Init+0xe8>
 8001698:	40010400 	.word	0x40010400
 800169c:	40021000 	.word	0x40021000
 80016a0:	40010800 	.word	0x40010800
 80016a4:	10210000 	.word	0x10210000
 80016a8:	10310000 	.word	0x10310000
 80016ac:	10320000 	.word	0x10320000
 80016b0:	10110000 	.word	0x10110000
 80016b4:	10220000 	.word	0x10220000

080016b8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80016b8:	6883      	ldr	r3, [r0, #8]
 80016ba:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80016bc:	bf14      	ite	ne
 80016be:	2001      	movne	r0, #1
 80016c0:	2000      	moveq	r0, #0
 80016c2:	4770      	bx	lr

080016c4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016c4:	b10a      	cbz	r2, 80016ca <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80016c6:	6101      	str	r1, [r0, #16]
  }
}
 80016c8:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80016ca:	0409      	lsls	r1, r1, #16
 80016cc:	e7fb      	b.n	80016c6 <HAL_GPIO_WritePin+0x2>

080016ce <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80016ce:	68c3      	ldr	r3, [r0, #12]
 80016d0:	420b      	tst	r3, r1
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016d2:	bf14      	ite	ne
 80016d4:	6141      	strne	r1, [r0, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016d6:	6101      	streq	r1, [r0, #16]
  }
}
 80016d8:	4770      	bx	lr
	...

080016dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80016dc:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80016de:	4b04      	ldr	r3, [pc, #16]	; (80016f0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80016e0:	6959      	ldr	r1, [r3, #20]
 80016e2:	4201      	tst	r1, r0
 80016e4:	d002      	beq.n	80016ec <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80016e6:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80016e8:	f001 ff18 	bl	800351c <HAL_GPIO_EXTI_Callback>
  }
}
 80016ec:	bd08      	pop	{r3, pc}
 80016ee:	bf00      	nop
 80016f0:	40010400 	.word	0x40010400

080016f4 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80016f4:	6801      	ldr	r1, [r0, #0]
 80016f6:	2200      	movs	r2, #0
 80016f8:	694b      	ldr	r3, [r1, #20]
 80016fa:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 80016fe:	d010      	beq.n	8001722 <I2C_IsAcknowledgeFailed+0x2e>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001700:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001704:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 8001706:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 8001708:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800170a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800170e:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001712:	6c03      	ldr	r3, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001714:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001718:	f043 0304 	orr.w	r3, r3, #4
 800171c:	6403      	str	r3, [r0, #64]	; 0x40

    return HAL_ERROR;
 800171e:	2001      	movs	r0, #1
 8001720:	4770      	bx	lr
  }
  return HAL_OK;
 8001722:	4618      	mov	r0, r3
}
 8001724:	4770      	bx	lr

08001726 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8001726:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800172a:	4604      	mov	r4, r0
 800172c:	4616      	mov	r6, r2
 800172e:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001730:	b28f      	uxth	r7, r1
 8001732:	6825      	ldr	r5, [r4, #0]
 8001734:	6968      	ldr	r0, [r5, #20]
 8001736:	ea37 0000 	bics.w	r0, r7, r0
 800173a:	d017      	beq.n	800176c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x46>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800173c:	696b      	ldr	r3, [r5, #20]
 800173e:	055a      	lsls	r2, r3, #21
 8001740:	d516      	bpl.n	8001770 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001742:	682b      	ldr	r3, [r5, #0]
      hi2c->State               = HAL_I2C_STATE_READY;
 8001744:	2220      	movs	r2, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001746:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800174a:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800174c:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001750:	616b      	str	r3, [r5, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001752:	2300      	movs	r3, #0
 8001754:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001756:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800175a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800175e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001760:	f042 0204 	orr.w	r2, r2, #4
        return HAL_ERROR;
 8001764:	2001      	movs	r0, #1
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001766:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8001768:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800176c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001770:	1c73      	adds	r3, r6, #1
 8001772:	d0df      	beq.n	8001734 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001774:	f7ff fbbc 	bl	8000ef0 <HAL_GetTick>
 8001778:	eba0 0008 	sub.w	r0, r0, r8
 800177c:	42b0      	cmp	r0, r6
 800177e:	d801      	bhi.n	8001784 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>
 8001780:	2e00      	cmp	r6, #0
 8001782:	d1d6      	bne.n	8001732 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001784:	2300      	movs	r3, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8001786:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001788:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800178a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800178e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001792:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001794:	f042 0220 	orr.w	r2, r2, #32
 8001798:	e7e4      	b.n	8001764 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3e>

0800179a <I2C_WaitOnBTFFlagUntilTimeout>:
{
 800179a:	b570      	push	{r4, r5, r6, lr}
 800179c:	4604      	mov	r4, r0
 800179e:	460d      	mov	r5, r1
 80017a0:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80017a2:	6823      	ldr	r3, [r4, #0]
 80017a4:	695b      	ldr	r3, [r3, #20]
 80017a6:	075b      	lsls	r3, r3, #29
 80017a8:	d501      	bpl.n	80017ae <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 80017aa:	2000      	movs	r0, #0
}
 80017ac:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80017ae:	4620      	mov	r0, r4
 80017b0:	f7ff ffa0 	bl	80016f4 <I2C_IsAcknowledgeFailed>
 80017b4:	b9a8      	cbnz	r0, 80017e2 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 80017b6:	1c6a      	adds	r2, r5, #1
 80017b8:	d0f3      	beq.n	80017a2 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017ba:	f7ff fb99 	bl	8000ef0 <HAL_GetTick>
 80017be:	1b80      	subs	r0, r0, r6
 80017c0:	42a8      	cmp	r0, r5
 80017c2:	d801      	bhi.n	80017c8 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 80017c4:	2d00      	cmp	r5, #0
 80017c6:	d1ec      	bne.n	80017a2 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        hi2c->PreviousState     = I2C_STATE_NONE;
 80017c8:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 80017ca:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80017cc:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80017ce:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80017d2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80017d6:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80017d8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80017dc:	f042 0220 	orr.w	r2, r2, #32
 80017e0:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 80017e2:	2001      	movs	r0, #1
 80017e4:	e7e2      	b.n	80017ac <I2C_WaitOnBTFFlagUntilTimeout+0x12>

080017e6 <I2C_WaitOnFlagUntilTimeout>:
{
 80017e6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80017ea:	4604      	mov	r4, r0
 80017ec:	4690      	mov	r8, r2
 80017ee:	461f      	mov	r7, r3
 80017f0:	9e08      	ldr	r6, [sp, #32]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80017f2:	ea4f 4911 	mov.w	r9, r1, lsr #16
 80017f6:	b28d      	uxth	r5, r1
 80017f8:	6821      	ldr	r1, [r4, #0]
 80017fa:	f1b9 0f01 	cmp.w	r9, #1
 80017fe:	bf0c      	ite	eq
 8001800:	694b      	ldreq	r3, [r1, #20]
 8001802:	698b      	ldrne	r3, [r1, #24]
 8001804:	ea35 0303 	bics.w	r3, r5, r3
 8001808:	bf0c      	ite	eq
 800180a:	2301      	moveq	r3, #1
 800180c:	2300      	movne	r3, #0
 800180e:	4598      	cmp	r8, r3
 8001810:	d001      	beq.n	8001816 <I2C_WaitOnFlagUntilTimeout+0x30>
  return HAL_OK;
 8001812:	2000      	movs	r0, #0
 8001814:	e016      	b.n	8001844 <I2C_WaitOnFlagUntilTimeout+0x5e>
    if (Timeout != HAL_MAX_DELAY)
 8001816:	1c7b      	adds	r3, r7, #1
 8001818:	d0ef      	beq.n	80017fa <I2C_WaitOnFlagUntilTimeout+0x14>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800181a:	f7ff fb69 	bl	8000ef0 <HAL_GetTick>
 800181e:	1b80      	subs	r0, r0, r6
 8001820:	42b8      	cmp	r0, r7
 8001822:	d801      	bhi.n	8001828 <I2C_WaitOnFlagUntilTimeout+0x42>
 8001824:	2f00      	cmp	r7, #0
 8001826:	d1e7      	bne.n	80017f8 <I2C_WaitOnFlagUntilTimeout+0x12>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001828:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 800182a:	2220      	movs	r2, #32
        __HAL_UNLOCK(hi2c);
 800182c:	2001      	movs	r0, #1
        hi2c->PreviousState     = I2C_STATE_NONE;
 800182e:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001830:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001834:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001838:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800183a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800183e:	f042 0220 	orr.w	r2, r2, #32
 8001842:	6422      	str	r2, [r4, #64]	; 0x40
}
 8001844:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08001848 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8001848:	b570      	push	{r4, r5, r6, lr}
 800184a:	4604      	mov	r4, r0
 800184c:	460d      	mov	r5, r1
 800184e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001850:	6823      	ldr	r3, [r4, #0]
 8001852:	695b      	ldr	r3, [r3, #20]
 8001854:	061b      	lsls	r3, r3, #24
 8001856:	d501      	bpl.n	800185c <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;
 8001858:	2000      	movs	r0, #0
}
 800185a:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800185c:	4620      	mov	r0, r4
 800185e:	f7ff ff49 	bl	80016f4 <I2C_IsAcknowledgeFailed>
 8001862:	b9a8      	cbnz	r0, 8001890 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 8001864:	1c6a      	adds	r2, r5, #1
 8001866:	d0f3      	beq.n	8001850 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001868:	f7ff fb42 	bl	8000ef0 <HAL_GetTick>
 800186c:	1b80      	subs	r0, r0, r6
 800186e:	42a8      	cmp	r0, r5
 8001870:	d801      	bhi.n	8001876 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8001872:	2d00      	cmp	r5, #0
 8001874:	d1ec      	bne.n	8001850 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001876:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8001878:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 800187a:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800187c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001880:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001884:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8001886:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800188a:	f042 0220 	orr.w	r2, r2, #32
 800188e:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8001890:	2001      	movs	r0, #1
 8001892:	e7e2      	b.n	800185a <I2C_WaitOnTXEFlagUntilTimeout+0x12>

08001894 <I2C_RequestMemoryWrite>:
{
 8001894:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001898:	4615      	mov	r5, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800189a:	6802      	ldr	r2, [r0, #0]
{
 800189c:	4698      	mov	r8, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800189e:	6813      	ldr	r3, [r2, #0]
{
 80018a0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80018a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018a6:	6013      	str	r3, [r2, #0]
{
 80018a8:	460f      	mov	r7, r1
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80018aa:	9600      	str	r6, [sp, #0]
 80018ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80018ae:	2200      	movs	r2, #0
 80018b0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 80018b4:	4604      	mov	r4, r0
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80018b6:	f7ff ff96 	bl	80017e6 <I2C_WaitOnFlagUntilTimeout>
 80018ba:	b118      	cbz	r0, 80018c4 <I2C_RequestMemoryWrite+0x30>
      return HAL_ERROR;
 80018bc:	2001      	movs	r0, #1
}
 80018be:	b004      	add	sp, #16
 80018c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80018c4:	6823      	ldr	r3, [r4, #0]
 80018c6:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 80018ca:	611f      	str	r7, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80018cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80018ce:	4633      	mov	r3, r6
 80018d0:	4916      	ldr	r1, [pc, #88]	; (800192c <I2C_RequestMemoryWrite+0x98>)
 80018d2:	4620      	mov	r0, r4
 80018d4:	f7ff ff27 	bl	8001726 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80018d8:	2800      	cmp	r0, #0
 80018da:	d1ef      	bne.n	80018bc <I2C_RequestMemoryWrite+0x28>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80018dc:	6823      	ldr	r3, [r4, #0]
 80018de:	9003      	str	r0, [sp, #12]
 80018e0:	695a      	ldr	r2, [r3, #20]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80018e2:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80018e4:	9203      	str	r2, [sp, #12]
 80018e6:	699b      	ldr	r3, [r3, #24]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80018e8:	4632      	mov	r2, r6
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80018ea:	9303      	str	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80018ec:	4620      	mov	r0, r4
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80018ee:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80018f0:	f7ff ffaa 	bl	8001848 <I2C_WaitOnTXEFlagUntilTimeout>
 80018f4:	b140      	cbz	r0, 8001908 <I2C_RequestMemoryWrite+0x74>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80018f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80018f8:	2b04      	cmp	r3, #4
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80018fa:	bf01      	itttt	eq
 80018fc:	6822      	ldreq	r2, [r4, #0]
 80018fe:	6813      	ldreq	r3, [r2, #0]
 8001900:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8001904:	6013      	streq	r3, [r2, #0]
 8001906:	e7d9      	b.n	80018bc <I2C_RequestMemoryWrite+0x28>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001908:	f1b8 0f01 	cmp.w	r8, #1
 800190c:	6823      	ldr	r3, [r4, #0]
 800190e:	d102      	bne.n	8001916 <I2C_RequestMemoryWrite+0x82>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001910:	b2ed      	uxtb	r5, r5
 8001912:	611d      	str	r5, [r3, #16]
 8001914:	e7d3      	b.n	80018be <I2C_RequestMemoryWrite+0x2a>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001916:	0a2a      	lsrs	r2, r5, #8
 8001918:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800191a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800191c:	4632      	mov	r2, r6
 800191e:	4620      	mov	r0, r4
 8001920:	f7ff ff92 	bl	8001848 <I2C_WaitOnTXEFlagUntilTimeout>
 8001924:	2800      	cmp	r0, #0
 8001926:	d1e6      	bne.n	80018f6 <I2C_RequestMemoryWrite+0x62>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001928:	6823      	ldr	r3, [r4, #0]
 800192a:	e7f1      	b.n	8001910 <I2C_RequestMemoryWrite+0x7c>
 800192c:	00010002 	.word	0x00010002

08001930 <HAL_I2C_Init>:
{
 8001930:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 8001932:	4604      	mov	r4, r0
 8001934:	b908      	cbnz	r0, 800193a <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 8001936:	2001      	movs	r0, #1
}
 8001938:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800193a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800193e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001942:	b91b      	cbnz	r3, 800194c <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8001944:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001948:	f001 fd78 	bl	800343c <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800194c:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 800194e:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001950:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001954:	6813      	ldr	r3, [r2, #0]
 8001956:	f023 0301 	bic.w	r3, r3, #1
 800195a:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800195c:	f000 fba6 	bl	80020ac <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001960:	6863      	ldr	r3, [r4, #4]
 8001962:	4a41      	ldr	r2, [pc, #260]	; (8001a68 <HAL_I2C_Init+0x138>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d84d      	bhi.n	8001a04 <HAL_I2C_Init+0xd4>
 8001968:	4a40      	ldr	r2, [pc, #256]	; (8001a6c <HAL_I2C_Init+0x13c>)
 800196a:	4290      	cmp	r0, r2
 800196c:	d9e3      	bls.n	8001936 <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 800196e:	4940      	ldr	r1, [pc, #256]	; (8001a70 <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001970:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001972:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001976:	6855      	ldr	r5, [r2, #4]
 8001978:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 800197c:	430d      	orrs	r5, r1
 800197e:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001980:	6a15      	ldr	r5, [r2, #32]
 8001982:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8001986:	3101      	adds	r1, #1
 8001988:	4329      	orrs	r1, r5
 800198a:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800198c:	69d1      	ldr	r1, [r2, #28]
 800198e:	4d36      	ldr	r5, [pc, #216]	; (8001a68 <HAL_I2C_Init+0x138>)
 8001990:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8001994:	42ab      	cmp	r3, r5
 8001996:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800199a:	f100 30ff 	add.w	r0, r0, #4294967295
 800199e:	d848      	bhi.n	8001a32 <HAL_I2C_Init+0x102>
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	fbb0 f0f3 	udiv	r0, r0, r3
 80019a6:	1c43      	adds	r3, r0, #1
 80019a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019ac:	2b04      	cmp	r3, #4
 80019ae:	bf38      	it	cc
 80019b0:	2304      	movcc	r3, #4
 80019b2:	430b      	orrs	r3, r1
 80019b4:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80019b6:	6811      	ldr	r1, [r2, #0]
 80019b8:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 80019bc:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 80019c0:	4303      	orrs	r3, r0
 80019c2:	430b      	orrs	r3, r1
 80019c4:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80019c6:	6891      	ldr	r1, [r2, #8]
 80019c8:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 80019cc:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 80019d0:	4303      	orrs	r3, r0
 80019d2:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80019d6:	430b      	orrs	r3, r1
 80019d8:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80019da:	68d1      	ldr	r1, [r2, #12]
 80019dc:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 80019e0:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80019e4:	4303      	orrs	r3, r0
 80019e6:	430b      	orrs	r3, r1
 80019e8:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 80019ea:	6813      	ldr	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019ec:	2000      	movs	r0, #0
  __HAL_I2C_ENABLE(hi2c);
 80019ee:	f043 0301 	orr.w	r3, r3, #1
 80019f2:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80019f4:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019f6:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80019f8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80019fc:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80019fe:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8001a02:	e799      	b.n	8001938 <HAL_I2C_Init+0x8>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001a04:	4a1b      	ldr	r2, [pc, #108]	; (8001a74 <HAL_I2C_Init+0x144>)
 8001a06:	4290      	cmp	r0, r2
 8001a08:	d995      	bls.n	8001936 <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 8001a0a:	4e19      	ldr	r6, [pc, #100]	; (8001a70 <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001a0c:	f44f 7196 	mov.w	r1, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 8001a10:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001a14:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001a16:	4371      	muls	r1, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001a18:	6855      	ldr	r5, [r2, #4]
 8001a1a:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8001a1e:	4335      	orrs	r5, r6
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001a20:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001a24:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001a26:	6a15      	ldr	r5, [r2, #32]
 8001a28:	fbb1 f1f6 	udiv	r1, r1, r6
 8001a2c:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8001a30:	e7a9      	b.n	8001986 <HAL_I2C_Init+0x56>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001a32:	68a5      	ldr	r5, [r4, #8]
 8001a34:	b955      	cbnz	r5, 8001a4c <HAL_I2C_Init+0x11c>
 8001a36:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001a3a:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a3e:	1c43      	adds	r3, r0, #1
 8001a40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a44:	b16b      	cbz	r3, 8001a62 <HAL_I2C_Init+0x132>
 8001a46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a4a:	e7b2      	b.n	80019b2 <HAL_I2C_Init+0x82>
 8001a4c:	2519      	movs	r5, #25
 8001a4e:	436b      	muls	r3, r5
 8001a50:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a54:	1c43      	adds	r3, r0, #1
 8001a56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a5a:	b113      	cbz	r3, 8001a62 <HAL_I2C_Init+0x132>
 8001a5c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a60:	e7a7      	b.n	80019b2 <HAL_I2C_Init+0x82>
 8001a62:	2301      	movs	r3, #1
 8001a64:	e7a5      	b.n	80019b2 <HAL_I2C_Init+0x82>
 8001a66:	bf00      	nop
 8001a68:	000186a0 	.word	0x000186a0
 8001a6c:	001e847f 	.word	0x001e847f
 8001a70:	000f4240 	.word	0x000f4240
 8001a74:	003d08ff 	.word	0x003d08ff

08001a78 <HAL_I2C_Mem_Write>:
{
 8001a78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001a7c:	4604      	mov	r4, r0
 8001a7e:	4699      	mov	r9, r3
 8001a80:	460f      	mov	r7, r1
 8001a82:	4690      	mov	r8, r2
 8001a84:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 8001a86:	f7ff fa33 	bl	8000ef0 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a8a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  uint32_t tickstart = HAL_GetTick();
 8001a8e:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a90:	2b20      	cmp	r3, #32
 8001a92:	d003      	beq.n	8001a9c <HAL_I2C_Mem_Write+0x24>
    return HAL_BUSY;
 8001a94:	2002      	movs	r0, #2
}
 8001a96:	b003      	add	sp, #12
 8001a98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001a9c:	9000      	str	r0, [sp, #0]
 8001a9e:	2319      	movs	r3, #25
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	493b      	ldr	r1, [pc, #236]	; (8001b90 <HAL_I2C_Mem_Write+0x118>)
 8001aa4:	4620      	mov	r0, r4
 8001aa6:	f7ff fe9e 	bl	80017e6 <I2C_WaitOnFlagUntilTimeout>
 8001aaa:	2800      	cmp	r0, #0
 8001aac:	d1f2      	bne.n	8001a94 <HAL_I2C_Mem_Write+0x1c>
    __HAL_LOCK(hi2c);
 8001aae:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d0ee      	beq.n	8001a94 <HAL_I2C_Mem_Write+0x1c>
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001abc:	6823      	ldr	r3, [r4, #0]
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001abe:	4620      	mov	r0, r4
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	07d1      	lsls	r1, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8001ac4:	bf58      	it	pl
 8001ac6:	681a      	ldrpl	r2, [r3, #0]
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001ac8:	4639      	mov	r1, r7
      __HAL_I2C_ENABLE(hi2c);
 8001aca:	bf5c      	itt	pl
 8001acc:	f042 0201 	orrpl.w	r2, r2, #1
 8001ad0:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ad8:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001ada:	2321      	movs	r3, #33	; 0x21
 8001adc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ae0:	2340      	movs	r3, #64	; 0x40
 8001ae2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8001aea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001aec:	e9cd 6500 	strd	r6, r5, [sp]
    hi2c->pBuffPtr    = pData;
 8001af0:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001af2:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001af6:	4642      	mov	r2, r8
    hi2c->XferCount   = Size;
 8001af8:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001afa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001afc:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001afe:	4b25      	ldr	r3, [pc, #148]	; (8001b94 <HAL_I2C_Mem_Write+0x11c>)
 8001b00:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b02:	464b      	mov	r3, r9
 8001b04:	f7ff fec6 	bl	8001894 <I2C_RequestMemoryWrite>
 8001b08:	2800      	cmp	r0, #0
 8001b0a:	d02a      	beq.n	8001b62 <HAL_I2C_Mem_Write+0xea>
      return HAL_ERROR;
 8001b0c:	2001      	movs	r0, #1
 8001b0e:	e7c2      	b.n	8001a96 <HAL_I2C_Mem_Write+0x1e>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b10:	f7ff fe9a 	bl	8001848 <I2C_WaitOnTXEFlagUntilTimeout>
 8001b14:	b140      	cbz	r0, 8001b28 <HAL_I2C_Mem_Write+0xb0>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b16:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b18:	2b04      	cmp	r3, #4
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b1a:	bf01      	itttt	eq
 8001b1c:	6822      	ldreq	r2, [r4, #0]
 8001b1e:	6813      	ldreq	r3, [r2, #0]
 8001b20:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8001b24:	6013      	streq	r3, [r2, #0]
 8001b26:	e7f1      	b.n	8001b0c <HAL_I2C_Mem_Write+0x94>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001b28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001b2a:	6827      	ldr	r7, [r4, #0]
 8001b2c:	461a      	mov	r2, r3
 8001b2e:	f812 1b01 	ldrb.w	r1, [r2], #1
 8001b32:	6139      	str	r1, [r7, #16]
      hi2c->pBuffPtr++;
 8001b34:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001b36:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001b38:	8d21      	ldrh	r1, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001b3a:	3a01      	subs	r2, #1
 8001b3c:	b292      	uxth	r2, r2
 8001b3e:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001b40:	697a      	ldr	r2, [r7, #20]
      hi2c->XferSize--;
 8001b42:	1e48      	subs	r0, r1, #1
 8001b44:	b280      	uxth	r0, r0
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001b46:	0752      	lsls	r2, r2, #29
      hi2c->XferSize--;
 8001b48:	8520      	strh	r0, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001b4a:	d50a      	bpl.n	8001b62 <HAL_I2C_Mem_Write+0xea>
 8001b4c:	b148      	cbz	r0, 8001b62 <HAL_I2C_Mem_Write+0xea>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001b4e:	785a      	ldrb	r2, [r3, #1]
        hi2c->pBuffPtr++;
 8001b50:	3302      	adds	r3, #2
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001b52:	613a      	str	r2, [r7, #16]
        hi2c->pBuffPtr++;
 8001b54:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8001b56:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8001b58:	3902      	subs	r1, #2
        hi2c->XferCount--;
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 8001b5e:	8521      	strh	r1, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001b60:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001b62:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b64:	462a      	mov	r2, r5
 8001b66:	4631      	mov	r1, r6
 8001b68:	4620      	mov	r0, r4
    while (hi2c->XferSize > 0U)
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d1d0      	bne.n	8001b10 <HAL_I2C_Mem_Write+0x98>
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b6e:	f7ff fe14 	bl	800179a <I2C_WaitOnBTFFlagUntilTimeout>
 8001b72:	2800      	cmp	r0, #0
 8001b74:	d1cf      	bne.n	8001b16 <HAL_I2C_Mem_Write+0x9e>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b76:	6822      	ldr	r2, [r4, #0]
 8001b78:	6813      	ldr	r3, [r2, #0]
 8001b7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b7e:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001b80:	2320      	movs	r3, #32
    __HAL_UNLOCK(hi2c);
 8001b82:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 8001b86:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b8a:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    return HAL_OK;
 8001b8e:	e782      	b.n	8001a96 <HAL_I2C_Mem_Write+0x1e>
 8001b90:	00100002 	.word	0x00100002
 8001b94:	ffff0000 	.word	0xffff0000

08001b98 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8001b98:	2201      	movs	r2, #1
 8001b9a:	4b01      	ldr	r3, [pc, #4]	; (8001ba0 <HAL_PWR_EnableBkUpAccess+0x8>)
 8001b9c:	601a      	str	r2, [r3, #0]
}
 8001b9e:	4770      	bx	lr
 8001ba0:	420e0020 	.word	0x420e0020

08001ba4 <HAL_PWR_PVDCallback>:
__weak void HAL_PWR_PVDCallback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8001ba4:	4770      	bx	lr
	...

08001ba8 <HAL_PWR_PVD_IRQHandler>:
{
 8001ba8:	b510      	push	{r4, lr}
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8001baa:	4c05      	ldr	r4, [pc, #20]	; (8001bc0 <HAL_PWR_PVD_IRQHandler+0x18>)
 8001bac:	6963      	ldr	r3, [r4, #20]
 8001bae:	03db      	lsls	r3, r3, #15
 8001bb0:	d504      	bpl.n	8001bbc <HAL_PWR_PVD_IRQHandler+0x14>
    HAL_PWR_PVDCallback();
 8001bb2:	f7ff fff7 	bl	8001ba4 <HAL_PWR_PVDCallback>
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8001bb6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001bba:	6163      	str	r3, [r4, #20]
}
 8001bbc:	bd10      	pop	{r4, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40010400 	.word	0x40010400

08001bc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bc4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001bc8:	4605      	mov	r5, r0
 8001bca:	b908      	cbnz	r0, 8001bd0 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8001bcc:	2001      	movs	r0, #1
 8001bce:	e03c      	b.n	8001c4a <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bd0:	6803      	ldr	r3, [r0, #0]
 8001bd2:	07db      	lsls	r3, r3, #31
 8001bd4:	d410      	bmi.n	8001bf8 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bd6:	682b      	ldr	r3, [r5, #0]
 8001bd8:	079f      	lsls	r7, r3, #30
 8001bda:	d45d      	bmi.n	8001c98 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bdc:	682b      	ldr	r3, [r5, #0]
 8001bde:	0719      	lsls	r1, r3, #28
 8001be0:	f100 8094 	bmi.w	8001d0c <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001be4:	682b      	ldr	r3, [r5, #0]
 8001be6:	075a      	lsls	r2, r3, #29
 8001be8:	f100 80be 	bmi.w	8001d68 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bec:	69e8      	ldr	r0, [r5, #28]
 8001bee:	2800      	cmp	r0, #0
 8001bf0:	f040 812c 	bne.w	8001e4c <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8001bf4:	2000      	movs	r0, #0
 8001bf6:	e028      	b.n	8001c4a <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bf8:	4c8f      	ldr	r4, [pc, #572]	; (8001e38 <HAL_RCC_OscConfig+0x274>)
 8001bfa:	6863      	ldr	r3, [r4, #4]
 8001bfc:	f003 030c 	and.w	r3, r3, #12
 8001c00:	2b04      	cmp	r3, #4
 8001c02:	d007      	beq.n	8001c14 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c04:	6863      	ldr	r3, [r4, #4]
 8001c06:	f003 030c 	and.w	r3, r3, #12
 8001c0a:	2b08      	cmp	r3, #8
 8001c0c:	d109      	bne.n	8001c22 <HAL_RCC_OscConfig+0x5e>
 8001c0e:	6863      	ldr	r3, [r4, #4]
 8001c10:	03de      	lsls	r6, r3, #15
 8001c12:	d506      	bpl.n	8001c22 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c14:	6823      	ldr	r3, [r4, #0]
 8001c16:	039c      	lsls	r4, r3, #14
 8001c18:	d5dd      	bpl.n	8001bd6 <HAL_RCC_OscConfig+0x12>
 8001c1a:	686b      	ldr	r3, [r5, #4]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d1da      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x12>
 8001c20:	e7d4      	b.n	8001bcc <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c22:	686b      	ldr	r3, [r5, #4]
 8001c24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c28:	d112      	bne.n	8001c50 <HAL_RCC_OscConfig+0x8c>
 8001c2a:	6823      	ldr	r3, [r4, #0]
 8001c2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c30:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001c32:	f7ff f95d 	bl	8000ef0 <HAL_GetTick>
 8001c36:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c38:	6823      	ldr	r3, [r4, #0]
 8001c3a:	0398      	lsls	r0, r3, #14
 8001c3c:	d4cb      	bmi.n	8001bd6 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c3e:	f7ff f957 	bl	8000ef0 <HAL_GetTick>
 8001c42:	1b80      	subs	r0, r0, r6
 8001c44:	2864      	cmp	r0, #100	; 0x64
 8001c46:	d9f7      	bls.n	8001c38 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001c48:	2003      	movs	r0, #3
}
 8001c4a:	b002      	add	sp, #8
 8001c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c50:	b99b      	cbnz	r3, 8001c7a <HAL_RCC_OscConfig+0xb6>
 8001c52:	6823      	ldr	r3, [r4, #0]
 8001c54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c58:	6023      	str	r3, [r4, #0]
 8001c5a:	6823      	ldr	r3, [r4, #0]
 8001c5c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c60:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001c62:	f7ff f945 	bl	8000ef0 <HAL_GetTick>
 8001c66:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c68:	6823      	ldr	r3, [r4, #0]
 8001c6a:	0399      	lsls	r1, r3, #14
 8001c6c:	d5b3      	bpl.n	8001bd6 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c6e:	f7ff f93f 	bl	8000ef0 <HAL_GetTick>
 8001c72:	1b80      	subs	r0, r0, r6
 8001c74:	2864      	cmp	r0, #100	; 0x64
 8001c76:	d9f7      	bls.n	8001c68 <HAL_RCC_OscConfig+0xa4>
 8001c78:	e7e6      	b.n	8001c48 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c7a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c7e:	6823      	ldr	r3, [r4, #0]
 8001c80:	d103      	bne.n	8001c8a <HAL_RCC_OscConfig+0xc6>
 8001c82:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c86:	6023      	str	r3, [r4, #0]
 8001c88:	e7cf      	b.n	8001c2a <HAL_RCC_OscConfig+0x66>
 8001c8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c8e:	6023      	str	r3, [r4, #0]
 8001c90:	6823      	ldr	r3, [r4, #0]
 8001c92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c96:	e7cb      	b.n	8001c30 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c98:	4c67      	ldr	r4, [pc, #412]	; (8001e38 <HAL_RCC_OscConfig+0x274>)
 8001c9a:	6863      	ldr	r3, [r4, #4]
 8001c9c:	f013 0f0c 	tst.w	r3, #12
 8001ca0:	d007      	beq.n	8001cb2 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ca2:	6863      	ldr	r3, [r4, #4]
 8001ca4:	f003 030c 	and.w	r3, r3, #12
 8001ca8:	2b08      	cmp	r3, #8
 8001caa:	d110      	bne.n	8001cce <HAL_RCC_OscConfig+0x10a>
 8001cac:	6863      	ldr	r3, [r4, #4]
 8001cae:	03da      	lsls	r2, r3, #15
 8001cb0:	d40d      	bmi.n	8001cce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cb2:	6823      	ldr	r3, [r4, #0]
 8001cb4:	079b      	lsls	r3, r3, #30
 8001cb6:	d502      	bpl.n	8001cbe <HAL_RCC_OscConfig+0xfa>
 8001cb8:	692b      	ldr	r3, [r5, #16]
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d186      	bne.n	8001bcc <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cbe:	6823      	ldr	r3, [r4, #0]
 8001cc0:	696a      	ldr	r2, [r5, #20]
 8001cc2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001cc6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001cca:	6023      	str	r3, [r4, #0]
 8001ccc:	e786      	b.n	8001bdc <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cce:	692a      	ldr	r2, [r5, #16]
 8001cd0:	4b5a      	ldr	r3, [pc, #360]	; (8001e3c <HAL_RCC_OscConfig+0x278>)
 8001cd2:	b16a      	cbz	r2, 8001cf0 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001cd8:	f7ff f90a 	bl	8000ef0 <HAL_GetTick>
 8001cdc:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cde:	6823      	ldr	r3, [r4, #0]
 8001ce0:	079f      	lsls	r7, r3, #30
 8001ce2:	d4ec      	bmi.n	8001cbe <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ce4:	f7ff f904 	bl	8000ef0 <HAL_GetTick>
 8001ce8:	1b80      	subs	r0, r0, r6
 8001cea:	2802      	cmp	r0, #2
 8001cec:	d9f7      	bls.n	8001cde <HAL_RCC_OscConfig+0x11a>
 8001cee:	e7ab      	b.n	8001c48 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001cf0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001cf2:	f7ff f8fd 	bl	8000ef0 <HAL_GetTick>
 8001cf6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cf8:	6823      	ldr	r3, [r4, #0]
 8001cfa:	0798      	lsls	r0, r3, #30
 8001cfc:	f57f af6e 	bpl.w	8001bdc <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d00:	f7ff f8f6 	bl	8000ef0 <HAL_GetTick>
 8001d04:	1b80      	subs	r0, r0, r6
 8001d06:	2802      	cmp	r0, #2
 8001d08:	d9f6      	bls.n	8001cf8 <HAL_RCC_OscConfig+0x134>
 8001d0a:	e79d      	b.n	8001c48 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d0c:	69aa      	ldr	r2, [r5, #24]
 8001d0e:	4c4a      	ldr	r4, [pc, #296]	; (8001e38 <HAL_RCC_OscConfig+0x274>)
 8001d10:	4b4b      	ldr	r3, [pc, #300]	; (8001e40 <HAL_RCC_OscConfig+0x27c>)
 8001d12:	b1da      	cbz	r2, 8001d4c <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8001d14:	2201      	movs	r2, #1
 8001d16:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001d18:	f7ff f8ea 	bl	8000ef0 <HAL_GetTick>
 8001d1c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001d20:	079b      	lsls	r3, r3, #30
 8001d22:	d50d      	bpl.n	8001d40 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001d24:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001d28:	4b46      	ldr	r3, [pc, #280]	; (8001e44 <HAL_RCC_OscConfig+0x280>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001d30:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8001d32:	bf00      	nop
  }
  while (Delay --);
 8001d34:	9b01      	ldr	r3, [sp, #4]
 8001d36:	1e5a      	subs	r2, r3, #1
 8001d38:	9201      	str	r2, [sp, #4]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d1f9      	bne.n	8001d32 <HAL_RCC_OscConfig+0x16e>
 8001d3e:	e751      	b.n	8001be4 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d40:	f7ff f8d6 	bl	8000ef0 <HAL_GetTick>
 8001d44:	1b80      	subs	r0, r0, r6
 8001d46:	2802      	cmp	r0, #2
 8001d48:	d9e9      	bls.n	8001d1e <HAL_RCC_OscConfig+0x15a>
 8001d4a:	e77d      	b.n	8001c48 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001d4c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001d4e:	f7ff f8cf 	bl	8000ef0 <HAL_GetTick>
 8001d52:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d54:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001d56:	079f      	lsls	r7, r3, #30
 8001d58:	f57f af44 	bpl.w	8001be4 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d5c:	f7ff f8c8 	bl	8000ef0 <HAL_GetTick>
 8001d60:	1b80      	subs	r0, r0, r6
 8001d62:	2802      	cmp	r0, #2
 8001d64:	d9f6      	bls.n	8001d54 <HAL_RCC_OscConfig+0x190>
 8001d66:	e76f      	b.n	8001c48 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d68:	4c33      	ldr	r4, [pc, #204]	; (8001e38 <HAL_RCC_OscConfig+0x274>)
 8001d6a:	69e3      	ldr	r3, [r4, #28]
 8001d6c:	00d8      	lsls	r0, r3, #3
 8001d6e:	d424      	bmi.n	8001dba <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8001d70:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d72:	69e3      	ldr	r3, [r4, #28]
 8001d74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d78:	61e3      	str	r3, [r4, #28]
 8001d7a:	69e3      	ldr	r3, [r4, #28]
 8001d7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d80:	9300      	str	r3, [sp, #0]
 8001d82:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d84:	4e30      	ldr	r6, [pc, #192]	; (8001e48 <HAL_RCC_OscConfig+0x284>)
 8001d86:	6833      	ldr	r3, [r6, #0]
 8001d88:	05d9      	lsls	r1, r3, #23
 8001d8a:	d518      	bpl.n	8001dbe <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d8c:	68eb      	ldr	r3, [r5, #12]
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d126      	bne.n	8001de0 <HAL_RCC_OscConfig+0x21c>
 8001d92:	6a23      	ldr	r3, [r4, #32]
 8001d94:	f043 0301 	orr.w	r3, r3, #1
 8001d98:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001d9a:	f7ff f8a9 	bl	8000ef0 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d9e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001da2:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001da4:	6a23      	ldr	r3, [r4, #32]
 8001da6:	079b      	lsls	r3, r3, #30
 8001da8:	d53f      	bpl.n	8001e2a <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 8001daa:	2f00      	cmp	r7, #0
 8001dac:	f43f af1e 	beq.w	8001bec <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001db0:	69e3      	ldr	r3, [r4, #28]
 8001db2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001db6:	61e3      	str	r3, [r4, #28]
 8001db8:	e718      	b.n	8001bec <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8001dba:	2700      	movs	r7, #0
 8001dbc:	e7e2      	b.n	8001d84 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dbe:	6833      	ldr	r3, [r6, #0]
 8001dc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dc4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001dc6:	f7ff f893 	bl	8000ef0 <HAL_GetTick>
 8001dca:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dcc:	6833      	ldr	r3, [r6, #0]
 8001dce:	05da      	lsls	r2, r3, #23
 8001dd0:	d4dc      	bmi.n	8001d8c <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dd2:	f7ff f88d 	bl	8000ef0 <HAL_GetTick>
 8001dd6:	eba0 0008 	sub.w	r0, r0, r8
 8001dda:	2864      	cmp	r0, #100	; 0x64
 8001ddc:	d9f6      	bls.n	8001dcc <HAL_RCC_OscConfig+0x208>
 8001dde:	e733      	b.n	8001c48 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001de0:	b9ab      	cbnz	r3, 8001e0e <HAL_RCC_OscConfig+0x24a>
 8001de2:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001de4:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001de8:	f023 0301 	bic.w	r3, r3, #1
 8001dec:	6223      	str	r3, [r4, #32]
 8001dee:	6a23      	ldr	r3, [r4, #32]
 8001df0:	f023 0304 	bic.w	r3, r3, #4
 8001df4:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001df6:	f7ff f87b 	bl	8000ef0 <HAL_GetTick>
 8001dfa:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dfc:	6a23      	ldr	r3, [r4, #32]
 8001dfe:	0798      	lsls	r0, r3, #30
 8001e00:	d5d3      	bpl.n	8001daa <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e02:	f7ff f875 	bl	8000ef0 <HAL_GetTick>
 8001e06:	1b80      	subs	r0, r0, r6
 8001e08:	4540      	cmp	r0, r8
 8001e0a:	d9f7      	bls.n	8001dfc <HAL_RCC_OscConfig+0x238>
 8001e0c:	e71c      	b.n	8001c48 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e0e:	2b05      	cmp	r3, #5
 8001e10:	6a23      	ldr	r3, [r4, #32]
 8001e12:	d103      	bne.n	8001e1c <HAL_RCC_OscConfig+0x258>
 8001e14:	f043 0304 	orr.w	r3, r3, #4
 8001e18:	6223      	str	r3, [r4, #32]
 8001e1a:	e7ba      	b.n	8001d92 <HAL_RCC_OscConfig+0x1ce>
 8001e1c:	f023 0301 	bic.w	r3, r3, #1
 8001e20:	6223      	str	r3, [r4, #32]
 8001e22:	6a23      	ldr	r3, [r4, #32]
 8001e24:	f023 0304 	bic.w	r3, r3, #4
 8001e28:	e7b6      	b.n	8001d98 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e2a:	f7ff f861 	bl	8000ef0 <HAL_GetTick>
 8001e2e:	eba0 0008 	sub.w	r0, r0, r8
 8001e32:	42b0      	cmp	r0, r6
 8001e34:	d9b6      	bls.n	8001da4 <HAL_RCC_OscConfig+0x1e0>
 8001e36:	e707      	b.n	8001c48 <HAL_RCC_OscConfig+0x84>
 8001e38:	40021000 	.word	0x40021000
 8001e3c:	42420000 	.word	0x42420000
 8001e40:	42420480 	.word	0x42420480
 8001e44:	20000020 	.word	0x20000020
 8001e48:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e4c:	4b2a      	ldr	r3, [pc, #168]	; (8001ef8 <HAL_RCC_OscConfig+0x334>)
 8001e4e:	685a      	ldr	r2, [r3, #4]
 8001e50:	461c      	mov	r4, r3
 8001e52:	f002 020c 	and.w	r2, r2, #12
 8001e56:	2a08      	cmp	r2, #8
 8001e58:	d03d      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x312>
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	4e27      	ldr	r6, [pc, #156]	; (8001efc <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e5e:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001e60:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e62:	d12b      	bne.n	8001ebc <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8001e64:	f7ff f844 	bl	8000ef0 <HAL_GetTick>
 8001e68:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e6a:	6823      	ldr	r3, [r4, #0]
 8001e6c:	0199      	lsls	r1, r3, #6
 8001e6e:	d41f      	bmi.n	8001eb0 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e70:	6a2b      	ldr	r3, [r5, #32]
 8001e72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e76:	d105      	bne.n	8001e84 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e78:	6862      	ldr	r2, [r4, #4]
 8001e7a:	68a9      	ldr	r1, [r5, #8]
 8001e7c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001e80:	430a      	orrs	r2, r1
 8001e82:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e84:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001e86:	6862      	ldr	r2, [r4, #4]
 8001e88:	430b      	orrs	r3, r1
 8001e8a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001e92:	2301      	movs	r3, #1
 8001e94:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001e96:	f7ff f82b 	bl	8000ef0 <HAL_GetTick>
 8001e9a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e9c:	6823      	ldr	r3, [r4, #0]
 8001e9e:	019a      	lsls	r2, r3, #6
 8001ea0:	f53f aea8 	bmi.w	8001bf4 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ea4:	f7ff f824 	bl	8000ef0 <HAL_GetTick>
 8001ea8:	1b40      	subs	r0, r0, r5
 8001eaa:	2802      	cmp	r0, #2
 8001eac:	d9f6      	bls.n	8001e9c <HAL_RCC_OscConfig+0x2d8>
 8001eae:	e6cb      	b.n	8001c48 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eb0:	f7ff f81e 	bl	8000ef0 <HAL_GetTick>
 8001eb4:	1bc0      	subs	r0, r0, r7
 8001eb6:	2802      	cmp	r0, #2
 8001eb8:	d9d7      	bls.n	8001e6a <HAL_RCC_OscConfig+0x2a6>
 8001eba:	e6c5      	b.n	8001c48 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001ebc:	f7ff f818 	bl	8000ef0 <HAL_GetTick>
 8001ec0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ec2:	6823      	ldr	r3, [r4, #0]
 8001ec4:	019b      	lsls	r3, r3, #6
 8001ec6:	f57f ae95 	bpl.w	8001bf4 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eca:	f7ff f811 	bl	8000ef0 <HAL_GetTick>
 8001ece:	1b40      	subs	r0, r0, r5
 8001ed0:	2802      	cmp	r0, #2
 8001ed2:	d9f6      	bls.n	8001ec2 <HAL_RCC_OscConfig+0x2fe>
 8001ed4:	e6b8      	b.n	8001c48 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ed6:	2801      	cmp	r0, #1
 8001ed8:	f43f aeb7 	beq.w	8001c4a <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8001edc:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ede:	6a2b      	ldr	r3, [r5, #32]
 8001ee0:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	f47f ae71 	bne.w	8001bcc <HAL_RCC_OscConfig+0x8>
 8001eea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001eec:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8001ef0:	1ac0      	subs	r0, r0, r3
 8001ef2:	bf18      	it	ne
 8001ef4:	2001      	movne	r0, #1
 8001ef6:	e6a8      	b.n	8001c4a <HAL_RCC_OscConfig+0x86>
 8001ef8:	40021000 	.word	0x40021000
 8001efc:	42420060 	.word	0x42420060

08001f00 <HAL_RCC_GetSysClockFreq>:
{
 8001f00:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001f02:	4b18      	ldr	r3, [pc, #96]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x64>)
{
 8001f04:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001f06:	ac02      	add	r4, sp, #8
 8001f08:	f103 0510 	add.w	r5, r3, #16
 8001f0c:	4622      	mov	r2, r4
 8001f0e:	6818      	ldr	r0, [r3, #0]
 8001f10:	6859      	ldr	r1, [r3, #4]
 8001f12:	3308      	adds	r3, #8
 8001f14:	c203      	stmia	r2!, {r0, r1}
 8001f16:	42ab      	cmp	r3, r5
 8001f18:	4614      	mov	r4, r2
 8001f1a:	d1f7      	bne.n	8001f0c <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001f1c:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 8001f20:	4911      	ldr	r1, [pc, #68]	; (8001f68 <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001f22:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8001f26:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001f28:	f003 020c 	and.w	r2, r3, #12
 8001f2c:	2a08      	cmp	r2, #8
 8001f2e:	d117      	bne.n	8001f60 <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f30:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001f34:	a806      	add	r0, sp, #24
 8001f36:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f38:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f3a:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f3e:	d50c      	bpl.n	8001f5a <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f40:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f42:	480a      	ldr	r0, [pc, #40]	; (8001f6c <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f44:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f48:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f4a:	aa06      	add	r2, sp, #24
 8001f4c:	4413      	add	r3, r2
 8001f4e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f52:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001f56:	b007      	add	sp, #28
 8001f58:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f5a:	4805      	ldr	r0, [pc, #20]	; (8001f70 <HAL_RCC_GetSysClockFreq+0x70>)
 8001f5c:	4350      	muls	r0, r2
 8001f5e:	e7fa      	b.n	8001f56 <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 8001f60:	4802      	ldr	r0, [pc, #8]	; (8001f6c <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 8001f62:	e7f8      	b.n	8001f56 <HAL_RCC_GetSysClockFreq+0x56>
 8001f64:	08009368 	.word	0x08009368
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	007a1200 	.word	0x007a1200
 8001f70:	003d0900 	.word	0x003d0900

08001f74 <HAL_RCC_ClockConfig>:
{
 8001f74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f78:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001f7a:	4604      	mov	r4, r0
 8001f7c:	b910      	cbnz	r0, 8001f84 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001f7e:	2001      	movs	r0, #1
}
 8001f80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f84:	4a44      	ldr	r2, [pc, #272]	; (8002098 <HAL_RCC_ClockConfig+0x124>)
 8001f86:	6813      	ldr	r3, [r2, #0]
 8001f88:	f003 0307 	and.w	r3, r3, #7
 8001f8c:	428b      	cmp	r3, r1
 8001f8e:	d328      	bcc.n	8001fe2 <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f90:	6821      	ldr	r1, [r4, #0]
 8001f92:	078e      	lsls	r6, r1, #30
 8001f94:	d430      	bmi.n	8001ff8 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f96:	07ca      	lsls	r2, r1, #31
 8001f98:	d443      	bmi.n	8002022 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f9a:	4a3f      	ldr	r2, [pc, #252]	; (8002098 <HAL_RCC_ClockConfig+0x124>)
 8001f9c:	6813      	ldr	r3, [r2, #0]
 8001f9e:	f003 0307 	and.w	r3, r3, #7
 8001fa2:	42ab      	cmp	r3, r5
 8001fa4:	d865      	bhi.n	8002072 <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fa6:	6822      	ldr	r2, [r4, #0]
 8001fa8:	4d3c      	ldr	r5, [pc, #240]	; (800209c <HAL_RCC_ClockConfig+0x128>)
 8001faa:	f012 0f04 	tst.w	r2, #4
 8001fae:	d16c      	bne.n	800208a <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fb0:	0713      	lsls	r3, r2, #28
 8001fb2:	d506      	bpl.n	8001fc2 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001fb4:	686b      	ldr	r3, [r5, #4]
 8001fb6:	6922      	ldr	r2, [r4, #16]
 8001fb8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001fbc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001fc0:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fc2:	f7ff ff9d 	bl	8001f00 <HAL_RCC_GetSysClockFreq>
 8001fc6:	686b      	ldr	r3, [r5, #4]
 8001fc8:	4a35      	ldr	r2, [pc, #212]	; (80020a0 <HAL_RCC_ClockConfig+0x12c>)
 8001fca:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001fce:	5cd3      	ldrb	r3, [r2, r3]
 8001fd0:	40d8      	lsrs	r0, r3
 8001fd2:	4b34      	ldr	r3, [pc, #208]	; (80020a4 <HAL_RCC_ClockConfig+0x130>)
 8001fd4:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001fd6:	4b34      	ldr	r3, [pc, #208]	; (80020a8 <HAL_RCC_ClockConfig+0x134>)
 8001fd8:	6818      	ldr	r0, [r3, #0]
 8001fda:	f7fe ff47 	bl	8000e6c <HAL_InitTick>
  return HAL_OK;
 8001fde:	2000      	movs	r0, #0
 8001fe0:	e7ce      	b.n	8001f80 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fe2:	6813      	ldr	r3, [r2, #0]
 8001fe4:	f023 0307 	bic.w	r3, r3, #7
 8001fe8:	430b      	orrs	r3, r1
 8001fea:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fec:	6813      	ldr	r3, [r2, #0]
 8001fee:	f003 0307 	and.w	r3, r3, #7
 8001ff2:	428b      	cmp	r3, r1
 8001ff4:	d1c3      	bne.n	8001f7e <HAL_RCC_ClockConfig+0xa>
 8001ff6:	e7cb      	b.n	8001f90 <HAL_RCC_ClockConfig+0x1c>
 8001ff8:	4b28      	ldr	r3, [pc, #160]	; (800209c <HAL_RCC_ClockConfig+0x128>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ffa:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ffe:	bf1e      	ittt	ne
 8002000:	685a      	ldrne	r2, [r3, #4]
 8002002:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8002006:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002008:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800200a:	bf42      	ittt	mi
 800200c:	685a      	ldrmi	r2, [r3, #4]
 800200e:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8002012:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002014:	685a      	ldr	r2, [r3, #4]
 8002016:	68a0      	ldr	r0, [r4, #8]
 8002018:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800201c:	4302      	orrs	r2, r0
 800201e:	605a      	str	r2, [r3, #4]
 8002020:	e7b9      	b.n	8001f96 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002022:	6862      	ldr	r2, [r4, #4]
 8002024:	4e1d      	ldr	r6, [pc, #116]	; (800209c <HAL_RCC_ClockConfig+0x128>)
 8002026:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002028:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800202a:	d11a      	bne.n	8002062 <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800202c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002030:	d0a5      	beq.n	8001f7e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002032:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002034:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002038:	f023 0303 	bic.w	r3, r3, #3
 800203c:	4313      	orrs	r3, r2
 800203e:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8002040:	f7fe ff56 	bl	8000ef0 <HAL_GetTick>
 8002044:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002046:	6873      	ldr	r3, [r6, #4]
 8002048:	6862      	ldr	r2, [r4, #4]
 800204a:	f003 030c 	and.w	r3, r3, #12
 800204e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002052:	d0a2      	beq.n	8001f9a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002054:	f7fe ff4c 	bl	8000ef0 <HAL_GetTick>
 8002058:	1bc0      	subs	r0, r0, r7
 800205a:	4540      	cmp	r0, r8
 800205c:	d9f3      	bls.n	8002046 <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 800205e:	2003      	movs	r0, #3
 8002060:	e78e      	b.n	8001f80 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002062:	2a02      	cmp	r2, #2
 8002064:	d102      	bne.n	800206c <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002066:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800206a:	e7e1      	b.n	8002030 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800206c:	f013 0f02 	tst.w	r3, #2
 8002070:	e7de      	b.n	8002030 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002072:	6813      	ldr	r3, [r2, #0]
 8002074:	f023 0307 	bic.w	r3, r3, #7
 8002078:	432b      	orrs	r3, r5
 800207a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800207c:	6813      	ldr	r3, [r2, #0]
 800207e:	f003 0307 	and.w	r3, r3, #7
 8002082:	42ab      	cmp	r3, r5
 8002084:	f47f af7b 	bne.w	8001f7e <HAL_RCC_ClockConfig+0xa>
 8002088:	e78d      	b.n	8001fa6 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800208a:	686b      	ldr	r3, [r5, #4]
 800208c:	68e1      	ldr	r1, [r4, #12]
 800208e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002092:	430b      	orrs	r3, r1
 8002094:	606b      	str	r3, [r5, #4]
 8002096:	e78b      	b.n	8001fb0 <HAL_RCC_ClockConfig+0x3c>
 8002098:	40022000 	.word	0x40022000
 800209c:	40021000 	.word	0x40021000
 80020a0:	0800b590 	.word	0x0800b590
 80020a4:	20000020 	.word	0x20000020
 80020a8:	20000004 	.word	0x20000004

080020ac <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80020ac:	4b04      	ldr	r3, [pc, #16]	; (80020c0 <HAL_RCC_GetPCLK1Freq+0x14>)
 80020ae:	4a05      	ldr	r2, [pc, #20]	; (80020c4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80020b6:	5cd3      	ldrb	r3, [r2, r3]
 80020b8:	4a03      	ldr	r2, [pc, #12]	; (80020c8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80020ba:	6810      	ldr	r0, [r2, #0]
}
 80020bc:	40d8      	lsrs	r0, r3
 80020be:	4770      	bx	lr
 80020c0:	40021000 	.word	0x40021000
 80020c4:	0800b5a0 	.word	0x0800b5a0
 80020c8:	20000020 	.word	0x20000020

080020cc <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80020cc:	4b04      	ldr	r3, [pc, #16]	; (80020e0 <HAL_RCC_GetPCLK2Freq+0x14>)
 80020ce:	4a05      	ldr	r2, [pc, #20]	; (80020e4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80020d6:	5cd3      	ldrb	r3, [r2, r3]
 80020d8:	4a03      	ldr	r2, [pc, #12]	; (80020e8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80020da:	6810      	ldr	r0, [r2, #0]
}
 80020dc:	40d8      	lsrs	r0, r3
 80020de:	4770      	bx	lr
 80020e0:	40021000 	.word	0x40021000
 80020e4:	0800b5a0 	.word	0x0800b5a0
 80020e8:	20000020 	.word	0x20000020

080020ec <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80020ec:	6803      	ldr	r3, [r0, #0]
{
 80020ee:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80020f2:	07d9      	lsls	r1, r3, #31
{
 80020f4:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80020f6:	d520      	bpl.n	800213a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020f8:	4c35      	ldr	r4, [pc, #212]	; (80021d0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80020fa:	69e3      	ldr	r3, [r4, #28]
 80020fc:	00da      	lsls	r2, r3, #3
 80020fe:	d432      	bmi.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8002100:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8002102:	69e3      	ldr	r3, [r4, #28]
 8002104:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002108:	61e3      	str	r3, [r4, #28]
 800210a:	69e3      	ldr	r3, [r4, #28]
 800210c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002110:	9301      	str	r3, [sp, #4]
 8002112:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002114:	4e2f      	ldr	r6, [pc, #188]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002116:	6833      	ldr	r3, [r6, #0]
 8002118:	05db      	lsls	r3, r3, #23
 800211a:	d526      	bpl.n	800216a <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800211c:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800211e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002122:	d136      	bne.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002124:	6a23      	ldr	r3, [r4, #32]
 8002126:	686a      	ldr	r2, [r5, #4]
 8002128:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800212c:	4313      	orrs	r3, r2
 800212e:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002130:	b11f      	cbz	r7, 800213a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002132:	69e3      	ldr	r3, [r4, #28]
 8002134:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002138:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800213a:	6828      	ldr	r0, [r5, #0]
 800213c:	0783      	lsls	r3, r0, #30
 800213e:	d506      	bpl.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002140:	4a23      	ldr	r2, [pc, #140]	; (80021d0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002142:	68a9      	ldr	r1, [r5, #8]
 8002144:	6853      	ldr	r3, [r2, #4]
 8002146:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800214a:	430b      	orrs	r3, r1
 800214c:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800214e:	f010 0010 	ands.w	r0, r0, #16
 8002152:	d01b      	beq.n	800218c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002154:	4a1e      	ldr	r2, [pc, #120]	; (80021d0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002156:	68e9      	ldr	r1, [r5, #12]
 8002158:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800215a:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800215c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002160:	430b      	orrs	r3, r1
 8002162:	6053      	str	r3, [r2, #4]
 8002164:	e012      	b.n	800218c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8002166:	2700      	movs	r7, #0
 8002168:	e7d4      	b.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800216a:	6833      	ldr	r3, [r6, #0]
 800216c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002170:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002172:	f7fe febd 	bl	8000ef0 <HAL_GetTick>
 8002176:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002178:	6833      	ldr	r3, [r6, #0]
 800217a:	05d8      	lsls	r0, r3, #23
 800217c:	d4ce      	bmi.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800217e:	f7fe feb7 	bl	8000ef0 <HAL_GetTick>
 8002182:	eba0 0008 	sub.w	r0, r0, r8
 8002186:	2864      	cmp	r0, #100	; 0x64
 8002188:	d9f6      	bls.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 800218a:	2003      	movs	r0, #3
}
 800218c:	b002      	add	sp, #8
 800218e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002192:	686a      	ldr	r2, [r5, #4]
 8002194:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002198:	429a      	cmp	r2, r3
 800219a:	d0c3      	beq.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 800219c:	2001      	movs	r0, #1
 800219e:	4a0e      	ldr	r2, [pc, #56]	; (80021d8 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80021a0:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80021a2:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80021a4:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80021a6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80021aa:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 80021ac:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80021ae:	07d9      	lsls	r1, r3, #31
 80021b0:	d5b8      	bpl.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 80021b2:	f7fe fe9d 	bl	8000ef0 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021b6:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80021ba:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021bc:	6a23      	ldr	r3, [r4, #32]
 80021be:	079a      	lsls	r2, r3, #30
 80021c0:	d4b0      	bmi.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021c2:	f7fe fe95 	bl	8000ef0 <HAL_GetTick>
 80021c6:	1b80      	subs	r0, r0, r6
 80021c8:	4540      	cmp	r0, r8
 80021ca:	d9f7      	bls.n	80021bc <HAL_RCCEx_PeriphCLKConfig+0xd0>
 80021cc:	e7dd      	b.n	800218a <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80021ce:	bf00      	nop
 80021d0:	40021000 	.word	0x40021000
 80021d4:	40007000 	.word	0x40007000
 80021d8:	42420440 	.word	0x42420440

080021dc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80021dc:	b570      	push	{r4, r5, r6, lr}
 80021de:	4604      	mov	r4, r0
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80021e0:	4b34      	ldr	r3, [pc, #208]	; (80022b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>)
{
 80021e2:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80021e4:	ad02      	add	r5, sp, #8
 80021e6:	f103 0610 	add.w	r6, r3, #16
 80021ea:	462a      	mov	r2, r5
 80021ec:	6818      	ldr	r0, [r3, #0]
 80021ee:	6859      	ldr	r1, [r3, #4]
 80021f0:	3308      	adds	r3, #8
 80021f2:	c203      	stmia	r2!, {r0, r1}
 80021f4:	42b3      	cmp	r3, r6
 80021f6:	4615      	mov	r5, r2
 80021f8:	d1f7      	bne.n	80021ea <HAL_RCCEx_GetPeriphCLKFreq+0xe>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80021fa:	f240 2301 	movw	r3, #513	; 0x201
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80021fe:	2c02      	cmp	r4, #2
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002200:	f8ad 3004 	strh.w	r3, [sp, #4]
  switch (PeriphClk)
 8002204:	d047      	beq.n	8002296 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8002206:	2c10      	cmp	r4, #16
 8002208:	d017      	beq.n	800223a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 800220a:	2c01      	cmp	r4, #1
 800220c:	d14f      	bne.n	80022ae <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800220e:	f240 3102 	movw	r1, #770	; 0x302
      temp_reg = RCC->BDCR;
 8002212:	4a29      	ldr	r2, [pc, #164]	; (80022b8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8002214:	6a13      	ldr	r3, [r2, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002216:	4019      	ands	r1, r3
 8002218:	f5b1 7f81 	cmp.w	r1, #258	; 0x102
 800221c:	d044      	beq.n	80022a8 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
      {
        frequency = LSE_VALUE;
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800221e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002222:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002226:	d12d      	bne.n	8002284 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
      {
        frequency = LSI_VALUE;
 8002228:	f649 4040 	movw	r0, #40000	; 0x9c40
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800222c:	6a53      	ldr	r3, [r2, #36]	; 0x24
        frequency = LSI_VALUE;
 800222e:	f013 0f02 	tst.w	r3, #2
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
      {
        frequency = HSE_VALUE / 128U;
 8002232:	bf08      	it	eq
 8002234:	2000      	moveq	r0, #0
    {
      break;
    }
  }
  return (frequency);
}
 8002236:	b006      	add	sp, #24
 8002238:	bd70      	pop	{r4, r5, r6, pc}
      temp_reg = RCC->CFGR;
 800223a:	4b1f      	ldr	r3, [pc, #124]	; (80022b8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 800223c:	6859      	ldr	r1, [r3, #4]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800223e:	6818      	ldr	r0, [r3, #0]
 8002240:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8002244:	d0f7      	beq.n	8002236 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002246:	f3c1 4283 	ubfx	r2, r1, #18, #4
 800224a:	a806      	add	r0, sp, #24
 800224c:	4402      	add	r2, r0
 800224e:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002252:	03ca      	lsls	r2, r1, #15
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002254:	bf41      	itttt	mi
 8002256:	685a      	ldrmi	r2, [r3, #4]
 8002258:	a906      	addmi	r1, sp, #24
 800225a:	f3c2 4240 	ubfxmi	r2, r2, #17, #1
 800225e:	1852      	addmi	r2, r2, r1
 8002260:	bf44      	itt	mi
 8002262:	f812 1c14 	ldrbmi.w	r1, [r2, #-20]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002266:	4a15      	ldrmi	r2, [pc, #84]	; (80022bc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002268:	685b      	ldr	r3, [r3, #4]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800226a:	bf4c      	ite	mi
 800226c:	fbb2 f2f1 	udivmi	r2, r2, r1
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002270:	4a13      	ldrpl	r2, [pc, #76]	; (80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002272:	025b      	lsls	r3, r3, #9
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002274:	fb02 f000 	mul.w	r0, r2, r0
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002278:	d4dd      	bmi.n	8002236 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          frequency = (pllclk * 2) / 3;
 800227a:	2303      	movs	r3, #3
 800227c:	0040      	lsls	r0, r0, #1
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800227e:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8002282:	e7d8      	b.n	8002236 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002284:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002288:	d111      	bne.n	80022ae <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 800228a:	6813      	ldr	r3, [r2, #0]
        frequency = HSE_VALUE / 128U;
 800228c:	f24f 4024 	movw	r0, #62500	; 0xf424
 8002290:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002294:	e7cd      	b.n	8002232 <HAL_RCCEx_GetPeriphCLKFreq+0x56>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002296:	f7ff ff19 	bl	80020cc <HAL_RCC_GetPCLK2Freq>
 800229a:	4b07      	ldr	r3, [pc, #28]	; (80022b8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f3c3 3381 	ubfx	r3, r3, #14, #2
 80022a2:	3301      	adds	r3, #1
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	e7ea      	b.n	800227e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
        frequency = LSE_VALUE;
 80022a8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80022ac:	e7c3      	b.n	8002236 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
  uint32_t temp_reg = 0U, frequency = 0U;
 80022ae:	2000      	movs	r0, #0
 80022b0:	e7c1      	b.n	8002236 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
 80022b2:	bf00      	nop
 80022b4:	08009378 	.word	0x08009378
 80022b8:	40021000 	.word	0x40021000
 80022bc:	007a1200 	.word	0x007a1200
 80022c0:	003d0900 	.word	0x003d0900

080022c4 <RTC_ReadTimeCounter>:
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
  uint32_t timecounter = 0U;

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80022c4:	6803      	ldr	r3, [r0, #0]
{
 80022c6:	b530      	push	{r4, r5, lr}
  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80022c8:	699a      	ldr	r2, [r3, #24]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 80022ca:	69d8      	ldr	r0, [r3, #28]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80022cc:	6999      	ldr	r1, [r3, #24]

  if (high1 != high2)
 80022ce:	b295      	uxth	r5, r2
 80022d0:	b28c      	uxth	r4, r1
 80022d2:	42a5      	cmp	r5, r4
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 80022d4:	bf17      	itett	ne
 80022d6:	69d8      	ldrne	r0, [r3, #28]
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 80022d8:	b280      	uxtheq	r0, r0
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 80022da:	b280      	uxthne	r0, r0
 80022dc:	ea40 4001 	orrne.w	r0, r0, r1, lsl #16
    timecounter = (((uint32_t) high1 << 16U) | low);
 80022e0:	bf08      	it	eq
 80022e2:	ea40 4002 	orreq.w	r0, r0, r2, lsl #16
  }

  return timecounter;
}
 80022e6:	bd30      	pop	{r4, r5, pc}

080022e8 <RTC_ReadAlarmCounter>:
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
  uint16_t high1 = 0U, low = 0U;

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80022e8:	6803      	ldr	r3, [r0, #0]
 80022ea:	6a18      	ldr	r0, [r3, #32]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80022ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24

  return (((uint32_t) high1 << 16U) | low);
 80022ee:	b29b      	uxth	r3, r3
}
 80022f0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80022f4:	4770      	bx	lr

080022f6 <RTC_ByteToBcd2>:
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 80022f6:	2300      	movs	r3, #0

  while (Value >= 10U)
 80022f8:	2809      	cmp	r0, #9
 80022fa:	d803      	bhi.n	8002304 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Value -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80022fc:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 8002300:	b2c0      	uxtb	r0, r0
 8002302:	4770      	bx	lr
    Value -= 10U;
 8002304:	380a      	subs	r0, #10
    bcdhigh++;
 8002306:	3301      	adds	r3, #1
    Value -= 10U;
 8002308:	b2c0      	uxtb	r0, r0
 800230a:	e7f5      	b.n	80022f8 <RTC_ByteToBcd2+0x2>

0800230c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800230c:	b530      	push	{r4, r5, lr}
 800230e:	2517      	movs	r5, #23
 8002310:	2309      	movs	r3, #9
 8002312:	434d      	muls	r5, r1
  uint32_t year = 0U, weekday = 0U;

  year = 2000U + nYear;

  if (nMonth < 3U)
 8002314:	2902      	cmp	r1, #2
  year = 2000U + nYear;
 8002316:	f500 64fa 	add.w	r4, r0, #2000	; 0x7d0
 800231a:	fbb5 f5f3 	udiv	r5, r5, r3
  if (nMonth < 3U)
 800231e:	d817      	bhi.n	8002350 <RTC_WeekDayNum+0x44>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8002320:	3204      	adds	r2, #4
 8002322:	f200 73cf 	addw	r3, r0, #1999	; 0x7cf
 8002326:	1910      	adds	r0, r2, r4
 8002328:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800232c:	fbb3 f2f2 	udiv	r2, r3, r2
 8002330:	4428      	add	r0, r5
 8002332:	eb00 0093 	add.w	r0, r0, r3, lsr #2
 8002336:	4410      	add	r0, r2
 8002338:	2264      	movs	r2, #100	; 0x64
 800233a:	fbb3 f3f2 	udiv	r3, r3, r2
 800233e:	1ac0      	subs	r0, r0, r3
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8002340:	2307      	movs	r3, #7
 8002342:	fbb0 f3f3 	udiv	r3, r0, r3
 8002346:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800234a:	1ac0      	subs	r0, r0, r3
  }

  return (uint8_t)weekday;
}
 800234c:	b2c0      	uxtb	r0, r0
 800234e:	bd30      	pop	{r4, r5, pc}
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8002350:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8002354:	1c90      	adds	r0, r2, #2
 8002356:	2264      	movs	r2, #100	; 0x64
 8002358:	4420      	add	r0, r4
 800235a:	fbb4 f3f3 	udiv	r3, r4, r3
 800235e:	4428      	add	r0, r5
 8002360:	eb00 0094 	add.w	r0, r0, r4, lsr #2
 8002364:	fbb4 f4f2 	udiv	r4, r4, r2
 8002368:	4418      	add	r0, r3
 800236a:	1b00      	subs	r0, r0, r4
 800236c:	e7e8      	b.n	8002340 <RTC_WeekDayNum+0x34>

0800236e <RTC_EnterInitMode>:
{
 800236e:	b538      	push	{r3, r4, r5, lr}
 8002370:	4604      	mov	r4, r0
  tickstart = HAL_GetTick();
 8002372:	f7fe fdbd 	bl	8000ef0 <HAL_GetTick>
 8002376:	4605      	mov	r5, r0
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002378:	6823      	ldr	r3, [r4, #0]
 800237a:	685a      	ldr	r2, [r3, #4]
 800237c:	0692      	lsls	r2, r2, #26
 800237e:	d505      	bpl.n	800238c <RTC_EnterInitMode+0x1e>
  return HAL_OK;
 8002380:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002382:	685a      	ldr	r2, [r3, #4]
 8002384:	f042 0210 	orr.w	r2, r2, #16
 8002388:	605a      	str	r2, [r3, #4]
}
 800238a:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800238c:	f7fe fdb0 	bl	8000ef0 <HAL_GetTick>
 8002390:	1b40      	subs	r0, r0, r5
 8002392:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002396:	d9ef      	bls.n	8002378 <RTC_EnterInitMode+0xa>
      return HAL_TIMEOUT;
 8002398:	2003      	movs	r0, #3
 800239a:	e7f6      	b.n	800238a <RTC_EnterInitMode+0x1c>

0800239c <RTC_ExitInitMode>:
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800239c:	6802      	ldr	r2, [r0, #0]
{
 800239e:	b538      	push	{r3, r4, r5, lr}
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80023a0:	6853      	ldr	r3, [r2, #4]
{
 80023a2:	4604      	mov	r4, r0
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80023a4:	f023 0310 	bic.w	r3, r3, #16
 80023a8:	6053      	str	r3, [r2, #4]
  tickstart = HAL_GetTick();
 80023aa:	f7fe fda1 	bl	8000ef0 <HAL_GetTick>
 80023ae:	4605      	mov	r5, r0
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80023b0:	6823      	ldr	r3, [r4, #0]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	069b      	lsls	r3, r3, #26
 80023b6:	d501      	bpl.n	80023bc <RTC_ExitInitMode+0x20>
  return HAL_OK;
 80023b8:	2000      	movs	r0, #0
}
 80023ba:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80023bc:	f7fe fd98 	bl	8000ef0 <HAL_GetTick>
 80023c0:	1b40      	subs	r0, r0, r5
 80023c2:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80023c6:	d9f3      	bls.n	80023b0 <RTC_ExitInitMode+0x14>
      return HAL_TIMEOUT;
 80023c8:	2003      	movs	r0, #3
 80023ca:	e7f6      	b.n	80023ba <RTC_ExitInitMode+0x1e>

080023cc <RTC_WriteTimeCounter>:
{
 80023cc:	b538      	push	{r3, r4, r5, lr}
 80023ce:	4605      	mov	r5, r0
 80023d0:	460c      	mov	r4, r1
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80023d2:	f7ff ffcc 	bl	800236e <RTC_EnterInitMode>
 80023d6:	b958      	cbnz	r0, 80023f0 <RTC_WriteTimeCounter+0x24>
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 80023d8:	682b      	ldr	r3, [r5, #0]
 80023da:	0c22      	lsrs	r2, r4, #16
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80023dc:	b2a4      	uxth	r4, r4
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 80023de:	619a      	str	r2, [r3, #24]
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80023e0:	4628      	mov	r0, r5
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80023e2:	61dc      	str	r4, [r3, #28]
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80023e4:	f7ff ffda 	bl	800239c <RTC_ExitInitMode>
    status = HAL_ERROR;
 80023e8:	3000      	adds	r0, #0
 80023ea:	bf18      	it	ne
 80023ec:	2001      	movne	r0, #1
}
 80023ee:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 80023f0:	2001      	movs	r0, #1
 80023f2:	e7fc      	b.n	80023ee <RTC_WriteTimeCounter+0x22>

080023f4 <RTC_WriteAlarmCounter>:
{
 80023f4:	b538      	push	{r3, r4, r5, lr}
 80023f6:	4605      	mov	r5, r0
 80023f8:	460c      	mov	r4, r1
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80023fa:	f7ff ffb8 	bl	800236e <RTC_EnterInitMode>
 80023fe:	b958      	cbnz	r0, 8002418 <RTC_WriteAlarmCounter+0x24>
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8002400:	682b      	ldr	r3, [r5, #0]
 8002402:	0c22      	lsrs	r2, r4, #16
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8002404:	b2a4      	uxth	r4, r4
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8002406:	621a      	str	r2, [r3, #32]
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002408:	4628      	mov	r0, r5
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800240a:	625c      	str	r4, [r3, #36]	; 0x24
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800240c:	f7ff ffc6 	bl	800239c <RTC_ExitInitMode>
    status = HAL_ERROR;
 8002410:	3000      	adds	r0, #0
 8002412:	bf18      	it	ne
 8002414:	2001      	movne	r0, #1
}
 8002416:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 8002418:	2001      	movs	r0, #1
 800241a:	e7fc      	b.n	8002416 <RTC_WriteAlarmCounter+0x22>

0800241c <HAL_RTC_GetTime>:
{
 800241c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002420:	460d      	mov	r5, r1
 8002422:	4690      	mov	r8, r2
  if ((hrtc == NULL) || (sTime == NULL))
 8002424:	4604      	mov	r4, r0
 8002426:	b910      	cbnz	r0, 800242e <HAL_RTC_GetTime+0x12>
    return HAL_ERROR;
 8002428:	2001      	movs	r0, #1
}
 800242a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((hrtc == NULL) || (sTime == NULL))
 800242e:	2900      	cmp	r1, #0
 8002430:	d0fa      	beq.n	8002428 <HAL_RTC_GetTime+0xc>
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8002432:	6803      	ldr	r3, [r0, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	075e      	lsls	r6, r3, #29
 8002438:	d4f6      	bmi.n	8002428 <HAL_RTC_GetTime+0xc>
  counter_time = RTC_ReadTimeCounter(hrtc);
 800243a:	f7ff ff43 	bl	80022c4 <RTC_ReadTimeCounter>
  hours = counter_time / 3600U;
 800243e:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8002442:	fbb0 f3f2 	udiv	r3, r0, r2
  counter_time = RTC_ReadTimeCounter(hrtc);
 8002446:	4607      	mov	r7, r0
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8002448:	fb02 0213 	mls	r2, r2, r3, r0
 800244c:	203c      	movs	r0, #60	; 0x3c
 800244e:	fbb2 f1f0 	udiv	r1, r2, r0
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8002452:	fb00 2211 	mls	r2, r0, r1, r2
  if (hours >= 24U)
 8002456:	2b17      	cmp	r3, #23
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8002458:	7069      	strb	r1, [r5, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 800245a:	70aa      	strb	r2, [r5, #2]
  if (hours >= 24U)
 800245c:	f240 808d 	bls.w	800257a <HAL_RTC_GetTime+0x15e>
    sTime->Hours = (hours % 24U);
 8002460:	2118      	movs	r1, #24
 8002462:	fbb3 f2f1 	udiv	r2, r3, r1
 8002466:	fb01 3312 	mls	r3, r1, r2, r3
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800246a:	4620      	mov	r0, r4
    sTime->Hours = (hours % 24U);
 800246c:	702b      	strb	r3, [r5, #0]
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800246e:	f7ff ff3b 	bl	80022e8 <RTC_ReadAlarmCounter>
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8002472:	1c41      	adds	r1, r0, #1
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8002474:	4606      	mov	r6, r0
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8002476:	d004      	beq.n	8002482 <HAL_RTC_GetTime+0x66>
 8002478:	4287      	cmp	r7, r0
      counter_alarm = RTC_ALARM_RESETVALUE;
 800247a:	bf2c      	ite	cs
 800247c:	f04f 36ff 	movcs.w	r6, #4294967295
      counter_alarm -= counter_time;
 8002480:	1bc6      	subcc	r6, r0, r7
 8002482:	4b40      	ldr	r3, [pc, #256]	; (8002584 <HAL_RTC_GetTime+0x168>)
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8002484:	4620      	mov	r0, r4
 8002486:	fbb7 f9f3 	udiv	r9, r7, r3
 800248a:	fb03 7919 	mls	r9, r3, r9, r7
 800248e:	4649      	mov	r1, r9
 8002490:	f7ff ff9c 	bl	80023cc <RTC_WriteTimeCounter>
 8002494:	2800      	cmp	r0, #0
 8002496:	d1c7      	bne.n	8002428 <HAL_RTC_GetTime+0xc>
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002498:	1c72      	adds	r2, r6, #1
 800249a:	d02e      	beq.n	80024fa <HAL_RTC_GetTime+0xde>
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800249c:	eb09 0106 	add.w	r1, r9, r6
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80024a0:	4620      	mov	r0, r4
 80024a2:	f7ff ffa7 	bl	80023f4 <RTC_WriteAlarmCounter>
 80024a6:	2800      	cmp	r0, #0
 80024a8:	d1be      	bne.n	8002428 <HAL_RTC_GetTime+0xc>
    days_elapsed = (hours / 24U);
 80024aa:	4b36      	ldr	r3, [pc, #216]	; (8002584 <HAL_RTC_GetTime+0x168>)
  for (loop = 0U; loop < DayElapsed; loop++)
 80024ac:	2600      	movs	r6, #0
    days_elapsed = (hours / 24U);
 80024ae:	fbb7 f7f3 	udiv	r7, r7, r3
  if ((nYear % 100U) != 0U)
 80024b2:	f04f 0c64 	mov.w	ip, #100	; 0x64
  if ((nYear % 400U) == 0U)
 80024b6:	f44f 7ec8 	mov.w	lr, #400	; 0x190
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 80024ba:	f240 29d5 	movw	r9, #725	; 0x2d5
  year = hrtc->DateToUpdate.Year;
 80024be:	7be0      	ldrb	r0, [r4, #15]
  month = hrtc->DateToUpdate.Month;
 80024c0:	7b61      	ldrb	r1, [r4, #13]
  day = hrtc->DateToUpdate.Date;
 80024c2:	7ba2      	ldrb	r2, [r4, #14]
  for (loop = 0U; loop < DayElapsed; loop++)
 80024c4:	42b7      	cmp	r7, r6
 80024c6:	d81a      	bhi.n	80024fe <HAL_RTC_GetTime+0xe2>
  hrtc->DateToUpdate.Month = month;
 80024c8:	b2c9      	uxtb	r1, r1
  hrtc->DateToUpdate.Date = day;
 80024ca:	b2d2      	uxtb	r2, r2
  hrtc->DateToUpdate.Year = year;
 80024cc:	73e0      	strb	r0, [r4, #15]
  hrtc->DateToUpdate.Month = month;
 80024ce:	7361      	strb	r1, [r4, #13]
  hrtc->DateToUpdate.Date = day;
 80024d0:	73a2      	strb	r2, [r4, #14]
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 80024d2:	f7ff ff1b 	bl	800230c <RTC_WeekDayNum>
 80024d6:	7320      	strb	r0, [r4, #12]
  if (Format != RTC_FORMAT_BIN)
 80024d8:	f1b8 0f00 	cmp.w	r8, #0
 80024dc:	d00b      	beq.n	80024f6 <HAL_RTC_GetTime+0xda>
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 80024de:	7828      	ldrb	r0, [r5, #0]
 80024e0:	f7ff ff09 	bl	80022f6 <RTC_ByteToBcd2>
 80024e4:	7028      	strb	r0, [r5, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 80024e6:	7868      	ldrb	r0, [r5, #1]
 80024e8:	f7ff ff05 	bl	80022f6 <RTC_ByteToBcd2>
 80024ec:	7068      	strb	r0, [r5, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 80024ee:	78a8      	ldrb	r0, [r5, #2]
 80024f0:	f7ff ff01 	bl	80022f6 <RTC_ByteToBcd2>
 80024f4:	70a8      	strb	r0, [r5, #2]
  return HAL_OK;
 80024f6:	2000      	movs	r0, #0
 80024f8:	e797      	b.n	800242a <HAL_RTC_GetTime+0xe>
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80024fa:	4631      	mov	r1, r6
 80024fc:	e7d0      	b.n	80024a0 <HAL_RTC_GetTime+0x84>
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 80024fe:	1e4b      	subs	r3, r1, #1
 8002500:	2b09      	cmp	r3, #9
 8002502:	d80e      	bhi.n	8002522 <HAL_RTC_GetTime+0x106>
 8002504:	fa29 f303 	lsr.w	r3, r9, r3
 8002508:	07db      	lsls	r3, r3, #31
 800250a:	d438      	bmi.n	800257e <HAL_RTC_GetTime+0x162>
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 800250c:	f021 0302 	bic.w	r3, r1, #2
 8002510:	2b04      	cmp	r3, #4
 8002512:	d001      	beq.n	8002518 <HAL_RTC_GetTime+0xfc>
 8002514:	2b09      	cmp	r3, #9
 8002516:	d10d      	bne.n	8002534 <HAL_RTC_GetTime+0x118>
      if (day < 30U)
 8002518:	2a1d      	cmp	r2, #29
      if (day < 31U)
 800251a:	d90f      	bls.n	800253c <HAL_RTC_GetTime+0x120>
        month++;
 800251c:	3101      	adds	r1, #1
        day = 1U;
 800251e:	2201      	movs	r2, #1
 8002520:	e006      	b.n	8002530 <HAL_RTC_GetTime+0x114>
        (month == 8U) || (month == 10U) || (month == 12U))
 8002522:	290c      	cmp	r1, #12
 8002524:	d1f2      	bne.n	800250c <HAL_RTC_GetTime+0xf0>
      if (day < 31U)
 8002526:	2a1e      	cmp	r2, #30
 8002528:	d908      	bls.n	800253c <HAL_RTC_GetTime+0x120>
          day = 1U;
 800252a:	2201      	movs	r2, #1
          month = 1U;
 800252c:	4611      	mov	r1, r2
          year++;
 800252e:	3001      	adds	r0, #1
  for (loop = 0U; loop < DayElapsed; loop++)
 8002530:	3601      	adds	r6, #1
 8002532:	e7c7      	b.n	80024c4 <HAL_RTC_GetTime+0xa8>
    else if (month == 2U)
 8002534:	2902      	cmp	r1, #2
 8002536:	d1fb      	bne.n	8002530 <HAL_RTC_GetTime+0x114>
      if (day < 28U)
 8002538:	2a1b      	cmp	r2, #27
 800253a:	d801      	bhi.n	8002540 <HAL_RTC_GetTime+0x124>
        day++;
 800253c:	3201      	adds	r2, #1
 800253e:	e7f7      	b.n	8002530 <HAL_RTC_GetTime+0x114>
      else if (day == 28U)
 8002540:	2a1c      	cmp	r2, #28
 8002542:	d113      	bne.n	800256c <HAL_RTC_GetTime+0x150>
        if (RTC_IsLeapYear(year))
 8002544:	b282      	uxth	r2, r0
  if ((nYear % 4U) != 0U)
 8002546:	0793      	lsls	r3, r2, #30
 8002548:	d112      	bne.n	8002570 <HAL_RTC_GetTime+0x154>
  if ((nYear % 100U) != 0U)
 800254a:	fbb2 f3fc 	udiv	r3, r2, ip
 800254e:	fb0c 2313 	mls	r3, ip, r3, r2
 8002552:	b29b      	uxth	r3, r3
 8002554:	b97b      	cbnz	r3, 8002576 <HAL_RTC_GetTime+0x15a>
  if ((nYear % 400U) == 0U)
 8002556:	fbb2 f3fe 	udiv	r3, r2, lr
 800255a:	fb0e 2313 	mls	r3, lr, r3, r2
 800255e:	b29b      	uxth	r3, r3
          day = 1U;
 8002560:	2b00      	cmp	r3, #0
 8002562:	bf0e      	itee	eq
 8002564:	221d      	moveq	r2, #29
 8002566:	2201      	movne	r2, #1
 8002568:	2103      	movne	r1, #3
 800256a:	e7e1      	b.n	8002530 <HAL_RTC_GetTime+0x114>
      else if (day == 29U)
 800256c:	2a1d      	cmp	r2, #29
 800256e:	d1df      	bne.n	8002530 <HAL_RTC_GetTime+0x114>
        day = 1U;
 8002570:	2201      	movs	r2, #1
        month++;
 8002572:	2103      	movs	r1, #3
 8002574:	e7dc      	b.n	8002530 <HAL_RTC_GetTime+0x114>
          day++;
 8002576:	221d      	movs	r2, #29
 8002578:	e7da      	b.n	8002530 <HAL_RTC_GetTime+0x114>
    sTime->Hours = hours;
 800257a:	702b      	strb	r3, [r5, #0]
 800257c:	e7ac      	b.n	80024d8 <HAL_RTC_GetTime+0xbc>
      if (day < 31U)
 800257e:	2a1e      	cmp	r2, #30
 8002580:	e7cb      	b.n	800251a <HAL_RTC_GetTime+0xfe>
 8002582:	bf00      	nop
 8002584:	00015180 	.word	0x00015180

08002588 <HAL_RTC_GetDate>:
{
 8002588:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800258a:	4617      	mov	r7, r2
  RTC_TimeTypeDef stime = {0U};
 800258c:	2200      	movs	r2, #0
{
 800258e:	460c      	mov	r4, r1
  RTC_TimeTypeDef stime = {0U};
 8002590:	f8ad 2004 	strh.w	r2, [sp, #4]
 8002594:	f88d 2006 	strb.w	r2, [sp, #6]
  if ((hrtc == NULL) || (sDate == NULL))
 8002598:	4605      	mov	r5, r0
 800259a:	b918      	cbnz	r0, 80025a4 <HAL_RTC_GetDate+0x1c>
    return HAL_ERROR;
 800259c:	2201      	movs	r2, #1
}
 800259e:	4610      	mov	r0, r2
 80025a0:	b003      	add	sp, #12
 80025a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((hrtc == NULL) || (sDate == NULL))
 80025a4:	2900      	cmp	r1, #0
 80025a6:	d0f9      	beq.n	800259c <HAL_RTC_GetDate+0x14>
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 80025a8:	a901      	add	r1, sp, #4
 80025aa:	f7ff ff37 	bl	800241c <HAL_RTC_GetTime>
 80025ae:	4602      	mov	r2, r0
 80025b0:	2800      	cmp	r0, #0
 80025b2:	d1f3      	bne.n	800259c <HAL_RTC_GetDate+0x14>
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 80025b4:	7b2b      	ldrb	r3, [r5, #12]
 80025b6:	7023      	strb	r3, [r4, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 80025b8:	7be8      	ldrb	r0, [r5, #15]
 80025ba:	70e0      	strb	r0, [r4, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 80025bc:	7b6e      	ldrb	r6, [r5, #13]
 80025be:	7066      	strb	r6, [r4, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 80025c0:	7ba9      	ldrb	r1, [r5, #14]
 80025c2:	70a1      	strb	r1, [r4, #2]
  if (Format != RTC_FORMAT_BIN)
 80025c4:	2f00      	cmp	r7, #0
 80025c6:	d0ea      	beq.n	800259e <HAL_RTC_GetDate+0x16>
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 80025c8:	f7ff fe95 	bl	80022f6 <RTC_ByteToBcd2>
 80025cc:	70e0      	strb	r0, [r4, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 80025ce:	4630      	mov	r0, r6
 80025d0:	f7ff fe91 	bl	80022f6 <RTC_ByteToBcd2>
 80025d4:	7060      	strb	r0, [r4, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 80025d6:	4608      	mov	r0, r1
 80025d8:	f7ff fe8d 	bl	80022f6 <RTC_ByteToBcd2>
 80025dc:	70a0      	strb	r0, [r4, #2]
 80025de:	e7de      	b.n	800259e <HAL_RTC_GetDate+0x16>

080025e0 <HAL_RTC_WaitForSynchro>:
{
 80025e0:	b538      	push	{r3, r4, r5, lr}
  if (hrtc == NULL)
 80025e2:	4604      	mov	r4, r0
 80025e4:	b1a8      	cbz	r0, 8002612 <HAL_RTC_WaitForSynchro+0x32>
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80025e6:	6802      	ldr	r2, [r0, #0]
 80025e8:	6853      	ldr	r3, [r2, #4]
 80025ea:	f023 0308 	bic.w	r3, r3, #8
 80025ee:	6053      	str	r3, [r2, #4]
  tickstart = HAL_GetTick();
 80025f0:	f7fe fc7e 	bl	8000ef0 <HAL_GetTick>
 80025f4:	4605      	mov	r5, r0
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80025f6:	6823      	ldr	r3, [r4, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	071b      	lsls	r3, r3, #28
 80025fc:	d501      	bpl.n	8002602 <HAL_RTC_WaitForSynchro+0x22>
  return HAL_OK;
 80025fe:	2000      	movs	r0, #0
}
 8002600:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002602:	f7fe fc75 	bl	8000ef0 <HAL_GetTick>
 8002606:	1b40      	subs	r0, r0, r5
 8002608:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800260c:	d9f3      	bls.n	80025f6 <HAL_RTC_WaitForSynchro+0x16>
      return HAL_TIMEOUT;
 800260e:	2003      	movs	r0, #3
 8002610:	e7f6      	b.n	8002600 <HAL_RTC_WaitForSynchro+0x20>
    return HAL_ERROR;
 8002612:	2001      	movs	r0, #1
 8002614:	e7f4      	b.n	8002600 <HAL_RTC_WaitForSynchro+0x20>
	...

08002618 <HAL_RTC_Init>:
{
 8002618:	b510      	push	{r4, lr}
  if (hrtc == NULL)
 800261a:	4604      	mov	r4, r0
 800261c:	b170      	cbz	r0, 800263c <HAL_RTC_Init+0x24>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800261e:	7c43      	ldrb	r3, [r0, #17]
 8002620:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002624:	b913      	cbnz	r3, 800262c <HAL_RTC_Init+0x14>
    hrtc->Lock = HAL_UNLOCKED;
 8002626:	7402      	strb	r2, [r0, #16]
    HAL_RTC_MspInit(hrtc);
 8002628:	f001 f932 	bl	8003890 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 800262c:	2302      	movs	r3, #2
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800262e:	4620      	mov	r0, r4
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002630:	7463      	strb	r3, [r4, #17]
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002632:	f7ff ffd5 	bl	80025e0 <HAL_RTC_WaitForSynchro>
 8002636:	b118      	cbz	r0, 8002640 <HAL_RTC_Init+0x28>
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002638:	2304      	movs	r3, #4
 800263a:	7463      	strb	r3, [r4, #17]
    return HAL_ERROR;
 800263c:	2001      	movs	r0, #1
 800263e:	e037      	b.n	80026b0 <HAL_RTC_Init+0x98>
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002640:	4620      	mov	r0, r4
 8002642:	f7ff fe94 	bl	800236e <RTC_EnterInitMode>
 8002646:	2800      	cmp	r0, #0
 8002648:	d1f6      	bne.n	8002638 <HAL_RTC_Init+0x20>
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800264a:	6822      	ldr	r2, [r4, #0]
    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800264c:	68a0      	ldr	r0, [r4, #8]
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800264e:	6853      	ldr	r3, [r2, #4]
 8002650:	f023 0307 	bic.w	r3, r3, #7
 8002654:	6053      	str	r3, [r2, #4]
 8002656:	4a17      	ldr	r2, [pc, #92]	; (80026b4 <HAL_RTC_Init+0x9c>)
    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8002658:	b118      	cbz	r0, 8002662 <HAL_RTC_Init+0x4a>
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800265a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800265c:	f021 0101 	bic.w	r1, r1, #1
 8002660:	6311      	str	r1, [r2, #48]	; 0x30
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8002662:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002664:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 8002668:	4303      	orrs	r3, r0
 800266a:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800266c:	6860      	ldr	r0, [r4, #4]
 800266e:	1c43      	adds	r3, r0, #1
 8002670:	d105      	bne.n	800267e <HAL_RTC_Init+0x66>
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8002672:	2001      	movs	r0, #1
 8002674:	f7ff fdb2 	bl	80021dc <HAL_RCCEx_GetPeriphCLKFreq>
      if (prescaler == 0U)
 8002678:	2800      	cmp	r0, #0
 800267a:	d0dd      	beq.n	8002638 <HAL_RTC_Init+0x20>
        prescaler = prescaler - 1U;
 800267c:	3801      	subs	r0, #1
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 800267e:	6822      	ldr	r2, [r4, #0]
 8002680:	6893      	ldr	r3, [r2, #8]
 8002682:	f023 030f 	bic.w	r3, r3, #15
 8002686:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
 800268a:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 800268c:	68d3      	ldr	r3, [r2, #12]
 800268e:	b280      	uxth	r0, r0
 8002690:	0c1b      	lsrs	r3, r3, #16
 8002692:	041b      	lsls	r3, r3, #16
 8002694:	4318      	orrs	r0, r3
 8002696:	60d0      	str	r0, [r2, #12]
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002698:	4620      	mov	r0, r4
 800269a:	f7ff fe7f 	bl	800239c <RTC_ExitInitMode>
 800269e:	2301      	movs	r3, #1
 80026a0:	b110      	cbz	r0, 80026a8 <HAL_RTC_Init+0x90>
      hrtc->State = HAL_RTC_STATE_ERROR;
 80026a2:	2204      	movs	r2, #4
 80026a4:	7462      	strb	r2, [r4, #17]
 80026a6:	e7c9      	b.n	800263c <HAL_RTC_Init+0x24>
    hrtc->DateToUpdate.Year = 0x00U;
 80026a8:	73e0      	strb	r0, [r4, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80026aa:	7363      	strb	r3, [r4, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80026ac:	73a3      	strb	r3, [r4, #14]
    hrtc->State = HAL_RTC_STATE_READY;
 80026ae:	7463      	strb	r3, [r4, #17]
}
 80026b0:	bd10      	pop	{r4, pc}
 80026b2:	bf00      	nop
 80026b4:	40006c00 	.word	0x40006c00

080026b8 <SPI_WaitFlagStateUntilTimeout.constprop.6>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80026b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026ba:	4604      	mov	r4, r0
 80026bc:	460e      	mov	r6, r1
 80026be:	4615      	mov	r5, r2
 80026c0:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80026c2:	6821      	ldr	r1, [r4, #0]
 80026c4:	688a      	ldr	r2, [r1, #8]
 80026c6:	ea36 0302 	bics.w	r3, r6, r2
 80026ca:	d001      	beq.n	80026d0 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80026cc:	2000      	movs	r0, #0
 80026ce:	e02d      	b.n	800272c <SPI_WaitFlagStateUntilTimeout.constprop.6+0x74>
    if (Timeout != HAL_MAX_DELAY)
 80026d0:	1c6b      	adds	r3, r5, #1
 80026d2:	d0f7      	beq.n	80026c4 <SPI_WaitFlagStateUntilTimeout.constprop.6+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80026d4:	f7fe fc0c 	bl	8000ef0 <HAL_GetTick>
 80026d8:	1bc0      	subs	r0, r0, r7
 80026da:	4285      	cmp	r5, r0
 80026dc:	d8f1      	bhi.n	80026c2 <SPI_WaitFlagStateUntilTimeout.constprop.6+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80026de:	6823      	ldr	r3, [r4, #0]
 80026e0:	685a      	ldr	r2, [r3, #4]
 80026e2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80026e6:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026e8:	6862      	ldr	r2, [r4, #4]
 80026ea:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80026ee:	d10a      	bne.n	8002706 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x4e>
 80026f0:	68a2      	ldr	r2, [r4, #8]
 80026f2:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80026f6:	d002      	beq.n	80026fe <SPI_WaitFlagStateUntilTimeout.constprop.6+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80026f8:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80026fc:	d103      	bne.n	8002706 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x4e>
          __HAL_SPI_DISABLE(hspi);
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002704:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002706:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002708:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800270c:	d107      	bne.n	800271e <SPI_WaitFlagStateUntilTimeout.constprop.6+0x66>
          SPI_RESET_CRC(hspi);
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800271c:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800271e:	2301      	movs	r3, #1
 8002720:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8002724:	2300      	movs	r3, #0
 8002726:	2003      	movs	r0, #3
 8002728:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800272c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800272e <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800272e:	b510      	push	{r4, lr}
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002730:	4613      	mov	r3, r2
 8002732:	460a      	mov	r2, r1
 8002734:	2180      	movs	r1, #128	; 0x80
{
 8002736:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002738:	f7ff ffbe 	bl	80026b8 <SPI_WaitFlagStateUntilTimeout.constprop.6>
 800273c:	b120      	cbz	r0, 8002748 <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 800273e:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002740:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002742:	f043 0320 	orr.w	r3, r3, #32
 8002746:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 8002748:	bd10      	pop	{r4, pc}

0800274a <HAL_SPI_Init>:
{
 800274a:	b510      	push	{r4, lr}
  if (hspi == NULL)
 800274c:	4604      	mov	r4, r0
 800274e:	2800      	cmp	r0, #0
 8002750:	d034      	beq.n	80027bc <HAL_SPI_Init+0x72>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002752:	2300      	movs	r3, #0
 8002754:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002756:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 800275a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800275e:	b91b      	cbnz	r3, 8002768 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8002760:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8002764:	f001 f8d4 	bl	8003910 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8002768:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 800276a:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 800276c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8002770:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002772:	69a1      	ldr	r1, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 8002774:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002778:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800277a:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 800277e:	4303      	orrs	r3, r0
 8002780:	68e0      	ldr	r0, [r4, #12]
 8002782:	4303      	orrs	r3, r0
 8002784:	6920      	ldr	r0, [r4, #16]
 8002786:	4303      	orrs	r3, r0
 8002788:	6960      	ldr	r0, [r4, #20]
 800278a:	4303      	orrs	r3, r0
 800278c:	69e0      	ldr	r0, [r4, #28]
 800278e:	4303      	orrs	r3, r0
 8002790:	6a20      	ldr	r0, [r4, #32]
 8002792:	4303      	orrs	r3, r0
 8002794:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002796:	4303      	orrs	r3, r0
 8002798:	f401 7000 	and.w	r0, r1, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800279c:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800279e:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80027a0:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80027a4:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80027a6:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80027a8:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80027aa:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80027ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80027b0:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 80027b2:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80027b4:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80027b6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 80027ba:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80027bc:	2001      	movs	r0, #1
 80027be:	e7fc      	b.n	80027ba <HAL_SPI_Init+0x70>

080027c0 <HAL_SPI_Transmit>:
{
 80027c0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80027c4:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 80027c6:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 80027ca:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 80027cc:	2b01      	cmp	r3, #1
{
 80027ce:	460d      	mov	r5, r1
 80027d0:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 80027d2:	f000 809c 	beq.w	800290e <HAL_SPI_Transmit+0x14e>
 80027d6:	2301      	movs	r3, #1
 80027d8:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80027dc:	f7fe fb88 	bl	8000ef0 <HAL_GetTick>
 80027e0:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80027e2:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80027e6:	b2c0      	uxtb	r0, r0
 80027e8:	2801      	cmp	r0, #1
 80027ea:	f040 808e 	bne.w	800290a <HAL_SPI_Transmit+0x14a>
  if ((pData == NULL) || (Size == 0U))
 80027ee:	2d00      	cmp	r5, #0
 80027f0:	d05e      	beq.n	80028b0 <HAL_SPI_Transmit+0xf0>
 80027f2:	f1b8 0f00 	cmp.w	r8, #0
 80027f6:	d05b      	beq.n	80028b0 <HAL_SPI_Transmit+0xf0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80027f8:	2303      	movs	r3, #3
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80027fa:	2000      	movs	r0, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80027fc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002800:	68a3      	ldr	r3, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002802:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002804:	63a0      	str	r0, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002806:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 800280a:	87a0      	strh	r0, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800280c:	87e0      	strh	r0, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800280e:	e9c4 0010 	strd	r0, r0, [r4, #64]	; 0x40
 8002812:	6820      	ldr	r0, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002814:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8002818:	bf08      	it	eq
 800281a:	6803      	ldreq	r3, [r0, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800281c:	6325      	str	r5, [r4, #48]	; 0x30
    SPI_1LINE_TX(hspi);
 800281e:	bf08      	it	eq
 8002820:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  hspi->TxXferSize  = Size;
 8002824:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8002828:	bf08      	it	eq
 800282a:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800282c:	6803      	ldr	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800282e:	68e2      	ldr	r2, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002830:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8002832:	bf5e      	ittt	pl
 8002834:	6803      	ldrpl	r3, [r0, #0]
 8002836:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 800283a:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800283c:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8002840:	6863      	ldr	r3, [r4, #4]
 8002842:	d13e      	bne.n	80028c2 <HAL_SPI_Transmit+0x102>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002844:	b113      	cbz	r3, 800284c <HAL_SPI_Transmit+0x8c>
 8002846:	f1b8 0f01 	cmp.w	r8, #1
 800284a:	d107      	bne.n	800285c <HAL_SPI_Transmit+0x9c>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800284c:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002850:	60c3      	str	r3, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002852:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002854:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002856:	3b01      	subs	r3, #1
 8002858:	b29b      	uxth	r3, r3
 800285a:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 800285c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800285e:	b29b      	uxth	r3, r3
 8002860:	b9a3      	cbnz	r3, 800288c <HAL_SPI_Transmit+0xcc>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002862:	463a      	mov	r2, r7
 8002864:	4631      	mov	r1, r6
 8002866:	4620      	mov	r0, r4
 8002868:	f7ff ff61 	bl	800272e <SPI_EndRxTxTransaction>
 800286c:	2800      	cmp	r0, #0
 800286e:	d149      	bne.n	8002904 <HAL_SPI_Transmit+0x144>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002870:	68a3      	ldr	r3, [r4, #8]
 8002872:	b933      	cbnz	r3, 8002882 <HAL_SPI_Transmit+0xc2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002874:	9301      	str	r3, [sp, #4]
 8002876:	6823      	ldr	r3, [r4, #0]
 8002878:	68da      	ldr	r2, [r3, #12]
 800287a:	9201      	str	r2, [sp, #4]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	9301      	str	r3, [sp, #4]
 8002880:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002882:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8002884:	3000      	adds	r0, #0
 8002886:	bf18      	it	ne
 8002888:	2001      	movne	r0, #1
error:
 800288a:	e011      	b.n	80028b0 <HAL_SPI_Transmit+0xf0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800288c:	6822      	ldr	r2, [r4, #0]
 800288e:	6893      	ldr	r3, [r2, #8]
 8002890:	0798      	lsls	r0, r3, #30
 8002892:	d505      	bpl.n	80028a0 <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002894:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002896:	f833 1b02 	ldrh.w	r1, [r3], #2
 800289a:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800289c:	6323      	str	r3, [r4, #48]	; 0x30
 800289e:	e7d9      	b.n	8002854 <HAL_SPI_Transmit+0x94>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80028a0:	f7fe fb26 	bl	8000ef0 <HAL_GetTick>
 80028a4:	1bc0      	subs	r0, r0, r7
 80028a6:	42b0      	cmp	r0, r6
 80028a8:	d3d8      	bcc.n	800285c <HAL_SPI_Transmit+0x9c>
 80028aa:	1c71      	adds	r1, r6, #1
 80028ac:	d0d6      	beq.n	800285c <HAL_SPI_Transmit+0x9c>
          errorcode = HAL_TIMEOUT;
 80028ae:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80028b0:	2301      	movs	r3, #1
 80028b2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80028b6:	2300      	movs	r3, #0
 80028b8:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80028bc:	b002      	add	sp, #8
 80028be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80028c2:	b113      	cbz	r3, 80028ca <HAL_SPI_Transmit+0x10a>
 80028c4:	f1b8 0f01 	cmp.w	r8, #1
 80028c8:	d108      	bne.n	80028dc <HAL_SPI_Transmit+0x11c>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80028ca:	782b      	ldrb	r3, [r5, #0]
 80028cc:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80028ce:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80028d0:	3301      	adds	r3, #1
 80028d2:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80028d4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80028d6:	3b01      	subs	r3, #1
 80028d8:	b29b      	uxth	r3, r3
 80028da:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80028dc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80028de:	b29b      	uxth	r3, r3
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d0be      	beq.n	8002862 <HAL_SPI_Transmit+0xa2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80028e4:	6823      	ldr	r3, [r4, #0]
 80028e6:	689a      	ldr	r2, [r3, #8]
 80028e8:	0792      	lsls	r2, r2, #30
 80028ea:	d503      	bpl.n	80028f4 <HAL_SPI_Transmit+0x134>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80028ec:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80028ee:	7812      	ldrb	r2, [r2, #0]
 80028f0:	731a      	strb	r2, [r3, #12]
 80028f2:	e7ec      	b.n	80028ce <HAL_SPI_Transmit+0x10e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80028f4:	f7fe fafc 	bl	8000ef0 <HAL_GetTick>
 80028f8:	1bc0      	subs	r0, r0, r7
 80028fa:	42b0      	cmp	r0, r6
 80028fc:	d3ee      	bcc.n	80028dc <HAL_SPI_Transmit+0x11c>
 80028fe:	1c73      	adds	r3, r6, #1
 8002900:	d0ec      	beq.n	80028dc <HAL_SPI_Transmit+0x11c>
 8002902:	e7d4      	b.n	80028ae <HAL_SPI_Transmit+0xee>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002904:	2320      	movs	r3, #32
 8002906:	6563      	str	r3, [r4, #84]	; 0x54
 8002908:	e7b2      	b.n	8002870 <HAL_SPI_Transmit+0xb0>
    errorcode = HAL_BUSY;
 800290a:	2002      	movs	r0, #2
 800290c:	e7d0      	b.n	80028b0 <HAL_SPI_Transmit+0xf0>
  __HAL_LOCK(hspi);
 800290e:	2002      	movs	r0, #2
 8002910:	e7d4      	b.n	80028bc <HAL_SPI_Transmit+0xfc>

08002912 <HAL_SPI_TransmitReceive>:
{
 8002912:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002916:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8002918:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 800291c:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 800291e:	2b01      	cmp	r3, #1
{
 8002920:	460d      	mov	r5, r1
 8002922:	4691      	mov	r9, r2
 8002924:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 8002926:	f000 80e2 	beq.w	8002aee <HAL_SPI_TransmitReceive+0x1dc>
 800292a:	2301      	movs	r3, #1
 800292c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8002930:	f7fe fade 	bl	8000ef0 <HAL_GetTick>
  tmp_state           = hspi->State;
 8002934:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 8002938:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 800293a:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800293c:	2b01      	cmp	r3, #1
  tmp_mode            = hspi->Init.Mode;
 800293e:	6861      	ldr	r1, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002940:	d00a      	beq.n	8002958 <HAL_SPI_TransmitReceive+0x46>
 8002942:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8002946:	f040 80d0 	bne.w	8002aea <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800294a:	68a0      	ldr	r0, [r4, #8]
 800294c:	2800      	cmp	r0, #0
 800294e:	f040 80cc 	bne.w	8002aea <HAL_SPI_TransmitReceive+0x1d8>
 8002952:	2b04      	cmp	r3, #4
 8002954:	f040 80c9 	bne.w	8002aea <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002958:	2d00      	cmp	r5, #0
 800295a:	f000 80c4 	beq.w	8002ae6 <HAL_SPI_TransmitReceive+0x1d4>
 800295e:	f1b9 0f00 	cmp.w	r9, #0
 8002962:	f000 80c0 	beq.w	8002ae6 <HAL_SPI_TransmitReceive+0x1d4>
 8002966:	2e00      	cmp	r6, #0
 8002968:	f000 80bd 	beq.w	8002ae6 <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800296c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002970:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002974:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002976:	bf1c      	itt	ne
 8002978:	2305      	movne	r3, #5
 800297a:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800297e:	2300      	movs	r3, #0
 8002980:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxISR       = NULL;
 8002982:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002986:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8002988:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 800298a:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800298c:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 800298e:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002990:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8002992:	bf58      	it	pl
 8002994:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002996:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8002998:	bf58      	it	pl
 800299a:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 800299e:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 80029a0:	bf58      	it	pl
 80029a2:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80029a4:	68e2      	ldr	r2, [r4, #12]
 80029a6:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80029aa:	d158      	bne.n	8002a5e <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029ac:	b109      	cbz	r1, 80029b2 <HAL_SPI_TransmitReceive+0xa0>
 80029ae:	2e01      	cmp	r6, #1
 80029b0:	d107      	bne.n	80029c2 <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80029b2:	f835 2b02 	ldrh.w	r2, [r5], #2
 80029b6:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80029b8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80029ba:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80029bc:	3b01      	subs	r3, #1
 80029be:	b29b      	uxth	r3, r3
 80029c0:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80029c2:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80029c4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80029c6:	b29b      	uxth	r3, r3
 80029c8:	b9ab      	cbnz	r3, 80029f6 <HAL_SPI_TransmitReceive+0xe4>
 80029ca:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	b993      	cbnz	r3, 80029f6 <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80029d0:	4642      	mov	r2, r8
 80029d2:	4639      	mov	r1, r7
 80029d4:	4620      	mov	r0, r4
 80029d6:	f7ff feaa 	bl	800272e <SPI_EndRxTxTransaction>
 80029da:	2800      	cmp	r0, #0
 80029dc:	f040 8081 	bne.w	8002ae2 <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80029e0:	68a3      	ldr	r3, [r4, #8]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d132      	bne.n	8002a4c <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80029e6:	6823      	ldr	r3, [r4, #0]
 80029e8:	9001      	str	r0, [sp, #4]
 80029ea:	68da      	ldr	r2, [r3, #12]
 80029ec:	9201      	str	r2, [sp, #4]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	9301      	str	r3, [sp, #4]
 80029f2:	9b01      	ldr	r3, [sp, #4]
 80029f4:	e02a      	b.n	8002a4c <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80029f6:	6822      	ldr	r2, [r4, #0]
 80029f8:	6893      	ldr	r3, [r2, #8]
 80029fa:	0799      	lsls	r1, r3, #30
 80029fc:	d50d      	bpl.n	8002a1a <HAL_SPI_TransmitReceive+0x108>
 80029fe:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	b153      	cbz	r3, 8002a1a <HAL_SPI_TransmitReceive+0x108>
 8002a04:	b14d      	cbz	r5, 8002a1a <HAL_SPI_TransmitReceive+0x108>
        txallowed = 0U;
 8002a06:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a08:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002a0a:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002a0e:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a10:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002a12:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002a14:	3b01      	subs	r3, #1
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002a1a:	6893      	ldr	r3, [r2, #8]
 8002a1c:	07db      	lsls	r3, r3, #31
 8002a1e:	d50c      	bpl.n	8002a3a <HAL_SPI_TransmitReceive+0x128>
 8002a20:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002a22:	b29b      	uxth	r3, r3
 8002a24:	b14b      	cbz	r3, 8002a3a <HAL_SPI_TransmitReceive+0x128>
        txallowed = 1U;
 8002a26:	2501      	movs	r5, #1
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002a28:	68d2      	ldr	r2, [r2, #12]
 8002a2a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002a2c:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002a30:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002a32:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002a34:	3b01      	subs	r3, #1
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002a3a:	f7fe fa59 	bl	8000ef0 <HAL_GetTick>
 8002a3e:	eba0 0008 	sub.w	r0, r0, r8
 8002a42:	4287      	cmp	r7, r0
 8002a44:	d8be      	bhi.n	80029c4 <HAL_SPI_TransmitReceive+0xb2>
 8002a46:	1c7e      	adds	r6, r7, #1
 8002a48:	d0bc      	beq.n	80029c4 <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 8002a4a:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002a52:	2300      	movs	r3, #0
 8002a54:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8002a58:	b003      	add	sp, #12
 8002a5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a5e:	b109      	cbz	r1, 8002a64 <HAL_SPI_TransmitReceive+0x152>
 8002a60:	2e01      	cmp	r6, #1
 8002a62:	d108      	bne.n	8002a76 <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002a64:	782a      	ldrb	r2, [r5, #0]
 8002a66:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a68:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002a6e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002a70:	3b01      	subs	r3, #1
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8002a76:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a78:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	b91b      	cbnz	r3, 8002a86 <HAL_SPI_TransmitReceive+0x174>
 8002a7e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d0a4      	beq.n	80029d0 <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002a86:	6822      	ldr	r2, [r4, #0]
 8002a88:	6893      	ldr	r3, [r2, #8]
 8002a8a:	0798      	lsls	r0, r3, #30
 8002a8c:	d50e      	bpl.n	8002aac <HAL_SPI_TransmitReceive+0x19a>
 8002a8e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002a90:	b29b      	uxth	r3, r3
 8002a92:	b15b      	cbz	r3, 8002aac <HAL_SPI_TransmitReceive+0x19a>
 8002a94:	b155      	cbz	r5, 8002aac <HAL_SPI_TransmitReceive+0x19a>
        txallowed = 0U;
 8002a96:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002a98:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002a9a:	781b      	ldrb	r3, [r3, #0]
 8002a9c:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 8002a9e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002aa0:	3301      	adds	r3, #1
 8002aa2:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002aa4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	b29b      	uxth	r3, r3
 8002aaa:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002aac:	6822      	ldr	r2, [r4, #0]
 8002aae:	6893      	ldr	r3, [r2, #8]
 8002ab0:	07d9      	lsls	r1, r3, #31
 8002ab2:	d50d      	bpl.n	8002ad0 <HAL_SPI_TransmitReceive+0x1be>
 8002ab4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	b153      	cbz	r3, 8002ad0 <HAL_SPI_TransmitReceive+0x1be>
        txallowed = 1U;
 8002aba:	2501      	movs	r5, #1
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002abc:	68d2      	ldr	r2, [r2, #12]
 8002abe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002ac0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002ac2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002ac8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002aca:	3b01      	subs	r3, #1
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002ad0:	f7fe fa0e 	bl	8000ef0 <HAL_GetTick>
 8002ad4:	eba0 0008 	sub.w	r0, r0, r8
 8002ad8:	4287      	cmp	r7, r0
 8002ada:	d8cd      	bhi.n	8002a78 <HAL_SPI_TransmitReceive+0x166>
 8002adc:	1c7b      	adds	r3, r7, #1
 8002ade:	d0cb      	beq.n	8002a78 <HAL_SPI_TransmitReceive+0x166>
 8002ae0:	e7b3      	b.n	8002a4a <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ae2:	2320      	movs	r3, #32
 8002ae4:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8002ae6:	2001      	movs	r0, #1
 8002ae8:	e7b0      	b.n	8002a4c <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 8002aea:	2002      	movs	r0, #2
 8002aec:	e7ae      	b.n	8002a4c <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 8002aee:	2002      	movs	r0, #2
 8002af0:	e7b2      	b.n	8002a58 <HAL_SPI_TransmitReceive+0x146>

08002af2 <HAL_SPI_ErrorCallback>:
 8002af2:	4770      	bx	lr

08002af4 <HAL_SPI_IRQHandler>:
{
 8002af4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint32_t itsource = hspi->Instance->CR2;
 8002af6:	6803      	ldr	r3, [r0, #0]
{
 8002af8:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8002afa:	685d      	ldr	r5, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8002afc:	689a      	ldr	r2, [r3, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002afe:	0991      	lsrs	r1, r2, #6
 8002b00:	f011 0601 	ands.w	r6, r1, #1
 8002b04:	d10a      	bne.n	8002b1c <HAL_SPI_IRQHandler+0x28>
 8002b06:	f012 0f01 	tst.w	r2, #1
 8002b0a:	d007      	beq.n	8002b1c <HAL_SPI_IRQHandler+0x28>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002b0c:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002b10:	d004      	beq.n	8002b1c <HAL_SPI_IRQHandler+0x28>
    hspi->RxISR(hspi);
 8002b12:	6c03      	ldr	r3, [r0, #64]	; 0x40
}
 8002b14:	b004      	add	sp, #16
 8002b16:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    hspi->TxISR(hspi);
 8002b1a:	4718      	bx	r3
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002b1c:	0790      	lsls	r0, r2, #30
 8002b1e:	d504      	bpl.n	8002b2a <HAL_SPI_IRQHandler+0x36>
 8002b20:	0628      	lsls	r0, r5, #24
 8002b22:	d502      	bpl.n	8002b2a <HAL_SPI_IRQHandler+0x36>
    hspi->TxISR(hspi);
 8002b24:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002b26:	4620      	mov	r0, r4
 8002b28:	e7f4      	b.n	8002b14 <HAL_SPI_IRQHandler+0x20>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8002b2a:	0952      	lsrs	r2, r2, #5
 8002b2c:	4311      	orrs	r1, r2
 8002b2e:	07c9      	lsls	r1, r1, #31
 8002b30:	d54c      	bpl.n	8002bcc <HAL_SPI_IRQHandler+0xd8>
       && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002b32:	06a8      	lsls	r0, r5, #26
 8002b34:	d54a      	bpl.n	8002bcc <HAL_SPI_IRQHandler+0xd8>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002b36:	b176      	cbz	r6, 8002b56 <HAL_SPI_IRQHandler+0x62>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002b38:	f894 1051 	ldrb.w	r1, [r4, #81]	; 0x51
 8002b3c:	2000      	movs	r0, #0
 8002b3e:	2903      	cmp	r1, #3
 8002b40:	d03e      	beq.n	8002bc0 <HAL_SPI_IRQHandler+0xcc>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002b42:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8002b44:	f041 0104 	orr.w	r1, r1, #4
 8002b48:	6561      	str	r1, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002b4a:	9001      	str	r0, [sp, #4]
 8002b4c:	68d9      	ldr	r1, [r3, #12]
 8002b4e:	9101      	str	r1, [sp, #4]
 8002b50:	6899      	ldr	r1, [r3, #8]
 8002b52:	9101      	str	r1, [sp, #4]
 8002b54:	9901      	ldr	r1, [sp, #4]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002b56:	07d1      	lsls	r1, r2, #31
 8002b58:	d50c      	bpl.n	8002b74 <HAL_SPI_IRQHandler+0x80>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002b5a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002b5c:	f042 0201 	orr.w	r2, r2, #1
 8002b60:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002b62:	2200      	movs	r2, #0
 8002b64:	9203      	str	r2, [sp, #12]
 8002b66:	689a      	ldr	r2, [r3, #8]
 8002b68:	9203      	str	r2, [sp, #12]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b70:	601a      	str	r2, [r3, #0]
 8002b72:	9a03      	ldr	r2, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b74:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002b76:	b34a      	cbz	r2, 8002bcc <HAL_SPI_IRQHandler+0xd8>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002b78:	685a      	ldr	r2, [r3, #4]
 8002b7a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002b7e:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8002b80:	2201      	movs	r2, #1
 8002b82:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002b86:	07aa      	lsls	r2, r5, #30
 8002b88:	d022      	beq.n	8002bd0 <HAL_SPI_IRQHandler+0xdc>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002b8a:	685a      	ldr	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 8002b8c:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002b8e:	f022 0203 	bic.w	r2, r2, #3
 8002b92:	605a      	str	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 8002b94:	b140      	cbz	r0, 8002ba8 <HAL_SPI_IRQHandler+0xb4>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002b96:	4b10      	ldr	r3, [pc, #64]	; (8002bd8 <HAL_SPI_IRQHandler+0xe4>)
 8002b98:	6343      	str	r3, [r0, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002b9a:	f7fe fc65 	bl	8001468 <HAL_DMA_Abort_IT>
 8002b9e:	b118      	cbz	r0, 8002ba8 <HAL_SPI_IRQHandler+0xb4>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002ba0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002ba2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ba6:	6563      	str	r3, [r4, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8002ba8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002baa:	b178      	cbz	r0, 8002bcc <HAL_SPI_IRQHandler+0xd8>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002bac:	4b0a      	ldr	r3, [pc, #40]	; (8002bd8 <HAL_SPI_IRQHandler+0xe4>)
 8002bae:	6343      	str	r3, [r0, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002bb0:	f7fe fc5a 	bl	8001468 <HAL_DMA_Abort_IT>
 8002bb4:	b150      	cbz	r0, 8002bcc <HAL_SPI_IRQHandler+0xd8>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002bb6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002bb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002bbc:	6563      	str	r3, [r4, #84]	; 0x54
 8002bbe:	e005      	b.n	8002bcc <HAL_SPI_IRQHandler+0xd8>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002bc0:	9002      	str	r0, [sp, #8]
 8002bc2:	68da      	ldr	r2, [r3, #12]
 8002bc4:	9202      	str	r2, [sp, #8]
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	9302      	str	r3, [sp, #8]
 8002bca:	9b02      	ldr	r3, [sp, #8]
}
 8002bcc:	b004      	add	sp, #16
 8002bce:	bd70      	pop	{r4, r5, r6, pc}
        HAL_SPI_ErrorCallback(hspi);
 8002bd0:	4620      	mov	r0, r4
 8002bd2:	f7ff ff8e 	bl	8002af2 <HAL_SPI_ErrorCallback>
 8002bd6:	e7f9      	b.n	8002bcc <HAL_SPI_IRQHandler+0xd8>
 8002bd8:	08002bdd 	.word	0x08002bdd

08002bdc <SPI_DMAAbortOnError>:
{
 8002bdc:	b508      	push	{r3, lr}
  hspi->RxXferCount = 0U;
 8002bde:	2300      	movs	r3, #0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002be0:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hspi->RxXferCount = 0U;
 8002be2:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8002be4:	86c3      	strh	r3, [r0, #54]	; 0x36
  HAL_SPI_ErrorCallback(hspi);
 8002be6:	f7ff ff84 	bl	8002af2 <HAL_SPI_ErrorCallback>
}
 8002bea:	bd08      	pop	{r3, pc}

08002bec <HAL_SPI_GetState>:
  return hspi->State;
 8002bec:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 8002bf0:	4770      	bx	lr
	...

08002bf4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bf4:	b538      	push	{r3, r4, r5, lr}
 8002bf6:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bf8:	6803      	ldr	r3, [r0, #0]
 8002bfa:	68c1      	ldr	r1, [r0, #12]
 8002bfc:	691a      	ldr	r2, [r3, #16]
 8002bfe:	2419      	movs	r4, #25
 8002c00:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002c04:	430a      	orrs	r2, r1
 8002c06:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c08:	6882      	ldr	r2, [r0, #8]
 8002c0a:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002c0c:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c0e:	4302      	orrs	r2, r0
 8002c10:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 8002c12:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8002c16:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c1a:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8002c1c:	430a      	orrs	r2, r1
 8002c1e:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c20:	695a      	ldr	r2, [r3, #20]
 8002c22:	69a9      	ldr	r1, [r5, #24]
 8002c24:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002c28:	430a      	orrs	r2, r1
 8002c2a:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002c2c:	4a0d      	ldr	r2, [pc, #52]	; (8002c64 <UART_SetConfig+0x70>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d114      	bne.n	8002c5c <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002c32:	f7ff fa4b 	bl	80020cc <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c36:	4360      	muls	r0, r4
 8002c38:	686c      	ldr	r4, [r5, #4]
 8002c3a:	2264      	movs	r2, #100	; 0x64
 8002c3c:	00a4      	lsls	r4, r4, #2
 8002c3e:	fbb0 f0f4 	udiv	r0, r0, r4
 8002c42:	fbb0 f1f2 	udiv	r1, r0, r2
 8002c46:	fb02 0311 	mls	r3, r2, r1, r0
 8002c4a:	011b      	lsls	r3, r3, #4
 8002c4c:	3332      	adds	r3, #50	; 0x32
 8002c4e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002c52:	682c      	ldr	r4, [r5, #0]
 8002c54:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8002c58:	60a3      	str	r3, [r4, #8]
  }
#endif /* USART_CR1_OVER8 */
}
 8002c5a:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8002c5c:	f7ff fa26 	bl	80020ac <HAL_RCC_GetPCLK1Freq>
 8002c60:	e7e9      	b.n	8002c36 <UART_SetConfig+0x42>
 8002c62:	bf00      	nop
 8002c64:	40013800 	.word	0x40013800

08002c68 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8002c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c6a:	4604      	mov	r4, r0
 8002c6c:	460e      	mov	r6, r1
 8002c6e:	4617      	mov	r7, r2
 8002c70:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c72:	6821      	ldr	r1, [r4, #0]
 8002c74:	680b      	ldr	r3, [r1, #0]
 8002c76:	ea36 0303 	bics.w	r3, r6, r3
 8002c7a:	d101      	bne.n	8002c80 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8002c7c:	2000      	movs	r0, #0
 8002c7e:	e014      	b.n	8002caa <UART_WaitOnFlagUntilTimeout.constprop.3+0x42>
    if (Timeout != HAL_MAX_DELAY)
 8002c80:	1c6b      	adds	r3, r5, #1
 8002c82:	d0f7      	beq.n	8002c74 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002c84:	b995      	cbnz	r5, 8002cac <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c86:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8002c88:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c8a:	68da      	ldr	r2, [r3, #12]
 8002c8c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002c90:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c92:	695a      	ldr	r2, [r3, #20]
 8002c94:	f022 0201 	bic.w	r2, r2, #1
 8002c98:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002c9a:	2320      	movs	r3, #32
 8002c9c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002ca0:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
}
 8002caa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002cac:	f7fe f920 	bl	8000ef0 <HAL_GetTick>
 8002cb0:	1bc0      	subs	r0, r0, r7
 8002cb2:	4285      	cmp	r5, r0
 8002cb4:	d2dd      	bcs.n	8002c72 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8002cb6:	e7e6      	b.n	8002c86 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08002cb8 <HAL_UART_Init>:
{
 8002cb8:	b510      	push	{r4, lr}
  if (huart == NULL)
 8002cba:	4604      	mov	r4, r0
 8002cbc:	b340      	cbz	r0, 8002d10 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002cbe:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002cc2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002cc6:	b91b      	cbnz	r3, 8002cd0 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002cc8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002ccc:	f001 fc46 	bl	800455c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002cd0:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8002cd2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002cd4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002cd8:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8002cda:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8002cdc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ce0:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002ce2:	f7ff ff87 	bl	8002bf4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ce6:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ce8:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002cea:	691a      	ldr	r2, [r3, #16]
 8002cec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002cf0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002cf2:	695a      	ldr	r2, [r3, #20]
 8002cf4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002cf8:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002cfa:	68da      	ldr	r2, [r3, #12]
 8002cfc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d00:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002d02:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d04:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002d06:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002d0a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8002d0e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002d10:	2001      	movs	r0, #1
 8002d12:	e7fc      	b.n	8002d0e <HAL_UART_Init+0x56>

08002d14 <HAL_UART_Transmit>:
{
 8002d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d18:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002d1a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8002d1e:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8002d20:	2b20      	cmp	r3, #32
{
 8002d22:	460d      	mov	r5, r1
 8002d24:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8002d26:	d14c      	bne.n	8002dc2 <HAL_UART_Transmit+0xae>
    if ((pData == NULL) || (Size == 0U))
 8002d28:	2900      	cmp	r1, #0
 8002d2a:	d048      	beq.n	8002dbe <HAL_UART_Transmit+0xaa>
 8002d2c:	2a00      	cmp	r2, #0
 8002d2e:	d046      	beq.n	8002dbe <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 8002d30:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d044      	beq.n	8002dc2 <HAL_UART_Transmit+0xae>
 8002d38:	2301      	movs	r3, #1
 8002d3a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d42:	2321      	movs	r3, #33	; 0x21
 8002d44:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002d48:	f7fe f8d2 	bl	8000ef0 <HAL_GetTick>
 8002d4c:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8002d4e:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8002d52:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002d56:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	b963      	cbnz	r3, 8002d76 <HAL_UART_Transmit+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d5c:	463b      	mov	r3, r7
 8002d5e:	4632      	mov	r2, r6
 8002d60:	2140      	movs	r1, #64	; 0x40
 8002d62:	4620      	mov	r0, r4
 8002d64:	f7ff ff80 	bl	8002c68 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002d68:	b9a0      	cbnz	r0, 8002d94 <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 8002d6a:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002d6c:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8002d70:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8002d74:	e00f      	b.n	8002d96 <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 8002d76:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d78:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d80:	68a3      	ldr	r3, [r4, #8]
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d82:	2180      	movs	r1, #128	; 0x80
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d88:	4620      	mov	r0, r4
 8002d8a:	463b      	mov	r3, r7
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d8c:	d10e      	bne.n	8002dac <HAL_UART_Transmit+0x98>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d8e:	f7ff ff6b 	bl	8002c68 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002d92:	b110      	cbz	r0, 8002d9a <HAL_UART_Transmit+0x86>
          return HAL_TIMEOUT;
 8002d94:	2003      	movs	r0, #3
}
 8002d96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002d9a:	882b      	ldrh	r3, [r5, #0]
 8002d9c:	6822      	ldr	r2, [r4, #0]
 8002d9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002da2:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002da4:	6923      	ldr	r3, [r4, #16]
 8002da6:	b943      	cbnz	r3, 8002dba <HAL_UART_Transmit+0xa6>
          pData += 2U;
 8002da8:	3502      	adds	r5, #2
 8002daa:	e7d4      	b.n	8002d56 <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002dac:	f7ff ff5c 	bl	8002c68 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002db0:	2800      	cmp	r0, #0
 8002db2:	d1ef      	bne.n	8002d94 <HAL_UART_Transmit+0x80>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002db4:	6823      	ldr	r3, [r4, #0]
 8002db6:	782a      	ldrb	r2, [r5, #0]
 8002db8:	605a      	str	r2, [r3, #4]
 8002dba:	3501      	adds	r5, #1
 8002dbc:	e7cb      	b.n	8002d56 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002dbe:	2001      	movs	r0, #1
 8002dc0:	e7e9      	b.n	8002d96 <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 8002dc2:	2002      	movs	r0, #2
 8002dc4:	e7e7      	b.n	8002d96 <HAL_UART_Transmit+0x82>

08002dc6 <SX1278_hw_SetNSS>:
	SX1278_hw_SetNSS(hw, 1);
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
}

__attribute__((weak)) void SX1278_hw_SetNSS(SX1278_hw_t * hw, int value) {
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 8002dc6:	1e4b      	subs	r3, r1, #1
 8002dc8:	425a      	negs	r2, r3
 8002dca:	8a01      	ldrh	r1, [r0, #16]
 8002dcc:	415a      	adcs	r2, r3
 8002dce:	6940      	ldr	r0, [r0, #20]
 8002dd0:	f7fe bc78 	b.w	80016c4 <HAL_GPIO_WritePin>

08002dd4 <SX1278_hw_init>:
__attribute__((weak)) void SX1278_hw_init(SX1278_hw_t * hw) {
 8002dd4:	b510      	push	{r4, lr}
 8002dd6:	4604      	mov	r4, r0
	SX1278_hw_SetNSS(hw, 1);
 8002dd8:	2101      	movs	r1, #1
 8002dda:	f7ff fff4 	bl	8002dc6 <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8002dde:	8821      	ldrh	r1, [r4, #0]
 8002de0:	6860      	ldr	r0, [r4, #4]
 8002de2:	2201      	movs	r2, #1
}
 8002de4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8002de8:	f7fe bc6c 	b.w	80016c4 <HAL_GPIO_WritePin>

08002dec <SX1278_hw_SPICommand>:
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);

	SX1278_hw_DelayMs(100);
}

__attribute__((weak)) void SX1278_hw_SPICommand(SX1278_hw_t * hw, uint8_t cmd) {
 8002dec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002dee:	4605      	mov	r5, r0
 8002df0:	ac02      	add	r4, sp, #8
 8002df2:	f804 1d01 	strb.w	r1, [r4, #-1]!
	SX1278_hw_SetNSS(hw, 0);
 8002df6:	2100      	movs	r1, #0
 8002df8:	f7ff ffe5 	bl	8002dc6 <SX1278_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 8002dfc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e00:	2201      	movs	r2, #1
 8002e02:	4621      	mov	r1, r4
 8002e04:	69a8      	ldr	r0, [r5, #24]
 8002e06:	f7ff fcdb 	bl	80027c0 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8002e0a:	69a8      	ldr	r0, [r5, #24]
 8002e0c:	f7ff feee 	bl	8002bec <HAL_SPI_GetState>
 8002e10:	2801      	cmp	r0, #1
 8002e12:	d1fa      	bne.n	8002e0a <SX1278_hw_SPICommand+0x1e>
		;
}
 8002e14:	b003      	add	sp, #12
 8002e16:	bd30      	pop	{r4, r5, pc}

08002e18 <SX1278_SPIBurstWrite.part.1>:
		}
		SX1278_hw_SetNSS(module->hw, 1);
	}
}

void SX1278_SPIBurstWrite(SX1278_t * module, uint8_t addr, uint8_t* txBuf,
 8002e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e1a:	460d      	mov	r5, r1
 8002e1c:	4606      	mov	r6, r0
 8002e1e:	461f      	mov	r7, r3
		uint8_t length) {
	unsigned char i;
	if (length <= 1) {
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8002e20:	2100      	movs	r1, #0
 8002e22:	6800      	ldr	r0, [r0, #0]
void SX1278_SPIBurstWrite(SX1278_t * module, uint8_t addr, uint8_t* txBuf,
 8002e24:	4614      	mov	r4, r2
		SX1278_hw_SetNSS(module->hw, 0);
 8002e26:	f7ff ffce 	bl	8002dc6 <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8002e2a:	f045 0180 	orr.w	r1, r5, #128	; 0x80
 8002e2e:	6830      	ldr	r0, [r6, #0]
 8002e30:	f7ff ffdc 	bl	8002dec <SX1278_hw_SPICommand>
 8002e34:	3f01      	subs	r7, #1
 8002e36:	1e65      	subs	r5, r4, #1
 8002e38:	443c      	add	r4, r7
		for (i = 0; i < length; i++) {
 8002e3a:	42a5      	cmp	r5, r4
 8002e3c:	6830      	ldr	r0, [r6, #0]
 8002e3e:	d103      	bne.n	8002e48 <SX1278_SPIBurstWrite.part.1+0x30>
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8002e40:	2101      	movs	r1, #1
 8002e42:	f7ff ffc0 	bl	8002dc6 <SX1278_hw_SetNSS>
	}
}
 8002e46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
 8002e48:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 8002e4c:	f7ff ffce 	bl	8002dec <SX1278_hw_SPICommand>
 8002e50:	e7f3      	b.n	8002e3a <SX1278_SPIBurstWrite.part.1+0x22>

08002e52 <SX1278_hw_SPIReadByte>:
	uint8_t txByte = 0x00;
 8002e52:	2100      	movs	r1, #0
__attribute__((weak)) uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t * hw) {
 8002e54:	b530      	push	{r4, r5, lr}
 8002e56:	b085      	sub	sp, #20
	uint8_t rxByte = 0x00;
 8002e58:	ac04      	add	r4, sp, #16
 8002e5a:	f804 1d01 	strb.w	r1, [r4, #-1]!
__attribute__((weak)) uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t * hw) {
 8002e5e:	4605      	mov	r5, r0
	uint8_t txByte = 0x00;
 8002e60:	f88d 100e 	strb.w	r1, [sp, #14]
	SX1278_hw_SetNSS(hw, 0);
 8002e64:	f7ff ffaf 	bl	8002dc6 <SX1278_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 8002e68:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e6c:	4622      	mov	r2, r4
 8002e6e:	9300      	str	r3, [sp, #0]
 8002e70:	f10d 010e 	add.w	r1, sp, #14
 8002e74:	2301      	movs	r3, #1
 8002e76:	69a8      	ldr	r0, [r5, #24]
 8002e78:	f7ff fd4b 	bl	8002912 <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8002e7c:	69a8      	ldr	r0, [r5, #24]
 8002e7e:	f7ff feb5 	bl	8002bec <HAL_SPI_GetState>
 8002e82:	2801      	cmp	r0, #1
 8002e84:	d1fa      	bne.n	8002e7c <SX1278_hw_SPIReadByte+0x2a>
}
 8002e86:	f89d 000f 	ldrb.w	r0, [sp, #15]
 8002e8a:	b005      	add	sp, #20
 8002e8c:	bd30      	pop	{r4, r5, pc}

08002e8e <SX1278_hw_DelayMs>:
	HAL_Delay(msec);
 8002e8e:	f7fe b835 	b.w	8000efc <HAL_Delay>

08002e92 <SX1278_hw_Reset>:
__attribute__((weak)) void SX1278_hw_Reset(SX1278_hw_t * hw) {
 8002e92:	b510      	push	{r4, lr}
 8002e94:	4604      	mov	r4, r0
	SX1278_hw_SetNSS(hw, 1);
 8002e96:	2101      	movs	r1, #1
 8002e98:	f7ff ff95 	bl	8002dc6 <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 8002e9c:	8821      	ldrh	r1, [r4, #0]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	6860      	ldr	r0, [r4, #4]
 8002ea2:	f7fe fc0f 	bl	80016c4 <HAL_GPIO_WritePin>
	SX1278_hw_DelayMs(1);
 8002ea6:	2001      	movs	r0, #1
 8002ea8:	f7ff fff1 	bl	8002e8e <SX1278_hw_DelayMs>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8002eac:	6860      	ldr	r0, [r4, #4]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	8821      	ldrh	r1, [r4, #0]
 8002eb2:	f7fe fc07 	bl	80016c4 <HAL_GPIO_WritePin>
	SX1278_hw_DelayMs(100);
 8002eb6:	2064      	movs	r0, #100	; 0x64
 8002eb8:	f7ff ffe9 	bl	8002e8e <SX1278_hw_DelayMs>
}
 8002ebc:	bd10      	pop	{r4, pc}

08002ebe <SX1278_hw_GetDIO0>:
__weak int SX1278_hw_GetDIO0(SX1278_hw_t * hw) {
 8002ebe:	b508      	push	{r3, lr}
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 8002ec0:	8901      	ldrh	r1, [r0, #8]
 8002ec2:	68c0      	ldr	r0, [r0, #12]
 8002ec4:	f7fe fbf8 	bl	80016b8 <HAL_GPIO_ReadPin>
}
 8002ec8:	1e43      	subs	r3, r0, #1
 8002eca:	4258      	negs	r0, r3
 8002ecc:	4158      	adcs	r0, r3
 8002ece:	bd08      	pop	{r3, pc}

08002ed0 <SX1278_SPIRead>:
uint8_t SX1278_SPIRead(SX1278_t * module, uint8_t addr) {
 8002ed0:	b538      	push	{r3, r4, r5, lr}
 8002ed2:	4604      	mov	r4, r0
	SX1278_hw_SPICommand(module->hw, addr);
 8002ed4:	6800      	ldr	r0, [r0, #0]
 8002ed6:	f7ff ff89 	bl	8002dec <SX1278_hw_SPICommand>
	tmp = SX1278_hw_SPIReadByte(module->hw);
 8002eda:	6820      	ldr	r0, [r4, #0]
 8002edc:	f7ff ffb9 	bl	8002e52 <SX1278_hw_SPIReadByte>
 8002ee0:	4605      	mov	r5, r0
	SX1278_hw_SetNSS(module->hw, 1);
 8002ee2:	2101      	movs	r1, #1
 8002ee4:	6820      	ldr	r0, [r4, #0]
 8002ee6:	f7ff ff6e 	bl	8002dc6 <SX1278_hw_SetNSS>
}
 8002eea:	4628      	mov	r0, r5
 8002eec:	bd38      	pop	{r3, r4, r5, pc}

08002eee <SX1278_SPIWrite>:
void SX1278_SPIWrite(SX1278_t * module, uint8_t addr, uint8_t cmd) {
 8002eee:	b570      	push	{r4, r5, r6, lr}
 8002ef0:	4604      	mov	r4, r0
 8002ef2:	460e      	mov	r6, r1
 8002ef4:	4615      	mov	r5, r2
	SX1278_hw_SetNSS(module->hw, 0);
 8002ef6:	2100      	movs	r1, #0
 8002ef8:	6800      	ldr	r0, [r0, #0]
 8002efa:	f7ff ff64 	bl	8002dc6 <SX1278_hw_SetNSS>
	SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8002efe:	f046 0180 	orr.w	r1, r6, #128	; 0x80
 8002f02:	6820      	ldr	r0, [r4, #0]
 8002f04:	f7ff ff72 	bl	8002dec <SX1278_hw_SPICommand>
	SX1278_hw_SPICommand(module->hw, cmd);
 8002f08:	4629      	mov	r1, r5
 8002f0a:	6820      	ldr	r0, [r4, #0]
 8002f0c:	f7ff ff6e 	bl	8002dec <SX1278_hw_SPICommand>
	SX1278_hw_SetNSS(module->hw, 1);
 8002f10:	2101      	movs	r1, #1
 8002f12:	6820      	ldr	r0, [r4, #0]
 8002f14:	f7ff ff57 	bl	8002dc6 <SX1278_hw_SetNSS>
}
 8002f18:	bd70      	pop	{r4, r5, r6, pc}

08002f1a <SX1278_SPIBurstRead>:
	if (length <= 1) {
 8002f1a:	2b01      	cmp	r3, #1
		uint8_t length) {
 8002f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f1e:	4605      	mov	r5, r0
 8002f20:	460f      	mov	r7, r1
 8002f22:	4616      	mov	r6, r2
 8002f24:	461c      	mov	r4, r3
	if (length <= 1) {
 8002f26:	d916      	bls.n	8002f56 <SX1278_SPIBurstRead+0x3c>
		SX1278_hw_SetNSS(module->hw, 0);
 8002f28:	2100      	movs	r1, #0
 8002f2a:	6800      	ldr	r0, [r0, #0]
 8002f2c:	f7ff ff4b 	bl	8002dc6 <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr);
 8002f30:	4639      	mov	r1, r7
 8002f32:	6828      	ldr	r0, [r5, #0]
 8002f34:	f7ff ff5a 	bl	8002dec <SX1278_hw_SPICommand>
 8002f38:	3c01      	subs	r4, #1
 8002f3a:	b2e4      	uxtb	r4, r4
 8002f3c:	1e77      	subs	r7, r6, #1
 8002f3e:	4434      	add	r4, r6
			*(rxBuf + i) = SX1278_hw_SPIReadByte(module->hw);
 8002f40:	6828      	ldr	r0, [r5, #0]
 8002f42:	f7ff ff86 	bl	8002e52 <SX1278_hw_SPIReadByte>
 8002f46:	f807 0f01 	strb.w	r0, [r7, #1]!
		for (i = 0; i < length; i++) {
 8002f4a:	42a7      	cmp	r7, r4
 8002f4c:	d1f8      	bne.n	8002f40 <SX1278_SPIBurstRead+0x26>
		SX1278_hw_SetNSS(module->hw, 1);
 8002f4e:	2101      	movs	r1, #1
 8002f50:	6828      	ldr	r0, [r5, #0]
 8002f52:	f7ff ff38 	bl	8002dc6 <SX1278_hw_SetNSS>
}
 8002f56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002f58 <SX1278_standby>:
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
	module->readBytes = 0;
	SX1278_standby(module); //Entry standby mode
}

void SX1278_standby(SX1278_t * module) {
 8002f58:	b510      	push	{r4, lr}
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 8002f5a:	2209      	movs	r2, #9
 8002f5c:	2101      	movs	r1, #1
void SX1278_standby(SX1278_t * module) {
 8002f5e:	4604      	mov	r4, r0
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 8002f60:	f7ff ffc5 	bl	8002eee <SX1278_SPIWrite>
	module->status = STANDBY;
 8002f64:	2301      	movs	r3, #1
 8002f66:	7523      	strb	r3, [r4, #20]
}
 8002f68:	bd10      	pop	{r4, pc}

08002f6a <SX1278_sleep>:

void SX1278_sleep(SX1278_t * module) {
 8002f6a:	b510      	push	{r4, lr}
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 8002f6c:	2208      	movs	r2, #8
 8002f6e:	2101      	movs	r1, #1
void SX1278_sleep(SX1278_t * module) {
 8002f70:	4604      	mov	r4, r0
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 8002f72:	f7ff ffbc 	bl	8002eee <SX1278_SPIWrite>
	module->status = SLEEP;
 8002f76:	2300      	movs	r3, #0
 8002f78:	7523      	strb	r3, [r4, #20]
}
 8002f7a:	bd10      	pop	{r4, pc}

08002f7c <SX1278_entryLoRa>:

void SX1278_entryLoRa(SX1278_t * module) {
	SX1278_SPIWrite(module, LR_RegOpMode, 0x88);
 8002f7c:	2288      	movs	r2, #136	; 0x88
 8002f7e:	2101      	movs	r1, #1
 8002f80:	f7ff bfb5 	b.w	8002eee <SX1278_SPIWrite>

08002f84 <SX1278_config>:
		uint8_t LoRa_Rate, uint8_t LoRa_BW) {
 8002f84:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002f86:	4604      	mov	r4, r0
 8002f88:	461d      	mov	r5, r3
 8002f8a:	4616      	mov	r6, r2
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 8002f8c:	f7ff ffed 	bl	8002f6a <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 8002f90:	200f      	movs	r0, #15
 8002f92:	f7ff ff7c 	bl	8002e8e <SX1278_hw_DelayMs>
	SX1278_entryLoRa(module);
 8002f96:	4620      	mov	r0, r4
 8002f98:	f7ff fff0 	bl	8002f7c <SX1278_entryLoRa>
	uint64_t frf = ((uint64_t)frequency << 19) / 32000000;
 8002f9c:	04e9      	lsls	r1, r5, #19
 8002f9e:	4a3c      	ldr	r2, [pc, #240]	; (8003090 <SX1278_config+0x10c>)
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	04f0      	lsls	r0, r6, #19
 8002fa4:	ea41 3156 	orr.w	r1, r1, r6, lsr #13
 8002fa8:	f7fd fdde 	bl	8000b68 <__aeabi_uldivmod>
	Frequency_to_device[0] = (uint8_t)(frf >> 16);
 8002fac:	0c03      	lsrs	r3, r0, #16
 8002fae:	f88d 3004 	strb.w	r3, [sp, #4]
	Frequency_to_device[1] = (uint8_t)(frf >> 8);
 8002fb2:	0a03      	lsrs	r3, r0, #8
 8002fb4:	f88d 3005 	strb.w	r3, [sp, #5]
	Frequency_to_device[2] = (uint8_t)(frf >> 0);
 8002fb8:	f88d 0006 	strb.w	r0, [sp, #6]
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	aa01      	add	r2, sp, #4
 8002fc0:	2106      	movs	r1, #6
 8002fc2:	4620      	mov	r0, r4
 8002fc4:	f7ff ff28 	bl	8002e18 <SX1278_SPIBurstWrite.part.1>
	SX1278_SPIWrite(module, LR_RegPaConfig, SX1278_Power[power]); //Setting output power parameter
 8002fc8:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8002fcc:	4a31      	ldr	r2, [pc, #196]	; (8003094 <SX1278_config+0x110>)
 8002fce:	2109      	movs	r1, #9
 8002fd0:	5cd2      	ldrb	r2, [r2, r3]
 8002fd2:	4620      	mov	r0, r4
 8002fd4:	f7ff ff8b 	bl	8002eee <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 8002fd8:	220b      	movs	r2, #11
 8002fda:	4620      	mov	r0, r4
 8002fdc:	4611      	mov	r1, r2
 8002fde:	f7ff ff86 	bl	8002eee <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 8002fe2:	2223      	movs	r2, #35	; 0x23
 8002fe4:	210c      	movs	r1, #12
 8002fe6:	4620      	mov	r0, r4
 8002fe8:	f7ff ff81 	bl	8002eee <SX1278_SPIWrite>
	if (SX1278_SpreadFactor[LoRa_Rate] == 6) {	//SFactor=6
 8002fec:	f89d 301c 	ldrb.w	r3, [sp, #28]
 8002ff0:	4a29      	ldr	r2, [pc, #164]	; (8003098 <SX1278_config+0x114>)
 8002ff2:	5cd5      	ldrb	r5, [r2, r3]
 8002ff4:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8002ff8:	4a28      	ldr	r2, [pc, #160]	; (800309c <SX1278_config+0x118>)
 8002ffa:	2d06      	cmp	r5, #6
 8002ffc:	5cd2      	ldrb	r2, [r2, r3]
 8002ffe:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8003002:	b2d2      	uxtb	r2, r2
 8003004:	d137      	bne.n	8003076 <SX1278_config+0xf2>
		SX1278_SPIWrite(module,
 8003006:	3203      	adds	r2, #3
 8003008:	b2d2      	uxtb	r2, r2
 800300a:	211d      	movs	r1, #29
 800300c:	4620      	mov	r0, r4
 800300e:	f7ff ff6e 	bl	8002eee <SX1278_SPIWrite>
		SX1278_SPIWrite(module,
 8003012:	2267      	movs	r2, #103	; 0x67
 8003014:	211e      	movs	r1, #30
 8003016:	4620      	mov	r0, r4
 8003018:	f7ff ff69 	bl	8002eee <SX1278_SPIWrite>
		tmp = SX1278_SPIRead(module, 0x31);
 800301c:	2131      	movs	r1, #49	; 0x31
 800301e:	4620      	mov	r0, r4
 8003020:	f7ff ff56 	bl	8002ed0 <SX1278_SPIRead>
		tmp &= 0xF8;
 8003024:	f000 02f8 	and.w	r2, r0, #248	; 0xf8
		SX1278_SPIWrite(module, 0x31, tmp);
 8003028:	f042 0205 	orr.w	r2, r2, #5
 800302c:	2131      	movs	r1, #49	; 0x31
 800302e:	4620      	mov	r0, r4
 8003030:	f7ff ff5d 	bl	8002eee <SX1278_SPIWrite>
		SX1278_SPIWrite(module, 0x37, 0x0C);
 8003034:	220c      	movs	r2, #12
 8003036:	2137      	movs	r1, #55	; 0x37
		SX1278_SPIWrite(module,
 8003038:	4620      	mov	r0, r4
 800303a:	f7ff ff58 	bl	8002eee <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegSymbTimeoutLsb, 0xFF); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 800303e:	4620      	mov	r0, r4
 8003040:	22ff      	movs	r2, #255	; 0xff
 8003042:	211f      	movs	r1, #31
 8003044:	f7ff ff53 	bl	8002eee <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 8003048:	4620      	mov	r0, r4
 800304a:	2200      	movs	r2, #0
 800304c:	2120      	movs	r1, #32
 800304e:	f7ff ff4e 	bl	8002eee <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleLsb, 12); //RegPreambleLsb 8+4=12byte Preamble
 8003052:	4620      	mov	r0, r4
 8003054:	220c      	movs	r2, #12
 8003056:	2121      	movs	r1, #33	; 0x21
 8003058:	f7ff ff49 	bl	8002eee <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 800305c:	2201      	movs	r2, #1
 800305e:	2141      	movs	r1, #65	; 0x41
 8003060:	4620      	mov	r0, r4
 8003062:	f7ff ff44 	bl	8002eee <SX1278_SPIWrite>
	module->readBytes = 0;
 8003066:	2300      	movs	r3, #0
	SX1278_standby(module); //Entry standby mode
 8003068:	4620      	mov	r0, r4
	module->readBytes = 0;
 800306a:	f884 3115 	strb.w	r3, [r4, #277]	; 0x115
	SX1278_standby(module); //Entry standby mode
 800306e:	f7ff ff73 	bl	8002f58 <SX1278_standby>
}
 8003072:	b002      	add	sp, #8
 8003074:	bd70      	pop	{r4, r5, r6, pc}
		SX1278_SPIWrite(module,
 8003076:	3202      	adds	r2, #2
 8003078:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800307c:	211d      	movs	r1, #29
 800307e:	4620      	mov	r0, r4
 8003080:	f7ff ff35 	bl	8002eee <SX1278_SPIWrite>
				((SX1278_SpreadFactor[LoRa_Rate] << 4) + (SX1278_CRC << 2)
 8003084:	012a      	lsls	r2, r5, #4
		SX1278_SPIWrite(module,
 8003086:	3207      	adds	r2, #7
 8003088:	b2d2      	uxtb	r2, r2
 800308a:	211e      	movs	r1, #30
 800308c:	e7d4      	b.n	8003038 <SX1278_config+0xb4>
 800308e:	bf00      	nop
 8003090:	01e84800 	.word	0x01e84800
 8003094:	0800939e 	.word	0x0800939e
 8003098:	080093a2 	.word	0x080093a2
 800309c:	08009394 	.word	0x08009394

080030a0 <SX1278_defaultConfig>:
void SX1278_defaultConfig(SX1278_t * module) {
 80030a0:	b530      	push	{r4, r5, lr}
	SX1278_config(module, module->frequency, module->power, module->LoRa_Rate,
 80030a2:	e9d0 4502 	ldrd	r4, r5, [r0, #8]
 80030a6:	7c82      	ldrb	r2, [r0, #18]
void SX1278_defaultConfig(SX1278_t * module) {
 80030a8:	b085      	sub	sp, #20
	SX1278_config(module, module->frequency, module->power, module->LoRa_Rate,
 80030aa:	7c03      	ldrb	r3, [r0, #16]
 80030ac:	9202      	str	r2, [sp, #8]
 80030ae:	7c42      	ldrb	r2, [r0, #17]
 80030b0:	9300      	str	r3, [sp, #0]
 80030b2:	9201      	str	r2, [sp, #4]
 80030b4:	462b      	mov	r3, r5
 80030b6:	4622      	mov	r2, r4
 80030b8:	f7ff ff64 	bl	8002f84 <SX1278_config>
}
 80030bc:	b005      	add	sp, #20
 80030be:	bd30      	pop	{r4, r5, pc}

080030c0 <SX1278_clearLoRaIrq>:
}

void SX1278_clearLoRaIrq(SX1278_t * module) {
	SX1278_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 80030c0:	22ff      	movs	r2, #255	; 0xff
 80030c2:	2112      	movs	r1, #18
 80030c4:	f7ff bf13 	b.w	8002eee <SX1278_SPIWrite>

080030c8 <SX1278_LoRaEntryRx>:
}

int SX1278_LoRaEntryRx(SX1278_t * module, uint8_t length, uint32_t timeout) {
 80030c8:	b570      	push	{r4, r5, r6, lr}
 80030ca:	4604      	mov	r4, r0
 80030cc:	460e      	mov	r6, r1
	uint8_t addr;

	module->packetLength = length;
 80030ce:	74e1      	strb	r1, [r4, #19]
int SX1278_LoRaEntryRx(SX1278_t * module, uint8_t length, uint32_t timeout) {
 80030d0:	4615      	mov	r5, r2

	SX1278_defaultConfig(module);		//Setting base parameter
 80030d2:	f7ff ffe5 	bl	80030a0 <SX1278_defaultConfig>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 80030d6:	2284      	movs	r2, #132	; 0x84
 80030d8:	214d      	movs	r1, #77	; 0x4d
 80030da:	4620      	mov	r0, r4
 80030dc:	f7ff ff07 	bl	8002eee <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0xFF);	//No FHSS
 80030e0:	22ff      	movs	r2, #255	; 0xff
 80030e2:	2124      	movs	r1, #36	; 0x24
 80030e4:	4620      	mov	r0, r4
 80030e6:	f7ff ff02 	bl	8002eee <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 80030ea:	2201      	movs	r2, #1
 80030ec:	2140      	movs	r1, #64	; 0x40
 80030ee:	4620      	mov	r0, r4
 80030f0:	f7ff fefd 	bl	8002eee <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
 80030f4:	223f      	movs	r2, #63	; 0x3f
 80030f6:	2111      	movs	r1, #17
 80030f8:	4620      	mov	r0, r4
 80030fa:	f7ff fef8 	bl	8002eee <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 80030fe:	4620      	mov	r0, r4
 8003100:	f7ff ffde 	bl	80030c0 <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must difine when the data long of one byte in SF is 6)
 8003104:	4632      	mov	r2, r6
 8003106:	2122      	movs	r1, #34	; 0x22
 8003108:	4620      	mov	r0, r4
 800310a:	f7ff fef0 	bl	8002eee <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 800310e:	210f      	movs	r1, #15
 8003110:	4620      	mov	r0, r4
 8003112:	f7ff fedd 	bl	8002ed0 <SX1278_SPIRead>
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 8003116:	210d      	movs	r1, #13
 8003118:	4602      	mov	r2, r0
 800311a:	4620      	mov	r0, r4
 800311c:	f7ff fee7 	bl	8002eee <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8d);	//Mode//Low Frequency Mode
 8003120:	228d      	movs	r2, #141	; 0x8d
 8003122:	2101      	movs	r1, #1
 8003124:	4620      	mov	r0, r4
 8003126:	f7ff fee2 	bl	8002eee <SX1278_SPIWrite>
	//SX1278_SPIWrite(module, LR_RegOpMode,0x05);	//Continuous Rx Mode //High Frequency Mode
	module->readBytes = 0;
 800312a:	2300      	movs	r3, #0
 800312c:	f884 3115 	strb.w	r3, [r4, #277]	; 0x115

	while (1) {
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8003130:	2118      	movs	r1, #24
 8003132:	4620      	mov	r0, r4
 8003134:	f7ff fecc 	bl	8002ed0 <SX1278_SPIRead>
 8003138:	0743      	lsls	r3, r0, #29
 800313a:	d503      	bpl.n	8003144 <SX1278_LoRaEntryRx+0x7c>
			module->status = RX;
 800313c:	2303      	movs	r3, #3
			return 1;
 800313e:	2001      	movs	r0, #1
			module->status = RX;
 8003140:	7523      	strb	r3, [r4, #20]
			SX1278_defaultConfig(module);
			return 0;
		}
		SX1278_hw_DelayMs(1);
	}
}
 8003142:	bd70      	pop	{r4, r5, r6, pc}
		if (--timeout == 0) {
 8003144:	3d01      	subs	r5, #1
 8003146:	d107      	bne.n	8003158 <SX1278_LoRaEntryRx+0x90>
			SX1278_hw_Reset(module->hw);
 8003148:	6820      	ldr	r0, [r4, #0]
 800314a:	f7ff fea2 	bl	8002e92 <SX1278_hw_Reset>
			SX1278_defaultConfig(module);
 800314e:	4620      	mov	r0, r4
 8003150:	f7ff ffa6 	bl	80030a0 <SX1278_defaultConfig>
			return 0;
 8003154:	4628      	mov	r0, r5
 8003156:	e7f4      	b.n	8003142 <SX1278_LoRaEntryRx+0x7a>
		SX1278_hw_DelayMs(1);
 8003158:	2001      	movs	r0, #1
 800315a:	f7ff fe98 	bl	8002e8e <SX1278_hw_DelayMs>
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 800315e:	e7e7      	b.n	8003130 <SX1278_LoRaEntryRx+0x68>

08003160 <SX1278_LoRaRxPacket>:

uint8_t SX1278_LoRaRxPacket(SX1278_t * module) {
 8003160:	b570      	push	{r4, r5, r6, lr}
 8003162:	4604      	mov	r4, r0
	unsigned char addr;
	unsigned char packet_size;

	if (SX1278_hw_GetDIO0(module->hw)) {
 8003164:	6800      	ldr	r0, [r0, #0]
 8003166:	f7ff feaa 	bl	8002ebe <SX1278_hw_GetDIO0>
 800316a:	b1f0      	cbz	r0, 80031aa <SX1278_LoRaRxPacket+0x4a>
	//if (1) {
		memset(module->rxBuffer, 0x00, SX1278_MAX_PACKET);
 800316c:	f104 0615 	add.w	r6, r4, #21
 8003170:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003174:	2100      	movs	r1, #0
 8003176:	4630      	mov	r0, r6
 8003178:	f001 fab8 	bl	80046ec <memset>

		addr = SX1278_SPIRead(module, LR_RegFifoRxCurrentaddr); //last packet addr
 800317c:	2110      	movs	r1, #16
 800317e:	4620      	mov	r0, r4
 8003180:	f7ff fea6 	bl	8002ed0 <SX1278_SPIRead>
		SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr -> FiFoAddrPtr
 8003184:	210d      	movs	r1, #13
 8003186:	4602      	mov	r2, r0
 8003188:	4620      	mov	r0, r4
 800318a:	f7ff feb0 	bl	8002eee <SX1278_SPIWrite>

		if (module->LoRa_Rate == SX1278_LORA_SF_6) { //When SpreadFactor is six,will used Implicit Header mode(Excluding internal packet length)
 800318e:	7c63      	ldrb	r3, [r4, #17]
 8003190:	b973      	cbnz	r3, 80031b0 <SX1278_LoRaRxPacket+0x50>
			packet_size = module->packetLength;
 8003192:	7ce5      	ldrb	r5, [r4, #19]
		} else {
			packet_size = SX1278_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
		}

		SX1278_SPIBurstRead(module, 0x00, module->rxBuffer, packet_size);
 8003194:	4620      	mov	r0, r4
 8003196:	462b      	mov	r3, r5
 8003198:	4632      	mov	r2, r6
 800319a:	2100      	movs	r1, #0
 800319c:	f7ff febd 	bl	8002f1a <SX1278_SPIBurstRead>
		module->readBytes = packet_size;
 80031a0:	f884 5115 	strb.w	r5, [r4, #277]	; 0x115
		SX1278_clearLoRaIrq(module);
 80031a4:	4620      	mov	r0, r4
 80031a6:	f7ff ff8b 	bl	80030c0 <SX1278_clearLoRaIrq>
	}
	return module->readBytes;
}
 80031aa:	f894 0115 	ldrb.w	r0, [r4, #277]	; 0x115
 80031ae:	bd70      	pop	{r4, r5, r6, pc}
			packet_size = SX1278_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
 80031b0:	2113      	movs	r1, #19
 80031b2:	4620      	mov	r0, r4
 80031b4:	f7ff fe8c 	bl	8002ed0 <SX1278_SPIRead>
 80031b8:	4605      	mov	r5, r0
 80031ba:	e7eb      	b.n	8003194 <SX1278_LoRaRxPacket+0x34>

080031bc <SX1278_begin>:
		SX1278_hw_DelayMs(1);
	}
}

void SX1278_begin(SX1278_t * module, uint64_t frequency, uint8_t power,
		uint8_t LoRa_Rate, uint8_t LoRa_BW, uint8_t packetLength) {
 80031bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031c0:	4604      	mov	r4, r0
 80031c2:	4690      	mov	r8, r2
 80031c4:	4699      	mov	r9, r3
 80031c6:	f89d a020 	ldrb.w	sl, [sp, #32]
 80031ca:	f89d 7024 	ldrb.w	r7, [sp, #36]	; 0x24
 80031ce:	f89d 6028 	ldrb.w	r6, [sp, #40]	; 0x28
 80031d2:	f89d 502c 	ldrb.w	r5, [sp, #44]	; 0x2c
	SX1278_hw_init(module->hw);
 80031d6:	6800      	ldr	r0, [r0, #0]
 80031d8:	f7ff fdfc 	bl	8002dd4 <SX1278_hw_init>
	module->frequency = frequency;
 80031dc:	e9c4 8902 	strd	r8, r9, [r4, #8]
	module->power = power;
 80031e0:	f884 a010 	strb.w	sl, [r4, #16]
	module->LoRa_Rate = LoRa_Rate;
 80031e4:	7467      	strb	r7, [r4, #17]
	module->LoRa_BW = LoRa_BW;
 80031e6:	74a6      	strb	r6, [r4, #18]
	module->packetLength = packetLength;
 80031e8:	74e5      	strb	r5, [r4, #19]
	SX1278_defaultConfig(module);
 80031ea:	4620      	mov	r0, r4
}
 80031ec:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	SX1278_defaultConfig(module);
 80031f0:	f7ff bf56 	b.w	80030a0 <SX1278_defaultConfig>

080031f4 <SX1278_read>:

uint8_t SX1278_available(SX1278_t * module) {
	return SX1278_LoRaRxPacket(module);
}

uint8_t SX1278_read(SX1278_t * module, uint8_t* rxBuf, uint8_t length) {
 80031f4:	b570      	push	{r4, r5, r6, lr}
 80031f6:	460e      	mov	r6, r1
	if (length != module->readBytes)
 80031f8:	f890 4115 	ldrb.w	r4, [r0, #277]	; 0x115
uint8_t SX1278_read(SX1278_t * module, uint8_t* rxBuf, uint8_t length) {
 80031fc:	4605      	mov	r5, r0
		length = module->readBytes;
	memcpy(rxBuf, module->rxBuffer, length);
 80031fe:	f100 0115 	add.w	r1, r0, #21
 8003202:	4622      	mov	r2, r4
 8003204:	4630      	mov	r0, r6
 8003206:	f001 fa4d 	bl	80046a4 <memcpy>
	rxBuf[length] = '\0';
 800320a:	2300      	movs	r3, #0
	module->readBytes = 0;
	return length;
}
 800320c:	4620      	mov	r0, r4
	rxBuf[length] = '\0';
 800320e:	5533      	strb	r3, [r6, r4]
	module->readBytes = 0;
 8003210:	f885 3115 	strb.w	r3, [r5, #277]	; 0x115
}
 8003214:	bd70      	pop	{r4, r5, r6, pc}

08003216 <SX1278_SNR_LoRa>:

uint8_t SX1278_SNR_LoRa(SX1278_t * module) {
 8003216:	b508      	push	{r3, lr}
	uint32_t temp = 10;
	temp = SX1278_SPIRead(module, LR_RegPktSnrValue); //Read RegRssiValue, Snr value
 8003218:	2119      	movs	r1, #25
 800321a:	f7ff fe59 	bl	8002ed0 <SX1278_SPIRead>
	temp /= 4;
	return (uint8_t) temp;
}
 800321e:	f3c0 0087 	ubfx	r0, r0, #2, #8
 8003222:	bd08      	pop	{r3, pc}

08003224 <SX1278_RSSI_LoRa>:

uint8_t SX1278_RSSI_LoRa(SX1278_t * module) {
	uint32_t temp = 10;
	temp = SX1278_SPIRead(module, LR_RegRssiValue); //Read RegRssiValue, Rssi value
 8003224:	211b      	movs	r1, #27
 8003226:	f7ff be53 	b.w	8002ed0 <SX1278_SPIRead>
	...

0800322c <MX_ADC1_Init>:
{
  ADC_ChannelConfTypeDef sConfig = {0};

  /** Common config 
  */
  hadc1.Instance = ADC1;
 800322c:	4811      	ldr	r0, [pc, #68]	; (8003274 <MX_ADC1_Init+0x48>)
 800322e:	4b12      	ldr	r3, [pc, #72]	; (8003278 <MX_ADC1_Init+0x4c>)
{
 8003230:	b530      	push	{r4, r5, lr}
  ADC_ChannelConfTypeDef sConfig = {0};
 8003232:	2400      	movs	r4, #0
  hadc1.Instance = ADC1;
 8003234:	6003      	str	r3, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 8003236:	2501      	movs	r5, #1
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003238:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
{
 800323c:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 800323e:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8003242:	9403      	str	r4, [sp, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003244:	6084      	str	r4, [r0, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003246:	7304      	strb	r4, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003248:	7504      	strb	r4, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800324a:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800324c:	6044      	str	r4, [r0, #4]
  hadc1.Init.NbrOfConversion = 1;
 800324e:	6105      	str	r5, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003250:	f7fe f81e 	bl	8001290 <HAL_ADC_Init>
 8003254:	b108      	cbz	r0, 800325a <MX_ADC1_Init+0x2e>
  {
    Error_Handler();
 8003256:	f000 fb03 	bl	8003860 <Error_Handler>
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800325a:	a901      	add	r1, sp, #4
 800325c:	4805      	ldr	r0, [pc, #20]	; (8003274 <MX_ADC1_Init+0x48>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800325e:	e9cd 4501 	strd	r4, r5, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003262:	9403      	str	r4, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003264:	f7fd fed6 	bl	8001014 <HAL_ADC_ConfigChannel>
 8003268:	b108      	cbz	r0, 800326e <MX_ADC1_Init+0x42>
  {
    Error_Handler();
 800326a:	f000 faf9 	bl	8003860 <Error_Handler>
  }

}
 800326e:	b005      	add	sp, #20
 8003270:	bd30      	pop	{r4, r5, pc}
 8003272:	bf00      	nop
 8003274:	20000630 	.word	0x20000630
 8003278:	40012400 	.word	0x40012400

0800327c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800327c:	b510      	push	{r4, lr}
 800327e:	4604      	mov	r4, r0
 8003280:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003282:	2210      	movs	r2, #16
 8003284:	2100      	movs	r1, #0
 8003286:	a802      	add	r0, sp, #8
 8003288:	f001 fa30 	bl	80046ec <memset>
  if(adcHandle->Instance==ADC1)
 800328c:	6822      	ldr	r2, [r4, #0]
 800328e:	4b14      	ldr	r3, [pc, #80]	; (80032e0 <HAL_ADC_MspInit+0x64>)
 8003290:	429a      	cmp	r2, r3
 8003292:	d123      	bne.n	80032dc <HAL_ADC_MspInit+0x60>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003294:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8003298:	699a      	ldr	r2, [r3, #24]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = VBAT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(VBAT_GPIO_Port, &GPIO_InitStruct);
 800329a:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 800329c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032a0:	619a      	str	r2, [r3, #24]
 80032a2:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(VBAT_GPIO_Port, &GPIO_InitStruct);
 80032a4:	480f      	ldr	r0, [pc, #60]	; (80032e4 <HAL_ADC_MspInit+0x68>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80032a6:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80032aa:	9200      	str	r2, [sp, #0]
 80032ac:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032ae:	699a      	ldr	r2, [r3, #24]
 80032b0:	f042 0204 	orr.w	r2, r2, #4
 80032b4:	619a      	str	r2, [r3, #24]
 80032b6:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032b8:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032ba:	f003 0304 	and.w	r3, r3, #4
 80032be:	9301      	str	r3, [sp, #4]
 80032c0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(VBAT_GPIO_Port, &GPIO_InitStruct);
 80032c8:	f7fe f916 	bl	80014f8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80032cc:	2200      	movs	r2, #0
 80032ce:	2012      	movs	r0, #18
 80032d0:	4611      	mov	r1, r2
 80032d2:	f7fe f871 	bl	80013b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80032d6:	2012      	movs	r0, #18
 80032d8:	f7fe f8a2 	bl	8001420 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80032dc:	b006      	add	sp, #24
 80032de:	bd10      	pop	{r4, pc}
 80032e0:	40012400 	.word	0x40012400
 80032e4:	40010800 	.word	0x40010800

080032e8 <MX_GPIO_Init>:
        * EXTI
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032e8:	2210      	movs	r2, #16
{
 80032ea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80032ee:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032f0:	eb0d 0002 	add.w	r0, sp, r2
 80032f4:	2100      	movs	r1, #0
 80032f6:	f001 f9f9 	bl	80046ec <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80032fa:	4b3c      	ldr	r3, [pc, #240]	; (80033ec <MX_GPIO_Init+0x104>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80032fc:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 80033f8 <MX_GPIO_Init+0x110>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003300:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BUZZER_Pin|CS_RF_Pin, GPIO_PIN_RESET);
 8003302:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 80033fc <MX_GPIO_Init+0x114>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003306:	f042 0210 	orr.w	r2, r2, #16
 800330a:	619a      	str	r2, [r3, #24]
 800330c:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RST_RF_Pin|D_C_Pin, GPIO_PIN_RESET);
 800330e:	4d38      	ldr	r5, [pc, #224]	; (80033f0 <MX_GPIO_Init+0x108>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003310:	f002 0210 	and.w	r2, r2, #16
 8003314:	9200      	str	r2, [sp, #0]
 8003316:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003318:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800331a:	4648      	mov	r0, r9
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800331c:	f042 0220 	orr.w	r2, r2, #32
 8003320:	619a      	str	r2, [r3, #24]
 8003322:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8003324:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003328:	f002 0220 	and.w	r2, r2, #32
 800332c:	9201      	str	r2, [sp, #4]
 800332e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003330:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003332:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003334:	f042 0204 	orr.w	r2, r2, #4
 8003338:	619a      	str	r2, [r3, #24]
 800333a:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800333c:	2602      	movs	r6, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800333e:	f002 0204 	and.w	r2, r2, #4
 8003342:	9202      	str	r2, [sp, #8]
 8003344:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003346:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003348:	2701      	movs	r7, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800334a:	f042 0208 	orr.w	r2, r2, #8
 800334e:	619a      	str	r2, [r3, #24]
 8003350:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8003352:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003354:	f003 0308 	and.w	r3, r3, #8
 8003358:	9303      	str	r3, [sp, #12]
 800335a:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800335c:	f7fe f9b2 	bl	80016c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, BUZZER_Pin|CS_RF_Pin, GPIO_PIN_RESET);
 8003360:	4640      	mov	r0, r8
 8003362:	2200      	movs	r2, #0
 8003364:	f248 0102 	movw	r1, #32770	; 0x8002
 8003368:	f7fe f9ac 	bl	80016c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, RST_RF_Pin|D_C_Pin, GPIO_PIN_RESET);
 800336c:	2200      	movs	r2, #0
 800336e:	4628      	mov	r0, r5
 8003370:	2181      	movs	r1, #129	; 0x81
 8003372:	f7fe f9a7 	bl	80016c4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003376:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800337a:	a904      	add	r1, sp, #16
 800337c:	4648      	mov	r0, r9
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800337e:	e9cd 3704 	strd	r3, r7, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003382:	e9cd 4606 	strd	r4, r6, [sp, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8003386:	f7fe f8b7 	bl	80014f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BUZZER_Pin|CS_RF_Pin;
 800338a:	f248 0302 	movw	r3, #32770	; 0x8002
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800338e:	a904      	add	r1, sp, #16
 8003390:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003392:	e9cd 3704 	strd	r3, r7, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003396:	e9cd 4606 	strd	r4, r6, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800339a:	f7fe f8ad 	bl	80014f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = RST_RF_Pin|D_C_Pin;
 800339e:	2381      	movs	r3, #129	; 0x81
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033a0:	a904      	add	r1, sp, #16
 80033a2:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033a4:	e9cd 3704 	strd	r3, r7, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033a8:	e9cd 4606 	strd	r4, r6, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033ac:	f7fe f8a4 	bl	80014f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = BUTTON_Pin|FIRE_Pin;
 80033b0:	2342      	movs	r3, #66	; 0x42
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033b2:	a904      	add	r1, sp, #16
 80033b4:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033b6:	e9cd 3404 	strd	r3, r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ba:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033bc:	f7fe f89c 	bl	80014f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DO_RF_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80033c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80033c4:	4b0b      	ldr	r3, [pc, #44]	; (80033f4 <MX_GPIO_Init+0x10c>)
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(DO_RF_GPIO_Port, &GPIO_InitStruct);
 80033c6:	a904      	add	r1, sp, #16
 80033c8:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80033ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80033ce:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(DO_RF_GPIO_Port, &GPIO_InitStruct);
 80033d0:	f7fe f892 	bl	80014f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80033d4:	4622      	mov	r2, r4
 80033d6:	4621      	mov	r1, r4
 80033d8:	2028      	movs	r0, #40	; 0x28
 80033da:	f7fd ffed 	bl	80013b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80033de:	2028      	movs	r0, #40	; 0x28
 80033e0:	f7fe f81e 	bl	8001420 <HAL_NVIC_EnableIRQ>

}
 80033e4:	b009      	add	sp, #36	; 0x24
 80033e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80033ea:	bf00      	nop
 80033ec:	40021000 	.word	0x40021000
 80033f0:	40010c00 	.word	0x40010c00
 80033f4:	10110000 	.word	0x10110000
 80033f8:	40011000 	.word	0x40011000
 80033fc:	40010800 	.word	0x40010800

08003400 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8003400:	b508      	push	{r3, lr}

  hi2c2.Instance = I2C2;
 8003402:	480b      	ldr	r0, [pc, #44]	; (8003430 <MX_I2C2_Init+0x30>)
  hi2c2.Init.ClockSpeed = 100000;
 8003404:	4a0b      	ldr	r2, [pc, #44]	; (8003434 <MX_I2C2_Init+0x34>)
 8003406:	4b0c      	ldr	r3, [pc, #48]	; (8003438 <MX_I2C2_Init+0x38>)
 8003408:	e9c0 2300 	strd	r2, r3, [r0]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800340c:	2300      	movs	r3, #0
  hi2c2.Init.OwnAddress1 = 0;
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800340e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c2.Init.OwnAddress1 = 0;
 8003412:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003416:	e9c0 2304 	strd	r2, r3, [r0, #16]
  hi2c2.Init.OwnAddress2 = 0;
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800341a:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800341e:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003420:	f7fe fa86 	bl	8001930 <HAL_I2C_Init>
 8003424:	b118      	cbz	r0, 800342e <MX_I2C2_Init+0x2e>
  {
    Error_Handler();
  }

}
 8003426:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800342a:	f000 ba19 	b.w	8003860 <Error_Handler>
}
 800342e:	bd08      	pop	{r3, pc}
 8003430:	20000660 	.word	0x20000660
 8003434:	40005800 	.word	0x40005800
 8003438:	000186a0 	.word	0x000186a0

0800343c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800343c:	b510      	push	{r4, lr}
 800343e:	4604      	mov	r4, r0
 8003440:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003442:	2210      	movs	r2, #16
 8003444:	2100      	movs	r1, #0
 8003446:	a802      	add	r0, sp, #8
 8003448:	f001 f950 	bl	80046ec <memset>
  if(i2cHandle->Instance==I2C2)
 800344c:	6822      	ldr	r2, [r4, #0]
 800344e:	4b11      	ldr	r3, [pc, #68]	; (8003494 <HAL_I2C_MspInit+0x58>)
 8003450:	429a      	cmp	r2, r3
 8003452:	d11d      	bne.n	8003490 <HAL_I2C_MspInit+0x54>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003454:	4c10      	ldr	r4, [pc, #64]	; (8003498 <HAL_I2C_MspInit+0x5c>)
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003456:	f44f 6240 	mov.w	r2, #3072	; 0xc00
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800345a:	69a3      	ldr	r3, [r4, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800345c:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800345e:	f043 0308 	orr.w	r3, r3, #8
 8003462:	61a3      	str	r3, [r4, #24]
 8003464:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003466:	480d      	ldr	r0, [pc, #52]	; (800349c <HAL_I2C_MspInit+0x60>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003468:	f003 0308 	and.w	r3, r3, #8
 800346c:	9300      	str	r3, [sp, #0]
 800346e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003470:	2312      	movs	r3, #18
 8003472:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003476:	2303      	movs	r3, #3
 8003478:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800347a:	f7fe f83d 	bl	80014f8 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800347e:	69e3      	ldr	r3, [r4, #28]
 8003480:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003484:	61e3      	str	r3, [r4, #28]
 8003486:	69e3      	ldr	r3, [r4, #28]
 8003488:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800348c:	9301      	str	r3, [sp, #4]
 800348e:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8003490:	b006      	add	sp, #24
 8003492:	bd10      	pop	{r4, pc}
 8003494:	40005800 	.word	0x40005800
 8003498:	40021000 	.word	0x40021000
 800349c:	40010c00 	.word	0x40010c00

080034a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80034a0:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034a2:	2414      	movs	r4, #20
{
 80034a4:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034a6:	4622      	mov	r2, r4
 80034a8:	2100      	movs	r1, #0
 80034aa:	a80c      	add	r0, sp, #48	; 0x30
 80034ac:	f001 f91e 	bl	80046ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034b0:	4622      	mov	r2, r4
 80034b2:	eb0d 0004 	add.w	r0, sp, r4
 80034b6:	2100      	movs	r1, #0
 80034b8:	f001 f918 	bl	80046ec <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034bc:	2100      	movs	r1, #0
 80034be:	2210      	movs	r2, #16
 80034c0:	a801      	add	r0, sp, #4
 80034c2:	f001 f913 	bl	80046ec <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80034c6:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80034c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80034cc:	2205      	movs	r2, #5
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80034ce:	e9cd 4311 	strd	r4, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80034d2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80034d6:	2201      	movs	r2, #1
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80034d8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034dc:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80034de:	e9cd 220d 	strd	r2, r2, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80034e2:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034e4:	f7fe fb6e 	bl	8001bc4 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034e8:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80034ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034ee:	e9cd 3405 	strd	r3, r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80034f2:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80034f4:	4621      	mov	r1, r4
 80034f6:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80034f8:	e9cd 3207 	strd	r3, r2, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80034fc:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80034fe:	f7fe fd39 	bl	8001f74 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003502:	2103      	movs	r1, #3
 8003504:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003508:	e9cd 1301 	strd	r1, r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800350c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003510:	a801      	add	r0, sp, #4
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8003512:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003514:	f7fe fdea 	bl	80020ec <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8003518:	b014      	add	sp, #80	; 0x50
 800351a:	bd10      	pop	{r4, pc}

0800351c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	if(GPIO_Pin == DO_RF_Pin){
 800351c:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
{
 8003520:	b508      	push	{r3, lr}
	if(GPIO_Pin == DO_RF_Pin){
 8003522:	d114      	bne.n	800354e <HAL_GPIO_EXTI_Callback+0x32>
			ret = SX1278_LoRaRxPacket(&SX1278);
 8003524:	480a      	ldr	r0, [pc, #40]	; (8003550 <HAL_GPIO_EXTI_Callback+0x34>)
 8003526:	f7ff fe1b 	bl	8003160 <SX1278_LoRaRxPacket>
 800352a:	4b0a      	ldr	r3, [pc, #40]	; (8003554 <HAL_GPIO_EXTI_Callback+0x38>)
 800352c:	4602      	mov	r2, r0
 800352e:	6018      	str	r0, [r3, #0]
				 	if (ret > 0) {
 8003530:	b130      	cbz	r0, 8003540 <HAL_GPIO_EXTI_Callback+0x24>
				 		SX1278_read(&SX1278, (uint8_t *) buffer, ret);
 8003532:	4909      	ldr	r1, [pc, #36]	; (8003558 <HAL_GPIO_EXTI_Callback+0x3c>)
 8003534:	4806      	ldr	r0, [pc, #24]	; (8003550 <HAL_GPIO_EXTI_Callback+0x34>)
 8003536:	f7ff fe5d 	bl	80031f4 <SX1278_read>
					 	//printf("Zawarto pakietu (%d): %s\r\n", ret, buffer);
					 	flag_new_position = 1;
 800353a:	2201      	movs	r2, #1
 800353c:	4b07      	ldr	r3, [pc, #28]	; (800355c <HAL_GPIO_EXTI_Callback+0x40>)
 800353e:	601a      	str	r2, [r3, #0]
				 	}
				 	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8003540:	f44f 5100 	mov.w	r1, #8192	; 0x2000
		}
}
 8003544:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
				 	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8003548:	4805      	ldr	r0, [pc, #20]	; (8003560 <HAL_GPIO_EXTI_Callback+0x44>)
 800354a:	f7fe b8c0 	b.w	80016ce <HAL_GPIO_TogglePin>
}
 800354e:	bd08      	pop	{r3, pc}
 8003550:	20000708 	.word	0x20000708
 8003554:	20000820 	.word	0x20000820
 8003558:	200006c3 	.word	0x200006c3
 800355c:	20000214 	.word	0x20000214
 8003560:	40011000 	.word	0x40011000

08003564 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback( ADC_HandleTypeDef *hadc){
 8003564:	b508      	push	{r3, lr}
	if(hadc == &hadc1){
 8003566:	4b05      	ldr	r3, [pc, #20]	; (800357c <HAL_ADC_ConvCpltCallback+0x18>)
 8003568:	4283      	cmp	r3, r0
 800356a:	d106      	bne.n	800357a <HAL_ADC_ConvCpltCallback+0x16>
		adc_flag = 1;
 800356c:	2201      	movs	r2, #1
 800356e:	4b04      	ldr	r3, [pc, #16]	; (8003580 <HAL_ADC_ConvCpltCallback+0x1c>)
 8003570:	601a      	str	r2, [r3, #0]
		adc_value = HAL_ADC_GetValue(hadc);
 8003572:	f7fd fcd5 	bl	8000f20 <HAL_ADC_GetValue>
 8003576:	4b03      	ldr	r3, [pc, #12]	; (8003584 <HAL_ADC_ConvCpltCallback+0x20>)
 8003578:	6018      	str	r0, [r3, #0]
	}
}
 800357a:	bd08      	pop	{r3, pc}
 800357c:	20000630 	.word	0x20000630
 8003580:	200006b8 	.word	0x200006b8
 8003584:	200006bc 	.word	0x200006bc

08003588 <Beep>:
        HAL_Delay(time);
    }
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
}

void Beep(int time_delay){
 8003588:	b538      	push	{r3, r4, r5, lr}
 800358a:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 800358c:	4c07      	ldr	r4, [pc, #28]	; (80035ac <Beep+0x24>)
 800358e:	2201      	movs	r2, #1
 8003590:	2102      	movs	r1, #2
 8003592:	4620      	mov	r0, r4
 8003594:	f7fe f896 	bl	80016c4 <HAL_GPIO_WritePin>
	HAL_Delay(time_delay);
 8003598:	4628      	mov	r0, r5
 800359a:	f7fd fcaf 	bl	8000efc <HAL_Delay>
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 800359e:	4620      	mov	r0, r4
}
 80035a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 80035a4:	2200      	movs	r2, #0
 80035a6:	2102      	movs	r1, #2
 80035a8:	f7fe b88c 	b.w	80016c4 <HAL_GPIO_WritePin>
 80035ac:	40010800 	.word	0x40010800

080035b0 <main>:
{
 80035b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035b4:	b097      	sub	sp, #92	; 0x5c
  HAL_Init();
 80035b6:	f7fd fc7d 	bl	8000eb4 <HAL_Init>
  SystemClock_Config();
 80035ba:	f7ff ff71 	bl	80034a0 <SystemClock_Config>
  MX_GPIO_Init();
 80035be:	f7ff fe93 	bl	80032e8 <MX_GPIO_Init>
  MX_ADC1_Init();
 80035c2:	f7ff fe33 	bl	800322c <MX_ADC1_Init>
  MX_SPI1_Init();
 80035c6:	f000 f981 	bl	80038cc <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80035ca:	f000 ffab 	bl	8004524 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 80035ce:	f7ff ff17 	bl	8003400 <MX_I2C2_Init>
  MX_RTC_Init();
 80035d2:	f000 f947 	bl	8003864 <MX_RTC_Init>
  HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80035d6:	2200      	movs	r2, #0
 80035d8:	2023      	movs	r0, #35	; 0x23
 80035da:	4611      	mov	r1, r2
 80035dc:	f7fd feec 	bl	80013b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80035e0:	2023      	movs	r0, #35	; 0x23
 80035e2:	f7fd ff1d 	bl	8001420 <HAL_NVIC_EnableIRQ>
  HAL_ADC_Start_IT(&hadc1);
 80035e6:	4886      	ldr	r0, [pc, #536]	; (8003800 <main+0x250>)
 80035e8:	f7fd fdca 	bl	8001180 <HAL_ADC_Start_IT>
  ssd1306_Init();
 80035ec:	f000 fafc 	bl	8003be8 <ssd1306_Init>
  ssd1306_Print_initial_screen();
 80035f0:	f000 feb2 	bl	8004358 <ssd1306_Print_initial_screen>
  HAL_Delay(2000);
 80035f4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80035f8:	f7fd fc80 	bl	8000efc <HAL_Delay>
	SX1278_hw.dio0.pin = DO_RF_Pin;
 80035fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
	SX1278_hw.dio0.port = DO_RF_GPIO_Port;
 8003600:	4b80      	ldr	r3, [pc, #512]	; (8003804 <main+0x254>)
	SX1278_hw.dio0.pin = DO_RF_Pin;
 8003602:	4a81      	ldr	r2, [pc, #516]	; (8003808 <main+0x258>)
	SX1278.hw = &SX1278_hw;
 8003604:	4d81      	ldr	r5, [pc, #516]	; (800380c <main+0x25c>)
	SX1278_hw.dio0.pin = DO_RF_Pin;
 8003606:	e9c3 1202 	strd	r1, r2, [r3, #8]
	SX1278_hw.reset.port = RST_RF_GPIO_Port;
 800360a:	605a      	str	r2, [r3, #4]
	SX1278_hw.nss.port = CS_RF_GPIO_Port;
 800360c:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
	SX1278_hw.reset.pin = RST_RF_Pin;
 8003610:	2201      	movs	r2, #1
	SX1278_hw.nss.port = CS_RF_GPIO_Port;
 8003612:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 8003616:	6159      	str	r1, [r3, #20]
	SX1278_hw.nss.pin = CS_RF_Pin;
 8003618:	f44f 4100 	mov.w	r1, #32768	; 0x8000
	SX1278_hw.reset.pin = RST_RF_Pin;
 800361c:	601a      	str	r2, [r3, #0]
	SX1278_hw.spi = &hspi1;
 800361e:	4a7c      	ldr	r2, [pc, #496]	; (8003810 <main+0x260>)
	SX1278_hw.nss.pin = CS_RF_Pin;
 8003620:	6119      	str	r1, [r3, #16]
	SX1278_hw.spi = &hspi1;
 8003622:	619a      	str	r2, [r3, #24]
	SX1278.hw = &SX1278_hw;
 8003624:	602b      	str	r3, [r5, #0]
	SX1278_begin(&SX1278, 868E6, SX1278_POWER_20DBM, SX1278_LORA_SF_8, SX1278_LORA_BW_125KHZ, 10);
 8003626:	220a      	movs	r2, #10
 8003628:	2307      	movs	r3, #7
 800362a:	2400      	movs	r4, #0
 800362c:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8003630:	2302      	movs	r3, #2
 8003632:	4628      	mov	r0, r5
 8003634:	e9cd 4300 	strd	r4, r3, [sp]
 8003638:	a36b      	add	r3, pc, #428	; (adr r3, 80037e8 <main+0x238>)
 800363a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800363e:	f7ff fdbd 	bl	80031bc <SX1278_begin>
	ret = SX1278_LoRaEntryRx(&SX1278, 16, 2000);
 8003642:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003646:	2110      	movs	r1, #16
 8003648:	4628      	mov	r0, r5
 800364a:	f7ff fd3d 	bl	80030c8 <SX1278_LoRaEntryRx>
	float V_Bat = 0.0;
 800364e:	2700      	movs	r7, #0
	char str_lat[]="00000000", str_lon[]= "00000000", str_alt[]= "000000", str_vel[]= "0000";
 8003650:	4a70      	ldr	r2, [pc, #448]	; (8003814 <main+0x264>)
	ret = SX1278_LoRaEntryRx(&SX1278, 16, 2000);
 8003652:	4b71      	ldr	r3, [pc, #452]	; (8003818 <main+0x268>)
	char str_lat[]="00000000", str_lon[]= "00000000", str_alt[]= "000000", str_vel[]= "0000";
 8003654:	6851      	ldr	r1, [r2, #4]
	ret = SX1278_LoRaEntryRx(&SX1278, 16, 2000);
 8003656:	6018      	str	r0, [r3, #0]
	char str_lat[]="00000000", str_lon[]= "00000000", str_alt[]= "000000", str_vel[]= "0000";
 8003658:	6810      	ldr	r0, [r2, #0]
 800365a:	ab10      	add	r3, sp, #64	; 0x40
 800365c:	c303      	stmia	r3!, {r0, r1}
 800365e:	7a12      	ldrb	r2, [r2, #8]
		if(flag_new_position){
 8003660:	f8df 81e0 	ldr.w	r8, [pc, #480]	; 8003844 <main+0x294>
	char str_lat[]="00000000", str_lon[]= "00000000", str_alt[]= "000000", str_vel[]= "0000";
 8003664:	701a      	strb	r2, [r3, #0]
 8003666:	ab13      	add	r3, sp, #76	; 0x4c
 8003668:	c303      	stmia	r3!, {r0, r1}
 800366a:	701a      	strb	r2, [r3, #0]
 800366c:	4b6b      	ldr	r3, [pc, #428]	; (800381c <main+0x26c>)
 800366e:	f10d 0940 	add.w	r9, sp, #64	; 0x40
 8003672:	6818      	ldr	r0, [r3, #0]
 8003674:	889a      	ldrh	r2, [r3, #4]
 8003676:	799b      	ldrb	r3, [r3, #6]
 8003678:	900e      	str	r0, [sp, #56]	; 0x38
 800367a:	f88d 303e 	strb.w	r3, [sp, #62]	; 0x3e
 800367e:	4b68      	ldr	r3, [pc, #416]	; (8003820 <main+0x270>)
 8003680:	f8ad 203c 	strh.w	r2, [sp, #60]	; 0x3c
 8003684:	6818      	ldr	r0, [r3, #0]
 8003686:	791b      	ldrb	r3, [r3, #4]
 8003688:	900c      	str	r0, [sp, #48]	; 0x30
 800368a:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 800368e:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
		if(flag_new_position){
 8003692:	f8d8 3000 	ldr.w	r3, [r8]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d07e      	beq.n	8003798 <main+0x1e8>
				str_lat[c] = buffer[position + c - 1];
 800369a:	4b62      	ldr	r3, [pc, #392]	; (8003824 <main+0x274>)
			flag_new_position = 0;
 800369c:	2200      	movs	r2, #0
 800369e:	4618      	mov	r0, r3
 80036a0:	f8c8 2000 	str.w	r2, [r8]
				str_lat[c] = buffer[position + c - 1];
 80036a4:	18d1      	adds	r1, r2, r3
 80036a6:	7889      	ldrb	r1, [r1, #2]
 80036a8:	f809 1002 	strb.w	r1, [r9, r2]
				c++;
 80036ac:	3201      	adds	r2, #1
			while (c < length) {
 80036ae:	2a08      	cmp	r2, #8
 80036b0:	d1f8      	bne.n	80036a4 <main+0xf4>
			str_lat[c] = '\0';
 80036b2:	2200      	movs	r2, #0
 80036b4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
				str_lon[c] = buffer[position + c - 1];
 80036b8:	1881      	adds	r1, r0, r2
 80036ba:	7ac9      	ldrb	r1, [r1, #11]
 80036bc:	f80a 1002 	strb.w	r1, [sl, r2]
				c++;
 80036c0:	3201      	adds	r2, #1
			while (c < length) {
 80036c2:	2a08      	cmp	r2, #8
 80036c4:	d1f8      	bne.n	80036b8 <main+0x108>
			str_lon[c] = '\0';
 80036c6:	2400      	movs	r4, #0
				str_alt[c] = buffer[position + c - 1];
 80036c8:	7d1a      	ldrb	r2, [r3, #20]
			sscanf(str_lat,"%f",&lat);
 80036ca:	4957      	ldr	r1, [pc, #348]	; (8003828 <main+0x278>)
				str_alt[c] = buffer[position + c - 1];
 80036cc:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
 80036d0:	7d5a      	ldrb	r2, [r3, #21]
			sscanf(str_lat,"%f",&lat);
 80036d2:	4648      	mov	r0, r9
				str_alt[c] = buffer[position + c - 1];
 80036d4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
 80036d8:	7d9a      	ldrb	r2, [r3, #22]
			str_lon[c] = '\0';
 80036da:	f88d 4054 	strb.w	r4, [sp, #84]	; 0x54
				str_alt[c] = buffer[position + c - 1];
 80036de:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
 80036e2:	7dda      	ldrb	r2, [r3, #23]
			str_alt[c] = '\0';
 80036e4:	f88d 403d 	strb.w	r4, [sp, #61]	; 0x3d
				str_alt[c] = buffer[position + c - 1];
 80036e8:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
 80036ec:	7e1a      	ldrb	r2, [r3, #24]
			str_vel[c] = '\0';
 80036ee:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
				str_alt[c] = buffer[position + c - 1];
 80036f2:	f88d 203c 	strb.w	r2, [sp, #60]	; 0x3c
				str_vel[c] = buffer[position + c - 1];
 80036f6:	7e9a      	ldrb	r2, [r3, #26]
			HAL_RTC_GetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN);
 80036f8:	4d4c      	ldr	r5, [pc, #304]	; (800382c <main+0x27c>)
				str_vel[c] = buffer[position + c - 1];
 80036fa:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
 80036fe:	7eda      	ldrb	r2, [r3, #27]
			HAL_RTC_GetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN);
 8003700:	4e4b      	ldr	r6, [pc, #300]	; (8003830 <main+0x280>)
				str_vel[c] = buffer[position + c - 1];
 8003702:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
 8003706:	7f1a      	ldrb	r2, [r3, #28]
 8003708:	7f5b      	ldrb	r3, [r3, #29]
 800370a:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
			sscanf(str_lat,"%f",&lat);
 800370e:	aa08      	add	r2, sp, #32
				str_vel[c] = buffer[position + c - 1];
 8003710:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
			sscanf(str_lat,"%f",&lat);
 8003714:	f001 fe5e 	bl	80053d4 <siscanf>
			sscanf(str_lon,"%f",&lon);
 8003718:	aa09      	add	r2, sp, #36	; 0x24
 800371a:	4943      	ldr	r1, [pc, #268]	; (8003828 <main+0x278>)
 800371c:	4650      	mov	r0, sl
 800371e:	f001 fe59 	bl	80053d4 <siscanf>
			sscanf(str_alt,"%f",&alt);
 8003722:	aa0a      	add	r2, sp, #40	; 0x28
 8003724:	4940      	ldr	r1, [pc, #256]	; (8003828 <main+0x278>)
 8003726:	a80e      	add	r0, sp, #56	; 0x38
 8003728:	f001 fe54 	bl	80053d4 <siscanf>
			sscanf(str_vel,"%f",&vel);
 800372c:	aa0b      	add	r2, sp, #44	; 0x2c
 800372e:	493e      	ldr	r1, [pc, #248]	; (8003828 <main+0x278>)
 8003730:	a80c      	add	r0, sp, #48	; 0x30
 8003732:	f001 fe4f 	bl	80053d4 <siscanf>
			int rssi = SX1278_RSSI_LoRa(&SX1278);
 8003736:	4835      	ldr	r0, [pc, #212]	; (800380c <main+0x25c>)
 8003738:	f7ff fd74 	bl	8003224 <SX1278_RSSI_LoRa>
 800373c:	4683      	mov	fp, r0
			int snr = SX1278_SNR_LoRa(&SX1278);
 800373e:	4833      	ldr	r0, [pc, #204]	; (800380c <main+0x25c>)
 8003740:	f7ff fd69 	bl	8003216 <SX1278_SNR_LoRa>
			HAL_RTC_GetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN);
 8003744:	4622      	mov	r2, r4
			int snr = SX1278_SNR_LoRa(&SX1278);
 8003746:	9007      	str	r0, [sp, #28]
			HAL_RTC_GetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN);
 8003748:	4629      	mov	r1, r5
 800374a:	483a      	ldr	r0, [pc, #232]	; (8003834 <main+0x284>)
 800374c:	f7fe fe66 	bl	800241c <HAL_RTC_GetTime>
			HAL_RTC_GetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN);
 8003750:	4622      	mov	r2, r4
 8003752:	4631      	mov	r1, r6
 8003754:	4837      	ldr	r0, [pc, #220]	; (8003834 <main+0x284>)
 8003756:	f7fe ff17 	bl	8002588 <HAL_RTC_GetDate>
			ssd1306_Print(lat, lon, alt, vel, V_Bat, rssi, snr, RtcTime.Hours, RtcTime.Minutes, RtcTime.Seconds);
 800375a:	78aa      	ldrb	r2, [r5, #2]
			int snr = SX1278_SNR_LoRa(&SX1278);
 800375c:	9b07      	ldr	r3, [sp, #28]
			ssd1306_Print(lat, lon, alt, vel, V_Bat, rssi, snr, RtcTime.Hours, RtcTime.Minutes, RtcTime.Seconds);
 800375e:	9205      	str	r2, [sp, #20]
 8003760:	786a      	ldrb	r2, [r5, #1]
 8003762:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003764:	9204      	str	r2, [sp, #16]
 8003766:	782a      	ldrb	r2, [r5, #0]
 8003768:	9808      	ldr	r0, [sp, #32]
 800376a:	9203      	str	r2, [sp, #12]
			int rssi = SX1278_RSSI_LoRa(&SX1278);
 800376c:	e9cd b301 	strd	fp, r3, [sp, #4]
			ssd1306_Print(lat, lon, alt, vel, V_Bat, rssi, snr, RtcTime.Hours, RtcTime.Minutes, RtcTime.Seconds);
 8003770:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003772:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003774:	9700      	str	r7, [sp, #0]
 8003776:	f000 fb8f 	bl	8003e98 <ssd1306_Print>
			printf("Date: %02d.%02d.20%02d Time: %02d:%02d:%02d\n\r", RtcDate.Date, RtcDate.Month, RtcDate.Year, RtcTime.Hours, RtcTime.Minutes, RtcTime.Seconds);
 800377a:	78a8      	ldrb	r0, [r5, #2]
 800377c:	78f3      	ldrb	r3, [r6, #3]
 800377e:	9002      	str	r0, [sp, #8]
 8003780:	7868      	ldrb	r0, [r5, #1]
 8003782:	7872      	ldrb	r2, [r6, #1]
 8003784:	9001      	str	r0, [sp, #4]
 8003786:	7828      	ldrb	r0, [r5, #0]
 8003788:	78b1      	ldrb	r1, [r6, #2]
 800378a:	9000      	str	r0, [sp, #0]
 800378c:	482a      	ldr	r0, [pc, #168]	; (8003838 <main+0x288>)
 800378e:	f001 fde5 	bl	800535c <iprintf>
			Beep(2);
 8003792:	2002      	movs	r0, #2
 8003794:	f7ff fef8 	bl	8003588 <Beep>
		  if (adc_flag == 1 ){
 8003798:	4b28      	ldr	r3, [pc, #160]	; (800383c <main+0x28c>)
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	2a01      	cmp	r2, #1
 800379e:	d115      	bne.n	80037cc <main+0x21c>
			  adc_flag=0;
 80037a0:	2200      	movs	r2, #0
 80037a2:	601a      	str	r2, [r3, #0]
			  V_Bat = adc_value * (4.2/4096) *1.33;
 80037a4:	4b26      	ldr	r3, [pc, #152]	; (8003840 <main+0x290>)
 80037a6:	6818      	ldr	r0, [r3, #0]
 80037a8:	f7fc fe2c 	bl	8000404 <__aeabi_i2d>
 80037ac:	a310      	add	r3, pc, #64	; (adr r3, 80037f0 <main+0x240>)
 80037ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037b2:	f7fc fe91 	bl	80004d8 <__aeabi_dmul>
 80037b6:	a310      	add	r3, pc, #64	; (adr r3, 80037f8 <main+0x248>)
 80037b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037bc:	f7fc fe8c 	bl	80004d8 <__aeabi_dmul>
 80037c0:	f7fd f982 	bl	8000ac8 <__aeabi_d2f>
 80037c4:	4607      	mov	r7, r0
			  HAL_ADC_Start_IT(&hadc1);
 80037c6:	480e      	ldr	r0, [pc, #56]	; (8003800 <main+0x250>)
 80037c8:	f7fd fcda 	bl	8001180 <HAL_ADC_Start_IT>
		watchdog++;
 80037cc:	3401      	adds	r4, #1
		HAL_Delay(100);
 80037ce:	2064      	movs	r0, #100	; 0x64
 80037d0:	f7fd fb94 	bl	8000efc <HAL_Delay>
		if(watchdog >= 50){
 80037d4:	2c31      	cmp	r4, #49	; 0x31
 80037d6:	f77f af5c 	ble.w	8003692 <main+0xe2>
			ssd1306_Print_No_Signal(V_Bat);
 80037da:	4638      	mov	r0, r7
 80037dc:	f000 fd04 	bl	80041e8 <ssd1306_Print_No_Signal>
			Beep(200);
 80037e0:	20c8      	movs	r0, #200	; 0xc8
 80037e2:	f7ff fed1 	bl	8003588 <Beep>
 80037e6:	e754      	b.n	8003692 <main+0xe2>
 80037e8:	33bca100 	.word	0x33bca100
 80037ec:	00000000 	.word	0x00000000
 80037f0:	cccccccd 	.word	0xcccccccd
 80037f4:	3f50cccc 	.word	0x3f50cccc
 80037f8:	147ae148 	.word	0x147ae148
 80037fc:	3ff547ae 	.word	0x3ff547ae
 8003800:	20000630 	.word	0x20000630
 8003804:	20000824 	.word	0x20000824
 8003808:	40010c00 	.word	0x40010c00
 800380c:	20000708 	.word	0x20000708
 8003810:	20000854 	.word	0x20000854
 8003814:	080093da 	.word	0x080093da
 8003818:	20000820 	.word	0x20000820
 800381c:	080093dc 	.word	0x080093dc
 8003820:	080093de 	.word	0x080093de
 8003824:	200006c3 	.word	0x200006c3
 8003828:	080093a9 	.word	0x080093a9
 800382c:	200006c0 	.word	0x200006c0
 8003830:	20000703 	.word	0x20000703
 8003834:	20000840 	.word	0x20000840
 8003838:	080093ac 	.word	0x080093ac
 800383c:	200006b8 	.word	0x200006b8
 8003840:	200006bc 	.word	0x200006bc
 8003844:	20000214 	.word	0x20000214

08003848 <_write>:

int _write(int file, char *ptr, int len){
 8003848:	b510      	push	{r4, lr}
 800384a:	4614      	mov	r4, r2
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, 50);
 800384c:	2332      	movs	r3, #50	; 0x32
 800384e:	b292      	uxth	r2, r2
 8003850:	4802      	ldr	r0, [pc, #8]	; (800385c <_write+0x14>)
 8003852:	f7ff fa5f 	bl	8002d14 <HAL_UART_Transmit>
    return len;
}
 8003856:	4620      	mov	r0, r4
 8003858:	bd10      	pop	{r4, pc}
 800385a:	bf00      	nop
 800385c:	200008ac 	.word	0x200008ac

08003860 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003860:	4770      	bx	lr
	...

08003864 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003864:	b508      	push	{r3, lr}
  RTC_DateTypeDef DateToUpdate = {0};

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8003866:	f04f 33ff 	mov.w	r3, #4294967295
  hrtc.Instance = RTC;
 800386a:	4807      	ldr	r0, [pc, #28]	; (8003888 <MX_RTC_Init+0x24>)
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 800386c:	4a07      	ldr	r2, [pc, #28]	; (800388c <MX_RTC_Init+0x28>)
 800386e:	e9c0 2300 	strd	r2, r3, [r0]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 8003872:	2300      	movs	r3, #0
 8003874:	6083      	str	r3, [r0, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003876:	f7fe fecf 	bl	8002618 <HAL_RTC_Init>
 800387a:	b118      	cbz	r0, 8003884 <MX_RTC_Init+0x20>
  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK)
  {
    Error_Handler();
  }

}
 800387c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003880:	f7ff bfee 	b.w	8003860 <Error_Handler>
}
 8003884:	bd08      	pop	{r3, pc}
 8003886:	bf00      	nop
 8003888:	20000840 	.word	0x20000840
 800388c:	40002800 	.word	0x40002800

08003890 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8003890:	b507      	push	{r0, r1, r2, lr}

  if(rtcHandle->Instance==RTC)
 8003892:	4b0b      	ldr	r3, [pc, #44]	; (80038c0 <HAL_RTC_MspInit+0x30>)
 8003894:	6802      	ldr	r2, [r0, #0]
 8003896:	429a      	cmp	r2, r3
 8003898:	d10e      	bne.n	80038b8 <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 800389a:	f7fe f97d 	bl	8001b98 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 800389e:	4b09      	ldr	r3, [pc, #36]	; (80038c4 <HAL_RTC_MspInit+0x34>)
 80038a0:	69da      	ldr	r2, [r3, #28]
 80038a2:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80038a6:	61da      	str	r2, [r3, #28]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80038a8:	2201      	movs	r2, #1
    __HAL_RCC_BKP_CLK_ENABLE();
 80038aa:	69db      	ldr	r3, [r3, #28]
 80038ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038b0:	9301      	str	r3, [sp, #4]
 80038b2:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_RTC_ENABLE();
 80038b4:	4b04      	ldr	r3, [pc, #16]	; (80038c8 <HAL_RTC_MspInit+0x38>)
 80038b6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80038b8:	b003      	add	sp, #12
 80038ba:	f85d fb04 	ldr.w	pc, [sp], #4
 80038be:	bf00      	nop
 80038c0:	40002800 	.word	0x40002800
 80038c4:	40021000 	.word	0x40021000
 80038c8:	4242043c 	.word	0x4242043c

080038cc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80038cc:	b508      	push	{r3, lr}

  hspi1.Instance = SPI1;
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80038ce:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi1.Instance = SPI1;
 80038d2:	480d      	ldr	r0, [pc, #52]	; (8003908 <MX_SPI1_Init+0x3c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80038d4:	4a0d      	ldr	r2, [pc, #52]	; (800390c <MX_SPI1_Init+0x40>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80038d6:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80038da:	e9c0 2300 	strd	r2, r3, [r0]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80038de:	2300      	movs	r3, #0
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80038e0:	2208      	movs	r2, #8
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80038e2:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80038e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80038ea:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038ee:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80038f0:	230a      	movs	r3, #10
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80038f2:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 80038f6:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80038f8:	f7fe ff27 	bl	800274a <HAL_SPI_Init>
 80038fc:	b118      	cbz	r0, 8003906 <MX_SPI1_Init+0x3a>
  {
    Error_Handler();
  }

}
 80038fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003902:	f7ff bfad 	b.w	8003860 <Error_Handler>
}
 8003906:	bd08      	pop	{r3, pc}
 8003908:	20000854 	.word	0x20000854
 800390c:	40013000 	.word	0x40013000

08003910 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003910:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003912:	2410      	movs	r4, #16
{
 8003914:	4605      	mov	r5, r0
 8003916:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003918:	4622      	mov	r2, r4
 800391a:	2100      	movs	r1, #0
 800391c:	a802      	add	r0, sp, #8
 800391e:	f000 fee5 	bl	80046ec <memset>
  if(spiHandle->Instance==SPI1)
 8003922:	682a      	ldr	r2, [r5, #0]
 8003924:	4b18      	ldr	r3, [pc, #96]	; (8003988 <HAL_SPI_MspInit+0x78>)
 8003926:	429a      	cmp	r2, r3
 8003928:	d12c      	bne.n	8003984 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800392a:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 800392e:	699a      	ldr	r2, [r3, #24]
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SCK_RF_Pin|MOSI_RF_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003930:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003932:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003936:	619a      	str	r2, [r3, #24]
 8003938:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800393a:	4814      	ldr	r0, [pc, #80]	; (800398c <HAL_SPI_MspInit+0x7c>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 800393c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003940:	9200      	str	r2, [sp, #0]
 8003942:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003944:	699a      	ldr	r2, [r3, #24]
 8003946:	f042 0208 	orr.w	r2, r2, #8
 800394a:	619a      	str	r2, [r3, #24]
 800394c:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800394e:	2228      	movs	r2, #40	; 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003950:	f003 0308 	and.w	r3, r3, #8
 8003954:	9301      	str	r3, [sp, #4]
 8003956:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003958:	2302      	movs	r3, #2
 800395a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800395e:	2303      	movs	r3, #3
 8003960:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003962:	f7fd fdc9 	bl	80014f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MISO_RF_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003966:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(MISO_RF_GPIO_Port, &GPIO_InitStruct);
 8003968:	a902      	add	r1, sp, #8
 800396a:	4808      	ldr	r0, [pc, #32]	; (800398c <HAL_SPI_MspInit+0x7c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800396c:	e9cd 3303 	strd	r3, r3, [sp, #12]
    GPIO_InitStruct.Pin = MISO_RF_Pin;
 8003970:	9402      	str	r4, [sp, #8]
    HAL_GPIO_Init(MISO_RF_GPIO_Port, &GPIO_InitStruct);
 8003972:	f7fd fdc1 	bl	80014f8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8003976:	4a06      	ldr	r2, [pc, #24]	; (8003990 <HAL_SPI_MspInit+0x80>)
 8003978:	6853      	ldr	r3, [r2, #4]
 800397a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800397e:	f043 0301 	orr.w	r3, r3, #1
 8003982:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003984:	b007      	add	sp, #28
 8003986:	bd30      	pop	{r4, r5, pc}
 8003988:	40013000 	.word	0x40013000
 800398c:	40010c00 	.word	0x40010c00
 8003990:	40010000 	.word	0x40010000
 8003994:	00000000 	.word	0x00000000

08003998 <ftoa>:
	0.0000000005,		// 9
	0.00000000005		// 10
};

char * ftoa(double f, char * buf, int precision)
{
 8003998:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800399c:	461c      	mov	r4, r3
	char * p1;
	char c;
	long intPart;

	// check precision bounds
	if (precision > MAX_PRECISION)
 800399e:	2c0a      	cmp	r4, #10
{
 80039a0:	4692      	mov	sl, r2
 80039a2:	4607      	mov	r7, r0
 80039a4:	460e      	mov	r6, r1
		precision = MAX_PRECISION;

	// sign stuff
	if (f < 0)
 80039a6:	f04f 0200 	mov.w	r2, #0
 80039aa:	f04f 0300 	mov.w	r3, #0
	if (precision > MAX_PRECISION)
 80039ae:	f300 80b1 	bgt.w	8003b14 <ftoa+0x17c>
	if (f < 0)
 80039b2:	f7fd f803 	bl	80009bc <__aeabi_dcmplt>
 80039b6:	2800      	cmp	r0, #0
 80039b8:	d063      	beq.n	8003a82 <ftoa+0xea>
	{
		f = -f;
		*ptr++ = '-';
 80039ba:	232d      	movs	r3, #45	; 0x2d
		f = -f;
 80039bc:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
		*ptr++ = '-';
 80039c0:	f10a 0801 	add.w	r8, sl, #1
 80039c4:	f88a 3000 	strb.w	r3, [sl]
	}

	if (precision < 0)  // negative precision == automatic precision guess
 80039c8:	2c00      	cmp	r4, #0
 80039ca:	da5c      	bge.n	8003a86 <ftoa+0xee>
	{
		if (f < 1.0) precision = 6;
 80039cc:	2200      	movs	r2, #0
 80039ce:	4b5a      	ldr	r3, [pc, #360]	; (8003b38 <ftoa+0x1a0>)
 80039d0:	4638      	mov	r0, r7
 80039d2:	4631      	mov	r1, r6
 80039d4:	f7fc fff2 	bl	80009bc <__aeabi_dcmplt>
 80039d8:	2800      	cmp	r0, #0
 80039da:	d161      	bne.n	8003aa0 <ftoa+0x108>
		else if (f < 10.0) precision = 5;
 80039dc:	2200      	movs	r2, #0
 80039de:	4b57      	ldr	r3, [pc, #348]	; (8003b3c <ftoa+0x1a4>)
 80039e0:	4638      	mov	r0, r7
 80039e2:	4631      	mov	r1, r6
 80039e4:	f7fc ffea 	bl	80009bc <__aeabi_dcmplt>
 80039e8:	2800      	cmp	r0, #0
 80039ea:	d15b      	bne.n	8003aa4 <ftoa+0x10c>
		else if (f < 100.0) precision = 4;
 80039ec:	2200      	movs	r2, #0
 80039ee:	4b54      	ldr	r3, [pc, #336]	; (8003b40 <ftoa+0x1a8>)
 80039f0:	4638      	mov	r0, r7
 80039f2:	4631      	mov	r1, r6
 80039f4:	f7fc ffe2 	bl	80009bc <__aeabi_dcmplt>
 80039f8:	2800      	cmp	r0, #0
 80039fa:	d155      	bne.n	8003aa8 <ftoa+0x110>
		else if (f < 1000.0) precision = 3;
 80039fc:	2200      	movs	r2, #0
 80039fe:	4b51      	ldr	r3, [pc, #324]	; (8003b44 <ftoa+0x1ac>)
 8003a00:	4638      	mov	r0, r7
 8003a02:	4631      	mov	r1, r6
 8003a04:	f7fc ffda 	bl	80009bc <__aeabi_dcmplt>
 8003a08:	2800      	cmp	r0, #0
 8003a0a:	d14f      	bne.n	8003aac <ftoa+0x114>
		else if (f < 10000.0) precision = 2;
 8003a0c:	a346      	add	r3, pc, #280	; (adr r3, 8003b28 <ftoa+0x190>)
 8003a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a12:	4638      	mov	r0, r7
 8003a14:	4631      	mov	r1, r6
 8003a16:	f7fc ffd1 	bl	80009bc <__aeabi_dcmplt>
 8003a1a:	2800      	cmp	r0, #0
 8003a1c:	d148      	bne.n	8003ab0 <ftoa+0x118>
		else if (f < 100000.0) precision = 1;
 8003a1e:	a344      	add	r3, pc, #272	; (adr r3, 8003b30 <ftoa+0x198>)
 8003a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a24:	4638      	mov	r0, r7
 8003a26:	4631      	mov	r1, r6
 8003a28:	f7fc ffc8 	bl	80009bc <__aeabi_dcmplt>
 8003a2c:	2800      	cmp	r0, #0
 8003a2e:	d141      	bne.n	8003ab4 <ftoa+0x11c>
		else precision = 0;
 8003a30:	4604      	mov	r4, r0
	// round value according the precision
	if (precision)
		f += rounders[precision];

	// integer part...
	intPart = f;
 8003a32:	4638      	mov	r0, r7
 8003a34:	4631      	mov	r1, r6
 8003a36:	f7fc ffff 	bl	8000a38 <__aeabi_d2iz>
	f -= intPart;

	if (!intPart)
 8003a3a:	2800      	cmp	r0, #0
 8003a3c:	d13c      	bne.n	8003ab8 <ftoa+0x120>
		*ptr++ = '0';
 8003a3e:	2330      	movs	r3, #48	; 0x30
 8003a40:	f108 0501 	add.w	r5, r8, #1
 8003a44:	f888 3000 	strb.w	r3, [r8]
		// restore end pos
		ptr = p1;
	}

	// decimal part
	if (precision)
 8003a48:	b19c      	cbz	r4, 8003a72 <ftoa+0xda>
	f -= intPart;
 8003a4a:	f7fc fcdb 	bl	8000404 <__aeabi_i2d>
 8003a4e:	460b      	mov	r3, r1
 8003a50:	4602      	mov	r2, r0
 8003a52:	4631      	mov	r1, r6
 8003a54:	4638      	mov	r0, r7
 8003a56:	f7fc fb87 	bl	8000168 <__aeabi_dsub>
	{
		// place decimal point
		*ptr++ = '.';
 8003a5a:	232e      	movs	r3, #46	; 0x2e
 8003a5c:	46ab      	mov	fp, r5

		// convert
		while (precision--)
		{
			f *= 10.0;
 8003a5e:	2600      	movs	r6, #0
		*ptr++ = '.';
 8003a60:	702b      	strb	r3, [r5, #0]
			f *= 10.0;
 8003a62:	4f36      	ldr	r7, [pc, #216]	; (8003b3c <ftoa+0x1a4>)
 8003a64:	192b      	adds	r3, r5, r4
 8003a66:	9301      	str	r3, [sp, #4]
		while (precision--)
 8003a68:	9b01      	ldr	r3, [sp, #4]
 8003a6a:	455b      	cmp	r3, fp
 8003a6c:	d13c      	bne.n	8003ae8 <ftoa+0x150>
 8003a6e:	3401      	adds	r4, #1
 8003a70:	4425      	add	r5, r4
			f -= c;
		}
	}

	// terminating zero
	*ptr = 0;
 8003a72:	2300      	movs	r3, #0

	return buf;
}
 8003a74:	4650      	mov	r0, sl
	*ptr = 0;
 8003a76:	702b      	strb	r3, [r5, #0]
}
 8003a78:	b003      	add	sp, #12
 8003a7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		precision = MAX_PRECISION;
 8003a7e:	240a      	movs	r4, #10
 8003a80:	e79b      	b.n	80039ba <ftoa+0x22>
 8003a82:	46d0      	mov	r8, sl
 8003a84:	e7a0      	b.n	80039c8 <ftoa+0x30>
	if (precision)
 8003a86:	d0d4      	beq.n	8003a32 <ftoa+0x9a>
		f += rounders[precision];
 8003a88:	4b2f      	ldr	r3, [pc, #188]	; (8003b48 <ftoa+0x1b0>)
 8003a8a:	4638      	mov	r0, r7
 8003a8c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003a90:	4631      	mov	r1, r6
 8003a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a96:	f7fc fb69 	bl	800016c <__adddf3>
 8003a9a:	4607      	mov	r7, r0
 8003a9c:	460e      	mov	r6, r1
 8003a9e:	e7c8      	b.n	8003a32 <ftoa+0x9a>
		if (f < 1.0) precision = 6;
 8003aa0:	2406      	movs	r4, #6
 8003aa2:	e7f1      	b.n	8003a88 <ftoa+0xf0>
		else if (f < 10.0) precision = 5;
 8003aa4:	2405      	movs	r4, #5
 8003aa6:	e7ef      	b.n	8003a88 <ftoa+0xf0>
		else if (f < 100.0) precision = 4;
 8003aa8:	2404      	movs	r4, #4
 8003aaa:	e7ed      	b.n	8003a88 <ftoa+0xf0>
		else if (f < 1000.0) precision = 3;
 8003aac:	2403      	movs	r4, #3
 8003aae:	e7eb      	b.n	8003a88 <ftoa+0xf0>
		else if (f < 10000.0) precision = 2;
 8003ab0:	2402      	movs	r4, #2
 8003ab2:	e7e9      	b.n	8003a88 <ftoa+0xf0>
		else if (f < 100000.0) precision = 1;
 8003ab4:	2401      	movs	r4, #1
 8003ab6:	e7e7      	b.n	8003a88 <ftoa+0xf0>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	4645      	mov	r5, r8
			*p++ = '0' + intPart % 10;
 8003abc:	210a      	movs	r1, #10
 8003abe:	fb93 f2f1 	sdiv	r2, r3, r1
 8003ac2:	fb01 3312 	mls	r3, r1, r2, r3
 8003ac6:	3330      	adds	r3, #48	; 0x30
 8003ac8:	f805 3b01 	strb.w	r3, [r5], #1
		while (intPart)
 8003acc:	4613      	mov	r3, r2
 8003ace:	2a00      	cmp	r2, #0
 8003ad0:	d1f5      	bne.n	8003abe <ftoa+0x126>
			*p++ = '0' + intPart % 10;
 8003ad2:	462b      	mov	r3, r5
		while (p > ptr)
 8003ad4:	4598      	cmp	r8, r3
 8003ad6:	d2b7      	bcs.n	8003a48 <ftoa+0xb0>
			c = *--p;
 8003ad8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
			*p = *ptr;
 8003adc:	f898 1000 	ldrb.w	r1, [r8]
 8003ae0:	7019      	strb	r1, [r3, #0]
			*ptr++ = c;
 8003ae2:	f808 2b01 	strb.w	r2, [r8], #1
 8003ae6:	e7f5      	b.n	8003ad4 <ftoa+0x13c>
			f *= 10.0;
 8003ae8:	4632      	mov	r2, r6
 8003aea:	463b      	mov	r3, r7
 8003aec:	f7fc fcf4 	bl	80004d8 <__aeabi_dmul>
 8003af0:	4689      	mov	r9, r1
 8003af2:	4680      	mov	r8, r0
			c = f;
 8003af4:	f7fc ffc8 	bl	8000a88 <__aeabi_d2uiz>
 8003af8:	b2c0      	uxtb	r0, r0
			*ptr++ = '0' + c;
 8003afa:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8003afe:	f80b 3f01 	strb.w	r3, [fp, #1]!
			f -= c;
 8003b02:	f7fc fc7f 	bl	8000404 <__aeabi_i2d>
 8003b06:	4602      	mov	r2, r0
 8003b08:	460b      	mov	r3, r1
 8003b0a:	4640      	mov	r0, r8
 8003b0c:	4649      	mov	r1, r9
 8003b0e:	f7fc fb2b 	bl	8000168 <__aeabi_dsub>
 8003b12:	e7a9      	b.n	8003a68 <ftoa+0xd0>
	if (f < 0)
 8003b14:	f7fc ff52 	bl	80009bc <__aeabi_dcmplt>
 8003b18:	2800      	cmp	r0, #0
 8003b1a:	d1b0      	bne.n	8003a7e <ftoa+0xe6>
 8003b1c:	46d0      	mov	r8, sl
		precision = MAX_PRECISION;
 8003b1e:	240a      	movs	r4, #10
 8003b20:	e7b2      	b.n	8003a88 <ftoa+0xf0>
 8003b22:	bf00      	nop
 8003b24:	f3af 8000 	nop.w
 8003b28:	00000000 	.word	0x00000000
 8003b2c:	40c38800 	.word	0x40c38800
 8003b30:	00000000 	.word	0x00000000
 8003b34:	40f86a00 	.word	0x40f86a00
 8003b38:	3ff00000 	.word	0x3ff00000
 8003b3c:	40240000 	.word	0x40240000
 8003b40:	40590000 	.word	0x40590000
 8003b44:	408f4000 	.word	0x408f4000
 8003b48:	080093e8 	.word	0x080093e8

08003b4c <ssd1306_WriteCommand>:
void ssd1306_Reset(void) {
	/* for I2C - do nothing */
}

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003b4c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8003b4e:	2301      	movs	r3, #1
 8003b50:	f04f 31ff 	mov.w	r1, #4294967295
void ssd1306_WriteCommand(uint8_t byte) {
 8003b54:	aa06      	add	r2, sp, #24
 8003b56:	f802 0d01 	strb.w	r0, [r2, #-1]!
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8003b5a:	9200      	str	r2, [sp, #0]
 8003b5c:	e9cd 3101 	strd	r3, r1, [sp, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	2178      	movs	r1, #120	; 0x78
 8003b64:	4802      	ldr	r0, [pc, #8]	; (8003b70 <ssd1306_WriteCommand+0x24>)
 8003b66:	f7fd ff87 	bl	8001a78 <HAL_I2C_Mem_Write>
}
 8003b6a:	b007      	add	sp, #28
 8003b6c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003b70:	20000660 	.word	0x20000660

08003b74 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8003b74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8003b76:	f04f 33ff 	mov.w	r3, #4294967295
 8003b7a:	b289      	uxth	r1, r1
 8003b7c:	e9cd 0100 	strd	r0, r1, [sp]
 8003b80:	9302      	str	r3, [sp, #8]
 8003b82:	2240      	movs	r2, #64	; 0x40
 8003b84:	2301      	movs	r3, #1
 8003b86:	2178      	movs	r1, #120	; 0x78
 8003b88:	4802      	ldr	r0, [pc, #8]	; (8003b94 <ssd1306_WriteData+0x20>)
 8003b8a:	f7fd ff75 	bl	8001a78 <HAL_I2C_Mem_Write>
}
 8003b8e:	b005      	add	sp, #20
 8003b90:	f85d fb04 	ldr.w	pc, [sp], #4
 8003b94:	20000660 	.word	0x20000660

08003b98 <ssd1306_Fill>:
// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8003b98:	2300      	movs	r3, #0
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8003b9a:	4905      	ldr	r1, [pc, #20]	; (8003bb0 <ssd1306_Fill+0x18>)
 8003b9c:	1c02      	adds	r2, r0, #0
 8003b9e:	bf18      	it	ne
 8003ba0:	2201      	movne	r2, #1
 8003ba2:	4252      	negs	r2, r2
 8003ba4:	545a      	strb	r2, [r3, r1]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bac:	d1f6      	bne.n	8003b9c <ssd1306_Fill+0x4>
    }
}
 8003bae:	4770      	bx	lr
 8003bb0:	2000021e 	.word	0x2000021e

08003bb4 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8003bb4:	b538      	push	{r3, r4, r5, lr}
 8003bb6:	2400      	movs	r4, #0
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
        ssd1306_WriteCommand(0x00);
        ssd1306_WriteCommand(0x10);
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8003bb8:	4d0a      	ldr	r5, [pc, #40]	; (8003be4 <ssd1306_UpdateScreen+0x30>)
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8003bba:	f1a4 0050 	sub.w	r0, r4, #80	; 0x50
 8003bbe:	b2c0      	uxtb	r0, r0
 8003bc0:	f7ff ffc4 	bl	8003b4c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 8003bc4:	2000      	movs	r0, #0
 8003bc6:	f7ff ffc1 	bl	8003b4c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8003bca:	2010      	movs	r0, #16
 8003bcc:	f7ff ffbe 	bl	8003b4c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8003bd0:	eb05 10c4 	add.w	r0, r5, r4, lsl #7
 8003bd4:	2180      	movs	r1, #128	; 0x80
 8003bd6:	3401      	adds	r4, #1
 8003bd8:	f7ff ffcc 	bl	8003b74 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8003bdc:	2c08      	cmp	r4, #8
 8003bde:	d1ec      	bne.n	8003bba <ssd1306_UpdateScreen+0x6>
    }
}
 8003be0:	bd38      	pop	{r3, r4, r5, pc}
 8003be2:	bf00      	nop
 8003be4:	2000021e 	.word	0x2000021e

08003be8 <ssd1306_Init>:
void ssd1306_Init(void) {
 8003be8:	b508      	push	{r3, lr}
    HAL_Delay(100);
 8003bea:	2064      	movs	r0, #100	; 0x64
 8003bec:	f7fd f986 	bl	8000efc <HAL_Delay>
    ssd1306_WriteCommand(0xAE); //display off
 8003bf0:	20ae      	movs	r0, #174	; 0xae
 8003bf2:	f7ff ffab 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode   
 8003bf6:	2020      	movs	r0, #32
 8003bf8:	f7ff ffa8 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8003bfc:	2000      	movs	r0, #0
 8003bfe:	f7ff ffa5 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003c02:	20b0      	movs	r0, #176	; 0xb0
 8003c04:	f7ff ffa2 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8003c08:	20c8      	movs	r0, #200	; 0xc8
 8003c0a:	f7ff ff9f 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //---set low column address
 8003c0e:	2000      	movs	r0, #0
 8003c10:	f7ff ff9c 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8003c14:	2010      	movs	r0, #16
 8003c16:	f7ff ff99 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8003c1a:	2040      	movs	r0, #64	; 0x40
 8003c1c:	f7ff ff96 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x81); //--set contrast control register - CHECK
 8003c20:	2081      	movs	r0, #129	; 0x81
 8003c22:	f7ff ff93 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xFF);
 8003c26:	20ff      	movs	r0, #255	; 0xff
 8003c28:	f7ff ff90 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8003c2c:	20a1      	movs	r0, #161	; 0xa1
 8003c2e:	f7ff ff8d 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA6); //--set normal color
 8003c32:	20a6      	movs	r0, #166	; 0xa6
 8003c34:	f7ff ff8a 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8003c38:	20a8      	movs	r0, #168	; 0xa8
 8003c3a:	f7ff ff87 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); //
 8003c3e:	203f      	movs	r0, #63	; 0x3f
 8003c40:	f7ff ff84 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003c44:	20a4      	movs	r0, #164	; 0xa4
 8003c46:	f7ff ff81 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8003c4a:	20d3      	movs	r0, #211	; 0xd3
 8003c4c:	f7ff ff7e 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8003c50:	2000      	movs	r0, #0
 8003c52:	f7ff ff7b 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8003c56:	20d5      	movs	r0, #213	; 0xd5
 8003c58:	f7ff ff78 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8003c5c:	20f0      	movs	r0, #240	; 0xf0
 8003c5e:	f7ff ff75 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8003c62:	20d9      	movs	r0, #217	; 0xd9
 8003c64:	f7ff ff72 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8003c68:	2022      	movs	r0, #34	; 0x22
 8003c6a:	f7ff ff6f 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8003c6e:	20da      	movs	r0, #218	; 0xda
 8003c70:	f7ff ff6c 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
 8003c74:	2012      	movs	r0, #18
 8003c76:	f7ff ff69 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDB); //--set vcomh
 8003c7a:	20db      	movs	r0, #219	; 0xdb
 8003c7c:	f7ff ff66 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8003c80:	2020      	movs	r0, #32
 8003c82:	f7ff ff63 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8003c86:	208d      	movs	r0, #141	; 0x8d
 8003c88:	f7ff ff60 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8003c8c:	2014      	movs	r0, #20
 8003c8e:	f7ff ff5d 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xAF); //--turn on SSD1306 panel
 8003c92:	20af      	movs	r0, #175	; 0xaf
 8003c94:	f7ff ff5a 	bl	8003b4c <ssd1306_WriteCommand>
    ssd1306_Fill(Black);
 8003c98:	2000      	movs	r0, #0
 8003c9a:	f7ff ff7d 	bl	8003b98 <ssd1306_Fill>
    ssd1306_UpdateScreen();
 8003c9e:	f7ff ff89 	bl	8003bb4 <ssd1306_UpdateScreen>
    SSD1306.CurrentX = 0;
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	4b02      	ldr	r3, [pc, #8]	; (8003cb0 <ssd1306_Init+0xc8>)
 8003ca6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003ca8:	805a      	strh	r2, [r3, #2]
    SSD1306.Initialized = 1;
 8003caa:	2201      	movs	r2, #1
 8003cac:	715a      	strb	r2, [r3, #5]
}
 8003cae:	bd08      	pop	{r3, pc}
 8003cb0:	20000218 	.word	0x20000218

08003cb4 <ssd1306_DrawPixel>:
//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8003cb4:	0603      	lsls	r3, r0, #24
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8003cb6:	b530      	push	{r4, r5, lr}
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8003cb8:	d416      	bmi.n	8003ce8 <ssd1306_DrawPixel+0x34>
 8003cba:	293f      	cmp	r1, #63	; 0x3f
 8003cbc:	d814      	bhi.n	8003ce8 <ssd1306_DrawPixel+0x34>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 8003cbe:	4b0b      	ldr	r3, [pc, #44]	; (8003cec <ssd1306_DrawPixel+0x38>)
 8003cc0:	791b      	ldrb	r3, [r3, #4]
 8003cc2:	b113      	cbz	r3, 8003cca <ssd1306_DrawPixel+0x16>
        color = (SSD1306_COLOR)!color;
 8003cc4:	fab2 f282 	clz	r2, r2
 8003cc8:	0952      	lsrs	r2, r2, #5
 8003cca:	08cb      	lsrs	r3, r1, #3
 8003ccc:	f001 0407 	and.w	r4, r1, #7
 8003cd0:	2101      	movs	r1, #1
 8003cd2:	4d07      	ldr	r5, [pc, #28]	; (8003cf0 <ssd1306_DrawPixel+0x3c>)
 8003cd4:	eb00 10c3 	add.w	r0, r0, r3, lsl #7
 8003cd8:	562b      	ldrsb	r3, [r5, r0]
 8003cda:	40a1      	lsls	r1, r4
 8003cdc:	b249      	sxtb	r1, r1
    }
    
    // Draw in the right color
    if(color == White) {
 8003cde:	2a01      	cmp	r2, #1
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003ce0:	bf0c      	ite	eq
 8003ce2:	430b      	orreq	r3, r1
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003ce4:	438b      	bicne	r3, r1
 8003ce6:	542b      	strb	r3, [r5, r0]
    }
}
 8003ce8:	bd30      	pop	{r4, r5, pc}
 8003cea:	bf00      	nop
 8003cec:	20000218 	.word	0x20000218
 8003cf0:	2000021e 	.word	0x2000021e

08003cf4 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8003cf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cf8:	4604      	mov	r4, r0
 8003cfa:	b087      	sub	sp, #28
 8003cfc:	a806      	add	r0, sp, #24
 8003cfe:	e900 0006 	stmdb	r0, {r1, r2}
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8003d02:	f1a4 0220 	sub.w	r2, r4, #32
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8003d06:	469b      	mov	fp, r3
    if (ch < 32 || ch > 126)
 8003d08:	b2d3      	uxtb	r3, r2
 8003d0a:	2b5e      	cmp	r3, #94	; 0x5e
 8003d0c:	d83e      	bhi.n	8003d8c <ssd1306_WriteChar+0x98>
        return 0;
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8003d0e:	4b20      	ldr	r3, [pc, #128]	; (8003d90 <ssd1306_WriteChar+0x9c>)
 8003d10:	f89d 9010 	ldrb.w	r9, [sp, #16]
 8003d14:	881d      	ldrh	r5, [r3, #0]
 8003d16:	9301      	str	r3, [sp, #4]
 8003d18:	eb05 0109 	add.w	r1, r5, r9
 8003d1c:	2980      	cmp	r1, #128	; 0x80
 8003d1e:	dc35      	bgt.n	8003d8c <ssd1306_WriteChar+0x98>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8003d20:	885b      	ldrh	r3, [r3, #2]
 8003d22:	f89d a011 	ldrb.w	sl, [sp, #17]
 8003d26:	9300      	str	r3, [sp, #0]
 8003d28:	eb03 010a 	add.w	r1, r3, sl
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8003d2c:	2940      	cmp	r1, #64	; 0x40
 8003d2e:	dc2d      	bgt.n	8003d8c <ssd1306_WriteChar+0x98>
        // Not enough space on current line
        return 0;
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8003d30:	2600      	movs	r6, #0
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8003d32:	fb0a f302 	mul.w	r3, sl, r2
 8003d36:	9302      	str	r3, [sp, #8]
    for(i = 0; i < Font.FontHeight; i++) {
 8003d38:	45b2      	cmp	sl, r6
 8003d3a:	d806      	bhi.n	8003d4a <ssd1306_WriteChar+0x56>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8003d3c:	9b01      	ldr	r3, [sp, #4]
 8003d3e:	444d      	add	r5, r9
 8003d40:	801d      	strh	r5, [r3, #0]
    
    // Return written char for validation
    return ch;
}
 8003d42:	4620      	mov	r0, r4
 8003d44:	b007      	add	sp, #28
 8003d46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        for(j = 0; j < Font.FontWidth; j++) {
 8003d4a:	2700      	movs	r7, #0
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8003d4c:	9b02      	ldr	r3, [sp, #8]
 8003d4e:	9905      	ldr	r1, [sp, #20]
 8003d50:	199a      	adds	r2, r3, r6
 8003d52:	f831 3012 	ldrh.w	r3, [r1, r2, lsl #1]
 8003d56:	9303      	str	r3, [sp, #12]
 8003d58:	9b00      	ldr	r3, [sp, #0]
 8003d5a:	eb06 0803 	add.w	r8, r6, r3
 8003d5e:	fa5f f888 	uxtb.w	r8, r8
        for(j = 0; j < Font.FontWidth; j++) {
 8003d62:	45b9      	cmp	r9, r7
 8003d64:	d801      	bhi.n	8003d6a <ssd1306_WriteChar+0x76>
    for(i = 0; i < Font.FontHeight; i++) {
 8003d66:	3601      	adds	r6, #1
 8003d68:	e7e6      	b.n	8003d38 <ssd1306_WriteChar+0x44>
            if((b << j) & 0x8000)  {
 8003d6a:	9b03      	ldr	r3, [sp, #12]
 8003d6c:	1978      	adds	r0, r7, r5
 8003d6e:	fa03 f207 	lsl.w	r2, r3, r7
 8003d72:	0413      	lsls	r3, r2, #16
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003d74:	bf58      	it	pl
 8003d76:	fabb f28b 	clzpl	r2, fp
 8003d7a:	b2c0      	uxtb	r0, r0
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003d7c:	bf4c      	ite	mi
 8003d7e:	465a      	movmi	r2, fp
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003d80:	0952      	lsrpl	r2, r2, #5
 8003d82:	4641      	mov	r1, r8
 8003d84:	f7ff ff96 	bl	8003cb4 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8003d88:	3701      	adds	r7, #1
 8003d8a:	e7ea      	b.n	8003d62 <ssd1306_WriteChar+0x6e>
        return 0;
 8003d8c:	2400      	movs	r4, #0
 8003d8e:	e7d8      	b.n	8003d42 <ssd1306_WriteChar+0x4e>
 8003d90:	20000218 	.word	0x20000218

08003d94 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8003d94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d96:	466d      	mov	r5, sp
 8003d98:	461f      	mov	r7, r3
 8003d9a:	e885 0006 	stmia.w	r5, {r1, r2}
 8003d9e:	1e46      	subs	r6, r0, #1
    // Write until null-byte
    while (*str) {
 8003da0:	f816 4f01 	ldrb.w	r4, [r6, #1]!
 8003da4:	b144      	cbz	r4, 8003db8 <ssd1306_WriteString+0x24>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8003da6:	e895 0006 	ldmia.w	r5, {r1, r2}
 8003daa:	4620      	mov	r0, r4
 8003dac:	463b      	mov	r3, r7
 8003dae:	f7ff ffa1 	bl	8003cf4 <ssd1306_WriteChar>
 8003db2:	7834      	ldrb	r4, [r6, #0]
 8003db4:	42a0      	cmp	r0, r4
 8003db6:	d0f3      	beq.n	8003da0 <ssd1306_WriteString+0xc>
        str++;
    }
    
    // Everything ok
    return *str;
}
 8003db8:	4620      	mov	r0, r4
 8003dba:	b003      	add	sp, #12
 8003dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003dbe <ssd1306_Line>:
    SSD1306.CurrentX = x;
    SSD1306.CurrentY = y;
}

// Draw line by Bresenhem's algorithm
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8003dbe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  int32_t deltaX = abs(x2 - x1);
 8003dc2:	1a17      	subs	r7, r2, r0
  int32_t deltaY = abs(y2 - y1);
 8003dc4:	eba3 0801 	sub.w	r8, r3, r1
  int32_t deltaX = abs(x2 - x1);
 8003dc8:	2f00      	cmp	r7, #0
 8003dca:	bfb8      	it	lt
 8003dcc:	427f      	neglt	r7, r7
  int32_t deltaY = abs(y2 - y1);
 8003dce:	f1b8 0f00 	cmp.w	r8, #0
 8003dd2:	bfb8      	it	lt
 8003dd4:	f1c8 0800 	rsblt	r8, r8, #0
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8003dd8:	4699      	mov	r9, r3
  int32_t signX = ((x1 < x2) ? 1 : -1);
 8003dda:	4282      	cmp	r2, r0
 8003ddc:	bf8c      	ite	hi
 8003dde:	2301      	movhi	r3, #1
 8003de0:	f04f 33ff 	movls.w	r3, #4294967295
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8003de4:	b085      	sub	sp, #20
 8003de6:	4692      	mov	sl, r2
  int32_t signX = ((x1 < x2) ? 1 : -1);
 8003de8:	9301      	str	r3, [sp, #4]
  int32_t signY = ((y1 < y2) ? 1 : -1);
 8003dea:	4589      	cmp	r9, r1
 8003dec:	bf8c      	ite	hi
 8003dee:	2301      	movhi	r3, #1
 8003df0:	f04f 33ff 	movls.w	r3, #4294967295
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8003df4:	f89d b038 	ldrb.w	fp, [sp, #56]	; 0x38
 8003df8:	4605      	mov	r5, r0
 8003dfa:	460c      	mov	r4, r1
  int32_t error = deltaX - deltaY;
  int32_t error2;
	
  ssd1306_DrawPixel(x2, y2, color);
 8003dfc:	465a      	mov	r2, fp
 8003dfe:	4649      	mov	r1, r9
 8003e00:	4650      	mov	r0, sl
  int32_t signY = ((y1 < y2) ? 1 : -1);
 8003e02:	9302      	str	r3, [sp, #8]
  int32_t error = deltaX - deltaY;
 8003e04:	eba7 0608 	sub.w	r6, r7, r8
  ssd1306_DrawPixel(x2, y2, color);
 8003e08:	f7ff ff54 	bl	8003cb4 <ssd1306_DrawPixel>
	while((x1 != x2) || (y1 != y2))
	{
    ssd1306_DrawPixel(x1, y1, color);
    error2 = error * 2;
    if(error2 > -deltaY)
 8003e0c:	f1c8 0300 	rsb	r3, r8, #0
	while((x1 != x2) || (y1 != y2))
 8003e10:	4555      	cmp	r5, sl
 8003e12:	d104      	bne.n	8003e1e <ssd1306_Line+0x60>
 8003e14:	454c      	cmp	r4, r9
 8003e16:	d102      	bne.n	8003e1e <ssd1306_Line+0x60>
    {
    /*nothing to do*/
    }
  }
  return;
}
 8003e18:	b005      	add	sp, #20
 8003e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ssd1306_DrawPixel(x1, y1, color);
 8003e1e:	4621      	mov	r1, r4
 8003e20:	4628      	mov	r0, r5
 8003e22:	465a      	mov	r2, fp
 8003e24:	9303      	str	r3, [sp, #12]
 8003e26:	f7ff ff45 	bl	8003cb4 <ssd1306_DrawPixel>
    if(error2 > -deltaY)
 8003e2a:	9b03      	ldr	r3, [sp, #12]
    error2 = error * 2;
 8003e2c:	0072      	lsls	r2, r6, #1
    if(error2 > -deltaY)
 8003e2e:	4293      	cmp	r3, r2
      x1 += signX;
 8003e30:	bfbf      	itttt	lt
 8003e32:	9901      	ldrlt	r1, [sp, #4]
      error -= deltaY;
 8003e34:	eba6 0608 	sublt.w	r6, r6, r8
      x1 += signX;
 8003e38:	186d      	addlt	r5, r5, r1
 8003e3a:	b2ed      	uxtblt	r5, r5
    if(error2 < deltaX)
 8003e3c:	4297      	cmp	r7, r2
      y1 += signY;
 8003e3e:	bfc1      	itttt	gt
 8003e40:	9a02      	ldrgt	r2, [sp, #8]
      error += deltaX;
 8003e42:	19f6      	addgt	r6, r6, r7
      y1 += signY;
 8003e44:	18a4      	addgt	r4, r4, r2
 8003e46:	b2e4      	uxtbgt	r4, r4
 8003e48:	e7e2      	b.n	8003e10 <ssd1306_Line+0x52>

08003e4a <ssd1306_DrawRectangle>:

    return;
}

//Draw rectangle
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8003e4a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003e4e:	461c      	mov	r4, r3
 8003e50:	4617      	mov	r7, r2
 8003e52:	460e      	mov	r6, r1
 8003e54:	4680      	mov	r8, r0
 8003e56:	f89d 5020 	ldrb.w	r5, [sp, #32]
  ssd1306_Line(x1,y1,x2,y1,color);
 8003e5a:	460b      	mov	r3, r1
 8003e5c:	9500      	str	r5, [sp, #0]
 8003e5e:	f7ff ffae 	bl	8003dbe <ssd1306_Line>
  ssd1306_Line(x2,y1,x2,y2,color);
 8003e62:	4623      	mov	r3, r4
 8003e64:	463a      	mov	r2, r7
 8003e66:	4631      	mov	r1, r6
 8003e68:	4638      	mov	r0, r7
 8003e6a:	9500      	str	r5, [sp, #0]
 8003e6c:	f7ff ffa7 	bl	8003dbe <ssd1306_Line>
  ssd1306_Line(x2,y2,x1,y2,color);
 8003e70:	4623      	mov	r3, r4
 8003e72:	4642      	mov	r2, r8
 8003e74:	4621      	mov	r1, r4
 8003e76:	4638      	mov	r0, r7
 8003e78:	9500      	str	r5, [sp, #0]
 8003e7a:	f7ff ffa0 	bl	8003dbe <ssd1306_Line>
  ssd1306_Line(x1,y2,x1,y1,color);
 8003e7e:	4633      	mov	r3, r6
 8003e80:	4642      	mov	r2, r8
 8003e82:	4621      	mov	r1, r4
 8003e84:	4640      	mov	r0, r8
 8003e86:	9508      	str	r5, [sp, #32]

  return;
}
 8003e88:	b002      	add	sp, #8
 8003e8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  ssd1306_Line(x1,y2,x1,y1,color);
 8003e8e:	f7ff bf96 	b.w	8003dbe <ssd1306_Line>
 8003e92:	0000      	movs	r0, r0
 8003e94:	0000      	movs	r0, r0
	...

08003e98 <ssd1306_Print>:

void ssd1306_Print(float latitude, float longitude, float altitude, float velocity, float voltage, int rssi, int snr, int hours, int minutes, int seconds){
 8003e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e9c:	b09f      	sub	sp, #124	; 0x7c
 8003e9e:	4683      	mov	fp, r0
	char lati[10], longi[10], alti[10], velo[10], rssi_c[10], snr_c[10], hours_c[10], minutes_c[10], seconds_c[10];
	//float lines = (voltage - 3.0)/0.0635789;
	int lines_i = (int)(voltage - 3.0)/0.0635789;
 8003ea0:	9828      	ldr	r0, [sp, #160]	; 0xa0
void ssd1306_Print(float latitude, float longitude, float altitude, float velocity, float voltage, int rssi, int snr, int hours, int minutes, int seconds){
 8003ea2:	4698      	mov	r8, r3
 8003ea4:	4691      	mov	r9, r2
 8003ea6:	468a      	mov	sl, r1
	int lines_i = (int)(voltage - 3.0)/0.0635789;
 8003ea8:	f7fc fabe 	bl	8000428 <__aeabi_f2d>
 8003eac:	2200      	movs	r2, #0
 8003eae:	4bbe      	ldr	r3, [pc, #760]	; (80041a8 <ssd1306_Print+0x310>)
 8003eb0:	f7fc f95a 	bl	8000168 <__aeabi_dsub>
 8003eb4:	f7fc fdc0 	bl	8000a38 <__aeabi_d2iz>
 8003eb8:	f7fc faa4 	bl	8000404 <__aeabi_i2d>
 8003ebc:	a3b8      	add	r3, pc, #736	; (adr r3, 80041a0 <ssd1306_Print+0x308>)
 8003ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec2:	f7fc fc33 	bl	800072c <__aeabi_ddiv>
 8003ec6:	f7fc fdb7 	bl	8000a38 <__aeabi_d2iz>
 8003eca:	2813      	cmp	r0, #19
 8003ecc:	bfa8      	it	ge
 8003ece:	2013      	movge	r0, #19
 8003ed0:	4607      	mov	r7, r0
	if ( lines_i > 19 ) lines_i = 19;

	ftoa(latitude, lati, 6);
 8003ed2:	4658      	mov	r0, fp
 8003ed4:	f7fc faa8 	bl	8000428 <__aeabi_f2d>
 8003ed8:	2306      	movs	r3, #6
 8003eda:	aa03      	add	r2, sp, #12
void ssd1306_Print(float latitude, float longitude, float altitude, float velocity, float voltage, int rssi, int snr, int hours, int minutes, int seconds){
 8003edc:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8003ede:	9e2b      	ldr	r6, [sp, #172]	; 0xac
	ftoa(latitude, lati, 6);
 8003ee0:	f7ff fd5a 	bl	8003998 <ftoa>
	ftoa(longitude, longi, 6);
 8003ee4:	4650      	mov	r0, sl
 8003ee6:	f7fc fa9f 	bl	8000428 <__aeabi_f2d>
 8003eea:	2306      	movs	r3, #6
 8003eec:	aa06      	add	r2, sp, #24
 8003eee:	f7ff fd53 	bl	8003998 <ftoa>
	ftoa(altitude, alti, 1);
 8003ef2:	4648      	mov	r0, r9
 8003ef4:	f7fc fa98 	bl	8000428 <__aeabi_f2d>
 8003ef8:	2301      	movs	r3, #1
 8003efa:	aa09      	add	r2, sp, #36	; 0x24
 8003efc:	f7ff fd4c 	bl	8003998 <ftoa>
	ftoa(velocity, velo, 1);
 8003f00:	4640      	mov	r0, r8
 8003f02:	f7fc fa91 	bl	8000428 <__aeabi_f2d>
 8003f06:	2301      	movs	r3, #1
 8003f08:	aa0c      	add	r2, sp, #48	; 0x30
 8003f0a:	f7ff fd45 	bl	8003998 <ftoa>
	itoa(-rssi, rssi_c, 10);
 8003f0e:	220a      	movs	r2, #10
 8003f10:	a90f      	add	r1, sp, #60	; 0x3c
 8003f12:	4260      	negs	r0, r4
 8003f14:	f000 fbc4 	bl	80046a0 <itoa>
	itoa(snr, snr_c, 10);
 8003f18:	220a      	movs	r2, #10
 8003f1a:	a912      	add	r1, sp, #72	; 0x48
 8003f1c:	982a      	ldr	r0, [sp, #168]	; 0xa8
 8003f1e:	f000 fbbf 	bl	80046a0 <itoa>
	itoa(hours, hours_c, 10);
 8003f22:	220a      	movs	r2, #10
 8003f24:	a915      	add	r1, sp, #84	; 0x54
 8003f26:	4630      	mov	r0, r6
 8003f28:	f000 fbba 	bl	80046a0 <itoa>
	itoa(minutes, minutes_c, 10);
 8003f2c:	220a      	movs	r2, #10
 8003f2e:	a918      	add	r1, sp, #96	; 0x60
 8003f30:	982c      	ldr	r0, [sp, #176]	; 0xb0
 8003f32:	f000 fbb5 	bl	80046a0 <itoa>
	itoa(seconds, seconds_c, 10);
 8003f36:	220a      	movs	r2, #10
 8003f38:	a91b      	add	r1, sp, #108	; 0x6c
 8003f3a:	982d      	ldr	r0, [sp, #180]	; 0xb4
 8003f3c:	f000 fbb0 	bl	80046a0 <itoa>



	//time_t

    ssd1306_Fill(Black);
 8003f40:	2000      	movs	r0, #0
 8003f42:	f7ff fe29 	bl	8003b98 <ssd1306_Fill>

    //rysowanie wskanika baterii
    ssd1306_DrawRectangle( 0, 0, 20, 8, White);
 8003f46:	2501      	movs	r5, #1
 8003f48:	2100      	movs	r1, #0
 8003f4a:	2308      	movs	r3, #8
 8003f4c:	4608      	mov	r0, r1
 8003f4e:	2214      	movs	r2, #20
 8003f50:	9500      	str	r5, [sp, #0]
 8003f52:	f7ff ff7a 	bl	8003e4a <ssd1306_DrawRectangle>
    ssd1306_DrawRectangle( 21, 2, 22, 6, White);
 8003f56:	9500      	str	r5, [sp, #0]
 8003f58:	2306      	movs	r3, #6
 8003f5a:	2216      	movs	r2, #22
 8003f5c:	2102      	movs	r1, #2
 8003f5e:	2015      	movs	r0, #21
 8003f60:	f7ff ff73 	bl	8003e4a <ssd1306_DrawRectangle>
    for(int i = 1; i<=lines_i ;i++){
 8003f64:	46a8      	mov	r8, r5
 8003f66:	45b8      	cmp	r8, r7
 8003f68:	f340 80f8 	ble.w	800415c <ssd1306_Print+0x2c4>
    	ssd1306_Line(i,1,i,7,White);
    }

    //rysowanie wskanika sygnau
    ssd1306_DrawRectangle( 111, 5, 112, 8, White);
 8003f6c:	9500      	str	r5, [sp, #0]
 8003f6e:	2308      	movs	r3, #8
 8003f70:	2270      	movs	r2, #112	; 0x70
 8003f72:	2105      	movs	r1, #5
 8003f74:	206f      	movs	r0, #111	; 0x6f
 8003f76:	f7ff ff68 	bl	8003e4a <ssd1306_DrawRectangle>
    if( rssi < 100) ssd1306_DrawRectangle( 114, 4, 115, 8, White);
 8003f7a:	2c63      	cmp	r4, #99	; 0x63
 8003f7c:	dc2a      	bgt.n	8003fd4 <ssd1306_Print+0x13c>
 8003f7e:	9500      	str	r5, [sp, #0]
 8003f80:	2308      	movs	r3, #8
 8003f82:	2273      	movs	r2, #115	; 0x73
 8003f84:	2104      	movs	r1, #4
 8003f86:	2072      	movs	r0, #114	; 0x72
 8003f88:	f7ff ff5f 	bl	8003e4a <ssd1306_DrawRectangle>
    if( rssi < 90) ssd1306_DrawRectangle( 117, 3, 118, 8, White);
 8003f8c:	2c59      	cmp	r4, #89	; 0x59
 8003f8e:	dc21      	bgt.n	8003fd4 <ssd1306_Print+0x13c>
 8003f90:	9500      	str	r5, [sp, #0]
 8003f92:	2308      	movs	r3, #8
 8003f94:	2276      	movs	r2, #118	; 0x76
 8003f96:	2103      	movs	r1, #3
 8003f98:	2075      	movs	r0, #117	; 0x75
 8003f9a:	f7ff ff56 	bl	8003e4a <ssd1306_DrawRectangle>
    if( rssi < 80) ssd1306_DrawRectangle( 120, 2, 121, 8, White);
 8003f9e:	2c4f      	cmp	r4, #79	; 0x4f
 8003fa0:	dc18      	bgt.n	8003fd4 <ssd1306_Print+0x13c>
 8003fa2:	9500      	str	r5, [sp, #0]
 8003fa4:	2308      	movs	r3, #8
 8003fa6:	2279      	movs	r2, #121	; 0x79
 8003fa8:	2102      	movs	r1, #2
 8003faa:	2078      	movs	r0, #120	; 0x78
 8003fac:	f7ff ff4d 	bl	8003e4a <ssd1306_DrawRectangle>
    if( rssi < 70) ssd1306_DrawRectangle( 123, 1, 124, 8, White);
 8003fb0:	2c45      	cmp	r4, #69	; 0x45
 8003fb2:	dc0f      	bgt.n	8003fd4 <ssd1306_Print+0x13c>
 8003fb4:	9500      	str	r5, [sp, #0]
 8003fb6:	2308      	movs	r3, #8
 8003fb8:	227c      	movs	r2, #124	; 0x7c
 8003fba:	2101      	movs	r1, #1
 8003fbc:	207b      	movs	r0, #123	; 0x7b
 8003fbe:	f7ff ff44 	bl	8003e4a <ssd1306_DrawRectangle>
    if( rssi < 60) ssd1306_DrawRectangle( 126, 0, 127, 8, White);
 8003fc2:	2c3b      	cmp	r4, #59	; 0x3b
 8003fc4:	dc06      	bgt.n	8003fd4 <ssd1306_Print+0x13c>
 8003fc6:	9500      	str	r5, [sp, #0]
 8003fc8:	2308      	movs	r3, #8
 8003fca:	227f      	movs	r2, #127	; 0x7f
 8003fcc:	2100      	movs	r1, #0
 8003fce:	207e      	movs	r0, #126	; 0x7e
 8003fd0:	f7ff ff3b 	bl	8003e4a <ssd1306_DrawRectangle>
    SSD1306.CurrentX = x;
 8003fd4:	222b      	movs	r2, #43	; 0x2b
 8003fd6:	4b75      	ldr	r3, [pc, #468]	; (80041ac <ssd1306_Print+0x314>)
 8003fd8:	4c75      	ldr	r4, [pc, #468]	; (80041b0 <ssd1306_Print+0x318>)
 8003fda:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8003fdc:	2200      	movs	r2, #0

    //rysowanie czasu
    ssd1306_SetCursor(43, 0);
	if(hours >= 10) ssd1306_WriteString((char*)hours_c, Font_6x8, White);
 8003fde:	2e09      	cmp	r6, #9
    SSD1306.CurrentY = y;
 8003fe0:	805a      	strh	r2, [r3, #2]
 8003fe2:	461e      	mov	r6, r3
	if(hours >= 10) ssd1306_WriteString((char*)hours_c, Font_6x8, White);
 8003fe4:	e894 0006 	ldmia.w	r4, {r1, r2}
 8003fe8:	f04f 0301 	mov.w	r3, #1
 8003fec:	f340 80c1 	ble.w	8004172 <ssd1306_Print+0x2da>
	else{
		ssd1306_WriteString("0", Font_6x8, White);
		ssd1306_WriteString((char*)hours_c, Font_6x8, White);
 8003ff0:	a815      	add	r0, sp, #84	; 0x54
 8003ff2:	f7ff fecf 	bl	8003d94 <ssd1306_WriteString>
	}
	ssd1306_WriteString(":", Font_6x8, White);
 8003ff6:	e894 0006 	ldmia.w	r4, {r1, r2}
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	486d      	ldr	r0, [pc, #436]	; (80041b4 <ssd1306_Print+0x31c>)
 8003ffe:	f7ff fec9 	bl	8003d94 <ssd1306_WriteString>

	if(minutes >= 10) ssd1306_WriteString((char*)minutes_c, Font_6x8, White);
 8004002:	e894 0006 	ldmia.w	r4, {r1, r2}
 8004006:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004008:	2b09      	cmp	r3, #9
 800400a:	f04f 0301 	mov.w	r3, #1
 800400e:	f340 80b7 	ble.w	8004180 <ssd1306_Print+0x2e8>
	else{
		ssd1306_WriteString("0", Font_6x8, White);
		ssd1306_WriteString((char*)minutes_c, Font_6x8, White);
 8004012:	a818      	add	r0, sp, #96	; 0x60
 8004014:	f7ff febe 	bl	8003d94 <ssd1306_WriteString>
	}
	ssd1306_WriteString(":", Font_6x8, White);
 8004018:	e894 0006 	ldmia.w	r4, {r1, r2}
 800401c:	2301      	movs	r3, #1
 800401e:	4865      	ldr	r0, [pc, #404]	; (80041b4 <ssd1306_Print+0x31c>)
 8004020:	f7ff feb8 	bl	8003d94 <ssd1306_WriteString>

	if(seconds >= 10) ssd1306_WriteString((char*)seconds_c, Font_6x8, White);
 8004024:	e894 0006 	ldmia.w	r4, {r1, r2}
 8004028:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800402a:	2b09      	cmp	r3, #9
 800402c:	f04f 0301 	mov.w	r3, #1
 8004030:	f340 80ad 	ble.w	800418e <ssd1306_Print+0x2f6>
    SSD1306.CurrentX = x;
 8004034:	2502      	movs	r5, #2
    SSD1306.CurrentY = y;
 8004036:	270e      	movs	r7, #14
		ssd1306_WriteString((char*)seconds_c, Font_6x8, White);
	}


    ssd1306_SetCursor(2, 6+8);
    ssd1306_WriteString("RSSI:", Font_6x8, White);
 8004038:	4c5d      	ldr	r4, [pc, #372]	; (80041b0 <ssd1306_Print+0x318>)
		ssd1306_WriteString((char*)seconds_c, Font_6x8, White);
 800403a:	a81b      	add	r0, sp, #108	; 0x6c
 800403c:	f7ff feaa 	bl	8003d94 <ssd1306_WriteString>
    ssd1306_WriteString("RSSI:", Font_6x8, White);
 8004040:	e894 0006 	ldmia.w	r4, {r1, r2}
 8004044:	2301      	movs	r3, #1
 8004046:	485c      	ldr	r0, [pc, #368]	; (80041b8 <ssd1306_Print+0x320>)
    SSD1306.CurrentX = x;
 8004048:	8035      	strh	r5, [r6, #0]
    SSD1306.CurrentY = y;
 800404a:	8077      	strh	r7, [r6, #2]
    ssd1306_WriteString("RSSI:", Font_6x8, White);
 800404c:	f7ff fea2 	bl	8003d94 <ssd1306_WriteString>
    ssd1306_SetCursor(2+30, 6+8);
    ssd1306_WriteString((char*)rssi_c, Font_6x8, White);
 8004050:	e894 0006 	ldmia.w	r4, {r1, r2}
    SSD1306.CurrentX = x;
 8004054:	2320      	movs	r3, #32
    ssd1306_WriteString((char*)rssi_c, Font_6x8, White);
 8004056:	a80f      	add	r0, sp, #60	; 0x3c
    SSD1306.CurrentX = x;
 8004058:	8033      	strh	r3, [r6, #0]
    ssd1306_WriteString((char*)rssi_c, Font_6x8, White);
 800405a:	2301      	movs	r3, #1
    SSD1306.CurrentY = y;
 800405c:	8077      	strh	r7, [r6, #2]
    ssd1306_WriteString((char*)rssi_c, Font_6x8, White);
 800405e:	f7ff fe99 	bl	8003d94 <ssd1306_WriteString>
    ssd1306_WriteString("dBm", Font_6x8, White);
 8004062:	e894 0006 	ldmia.w	r4, {r1, r2}
 8004066:	2301      	movs	r3, #1
 8004068:	4854      	ldr	r0, [pc, #336]	; (80041bc <ssd1306_Print+0x324>)
 800406a:	f7ff fe93 	bl	8003d94 <ssd1306_WriteString>

    ssd1306_SetCursor(75, 6+8);
    ssd1306_WriteString("SNR:", Font_6x8, White);
 800406e:	e894 0006 	ldmia.w	r4, {r1, r2}
    SSD1306.CurrentX = x;
 8004072:	234b      	movs	r3, #75	; 0x4b
    ssd1306_WriteString("SNR:", Font_6x8, White);
 8004074:	4852      	ldr	r0, [pc, #328]	; (80041c0 <ssd1306_Print+0x328>)
    SSD1306.CurrentX = x;
 8004076:	8033      	strh	r3, [r6, #0]
    ssd1306_WriteString("SNR:", Font_6x8, White);
 8004078:	2301      	movs	r3, #1
    SSD1306.CurrentY = y;
 800407a:	8077      	strh	r7, [r6, #2]
    ssd1306_WriteString("SNR:", Font_6x8, White);
 800407c:	f7ff fe8a 	bl	8003d94 <ssd1306_WriteString>
    ssd1306_SetCursor(75+25, 6+8);
    ssd1306_WriteString((char*)snr_c, Font_6x8, White);
 8004080:	e894 0006 	ldmia.w	r4, {r1, r2}
    SSD1306.CurrentX = x;
 8004084:	2364      	movs	r3, #100	; 0x64
    SSD1306.CurrentY = y;
 8004086:	f04f 0818 	mov.w	r8, #24
    SSD1306.CurrentX = x;
 800408a:	8033      	strh	r3, [r6, #0]
    ssd1306_WriteString((char*)snr_c, Font_6x8, White);
 800408c:	a812      	add	r0, sp, #72	; 0x48
 800408e:	2301      	movs	r3, #1
    SSD1306.CurrentY = y;
 8004090:	8077      	strh	r7, [r6, #2]
    ssd1306_WriteString((char*)snr_c, Font_6x8, White);
 8004092:	f7ff fe7f 	bl	8003d94 <ssd1306_WriteString>
    ssd1306_WriteString("dB", Font_6x8, White);
 8004096:	e894 0006 	ldmia.w	r4, {r1, r2}
 800409a:	2301      	movs	r3, #1
 800409c:	4849      	ldr	r0, [pc, #292]	; (80041c4 <ssd1306_Print+0x32c>)
 800409e:	f7ff fe79 	bl	8003d94 <ssd1306_WriteString>

    ssd1306_SetCursor(2, 2*(2+8)+4);
    ssd1306_WriteString("Latitude:", Font_6x8, White);
 80040a2:	e894 0006 	ldmia.w	r4, {r1, r2}
    SSD1306.CurrentX = x;
 80040a6:	273e      	movs	r7, #62	; 0x3e
    ssd1306_WriteString("Latitude:", Font_6x8, White);
 80040a8:	2301      	movs	r3, #1
 80040aa:	4847      	ldr	r0, [pc, #284]	; (80041c8 <ssd1306_Print+0x330>)
    SSD1306.CurrentX = x;
 80040ac:	8035      	strh	r5, [r6, #0]
    SSD1306.CurrentY = y;
 80040ae:	f8a6 8002 	strh.w	r8, [r6, #2]
    ssd1306_WriteString("Latitude:", Font_6x8, White);
 80040b2:	f7ff fe6f 	bl	8003d94 <ssd1306_WriteString>
    ssd1306_SetCursor(2+60, 2*(2+8)+4);
    ssd1306_WriteString((char*)lati, Font_6x8, White);
 80040b6:	e894 0006 	ldmia.w	r4, {r1, r2}
    SSD1306.CurrentY = y;
 80040ba:	f8a6 8002 	strh.w	r8, [r6, #2]
 80040be:	f04f 0822 	mov.w	r8, #34	; 0x22
    ssd1306_WriteString((char*)lati, Font_6x8, White);
 80040c2:	2301      	movs	r3, #1
 80040c4:	a803      	add	r0, sp, #12
    SSD1306.CurrentX = x;
 80040c6:	8037      	strh	r7, [r6, #0]
    ssd1306_WriteString((char*)lati, Font_6x8, White);
 80040c8:	f7ff fe64 	bl	8003d94 <ssd1306_WriteString>

    ssd1306_SetCursor(2, 3*(2+8)+4);
    ssd1306_WriteString("Longitude:", Font_6x8, White);
 80040cc:	e894 0006 	ldmia.w	r4, {r1, r2}
 80040d0:	2301      	movs	r3, #1
 80040d2:	483e      	ldr	r0, [pc, #248]	; (80041cc <ssd1306_Print+0x334>)
    SSD1306.CurrentX = x;
 80040d4:	8035      	strh	r5, [r6, #0]
    SSD1306.CurrentY = y;
 80040d6:	f8a6 8002 	strh.w	r8, [r6, #2]
    ssd1306_WriteString("Longitude:", Font_6x8, White);
 80040da:	f7ff fe5b 	bl	8003d94 <ssd1306_WriteString>
    ssd1306_SetCursor(2+60, 3*(2+8)+4);
    ssd1306_WriteString((char*)longi, Font_6x8, White);
 80040de:	e894 0006 	ldmia.w	r4, {r1, r2}
    SSD1306.CurrentY = y;
 80040e2:	f8a6 8002 	strh.w	r8, [r6, #2]
 80040e6:	f04f 082c 	mov.w	r8, #44	; 0x2c
    ssd1306_WriteString((char*)longi, Font_6x8, White);
 80040ea:	2301      	movs	r3, #1
 80040ec:	a806      	add	r0, sp, #24
    SSD1306.CurrentX = x;
 80040ee:	8037      	strh	r7, [r6, #0]
    ssd1306_WriteString((char*)longi, Font_6x8, White);
 80040f0:	f7ff fe50 	bl	8003d94 <ssd1306_WriteString>

    ssd1306_SetCursor(2, 4*(2+8)+4);
    ssd1306_WriteString("Altitude:", Font_6x8, White);
 80040f4:	e894 0006 	ldmia.w	r4, {r1, r2}
 80040f8:	2301      	movs	r3, #1
 80040fa:	4835      	ldr	r0, [pc, #212]	; (80041d0 <ssd1306_Print+0x338>)
    SSD1306.CurrentX = x;
 80040fc:	8035      	strh	r5, [r6, #0]
    SSD1306.CurrentY = y;
 80040fe:	f8a6 8002 	strh.w	r8, [r6, #2]
    ssd1306_WriteString("Altitude:", Font_6x8, White);
 8004102:	f7ff fe47 	bl	8003d94 <ssd1306_WriteString>
    ssd1306_SetCursor(2+60, 4*(2+8)+4);
    ssd1306_WriteString((char*)alti, Font_6x8, White);
 8004106:	e894 0006 	ldmia.w	r4, {r1, r2}
 800410a:	2301      	movs	r3, #1
 800410c:	a809      	add	r0, sp, #36	; 0x24
    SSD1306.CurrentX = x;
 800410e:	8037      	strh	r7, [r6, #0]
    SSD1306.CurrentY = y;
 8004110:	f8a6 8002 	strh.w	r8, [r6, #2]
    ssd1306_WriteString((char*)alti, Font_6x8, White);
 8004114:	f7ff fe3e 	bl	8003d94 <ssd1306_WriteString>
    ssd1306_WriteString(" m", Font_6x8, White);
 8004118:	e894 0006 	ldmia.w	r4, {r1, r2}
 800411c:	2301      	movs	r3, #1
 800411e:	482d      	ldr	r0, [pc, #180]	; (80041d4 <ssd1306_Print+0x33c>)
 8004120:	f7ff fe38 	bl	8003d94 <ssd1306_WriteString>

    ssd1306_SetCursor(2, 5*(2+8)+4);
    ssd1306_WriteString("Velocity:", Font_6x8, White);
 8004124:	e894 0006 	ldmia.w	r4, {r1, r2}
    SSD1306.CurrentX = x;
 8004128:	8035      	strh	r5, [r6, #0]
    SSD1306.CurrentY = y;
 800412a:	2536      	movs	r5, #54	; 0x36
    ssd1306_WriteString("Velocity:", Font_6x8, White);
 800412c:	2301      	movs	r3, #1
 800412e:	482a      	ldr	r0, [pc, #168]	; (80041d8 <ssd1306_Print+0x340>)
    SSD1306.CurrentY = y;
 8004130:	8075      	strh	r5, [r6, #2]
    ssd1306_WriteString("Velocity:", Font_6x8, White);
 8004132:	f7ff fe2f 	bl	8003d94 <ssd1306_WriteString>
    ssd1306_SetCursor(2+60, 5*(2+8)+4);
    ssd1306_WriteString((char*)velo, Font_6x8, White);
 8004136:	e894 0006 	ldmia.w	r4, {r1, r2}
 800413a:	2301      	movs	r3, #1
 800413c:	a80c      	add	r0, sp, #48	; 0x30
    SSD1306.CurrentX = x;
 800413e:	8037      	strh	r7, [r6, #0]
    SSD1306.CurrentY = y;
 8004140:	8075      	strh	r5, [r6, #2]
    ssd1306_WriteString((char*)velo, Font_6x8, White);
 8004142:	f7ff fe27 	bl	8003d94 <ssd1306_WriteString>
    ssd1306_WriteString(" km/h", Font_6x8, White);
 8004146:	e894 0006 	ldmia.w	r4, {r1, r2}
 800414a:	2301      	movs	r3, #1
 800414c:	4823      	ldr	r0, [pc, #140]	; (80041dc <ssd1306_Print+0x344>)
 800414e:	f7ff fe21 	bl	8003d94 <ssd1306_WriteString>

    ssd1306_UpdateScreen();
 8004152:	f7ff fd2f 	bl	8003bb4 <ssd1306_UpdateScreen>
}
 8004156:	b01f      	add	sp, #124	; 0x7c
 8004158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    	ssd1306_Line(i,1,i,7,White);
 800415c:	fa5f f288 	uxtb.w	r2, r8
 8004160:	9500      	str	r5, [sp, #0]
 8004162:	2307      	movs	r3, #7
 8004164:	2101      	movs	r1, #1
 8004166:	4610      	mov	r0, r2
 8004168:	f7ff fe29 	bl	8003dbe <ssd1306_Line>
    for(int i = 1; i<=lines_i ;i++){
 800416c:	f108 0801 	add.w	r8, r8, #1
 8004170:	e6f9      	b.n	8003f66 <ssd1306_Print+0xce>
		ssd1306_WriteString("0", Font_6x8, White);
 8004172:	481b      	ldr	r0, [pc, #108]	; (80041e0 <ssd1306_Print+0x348>)
 8004174:	f7ff fe0e 	bl	8003d94 <ssd1306_WriteString>
		ssd1306_WriteString((char*)hours_c, Font_6x8, White);
 8004178:	e894 0006 	ldmia.w	r4, {r1, r2}
 800417c:	2301      	movs	r3, #1
 800417e:	e737      	b.n	8003ff0 <ssd1306_Print+0x158>
		ssd1306_WriteString("0", Font_6x8, White);
 8004180:	4817      	ldr	r0, [pc, #92]	; (80041e0 <ssd1306_Print+0x348>)
 8004182:	f7ff fe07 	bl	8003d94 <ssd1306_WriteString>
		ssd1306_WriteString((char*)minutes_c, Font_6x8, White);
 8004186:	e894 0006 	ldmia.w	r4, {r1, r2}
 800418a:	2301      	movs	r3, #1
 800418c:	e741      	b.n	8004012 <ssd1306_Print+0x17a>
		ssd1306_WriteString("0", Font_6x8, White);
 800418e:	4814      	ldr	r0, [pc, #80]	; (80041e0 <ssd1306_Print+0x348>)
 8004190:	f7ff fe00 	bl	8003d94 <ssd1306_WriteString>
		ssd1306_WriteString((char*)seconds_c, Font_6x8, White);
 8004194:	e894 0006 	ldmia.w	r4, {r1, r2}
 8004198:	2301      	movs	r3, #1
 800419a:	e74b      	b.n	8004034 <ssd1306_Print+0x19c>
 800419c:	f3af 8000 	nop.w
 80041a0:	f0373520 	.word	0xf0373520
 80041a4:	3fb046b4 	.word	0x3fb046b4
 80041a8:	40080000 	.word	0x40080000
 80041ac:	20000218 	.word	0x20000218
 80041b0:	20000010 	.word	0x20000010
 80041b4:	08009444 	.word	0x08009444
 80041b8:	08009440 	.word	0x08009440
 80041bc:	08009446 	.word	0x08009446
 80041c0:	0800944a 	.word	0x0800944a
 80041c4:	0800944f 	.word	0x0800944f
 80041c8:	08009452 	.word	0x08009452
 80041cc:	0800945c 	.word	0x0800945c
 80041d0:	08009467 	.word	0x08009467
 80041d4:	08009471 	.word	0x08009471
 80041d8:	08009474 	.word	0x08009474
 80041dc:	0800947e 	.word	0x0800947e
 80041e0:	080093e1 	.word	0x080093e1
 80041e4:	00000000 	.word	0x00000000

080041e8 <ssd1306_Print_No_Signal>:

void ssd1306_Print_No_Signal(float voltage){
 80041e8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80041ec:	4604      	mov	r4, r0

    ssd1306_Fill(Black);
 80041ee:	2000      	movs	r0, #0
 80041f0:	f7ff fcd2 	bl	8003b98 <ssd1306_Fill>
	int lines_i = (int)(voltage - 3.0)/0.0635789;
 80041f4:	4620      	mov	r0, r4
 80041f6:	f7fc f917 	bl	8000428 <__aeabi_f2d>
 80041fa:	2200      	movs	r2, #0
 80041fc:	4b4a      	ldr	r3, [pc, #296]	; (8004328 <ssd1306_Print_No_Signal+0x140>)
 80041fe:	f7fb ffb3 	bl	8000168 <__aeabi_dsub>
 8004202:	f7fc fc19 	bl	8000a38 <__aeabi_d2iz>
 8004206:	f7fc f8fd 	bl	8000404 <__aeabi_i2d>
 800420a:	a345      	add	r3, pc, #276	; (adr r3, 8004320 <ssd1306_Print_No_Signal+0x138>)
 800420c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004210:	f7fc fa8c 	bl	800072c <__aeabi_ddiv>
 8004214:	f7fc fc10 	bl	8000a38 <__aeabi_d2iz>
 8004218:	2813      	cmp	r0, #19
 800421a:	bfa8      	it	ge
 800421c:	2013      	movge	r0, #19
	if ( lines_i > 19 ) lines_i = 19;

    //rysowanie wskanika baterii
    ssd1306_DrawRectangle( 0, 0, 20, 8, White);
 800421e:	2401      	movs	r4, #1
 8004220:	2100      	movs	r1, #0
 8004222:	2308      	movs	r3, #8
 8004224:	2214      	movs	r2, #20
 8004226:	4605      	mov	r5, r0
 8004228:	9400      	str	r4, [sp, #0]
 800422a:	4608      	mov	r0, r1
 800422c:	f7ff fe0d 	bl	8003e4a <ssd1306_DrawRectangle>
    ssd1306_DrawRectangle( 21, 2, 22, 6, White);
 8004230:	9400      	str	r4, [sp, #0]
 8004232:	2306      	movs	r3, #6
 8004234:	2216      	movs	r2, #22
 8004236:	2102      	movs	r1, #2
 8004238:	2015      	movs	r0, #21
 800423a:	f7ff fe06 	bl	8003e4a <ssd1306_DrawRectangle>
    for(int i = 1; i<=lines_i ;i++){
    	ssd1306_Line(i,1,i,7,White);
 800423e:	4626      	mov	r6, r4
    for(int i = 1; i<=lines_i ;i++){
 8004240:	42ac      	cmp	r4, r5
 8004242:	dd62      	ble.n	800430a <ssd1306_Print_No_Signal+0x122>
    SSD1306.CurrentX = x;
 8004244:	236e      	movs	r3, #110	; 0x6e
    SSD1306.CurrentY = y;
 8004246:	2600      	movs	r6, #0
    SSD1306.CurrentX = x;
 8004248:	272d      	movs	r7, #45	; 0x2d
 800424a:	4c38      	ldr	r4, [pc, #224]	; (800432c <ssd1306_Print_No_Signal+0x144>)
    }

    //rysowanie wskanika sygnau
    ssd1306_SetCursor(110, 0);
    ssd1306_WriteString("???", Font_6x8, White);
 800424c:	4d38      	ldr	r5, [pc, #224]	; (8004330 <ssd1306_Print_No_Signal+0x148>)
    SSD1306.CurrentX = x;
 800424e:	8023      	strh	r3, [r4, #0]
    ssd1306_WriteString("???", Font_6x8, White);
 8004250:	e895 0006 	ldmia.w	r5, {r1, r2}
 8004254:	2301      	movs	r3, #1
 8004256:	4837      	ldr	r0, [pc, #220]	; (8004334 <ssd1306_Print_No_Signal+0x14c>)
    SSD1306.CurrentY = y;
 8004258:	8066      	strh	r6, [r4, #2]
    ssd1306_WriteString("???", Font_6x8, White);
 800425a:	f7ff fd9b 	bl	8003d94 <ssd1306_WriteString>

    ssd1306_SetCursor(45, 0);
    ssd1306_WriteString("LoRaOLED", Font_6x8, White);
 800425e:	e895 0006 	ldmia.w	r5, {r1, r2}
 8004262:	2301      	movs	r3, #1
 8004264:	4834      	ldr	r0, [pc, #208]	; (8004338 <ssd1306_Print_No_Signal+0x150>)
    SSD1306.CurrentY = y;
 8004266:	8066      	strh	r6, [r4, #2]
    SSD1306.CurrentX = x;
 8004268:	8027      	strh	r7, [r4, #0]
    ssd1306_WriteString("LoRaOLED", Font_6x8, White);
 800426a:	f7ff fd93 	bl	8003d94 <ssd1306_WriteString>
    SSD1306.CurrentX = x;
 800426e:	2311      	movs	r3, #17
 8004270:	8023      	strh	r3, [r4, #0]
    SSD1306.CurrentY = y;
 8004272:	231a      	movs	r3, #26

    ssd1306_SetCursor(17, 26);
    ssd1306_WriteString("!", Font_16x26, White);
 8004274:	4a31      	ldr	r2, [pc, #196]	; (800433c <ssd1306_Print_No_Signal+0x154>)
    SSD1306.CurrentY = y;
 8004276:	8063      	strh	r3, [r4, #2]
    ssd1306_WriteString("!", Font_16x26, White);
 8004278:	ca06      	ldmia	r2, {r1, r2}
 800427a:	2301      	movs	r3, #1
 800427c:	4830      	ldr	r0, [pc, #192]	; (8004340 <ssd1306_Print_No_Signal+0x158>)

    ssd1306_Line(5,50,45,50,White);
 800427e:	2601      	movs	r6, #1
    ssd1306_WriteString("!", Font_16x26, White);
 8004280:	f7ff fd88 	bl	8003d94 <ssd1306_WriteString>
    ssd1306_Line(5,50,45,50,White);
 8004284:	2332      	movs	r3, #50	; 0x32
 8004286:	463a      	mov	r2, r7
 8004288:	4619      	mov	r1, r3
 800428a:	9600      	str	r6, [sp, #0]
 800428c:	2005      	movs	r0, #5
 800428e:	f7ff fd96 	bl	8003dbe <ssd1306_Line>
    ssd1306_Line(25,15,45,50,White);
 8004292:	463a      	mov	r2, r7
 8004294:	9600      	str	r6, [sp, #0]
 8004296:	2332      	movs	r3, #50	; 0x32
 8004298:	210f      	movs	r1, #15
 800429a:	2019      	movs	r0, #25
 800429c:	f7ff fd8f 	bl	8003dbe <ssd1306_Line>
    ssd1306_Line(25,15,5,50,White);
 80042a0:	9600      	str	r6, [sp, #0]
 80042a2:	2332      	movs	r3, #50	; 0x32
 80042a4:	2205      	movs	r2, #5
 80042a6:	210f      	movs	r1, #15
 80042a8:	2019      	movs	r0, #25
 80042aa:	f7ff fd88 	bl	8003dbe <ssd1306_Line>
    SSD1306.CurrentX = x;
 80042ae:	2341      	movs	r3, #65	; 0x41
 80042b0:	8023      	strh	r3, [r4, #0]
    SSD1306.CurrentY = y;
 80042b2:	230c      	movs	r3, #12

    ssd1306_SetCursor(65, 12);
    ssd1306_WriteString("ERROR", Font_7x10, White);
 80042b4:	4a23      	ldr	r2, [pc, #140]	; (8004344 <ssd1306_Print_No_Signal+0x15c>)
    SSD1306.CurrentY = y;
 80042b6:	8063      	strh	r3, [r4, #2]
    ssd1306_WriteString("ERROR", Font_7x10, White);
 80042b8:	ca06      	ldmia	r2, {r1, r2}
 80042ba:	4633      	mov	r3, r6
 80042bc:	4822      	ldr	r0, [pc, #136]	; (8004348 <ssd1306_Print_No_Signal+0x160>)
 80042be:	f7ff fd69 	bl	8003d94 <ssd1306_WriteString>

    ssd1306_SetCursor(50, 25);
    ssd1306_WriteString("Device is not", Font_6x8, White);
 80042c2:	e895 0006 	ldmia.w	r5, {r1, r2}
    SSD1306.CurrentY = y;
 80042c6:	2319      	movs	r3, #25
    SSD1306.CurrentX = x;
 80042c8:	f04f 0832 	mov.w	r8, #50	; 0x32
    SSD1306.CurrentY = y;
 80042cc:	8063      	strh	r3, [r4, #2]
    ssd1306_WriteString("Device is not", Font_6x8, White);
 80042ce:	481f      	ldr	r0, [pc, #124]	; (800434c <ssd1306_Print_No_Signal+0x164>)
 80042d0:	4633      	mov	r3, r6
    SSD1306.CurrentX = x;
 80042d2:	f8a4 8000 	strh.w	r8, [r4]
    ssd1306_WriteString("Device is not", Font_6x8, White);
 80042d6:	f7ff fd5d 	bl	8003d94 <ssd1306_WriteString>
    ssd1306_SetCursor(50, 25 + 10);
    ssd1306_WriteString("receiving any", Font_6x8, White);
 80042da:	e895 0006 	ldmia.w	r5, {r1, r2}
    SSD1306.CurrentY = y;
 80042de:	2323      	movs	r3, #35	; 0x23
    ssd1306_WriteString("receiving any", Font_6x8, White);
 80042e0:	481b      	ldr	r0, [pc, #108]	; (8004350 <ssd1306_Print_No_Signal+0x168>)
    SSD1306.CurrentY = y;
 80042e2:	8063      	strh	r3, [r4, #2]
    ssd1306_WriteString("receiving any", Font_6x8, White);
 80042e4:	4633      	mov	r3, r6
    SSD1306.CurrentX = x;
 80042e6:	f8a4 8000 	strh.w	r8, [r4]
    ssd1306_WriteString("receiving any", Font_6x8, White);
 80042ea:	f7ff fd53 	bl	8003d94 <ssd1306_WriteString>
    ssd1306_SetCursor(50, 25 + 20);
    ssd1306_WriteString("  packets!", Font_6x8, White);
 80042ee:	e895 0006 	ldmia.w	r5, {r1, r2}
 80042f2:	4633      	mov	r3, r6
 80042f4:	4817      	ldr	r0, [pc, #92]	; (8004354 <ssd1306_Print_No_Signal+0x16c>)
    SSD1306.CurrentX = x;
 80042f6:	f8a4 8000 	strh.w	r8, [r4]
    SSD1306.CurrentY = y;
 80042fa:	8067      	strh	r7, [r4, #2]
    ssd1306_WriteString("  packets!", Font_6x8, White);
 80042fc:	f7ff fd4a 	bl	8003d94 <ssd1306_WriteString>

    ssd1306_UpdateScreen();
}
 8004300:	b002      	add	sp, #8
 8004302:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    ssd1306_UpdateScreen();
 8004306:	f7ff bc55 	b.w	8003bb4 <ssd1306_UpdateScreen>
    	ssd1306_Line(i,1,i,7,White);
 800430a:	b2e2      	uxtb	r2, r4
 800430c:	9600      	str	r6, [sp, #0]
 800430e:	2307      	movs	r3, #7
 8004310:	2101      	movs	r1, #1
 8004312:	4610      	mov	r0, r2
 8004314:	f7ff fd53 	bl	8003dbe <ssd1306_Line>
    for(int i = 1; i<=lines_i ;i++){
 8004318:	3401      	adds	r4, #1
 800431a:	e791      	b.n	8004240 <ssd1306_Print_No_Signal+0x58>
 800431c:	f3af 8000 	nop.w
 8004320:	f0373520 	.word	0xf0373520
 8004324:	3fb046b4 	.word	0x3fb046b4
 8004328:	40080000 	.word	0x40080000
 800432c:	20000218 	.word	0x20000218
 8004330:	20000010 	.word	0x20000010
 8004334:	08009484 	.word	0x08009484
 8004338:	08009488 	.word	0x08009488
 800433c:	20000008 	.word	0x20000008
 8004340:	080094bc 	.word	0x080094bc
 8004344:	20000018 	.word	0x20000018
 8004348:	08009491 	.word	0x08009491
 800434c:	08009497 	.word	0x08009497
 8004350:	080094a5 	.word	0x080094a5
 8004354:	080094b3 	.word	0x080094b3

08004358 <ssd1306_Print_initial_screen>:

void ssd1306_Print_initial_screen(){
 8004358:	b570      	push	{r4, r5, r6, lr}

    ssd1306_Fill(Black);
 800435a:	2000      	movs	r0, #0
 800435c:	f7ff fc1c 	bl	8003b98 <ssd1306_Fill>
    SSD1306.CurrentX = x;
 8004360:	232d      	movs	r3, #45	; 0x2d
 8004362:	4d15      	ldr	r5, [pc, #84]	; (80043b8 <ssd1306_Print_initial_screen+0x60>)

    ssd1306_SetCursor(45, 0);
    ssd1306_WriteString("LoRaOLED", Font_6x8, White);
 8004364:	4c15      	ldr	r4, [pc, #84]	; (80043bc <ssd1306_Print_initial_screen+0x64>)
    SSD1306.CurrentX = x;
 8004366:	802b      	strh	r3, [r5, #0]
    SSD1306.CurrentY = y;
 8004368:	2300      	movs	r3, #0
    ssd1306_WriteString("LoRaOLED", Font_6x8, White);
 800436a:	e894 0006 	ldmia.w	r4, {r1, r2}
    SSD1306.CurrentY = y;
 800436e:	806b      	strh	r3, [r5, #2]
    ssd1306_WriteString("LoRaOLED", Font_6x8, White);
 8004370:	4813      	ldr	r0, [pc, #76]	; (80043c0 <ssd1306_Print_initial_screen+0x68>)
 8004372:	2301      	movs	r3, #1
 8004374:	f7ff fd0e 	bl	8003d94 <ssd1306_WriteString>

    ssd1306_SetCursor(5, 20);
    ssd1306_WriteString("Projekt - SR", Font_6x8, White);
 8004378:	e894 0006 	ldmia.w	r4, {r1, r2}
    SSD1306.CurrentY = y;
 800437c:	2314      	movs	r3, #20
    SSD1306.CurrentX = x;
 800437e:	2605      	movs	r6, #5
    SSD1306.CurrentY = y;
 8004380:	806b      	strh	r3, [r5, #2]
    ssd1306_WriteString("Projekt - SR", Font_6x8, White);
 8004382:	4810      	ldr	r0, [pc, #64]	; (80043c4 <ssd1306_Print_initial_screen+0x6c>)
 8004384:	2301      	movs	r3, #1
    SSD1306.CurrentX = x;
 8004386:	802e      	strh	r6, [r5, #0]
    ssd1306_WriteString("Projekt - SR", Font_6x8, White);
 8004388:	f7ff fd04 	bl	8003d94 <ssd1306_WriteString>

    ssd1306_SetCursor(5, 30);
    ssd1306_WriteString("Marcel Domagala", Font_6x8, White);
 800438c:	e894 0006 	ldmia.w	r4, {r1, r2}
    SSD1306.CurrentY = y;
 8004390:	231e      	movs	r3, #30
    ssd1306_WriteString("Marcel Domagala", Font_6x8, White);
 8004392:	480d      	ldr	r0, [pc, #52]	; (80043c8 <ssd1306_Print_initial_screen+0x70>)
    SSD1306.CurrentY = y;
 8004394:	806b      	strh	r3, [r5, #2]
    ssd1306_WriteString("Marcel Domagala", Font_6x8, White);
 8004396:	2301      	movs	r3, #1
    SSD1306.CurrentX = x;
 8004398:	802e      	strh	r6, [r5, #0]
    ssd1306_WriteString("Marcel Domagala", Font_6x8, White);
 800439a:	f7ff fcfb 	bl	8003d94 <ssd1306_WriteString>

    ssd1306_SetCursor(5, 40);
    ssd1306_WriteString("Maciej Gaik", Font_6x8, White);
 800439e:	e894 0006 	ldmia.w	r4, {r1, r2}
    SSD1306.CurrentY = y;
 80043a2:	2328      	movs	r3, #40	; 0x28
    ssd1306_WriteString("Maciej Gaik", Font_6x8, White);
 80043a4:	4809      	ldr	r0, [pc, #36]	; (80043cc <ssd1306_Print_initial_screen+0x74>)
    SSD1306.CurrentY = y;
 80043a6:	806b      	strh	r3, [r5, #2]
    ssd1306_WriteString("Maciej Gaik", Font_6x8, White);
 80043a8:	2301      	movs	r3, #1
    SSD1306.CurrentX = x;
 80043aa:	802e      	strh	r6, [r5, #0]
    ssd1306_WriteString("Maciej Gaik", Font_6x8, White);
 80043ac:	f7ff fcf2 	bl	8003d94 <ssd1306_WriteString>

    ssd1306_UpdateScreen();
}
 80043b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ssd1306_UpdateScreen();
 80043b4:	f7ff bbfe 	b.w	8003bb4 <ssd1306_UpdateScreen>
 80043b8:	20000218 	.word	0x20000218
 80043bc:	20000010 	.word	0x20000010
 80043c0:	08009488 	.word	0x08009488
 80043c4:	080094be 	.word	0x080094be
 80043c8:	080094cb 	.word	0x080094cb
 80043cc:	080094db 	.word	0x080094db

080043d0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80043d0:	4b16      	ldr	r3, [pc, #88]	; (800442c <HAL_MspInit+0x5c>)
{
 80043d2:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 80043d4:	699a      	ldr	r2, [r3, #24]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 80043d6:	2001      	movs	r0, #1
  __HAL_RCC_AFIO_CLK_ENABLE();
 80043d8:	f042 0201 	orr.w	r2, r2, #1
 80043dc:	619a      	str	r2, [r3, #24]
 80043de:	699a      	ldr	r2, [r3, #24]
 80043e0:	f002 0201 	and.w	r2, r2, #1
 80043e4:	9200      	str	r2, [sp, #0]
 80043e6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80043e8:	69da      	ldr	r2, [r3, #28]
 80043ea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80043ee:	61da      	str	r2, [r3, #28]
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 80043f0:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 80043f2:	69db      	ldr	r3, [r3, #28]
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 80043f4:	4611      	mov	r1, r2
  __HAL_RCC_PWR_CLK_ENABLE();
 80043f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043fa:	9301      	str	r3, [sp, #4]
 80043fc:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 80043fe:	f7fc ffdb 	bl	80013b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8004402:	2001      	movs	r0, #1
 8004404:	f7fd f80c 	bl	8001420 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8004408:	2200      	movs	r2, #0
 800440a:	2005      	movs	r0, #5
 800440c:	4611      	mov	r1, r2
 800440e:	f7fc ffd3 	bl	80013b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8004412:	2005      	movs	r0, #5
 8004414:	f7fd f804 	bl	8001420 <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004418:	4a05      	ldr	r2, [pc, #20]	; (8004430 <HAL_MspInit+0x60>)
 800441a:	6853      	ldr	r3, [r2, #4]
 800441c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004420:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004424:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004426:	b003      	add	sp, #12
 8004428:	f85d fb04 	ldr.w	pc, [sp], #4
 800442c:	40021000 	.word	0x40021000
 8004430:	40010000 	.word	0x40010000

08004434 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004434:	4770      	bx	lr

08004436 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004436:	e7fe      	b.n	8004436 <HardFault_Handler>

08004438 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004438:	e7fe      	b.n	8004438 <MemManage_Handler>

0800443a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800443a:	e7fe      	b.n	800443a <BusFault_Handler>

0800443c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800443c:	e7fe      	b.n	800443c <UsageFault_Handler>

0800443e <SVC_Handler>:
 800443e:	4770      	bx	lr

08004440 <DebugMon_Handler>:
 8004440:	4770      	bx	lr

08004442 <PendSV_Handler>:
 8004442:	4770      	bx	lr

08004444 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004444:	f7fc bd48 	b.w	8000ed8 <HAL_IncTick>

08004448 <PVD_IRQHandler>:
void PVD_IRQHandler(void)
{
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8004448:	f7fd bbae 	b.w	8001ba8 <HAL_PWR_PVD_IRQHandler>

0800444c <RCC_IRQHandler>:
 800444c:	4770      	bx	lr
	...

08004450 <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004450:	4801      	ldr	r0, [pc, #4]	; (8004458 <ADC1_2_IRQHandler+0x8>)
 8004452:	f7fc bd69 	b.w	8000f28 <HAL_ADC_IRQHandler>
 8004456:	bf00      	nop
 8004458:	20000630 	.word	0x20000630

0800445c <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800445c:	4801      	ldr	r0, [pc, #4]	; (8004464 <SPI1_IRQHandler+0x8>)
 800445e:	f7fe bb49 	b.w	8002af4 <HAL_SPI_IRQHandler>
 8004462:	bf00      	nop
 8004464:	20000854 	.word	0x20000854

08004468 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8004468:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800446c:	f7fd b936 	b.w	80016dc <HAL_GPIO_EXTI_IRQHandler>

08004470 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004470:	b570      	push	{r4, r5, r6, lr}
 8004472:	460e      	mov	r6, r1
 8004474:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004476:	460c      	mov	r4, r1
 8004478:	1ba3      	subs	r3, r4, r6
 800447a:	429d      	cmp	r5, r3
 800447c:	dc01      	bgt.n	8004482 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 800447e:	4628      	mov	r0, r5
 8004480:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8004482:	f3af 8000 	nop.w
 8004486:	f804 0b01 	strb.w	r0, [r4], #1
 800448a:	e7f5      	b.n	8004478 <_read+0x8>

0800448c <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 800448c:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800448e:	4b0a      	ldr	r3, [pc, #40]	; (80044b8 <_sbrk+0x2c>)
{
 8004490:	4602      	mov	r2, r0
	if (heap_end == 0)
 8004492:	6819      	ldr	r1, [r3, #0]
 8004494:	b909      	cbnz	r1, 800449a <_sbrk+0xe>
		heap_end = &end;
 8004496:	4909      	ldr	r1, [pc, #36]	; (80044bc <_sbrk+0x30>)
 8004498:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 800449a:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 800449c:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 800449e:	4402      	add	r2, r0
 80044a0:	428a      	cmp	r2, r1
 80044a2:	d906      	bls.n	80044b2 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80044a4:	f000 f8ba 	bl	800461c <__errno>
 80044a8:	230c      	movs	r3, #12
 80044aa:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80044ac:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 80044b0:	bd08      	pop	{r3, pc}
	heap_end += incr;
 80044b2:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 80044b4:	e7fc      	b.n	80044b0 <_sbrk+0x24>
 80044b6:	bf00      	nop
 80044b8:	20000620 	.word	0x20000620
 80044bc:	200008f0 	.word	0x200008f0

080044c0 <_close>:

int _close(int file)
{
	return -1;
}
 80044c0:	f04f 30ff 	mov.w	r0, #4294967295
 80044c4:	4770      	bx	lr

080044c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80044c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 80044ca:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 80044cc:	604b      	str	r3, [r1, #4]
}
 80044ce:	4770      	bx	lr

080044d0 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80044d0:	2001      	movs	r0, #1
 80044d2:	4770      	bx	lr

080044d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80044d4:	2000      	movs	r0, #0
 80044d6:	4770      	bx	lr

080044d8 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80044d8:	4b0f      	ldr	r3, [pc, #60]	; (8004518 <SystemInit+0x40>)
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	f042 0201 	orr.w	r2, r2, #1
 80044e0:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80044e2:	6859      	ldr	r1, [r3, #4]
 80044e4:	4a0d      	ldr	r2, [pc, #52]	; (800451c <SystemInit+0x44>)
 80044e6:	400a      	ands	r2, r1
 80044e8:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80044f0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80044f4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80044fc:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80044fe:	685a      	ldr	r2, [r3, #4]
 8004500:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8004504:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8004506:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800450a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800450c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004510:	4b03      	ldr	r3, [pc, #12]	; (8004520 <SystemInit+0x48>)
 8004512:	609a      	str	r2, [r3, #8]
#endif 
}
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop
 8004518:	40021000 	.word	0x40021000
 800451c:	f8ff0000 	.word	0xf8ff0000
 8004520:	e000ed00 	.word	0xe000ed00

08004524 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004524:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
 8004526:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart2.Instance = USART2;
 800452a:	480a      	ldr	r0, [pc, #40]	; (8004554 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 800452c:	4a0a      	ldr	r2, [pc, #40]	; (8004558 <MX_USART2_UART_Init+0x34>)
 800452e:	e9c0 2300 	strd	r2, r3, [r0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004532:	2300      	movs	r3, #0
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004534:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004536:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 800453a:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800453c:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004540:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004542:	f7fe fbb9 	bl	8002cb8 <HAL_UART_Init>
 8004546:	b118      	cbz	r0, 8004550 <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8004548:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800454c:	f7ff b988 	b.w	8003860 <Error_Handler>
}
 8004550:	bd08      	pop	{r3, pc}
 8004552:	bf00      	nop
 8004554:	200008ac 	.word	0x200008ac
 8004558:	40004400 	.word	0x40004400

0800455c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800455c:	b510      	push	{r4, lr}
 800455e:	4604      	mov	r4, r0
 8004560:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004562:	2210      	movs	r2, #16
 8004564:	2100      	movs	r1, #0
 8004566:	a802      	add	r0, sp, #8
 8004568:	f000 f8c0 	bl	80046ec <memset>
  if(uartHandle->Instance==USART2)
 800456c:	6822      	ldr	r2, [r4, #0]
 800456e:	4b16      	ldr	r3, [pc, #88]	; (80045c8 <HAL_UART_MspInit+0x6c>)
 8004570:	429a      	cmp	r2, r3
 8004572:	d126      	bne.n	80045c2 <HAL_UART_MspInit+0x66>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004574:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004578:	69da      	ldr	r2, [r3, #28]
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = TX_USB_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(TX_USB_GPIO_Port, &GPIO_InitStruct);
 800457a:	a902      	add	r1, sp, #8
    __HAL_RCC_USART2_CLK_ENABLE();
 800457c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004580:	61da      	str	r2, [r3, #28]
 8004582:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(TX_USB_GPIO_Port, &GPIO_InitStruct);
 8004584:	4811      	ldr	r0, [pc, #68]	; (80045cc <HAL_UART_MspInit+0x70>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8004586:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800458a:	9200      	str	r2, [sp, #0]
 800458c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800458e:	699a      	ldr	r2, [r3, #24]
 8004590:	f042 0204 	orr.w	r2, r2, #4
 8004594:	619a      	str	r2, [r3, #24]
 8004596:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004598:	2204      	movs	r2, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800459a:	f003 0304 	and.w	r3, r3, #4
 800459e:	9301      	str	r3, [sp, #4]
 80045a0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045a2:	2302      	movs	r3, #2
 80045a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80045a8:	2303      	movs	r3, #3
 80045aa:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(TX_USB_GPIO_Port, &GPIO_InitStruct);
 80045ac:	f7fc ffa4 	bl	80014f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RX_USB_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045b0:	2108      	movs	r1, #8
 80045b2:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(RX_USB_GPIO_Port, &GPIO_InitStruct);
 80045b4:	4805      	ldr	r0, [pc, #20]	; (80045cc <HAL_UART_MspInit+0x70>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045b6:	e9cd 1302 	strd	r1, r3, [sp, #8]
    HAL_GPIO_Init(RX_USB_GPIO_Port, &GPIO_InitStruct);
 80045ba:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045bc:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(RX_USB_GPIO_Port, &GPIO_InitStruct);
 80045be:	f7fc ff9b 	bl	80014f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80045c2:	b006      	add	sp, #24
 80045c4:	bd10      	pop	{r4, pc}
 80045c6:	bf00      	nop
 80045c8:	40004400 	.word	0x40004400
 80045cc:	40010800 	.word	0x40010800

080045d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80045d0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80045d2:	e003      	b.n	80045dc <LoopCopyDataInit>

080045d4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80045d4:	4b0b      	ldr	r3, [pc, #44]	; (8004604 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80045d6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80045d8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80045da:	3104      	adds	r1, #4

080045dc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80045dc:	480a      	ldr	r0, [pc, #40]	; (8004608 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80045de:	4b0b      	ldr	r3, [pc, #44]	; (800460c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80045e0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80045e2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80045e4:	d3f6      	bcc.n	80045d4 <CopyDataInit>
  ldr r2, =_sbss
 80045e6:	4a0a      	ldr	r2, [pc, #40]	; (8004610 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80045e8:	e002      	b.n	80045f0 <LoopFillZerobss>

080045ea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80045ea:	2300      	movs	r3, #0
  str r3, [r2], #4
 80045ec:	f842 3b04 	str.w	r3, [r2], #4

080045f0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80045f0:	4b08      	ldr	r3, [pc, #32]	; (8004614 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80045f2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80045f4:	d3f9      	bcc.n	80045ea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80045f6:	f7ff ff6f 	bl	80044d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80045fa:	f000 f815 	bl	8004628 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80045fe:	f7fe ffd7 	bl	80035b0 <main>
  bx lr
 8004602:	4770      	bx	lr
  ldr r3, =_sidata
 8004604:	0800b910 	.word	0x0800b910
  ldr r0, =_sdata
 8004608:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800460c:	200001f4 	.word	0x200001f4
  ldr r2, =_sbss
 8004610:	200001f8 	.word	0x200001f8
  ldr r3, = _ebss
 8004614:	200008f0 	.word	0x200008f0

08004618 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004618:	e7fe      	b.n	8004618 <CAN1_RX1_IRQHandler>
	...

0800461c <__errno>:
 800461c:	4b01      	ldr	r3, [pc, #4]	; (8004624 <__errno+0x8>)
 800461e:	6818      	ldr	r0, [r3, #0]
 8004620:	4770      	bx	lr
 8004622:	bf00      	nop
 8004624:	20000024 	.word	0x20000024

08004628 <__libc_init_array>:
 8004628:	b570      	push	{r4, r5, r6, lr}
 800462a:	2500      	movs	r5, #0
 800462c:	4e0c      	ldr	r6, [pc, #48]	; (8004660 <__libc_init_array+0x38>)
 800462e:	4c0d      	ldr	r4, [pc, #52]	; (8004664 <__libc_init_array+0x3c>)
 8004630:	1ba4      	subs	r4, r4, r6
 8004632:	10a4      	asrs	r4, r4, #2
 8004634:	42a5      	cmp	r5, r4
 8004636:	d109      	bne.n	800464c <__libc_init_array+0x24>
 8004638:	f004 fe88 	bl	800934c <_init>
 800463c:	2500      	movs	r5, #0
 800463e:	4e0a      	ldr	r6, [pc, #40]	; (8004668 <__libc_init_array+0x40>)
 8004640:	4c0a      	ldr	r4, [pc, #40]	; (800466c <__libc_init_array+0x44>)
 8004642:	1ba4      	subs	r4, r4, r6
 8004644:	10a4      	asrs	r4, r4, #2
 8004646:	42a5      	cmp	r5, r4
 8004648:	d105      	bne.n	8004656 <__libc_init_array+0x2e>
 800464a:	bd70      	pop	{r4, r5, r6, pc}
 800464c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004650:	4798      	blx	r3
 8004652:	3501      	adds	r5, #1
 8004654:	e7ee      	b.n	8004634 <__libc_init_array+0xc>
 8004656:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800465a:	4798      	blx	r3
 800465c:	3501      	adds	r5, #1
 800465e:	e7f2      	b.n	8004646 <__libc_init_array+0x1e>
 8004660:	0800b908 	.word	0x0800b908
 8004664:	0800b908 	.word	0x0800b908
 8004668:	0800b908 	.word	0x0800b908
 800466c:	0800b90c 	.word	0x0800b90c

08004670 <__itoa>:
 8004670:	1e93      	subs	r3, r2, #2
 8004672:	2b22      	cmp	r3, #34	; 0x22
 8004674:	b510      	push	{r4, lr}
 8004676:	460c      	mov	r4, r1
 8004678:	d904      	bls.n	8004684 <__itoa+0x14>
 800467a:	2300      	movs	r3, #0
 800467c:	461c      	mov	r4, r3
 800467e:	700b      	strb	r3, [r1, #0]
 8004680:	4620      	mov	r0, r4
 8004682:	bd10      	pop	{r4, pc}
 8004684:	2a0a      	cmp	r2, #10
 8004686:	d109      	bne.n	800469c <__itoa+0x2c>
 8004688:	2800      	cmp	r0, #0
 800468a:	da07      	bge.n	800469c <__itoa+0x2c>
 800468c:	232d      	movs	r3, #45	; 0x2d
 800468e:	700b      	strb	r3, [r1, #0]
 8004690:	2101      	movs	r1, #1
 8004692:	4240      	negs	r0, r0
 8004694:	4421      	add	r1, r4
 8004696:	f001 fdcd 	bl	8006234 <__utoa>
 800469a:	e7f1      	b.n	8004680 <__itoa+0x10>
 800469c:	2100      	movs	r1, #0
 800469e:	e7f9      	b.n	8004694 <__itoa+0x24>

080046a0 <itoa>:
 80046a0:	f7ff bfe6 	b.w	8004670 <__itoa>

080046a4 <memcpy>:
 80046a4:	b510      	push	{r4, lr}
 80046a6:	1e43      	subs	r3, r0, #1
 80046a8:	440a      	add	r2, r1
 80046aa:	4291      	cmp	r1, r2
 80046ac:	d100      	bne.n	80046b0 <memcpy+0xc>
 80046ae:	bd10      	pop	{r4, pc}
 80046b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80046b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80046b8:	e7f7      	b.n	80046aa <memcpy+0x6>

080046ba <memmove>:
 80046ba:	4288      	cmp	r0, r1
 80046bc:	b510      	push	{r4, lr}
 80046be:	eb01 0302 	add.w	r3, r1, r2
 80046c2:	d807      	bhi.n	80046d4 <memmove+0x1a>
 80046c4:	1e42      	subs	r2, r0, #1
 80046c6:	4299      	cmp	r1, r3
 80046c8:	d00a      	beq.n	80046e0 <memmove+0x26>
 80046ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80046ce:	f802 4f01 	strb.w	r4, [r2, #1]!
 80046d2:	e7f8      	b.n	80046c6 <memmove+0xc>
 80046d4:	4283      	cmp	r3, r0
 80046d6:	d9f5      	bls.n	80046c4 <memmove+0xa>
 80046d8:	1881      	adds	r1, r0, r2
 80046da:	1ad2      	subs	r2, r2, r3
 80046dc:	42d3      	cmn	r3, r2
 80046de:	d100      	bne.n	80046e2 <memmove+0x28>
 80046e0:	bd10      	pop	{r4, pc}
 80046e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80046e6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80046ea:	e7f7      	b.n	80046dc <memmove+0x22>

080046ec <memset>:
 80046ec:	4603      	mov	r3, r0
 80046ee:	4402      	add	r2, r0
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d100      	bne.n	80046f6 <memset+0xa>
 80046f4:	4770      	bx	lr
 80046f6:	f803 1b01 	strb.w	r1, [r3], #1
 80046fa:	e7f9      	b.n	80046f0 <memset+0x4>

080046fc <__cvt>:
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004702:	461e      	mov	r6, r3
 8004704:	bfbb      	ittet	lt
 8004706:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800470a:	461e      	movlt	r6, r3
 800470c:	2300      	movge	r3, #0
 800470e:	232d      	movlt	r3, #45	; 0x2d
 8004710:	b088      	sub	sp, #32
 8004712:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004714:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8004718:	f027 0720 	bic.w	r7, r7, #32
 800471c:	2f46      	cmp	r7, #70	; 0x46
 800471e:	4614      	mov	r4, r2
 8004720:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004722:	700b      	strb	r3, [r1, #0]
 8004724:	d004      	beq.n	8004730 <__cvt+0x34>
 8004726:	2f45      	cmp	r7, #69	; 0x45
 8004728:	d100      	bne.n	800472c <__cvt+0x30>
 800472a:	3501      	adds	r5, #1
 800472c:	2302      	movs	r3, #2
 800472e:	e000      	b.n	8004732 <__cvt+0x36>
 8004730:	2303      	movs	r3, #3
 8004732:	aa07      	add	r2, sp, #28
 8004734:	9204      	str	r2, [sp, #16]
 8004736:	aa06      	add	r2, sp, #24
 8004738:	e9cd a202 	strd	sl, r2, [sp, #8]
 800473c:	e9cd 3500 	strd	r3, r5, [sp]
 8004740:	4622      	mov	r2, r4
 8004742:	4633      	mov	r3, r6
 8004744:	f001 fe64 	bl	8006410 <_dtoa_r>
 8004748:	2f47      	cmp	r7, #71	; 0x47
 800474a:	4680      	mov	r8, r0
 800474c:	d102      	bne.n	8004754 <__cvt+0x58>
 800474e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004750:	07db      	lsls	r3, r3, #31
 8004752:	d526      	bpl.n	80047a2 <__cvt+0xa6>
 8004754:	2f46      	cmp	r7, #70	; 0x46
 8004756:	eb08 0905 	add.w	r9, r8, r5
 800475a:	d111      	bne.n	8004780 <__cvt+0x84>
 800475c:	f898 3000 	ldrb.w	r3, [r8]
 8004760:	2b30      	cmp	r3, #48	; 0x30
 8004762:	d10a      	bne.n	800477a <__cvt+0x7e>
 8004764:	2200      	movs	r2, #0
 8004766:	2300      	movs	r3, #0
 8004768:	4620      	mov	r0, r4
 800476a:	4631      	mov	r1, r6
 800476c:	f7fc f91c 	bl	80009a8 <__aeabi_dcmpeq>
 8004770:	b918      	cbnz	r0, 800477a <__cvt+0x7e>
 8004772:	f1c5 0501 	rsb	r5, r5, #1
 8004776:	f8ca 5000 	str.w	r5, [sl]
 800477a:	f8da 3000 	ldr.w	r3, [sl]
 800477e:	4499      	add	r9, r3
 8004780:	2200      	movs	r2, #0
 8004782:	2300      	movs	r3, #0
 8004784:	4620      	mov	r0, r4
 8004786:	4631      	mov	r1, r6
 8004788:	f7fc f90e 	bl	80009a8 <__aeabi_dcmpeq>
 800478c:	b938      	cbnz	r0, 800479e <__cvt+0xa2>
 800478e:	2230      	movs	r2, #48	; 0x30
 8004790:	9b07      	ldr	r3, [sp, #28]
 8004792:	454b      	cmp	r3, r9
 8004794:	d205      	bcs.n	80047a2 <__cvt+0xa6>
 8004796:	1c59      	adds	r1, r3, #1
 8004798:	9107      	str	r1, [sp, #28]
 800479a:	701a      	strb	r2, [r3, #0]
 800479c:	e7f8      	b.n	8004790 <__cvt+0x94>
 800479e:	f8cd 901c 	str.w	r9, [sp, #28]
 80047a2:	4640      	mov	r0, r8
 80047a4:	9b07      	ldr	r3, [sp, #28]
 80047a6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80047a8:	eba3 0308 	sub.w	r3, r3, r8
 80047ac:	6013      	str	r3, [r2, #0]
 80047ae:	b008      	add	sp, #32
 80047b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080047b4 <__exponent>:
 80047b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047b6:	2900      	cmp	r1, #0
 80047b8:	bfb4      	ite	lt
 80047ba:	232d      	movlt	r3, #45	; 0x2d
 80047bc:	232b      	movge	r3, #43	; 0x2b
 80047be:	4604      	mov	r4, r0
 80047c0:	bfb8      	it	lt
 80047c2:	4249      	neglt	r1, r1
 80047c4:	2909      	cmp	r1, #9
 80047c6:	f804 2b02 	strb.w	r2, [r4], #2
 80047ca:	7043      	strb	r3, [r0, #1]
 80047cc:	dd21      	ble.n	8004812 <__exponent+0x5e>
 80047ce:	f10d 0307 	add.w	r3, sp, #7
 80047d2:	461f      	mov	r7, r3
 80047d4:	260a      	movs	r6, #10
 80047d6:	fb91 f5f6 	sdiv	r5, r1, r6
 80047da:	fb06 1115 	mls	r1, r6, r5, r1
 80047de:	2d09      	cmp	r5, #9
 80047e0:	f101 0130 	add.w	r1, r1, #48	; 0x30
 80047e4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80047e8:	f103 32ff 	add.w	r2, r3, #4294967295
 80047ec:	4629      	mov	r1, r5
 80047ee:	dc09      	bgt.n	8004804 <__exponent+0x50>
 80047f0:	3130      	adds	r1, #48	; 0x30
 80047f2:	3b02      	subs	r3, #2
 80047f4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80047f8:	42bb      	cmp	r3, r7
 80047fa:	4622      	mov	r2, r4
 80047fc:	d304      	bcc.n	8004808 <__exponent+0x54>
 80047fe:	1a10      	subs	r0, r2, r0
 8004800:	b003      	add	sp, #12
 8004802:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004804:	4613      	mov	r3, r2
 8004806:	e7e6      	b.n	80047d6 <__exponent+0x22>
 8004808:	f813 2b01 	ldrb.w	r2, [r3], #1
 800480c:	f804 2b01 	strb.w	r2, [r4], #1
 8004810:	e7f2      	b.n	80047f8 <__exponent+0x44>
 8004812:	2330      	movs	r3, #48	; 0x30
 8004814:	4419      	add	r1, r3
 8004816:	7083      	strb	r3, [r0, #2]
 8004818:	1d02      	adds	r2, r0, #4
 800481a:	70c1      	strb	r1, [r0, #3]
 800481c:	e7ef      	b.n	80047fe <__exponent+0x4a>
	...

08004820 <_printf_float>:
 8004820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004824:	b091      	sub	sp, #68	; 0x44
 8004826:	460c      	mov	r4, r1
 8004828:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800482a:	4693      	mov	fp, r2
 800482c:	461e      	mov	r6, r3
 800482e:	4605      	mov	r5, r0
 8004830:	f002 ffa8 	bl	8007784 <_localeconv_r>
 8004834:	6803      	ldr	r3, [r0, #0]
 8004836:	4618      	mov	r0, r3
 8004838:	9309      	str	r3, [sp, #36]	; 0x24
 800483a:	f7fb fc89 	bl	8000150 <strlen>
 800483e:	2300      	movs	r3, #0
 8004840:	930e      	str	r3, [sp, #56]	; 0x38
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	900a      	str	r0, [sp, #40]	; 0x28
 8004846:	3307      	adds	r3, #7
 8004848:	f023 0307 	bic.w	r3, r3, #7
 800484c:	f103 0208 	add.w	r2, r3, #8
 8004850:	f894 8018 	ldrb.w	r8, [r4, #24]
 8004854:	f8d4 a000 	ldr.w	sl, [r4]
 8004858:	603a      	str	r2, [r7, #0]
 800485a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800485e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004862:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8004866:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800486a:	930b      	str	r3, [sp, #44]	; 0x2c
 800486c:	f04f 32ff 	mov.w	r2, #4294967295
 8004870:	4ba6      	ldr	r3, [pc, #664]	; (8004b0c <_printf_float+0x2ec>)
 8004872:	4638      	mov	r0, r7
 8004874:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004876:	f7fc f8c9 	bl	8000a0c <__aeabi_dcmpun>
 800487a:	bb68      	cbnz	r0, 80048d8 <_printf_float+0xb8>
 800487c:	f04f 32ff 	mov.w	r2, #4294967295
 8004880:	4ba2      	ldr	r3, [pc, #648]	; (8004b0c <_printf_float+0x2ec>)
 8004882:	4638      	mov	r0, r7
 8004884:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004886:	f7fc f8a3 	bl	80009d0 <__aeabi_dcmple>
 800488a:	bb28      	cbnz	r0, 80048d8 <_printf_float+0xb8>
 800488c:	2200      	movs	r2, #0
 800488e:	2300      	movs	r3, #0
 8004890:	4638      	mov	r0, r7
 8004892:	4649      	mov	r1, r9
 8004894:	f7fc f892 	bl	80009bc <__aeabi_dcmplt>
 8004898:	b110      	cbz	r0, 80048a0 <_printf_float+0x80>
 800489a:	232d      	movs	r3, #45	; 0x2d
 800489c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048a0:	4f9b      	ldr	r7, [pc, #620]	; (8004b10 <_printf_float+0x2f0>)
 80048a2:	4b9c      	ldr	r3, [pc, #624]	; (8004b14 <_printf_float+0x2f4>)
 80048a4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80048a8:	bf98      	it	ls
 80048aa:	461f      	movls	r7, r3
 80048ac:	2303      	movs	r3, #3
 80048ae:	f04f 0900 	mov.w	r9, #0
 80048b2:	6123      	str	r3, [r4, #16]
 80048b4:	f02a 0304 	bic.w	r3, sl, #4
 80048b8:	6023      	str	r3, [r4, #0]
 80048ba:	9600      	str	r6, [sp, #0]
 80048bc:	465b      	mov	r3, fp
 80048be:	aa0f      	add	r2, sp, #60	; 0x3c
 80048c0:	4621      	mov	r1, r4
 80048c2:	4628      	mov	r0, r5
 80048c4:	f000 f9e2 	bl	8004c8c <_printf_common>
 80048c8:	3001      	adds	r0, #1
 80048ca:	f040 8090 	bne.w	80049ee <_printf_float+0x1ce>
 80048ce:	f04f 30ff 	mov.w	r0, #4294967295
 80048d2:	b011      	add	sp, #68	; 0x44
 80048d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048d8:	463a      	mov	r2, r7
 80048da:	464b      	mov	r3, r9
 80048dc:	4638      	mov	r0, r7
 80048de:	4649      	mov	r1, r9
 80048e0:	f7fc f894 	bl	8000a0c <__aeabi_dcmpun>
 80048e4:	b110      	cbz	r0, 80048ec <_printf_float+0xcc>
 80048e6:	4f8c      	ldr	r7, [pc, #560]	; (8004b18 <_printf_float+0x2f8>)
 80048e8:	4b8c      	ldr	r3, [pc, #560]	; (8004b1c <_printf_float+0x2fc>)
 80048ea:	e7db      	b.n	80048a4 <_printf_float+0x84>
 80048ec:	6863      	ldr	r3, [r4, #4]
 80048ee:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 80048f2:	1c59      	adds	r1, r3, #1
 80048f4:	a80d      	add	r0, sp, #52	; 0x34
 80048f6:	a90e      	add	r1, sp, #56	; 0x38
 80048f8:	d140      	bne.n	800497c <_printf_float+0x15c>
 80048fa:	2306      	movs	r3, #6
 80048fc:	6063      	str	r3, [r4, #4]
 80048fe:	f04f 0c00 	mov.w	ip, #0
 8004902:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8004906:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800490a:	6863      	ldr	r3, [r4, #4]
 800490c:	6022      	str	r2, [r4, #0]
 800490e:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004912:	9300      	str	r3, [sp, #0]
 8004914:	463a      	mov	r2, r7
 8004916:	464b      	mov	r3, r9
 8004918:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800491c:	4628      	mov	r0, r5
 800491e:	f7ff feed 	bl	80046fc <__cvt>
 8004922:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8004926:	2b47      	cmp	r3, #71	; 0x47
 8004928:	4607      	mov	r7, r0
 800492a:	d109      	bne.n	8004940 <_printf_float+0x120>
 800492c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800492e:	1cd8      	adds	r0, r3, #3
 8004930:	db02      	blt.n	8004938 <_printf_float+0x118>
 8004932:	6862      	ldr	r2, [r4, #4]
 8004934:	4293      	cmp	r3, r2
 8004936:	dd47      	ble.n	80049c8 <_printf_float+0x1a8>
 8004938:	f1a8 0802 	sub.w	r8, r8, #2
 800493c:	fa5f f888 	uxtb.w	r8, r8
 8004940:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8004944:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004946:	d824      	bhi.n	8004992 <_printf_float+0x172>
 8004948:	3901      	subs	r1, #1
 800494a:	4642      	mov	r2, r8
 800494c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004950:	910d      	str	r1, [sp, #52]	; 0x34
 8004952:	f7ff ff2f 	bl	80047b4 <__exponent>
 8004956:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004958:	4681      	mov	r9, r0
 800495a:	1813      	adds	r3, r2, r0
 800495c:	2a01      	cmp	r2, #1
 800495e:	6123      	str	r3, [r4, #16]
 8004960:	dc02      	bgt.n	8004968 <_printf_float+0x148>
 8004962:	6822      	ldr	r2, [r4, #0]
 8004964:	07d1      	lsls	r1, r2, #31
 8004966:	d501      	bpl.n	800496c <_printf_float+0x14c>
 8004968:	3301      	adds	r3, #1
 800496a:	6123      	str	r3, [r4, #16]
 800496c:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004970:	2b00      	cmp	r3, #0
 8004972:	d0a2      	beq.n	80048ba <_printf_float+0x9a>
 8004974:	232d      	movs	r3, #45	; 0x2d
 8004976:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800497a:	e79e      	b.n	80048ba <_printf_float+0x9a>
 800497c:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8004980:	f000 816e 	beq.w	8004c60 <_printf_float+0x440>
 8004984:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004988:	d1b9      	bne.n	80048fe <_printf_float+0xde>
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1b7      	bne.n	80048fe <_printf_float+0xde>
 800498e:	2301      	movs	r3, #1
 8004990:	e7b4      	b.n	80048fc <_printf_float+0xdc>
 8004992:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8004996:	d119      	bne.n	80049cc <_printf_float+0x1ac>
 8004998:	2900      	cmp	r1, #0
 800499a:	6863      	ldr	r3, [r4, #4]
 800499c:	dd0c      	ble.n	80049b8 <_printf_float+0x198>
 800499e:	6121      	str	r1, [r4, #16]
 80049a0:	b913      	cbnz	r3, 80049a8 <_printf_float+0x188>
 80049a2:	6822      	ldr	r2, [r4, #0]
 80049a4:	07d2      	lsls	r2, r2, #31
 80049a6:	d502      	bpl.n	80049ae <_printf_float+0x18e>
 80049a8:	3301      	adds	r3, #1
 80049aa:	440b      	add	r3, r1
 80049ac:	6123      	str	r3, [r4, #16]
 80049ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80049b0:	f04f 0900 	mov.w	r9, #0
 80049b4:	65a3      	str	r3, [r4, #88]	; 0x58
 80049b6:	e7d9      	b.n	800496c <_printf_float+0x14c>
 80049b8:	b913      	cbnz	r3, 80049c0 <_printf_float+0x1a0>
 80049ba:	6822      	ldr	r2, [r4, #0]
 80049bc:	07d0      	lsls	r0, r2, #31
 80049be:	d501      	bpl.n	80049c4 <_printf_float+0x1a4>
 80049c0:	3302      	adds	r3, #2
 80049c2:	e7f3      	b.n	80049ac <_printf_float+0x18c>
 80049c4:	2301      	movs	r3, #1
 80049c6:	e7f1      	b.n	80049ac <_printf_float+0x18c>
 80049c8:	f04f 0867 	mov.w	r8, #103	; 0x67
 80049cc:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80049d0:	4293      	cmp	r3, r2
 80049d2:	db05      	blt.n	80049e0 <_printf_float+0x1c0>
 80049d4:	6822      	ldr	r2, [r4, #0]
 80049d6:	6123      	str	r3, [r4, #16]
 80049d8:	07d1      	lsls	r1, r2, #31
 80049da:	d5e8      	bpl.n	80049ae <_printf_float+0x18e>
 80049dc:	3301      	adds	r3, #1
 80049de:	e7e5      	b.n	80049ac <_printf_float+0x18c>
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	bfcc      	ite	gt
 80049e4:	2301      	movgt	r3, #1
 80049e6:	f1c3 0302 	rsble	r3, r3, #2
 80049ea:	4413      	add	r3, r2
 80049ec:	e7de      	b.n	80049ac <_printf_float+0x18c>
 80049ee:	6823      	ldr	r3, [r4, #0]
 80049f0:	055a      	lsls	r2, r3, #21
 80049f2:	d407      	bmi.n	8004a04 <_printf_float+0x1e4>
 80049f4:	6923      	ldr	r3, [r4, #16]
 80049f6:	463a      	mov	r2, r7
 80049f8:	4659      	mov	r1, fp
 80049fa:	4628      	mov	r0, r5
 80049fc:	47b0      	blx	r6
 80049fe:	3001      	adds	r0, #1
 8004a00:	d129      	bne.n	8004a56 <_printf_float+0x236>
 8004a02:	e764      	b.n	80048ce <_printf_float+0xae>
 8004a04:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8004a08:	f240 80d7 	bls.w	8004bba <_printf_float+0x39a>
 8004a0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004a10:	2200      	movs	r2, #0
 8004a12:	2300      	movs	r3, #0
 8004a14:	f7fb ffc8 	bl	80009a8 <__aeabi_dcmpeq>
 8004a18:	b388      	cbz	r0, 8004a7e <_printf_float+0x25e>
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	4a40      	ldr	r2, [pc, #256]	; (8004b20 <_printf_float+0x300>)
 8004a1e:	4659      	mov	r1, fp
 8004a20:	4628      	mov	r0, r5
 8004a22:	47b0      	blx	r6
 8004a24:	3001      	adds	r0, #1
 8004a26:	f43f af52 	beq.w	80048ce <_printf_float+0xae>
 8004a2a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	db02      	blt.n	8004a38 <_printf_float+0x218>
 8004a32:	6823      	ldr	r3, [r4, #0]
 8004a34:	07d8      	lsls	r0, r3, #31
 8004a36:	d50e      	bpl.n	8004a56 <_printf_float+0x236>
 8004a38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a3c:	4659      	mov	r1, fp
 8004a3e:	4628      	mov	r0, r5
 8004a40:	47b0      	blx	r6
 8004a42:	3001      	adds	r0, #1
 8004a44:	f43f af43 	beq.w	80048ce <_printf_float+0xae>
 8004a48:	2700      	movs	r7, #0
 8004a4a:	f104 081a 	add.w	r8, r4, #26
 8004a4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a50:	3b01      	subs	r3, #1
 8004a52:	42bb      	cmp	r3, r7
 8004a54:	dc09      	bgt.n	8004a6a <_printf_float+0x24a>
 8004a56:	6823      	ldr	r3, [r4, #0]
 8004a58:	079f      	lsls	r7, r3, #30
 8004a5a:	f100 80fd 	bmi.w	8004c58 <_printf_float+0x438>
 8004a5e:	68e0      	ldr	r0, [r4, #12]
 8004a60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004a62:	4298      	cmp	r0, r3
 8004a64:	bfb8      	it	lt
 8004a66:	4618      	movlt	r0, r3
 8004a68:	e733      	b.n	80048d2 <_printf_float+0xb2>
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	4642      	mov	r2, r8
 8004a6e:	4659      	mov	r1, fp
 8004a70:	4628      	mov	r0, r5
 8004a72:	47b0      	blx	r6
 8004a74:	3001      	adds	r0, #1
 8004a76:	f43f af2a 	beq.w	80048ce <_printf_float+0xae>
 8004a7a:	3701      	adds	r7, #1
 8004a7c:	e7e7      	b.n	8004a4e <_printf_float+0x22e>
 8004a7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	dc2b      	bgt.n	8004adc <_printf_float+0x2bc>
 8004a84:	2301      	movs	r3, #1
 8004a86:	4a26      	ldr	r2, [pc, #152]	; (8004b20 <_printf_float+0x300>)
 8004a88:	4659      	mov	r1, fp
 8004a8a:	4628      	mov	r0, r5
 8004a8c:	47b0      	blx	r6
 8004a8e:	3001      	adds	r0, #1
 8004a90:	f43f af1d 	beq.w	80048ce <_printf_float+0xae>
 8004a94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a96:	b923      	cbnz	r3, 8004aa2 <_printf_float+0x282>
 8004a98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a9a:	b913      	cbnz	r3, 8004aa2 <_printf_float+0x282>
 8004a9c:	6823      	ldr	r3, [r4, #0]
 8004a9e:	07d9      	lsls	r1, r3, #31
 8004aa0:	d5d9      	bpl.n	8004a56 <_printf_float+0x236>
 8004aa2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004aa6:	4659      	mov	r1, fp
 8004aa8:	4628      	mov	r0, r5
 8004aaa:	47b0      	blx	r6
 8004aac:	3001      	adds	r0, #1
 8004aae:	f43f af0e 	beq.w	80048ce <_printf_float+0xae>
 8004ab2:	f04f 0800 	mov.w	r8, #0
 8004ab6:	f104 091a 	add.w	r9, r4, #26
 8004aba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004abc:	425b      	negs	r3, r3
 8004abe:	4543      	cmp	r3, r8
 8004ac0:	dc01      	bgt.n	8004ac6 <_printf_float+0x2a6>
 8004ac2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ac4:	e797      	b.n	80049f6 <_printf_float+0x1d6>
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	464a      	mov	r2, r9
 8004aca:	4659      	mov	r1, fp
 8004acc:	4628      	mov	r0, r5
 8004ace:	47b0      	blx	r6
 8004ad0:	3001      	adds	r0, #1
 8004ad2:	f43f aefc 	beq.w	80048ce <_printf_float+0xae>
 8004ad6:	f108 0801 	add.w	r8, r8, #1
 8004ada:	e7ee      	b.n	8004aba <_printf_float+0x29a>
 8004adc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004ade:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	bfa8      	it	ge
 8004ae4:	461a      	movge	r2, r3
 8004ae6:	2a00      	cmp	r2, #0
 8004ae8:	4690      	mov	r8, r2
 8004aea:	dd07      	ble.n	8004afc <_printf_float+0x2dc>
 8004aec:	4613      	mov	r3, r2
 8004aee:	4659      	mov	r1, fp
 8004af0:	463a      	mov	r2, r7
 8004af2:	4628      	mov	r0, r5
 8004af4:	47b0      	blx	r6
 8004af6:	3001      	adds	r0, #1
 8004af8:	f43f aee9 	beq.w	80048ce <_printf_float+0xae>
 8004afc:	f104 031a 	add.w	r3, r4, #26
 8004b00:	f04f 0a00 	mov.w	sl, #0
 8004b04:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8004b08:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b0a:	e015      	b.n	8004b38 <_printf_float+0x318>
 8004b0c:	7fefffff 	.word	0x7fefffff
 8004b10:	0800b5b0 	.word	0x0800b5b0
 8004b14:	0800b5ac 	.word	0x0800b5ac
 8004b18:	0800b5b8 	.word	0x0800b5b8
 8004b1c:	0800b5b4 	.word	0x0800b5b4
 8004b20:	080093e1 	.word	0x080093e1
 8004b24:	2301      	movs	r3, #1
 8004b26:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004b28:	4659      	mov	r1, fp
 8004b2a:	4628      	mov	r0, r5
 8004b2c:	47b0      	blx	r6
 8004b2e:	3001      	adds	r0, #1
 8004b30:	f43f aecd 	beq.w	80048ce <_printf_float+0xae>
 8004b34:	f10a 0a01 	add.w	sl, sl, #1
 8004b38:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8004b3c:	eba9 0308 	sub.w	r3, r9, r8
 8004b40:	4553      	cmp	r3, sl
 8004b42:	dcef      	bgt.n	8004b24 <_printf_float+0x304>
 8004b44:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	444f      	add	r7, r9
 8004b4c:	db14      	blt.n	8004b78 <_printf_float+0x358>
 8004b4e:	6823      	ldr	r3, [r4, #0]
 8004b50:	07da      	lsls	r2, r3, #31
 8004b52:	d411      	bmi.n	8004b78 <_printf_float+0x358>
 8004b54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b56:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004b58:	eba3 0209 	sub.w	r2, r3, r9
 8004b5c:	eba3 0901 	sub.w	r9, r3, r1
 8004b60:	4591      	cmp	r9, r2
 8004b62:	bfa8      	it	ge
 8004b64:	4691      	movge	r9, r2
 8004b66:	f1b9 0f00 	cmp.w	r9, #0
 8004b6a:	dc0d      	bgt.n	8004b88 <_printf_float+0x368>
 8004b6c:	2700      	movs	r7, #0
 8004b6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b72:	f104 081a 	add.w	r8, r4, #26
 8004b76:	e018      	b.n	8004baa <_printf_float+0x38a>
 8004b78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b7c:	4659      	mov	r1, fp
 8004b7e:	4628      	mov	r0, r5
 8004b80:	47b0      	blx	r6
 8004b82:	3001      	adds	r0, #1
 8004b84:	d1e6      	bne.n	8004b54 <_printf_float+0x334>
 8004b86:	e6a2      	b.n	80048ce <_printf_float+0xae>
 8004b88:	464b      	mov	r3, r9
 8004b8a:	463a      	mov	r2, r7
 8004b8c:	4659      	mov	r1, fp
 8004b8e:	4628      	mov	r0, r5
 8004b90:	47b0      	blx	r6
 8004b92:	3001      	adds	r0, #1
 8004b94:	d1ea      	bne.n	8004b6c <_printf_float+0x34c>
 8004b96:	e69a      	b.n	80048ce <_printf_float+0xae>
 8004b98:	2301      	movs	r3, #1
 8004b9a:	4642      	mov	r2, r8
 8004b9c:	4659      	mov	r1, fp
 8004b9e:	4628      	mov	r0, r5
 8004ba0:	47b0      	blx	r6
 8004ba2:	3001      	adds	r0, #1
 8004ba4:	f43f ae93 	beq.w	80048ce <_printf_float+0xae>
 8004ba8:	3701      	adds	r7, #1
 8004baa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004bae:	1a9b      	subs	r3, r3, r2
 8004bb0:	eba3 0309 	sub.w	r3, r3, r9
 8004bb4:	42bb      	cmp	r3, r7
 8004bb6:	dcef      	bgt.n	8004b98 <_printf_float+0x378>
 8004bb8:	e74d      	b.n	8004a56 <_printf_float+0x236>
 8004bba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004bbc:	2a01      	cmp	r2, #1
 8004bbe:	dc01      	bgt.n	8004bc4 <_printf_float+0x3a4>
 8004bc0:	07db      	lsls	r3, r3, #31
 8004bc2:	d538      	bpl.n	8004c36 <_printf_float+0x416>
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	463a      	mov	r2, r7
 8004bc8:	4659      	mov	r1, fp
 8004bca:	4628      	mov	r0, r5
 8004bcc:	47b0      	blx	r6
 8004bce:	3001      	adds	r0, #1
 8004bd0:	f43f ae7d 	beq.w	80048ce <_printf_float+0xae>
 8004bd4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004bd8:	4659      	mov	r1, fp
 8004bda:	4628      	mov	r0, r5
 8004bdc:	47b0      	blx	r6
 8004bde:	3001      	adds	r0, #1
 8004be0:	f107 0701 	add.w	r7, r7, #1
 8004be4:	f43f ae73 	beq.w	80048ce <_printf_float+0xae>
 8004be8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004bec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f103 38ff 	add.w	r8, r3, #4294967295
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	f7fb fed7 	bl	80009a8 <__aeabi_dcmpeq>
 8004bfa:	b9c0      	cbnz	r0, 8004c2e <_printf_float+0x40e>
 8004bfc:	4643      	mov	r3, r8
 8004bfe:	463a      	mov	r2, r7
 8004c00:	4659      	mov	r1, fp
 8004c02:	4628      	mov	r0, r5
 8004c04:	47b0      	blx	r6
 8004c06:	3001      	adds	r0, #1
 8004c08:	d10d      	bne.n	8004c26 <_printf_float+0x406>
 8004c0a:	e660      	b.n	80048ce <_printf_float+0xae>
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	4642      	mov	r2, r8
 8004c10:	4659      	mov	r1, fp
 8004c12:	4628      	mov	r0, r5
 8004c14:	47b0      	blx	r6
 8004c16:	3001      	adds	r0, #1
 8004c18:	f43f ae59 	beq.w	80048ce <_printf_float+0xae>
 8004c1c:	3701      	adds	r7, #1
 8004c1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c20:	3b01      	subs	r3, #1
 8004c22:	42bb      	cmp	r3, r7
 8004c24:	dcf2      	bgt.n	8004c0c <_printf_float+0x3ec>
 8004c26:	464b      	mov	r3, r9
 8004c28:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004c2c:	e6e4      	b.n	80049f8 <_printf_float+0x1d8>
 8004c2e:	2700      	movs	r7, #0
 8004c30:	f104 081a 	add.w	r8, r4, #26
 8004c34:	e7f3      	b.n	8004c1e <_printf_float+0x3fe>
 8004c36:	2301      	movs	r3, #1
 8004c38:	e7e1      	b.n	8004bfe <_printf_float+0x3de>
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	4642      	mov	r2, r8
 8004c3e:	4659      	mov	r1, fp
 8004c40:	4628      	mov	r0, r5
 8004c42:	47b0      	blx	r6
 8004c44:	3001      	adds	r0, #1
 8004c46:	f43f ae42 	beq.w	80048ce <_printf_float+0xae>
 8004c4a:	3701      	adds	r7, #1
 8004c4c:	68e3      	ldr	r3, [r4, #12]
 8004c4e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004c50:	1a9b      	subs	r3, r3, r2
 8004c52:	42bb      	cmp	r3, r7
 8004c54:	dcf1      	bgt.n	8004c3a <_printf_float+0x41a>
 8004c56:	e702      	b.n	8004a5e <_printf_float+0x23e>
 8004c58:	2700      	movs	r7, #0
 8004c5a:	f104 0819 	add.w	r8, r4, #25
 8004c5e:	e7f5      	b.n	8004c4c <_printf_float+0x42c>
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	f43f ae94 	beq.w	800498e <_printf_float+0x16e>
 8004c66:	f04f 0c00 	mov.w	ip, #0
 8004c6a:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8004c6e:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8004c72:	6022      	str	r2, [r4, #0]
 8004c74:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004c78:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8004c7c:	9300      	str	r3, [sp, #0]
 8004c7e:	463a      	mov	r2, r7
 8004c80:	464b      	mov	r3, r9
 8004c82:	4628      	mov	r0, r5
 8004c84:	f7ff fd3a 	bl	80046fc <__cvt>
 8004c88:	4607      	mov	r7, r0
 8004c8a:	e64f      	b.n	800492c <_printf_float+0x10c>

08004c8c <_printf_common>:
 8004c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c90:	4691      	mov	r9, r2
 8004c92:	461f      	mov	r7, r3
 8004c94:	688a      	ldr	r2, [r1, #8]
 8004c96:	690b      	ldr	r3, [r1, #16]
 8004c98:	4606      	mov	r6, r0
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	bfb8      	it	lt
 8004c9e:	4613      	movlt	r3, r2
 8004ca0:	f8c9 3000 	str.w	r3, [r9]
 8004ca4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004ca8:	460c      	mov	r4, r1
 8004caa:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004cae:	b112      	cbz	r2, 8004cb6 <_printf_common+0x2a>
 8004cb0:	3301      	adds	r3, #1
 8004cb2:	f8c9 3000 	str.w	r3, [r9]
 8004cb6:	6823      	ldr	r3, [r4, #0]
 8004cb8:	0699      	lsls	r1, r3, #26
 8004cba:	bf42      	ittt	mi
 8004cbc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004cc0:	3302      	addmi	r3, #2
 8004cc2:	f8c9 3000 	strmi.w	r3, [r9]
 8004cc6:	6825      	ldr	r5, [r4, #0]
 8004cc8:	f015 0506 	ands.w	r5, r5, #6
 8004ccc:	d107      	bne.n	8004cde <_printf_common+0x52>
 8004cce:	f104 0a19 	add.w	sl, r4, #25
 8004cd2:	68e3      	ldr	r3, [r4, #12]
 8004cd4:	f8d9 2000 	ldr.w	r2, [r9]
 8004cd8:	1a9b      	subs	r3, r3, r2
 8004cda:	42ab      	cmp	r3, r5
 8004cdc:	dc29      	bgt.n	8004d32 <_printf_common+0xa6>
 8004cde:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004ce2:	6822      	ldr	r2, [r4, #0]
 8004ce4:	3300      	adds	r3, #0
 8004ce6:	bf18      	it	ne
 8004ce8:	2301      	movne	r3, #1
 8004cea:	0692      	lsls	r2, r2, #26
 8004cec:	d42e      	bmi.n	8004d4c <_printf_common+0xc0>
 8004cee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004cf2:	4639      	mov	r1, r7
 8004cf4:	4630      	mov	r0, r6
 8004cf6:	47c0      	blx	r8
 8004cf8:	3001      	adds	r0, #1
 8004cfa:	d021      	beq.n	8004d40 <_printf_common+0xb4>
 8004cfc:	6823      	ldr	r3, [r4, #0]
 8004cfe:	68e5      	ldr	r5, [r4, #12]
 8004d00:	f003 0306 	and.w	r3, r3, #6
 8004d04:	2b04      	cmp	r3, #4
 8004d06:	bf18      	it	ne
 8004d08:	2500      	movne	r5, #0
 8004d0a:	f8d9 2000 	ldr.w	r2, [r9]
 8004d0e:	f04f 0900 	mov.w	r9, #0
 8004d12:	bf08      	it	eq
 8004d14:	1aad      	subeq	r5, r5, r2
 8004d16:	68a3      	ldr	r3, [r4, #8]
 8004d18:	6922      	ldr	r2, [r4, #16]
 8004d1a:	bf08      	it	eq
 8004d1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d20:	4293      	cmp	r3, r2
 8004d22:	bfc4      	itt	gt
 8004d24:	1a9b      	subgt	r3, r3, r2
 8004d26:	18ed      	addgt	r5, r5, r3
 8004d28:	341a      	adds	r4, #26
 8004d2a:	454d      	cmp	r5, r9
 8004d2c:	d11a      	bne.n	8004d64 <_printf_common+0xd8>
 8004d2e:	2000      	movs	r0, #0
 8004d30:	e008      	b.n	8004d44 <_printf_common+0xb8>
 8004d32:	2301      	movs	r3, #1
 8004d34:	4652      	mov	r2, sl
 8004d36:	4639      	mov	r1, r7
 8004d38:	4630      	mov	r0, r6
 8004d3a:	47c0      	blx	r8
 8004d3c:	3001      	adds	r0, #1
 8004d3e:	d103      	bne.n	8004d48 <_printf_common+0xbc>
 8004d40:	f04f 30ff 	mov.w	r0, #4294967295
 8004d44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d48:	3501      	adds	r5, #1
 8004d4a:	e7c2      	b.n	8004cd2 <_printf_common+0x46>
 8004d4c:	2030      	movs	r0, #48	; 0x30
 8004d4e:	18e1      	adds	r1, r4, r3
 8004d50:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004d54:	1c5a      	adds	r2, r3, #1
 8004d56:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004d5a:	4422      	add	r2, r4
 8004d5c:	3302      	adds	r3, #2
 8004d5e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004d62:	e7c4      	b.n	8004cee <_printf_common+0x62>
 8004d64:	2301      	movs	r3, #1
 8004d66:	4622      	mov	r2, r4
 8004d68:	4639      	mov	r1, r7
 8004d6a:	4630      	mov	r0, r6
 8004d6c:	47c0      	blx	r8
 8004d6e:	3001      	adds	r0, #1
 8004d70:	d0e6      	beq.n	8004d40 <_printf_common+0xb4>
 8004d72:	f109 0901 	add.w	r9, r9, #1
 8004d76:	e7d8      	b.n	8004d2a <_printf_common+0x9e>

08004d78 <_printf_i>:
 8004d78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004d7c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004d80:	460c      	mov	r4, r1
 8004d82:	7e09      	ldrb	r1, [r1, #24]
 8004d84:	b085      	sub	sp, #20
 8004d86:	296e      	cmp	r1, #110	; 0x6e
 8004d88:	4617      	mov	r7, r2
 8004d8a:	4606      	mov	r6, r0
 8004d8c:	4698      	mov	r8, r3
 8004d8e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004d90:	f000 80b3 	beq.w	8004efa <_printf_i+0x182>
 8004d94:	d822      	bhi.n	8004ddc <_printf_i+0x64>
 8004d96:	2963      	cmp	r1, #99	; 0x63
 8004d98:	d036      	beq.n	8004e08 <_printf_i+0x90>
 8004d9a:	d80a      	bhi.n	8004db2 <_printf_i+0x3a>
 8004d9c:	2900      	cmp	r1, #0
 8004d9e:	f000 80b9 	beq.w	8004f14 <_printf_i+0x19c>
 8004da2:	2958      	cmp	r1, #88	; 0x58
 8004da4:	f000 8083 	beq.w	8004eae <_printf_i+0x136>
 8004da8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004dac:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004db0:	e032      	b.n	8004e18 <_printf_i+0xa0>
 8004db2:	2964      	cmp	r1, #100	; 0x64
 8004db4:	d001      	beq.n	8004dba <_printf_i+0x42>
 8004db6:	2969      	cmp	r1, #105	; 0x69
 8004db8:	d1f6      	bne.n	8004da8 <_printf_i+0x30>
 8004dba:	6820      	ldr	r0, [r4, #0]
 8004dbc:	6813      	ldr	r3, [r2, #0]
 8004dbe:	0605      	lsls	r5, r0, #24
 8004dc0:	f103 0104 	add.w	r1, r3, #4
 8004dc4:	d52a      	bpl.n	8004e1c <_printf_i+0xa4>
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	6011      	str	r1, [r2, #0]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	da03      	bge.n	8004dd6 <_printf_i+0x5e>
 8004dce:	222d      	movs	r2, #45	; 0x2d
 8004dd0:	425b      	negs	r3, r3
 8004dd2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004dd6:	486f      	ldr	r0, [pc, #444]	; (8004f94 <_printf_i+0x21c>)
 8004dd8:	220a      	movs	r2, #10
 8004dda:	e039      	b.n	8004e50 <_printf_i+0xd8>
 8004ddc:	2973      	cmp	r1, #115	; 0x73
 8004dde:	f000 809d 	beq.w	8004f1c <_printf_i+0x1a4>
 8004de2:	d808      	bhi.n	8004df6 <_printf_i+0x7e>
 8004de4:	296f      	cmp	r1, #111	; 0x6f
 8004de6:	d020      	beq.n	8004e2a <_printf_i+0xb2>
 8004de8:	2970      	cmp	r1, #112	; 0x70
 8004dea:	d1dd      	bne.n	8004da8 <_printf_i+0x30>
 8004dec:	6823      	ldr	r3, [r4, #0]
 8004dee:	f043 0320 	orr.w	r3, r3, #32
 8004df2:	6023      	str	r3, [r4, #0]
 8004df4:	e003      	b.n	8004dfe <_printf_i+0x86>
 8004df6:	2975      	cmp	r1, #117	; 0x75
 8004df8:	d017      	beq.n	8004e2a <_printf_i+0xb2>
 8004dfa:	2978      	cmp	r1, #120	; 0x78
 8004dfc:	d1d4      	bne.n	8004da8 <_printf_i+0x30>
 8004dfe:	2378      	movs	r3, #120	; 0x78
 8004e00:	4865      	ldr	r0, [pc, #404]	; (8004f98 <_printf_i+0x220>)
 8004e02:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004e06:	e055      	b.n	8004eb4 <_printf_i+0x13c>
 8004e08:	6813      	ldr	r3, [r2, #0]
 8004e0a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e0e:	1d19      	adds	r1, r3, #4
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	6011      	str	r1, [r2, #0]
 8004e14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e08c      	b.n	8004f36 <_printf_i+0x1be>
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004e22:	6011      	str	r1, [r2, #0]
 8004e24:	bf18      	it	ne
 8004e26:	b21b      	sxthne	r3, r3
 8004e28:	e7cf      	b.n	8004dca <_printf_i+0x52>
 8004e2a:	6813      	ldr	r3, [r2, #0]
 8004e2c:	6825      	ldr	r5, [r4, #0]
 8004e2e:	1d18      	adds	r0, r3, #4
 8004e30:	6010      	str	r0, [r2, #0]
 8004e32:	0628      	lsls	r0, r5, #24
 8004e34:	d501      	bpl.n	8004e3a <_printf_i+0xc2>
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	e002      	b.n	8004e40 <_printf_i+0xc8>
 8004e3a:	0668      	lsls	r0, r5, #25
 8004e3c:	d5fb      	bpl.n	8004e36 <_printf_i+0xbe>
 8004e3e:	881b      	ldrh	r3, [r3, #0]
 8004e40:	296f      	cmp	r1, #111	; 0x6f
 8004e42:	bf14      	ite	ne
 8004e44:	220a      	movne	r2, #10
 8004e46:	2208      	moveq	r2, #8
 8004e48:	4852      	ldr	r0, [pc, #328]	; (8004f94 <_printf_i+0x21c>)
 8004e4a:	2100      	movs	r1, #0
 8004e4c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004e50:	6865      	ldr	r5, [r4, #4]
 8004e52:	2d00      	cmp	r5, #0
 8004e54:	60a5      	str	r5, [r4, #8]
 8004e56:	f2c0 8095 	blt.w	8004f84 <_printf_i+0x20c>
 8004e5a:	6821      	ldr	r1, [r4, #0]
 8004e5c:	f021 0104 	bic.w	r1, r1, #4
 8004e60:	6021      	str	r1, [r4, #0]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d13d      	bne.n	8004ee2 <_printf_i+0x16a>
 8004e66:	2d00      	cmp	r5, #0
 8004e68:	f040 808e 	bne.w	8004f88 <_printf_i+0x210>
 8004e6c:	4665      	mov	r5, ip
 8004e6e:	2a08      	cmp	r2, #8
 8004e70:	d10b      	bne.n	8004e8a <_printf_i+0x112>
 8004e72:	6823      	ldr	r3, [r4, #0]
 8004e74:	07db      	lsls	r3, r3, #31
 8004e76:	d508      	bpl.n	8004e8a <_printf_i+0x112>
 8004e78:	6923      	ldr	r3, [r4, #16]
 8004e7a:	6862      	ldr	r2, [r4, #4]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	bfde      	ittt	le
 8004e80:	2330      	movle	r3, #48	; 0x30
 8004e82:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004e86:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004e8a:	ebac 0305 	sub.w	r3, ip, r5
 8004e8e:	6123      	str	r3, [r4, #16]
 8004e90:	f8cd 8000 	str.w	r8, [sp]
 8004e94:	463b      	mov	r3, r7
 8004e96:	aa03      	add	r2, sp, #12
 8004e98:	4621      	mov	r1, r4
 8004e9a:	4630      	mov	r0, r6
 8004e9c:	f7ff fef6 	bl	8004c8c <_printf_common>
 8004ea0:	3001      	adds	r0, #1
 8004ea2:	d14d      	bne.n	8004f40 <_printf_i+0x1c8>
 8004ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ea8:	b005      	add	sp, #20
 8004eaa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004eae:	4839      	ldr	r0, [pc, #228]	; (8004f94 <_printf_i+0x21c>)
 8004eb0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004eb4:	6813      	ldr	r3, [r2, #0]
 8004eb6:	6821      	ldr	r1, [r4, #0]
 8004eb8:	1d1d      	adds	r5, r3, #4
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	6015      	str	r5, [r2, #0]
 8004ebe:	060a      	lsls	r2, r1, #24
 8004ec0:	d50b      	bpl.n	8004eda <_printf_i+0x162>
 8004ec2:	07ca      	lsls	r2, r1, #31
 8004ec4:	bf44      	itt	mi
 8004ec6:	f041 0120 	orrmi.w	r1, r1, #32
 8004eca:	6021      	strmi	r1, [r4, #0]
 8004ecc:	b91b      	cbnz	r3, 8004ed6 <_printf_i+0x15e>
 8004ece:	6822      	ldr	r2, [r4, #0]
 8004ed0:	f022 0220 	bic.w	r2, r2, #32
 8004ed4:	6022      	str	r2, [r4, #0]
 8004ed6:	2210      	movs	r2, #16
 8004ed8:	e7b7      	b.n	8004e4a <_printf_i+0xd2>
 8004eda:	064d      	lsls	r5, r1, #25
 8004edc:	bf48      	it	mi
 8004ede:	b29b      	uxthmi	r3, r3
 8004ee0:	e7ef      	b.n	8004ec2 <_printf_i+0x14a>
 8004ee2:	4665      	mov	r5, ip
 8004ee4:	fbb3 f1f2 	udiv	r1, r3, r2
 8004ee8:	fb02 3311 	mls	r3, r2, r1, r3
 8004eec:	5cc3      	ldrb	r3, [r0, r3]
 8004eee:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004ef2:	460b      	mov	r3, r1
 8004ef4:	2900      	cmp	r1, #0
 8004ef6:	d1f5      	bne.n	8004ee4 <_printf_i+0x16c>
 8004ef8:	e7b9      	b.n	8004e6e <_printf_i+0xf6>
 8004efa:	6813      	ldr	r3, [r2, #0]
 8004efc:	6825      	ldr	r5, [r4, #0]
 8004efe:	1d18      	adds	r0, r3, #4
 8004f00:	6961      	ldr	r1, [r4, #20]
 8004f02:	6010      	str	r0, [r2, #0]
 8004f04:	0628      	lsls	r0, r5, #24
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	d501      	bpl.n	8004f0e <_printf_i+0x196>
 8004f0a:	6019      	str	r1, [r3, #0]
 8004f0c:	e002      	b.n	8004f14 <_printf_i+0x19c>
 8004f0e:	066a      	lsls	r2, r5, #25
 8004f10:	d5fb      	bpl.n	8004f0a <_printf_i+0x192>
 8004f12:	8019      	strh	r1, [r3, #0]
 8004f14:	2300      	movs	r3, #0
 8004f16:	4665      	mov	r5, ip
 8004f18:	6123      	str	r3, [r4, #16]
 8004f1a:	e7b9      	b.n	8004e90 <_printf_i+0x118>
 8004f1c:	6813      	ldr	r3, [r2, #0]
 8004f1e:	1d19      	adds	r1, r3, #4
 8004f20:	6011      	str	r1, [r2, #0]
 8004f22:	681d      	ldr	r5, [r3, #0]
 8004f24:	6862      	ldr	r2, [r4, #4]
 8004f26:	2100      	movs	r1, #0
 8004f28:	4628      	mov	r0, r5
 8004f2a:	f002 fc65 	bl	80077f8 <memchr>
 8004f2e:	b108      	cbz	r0, 8004f34 <_printf_i+0x1bc>
 8004f30:	1b40      	subs	r0, r0, r5
 8004f32:	6060      	str	r0, [r4, #4]
 8004f34:	6863      	ldr	r3, [r4, #4]
 8004f36:	6123      	str	r3, [r4, #16]
 8004f38:	2300      	movs	r3, #0
 8004f3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f3e:	e7a7      	b.n	8004e90 <_printf_i+0x118>
 8004f40:	6923      	ldr	r3, [r4, #16]
 8004f42:	462a      	mov	r2, r5
 8004f44:	4639      	mov	r1, r7
 8004f46:	4630      	mov	r0, r6
 8004f48:	47c0      	blx	r8
 8004f4a:	3001      	adds	r0, #1
 8004f4c:	d0aa      	beq.n	8004ea4 <_printf_i+0x12c>
 8004f4e:	6823      	ldr	r3, [r4, #0]
 8004f50:	079b      	lsls	r3, r3, #30
 8004f52:	d413      	bmi.n	8004f7c <_printf_i+0x204>
 8004f54:	68e0      	ldr	r0, [r4, #12]
 8004f56:	9b03      	ldr	r3, [sp, #12]
 8004f58:	4298      	cmp	r0, r3
 8004f5a:	bfb8      	it	lt
 8004f5c:	4618      	movlt	r0, r3
 8004f5e:	e7a3      	b.n	8004ea8 <_printf_i+0x130>
 8004f60:	2301      	movs	r3, #1
 8004f62:	464a      	mov	r2, r9
 8004f64:	4639      	mov	r1, r7
 8004f66:	4630      	mov	r0, r6
 8004f68:	47c0      	blx	r8
 8004f6a:	3001      	adds	r0, #1
 8004f6c:	d09a      	beq.n	8004ea4 <_printf_i+0x12c>
 8004f6e:	3501      	adds	r5, #1
 8004f70:	68e3      	ldr	r3, [r4, #12]
 8004f72:	9a03      	ldr	r2, [sp, #12]
 8004f74:	1a9b      	subs	r3, r3, r2
 8004f76:	42ab      	cmp	r3, r5
 8004f78:	dcf2      	bgt.n	8004f60 <_printf_i+0x1e8>
 8004f7a:	e7eb      	b.n	8004f54 <_printf_i+0x1dc>
 8004f7c:	2500      	movs	r5, #0
 8004f7e:	f104 0919 	add.w	r9, r4, #25
 8004f82:	e7f5      	b.n	8004f70 <_printf_i+0x1f8>
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d1ac      	bne.n	8004ee2 <_printf_i+0x16a>
 8004f88:	7803      	ldrb	r3, [r0, #0]
 8004f8a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f8e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f92:	e76c      	b.n	8004e6e <_printf_i+0xf6>
 8004f94:	0800b5bc 	.word	0x0800b5bc
 8004f98:	0800b5cd 	.word	0x0800b5cd

08004f9c <_scanf_float>:
 8004f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fa0:	469a      	mov	sl, r3
 8004fa2:	688b      	ldr	r3, [r1, #8]
 8004fa4:	4616      	mov	r6, r2
 8004fa6:	1e5a      	subs	r2, r3, #1
 8004fa8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004fac:	bf88      	it	hi
 8004fae:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8004fb2:	b087      	sub	sp, #28
 8004fb4:	bf85      	ittet	hi
 8004fb6:	189b      	addhi	r3, r3, r2
 8004fb8:	9301      	strhi	r3, [sp, #4]
 8004fba:	2300      	movls	r3, #0
 8004fbc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004fc0:	4688      	mov	r8, r1
 8004fc2:	f04f 0b00 	mov.w	fp, #0
 8004fc6:	bf8c      	ite	hi
 8004fc8:	608b      	strhi	r3, [r1, #8]
 8004fca:	9301      	strls	r3, [sp, #4]
 8004fcc:	680b      	ldr	r3, [r1, #0]
 8004fce:	4607      	mov	r7, r0
 8004fd0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004fd4:	f848 3b1c 	str.w	r3, [r8], #28
 8004fd8:	460c      	mov	r4, r1
 8004fda:	4645      	mov	r5, r8
 8004fdc:	465a      	mov	r2, fp
 8004fde:	46d9      	mov	r9, fp
 8004fe0:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8004fe4:	f8cd b008 	str.w	fp, [sp, #8]
 8004fe8:	68a1      	ldr	r1, [r4, #8]
 8004fea:	b181      	cbz	r1, 800500e <_scanf_float+0x72>
 8004fec:	6833      	ldr	r3, [r6, #0]
 8004fee:	781b      	ldrb	r3, [r3, #0]
 8004ff0:	2b49      	cmp	r3, #73	; 0x49
 8004ff2:	d071      	beq.n	80050d8 <_scanf_float+0x13c>
 8004ff4:	d84d      	bhi.n	8005092 <_scanf_float+0xf6>
 8004ff6:	2b39      	cmp	r3, #57	; 0x39
 8004ff8:	d840      	bhi.n	800507c <_scanf_float+0xe0>
 8004ffa:	2b31      	cmp	r3, #49	; 0x31
 8004ffc:	f080 8088 	bcs.w	8005110 <_scanf_float+0x174>
 8005000:	2b2d      	cmp	r3, #45	; 0x2d
 8005002:	f000 8090 	beq.w	8005126 <_scanf_float+0x18a>
 8005006:	d815      	bhi.n	8005034 <_scanf_float+0x98>
 8005008:	2b2b      	cmp	r3, #43	; 0x2b
 800500a:	f000 808c 	beq.w	8005126 <_scanf_float+0x18a>
 800500e:	f1b9 0f00 	cmp.w	r9, #0
 8005012:	d003      	beq.n	800501c <_scanf_float+0x80>
 8005014:	6823      	ldr	r3, [r4, #0]
 8005016:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800501a:	6023      	str	r3, [r4, #0]
 800501c:	3a01      	subs	r2, #1
 800501e:	2a01      	cmp	r2, #1
 8005020:	f200 80ea 	bhi.w	80051f8 <_scanf_float+0x25c>
 8005024:	4545      	cmp	r5, r8
 8005026:	f200 80dc 	bhi.w	80051e2 <_scanf_float+0x246>
 800502a:	2601      	movs	r6, #1
 800502c:	4630      	mov	r0, r6
 800502e:	b007      	add	sp, #28
 8005030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005034:	2b2e      	cmp	r3, #46	; 0x2e
 8005036:	f000 809f 	beq.w	8005178 <_scanf_float+0x1dc>
 800503a:	2b30      	cmp	r3, #48	; 0x30
 800503c:	d1e7      	bne.n	800500e <_scanf_float+0x72>
 800503e:	6820      	ldr	r0, [r4, #0]
 8005040:	f410 7f80 	tst.w	r0, #256	; 0x100
 8005044:	d064      	beq.n	8005110 <_scanf_float+0x174>
 8005046:	9b01      	ldr	r3, [sp, #4]
 8005048:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800504c:	6020      	str	r0, [r4, #0]
 800504e:	f109 0901 	add.w	r9, r9, #1
 8005052:	b11b      	cbz	r3, 800505c <_scanf_float+0xc0>
 8005054:	3b01      	subs	r3, #1
 8005056:	3101      	adds	r1, #1
 8005058:	9301      	str	r3, [sp, #4]
 800505a:	60a1      	str	r1, [r4, #8]
 800505c:	68a3      	ldr	r3, [r4, #8]
 800505e:	3b01      	subs	r3, #1
 8005060:	60a3      	str	r3, [r4, #8]
 8005062:	6923      	ldr	r3, [r4, #16]
 8005064:	3301      	adds	r3, #1
 8005066:	6123      	str	r3, [r4, #16]
 8005068:	6873      	ldr	r3, [r6, #4]
 800506a:	3b01      	subs	r3, #1
 800506c:	2b00      	cmp	r3, #0
 800506e:	6073      	str	r3, [r6, #4]
 8005070:	f340 80ac 	ble.w	80051cc <_scanf_float+0x230>
 8005074:	6833      	ldr	r3, [r6, #0]
 8005076:	3301      	adds	r3, #1
 8005078:	6033      	str	r3, [r6, #0]
 800507a:	e7b5      	b.n	8004fe8 <_scanf_float+0x4c>
 800507c:	2b45      	cmp	r3, #69	; 0x45
 800507e:	f000 8085 	beq.w	800518c <_scanf_float+0x1f0>
 8005082:	2b46      	cmp	r3, #70	; 0x46
 8005084:	d06a      	beq.n	800515c <_scanf_float+0x1c0>
 8005086:	2b41      	cmp	r3, #65	; 0x41
 8005088:	d1c1      	bne.n	800500e <_scanf_float+0x72>
 800508a:	2a01      	cmp	r2, #1
 800508c:	d1bf      	bne.n	800500e <_scanf_float+0x72>
 800508e:	2202      	movs	r2, #2
 8005090:	e046      	b.n	8005120 <_scanf_float+0x184>
 8005092:	2b65      	cmp	r3, #101	; 0x65
 8005094:	d07a      	beq.n	800518c <_scanf_float+0x1f0>
 8005096:	d818      	bhi.n	80050ca <_scanf_float+0x12e>
 8005098:	2b54      	cmp	r3, #84	; 0x54
 800509a:	d066      	beq.n	800516a <_scanf_float+0x1ce>
 800509c:	d811      	bhi.n	80050c2 <_scanf_float+0x126>
 800509e:	2b4e      	cmp	r3, #78	; 0x4e
 80050a0:	d1b5      	bne.n	800500e <_scanf_float+0x72>
 80050a2:	2a00      	cmp	r2, #0
 80050a4:	d146      	bne.n	8005134 <_scanf_float+0x198>
 80050a6:	f1b9 0f00 	cmp.w	r9, #0
 80050aa:	d145      	bne.n	8005138 <_scanf_float+0x19c>
 80050ac:	6821      	ldr	r1, [r4, #0]
 80050ae:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80050b2:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80050b6:	d13f      	bne.n	8005138 <_scanf_float+0x19c>
 80050b8:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80050bc:	6021      	str	r1, [r4, #0]
 80050be:	2201      	movs	r2, #1
 80050c0:	e02e      	b.n	8005120 <_scanf_float+0x184>
 80050c2:	2b59      	cmp	r3, #89	; 0x59
 80050c4:	d01e      	beq.n	8005104 <_scanf_float+0x168>
 80050c6:	2b61      	cmp	r3, #97	; 0x61
 80050c8:	e7de      	b.n	8005088 <_scanf_float+0xec>
 80050ca:	2b6e      	cmp	r3, #110	; 0x6e
 80050cc:	d0e9      	beq.n	80050a2 <_scanf_float+0x106>
 80050ce:	d815      	bhi.n	80050fc <_scanf_float+0x160>
 80050d0:	2b66      	cmp	r3, #102	; 0x66
 80050d2:	d043      	beq.n	800515c <_scanf_float+0x1c0>
 80050d4:	2b69      	cmp	r3, #105	; 0x69
 80050d6:	d19a      	bne.n	800500e <_scanf_float+0x72>
 80050d8:	f1bb 0f00 	cmp.w	fp, #0
 80050dc:	d138      	bne.n	8005150 <_scanf_float+0x1b4>
 80050de:	f1b9 0f00 	cmp.w	r9, #0
 80050e2:	d197      	bne.n	8005014 <_scanf_float+0x78>
 80050e4:	6821      	ldr	r1, [r4, #0]
 80050e6:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80050ea:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80050ee:	d195      	bne.n	800501c <_scanf_float+0x80>
 80050f0:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80050f4:	6021      	str	r1, [r4, #0]
 80050f6:	f04f 0b01 	mov.w	fp, #1
 80050fa:	e011      	b.n	8005120 <_scanf_float+0x184>
 80050fc:	2b74      	cmp	r3, #116	; 0x74
 80050fe:	d034      	beq.n	800516a <_scanf_float+0x1ce>
 8005100:	2b79      	cmp	r3, #121	; 0x79
 8005102:	d184      	bne.n	800500e <_scanf_float+0x72>
 8005104:	f1bb 0f07 	cmp.w	fp, #7
 8005108:	d181      	bne.n	800500e <_scanf_float+0x72>
 800510a:	f04f 0b08 	mov.w	fp, #8
 800510e:	e007      	b.n	8005120 <_scanf_float+0x184>
 8005110:	eb12 0f0b 	cmn.w	r2, fp
 8005114:	f47f af7b 	bne.w	800500e <_scanf_float+0x72>
 8005118:	6821      	ldr	r1, [r4, #0]
 800511a:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800511e:	6021      	str	r1, [r4, #0]
 8005120:	702b      	strb	r3, [r5, #0]
 8005122:	3501      	adds	r5, #1
 8005124:	e79a      	b.n	800505c <_scanf_float+0xc0>
 8005126:	6821      	ldr	r1, [r4, #0]
 8005128:	0608      	lsls	r0, r1, #24
 800512a:	f57f af70 	bpl.w	800500e <_scanf_float+0x72>
 800512e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005132:	e7f4      	b.n	800511e <_scanf_float+0x182>
 8005134:	2a02      	cmp	r2, #2
 8005136:	d047      	beq.n	80051c8 <_scanf_float+0x22c>
 8005138:	f1bb 0f01 	cmp.w	fp, #1
 800513c:	d003      	beq.n	8005146 <_scanf_float+0x1aa>
 800513e:	f1bb 0f04 	cmp.w	fp, #4
 8005142:	f47f af64 	bne.w	800500e <_scanf_float+0x72>
 8005146:	f10b 0b01 	add.w	fp, fp, #1
 800514a:	fa5f fb8b 	uxtb.w	fp, fp
 800514e:	e7e7      	b.n	8005120 <_scanf_float+0x184>
 8005150:	f1bb 0f03 	cmp.w	fp, #3
 8005154:	d0f7      	beq.n	8005146 <_scanf_float+0x1aa>
 8005156:	f1bb 0f05 	cmp.w	fp, #5
 800515a:	e7f2      	b.n	8005142 <_scanf_float+0x1a6>
 800515c:	f1bb 0f02 	cmp.w	fp, #2
 8005160:	f47f af55 	bne.w	800500e <_scanf_float+0x72>
 8005164:	f04f 0b03 	mov.w	fp, #3
 8005168:	e7da      	b.n	8005120 <_scanf_float+0x184>
 800516a:	f1bb 0f06 	cmp.w	fp, #6
 800516e:	f47f af4e 	bne.w	800500e <_scanf_float+0x72>
 8005172:	f04f 0b07 	mov.w	fp, #7
 8005176:	e7d3      	b.n	8005120 <_scanf_float+0x184>
 8005178:	6821      	ldr	r1, [r4, #0]
 800517a:	0588      	lsls	r0, r1, #22
 800517c:	f57f af47 	bpl.w	800500e <_scanf_float+0x72>
 8005180:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8005184:	6021      	str	r1, [r4, #0]
 8005186:	f8cd 9008 	str.w	r9, [sp, #8]
 800518a:	e7c9      	b.n	8005120 <_scanf_float+0x184>
 800518c:	6821      	ldr	r1, [r4, #0]
 800518e:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8005192:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8005196:	d006      	beq.n	80051a6 <_scanf_float+0x20a>
 8005198:	0548      	lsls	r0, r1, #21
 800519a:	f57f af38 	bpl.w	800500e <_scanf_float+0x72>
 800519e:	f1b9 0f00 	cmp.w	r9, #0
 80051a2:	f43f af3b 	beq.w	800501c <_scanf_float+0x80>
 80051a6:	0588      	lsls	r0, r1, #22
 80051a8:	bf58      	it	pl
 80051aa:	9802      	ldrpl	r0, [sp, #8]
 80051ac:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80051b0:	bf58      	it	pl
 80051b2:	eba9 0000 	subpl.w	r0, r9, r0
 80051b6:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 80051ba:	bf58      	it	pl
 80051bc:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 80051c0:	6021      	str	r1, [r4, #0]
 80051c2:	f04f 0900 	mov.w	r9, #0
 80051c6:	e7ab      	b.n	8005120 <_scanf_float+0x184>
 80051c8:	2203      	movs	r2, #3
 80051ca:	e7a9      	b.n	8005120 <_scanf_float+0x184>
 80051cc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80051d0:	4631      	mov	r1, r6
 80051d2:	4638      	mov	r0, r7
 80051d4:	9205      	str	r2, [sp, #20]
 80051d6:	4798      	blx	r3
 80051d8:	9a05      	ldr	r2, [sp, #20]
 80051da:	2800      	cmp	r0, #0
 80051dc:	f43f af04 	beq.w	8004fe8 <_scanf_float+0x4c>
 80051e0:	e715      	b.n	800500e <_scanf_float+0x72>
 80051e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80051e6:	4632      	mov	r2, r6
 80051e8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80051ec:	4638      	mov	r0, r7
 80051ee:	4798      	blx	r3
 80051f0:	6923      	ldr	r3, [r4, #16]
 80051f2:	3b01      	subs	r3, #1
 80051f4:	6123      	str	r3, [r4, #16]
 80051f6:	e715      	b.n	8005024 <_scanf_float+0x88>
 80051f8:	f10b 33ff 	add.w	r3, fp, #4294967295
 80051fc:	2b06      	cmp	r3, #6
 80051fe:	d80a      	bhi.n	8005216 <_scanf_float+0x27a>
 8005200:	f1bb 0f02 	cmp.w	fp, #2
 8005204:	d967      	bls.n	80052d6 <_scanf_float+0x33a>
 8005206:	f1ab 0b03 	sub.w	fp, fp, #3
 800520a:	fa5f fb8b 	uxtb.w	fp, fp
 800520e:	eba5 0b0b 	sub.w	fp, r5, fp
 8005212:	455d      	cmp	r5, fp
 8005214:	d14a      	bne.n	80052ac <_scanf_float+0x310>
 8005216:	6823      	ldr	r3, [r4, #0]
 8005218:	05da      	lsls	r2, r3, #23
 800521a:	d51f      	bpl.n	800525c <_scanf_float+0x2c0>
 800521c:	055b      	lsls	r3, r3, #21
 800521e:	d467      	bmi.n	80052f0 <_scanf_float+0x354>
 8005220:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8005224:	6923      	ldr	r3, [r4, #16]
 8005226:	2965      	cmp	r1, #101	; 0x65
 8005228:	f103 33ff 	add.w	r3, r3, #4294967295
 800522c:	f105 3bff 	add.w	fp, r5, #4294967295
 8005230:	6123      	str	r3, [r4, #16]
 8005232:	d00d      	beq.n	8005250 <_scanf_float+0x2b4>
 8005234:	2945      	cmp	r1, #69	; 0x45
 8005236:	d00b      	beq.n	8005250 <_scanf_float+0x2b4>
 8005238:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800523c:	4632      	mov	r2, r6
 800523e:	4638      	mov	r0, r7
 8005240:	4798      	blx	r3
 8005242:	6923      	ldr	r3, [r4, #16]
 8005244:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8005248:	3b01      	subs	r3, #1
 800524a:	f1a5 0b02 	sub.w	fp, r5, #2
 800524e:	6123      	str	r3, [r4, #16]
 8005250:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005254:	4632      	mov	r2, r6
 8005256:	4638      	mov	r0, r7
 8005258:	4798      	blx	r3
 800525a:	465d      	mov	r5, fp
 800525c:	6826      	ldr	r6, [r4, #0]
 800525e:	f016 0610 	ands.w	r6, r6, #16
 8005262:	d176      	bne.n	8005352 <_scanf_float+0x3b6>
 8005264:	702e      	strb	r6, [r5, #0]
 8005266:	6823      	ldr	r3, [r4, #0]
 8005268:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800526c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005270:	d141      	bne.n	80052f6 <_scanf_float+0x35a>
 8005272:	9b02      	ldr	r3, [sp, #8]
 8005274:	eba9 0303 	sub.w	r3, r9, r3
 8005278:	425a      	negs	r2, r3
 800527a:	2b00      	cmp	r3, #0
 800527c:	d148      	bne.n	8005310 <_scanf_float+0x374>
 800527e:	4641      	mov	r1, r8
 8005280:	2200      	movs	r2, #0
 8005282:	4638      	mov	r0, r7
 8005284:	f000 ff38 	bl	80060f8 <_strtod_r>
 8005288:	6825      	ldr	r5, [r4, #0]
 800528a:	4680      	mov	r8, r0
 800528c:	f015 0f02 	tst.w	r5, #2
 8005290:	4689      	mov	r9, r1
 8005292:	f8da 3000 	ldr.w	r3, [sl]
 8005296:	d046      	beq.n	8005326 <_scanf_float+0x38a>
 8005298:	1d1a      	adds	r2, r3, #4
 800529a:	f8ca 2000 	str.w	r2, [sl]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	e9c3 8900 	strd	r8, r9, [r3]
 80052a4:	68e3      	ldr	r3, [r4, #12]
 80052a6:	3301      	adds	r3, #1
 80052a8:	60e3      	str	r3, [r4, #12]
 80052aa:	e6bf      	b.n	800502c <_scanf_float+0x90>
 80052ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80052b0:	4632      	mov	r2, r6
 80052b2:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80052b6:	4638      	mov	r0, r7
 80052b8:	4798      	blx	r3
 80052ba:	6923      	ldr	r3, [r4, #16]
 80052bc:	3b01      	subs	r3, #1
 80052be:	6123      	str	r3, [r4, #16]
 80052c0:	e7a7      	b.n	8005212 <_scanf_float+0x276>
 80052c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80052c6:	4632      	mov	r2, r6
 80052c8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80052cc:	4638      	mov	r0, r7
 80052ce:	4798      	blx	r3
 80052d0:	6923      	ldr	r3, [r4, #16]
 80052d2:	3b01      	subs	r3, #1
 80052d4:	6123      	str	r3, [r4, #16]
 80052d6:	4545      	cmp	r5, r8
 80052d8:	d8f3      	bhi.n	80052c2 <_scanf_float+0x326>
 80052da:	e6a6      	b.n	800502a <_scanf_float+0x8e>
 80052dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80052e0:	4632      	mov	r2, r6
 80052e2:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80052e6:	4638      	mov	r0, r7
 80052e8:	4798      	blx	r3
 80052ea:	6923      	ldr	r3, [r4, #16]
 80052ec:	3b01      	subs	r3, #1
 80052ee:	6123      	str	r3, [r4, #16]
 80052f0:	4545      	cmp	r5, r8
 80052f2:	d8f3      	bhi.n	80052dc <_scanf_float+0x340>
 80052f4:	e699      	b.n	800502a <_scanf_float+0x8e>
 80052f6:	9b03      	ldr	r3, [sp, #12]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d0c0      	beq.n	800527e <_scanf_float+0x2e2>
 80052fc:	9904      	ldr	r1, [sp, #16]
 80052fe:	230a      	movs	r3, #10
 8005300:	4632      	mov	r2, r6
 8005302:	3101      	adds	r1, #1
 8005304:	4638      	mov	r0, r7
 8005306:	f000 ff83 	bl	8006210 <_strtol_r>
 800530a:	9b03      	ldr	r3, [sp, #12]
 800530c:	9d04      	ldr	r5, [sp, #16]
 800530e:	1ac2      	subs	r2, r0, r3
 8005310:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005314:	429d      	cmp	r5, r3
 8005316:	bf28      	it	cs
 8005318:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800531c:	490e      	ldr	r1, [pc, #56]	; (8005358 <_scanf_float+0x3bc>)
 800531e:	4628      	mov	r0, r5
 8005320:	f000 f838 	bl	8005394 <siprintf>
 8005324:	e7ab      	b.n	800527e <_scanf_float+0x2e2>
 8005326:	1d1f      	adds	r7, r3, #4
 8005328:	f015 0504 	ands.w	r5, r5, #4
 800532c:	f8ca 7000 	str.w	r7, [sl]
 8005330:	d1b5      	bne.n	800529e <_scanf_float+0x302>
 8005332:	681f      	ldr	r7, [r3, #0]
 8005334:	4602      	mov	r2, r0
 8005336:	460b      	mov	r3, r1
 8005338:	f7fb fb68 	bl	8000a0c <__aeabi_dcmpun>
 800533c:	b120      	cbz	r0, 8005348 <_scanf_float+0x3ac>
 800533e:	4628      	mov	r0, r5
 8005340:	f000 f824 	bl	800538c <nanf>
 8005344:	6038      	str	r0, [r7, #0]
 8005346:	e7ad      	b.n	80052a4 <_scanf_float+0x308>
 8005348:	4640      	mov	r0, r8
 800534a:	4649      	mov	r1, r9
 800534c:	f7fb fbbc 	bl	8000ac8 <__aeabi_d2f>
 8005350:	e7f8      	b.n	8005344 <_scanf_float+0x3a8>
 8005352:	2600      	movs	r6, #0
 8005354:	e66a      	b.n	800502c <_scanf_float+0x90>
 8005356:	bf00      	nop
 8005358:	0800b5de 	.word	0x0800b5de

0800535c <iprintf>:
 800535c:	b40f      	push	{r0, r1, r2, r3}
 800535e:	4b0a      	ldr	r3, [pc, #40]	; (8005388 <iprintf+0x2c>)
 8005360:	b513      	push	{r0, r1, r4, lr}
 8005362:	681c      	ldr	r4, [r3, #0]
 8005364:	b124      	cbz	r4, 8005370 <iprintf+0x14>
 8005366:	69a3      	ldr	r3, [r4, #24]
 8005368:	b913      	cbnz	r3, 8005370 <iprintf+0x14>
 800536a:	4620      	mov	r0, r4
 800536c:	f001 fe44 	bl	8006ff8 <__sinit>
 8005370:	ab05      	add	r3, sp, #20
 8005372:	9a04      	ldr	r2, [sp, #16]
 8005374:	68a1      	ldr	r1, [r4, #8]
 8005376:	4620      	mov	r0, r4
 8005378:	9301      	str	r3, [sp, #4]
 800537a:	f003 fa1b 	bl	80087b4 <_vfiprintf_r>
 800537e:	b002      	add	sp, #8
 8005380:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005384:	b004      	add	sp, #16
 8005386:	4770      	bx	lr
 8005388:	20000024 	.word	0x20000024

0800538c <nanf>:
 800538c:	4800      	ldr	r0, [pc, #0]	; (8005390 <nanf+0x4>)
 800538e:	4770      	bx	lr
 8005390:	7fc00000 	.word	0x7fc00000

08005394 <siprintf>:
 8005394:	b40e      	push	{r1, r2, r3}
 8005396:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800539a:	b500      	push	{lr}
 800539c:	b09c      	sub	sp, #112	; 0x70
 800539e:	ab1d      	add	r3, sp, #116	; 0x74
 80053a0:	9002      	str	r0, [sp, #8]
 80053a2:	9006      	str	r0, [sp, #24]
 80053a4:	9107      	str	r1, [sp, #28]
 80053a6:	9104      	str	r1, [sp, #16]
 80053a8:	4808      	ldr	r0, [pc, #32]	; (80053cc <siprintf+0x38>)
 80053aa:	4909      	ldr	r1, [pc, #36]	; (80053d0 <siprintf+0x3c>)
 80053ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80053b0:	9105      	str	r1, [sp, #20]
 80053b2:	6800      	ldr	r0, [r0, #0]
 80053b4:	a902      	add	r1, sp, #8
 80053b6:	9301      	str	r3, [sp, #4]
 80053b8:	f002 ff32 	bl	8008220 <_svfiprintf_r>
 80053bc:	2200      	movs	r2, #0
 80053be:	9b02      	ldr	r3, [sp, #8]
 80053c0:	701a      	strb	r2, [r3, #0]
 80053c2:	b01c      	add	sp, #112	; 0x70
 80053c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80053c8:	b003      	add	sp, #12
 80053ca:	4770      	bx	lr
 80053cc:	20000024 	.word	0x20000024
 80053d0:	ffff0208 	.word	0xffff0208

080053d4 <siscanf>:
 80053d4:	b40e      	push	{r1, r2, r3}
 80053d6:	f44f 7201 	mov.w	r2, #516	; 0x204
 80053da:	b530      	push	{r4, r5, lr}
 80053dc:	b09c      	sub	sp, #112	; 0x70
 80053de:	ac1f      	add	r4, sp, #124	; 0x7c
 80053e0:	f854 5b04 	ldr.w	r5, [r4], #4
 80053e4:	f8ad 2014 	strh.w	r2, [sp, #20]
 80053e8:	9002      	str	r0, [sp, #8]
 80053ea:	9006      	str	r0, [sp, #24]
 80053ec:	f7fa feb0 	bl	8000150 <strlen>
 80053f0:	4b0b      	ldr	r3, [pc, #44]	; (8005420 <siscanf+0x4c>)
 80053f2:	9003      	str	r0, [sp, #12]
 80053f4:	930b      	str	r3, [sp, #44]	; 0x2c
 80053f6:	2300      	movs	r3, #0
 80053f8:	930f      	str	r3, [sp, #60]	; 0x3c
 80053fa:	9314      	str	r3, [sp, #80]	; 0x50
 80053fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005400:	9007      	str	r0, [sp, #28]
 8005402:	4808      	ldr	r0, [pc, #32]	; (8005424 <siscanf+0x50>)
 8005404:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005408:	462a      	mov	r2, r5
 800540a:	4623      	mov	r3, r4
 800540c:	a902      	add	r1, sp, #8
 800540e:	6800      	ldr	r0, [r0, #0]
 8005410:	9401      	str	r4, [sp, #4]
 8005412:	f003 f857 	bl	80084c4 <__ssvfiscanf_r>
 8005416:	b01c      	add	sp, #112	; 0x70
 8005418:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800541c:	b003      	add	sp, #12
 800541e:	4770      	bx	lr
 8005420:	0800544b 	.word	0x0800544b
 8005424:	20000024 	.word	0x20000024

08005428 <__sread>:
 8005428:	b510      	push	{r4, lr}
 800542a:	460c      	mov	r4, r1
 800542c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005430:	f003 fc2e 	bl	8008c90 <_read_r>
 8005434:	2800      	cmp	r0, #0
 8005436:	bfab      	itete	ge
 8005438:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800543a:	89a3      	ldrhlt	r3, [r4, #12]
 800543c:	181b      	addge	r3, r3, r0
 800543e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005442:	bfac      	ite	ge
 8005444:	6563      	strge	r3, [r4, #84]	; 0x54
 8005446:	81a3      	strhlt	r3, [r4, #12]
 8005448:	bd10      	pop	{r4, pc}

0800544a <__seofread>:
 800544a:	2000      	movs	r0, #0
 800544c:	4770      	bx	lr

0800544e <__swrite>:
 800544e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005452:	461f      	mov	r7, r3
 8005454:	898b      	ldrh	r3, [r1, #12]
 8005456:	4605      	mov	r5, r0
 8005458:	05db      	lsls	r3, r3, #23
 800545a:	460c      	mov	r4, r1
 800545c:	4616      	mov	r6, r2
 800545e:	d505      	bpl.n	800546c <__swrite+0x1e>
 8005460:	2302      	movs	r3, #2
 8005462:	2200      	movs	r2, #0
 8005464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005468:	f002 f99a 	bl	80077a0 <_lseek_r>
 800546c:	89a3      	ldrh	r3, [r4, #12]
 800546e:	4632      	mov	r2, r6
 8005470:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005474:	81a3      	strh	r3, [r4, #12]
 8005476:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800547a:	463b      	mov	r3, r7
 800547c:	4628      	mov	r0, r5
 800547e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005482:	f000 bf15 	b.w	80062b0 <_write_r>

08005486 <__sseek>:
 8005486:	b510      	push	{r4, lr}
 8005488:	460c      	mov	r4, r1
 800548a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800548e:	f002 f987 	bl	80077a0 <_lseek_r>
 8005492:	1c43      	adds	r3, r0, #1
 8005494:	89a3      	ldrh	r3, [r4, #12]
 8005496:	bf15      	itete	ne
 8005498:	6560      	strne	r0, [r4, #84]	; 0x54
 800549a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800549e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80054a2:	81a3      	strheq	r3, [r4, #12]
 80054a4:	bf18      	it	ne
 80054a6:	81a3      	strhne	r3, [r4, #12]
 80054a8:	bd10      	pop	{r4, pc}

080054aa <__sclose>:
 80054aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054ae:	f000 bf11 	b.w	80062d4 <_close_r>

080054b2 <sulp>:
 80054b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054b6:	460f      	mov	r7, r1
 80054b8:	4690      	mov	r8, r2
 80054ba:	f002 fc75 	bl	8007da8 <__ulp>
 80054be:	4604      	mov	r4, r0
 80054c0:	460d      	mov	r5, r1
 80054c2:	f1b8 0f00 	cmp.w	r8, #0
 80054c6:	d011      	beq.n	80054ec <sulp+0x3a>
 80054c8:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80054cc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	dd0b      	ble.n	80054ec <sulp+0x3a>
 80054d4:	2400      	movs	r4, #0
 80054d6:	051b      	lsls	r3, r3, #20
 80054d8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80054dc:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80054e0:	4622      	mov	r2, r4
 80054e2:	462b      	mov	r3, r5
 80054e4:	f7fa fff8 	bl	80004d8 <__aeabi_dmul>
 80054e8:	4604      	mov	r4, r0
 80054ea:	460d      	mov	r5, r1
 80054ec:	4620      	mov	r0, r4
 80054ee:	4629      	mov	r1, r5
 80054f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054f4:	0000      	movs	r0, r0
	...

080054f8 <_strtod_l>:
 80054f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054fc:	461f      	mov	r7, r3
 80054fe:	2300      	movs	r3, #0
 8005500:	b0a1      	sub	sp, #132	; 0x84
 8005502:	4683      	mov	fp, r0
 8005504:	4638      	mov	r0, r7
 8005506:	460e      	mov	r6, r1
 8005508:	9217      	str	r2, [sp, #92]	; 0x5c
 800550a:	931c      	str	r3, [sp, #112]	; 0x70
 800550c:	f002 f938 	bl	8007780 <__localeconv_l>
 8005510:	4680      	mov	r8, r0
 8005512:	6800      	ldr	r0, [r0, #0]
 8005514:	f7fa fe1c 	bl	8000150 <strlen>
 8005518:	f04f 0900 	mov.w	r9, #0
 800551c:	4604      	mov	r4, r0
 800551e:	f04f 0a00 	mov.w	sl, #0
 8005522:	961b      	str	r6, [sp, #108]	; 0x6c
 8005524:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005526:	781a      	ldrb	r2, [r3, #0]
 8005528:	2a0d      	cmp	r2, #13
 800552a:	d832      	bhi.n	8005592 <_strtod_l+0x9a>
 800552c:	2a09      	cmp	r2, #9
 800552e:	d236      	bcs.n	800559e <_strtod_l+0xa6>
 8005530:	2a00      	cmp	r2, #0
 8005532:	d03e      	beq.n	80055b2 <_strtod_l+0xba>
 8005534:	2300      	movs	r3, #0
 8005536:	930d      	str	r3, [sp, #52]	; 0x34
 8005538:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800553a:	782b      	ldrb	r3, [r5, #0]
 800553c:	2b30      	cmp	r3, #48	; 0x30
 800553e:	f040 80ac 	bne.w	800569a <_strtod_l+0x1a2>
 8005542:	786b      	ldrb	r3, [r5, #1]
 8005544:	2b58      	cmp	r3, #88	; 0x58
 8005546:	d001      	beq.n	800554c <_strtod_l+0x54>
 8005548:	2b78      	cmp	r3, #120	; 0x78
 800554a:	d167      	bne.n	800561c <_strtod_l+0x124>
 800554c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800554e:	9702      	str	r7, [sp, #8]
 8005550:	9301      	str	r3, [sp, #4]
 8005552:	ab1c      	add	r3, sp, #112	; 0x70
 8005554:	9300      	str	r3, [sp, #0]
 8005556:	4a89      	ldr	r2, [pc, #548]	; (800577c <_strtod_l+0x284>)
 8005558:	ab1d      	add	r3, sp, #116	; 0x74
 800555a:	a91b      	add	r1, sp, #108	; 0x6c
 800555c:	4658      	mov	r0, fp
 800555e:	f001 fe25 	bl	80071ac <__gethex>
 8005562:	f010 0407 	ands.w	r4, r0, #7
 8005566:	4606      	mov	r6, r0
 8005568:	d005      	beq.n	8005576 <_strtod_l+0x7e>
 800556a:	2c06      	cmp	r4, #6
 800556c:	d12b      	bne.n	80055c6 <_strtod_l+0xce>
 800556e:	2300      	movs	r3, #0
 8005570:	3501      	adds	r5, #1
 8005572:	951b      	str	r5, [sp, #108]	; 0x6c
 8005574:	930d      	str	r3, [sp, #52]	; 0x34
 8005576:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005578:	2b00      	cmp	r3, #0
 800557a:	f040 85a6 	bne.w	80060ca <_strtod_l+0xbd2>
 800557e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005580:	b1e3      	cbz	r3, 80055bc <_strtod_l+0xc4>
 8005582:	464a      	mov	r2, r9
 8005584:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8005588:	4610      	mov	r0, r2
 800558a:	4619      	mov	r1, r3
 800558c:	b021      	add	sp, #132	; 0x84
 800558e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005592:	2a2b      	cmp	r2, #43	; 0x2b
 8005594:	d015      	beq.n	80055c2 <_strtod_l+0xca>
 8005596:	2a2d      	cmp	r2, #45	; 0x2d
 8005598:	d004      	beq.n	80055a4 <_strtod_l+0xac>
 800559a:	2a20      	cmp	r2, #32
 800559c:	d1ca      	bne.n	8005534 <_strtod_l+0x3c>
 800559e:	3301      	adds	r3, #1
 80055a0:	931b      	str	r3, [sp, #108]	; 0x6c
 80055a2:	e7bf      	b.n	8005524 <_strtod_l+0x2c>
 80055a4:	2201      	movs	r2, #1
 80055a6:	920d      	str	r2, [sp, #52]	; 0x34
 80055a8:	1c5a      	adds	r2, r3, #1
 80055aa:	921b      	str	r2, [sp, #108]	; 0x6c
 80055ac:	785b      	ldrb	r3, [r3, #1]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d1c2      	bne.n	8005538 <_strtod_l+0x40>
 80055b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80055b4:	961b      	str	r6, [sp, #108]	; 0x6c
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	f040 8585 	bne.w	80060c6 <_strtod_l+0xbce>
 80055bc:	464a      	mov	r2, r9
 80055be:	4653      	mov	r3, sl
 80055c0:	e7e2      	b.n	8005588 <_strtod_l+0x90>
 80055c2:	2200      	movs	r2, #0
 80055c4:	e7ef      	b.n	80055a6 <_strtod_l+0xae>
 80055c6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80055c8:	b13a      	cbz	r2, 80055da <_strtod_l+0xe2>
 80055ca:	2135      	movs	r1, #53	; 0x35
 80055cc:	a81e      	add	r0, sp, #120	; 0x78
 80055ce:	f002 fcde 	bl	8007f8e <__copybits>
 80055d2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80055d4:	4658      	mov	r0, fp
 80055d6:	f002 f951 	bl	800787c <_Bfree>
 80055da:	3c01      	subs	r4, #1
 80055dc:	2c04      	cmp	r4, #4
 80055de:	d806      	bhi.n	80055ee <_strtod_l+0xf6>
 80055e0:	e8df f004 	tbb	[pc, r4]
 80055e4:	1714030a 	.word	0x1714030a
 80055e8:	0a          	.byte	0x0a
 80055e9:	00          	.byte	0x00
 80055ea:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 80055ee:	0731      	lsls	r1, r6, #28
 80055f0:	d5c1      	bpl.n	8005576 <_strtod_l+0x7e>
 80055f2:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 80055f6:	e7be      	b.n	8005576 <_strtod_l+0x7e>
 80055f8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80055fa:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 80055fe:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005602:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005606:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 800560a:	e7f0      	b.n	80055ee <_strtod_l+0xf6>
 800560c:	f8df a170 	ldr.w	sl, [pc, #368]	; 8005780 <_strtod_l+0x288>
 8005610:	e7ed      	b.n	80055ee <_strtod_l+0xf6>
 8005612:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 8005616:	f04f 39ff 	mov.w	r9, #4294967295
 800561a:	e7e8      	b.n	80055ee <_strtod_l+0xf6>
 800561c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800561e:	1c5a      	adds	r2, r3, #1
 8005620:	921b      	str	r2, [sp, #108]	; 0x6c
 8005622:	785b      	ldrb	r3, [r3, #1]
 8005624:	2b30      	cmp	r3, #48	; 0x30
 8005626:	d0f9      	beq.n	800561c <_strtod_l+0x124>
 8005628:	2b00      	cmp	r3, #0
 800562a:	d0a4      	beq.n	8005576 <_strtod_l+0x7e>
 800562c:	2301      	movs	r3, #1
 800562e:	2500      	movs	r5, #0
 8005630:	220a      	movs	r2, #10
 8005632:	9307      	str	r3, [sp, #28]
 8005634:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005636:	9506      	str	r5, [sp, #24]
 8005638:	9308      	str	r3, [sp, #32]
 800563a:	9504      	str	r5, [sp, #16]
 800563c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800563e:	7807      	ldrb	r7, [r0, #0]
 8005640:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8005644:	b2d9      	uxtb	r1, r3
 8005646:	2909      	cmp	r1, #9
 8005648:	d929      	bls.n	800569e <_strtod_l+0x1a6>
 800564a:	4622      	mov	r2, r4
 800564c:	f8d8 1000 	ldr.w	r1, [r8]
 8005650:	f003 fb71 	bl	8008d36 <strncmp>
 8005654:	2800      	cmp	r0, #0
 8005656:	d031      	beq.n	80056bc <_strtod_l+0x1c4>
 8005658:	2000      	movs	r0, #0
 800565a:	463b      	mov	r3, r7
 800565c:	4602      	mov	r2, r0
 800565e:	9c04      	ldr	r4, [sp, #16]
 8005660:	9005      	str	r0, [sp, #20]
 8005662:	2b65      	cmp	r3, #101	; 0x65
 8005664:	d001      	beq.n	800566a <_strtod_l+0x172>
 8005666:	2b45      	cmp	r3, #69	; 0x45
 8005668:	d114      	bne.n	8005694 <_strtod_l+0x19c>
 800566a:	b924      	cbnz	r4, 8005676 <_strtod_l+0x17e>
 800566c:	b910      	cbnz	r0, 8005674 <_strtod_l+0x17c>
 800566e:	9b07      	ldr	r3, [sp, #28]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d09e      	beq.n	80055b2 <_strtod_l+0xba>
 8005674:	2400      	movs	r4, #0
 8005676:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8005678:	1c73      	adds	r3, r6, #1
 800567a:	931b      	str	r3, [sp, #108]	; 0x6c
 800567c:	7873      	ldrb	r3, [r6, #1]
 800567e:	2b2b      	cmp	r3, #43	; 0x2b
 8005680:	d078      	beq.n	8005774 <_strtod_l+0x27c>
 8005682:	2b2d      	cmp	r3, #45	; 0x2d
 8005684:	d070      	beq.n	8005768 <_strtod_l+0x270>
 8005686:	f04f 0c00 	mov.w	ip, #0
 800568a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800568e:	2f09      	cmp	r7, #9
 8005690:	d97c      	bls.n	800578c <_strtod_l+0x294>
 8005692:	961b      	str	r6, [sp, #108]	; 0x6c
 8005694:	f04f 0e00 	mov.w	lr, #0
 8005698:	e09a      	b.n	80057d0 <_strtod_l+0x2d8>
 800569a:	2300      	movs	r3, #0
 800569c:	e7c7      	b.n	800562e <_strtod_l+0x136>
 800569e:	9904      	ldr	r1, [sp, #16]
 80056a0:	3001      	adds	r0, #1
 80056a2:	2908      	cmp	r1, #8
 80056a4:	bfd7      	itett	le
 80056a6:	9906      	ldrle	r1, [sp, #24]
 80056a8:	fb02 3505 	mlagt	r5, r2, r5, r3
 80056ac:	fb02 3301 	mlale	r3, r2, r1, r3
 80056b0:	9306      	strle	r3, [sp, #24]
 80056b2:	9b04      	ldr	r3, [sp, #16]
 80056b4:	901b      	str	r0, [sp, #108]	; 0x6c
 80056b6:	3301      	adds	r3, #1
 80056b8:	9304      	str	r3, [sp, #16]
 80056ba:	e7bf      	b.n	800563c <_strtod_l+0x144>
 80056bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80056be:	191a      	adds	r2, r3, r4
 80056c0:	921b      	str	r2, [sp, #108]	; 0x6c
 80056c2:	9a04      	ldr	r2, [sp, #16]
 80056c4:	5d1b      	ldrb	r3, [r3, r4]
 80056c6:	2a00      	cmp	r2, #0
 80056c8:	d037      	beq.n	800573a <_strtod_l+0x242>
 80056ca:	4602      	mov	r2, r0
 80056cc:	9c04      	ldr	r4, [sp, #16]
 80056ce:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80056d2:	2909      	cmp	r1, #9
 80056d4:	d913      	bls.n	80056fe <_strtod_l+0x206>
 80056d6:	2101      	movs	r1, #1
 80056d8:	9105      	str	r1, [sp, #20]
 80056da:	e7c2      	b.n	8005662 <_strtod_l+0x16a>
 80056dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80056de:	3001      	adds	r0, #1
 80056e0:	1c5a      	adds	r2, r3, #1
 80056e2:	921b      	str	r2, [sp, #108]	; 0x6c
 80056e4:	785b      	ldrb	r3, [r3, #1]
 80056e6:	2b30      	cmp	r3, #48	; 0x30
 80056e8:	d0f8      	beq.n	80056dc <_strtod_l+0x1e4>
 80056ea:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80056ee:	2a08      	cmp	r2, #8
 80056f0:	f200 84f0 	bhi.w	80060d4 <_strtod_l+0xbdc>
 80056f4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80056f6:	9208      	str	r2, [sp, #32]
 80056f8:	4602      	mov	r2, r0
 80056fa:	2000      	movs	r0, #0
 80056fc:	4604      	mov	r4, r0
 80056fe:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8005702:	f100 0101 	add.w	r1, r0, #1
 8005706:	d012      	beq.n	800572e <_strtod_l+0x236>
 8005708:	440a      	add	r2, r1
 800570a:	270a      	movs	r7, #10
 800570c:	4621      	mov	r1, r4
 800570e:	eb00 0c04 	add.w	ip, r0, r4
 8005712:	458c      	cmp	ip, r1
 8005714:	d113      	bne.n	800573e <_strtod_l+0x246>
 8005716:	1821      	adds	r1, r4, r0
 8005718:	2908      	cmp	r1, #8
 800571a:	f104 0401 	add.w	r4, r4, #1
 800571e:	4404      	add	r4, r0
 8005720:	dc19      	bgt.n	8005756 <_strtod_l+0x25e>
 8005722:	210a      	movs	r1, #10
 8005724:	9b06      	ldr	r3, [sp, #24]
 8005726:	fb01 e303 	mla	r3, r1, r3, lr
 800572a:	9306      	str	r3, [sp, #24]
 800572c:	2100      	movs	r1, #0
 800572e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005730:	1c58      	adds	r0, r3, #1
 8005732:	901b      	str	r0, [sp, #108]	; 0x6c
 8005734:	785b      	ldrb	r3, [r3, #1]
 8005736:	4608      	mov	r0, r1
 8005738:	e7c9      	b.n	80056ce <_strtod_l+0x1d6>
 800573a:	9804      	ldr	r0, [sp, #16]
 800573c:	e7d3      	b.n	80056e6 <_strtod_l+0x1ee>
 800573e:	2908      	cmp	r1, #8
 8005740:	f101 0101 	add.w	r1, r1, #1
 8005744:	dc03      	bgt.n	800574e <_strtod_l+0x256>
 8005746:	9b06      	ldr	r3, [sp, #24]
 8005748:	437b      	muls	r3, r7
 800574a:	9306      	str	r3, [sp, #24]
 800574c:	e7e1      	b.n	8005712 <_strtod_l+0x21a>
 800574e:	2910      	cmp	r1, #16
 8005750:	bfd8      	it	le
 8005752:	437d      	mulle	r5, r7
 8005754:	e7dd      	b.n	8005712 <_strtod_l+0x21a>
 8005756:	2c10      	cmp	r4, #16
 8005758:	bfdc      	itt	le
 800575a:	210a      	movle	r1, #10
 800575c:	fb01 e505 	mlale	r5, r1, r5, lr
 8005760:	e7e4      	b.n	800572c <_strtod_l+0x234>
 8005762:	2301      	movs	r3, #1
 8005764:	9305      	str	r3, [sp, #20]
 8005766:	e781      	b.n	800566c <_strtod_l+0x174>
 8005768:	f04f 0c01 	mov.w	ip, #1
 800576c:	1cb3      	adds	r3, r6, #2
 800576e:	931b      	str	r3, [sp, #108]	; 0x6c
 8005770:	78b3      	ldrb	r3, [r6, #2]
 8005772:	e78a      	b.n	800568a <_strtod_l+0x192>
 8005774:	f04f 0c00 	mov.w	ip, #0
 8005778:	e7f8      	b.n	800576c <_strtod_l+0x274>
 800577a:	bf00      	nop
 800577c:	0800b5e4 	.word	0x0800b5e4
 8005780:	7ff00000 	.word	0x7ff00000
 8005784:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005786:	1c5f      	adds	r7, r3, #1
 8005788:	971b      	str	r7, [sp, #108]	; 0x6c
 800578a:	785b      	ldrb	r3, [r3, #1]
 800578c:	2b30      	cmp	r3, #48	; 0x30
 800578e:	d0f9      	beq.n	8005784 <_strtod_l+0x28c>
 8005790:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8005794:	2f08      	cmp	r7, #8
 8005796:	f63f af7d 	bhi.w	8005694 <_strtod_l+0x19c>
 800579a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800579e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80057a0:	9309      	str	r3, [sp, #36]	; 0x24
 80057a2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80057a4:	1c5f      	adds	r7, r3, #1
 80057a6:	971b      	str	r7, [sp, #108]	; 0x6c
 80057a8:	785b      	ldrb	r3, [r3, #1]
 80057aa:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80057ae:	f1b8 0f09 	cmp.w	r8, #9
 80057b2:	d937      	bls.n	8005824 <_strtod_l+0x32c>
 80057b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80057b6:	1a7f      	subs	r7, r7, r1
 80057b8:	2f08      	cmp	r7, #8
 80057ba:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80057be:	dc37      	bgt.n	8005830 <_strtod_l+0x338>
 80057c0:	45be      	cmp	lr, r7
 80057c2:	bfa8      	it	ge
 80057c4:	46be      	movge	lr, r7
 80057c6:	f1bc 0f00 	cmp.w	ip, #0
 80057ca:	d001      	beq.n	80057d0 <_strtod_l+0x2d8>
 80057cc:	f1ce 0e00 	rsb	lr, lr, #0
 80057d0:	2c00      	cmp	r4, #0
 80057d2:	d151      	bne.n	8005878 <_strtod_l+0x380>
 80057d4:	2800      	cmp	r0, #0
 80057d6:	f47f aece 	bne.w	8005576 <_strtod_l+0x7e>
 80057da:	9a07      	ldr	r2, [sp, #28]
 80057dc:	2a00      	cmp	r2, #0
 80057de:	f47f aeca 	bne.w	8005576 <_strtod_l+0x7e>
 80057e2:	9a05      	ldr	r2, [sp, #20]
 80057e4:	2a00      	cmp	r2, #0
 80057e6:	f47f aee4 	bne.w	80055b2 <_strtod_l+0xba>
 80057ea:	2b4e      	cmp	r3, #78	; 0x4e
 80057ec:	d027      	beq.n	800583e <_strtod_l+0x346>
 80057ee:	dc21      	bgt.n	8005834 <_strtod_l+0x33c>
 80057f0:	2b49      	cmp	r3, #73	; 0x49
 80057f2:	f47f aede 	bne.w	80055b2 <_strtod_l+0xba>
 80057f6:	49a4      	ldr	r1, [pc, #656]	; (8005a88 <_strtod_l+0x590>)
 80057f8:	a81b      	add	r0, sp, #108	; 0x6c
 80057fa:	f001 ff0b 	bl	8007614 <__match>
 80057fe:	2800      	cmp	r0, #0
 8005800:	f43f aed7 	beq.w	80055b2 <_strtod_l+0xba>
 8005804:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005806:	49a1      	ldr	r1, [pc, #644]	; (8005a8c <_strtod_l+0x594>)
 8005808:	3b01      	subs	r3, #1
 800580a:	a81b      	add	r0, sp, #108	; 0x6c
 800580c:	931b      	str	r3, [sp, #108]	; 0x6c
 800580e:	f001 ff01 	bl	8007614 <__match>
 8005812:	b910      	cbnz	r0, 800581a <_strtod_l+0x322>
 8005814:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005816:	3301      	adds	r3, #1
 8005818:	931b      	str	r3, [sp, #108]	; 0x6c
 800581a:	f8df a284 	ldr.w	sl, [pc, #644]	; 8005aa0 <_strtod_l+0x5a8>
 800581e:	f04f 0900 	mov.w	r9, #0
 8005822:	e6a8      	b.n	8005576 <_strtod_l+0x7e>
 8005824:	210a      	movs	r1, #10
 8005826:	fb01 3e0e 	mla	lr, r1, lr, r3
 800582a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800582e:	e7b8      	b.n	80057a2 <_strtod_l+0x2aa>
 8005830:	46be      	mov	lr, r7
 8005832:	e7c8      	b.n	80057c6 <_strtod_l+0x2ce>
 8005834:	2b69      	cmp	r3, #105	; 0x69
 8005836:	d0de      	beq.n	80057f6 <_strtod_l+0x2fe>
 8005838:	2b6e      	cmp	r3, #110	; 0x6e
 800583a:	f47f aeba 	bne.w	80055b2 <_strtod_l+0xba>
 800583e:	4994      	ldr	r1, [pc, #592]	; (8005a90 <_strtod_l+0x598>)
 8005840:	a81b      	add	r0, sp, #108	; 0x6c
 8005842:	f001 fee7 	bl	8007614 <__match>
 8005846:	2800      	cmp	r0, #0
 8005848:	f43f aeb3 	beq.w	80055b2 <_strtod_l+0xba>
 800584c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800584e:	781b      	ldrb	r3, [r3, #0]
 8005850:	2b28      	cmp	r3, #40	; 0x28
 8005852:	d10e      	bne.n	8005872 <_strtod_l+0x37a>
 8005854:	aa1e      	add	r2, sp, #120	; 0x78
 8005856:	498f      	ldr	r1, [pc, #572]	; (8005a94 <_strtod_l+0x59c>)
 8005858:	a81b      	add	r0, sp, #108	; 0x6c
 800585a:	f001 feef 	bl	800763c <__hexnan>
 800585e:	2805      	cmp	r0, #5
 8005860:	d107      	bne.n	8005872 <_strtod_l+0x37a>
 8005862:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005864:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 8005868:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 800586c:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 8005870:	e681      	b.n	8005576 <_strtod_l+0x7e>
 8005872:	f8df a234 	ldr.w	sl, [pc, #564]	; 8005aa8 <_strtod_l+0x5b0>
 8005876:	e7d2      	b.n	800581e <_strtod_l+0x326>
 8005878:	ebae 0302 	sub.w	r3, lr, r2
 800587c:	9307      	str	r3, [sp, #28]
 800587e:	9b04      	ldr	r3, [sp, #16]
 8005880:	9806      	ldr	r0, [sp, #24]
 8005882:	2b00      	cmp	r3, #0
 8005884:	bf08      	it	eq
 8005886:	4623      	moveq	r3, r4
 8005888:	2c10      	cmp	r4, #16
 800588a:	9304      	str	r3, [sp, #16]
 800588c:	46a0      	mov	r8, r4
 800588e:	bfa8      	it	ge
 8005890:	f04f 0810 	movge.w	r8, #16
 8005894:	f7fa fda6 	bl	80003e4 <__aeabi_ui2d>
 8005898:	2c09      	cmp	r4, #9
 800589a:	4681      	mov	r9, r0
 800589c:	468a      	mov	sl, r1
 800589e:	dc13      	bgt.n	80058c8 <_strtod_l+0x3d0>
 80058a0:	9b07      	ldr	r3, [sp, #28]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	f43f ae67 	beq.w	8005576 <_strtod_l+0x7e>
 80058a8:	9b07      	ldr	r3, [sp, #28]
 80058aa:	dd7e      	ble.n	80059aa <_strtod_l+0x4b2>
 80058ac:	2b16      	cmp	r3, #22
 80058ae:	dc65      	bgt.n	800597c <_strtod_l+0x484>
 80058b0:	4a79      	ldr	r2, [pc, #484]	; (8005a98 <_strtod_l+0x5a0>)
 80058b2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80058b6:	464a      	mov	r2, r9
 80058b8:	e9de 0100 	ldrd	r0, r1, [lr]
 80058bc:	4653      	mov	r3, sl
 80058be:	f7fa fe0b 	bl	80004d8 <__aeabi_dmul>
 80058c2:	4681      	mov	r9, r0
 80058c4:	468a      	mov	sl, r1
 80058c6:	e656      	b.n	8005576 <_strtod_l+0x7e>
 80058c8:	4b73      	ldr	r3, [pc, #460]	; (8005a98 <_strtod_l+0x5a0>)
 80058ca:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80058ce:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80058d2:	f7fa fe01 	bl	80004d8 <__aeabi_dmul>
 80058d6:	4606      	mov	r6, r0
 80058d8:	4628      	mov	r0, r5
 80058da:	460f      	mov	r7, r1
 80058dc:	f7fa fd82 	bl	80003e4 <__aeabi_ui2d>
 80058e0:	4602      	mov	r2, r0
 80058e2:	460b      	mov	r3, r1
 80058e4:	4630      	mov	r0, r6
 80058e6:	4639      	mov	r1, r7
 80058e8:	f7fa fc40 	bl	800016c <__adddf3>
 80058ec:	2c0f      	cmp	r4, #15
 80058ee:	4681      	mov	r9, r0
 80058f0:	468a      	mov	sl, r1
 80058f2:	ddd5      	ble.n	80058a0 <_strtod_l+0x3a8>
 80058f4:	9b07      	ldr	r3, [sp, #28]
 80058f6:	eba4 0808 	sub.w	r8, r4, r8
 80058fa:	4498      	add	r8, r3
 80058fc:	f1b8 0f00 	cmp.w	r8, #0
 8005900:	f340 809a 	ble.w	8005a38 <_strtod_l+0x540>
 8005904:	f018 030f 	ands.w	r3, r8, #15
 8005908:	d00a      	beq.n	8005920 <_strtod_l+0x428>
 800590a:	4963      	ldr	r1, [pc, #396]	; (8005a98 <_strtod_l+0x5a0>)
 800590c:	464a      	mov	r2, r9
 800590e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005912:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005916:	4653      	mov	r3, sl
 8005918:	f7fa fdde 	bl	80004d8 <__aeabi_dmul>
 800591c:	4681      	mov	r9, r0
 800591e:	468a      	mov	sl, r1
 8005920:	f038 080f 	bics.w	r8, r8, #15
 8005924:	d077      	beq.n	8005a16 <_strtod_l+0x51e>
 8005926:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800592a:	dd4b      	ble.n	80059c4 <_strtod_l+0x4cc>
 800592c:	f04f 0800 	mov.w	r8, #0
 8005930:	f8cd 8010 	str.w	r8, [sp, #16]
 8005934:	f8cd 8020 	str.w	r8, [sp, #32]
 8005938:	f8cd 8018 	str.w	r8, [sp, #24]
 800593c:	2322      	movs	r3, #34	; 0x22
 800593e:	f04f 0900 	mov.w	r9, #0
 8005942:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8005aa0 <_strtod_l+0x5a8>
 8005946:	f8cb 3000 	str.w	r3, [fp]
 800594a:	9b08      	ldr	r3, [sp, #32]
 800594c:	2b00      	cmp	r3, #0
 800594e:	f43f ae12 	beq.w	8005576 <_strtod_l+0x7e>
 8005952:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005954:	4658      	mov	r0, fp
 8005956:	f001 ff91 	bl	800787c <_Bfree>
 800595a:	9906      	ldr	r1, [sp, #24]
 800595c:	4658      	mov	r0, fp
 800595e:	f001 ff8d 	bl	800787c <_Bfree>
 8005962:	9904      	ldr	r1, [sp, #16]
 8005964:	4658      	mov	r0, fp
 8005966:	f001 ff89 	bl	800787c <_Bfree>
 800596a:	9908      	ldr	r1, [sp, #32]
 800596c:	4658      	mov	r0, fp
 800596e:	f001 ff85 	bl	800787c <_Bfree>
 8005972:	4641      	mov	r1, r8
 8005974:	4658      	mov	r0, fp
 8005976:	f001 ff81 	bl	800787c <_Bfree>
 800597a:	e5fc      	b.n	8005576 <_strtod_l+0x7e>
 800597c:	9a07      	ldr	r2, [sp, #28]
 800597e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8005982:	4293      	cmp	r3, r2
 8005984:	dbb6      	blt.n	80058f4 <_strtod_l+0x3fc>
 8005986:	4d44      	ldr	r5, [pc, #272]	; (8005a98 <_strtod_l+0x5a0>)
 8005988:	f1c4 040f 	rsb	r4, r4, #15
 800598c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8005990:	464a      	mov	r2, r9
 8005992:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005996:	4653      	mov	r3, sl
 8005998:	f7fa fd9e 	bl	80004d8 <__aeabi_dmul>
 800599c:	9b07      	ldr	r3, [sp, #28]
 800599e:	1b1c      	subs	r4, r3, r4
 80059a0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80059a4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80059a8:	e789      	b.n	80058be <_strtod_l+0x3c6>
 80059aa:	f113 0f16 	cmn.w	r3, #22
 80059ae:	dba1      	blt.n	80058f4 <_strtod_l+0x3fc>
 80059b0:	4a39      	ldr	r2, [pc, #228]	; (8005a98 <_strtod_l+0x5a0>)
 80059b2:	4648      	mov	r0, r9
 80059b4:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80059b8:	e9d2 2300 	ldrd	r2, r3, [r2]
 80059bc:	4651      	mov	r1, sl
 80059be:	f7fa feb5 	bl	800072c <__aeabi_ddiv>
 80059c2:	e77e      	b.n	80058c2 <_strtod_l+0x3ca>
 80059c4:	2300      	movs	r3, #0
 80059c6:	4648      	mov	r0, r9
 80059c8:	4651      	mov	r1, sl
 80059ca:	461d      	mov	r5, r3
 80059cc:	4e33      	ldr	r6, [pc, #204]	; (8005a9c <_strtod_l+0x5a4>)
 80059ce:	ea4f 1828 	mov.w	r8, r8, asr #4
 80059d2:	f1b8 0f01 	cmp.w	r8, #1
 80059d6:	dc21      	bgt.n	8005a1c <_strtod_l+0x524>
 80059d8:	b10b      	cbz	r3, 80059de <_strtod_l+0x4e6>
 80059da:	4681      	mov	r9, r0
 80059dc:	468a      	mov	sl, r1
 80059de:	4b2f      	ldr	r3, [pc, #188]	; (8005a9c <_strtod_l+0x5a4>)
 80059e0:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 80059e4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80059e8:	464a      	mov	r2, r9
 80059ea:	e9d5 0100 	ldrd	r0, r1, [r5]
 80059ee:	4653      	mov	r3, sl
 80059f0:	f7fa fd72 	bl	80004d8 <__aeabi_dmul>
 80059f4:	4b2a      	ldr	r3, [pc, #168]	; (8005aa0 <_strtod_l+0x5a8>)
 80059f6:	460a      	mov	r2, r1
 80059f8:	400b      	ands	r3, r1
 80059fa:	492a      	ldr	r1, [pc, #168]	; (8005aa4 <_strtod_l+0x5ac>)
 80059fc:	4681      	mov	r9, r0
 80059fe:	428b      	cmp	r3, r1
 8005a00:	d894      	bhi.n	800592c <_strtod_l+0x434>
 8005a02:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005a06:	428b      	cmp	r3, r1
 8005a08:	bf86      	itte	hi
 8005a0a:	f04f 39ff 	movhi.w	r9, #4294967295
 8005a0e:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 8005aac <_strtod_l+0x5b4>
 8005a12:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 8005a16:	2300      	movs	r3, #0
 8005a18:	9305      	str	r3, [sp, #20]
 8005a1a:	e07b      	b.n	8005b14 <_strtod_l+0x61c>
 8005a1c:	f018 0f01 	tst.w	r8, #1
 8005a20:	d006      	beq.n	8005a30 <_strtod_l+0x538>
 8005a22:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8005a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a2a:	f7fa fd55 	bl	80004d8 <__aeabi_dmul>
 8005a2e:	2301      	movs	r3, #1
 8005a30:	3501      	adds	r5, #1
 8005a32:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005a36:	e7cc      	b.n	80059d2 <_strtod_l+0x4da>
 8005a38:	d0ed      	beq.n	8005a16 <_strtod_l+0x51e>
 8005a3a:	f1c8 0800 	rsb	r8, r8, #0
 8005a3e:	f018 020f 	ands.w	r2, r8, #15
 8005a42:	d00a      	beq.n	8005a5a <_strtod_l+0x562>
 8005a44:	4b14      	ldr	r3, [pc, #80]	; (8005a98 <_strtod_l+0x5a0>)
 8005a46:	4648      	mov	r0, r9
 8005a48:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a4c:	4651      	mov	r1, sl
 8005a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a52:	f7fa fe6b 	bl	800072c <__aeabi_ddiv>
 8005a56:	4681      	mov	r9, r0
 8005a58:	468a      	mov	sl, r1
 8005a5a:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005a5e:	d0da      	beq.n	8005a16 <_strtod_l+0x51e>
 8005a60:	f1b8 0f1f 	cmp.w	r8, #31
 8005a64:	dd24      	ble.n	8005ab0 <_strtod_l+0x5b8>
 8005a66:	f04f 0800 	mov.w	r8, #0
 8005a6a:	f8cd 8010 	str.w	r8, [sp, #16]
 8005a6e:	f8cd 8020 	str.w	r8, [sp, #32]
 8005a72:	f8cd 8018 	str.w	r8, [sp, #24]
 8005a76:	2322      	movs	r3, #34	; 0x22
 8005a78:	f04f 0900 	mov.w	r9, #0
 8005a7c:	f04f 0a00 	mov.w	sl, #0
 8005a80:	f8cb 3000 	str.w	r3, [fp]
 8005a84:	e761      	b.n	800594a <_strtod_l+0x452>
 8005a86:	bf00      	nop
 8005a88:	0800b5b1 	.word	0x0800b5b1
 8005a8c:	0800b660 	.word	0x0800b660
 8005a90:	0800b5b9 	.word	0x0800b5b9
 8005a94:	0800b5f8 	.word	0x0800b5f8
 8005a98:	0800b700 	.word	0x0800b700
 8005a9c:	0800b6d8 	.word	0x0800b6d8
 8005aa0:	7ff00000 	.word	0x7ff00000
 8005aa4:	7ca00000 	.word	0x7ca00000
 8005aa8:	fff80000 	.word	0xfff80000
 8005aac:	7fefffff 	.word	0x7fefffff
 8005ab0:	f018 0310 	ands.w	r3, r8, #16
 8005ab4:	bf18      	it	ne
 8005ab6:	236a      	movne	r3, #106	; 0x6a
 8005ab8:	4648      	mov	r0, r9
 8005aba:	9305      	str	r3, [sp, #20]
 8005abc:	4651      	mov	r1, sl
 8005abe:	2300      	movs	r3, #0
 8005ac0:	4da1      	ldr	r5, [pc, #644]	; (8005d48 <_strtod_l+0x850>)
 8005ac2:	f1b8 0f00 	cmp.w	r8, #0
 8005ac6:	f300 8113 	bgt.w	8005cf0 <_strtod_l+0x7f8>
 8005aca:	b10b      	cbz	r3, 8005ad0 <_strtod_l+0x5d8>
 8005acc:	4681      	mov	r9, r0
 8005ace:	468a      	mov	sl, r1
 8005ad0:	9b05      	ldr	r3, [sp, #20]
 8005ad2:	b1bb      	cbz	r3, 8005b04 <_strtod_l+0x60c>
 8005ad4:	f3ca 530a 	ubfx	r3, sl, #20, #11
 8005ad8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	4651      	mov	r1, sl
 8005ae0:	dd10      	ble.n	8005b04 <_strtod_l+0x60c>
 8005ae2:	2b1f      	cmp	r3, #31
 8005ae4:	f340 8110 	ble.w	8005d08 <_strtod_l+0x810>
 8005ae8:	2b34      	cmp	r3, #52	; 0x34
 8005aea:	bfd8      	it	le
 8005aec:	f04f 32ff 	movle.w	r2, #4294967295
 8005af0:	f04f 0900 	mov.w	r9, #0
 8005af4:	bfcf      	iteee	gt
 8005af6:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 8005afa:	3b20      	suble	r3, #32
 8005afc:	fa02 f303 	lslle.w	r3, r2, r3
 8005b00:	ea03 0a01 	andle.w	sl, r3, r1
 8005b04:	2200      	movs	r2, #0
 8005b06:	2300      	movs	r3, #0
 8005b08:	4648      	mov	r0, r9
 8005b0a:	4651      	mov	r1, sl
 8005b0c:	f7fa ff4c 	bl	80009a8 <__aeabi_dcmpeq>
 8005b10:	2800      	cmp	r0, #0
 8005b12:	d1a8      	bne.n	8005a66 <_strtod_l+0x56e>
 8005b14:	9b06      	ldr	r3, [sp, #24]
 8005b16:	9a04      	ldr	r2, [sp, #16]
 8005b18:	9300      	str	r3, [sp, #0]
 8005b1a:	9908      	ldr	r1, [sp, #32]
 8005b1c:	4623      	mov	r3, r4
 8005b1e:	4658      	mov	r0, fp
 8005b20:	f001 fefe 	bl	8007920 <__s2b>
 8005b24:	9008      	str	r0, [sp, #32]
 8005b26:	2800      	cmp	r0, #0
 8005b28:	f43f af00 	beq.w	800592c <_strtod_l+0x434>
 8005b2c:	9a07      	ldr	r2, [sp, #28]
 8005b2e:	9b07      	ldr	r3, [sp, #28]
 8005b30:	2a00      	cmp	r2, #0
 8005b32:	f1c3 0300 	rsb	r3, r3, #0
 8005b36:	bfa8      	it	ge
 8005b38:	2300      	movge	r3, #0
 8005b3a:	f04f 0800 	mov.w	r8, #0
 8005b3e:	930e      	str	r3, [sp, #56]	; 0x38
 8005b40:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005b44:	9316      	str	r3, [sp, #88]	; 0x58
 8005b46:	f8cd 8010 	str.w	r8, [sp, #16]
 8005b4a:	9b08      	ldr	r3, [sp, #32]
 8005b4c:	4658      	mov	r0, fp
 8005b4e:	6859      	ldr	r1, [r3, #4]
 8005b50:	f001 fe60 	bl	8007814 <_Balloc>
 8005b54:	9006      	str	r0, [sp, #24]
 8005b56:	2800      	cmp	r0, #0
 8005b58:	f43f aef0 	beq.w	800593c <_strtod_l+0x444>
 8005b5c:	9b08      	ldr	r3, [sp, #32]
 8005b5e:	300c      	adds	r0, #12
 8005b60:	691a      	ldr	r2, [r3, #16]
 8005b62:	f103 010c 	add.w	r1, r3, #12
 8005b66:	3202      	adds	r2, #2
 8005b68:	0092      	lsls	r2, r2, #2
 8005b6a:	f7fe fd9b 	bl	80046a4 <memcpy>
 8005b6e:	ab1e      	add	r3, sp, #120	; 0x78
 8005b70:	9301      	str	r3, [sp, #4]
 8005b72:	ab1d      	add	r3, sp, #116	; 0x74
 8005b74:	9300      	str	r3, [sp, #0]
 8005b76:	464a      	mov	r2, r9
 8005b78:	4653      	mov	r3, sl
 8005b7a:	4658      	mov	r0, fp
 8005b7c:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 8005b80:	f002 f988 	bl	8007e94 <__d2b>
 8005b84:	901c      	str	r0, [sp, #112]	; 0x70
 8005b86:	2800      	cmp	r0, #0
 8005b88:	f43f aed8 	beq.w	800593c <_strtod_l+0x444>
 8005b8c:	2101      	movs	r1, #1
 8005b8e:	4658      	mov	r0, fp
 8005b90:	f001 ff52 	bl	8007a38 <__i2b>
 8005b94:	9004      	str	r0, [sp, #16]
 8005b96:	4603      	mov	r3, r0
 8005b98:	2800      	cmp	r0, #0
 8005b9a:	f43f aecf 	beq.w	800593c <_strtod_l+0x444>
 8005b9e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8005ba0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005ba2:	2d00      	cmp	r5, #0
 8005ba4:	bfab      	itete	ge
 8005ba6:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8005ba8:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8005baa:	18ee      	addge	r6, r5, r3
 8005bac:	1b5c      	sublt	r4, r3, r5
 8005bae:	9b05      	ldr	r3, [sp, #20]
 8005bb0:	bfa8      	it	ge
 8005bb2:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8005bb4:	eba5 0503 	sub.w	r5, r5, r3
 8005bb8:	4415      	add	r5, r2
 8005bba:	4b64      	ldr	r3, [pc, #400]	; (8005d4c <_strtod_l+0x854>)
 8005bbc:	f105 35ff 	add.w	r5, r5, #4294967295
 8005bc0:	bfb8      	it	lt
 8005bc2:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8005bc4:	429d      	cmp	r5, r3
 8005bc6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005bca:	f280 80af 	bge.w	8005d2c <_strtod_l+0x834>
 8005bce:	1b5b      	subs	r3, r3, r5
 8005bd0:	2b1f      	cmp	r3, #31
 8005bd2:	eba2 0203 	sub.w	r2, r2, r3
 8005bd6:	f04f 0701 	mov.w	r7, #1
 8005bda:	f300 809c 	bgt.w	8005d16 <_strtod_l+0x81e>
 8005bde:	2500      	movs	r5, #0
 8005be0:	fa07 f303 	lsl.w	r3, r7, r3
 8005be4:	930f      	str	r3, [sp, #60]	; 0x3c
 8005be6:	18b7      	adds	r7, r6, r2
 8005be8:	9b05      	ldr	r3, [sp, #20]
 8005bea:	42be      	cmp	r6, r7
 8005bec:	4414      	add	r4, r2
 8005bee:	441c      	add	r4, r3
 8005bf0:	4633      	mov	r3, r6
 8005bf2:	bfa8      	it	ge
 8005bf4:	463b      	movge	r3, r7
 8005bf6:	42a3      	cmp	r3, r4
 8005bf8:	bfa8      	it	ge
 8005bfa:	4623      	movge	r3, r4
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	bfc2      	ittt	gt
 8005c00:	1aff      	subgt	r7, r7, r3
 8005c02:	1ae4      	subgt	r4, r4, r3
 8005c04:	1af6      	subgt	r6, r6, r3
 8005c06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c08:	b1bb      	cbz	r3, 8005c3a <_strtod_l+0x742>
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	9904      	ldr	r1, [sp, #16]
 8005c0e:	4658      	mov	r0, fp
 8005c10:	f001 ffb0 	bl	8007b74 <__pow5mult>
 8005c14:	9004      	str	r0, [sp, #16]
 8005c16:	2800      	cmp	r0, #0
 8005c18:	f43f ae90 	beq.w	800593c <_strtod_l+0x444>
 8005c1c:	4601      	mov	r1, r0
 8005c1e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005c20:	4658      	mov	r0, fp
 8005c22:	f001 ff12 	bl	8007a4a <__multiply>
 8005c26:	9009      	str	r0, [sp, #36]	; 0x24
 8005c28:	2800      	cmp	r0, #0
 8005c2a:	f43f ae87 	beq.w	800593c <_strtod_l+0x444>
 8005c2e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005c30:	4658      	mov	r0, fp
 8005c32:	f001 fe23 	bl	800787c <_Bfree>
 8005c36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c38:	931c      	str	r3, [sp, #112]	; 0x70
 8005c3a:	2f00      	cmp	r7, #0
 8005c3c:	dc7a      	bgt.n	8005d34 <_strtod_l+0x83c>
 8005c3e:	9b07      	ldr	r3, [sp, #28]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	dd08      	ble.n	8005c56 <_strtod_l+0x75e>
 8005c44:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005c46:	9906      	ldr	r1, [sp, #24]
 8005c48:	4658      	mov	r0, fp
 8005c4a:	f001 ff93 	bl	8007b74 <__pow5mult>
 8005c4e:	9006      	str	r0, [sp, #24]
 8005c50:	2800      	cmp	r0, #0
 8005c52:	f43f ae73 	beq.w	800593c <_strtod_l+0x444>
 8005c56:	2c00      	cmp	r4, #0
 8005c58:	dd08      	ble.n	8005c6c <_strtod_l+0x774>
 8005c5a:	4622      	mov	r2, r4
 8005c5c:	9906      	ldr	r1, [sp, #24]
 8005c5e:	4658      	mov	r0, fp
 8005c60:	f001 ffd6 	bl	8007c10 <__lshift>
 8005c64:	9006      	str	r0, [sp, #24]
 8005c66:	2800      	cmp	r0, #0
 8005c68:	f43f ae68 	beq.w	800593c <_strtod_l+0x444>
 8005c6c:	2e00      	cmp	r6, #0
 8005c6e:	dd08      	ble.n	8005c82 <_strtod_l+0x78a>
 8005c70:	4632      	mov	r2, r6
 8005c72:	9904      	ldr	r1, [sp, #16]
 8005c74:	4658      	mov	r0, fp
 8005c76:	f001 ffcb 	bl	8007c10 <__lshift>
 8005c7a:	9004      	str	r0, [sp, #16]
 8005c7c:	2800      	cmp	r0, #0
 8005c7e:	f43f ae5d 	beq.w	800593c <_strtod_l+0x444>
 8005c82:	9a06      	ldr	r2, [sp, #24]
 8005c84:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005c86:	4658      	mov	r0, fp
 8005c88:	f002 f830 	bl	8007cec <__mdiff>
 8005c8c:	4680      	mov	r8, r0
 8005c8e:	2800      	cmp	r0, #0
 8005c90:	f43f ae54 	beq.w	800593c <_strtod_l+0x444>
 8005c94:	2400      	movs	r4, #0
 8005c96:	68c3      	ldr	r3, [r0, #12]
 8005c98:	9904      	ldr	r1, [sp, #16]
 8005c9a:	60c4      	str	r4, [r0, #12]
 8005c9c:	930c      	str	r3, [sp, #48]	; 0x30
 8005c9e:	f002 f80b 	bl	8007cb8 <__mcmp>
 8005ca2:	42a0      	cmp	r0, r4
 8005ca4:	da54      	bge.n	8005d50 <_strtod_l+0x858>
 8005ca6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ca8:	b9f3      	cbnz	r3, 8005ce8 <_strtod_l+0x7f0>
 8005caa:	f1b9 0f00 	cmp.w	r9, #0
 8005cae:	d11b      	bne.n	8005ce8 <_strtod_l+0x7f0>
 8005cb0:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8005cb4:	b9c3      	cbnz	r3, 8005ce8 <_strtod_l+0x7f0>
 8005cb6:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005cba:	0d1b      	lsrs	r3, r3, #20
 8005cbc:	051b      	lsls	r3, r3, #20
 8005cbe:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005cc2:	d911      	bls.n	8005ce8 <_strtod_l+0x7f0>
 8005cc4:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8005cc8:	b91b      	cbnz	r3, 8005cd2 <_strtod_l+0x7da>
 8005cca:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	dd0a      	ble.n	8005ce8 <_strtod_l+0x7f0>
 8005cd2:	4641      	mov	r1, r8
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	4658      	mov	r0, fp
 8005cd8:	f001 ff9a 	bl	8007c10 <__lshift>
 8005cdc:	9904      	ldr	r1, [sp, #16]
 8005cde:	4680      	mov	r8, r0
 8005ce0:	f001 ffea 	bl	8007cb8 <__mcmp>
 8005ce4:	2800      	cmp	r0, #0
 8005ce6:	dc68      	bgt.n	8005dba <_strtod_l+0x8c2>
 8005ce8:	9b05      	ldr	r3, [sp, #20]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d172      	bne.n	8005dd4 <_strtod_l+0x8dc>
 8005cee:	e630      	b.n	8005952 <_strtod_l+0x45a>
 8005cf0:	f018 0f01 	tst.w	r8, #1
 8005cf4:	d004      	beq.n	8005d00 <_strtod_l+0x808>
 8005cf6:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005cfa:	f7fa fbed 	bl	80004d8 <__aeabi_dmul>
 8005cfe:	2301      	movs	r3, #1
 8005d00:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005d04:	3508      	adds	r5, #8
 8005d06:	e6dc      	b.n	8005ac2 <_strtod_l+0x5ca>
 8005d08:	f04f 32ff 	mov.w	r2, #4294967295
 8005d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d10:	ea03 0909 	and.w	r9, r3, r9
 8005d14:	e6f6      	b.n	8005b04 <_strtod_l+0x60c>
 8005d16:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8005d1a:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8005d1e:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8005d22:	35e2      	adds	r5, #226	; 0xe2
 8005d24:	fa07 f505 	lsl.w	r5, r7, r5
 8005d28:	970f      	str	r7, [sp, #60]	; 0x3c
 8005d2a:	e75c      	b.n	8005be6 <_strtod_l+0x6ee>
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	2500      	movs	r5, #0
 8005d30:	930f      	str	r3, [sp, #60]	; 0x3c
 8005d32:	e758      	b.n	8005be6 <_strtod_l+0x6ee>
 8005d34:	463a      	mov	r2, r7
 8005d36:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005d38:	4658      	mov	r0, fp
 8005d3a:	f001 ff69 	bl	8007c10 <__lshift>
 8005d3e:	901c      	str	r0, [sp, #112]	; 0x70
 8005d40:	2800      	cmp	r0, #0
 8005d42:	f47f af7c 	bne.w	8005c3e <_strtod_l+0x746>
 8005d46:	e5f9      	b.n	800593c <_strtod_l+0x444>
 8005d48:	0800b610 	.word	0x0800b610
 8005d4c:	fffffc02 	.word	0xfffffc02
 8005d50:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8005d54:	f040 8089 	bne.w	8005e6a <_strtod_l+0x972>
 8005d58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005d5a:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8005d5e:	b342      	cbz	r2, 8005db2 <_strtod_l+0x8ba>
 8005d60:	4aaf      	ldr	r2, [pc, #700]	; (8006020 <_strtod_l+0xb28>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d156      	bne.n	8005e14 <_strtod_l+0x91c>
 8005d66:	9b05      	ldr	r3, [sp, #20]
 8005d68:	4648      	mov	r0, r9
 8005d6a:	b1eb      	cbz	r3, 8005da8 <_strtod_l+0x8b0>
 8005d6c:	4653      	mov	r3, sl
 8005d6e:	4aad      	ldr	r2, [pc, #692]	; (8006024 <_strtod_l+0xb2c>)
 8005d70:	f04f 31ff 	mov.w	r1, #4294967295
 8005d74:	401a      	ands	r2, r3
 8005d76:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8005d7a:	d818      	bhi.n	8005dae <_strtod_l+0x8b6>
 8005d7c:	0d12      	lsrs	r2, r2, #20
 8005d7e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005d82:	fa01 f303 	lsl.w	r3, r1, r3
 8005d86:	4298      	cmp	r0, r3
 8005d88:	d144      	bne.n	8005e14 <_strtod_l+0x91c>
 8005d8a:	4ba7      	ldr	r3, [pc, #668]	; (8006028 <_strtod_l+0xb30>)
 8005d8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d8e:	429a      	cmp	r2, r3
 8005d90:	d102      	bne.n	8005d98 <_strtod_l+0x8a0>
 8005d92:	3001      	adds	r0, #1
 8005d94:	f43f add2 	beq.w	800593c <_strtod_l+0x444>
 8005d98:	4ba2      	ldr	r3, [pc, #648]	; (8006024 <_strtod_l+0xb2c>)
 8005d9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d9c:	f04f 0900 	mov.w	r9, #0
 8005da0:	401a      	ands	r2, r3
 8005da2:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 8005da6:	e79f      	b.n	8005ce8 <_strtod_l+0x7f0>
 8005da8:	f04f 33ff 	mov.w	r3, #4294967295
 8005dac:	e7eb      	b.n	8005d86 <_strtod_l+0x88e>
 8005dae:	460b      	mov	r3, r1
 8005db0:	e7e9      	b.n	8005d86 <_strtod_l+0x88e>
 8005db2:	bb7b      	cbnz	r3, 8005e14 <_strtod_l+0x91c>
 8005db4:	f1b9 0f00 	cmp.w	r9, #0
 8005db8:	d12c      	bne.n	8005e14 <_strtod_l+0x91c>
 8005dba:	9905      	ldr	r1, [sp, #20]
 8005dbc:	4653      	mov	r3, sl
 8005dbe:	4a99      	ldr	r2, [pc, #612]	; (8006024 <_strtod_l+0xb2c>)
 8005dc0:	b1f1      	cbz	r1, 8005e00 <_strtod_l+0x908>
 8005dc2:	ea02 010a 	and.w	r1, r2, sl
 8005dc6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005dca:	dc19      	bgt.n	8005e00 <_strtod_l+0x908>
 8005dcc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005dd0:	f77f ae51 	ble.w	8005a76 <_strtod_l+0x57e>
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	4a95      	ldr	r2, [pc, #596]	; (800602c <_strtod_l+0xb34>)
 8005dd8:	4648      	mov	r0, r9
 8005dda:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8005dde:	4651      	mov	r1, sl
 8005de0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005de4:	f7fa fb78 	bl	80004d8 <__aeabi_dmul>
 8005de8:	4681      	mov	r9, r0
 8005dea:	468a      	mov	sl, r1
 8005dec:	2900      	cmp	r1, #0
 8005dee:	f47f adb0 	bne.w	8005952 <_strtod_l+0x45a>
 8005df2:	2800      	cmp	r0, #0
 8005df4:	f47f adad 	bne.w	8005952 <_strtod_l+0x45a>
 8005df8:	2322      	movs	r3, #34	; 0x22
 8005dfa:	f8cb 3000 	str.w	r3, [fp]
 8005dfe:	e5a8      	b.n	8005952 <_strtod_l+0x45a>
 8005e00:	4013      	ands	r3, r2
 8005e02:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005e06:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 8005e0a:	f04f 39ff 	mov.w	r9, #4294967295
 8005e0e:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 8005e12:	e769      	b.n	8005ce8 <_strtod_l+0x7f0>
 8005e14:	b19d      	cbz	r5, 8005e3e <_strtod_l+0x946>
 8005e16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e18:	421d      	tst	r5, r3
 8005e1a:	f43f af65 	beq.w	8005ce8 <_strtod_l+0x7f0>
 8005e1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e20:	9a05      	ldr	r2, [sp, #20]
 8005e22:	4648      	mov	r0, r9
 8005e24:	4651      	mov	r1, sl
 8005e26:	b173      	cbz	r3, 8005e46 <_strtod_l+0x94e>
 8005e28:	f7ff fb43 	bl	80054b2 <sulp>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	460b      	mov	r3, r1
 8005e30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005e34:	f7fa f99a 	bl	800016c <__adddf3>
 8005e38:	4681      	mov	r9, r0
 8005e3a:	468a      	mov	sl, r1
 8005e3c:	e754      	b.n	8005ce8 <_strtod_l+0x7f0>
 8005e3e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e40:	ea13 0f09 	tst.w	r3, r9
 8005e44:	e7e9      	b.n	8005e1a <_strtod_l+0x922>
 8005e46:	f7ff fb34 	bl	80054b2 <sulp>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005e52:	f7fa f989 	bl	8000168 <__aeabi_dsub>
 8005e56:	2200      	movs	r2, #0
 8005e58:	2300      	movs	r3, #0
 8005e5a:	4681      	mov	r9, r0
 8005e5c:	468a      	mov	sl, r1
 8005e5e:	f7fa fda3 	bl	80009a8 <__aeabi_dcmpeq>
 8005e62:	2800      	cmp	r0, #0
 8005e64:	f47f ae07 	bne.w	8005a76 <_strtod_l+0x57e>
 8005e68:	e73e      	b.n	8005ce8 <_strtod_l+0x7f0>
 8005e6a:	9904      	ldr	r1, [sp, #16]
 8005e6c:	4640      	mov	r0, r8
 8005e6e:	f002 f860 	bl	8007f32 <__ratio>
 8005e72:	2200      	movs	r2, #0
 8005e74:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005e78:	4606      	mov	r6, r0
 8005e7a:	460f      	mov	r7, r1
 8005e7c:	f7fa fda8 	bl	80009d0 <__aeabi_dcmple>
 8005e80:	2800      	cmp	r0, #0
 8005e82:	d075      	beq.n	8005f70 <_strtod_l+0xa78>
 8005e84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d047      	beq.n	8005f1a <_strtod_l+0xa22>
 8005e8a:	2600      	movs	r6, #0
 8005e8c:	4f68      	ldr	r7, [pc, #416]	; (8006030 <_strtod_l+0xb38>)
 8005e8e:	4d68      	ldr	r5, [pc, #416]	; (8006030 <_strtod_l+0xb38>)
 8005e90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e92:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e96:	0d1b      	lsrs	r3, r3, #20
 8005e98:	051b      	lsls	r3, r3, #20
 8005e9a:	930f      	str	r3, [sp, #60]	; 0x3c
 8005e9c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005e9e:	4b65      	ldr	r3, [pc, #404]	; (8006034 <_strtod_l+0xb3c>)
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	f040 80cf 	bne.w	8006044 <_strtod_l+0xb4c>
 8005ea6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005eaa:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8005eae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005eb0:	4648      	mov	r0, r9
 8005eb2:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 8005eb6:	4651      	mov	r1, sl
 8005eb8:	f001 ff76 	bl	8007da8 <__ulp>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	460b      	mov	r3, r1
 8005ec0:	4630      	mov	r0, r6
 8005ec2:	4639      	mov	r1, r7
 8005ec4:	f7fa fb08 	bl	80004d8 <__aeabi_dmul>
 8005ec8:	464a      	mov	r2, r9
 8005eca:	4653      	mov	r3, sl
 8005ecc:	f7fa f94e 	bl	800016c <__adddf3>
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	4954      	ldr	r1, [pc, #336]	; (8006024 <_strtod_l+0xb2c>)
 8005ed4:	4a58      	ldr	r2, [pc, #352]	; (8006038 <_strtod_l+0xb40>)
 8005ed6:	4019      	ands	r1, r3
 8005ed8:	4291      	cmp	r1, r2
 8005eda:	4681      	mov	r9, r0
 8005edc:	d95e      	bls.n	8005f9c <_strtod_l+0xaa4>
 8005ede:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ee0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d103      	bne.n	8005ef0 <_strtod_l+0x9f8>
 8005ee8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eea:	3301      	adds	r3, #1
 8005eec:	f43f ad26 	beq.w	800593c <_strtod_l+0x444>
 8005ef0:	f04f 39ff 	mov.w	r9, #4294967295
 8005ef4:	f8df a130 	ldr.w	sl, [pc, #304]	; 8006028 <_strtod_l+0xb30>
 8005ef8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005efa:	4658      	mov	r0, fp
 8005efc:	f001 fcbe 	bl	800787c <_Bfree>
 8005f00:	9906      	ldr	r1, [sp, #24]
 8005f02:	4658      	mov	r0, fp
 8005f04:	f001 fcba 	bl	800787c <_Bfree>
 8005f08:	9904      	ldr	r1, [sp, #16]
 8005f0a:	4658      	mov	r0, fp
 8005f0c:	f001 fcb6 	bl	800787c <_Bfree>
 8005f10:	4641      	mov	r1, r8
 8005f12:	4658      	mov	r0, fp
 8005f14:	f001 fcb2 	bl	800787c <_Bfree>
 8005f18:	e617      	b.n	8005b4a <_strtod_l+0x652>
 8005f1a:	f1b9 0f00 	cmp.w	r9, #0
 8005f1e:	d119      	bne.n	8005f54 <_strtod_l+0xa5c>
 8005f20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f22:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f26:	b9e3      	cbnz	r3, 8005f62 <_strtod_l+0xa6a>
 8005f28:	2200      	movs	r2, #0
 8005f2a:	4b41      	ldr	r3, [pc, #260]	; (8006030 <_strtod_l+0xb38>)
 8005f2c:	4630      	mov	r0, r6
 8005f2e:	4639      	mov	r1, r7
 8005f30:	f7fa fd44 	bl	80009bc <__aeabi_dcmplt>
 8005f34:	b9c8      	cbnz	r0, 8005f6a <_strtod_l+0xa72>
 8005f36:	2200      	movs	r2, #0
 8005f38:	4b40      	ldr	r3, [pc, #256]	; (800603c <_strtod_l+0xb44>)
 8005f3a:	4630      	mov	r0, r6
 8005f3c:	4639      	mov	r1, r7
 8005f3e:	f7fa facb 	bl	80004d8 <__aeabi_dmul>
 8005f42:	4604      	mov	r4, r0
 8005f44:	460d      	mov	r5, r1
 8005f46:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005f4a:	9418      	str	r4, [sp, #96]	; 0x60
 8005f4c:	9319      	str	r3, [sp, #100]	; 0x64
 8005f4e:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8005f52:	e79d      	b.n	8005e90 <_strtod_l+0x998>
 8005f54:	f1b9 0f01 	cmp.w	r9, #1
 8005f58:	d103      	bne.n	8005f62 <_strtod_l+0xa6a>
 8005f5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	f43f ad8a 	beq.w	8005a76 <_strtod_l+0x57e>
 8005f62:	2600      	movs	r6, #0
 8005f64:	4f36      	ldr	r7, [pc, #216]	; (8006040 <_strtod_l+0xb48>)
 8005f66:	2400      	movs	r4, #0
 8005f68:	e791      	b.n	8005e8e <_strtod_l+0x996>
 8005f6a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005f6c:	4d33      	ldr	r5, [pc, #204]	; (800603c <_strtod_l+0xb44>)
 8005f6e:	e7ea      	b.n	8005f46 <_strtod_l+0xa4e>
 8005f70:	4b32      	ldr	r3, [pc, #200]	; (800603c <_strtod_l+0xb44>)
 8005f72:	2200      	movs	r2, #0
 8005f74:	4630      	mov	r0, r6
 8005f76:	4639      	mov	r1, r7
 8005f78:	f7fa faae 	bl	80004d8 <__aeabi_dmul>
 8005f7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f7e:	4604      	mov	r4, r0
 8005f80:	460d      	mov	r5, r1
 8005f82:	b933      	cbnz	r3, 8005f92 <_strtod_l+0xa9a>
 8005f84:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f88:	9010      	str	r0, [sp, #64]	; 0x40
 8005f8a:	9311      	str	r3, [sp, #68]	; 0x44
 8005f8c:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005f90:	e77e      	b.n	8005e90 <_strtod_l+0x998>
 8005f92:	4602      	mov	r2, r0
 8005f94:	460b      	mov	r3, r1
 8005f96:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005f9a:	e7f7      	b.n	8005f8c <_strtod_l+0xa94>
 8005f9c:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 8005fa0:	9b05      	ldr	r3, [sp, #20]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d1a8      	bne.n	8005ef8 <_strtod_l+0xa00>
 8005fa6:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005faa:	0d1b      	lsrs	r3, r3, #20
 8005fac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005fae:	051b      	lsls	r3, r3, #20
 8005fb0:	429a      	cmp	r2, r3
 8005fb2:	4656      	mov	r6, sl
 8005fb4:	d1a0      	bne.n	8005ef8 <_strtod_l+0xa00>
 8005fb6:	4629      	mov	r1, r5
 8005fb8:	4620      	mov	r0, r4
 8005fba:	f7fa fd3d 	bl	8000a38 <__aeabi_d2iz>
 8005fbe:	f7fa fa21 	bl	8000404 <__aeabi_i2d>
 8005fc2:	460b      	mov	r3, r1
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	4629      	mov	r1, r5
 8005fc8:	4620      	mov	r0, r4
 8005fca:	f7fa f8cd 	bl	8000168 <__aeabi_dsub>
 8005fce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005fd0:	4604      	mov	r4, r0
 8005fd2:	460d      	mov	r5, r1
 8005fd4:	b933      	cbnz	r3, 8005fe4 <_strtod_l+0xaec>
 8005fd6:	f1b9 0f00 	cmp.w	r9, #0
 8005fda:	d103      	bne.n	8005fe4 <_strtod_l+0xaec>
 8005fdc:	f3ca 0613 	ubfx	r6, sl, #0, #20
 8005fe0:	2e00      	cmp	r6, #0
 8005fe2:	d06a      	beq.n	80060ba <_strtod_l+0xbc2>
 8005fe4:	a30a      	add	r3, pc, #40	; (adr r3, 8006010 <_strtod_l+0xb18>)
 8005fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fea:	4620      	mov	r0, r4
 8005fec:	4629      	mov	r1, r5
 8005fee:	f7fa fce5 	bl	80009bc <__aeabi_dcmplt>
 8005ff2:	2800      	cmp	r0, #0
 8005ff4:	f47f acad 	bne.w	8005952 <_strtod_l+0x45a>
 8005ff8:	a307      	add	r3, pc, #28	; (adr r3, 8006018 <_strtod_l+0xb20>)
 8005ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ffe:	4620      	mov	r0, r4
 8006000:	4629      	mov	r1, r5
 8006002:	f7fa fcf9 	bl	80009f8 <__aeabi_dcmpgt>
 8006006:	2800      	cmp	r0, #0
 8006008:	f43f af76 	beq.w	8005ef8 <_strtod_l+0xa00>
 800600c:	e4a1      	b.n	8005952 <_strtod_l+0x45a>
 800600e:	bf00      	nop
 8006010:	94a03595 	.word	0x94a03595
 8006014:	3fdfffff 	.word	0x3fdfffff
 8006018:	35afe535 	.word	0x35afe535
 800601c:	3fe00000 	.word	0x3fe00000
 8006020:	000fffff 	.word	0x000fffff
 8006024:	7ff00000 	.word	0x7ff00000
 8006028:	7fefffff 	.word	0x7fefffff
 800602c:	39500000 	.word	0x39500000
 8006030:	3ff00000 	.word	0x3ff00000
 8006034:	7fe00000 	.word	0x7fe00000
 8006038:	7c9fffff 	.word	0x7c9fffff
 800603c:	3fe00000 	.word	0x3fe00000
 8006040:	bff00000 	.word	0xbff00000
 8006044:	9b05      	ldr	r3, [sp, #20]
 8006046:	b313      	cbz	r3, 800608e <_strtod_l+0xb96>
 8006048:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800604a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800604e:	d81e      	bhi.n	800608e <_strtod_l+0xb96>
 8006050:	a325      	add	r3, pc, #148	; (adr r3, 80060e8 <_strtod_l+0xbf0>)
 8006052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006056:	4620      	mov	r0, r4
 8006058:	4629      	mov	r1, r5
 800605a:	f7fa fcb9 	bl	80009d0 <__aeabi_dcmple>
 800605e:	b190      	cbz	r0, 8006086 <_strtod_l+0xb8e>
 8006060:	4629      	mov	r1, r5
 8006062:	4620      	mov	r0, r4
 8006064:	f7fa fd10 	bl	8000a88 <__aeabi_d2uiz>
 8006068:	2800      	cmp	r0, #0
 800606a:	bf08      	it	eq
 800606c:	2001      	moveq	r0, #1
 800606e:	f7fa f9b9 	bl	80003e4 <__aeabi_ui2d>
 8006072:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006074:	4604      	mov	r4, r0
 8006076:	460d      	mov	r5, r1
 8006078:	b9d3      	cbnz	r3, 80060b0 <_strtod_l+0xbb8>
 800607a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800607e:	9012      	str	r0, [sp, #72]	; 0x48
 8006080:	9313      	str	r3, [sp, #76]	; 0x4c
 8006082:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8006086:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006088:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800608c:	1a9f      	subs	r7, r3, r2
 800608e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006092:	f001 fe89 	bl	8007da8 <__ulp>
 8006096:	4602      	mov	r2, r0
 8006098:	460b      	mov	r3, r1
 800609a:	4630      	mov	r0, r6
 800609c:	4639      	mov	r1, r7
 800609e:	f7fa fa1b 	bl	80004d8 <__aeabi_dmul>
 80060a2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80060a6:	f7fa f861 	bl	800016c <__adddf3>
 80060aa:	4681      	mov	r9, r0
 80060ac:	468a      	mov	sl, r1
 80060ae:	e777      	b.n	8005fa0 <_strtod_l+0xaa8>
 80060b0:	4602      	mov	r2, r0
 80060b2:	460b      	mov	r3, r1
 80060b4:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 80060b8:	e7e3      	b.n	8006082 <_strtod_l+0xb8a>
 80060ba:	a30d      	add	r3, pc, #52	; (adr r3, 80060f0 <_strtod_l+0xbf8>)
 80060bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c0:	f7fa fc7c 	bl	80009bc <__aeabi_dcmplt>
 80060c4:	e79f      	b.n	8006006 <_strtod_l+0xb0e>
 80060c6:	2300      	movs	r3, #0
 80060c8:	930d      	str	r3, [sp, #52]	; 0x34
 80060ca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80060cc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80060ce:	6013      	str	r3, [r2, #0]
 80060d0:	f7ff ba55 	b.w	800557e <_strtod_l+0x86>
 80060d4:	2b65      	cmp	r3, #101	; 0x65
 80060d6:	f04f 0200 	mov.w	r2, #0
 80060da:	f43f ab42 	beq.w	8005762 <_strtod_l+0x26a>
 80060de:	2101      	movs	r1, #1
 80060e0:	4614      	mov	r4, r2
 80060e2:	9105      	str	r1, [sp, #20]
 80060e4:	f7ff babf 	b.w	8005666 <_strtod_l+0x16e>
 80060e8:	ffc00000 	.word	0xffc00000
 80060ec:	41dfffff 	.word	0x41dfffff
 80060f0:	94a03595 	.word	0x94a03595
 80060f4:	3fcfffff 	.word	0x3fcfffff

080060f8 <_strtod_r>:
 80060f8:	4b05      	ldr	r3, [pc, #20]	; (8006110 <_strtod_r+0x18>)
 80060fa:	b410      	push	{r4}
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4c05      	ldr	r4, [pc, #20]	; (8006114 <_strtod_r+0x1c>)
 8006100:	6a1b      	ldr	r3, [r3, #32]
 8006102:	2b00      	cmp	r3, #0
 8006104:	bf08      	it	eq
 8006106:	4623      	moveq	r3, r4
 8006108:	bc10      	pop	{r4}
 800610a:	f7ff b9f5 	b.w	80054f8 <_strtod_l>
 800610e:	bf00      	nop
 8006110:	20000024 	.word	0x20000024
 8006114:	20000088 	.word	0x20000088

08006118 <_strtol_l.isra.0>:
 8006118:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800611c:	4680      	mov	r8, r0
 800611e:	4689      	mov	r9, r1
 8006120:	4692      	mov	sl, r2
 8006122:	461e      	mov	r6, r3
 8006124:	460f      	mov	r7, r1
 8006126:	463d      	mov	r5, r7
 8006128:	9808      	ldr	r0, [sp, #32]
 800612a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800612e:	f001 fb15 	bl	800775c <__locale_ctype_ptr_l>
 8006132:	4420      	add	r0, r4
 8006134:	7843      	ldrb	r3, [r0, #1]
 8006136:	f013 0308 	ands.w	r3, r3, #8
 800613a:	d132      	bne.n	80061a2 <_strtol_l.isra.0+0x8a>
 800613c:	2c2d      	cmp	r4, #45	; 0x2d
 800613e:	d132      	bne.n	80061a6 <_strtol_l.isra.0+0x8e>
 8006140:	2201      	movs	r2, #1
 8006142:	787c      	ldrb	r4, [r7, #1]
 8006144:	1cbd      	adds	r5, r7, #2
 8006146:	2e00      	cmp	r6, #0
 8006148:	d05d      	beq.n	8006206 <_strtol_l.isra.0+0xee>
 800614a:	2e10      	cmp	r6, #16
 800614c:	d109      	bne.n	8006162 <_strtol_l.isra.0+0x4a>
 800614e:	2c30      	cmp	r4, #48	; 0x30
 8006150:	d107      	bne.n	8006162 <_strtol_l.isra.0+0x4a>
 8006152:	782b      	ldrb	r3, [r5, #0]
 8006154:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006158:	2b58      	cmp	r3, #88	; 0x58
 800615a:	d14f      	bne.n	80061fc <_strtol_l.isra.0+0xe4>
 800615c:	2610      	movs	r6, #16
 800615e:	786c      	ldrb	r4, [r5, #1]
 8006160:	3502      	adds	r5, #2
 8006162:	2a00      	cmp	r2, #0
 8006164:	bf14      	ite	ne
 8006166:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800616a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800616e:	2700      	movs	r7, #0
 8006170:	fbb1 fcf6 	udiv	ip, r1, r6
 8006174:	4638      	mov	r0, r7
 8006176:	fb06 1e1c 	mls	lr, r6, ip, r1
 800617a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800617e:	2b09      	cmp	r3, #9
 8006180:	d817      	bhi.n	80061b2 <_strtol_l.isra.0+0x9a>
 8006182:	461c      	mov	r4, r3
 8006184:	42a6      	cmp	r6, r4
 8006186:	dd23      	ble.n	80061d0 <_strtol_l.isra.0+0xb8>
 8006188:	1c7b      	adds	r3, r7, #1
 800618a:	d007      	beq.n	800619c <_strtol_l.isra.0+0x84>
 800618c:	4584      	cmp	ip, r0
 800618e:	d31c      	bcc.n	80061ca <_strtol_l.isra.0+0xb2>
 8006190:	d101      	bne.n	8006196 <_strtol_l.isra.0+0x7e>
 8006192:	45a6      	cmp	lr, r4
 8006194:	db19      	blt.n	80061ca <_strtol_l.isra.0+0xb2>
 8006196:	2701      	movs	r7, #1
 8006198:	fb00 4006 	mla	r0, r0, r6, r4
 800619c:	f815 4b01 	ldrb.w	r4, [r5], #1
 80061a0:	e7eb      	b.n	800617a <_strtol_l.isra.0+0x62>
 80061a2:	462f      	mov	r7, r5
 80061a4:	e7bf      	b.n	8006126 <_strtol_l.isra.0+0xe>
 80061a6:	2c2b      	cmp	r4, #43	; 0x2b
 80061a8:	bf04      	itt	eq
 80061aa:	1cbd      	addeq	r5, r7, #2
 80061ac:	787c      	ldrbeq	r4, [r7, #1]
 80061ae:	461a      	mov	r2, r3
 80061b0:	e7c9      	b.n	8006146 <_strtol_l.isra.0+0x2e>
 80061b2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80061b6:	2b19      	cmp	r3, #25
 80061b8:	d801      	bhi.n	80061be <_strtol_l.isra.0+0xa6>
 80061ba:	3c37      	subs	r4, #55	; 0x37
 80061bc:	e7e2      	b.n	8006184 <_strtol_l.isra.0+0x6c>
 80061be:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80061c2:	2b19      	cmp	r3, #25
 80061c4:	d804      	bhi.n	80061d0 <_strtol_l.isra.0+0xb8>
 80061c6:	3c57      	subs	r4, #87	; 0x57
 80061c8:	e7dc      	b.n	8006184 <_strtol_l.isra.0+0x6c>
 80061ca:	f04f 37ff 	mov.w	r7, #4294967295
 80061ce:	e7e5      	b.n	800619c <_strtol_l.isra.0+0x84>
 80061d0:	1c7b      	adds	r3, r7, #1
 80061d2:	d108      	bne.n	80061e6 <_strtol_l.isra.0+0xce>
 80061d4:	2322      	movs	r3, #34	; 0x22
 80061d6:	4608      	mov	r0, r1
 80061d8:	f8c8 3000 	str.w	r3, [r8]
 80061dc:	f1ba 0f00 	cmp.w	sl, #0
 80061e0:	d107      	bne.n	80061f2 <_strtol_l.isra.0+0xda>
 80061e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061e6:	b102      	cbz	r2, 80061ea <_strtol_l.isra.0+0xd2>
 80061e8:	4240      	negs	r0, r0
 80061ea:	f1ba 0f00 	cmp.w	sl, #0
 80061ee:	d0f8      	beq.n	80061e2 <_strtol_l.isra.0+0xca>
 80061f0:	b10f      	cbz	r7, 80061f6 <_strtol_l.isra.0+0xde>
 80061f2:	f105 39ff 	add.w	r9, r5, #4294967295
 80061f6:	f8ca 9000 	str.w	r9, [sl]
 80061fa:	e7f2      	b.n	80061e2 <_strtol_l.isra.0+0xca>
 80061fc:	2430      	movs	r4, #48	; 0x30
 80061fe:	2e00      	cmp	r6, #0
 8006200:	d1af      	bne.n	8006162 <_strtol_l.isra.0+0x4a>
 8006202:	2608      	movs	r6, #8
 8006204:	e7ad      	b.n	8006162 <_strtol_l.isra.0+0x4a>
 8006206:	2c30      	cmp	r4, #48	; 0x30
 8006208:	d0a3      	beq.n	8006152 <_strtol_l.isra.0+0x3a>
 800620a:	260a      	movs	r6, #10
 800620c:	e7a9      	b.n	8006162 <_strtol_l.isra.0+0x4a>
	...

08006210 <_strtol_r>:
 8006210:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006212:	4c06      	ldr	r4, [pc, #24]	; (800622c <_strtol_r+0x1c>)
 8006214:	4d06      	ldr	r5, [pc, #24]	; (8006230 <_strtol_r+0x20>)
 8006216:	6824      	ldr	r4, [r4, #0]
 8006218:	6a24      	ldr	r4, [r4, #32]
 800621a:	2c00      	cmp	r4, #0
 800621c:	bf08      	it	eq
 800621e:	462c      	moveq	r4, r5
 8006220:	9400      	str	r4, [sp, #0]
 8006222:	f7ff ff79 	bl	8006118 <_strtol_l.isra.0>
 8006226:	b003      	add	sp, #12
 8006228:	bd30      	pop	{r4, r5, pc}
 800622a:	bf00      	nop
 800622c:	20000024 	.word	0x20000024
 8006230:	20000088 	.word	0x20000088

08006234 <__utoa>:
 8006234:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006236:	b08b      	sub	sp, #44	; 0x2c
 8006238:	4605      	mov	r5, r0
 800623a:	460c      	mov	r4, r1
 800623c:	466e      	mov	r6, sp
 800623e:	4b1b      	ldr	r3, [pc, #108]	; (80062ac <__utoa+0x78>)
 8006240:	f103 0c20 	add.w	ip, r3, #32
 8006244:	4637      	mov	r7, r6
 8006246:	6818      	ldr	r0, [r3, #0]
 8006248:	6859      	ldr	r1, [r3, #4]
 800624a:	3308      	adds	r3, #8
 800624c:	c703      	stmia	r7!, {r0, r1}
 800624e:	4563      	cmp	r3, ip
 8006250:	463e      	mov	r6, r7
 8006252:	d1f7      	bne.n	8006244 <__utoa+0x10>
 8006254:	6818      	ldr	r0, [r3, #0]
 8006256:	791b      	ldrb	r3, [r3, #4]
 8006258:	6038      	str	r0, [r7, #0]
 800625a:	713b      	strb	r3, [r7, #4]
 800625c:	1e93      	subs	r3, r2, #2
 800625e:	2b22      	cmp	r3, #34	; 0x22
 8006260:	f04f 0300 	mov.w	r3, #0
 8006264:	d904      	bls.n	8006270 <__utoa+0x3c>
 8006266:	7023      	strb	r3, [r4, #0]
 8006268:	461c      	mov	r4, r3
 800626a:	4620      	mov	r0, r4
 800626c:	b00b      	add	sp, #44	; 0x2c
 800626e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006270:	1e66      	subs	r6, r4, #1
 8006272:	fbb5 f0f2 	udiv	r0, r5, r2
 8006276:	fb02 5510 	mls	r5, r2, r0, r5
 800627a:	af0a      	add	r7, sp, #40	; 0x28
 800627c:	443d      	add	r5, r7
 800627e:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 8006282:	1c59      	adds	r1, r3, #1
 8006284:	f806 5f01 	strb.w	r5, [r6, #1]!
 8006288:	4605      	mov	r5, r0
 800628a:	b968      	cbnz	r0, 80062a8 <__utoa+0x74>
 800628c:	4622      	mov	r2, r4
 800628e:	5460      	strb	r0, [r4, r1]
 8006290:	4423      	add	r3, r4
 8006292:	1b19      	subs	r1, r3, r4
 8006294:	1b10      	subs	r0, r2, r4
 8006296:	4281      	cmp	r1, r0
 8006298:	dde7      	ble.n	800626a <__utoa+0x36>
 800629a:	7811      	ldrb	r1, [r2, #0]
 800629c:	7818      	ldrb	r0, [r3, #0]
 800629e:	f802 0b01 	strb.w	r0, [r2], #1
 80062a2:	f803 1901 	strb.w	r1, [r3], #-1
 80062a6:	e7f4      	b.n	8006292 <__utoa+0x5e>
 80062a8:	460b      	mov	r3, r1
 80062aa:	e7e2      	b.n	8006272 <__utoa+0x3e>
 80062ac:	0800b638 	.word	0x0800b638

080062b0 <_write_r>:
 80062b0:	b538      	push	{r3, r4, r5, lr}
 80062b2:	4605      	mov	r5, r0
 80062b4:	4608      	mov	r0, r1
 80062b6:	4611      	mov	r1, r2
 80062b8:	2200      	movs	r2, #0
 80062ba:	4c05      	ldr	r4, [pc, #20]	; (80062d0 <_write_r+0x20>)
 80062bc:	6022      	str	r2, [r4, #0]
 80062be:	461a      	mov	r2, r3
 80062c0:	f7fd fac2 	bl	8003848 <_write>
 80062c4:	1c43      	adds	r3, r0, #1
 80062c6:	d102      	bne.n	80062ce <_write_r+0x1e>
 80062c8:	6823      	ldr	r3, [r4, #0]
 80062ca:	b103      	cbz	r3, 80062ce <_write_r+0x1e>
 80062cc:	602b      	str	r3, [r5, #0]
 80062ce:	bd38      	pop	{r3, r4, r5, pc}
 80062d0:	200008ec 	.word	0x200008ec

080062d4 <_close_r>:
 80062d4:	b538      	push	{r3, r4, r5, lr}
 80062d6:	2300      	movs	r3, #0
 80062d8:	4c05      	ldr	r4, [pc, #20]	; (80062f0 <_close_r+0x1c>)
 80062da:	4605      	mov	r5, r0
 80062dc:	4608      	mov	r0, r1
 80062de:	6023      	str	r3, [r4, #0]
 80062e0:	f7fe f8ee 	bl	80044c0 <_close>
 80062e4:	1c43      	adds	r3, r0, #1
 80062e6:	d102      	bne.n	80062ee <_close_r+0x1a>
 80062e8:	6823      	ldr	r3, [r4, #0]
 80062ea:	b103      	cbz	r3, 80062ee <_close_r+0x1a>
 80062ec:	602b      	str	r3, [r5, #0]
 80062ee:	bd38      	pop	{r3, r4, r5, pc}
 80062f0:	200008ec 	.word	0x200008ec

080062f4 <quorem>:
 80062f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062f8:	6903      	ldr	r3, [r0, #16]
 80062fa:	690c      	ldr	r4, [r1, #16]
 80062fc:	4680      	mov	r8, r0
 80062fe:	42a3      	cmp	r3, r4
 8006300:	f2c0 8084 	blt.w	800640c <quorem+0x118>
 8006304:	3c01      	subs	r4, #1
 8006306:	f101 0714 	add.w	r7, r1, #20
 800630a:	f100 0614 	add.w	r6, r0, #20
 800630e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006312:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006316:	3501      	adds	r5, #1
 8006318:	fbb0 f5f5 	udiv	r5, r0, r5
 800631c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8006320:	eb06 030c 	add.w	r3, r6, ip
 8006324:	eb07 090c 	add.w	r9, r7, ip
 8006328:	9301      	str	r3, [sp, #4]
 800632a:	b39d      	cbz	r5, 8006394 <quorem+0xa0>
 800632c:	f04f 0a00 	mov.w	sl, #0
 8006330:	4638      	mov	r0, r7
 8006332:	46b6      	mov	lr, r6
 8006334:	46d3      	mov	fp, sl
 8006336:	f850 2b04 	ldr.w	r2, [r0], #4
 800633a:	b293      	uxth	r3, r2
 800633c:	fb05 a303 	mla	r3, r5, r3, sl
 8006340:	0c12      	lsrs	r2, r2, #16
 8006342:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006346:	fb05 a202 	mla	r2, r5, r2, sl
 800634a:	b29b      	uxth	r3, r3
 800634c:	ebab 0303 	sub.w	r3, fp, r3
 8006350:	f8de b000 	ldr.w	fp, [lr]
 8006354:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006358:	fa1f fb8b 	uxth.w	fp, fp
 800635c:	445b      	add	r3, fp
 800635e:	fa1f fb82 	uxth.w	fp, r2
 8006362:	f8de 2000 	ldr.w	r2, [lr]
 8006366:	4581      	cmp	r9, r0
 8006368:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800636c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006370:	b29b      	uxth	r3, r3
 8006372:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006376:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800637a:	f84e 3b04 	str.w	r3, [lr], #4
 800637e:	d2da      	bcs.n	8006336 <quorem+0x42>
 8006380:	f856 300c 	ldr.w	r3, [r6, ip]
 8006384:	b933      	cbnz	r3, 8006394 <quorem+0xa0>
 8006386:	9b01      	ldr	r3, [sp, #4]
 8006388:	3b04      	subs	r3, #4
 800638a:	429e      	cmp	r6, r3
 800638c:	461a      	mov	r2, r3
 800638e:	d331      	bcc.n	80063f4 <quorem+0x100>
 8006390:	f8c8 4010 	str.w	r4, [r8, #16]
 8006394:	4640      	mov	r0, r8
 8006396:	f001 fc8f 	bl	8007cb8 <__mcmp>
 800639a:	2800      	cmp	r0, #0
 800639c:	db26      	blt.n	80063ec <quorem+0xf8>
 800639e:	4630      	mov	r0, r6
 80063a0:	f04f 0c00 	mov.w	ip, #0
 80063a4:	3501      	adds	r5, #1
 80063a6:	f857 1b04 	ldr.w	r1, [r7], #4
 80063aa:	f8d0 e000 	ldr.w	lr, [r0]
 80063ae:	b28b      	uxth	r3, r1
 80063b0:	ebac 0303 	sub.w	r3, ip, r3
 80063b4:	fa1f f28e 	uxth.w	r2, lr
 80063b8:	4413      	add	r3, r2
 80063ba:	0c0a      	lsrs	r2, r1, #16
 80063bc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80063c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80063c4:	b29b      	uxth	r3, r3
 80063c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063ca:	45b9      	cmp	r9, r7
 80063cc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80063d0:	f840 3b04 	str.w	r3, [r0], #4
 80063d4:	d2e7      	bcs.n	80063a6 <quorem+0xb2>
 80063d6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80063da:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80063de:	b92a      	cbnz	r2, 80063ec <quorem+0xf8>
 80063e0:	3b04      	subs	r3, #4
 80063e2:	429e      	cmp	r6, r3
 80063e4:	461a      	mov	r2, r3
 80063e6:	d30b      	bcc.n	8006400 <quorem+0x10c>
 80063e8:	f8c8 4010 	str.w	r4, [r8, #16]
 80063ec:	4628      	mov	r0, r5
 80063ee:	b003      	add	sp, #12
 80063f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063f4:	6812      	ldr	r2, [r2, #0]
 80063f6:	3b04      	subs	r3, #4
 80063f8:	2a00      	cmp	r2, #0
 80063fa:	d1c9      	bne.n	8006390 <quorem+0x9c>
 80063fc:	3c01      	subs	r4, #1
 80063fe:	e7c4      	b.n	800638a <quorem+0x96>
 8006400:	6812      	ldr	r2, [r2, #0]
 8006402:	3b04      	subs	r3, #4
 8006404:	2a00      	cmp	r2, #0
 8006406:	d1ef      	bne.n	80063e8 <quorem+0xf4>
 8006408:	3c01      	subs	r4, #1
 800640a:	e7ea      	b.n	80063e2 <quorem+0xee>
 800640c:	2000      	movs	r0, #0
 800640e:	e7ee      	b.n	80063ee <quorem+0xfa>

08006410 <_dtoa_r>:
 8006410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006414:	4616      	mov	r6, r2
 8006416:	461f      	mov	r7, r3
 8006418:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800641a:	b095      	sub	sp, #84	; 0x54
 800641c:	4604      	mov	r4, r0
 800641e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8006422:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006426:	b93d      	cbnz	r5, 8006438 <_dtoa_r+0x28>
 8006428:	2010      	movs	r0, #16
 800642a:	f001 f9cb 	bl	80077c4 <malloc>
 800642e:	6260      	str	r0, [r4, #36]	; 0x24
 8006430:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006434:	6005      	str	r5, [r0, #0]
 8006436:	60c5      	str	r5, [r0, #12]
 8006438:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800643a:	6819      	ldr	r1, [r3, #0]
 800643c:	b151      	cbz	r1, 8006454 <_dtoa_r+0x44>
 800643e:	685a      	ldr	r2, [r3, #4]
 8006440:	2301      	movs	r3, #1
 8006442:	4093      	lsls	r3, r2
 8006444:	604a      	str	r2, [r1, #4]
 8006446:	608b      	str	r3, [r1, #8]
 8006448:	4620      	mov	r0, r4
 800644a:	f001 fa17 	bl	800787c <_Bfree>
 800644e:	2200      	movs	r2, #0
 8006450:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006452:	601a      	str	r2, [r3, #0]
 8006454:	1e3b      	subs	r3, r7, #0
 8006456:	bfaf      	iteee	ge
 8006458:	2300      	movge	r3, #0
 800645a:	2201      	movlt	r2, #1
 800645c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006460:	9303      	strlt	r3, [sp, #12]
 8006462:	bfac      	ite	ge
 8006464:	f8c8 3000 	strge.w	r3, [r8]
 8006468:	f8c8 2000 	strlt.w	r2, [r8]
 800646c:	4bae      	ldr	r3, [pc, #696]	; (8006728 <_dtoa_r+0x318>)
 800646e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006472:	ea33 0308 	bics.w	r3, r3, r8
 8006476:	d11b      	bne.n	80064b0 <_dtoa_r+0xa0>
 8006478:	f242 730f 	movw	r3, #9999	; 0x270f
 800647c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800647e:	6013      	str	r3, [r2, #0]
 8006480:	9b02      	ldr	r3, [sp, #8]
 8006482:	b923      	cbnz	r3, 800648e <_dtoa_r+0x7e>
 8006484:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8006488:	2800      	cmp	r0, #0
 800648a:	f000 8545 	beq.w	8006f18 <_dtoa_r+0xb08>
 800648e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006490:	b953      	cbnz	r3, 80064a8 <_dtoa_r+0x98>
 8006492:	4ba6      	ldr	r3, [pc, #664]	; (800672c <_dtoa_r+0x31c>)
 8006494:	e021      	b.n	80064da <_dtoa_r+0xca>
 8006496:	4ba6      	ldr	r3, [pc, #664]	; (8006730 <_dtoa_r+0x320>)
 8006498:	9306      	str	r3, [sp, #24]
 800649a:	3308      	adds	r3, #8
 800649c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800649e:	6013      	str	r3, [r2, #0]
 80064a0:	9806      	ldr	r0, [sp, #24]
 80064a2:	b015      	add	sp, #84	; 0x54
 80064a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064a8:	4ba0      	ldr	r3, [pc, #640]	; (800672c <_dtoa_r+0x31c>)
 80064aa:	9306      	str	r3, [sp, #24]
 80064ac:	3303      	adds	r3, #3
 80064ae:	e7f5      	b.n	800649c <_dtoa_r+0x8c>
 80064b0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80064b4:	2200      	movs	r2, #0
 80064b6:	2300      	movs	r3, #0
 80064b8:	4630      	mov	r0, r6
 80064ba:	4639      	mov	r1, r7
 80064bc:	f7fa fa74 	bl	80009a8 <__aeabi_dcmpeq>
 80064c0:	4682      	mov	sl, r0
 80064c2:	b160      	cbz	r0, 80064de <_dtoa_r+0xce>
 80064c4:	2301      	movs	r3, #1
 80064c6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80064c8:	6013      	str	r3, [r2, #0]
 80064ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	f000 8520 	beq.w	8006f12 <_dtoa_r+0xb02>
 80064d2:	4b98      	ldr	r3, [pc, #608]	; (8006734 <_dtoa_r+0x324>)
 80064d4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80064d6:	6013      	str	r3, [r2, #0]
 80064d8:	3b01      	subs	r3, #1
 80064da:	9306      	str	r3, [sp, #24]
 80064dc:	e7e0      	b.n	80064a0 <_dtoa_r+0x90>
 80064de:	ab12      	add	r3, sp, #72	; 0x48
 80064e0:	9301      	str	r3, [sp, #4]
 80064e2:	ab13      	add	r3, sp, #76	; 0x4c
 80064e4:	9300      	str	r3, [sp, #0]
 80064e6:	4632      	mov	r2, r6
 80064e8:	463b      	mov	r3, r7
 80064ea:	4620      	mov	r0, r4
 80064ec:	f001 fcd2 	bl	8007e94 <__d2b>
 80064f0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80064f4:	4683      	mov	fp, r0
 80064f6:	2d00      	cmp	r5, #0
 80064f8:	d07d      	beq.n	80065f6 <_dtoa_r+0x1e6>
 80064fa:	46b0      	mov	r8, r6
 80064fc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006500:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8006504:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8006508:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800650c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8006510:	2200      	movs	r2, #0
 8006512:	4b89      	ldr	r3, [pc, #548]	; (8006738 <_dtoa_r+0x328>)
 8006514:	4640      	mov	r0, r8
 8006516:	4649      	mov	r1, r9
 8006518:	f7f9 fe26 	bl	8000168 <__aeabi_dsub>
 800651c:	a37c      	add	r3, pc, #496	; (adr r3, 8006710 <_dtoa_r+0x300>)
 800651e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006522:	f7f9 ffd9 	bl	80004d8 <__aeabi_dmul>
 8006526:	a37c      	add	r3, pc, #496	; (adr r3, 8006718 <_dtoa_r+0x308>)
 8006528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800652c:	f7f9 fe1e 	bl	800016c <__adddf3>
 8006530:	4606      	mov	r6, r0
 8006532:	4628      	mov	r0, r5
 8006534:	460f      	mov	r7, r1
 8006536:	f7f9 ff65 	bl	8000404 <__aeabi_i2d>
 800653a:	a379      	add	r3, pc, #484	; (adr r3, 8006720 <_dtoa_r+0x310>)
 800653c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006540:	f7f9 ffca 	bl	80004d8 <__aeabi_dmul>
 8006544:	4602      	mov	r2, r0
 8006546:	460b      	mov	r3, r1
 8006548:	4630      	mov	r0, r6
 800654a:	4639      	mov	r1, r7
 800654c:	f7f9 fe0e 	bl	800016c <__adddf3>
 8006550:	4606      	mov	r6, r0
 8006552:	460f      	mov	r7, r1
 8006554:	f7fa fa70 	bl	8000a38 <__aeabi_d2iz>
 8006558:	2200      	movs	r2, #0
 800655a:	4682      	mov	sl, r0
 800655c:	2300      	movs	r3, #0
 800655e:	4630      	mov	r0, r6
 8006560:	4639      	mov	r1, r7
 8006562:	f7fa fa2b 	bl	80009bc <__aeabi_dcmplt>
 8006566:	b148      	cbz	r0, 800657c <_dtoa_r+0x16c>
 8006568:	4650      	mov	r0, sl
 800656a:	f7f9 ff4b 	bl	8000404 <__aeabi_i2d>
 800656e:	4632      	mov	r2, r6
 8006570:	463b      	mov	r3, r7
 8006572:	f7fa fa19 	bl	80009a8 <__aeabi_dcmpeq>
 8006576:	b908      	cbnz	r0, 800657c <_dtoa_r+0x16c>
 8006578:	f10a 3aff 	add.w	sl, sl, #4294967295
 800657c:	f1ba 0f16 	cmp.w	sl, #22
 8006580:	d85a      	bhi.n	8006638 <_dtoa_r+0x228>
 8006582:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006586:	496d      	ldr	r1, [pc, #436]	; (800673c <_dtoa_r+0x32c>)
 8006588:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800658c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006590:	f7fa fa32 	bl	80009f8 <__aeabi_dcmpgt>
 8006594:	2800      	cmp	r0, #0
 8006596:	d051      	beq.n	800663c <_dtoa_r+0x22c>
 8006598:	2300      	movs	r3, #0
 800659a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800659e:	930d      	str	r3, [sp, #52]	; 0x34
 80065a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80065a2:	1b5d      	subs	r5, r3, r5
 80065a4:	1e6b      	subs	r3, r5, #1
 80065a6:	9307      	str	r3, [sp, #28]
 80065a8:	bf43      	ittte	mi
 80065aa:	2300      	movmi	r3, #0
 80065ac:	f1c5 0901 	rsbmi	r9, r5, #1
 80065b0:	9307      	strmi	r3, [sp, #28]
 80065b2:	f04f 0900 	movpl.w	r9, #0
 80065b6:	f1ba 0f00 	cmp.w	sl, #0
 80065ba:	db41      	blt.n	8006640 <_dtoa_r+0x230>
 80065bc:	9b07      	ldr	r3, [sp, #28]
 80065be:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80065c2:	4453      	add	r3, sl
 80065c4:	9307      	str	r3, [sp, #28]
 80065c6:	2300      	movs	r3, #0
 80065c8:	9308      	str	r3, [sp, #32]
 80065ca:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80065cc:	2b09      	cmp	r3, #9
 80065ce:	f200 808f 	bhi.w	80066f0 <_dtoa_r+0x2e0>
 80065d2:	2b05      	cmp	r3, #5
 80065d4:	bfc4      	itt	gt
 80065d6:	3b04      	subgt	r3, #4
 80065d8:	931e      	strgt	r3, [sp, #120]	; 0x78
 80065da:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80065dc:	bfc8      	it	gt
 80065de:	2500      	movgt	r5, #0
 80065e0:	f1a3 0302 	sub.w	r3, r3, #2
 80065e4:	bfd8      	it	le
 80065e6:	2501      	movle	r5, #1
 80065e8:	2b03      	cmp	r3, #3
 80065ea:	f200 808d 	bhi.w	8006708 <_dtoa_r+0x2f8>
 80065ee:	e8df f003 	tbb	[pc, r3]
 80065f2:	7d7b      	.short	0x7d7b
 80065f4:	6f2f      	.short	0x6f2f
 80065f6:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80065fa:	441d      	add	r5, r3
 80065fc:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8006600:	2820      	cmp	r0, #32
 8006602:	dd13      	ble.n	800662c <_dtoa_r+0x21c>
 8006604:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8006608:	9b02      	ldr	r3, [sp, #8]
 800660a:	fa08 f800 	lsl.w	r8, r8, r0
 800660e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8006612:	fa23 f000 	lsr.w	r0, r3, r0
 8006616:	ea48 0000 	orr.w	r0, r8, r0
 800661a:	f7f9 fee3 	bl	80003e4 <__aeabi_ui2d>
 800661e:	2301      	movs	r3, #1
 8006620:	4680      	mov	r8, r0
 8006622:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8006626:	3d01      	subs	r5, #1
 8006628:	9310      	str	r3, [sp, #64]	; 0x40
 800662a:	e771      	b.n	8006510 <_dtoa_r+0x100>
 800662c:	9b02      	ldr	r3, [sp, #8]
 800662e:	f1c0 0020 	rsb	r0, r0, #32
 8006632:	fa03 f000 	lsl.w	r0, r3, r0
 8006636:	e7f0      	b.n	800661a <_dtoa_r+0x20a>
 8006638:	2301      	movs	r3, #1
 800663a:	e7b0      	b.n	800659e <_dtoa_r+0x18e>
 800663c:	900d      	str	r0, [sp, #52]	; 0x34
 800663e:	e7af      	b.n	80065a0 <_dtoa_r+0x190>
 8006640:	f1ca 0300 	rsb	r3, sl, #0
 8006644:	9308      	str	r3, [sp, #32]
 8006646:	2300      	movs	r3, #0
 8006648:	eba9 090a 	sub.w	r9, r9, sl
 800664c:	930c      	str	r3, [sp, #48]	; 0x30
 800664e:	e7bc      	b.n	80065ca <_dtoa_r+0x1ba>
 8006650:	2301      	movs	r3, #1
 8006652:	9309      	str	r3, [sp, #36]	; 0x24
 8006654:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006656:	2b00      	cmp	r3, #0
 8006658:	dd74      	ble.n	8006744 <_dtoa_r+0x334>
 800665a:	4698      	mov	r8, r3
 800665c:	9304      	str	r3, [sp, #16]
 800665e:	2200      	movs	r2, #0
 8006660:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006662:	6072      	str	r2, [r6, #4]
 8006664:	2204      	movs	r2, #4
 8006666:	f102 0014 	add.w	r0, r2, #20
 800666a:	4298      	cmp	r0, r3
 800666c:	6871      	ldr	r1, [r6, #4]
 800666e:	d96e      	bls.n	800674e <_dtoa_r+0x33e>
 8006670:	4620      	mov	r0, r4
 8006672:	f001 f8cf 	bl	8007814 <_Balloc>
 8006676:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006678:	6030      	str	r0, [r6, #0]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f1b8 0f0e 	cmp.w	r8, #14
 8006680:	9306      	str	r3, [sp, #24]
 8006682:	f200 80ed 	bhi.w	8006860 <_dtoa_r+0x450>
 8006686:	2d00      	cmp	r5, #0
 8006688:	f000 80ea 	beq.w	8006860 <_dtoa_r+0x450>
 800668c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006690:	f1ba 0f00 	cmp.w	sl, #0
 8006694:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006698:	dd77      	ble.n	800678a <_dtoa_r+0x37a>
 800669a:	4a28      	ldr	r2, [pc, #160]	; (800673c <_dtoa_r+0x32c>)
 800669c:	f00a 030f 	and.w	r3, sl, #15
 80066a0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80066a4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80066a8:	06f0      	lsls	r0, r6, #27
 80066aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ae:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80066b2:	d568      	bpl.n	8006786 <_dtoa_r+0x376>
 80066b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80066b8:	4b21      	ldr	r3, [pc, #132]	; (8006740 <_dtoa_r+0x330>)
 80066ba:	2503      	movs	r5, #3
 80066bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80066c0:	f7fa f834 	bl	800072c <__aeabi_ddiv>
 80066c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066c8:	f006 060f 	and.w	r6, r6, #15
 80066cc:	4f1c      	ldr	r7, [pc, #112]	; (8006740 <_dtoa_r+0x330>)
 80066ce:	e04f      	b.n	8006770 <_dtoa_r+0x360>
 80066d0:	2301      	movs	r3, #1
 80066d2:	9309      	str	r3, [sp, #36]	; 0x24
 80066d4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80066d6:	4453      	add	r3, sl
 80066d8:	f103 0801 	add.w	r8, r3, #1
 80066dc:	9304      	str	r3, [sp, #16]
 80066de:	4643      	mov	r3, r8
 80066e0:	2b01      	cmp	r3, #1
 80066e2:	bfb8      	it	lt
 80066e4:	2301      	movlt	r3, #1
 80066e6:	e7ba      	b.n	800665e <_dtoa_r+0x24e>
 80066e8:	2300      	movs	r3, #0
 80066ea:	e7b2      	b.n	8006652 <_dtoa_r+0x242>
 80066ec:	2300      	movs	r3, #0
 80066ee:	e7f0      	b.n	80066d2 <_dtoa_r+0x2c2>
 80066f0:	2501      	movs	r5, #1
 80066f2:	2300      	movs	r3, #0
 80066f4:	9509      	str	r5, [sp, #36]	; 0x24
 80066f6:	931e      	str	r3, [sp, #120]	; 0x78
 80066f8:	f04f 33ff 	mov.w	r3, #4294967295
 80066fc:	2200      	movs	r2, #0
 80066fe:	9304      	str	r3, [sp, #16]
 8006700:	4698      	mov	r8, r3
 8006702:	2312      	movs	r3, #18
 8006704:	921f      	str	r2, [sp, #124]	; 0x7c
 8006706:	e7aa      	b.n	800665e <_dtoa_r+0x24e>
 8006708:	2301      	movs	r3, #1
 800670a:	9309      	str	r3, [sp, #36]	; 0x24
 800670c:	e7f4      	b.n	80066f8 <_dtoa_r+0x2e8>
 800670e:	bf00      	nop
 8006710:	636f4361 	.word	0x636f4361
 8006714:	3fd287a7 	.word	0x3fd287a7
 8006718:	8b60c8b3 	.word	0x8b60c8b3
 800671c:	3fc68a28 	.word	0x3fc68a28
 8006720:	509f79fb 	.word	0x509f79fb
 8006724:	3fd34413 	.word	0x3fd34413
 8006728:	7ff00000 	.word	0x7ff00000
 800672c:	0800b666 	.word	0x0800b666
 8006730:	0800b65d 	.word	0x0800b65d
 8006734:	080093e2 	.word	0x080093e2
 8006738:	3ff80000 	.word	0x3ff80000
 800673c:	0800b700 	.word	0x0800b700
 8006740:	0800b6d8 	.word	0x0800b6d8
 8006744:	2301      	movs	r3, #1
 8006746:	9304      	str	r3, [sp, #16]
 8006748:	4698      	mov	r8, r3
 800674a:	461a      	mov	r2, r3
 800674c:	e7da      	b.n	8006704 <_dtoa_r+0x2f4>
 800674e:	3101      	adds	r1, #1
 8006750:	6071      	str	r1, [r6, #4]
 8006752:	0052      	lsls	r2, r2, #1
 8006754:	e787      	b.n	8006666 <_dtoa_r+0x256>
 8006756:	07f1      	lsls	r1, r6, #31
 8006758:	d508      	bpl.n	800676c <_dtoa_r+0x35c>
 800675a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800675e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006762:	f7f9 feb9 	bl	80004d8 <__aeabi_dmul>
 8006766:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800676a:	3501      	adds	r5, #1
 800676c:	1076      	asrs	r6, r6, #1
 800676e:	3708      	adds	r7, #8
 8006770:	2e00      	cmp	r6, #0
 8006772:	d1f0      	bne.n	8006756 <_dtoa_r+0x346>
 8006774:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006778:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800677c:	f7f9 ffd6 	bl	800072c <__aeabi_ddiv>
 8006780:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006784:	e01b      	b.n	80067be <_dtoa_r+0x3ae>
 8006786:	2502      	movs	r5, #2
 8006788:	e7a0      	b.n	80066cc <_dtoa_r+0x2bc>
 800678a:	f000 80a4 	beq.w	80068d6 <_dtoa_r+0x4c6>
 800678e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006792:	f1ca 0600 	rsb	r6, sl, #0
 8006796:	4ba0      	ldr	r3, [pc, #640]	; (8006a18 <_dtoa_r+0x608>)
 8006798:	f006 020f 	and.w	r2, r6, #15
 800679c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067a4:	f7f9 fe98 	bl	80004d8 <__aeabi_dmul>
 80067a8:	2502      	movs	r5, #2
 80067aa:	2300      	movs	r3, #0
 80067ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067b0:	4f9a      	ldr	r7, [pc, #616]	; (8006a1c <_dtoa_r+0x60c>)
 80067b2:	1136      	asrs	r6, r6, #4
 80067b4:	2e00      	cmp	r6, #0
 80067b6:	f040 8083 	bne.w	80068c0 <_dtoa_r+0x4b0>
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d1e0      	bne.n	8006780 <_dtoa_r+0x370>
 80067be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	f000 808a 	beq.w	80068da <_dtoa_r+0x4ca>
 80067c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80067ca:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80067ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80067d2:	2200      	movs	r2, #0
 80067d4:	4b92      	ldr	r3, [pc, #584]	; (8006a20 <_dtoa_r+0x610>)
 80067d6:	f7fa f8f1 	bl	80009bc <__aeabi_dcmplt>
 80067da:	2800      	cmp	r0, #0
 80067dc:	d07d      	beq.n	80068da <_dtoa_r+0x4ca>
 80067de:	f1b8 0f00 	cmp.w	r8, #0
 80067e2:	d07a      	beq.n	80068da <_dtoa_r+0x4ca>
 80067e4:	9b04      	ldr	r3, [sp, #16]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	dd36      	ble.n	8006858 <_dtoa_r+0x448>
 80067ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80067ee:	2200      	movs	r2, #0
 80067f0:	4b8c      	ldr	r3, [pc, #560]	; (8006a24 <_dtoa_r+0x614>)
 80067f2:	f7f9 fe71 	bl	80004d8 <__aeabi_dmul>
 80067f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067fa:	9e04      	ldr	r6, [sp, #16]
 80067fc:	f10a 37ff 	add.w	r7, sl, #4294967295
 8006800:	3501      	adds	r5, #1
 8006802:	4628      	mov	r0, r5
 8006804:	f7f9 fdfe 	bl	8000404 <__aeabi_i2d>
 8006808:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800680c:	f7f9 fe64 	bl	80004d8 <__aeabi_dmul>
 8006810:	2200      	movs	r2, #0
 8006812:	4b85      	ldr	r3, [pc, #532]	; (8006a28 <_dtoa_r+0x618>)
 8006814:	f7f9 fcaa 	bl	800016c <__adddf3>
 8006818:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800681c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006820:	950b      	str	r5, [sp, #44]	; 0x2c
 8006822:	2e00      	cmp	r6, #0
 8006824:	d15c      	bne.n	80068e0 <_dtoa_r+0x4d0>
 8006826:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800682a:	2200      	movs	r2, #0
 800682c:	4b7f      	ldr	r3, [pc, #508]	; (8006a2c <_dtoa_r+0x61c>)
 800682e:	f7f9 fc9b 	bl	8000168 <__aeabi_dsub>
 8006832:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006834:	462b      	mov	r3, r5
 8006836:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800683a:	f7fa f8dd 	bl	80009f8 <__aeabi_dcmpgt>
 800683e:	2800      	cmp	r0, #0
 8006840:	f040 8281 	bne.w	8006d46 <_dtoa_r+0x936>
 8006844:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006848:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800684a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800684e:	f7fa f8b5 	bl	80009bc <__aeabi_dcmplt>
 8006852:	2800      	cmp	r0, #0
 8006854:	f040 8275 	bne.w	8006d42 <_dtoa_r+0x932>
 8006858:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800685c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006860:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006862:	2b00      	cmp	r3, #0
 8006864:	f2c0 814b 	blt.w	8006afe <_dtoa_r+0x6ee>
 8006868:	f1ba 0f0e 	cmp.w	sl, #14
 800686c:	f300 8147 	bgt.w	8006afe <_dtoa_r+0x6ee>
 8006870:	4b69      	ldr	r3, [pc, #420]	; (8006a18 <_dtoa_r+0x608>)
 8006872:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800687a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800687e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006880:	2b00      	cmp	r3, #0
 8006882:	f280 80d7 	bge.w	8006a34 <_dtoa_r+0x624>
 8006886:	f1b8 0f00 	cmp.w	r8, #0
 800688a:	f300 80d3 	bgt.w	8006a34 <_dtoa_r+0x624>
 800688e:	f040 8257 	bne.w	8006d40 <_dtoa_r+0x930>
 8006892:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006896:	2200      	movs	r2, #0
 8006898:	4b64      	ldr	r3, [pc, #400]	; (8006a2c <_dtoa_r+0x61c>)
 800689a:	f7f9 fe1d 	bl	80004d8 <__aeabi_dmul>
 800689e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80068a2:	f7fa f89f 	bl	80009e4 <__aeabi_dcmpge>
 80068a6:	4646      	mov	r6, r8
 80068a8:	4647      	mov	r7, r8
 80068aa:	2800      	cmp	r0, #0
 80068ac:	f040 822d 	bne.w	8006d0a <_dtoa_r+0x8fa>
 80068b0:	9b06      	ldr	r3, [sp, #24]
 80068b2:	9a06      	ldr	r2, [sp, #24]
 80068b4:	1c5d      	adds	r5, r3, #1
 80068b6:	2331      	movs	r3, #49	; 0x31
 80068b8:	f10a 0a01 	add.w	sl, sl, #1
 80068bc:	7013      	strb	r3, [r2, #0]
 80068be:	e228      	b.n	8006d12 <_dtoa_r+0x902>
 80068c0:	07f2      	lsls	r2, r6, #31
 80068c2:	d505      	bpl.n	80068d0 <_dtoa_r+0x4c0>
 80068c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068c8:	f7f9 fe06 	bl	80004d8 <__aeabi_dmul>
 80068cc:	2301      	movs	r3, #1
 80068ce:	3501      	adds	r5, #1
 80068d0:	1076      	asrs	r6, r6, #1
 80068d2:	3708      	adds	r7, #8
 80068d4:	e76e      	b.n	80067b4 <_dtoa_r+0x3a4>
 80068d6:	2502      	movs	r5, #2
 80068d8:	e771      	b.n	80067be <_dtoa_r+0x3ae>
 80068da:	4657      	mov	r7, sl
 80068dc:	4646      	mov	r6, r8
 80068de:	e790      	b.n	8006802 <_dtoa_r+0x3f2>
 80068e0:	4b4d      	ldr	r3, [pc, #308]	; (8006a18 <_dtoa_r+0x608>)
 80068e2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80068e6:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80068ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d048      	beq.n	8006982 <_dtoa_r+0x572>
 80068f0:	4602      	mov	r2, r0
 80068f2:	460b      	mov	r3, r1
 80068f4:	2000      	movs	r0, #0
 80068f6:	494e      	ldr	r1, [pc, #312]	; (8006a30 <_dtoa_r+0x620>)
 80068f8:	f7f9 ff18 	bl	800072c <__aeabi_ddiv>
 80068fc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006900:	f7f9 fc32 	bl	8000168 <__aeabi_dsub>
 8006904:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006908:	9d06      	ldr	r5, [sp, #24]
 800690a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800690e:	f7fa f893 	bl	8000a38 <__aeabi_d2iz>
 8006912:	9011      	str	r0, [sp, #68]	; 0x44
 8006914:	f7f9 fd76 	bl	8000404 <__aeabi_i2d>
 8006918:	4602      	mov	r2, r0
 800691a:	460b      	mov	r3, r1
 800691c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006920:	f7f9 fc22 	bl	8000168 <__aeabi_dsub>
 8006924:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006926:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800692a:	3330      	adds	r3, #48	; 0x30
 800692c:	f805 3b01 	strb.w	r3, [r5], #1
 8006930:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006934:	f7fa f842 	bl	80009bc <__aeabi_dcmplt>
 8006938:	2800      	cmp	r0, #0
 800693a:	d163      	bne.n	8006a04 <_dtoa_r+0x5f4>
 800693c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006940:	2000      	movs	r0, #0
 8006942:	4937      	ldr	r1, [pc, #220]	; (8006a20 <_dtoa_r+0x610>)
 8006944:	f7f9 fc10 	bl	8000168 <__aeabi_dsub>
 8006948:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800694c:	f7fa f836 	bl	80009bc <__aeabi_dcmplt>
 8006950:	2800      	cmp	r0, #0
 8006952:	f040 80b5 	bne.w	8006ac0 <_dtoa_r+0x6b0>
 8006956:	9b06      	ldr	r3, [sp, #24]
 8006958:	1aeb      	subs	r3, r5, r3
 800695a:	429e      	cmp	r6, r3
 800695c:	f77f af7c 	ble.w	8006858 <_dtoa_r+0x448>
 8006960:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006964:	2200      	movs	r2, #0
 8006966:	4b2f      	ldr	r3, [pc, #188]	; (8006a24 <_dtoa_r+0x614>)
 8006968:	f7f9 fdb6 	bl	80004d8 <__aeabi_dmul>
 800696c:	2200      	movs	r2, #0
 800696e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006972:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006976:	4b2b      	ldr	r3, [pc, #172]	; (8006a24 <_dtoa_r+0x614>)
 8006978:	f7f9 fdae 	bl	80004d8 <__aeabi_dmul>
 800697c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006980:	e7c3      	b.n	800690a <_dtoa_r+0x4fa>
 8006982:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006986:	f7f9 fda7 	bl	80004d8 <__aeabi_dmul>
 800698a:	9b06      	ldr	r3, [sp, #24]
 800698c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006990:	199d      	adds	r5, r3, r6
 8006992:	461e      	mov	r6, r3
 8006994:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006998:	f7fa f84e 	bl	8000a38 <__aeabi_d2iz>
 800699c:	9011      	str	r0, [sp, #68]	; 0x44
 800699e:	f7f9 fd31 	bl	8000404 <__aeabi_i2d>
 80069a2:	4602      	mov	r2, r0
 80069a4:	460b      	mov	r3, r1
 80069a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069aa:	f7f9 fbdd 	bl	8000168 <__aeabi_dsub>
 80069ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80069b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069b4:	3330      	adds	r3, #48	; 0x30
 80069b6:	f806 3b01 	strb.w	r3, [r6], #1
 80069ba:	42ae      	cmp	r6, r5
 80069bc:	f04f 0200 	mov.w	r2, #0
 80069c0:	d124      	bne.n	8006a0c <_dtoa_r+0x5fc>
 80069c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80069c6:	4b1a      	ldr	r3, [pc, #104]	; (8006a30 <_dtoa_r+0x620>)
 80069c8:	f7f9 fbd0 	bl	800016c <__adddf3>
 80069cc:	4602      	mov	r2, r0
 80069ce:	460b      	mov	r3, r1
 80069d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069d4:	f7fa f810 	bl	80009f8 <__aeabi_dcmpgt>
 80069d8:	2800      	cmp	r0, #0
 80069da:	d171      	bne.n	8006ac0 <_dtoa_r+0x6b0>
 80069dc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80069e0:	2000      	movs	r0, #0
 80069e2:	4913      	ldr	r1, [pc, #76]	; (8006a30 <_dtoa_r+0x620>)
 80069e4:	f7f9 fbc0 	bl	8000168 <__aeabi_dsub>
 80069e8:	4602      	mov	r2, r0
 80069ea:	460b      	mov	r3, r1
 80069ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069f0:	f7f9 ffe4 	bl	80009bc <__aeabi_dcmplt>
 80069f4:	2800      	cmp	r0, #0
 80069f6:	f43f af2f 	beq.w	8006858 <_dtoa_r+0x448>
 80069fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80069fe:	1e6a      	subs	r2, r5, #1
 8006a00:	2b30      	cmp	r3, #48	; 0x30
 8006a02:	d001      	beq.n	8006a08 <_dtoa_r+0x5f8>
 8006a04:	46ba      	mov	sl, r7
 8006a06:	e04a      	b.n	8006a9e <_dtoa_r+0x68e>
 8006a08:	4615      	mov	r5, r2
 8006a0a:	e7f6      	b.n	80069fa <_dtoa_r+0x5ea>
 8006a0c:	4b05      	ldr	r3, [pc, #20]	; (8006a24 <_dtoa_r+0x614>)
 8006a0e:	f7f9 fd63 	bl	80004d8 <__aeabi_dmul>
 8006a12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a16:	e7bd      	b.n	8006994 <_dtoa_r+0x584>
 8006a18:	0800b700 	.word	0x0800b700
 8006a1c:	0800b6d8 	.word	0x0800b6d8
 8006a20:	3ff00000 	.word	0x3ff00000
 8006a24:	40240000 	.word	0x40240000
 8006a28:	401c0000 	.word	0x401c0000
 8006a2c:	40140000 	.word	0x40140000
 8006a30:	3fe00000 	.word	0x3fe00000
 8006a34:	9d06      	ldr	r5, [sp, #24]
 8006a36:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006a3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a3e:	4630      	mov	r0, r6
 8006a40:	4639      	mov	r1, r7
 8006a42:	f7f9 fe73 	bl	800072c <__aeabi_ddiv>
 8006a46:	f7f9 fff7 	bl	8000a38 <__aeabi_d2iz>
 8006a4a:	4681      	mov	r9, r0
 8006a4c:	f7f9 fcda 	bl	8000404 <__aeabi_i2d>
 8006a50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a54:	f7f9 fd40 	bl	80004d8 <__aeabi_dmul>
 8006a58:	4602      	mov	r2, r0
 8006a5a:	460b      	mov	r3, r1
 8006a5c:	4630      	mov	r0, r6
 8006a5e:	4639      	mov	r1, r7
 8006a60:	f7f9 fb82 	bl	8000168 <__aeabi_dsub>
 8006a64:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8006a68:	f805 6b01 	strb.w	r6, [r5], #1
 8006a6c:	9e06      	ldr	r6, [sp, #24]
 8006a6e:	4602      	mov	r2, r0
 8006a70:	1bae      	subs	r6, r5, r6
 8006a72:	45b0      	cmp	r8, r6
 8006a74:	460b      	mov	r3, r1
 8006a76:	d135      	bne.n	8006ae4 <_dtoa_r+0x6d4>
 8006a78:	f7f9 fb78 	bl	800016c <__adddf3>
 8006a7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a80:	4606      	mov	r6, r0
 8006a82:	460f      	mov	r7, r1
 8006a84:	f7f9 ffb8 	bl	80009f8 <__aeabi_dcmpgt>
 8006a88:	b9c8      	cbnz	r0, 8006abe <_dtoa_r+0x6ae>
 8006a8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a8e:	4630      	mov	r0, r6
 8006a90:	4639      	mov	r1, r7
 8006a92:	f7f9 ff89 	bl	80009a8 <__aeabi_dcmpeq>
 8006a96:	b110      	cbz	r0, 8006a9e <_dtoa_r+0x68e>
 8006a98:	f019 0f01 	tst.w	r9, #1
 8006a9c:	d10f      	bne.n	8006abe <_dtoa_r+0x6ae>
 8006a9e:	4659      	mov	r1, fp
 8006aa0:	4620      	mov	r0, r4
 8006aa2:	f000 feeb 	bl	800787c <_Bfree>
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006aaa:	702b      	strb	r3, [r5, #0]
 8006aac:	f10a 0301 	add.w	r3, sl, #1
 8006ab0:	6013      	str	r3, [r2, #0]
 8006ab2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	f43f acf3 	beq.w	80064a0 <_dtoa_r+0x90>
 8006aba:	601d      	str	r5, [r3, #0]
 8006abc:	e4f0      	b.n	80064a0 <_dtoa_r+0x90>
 8006abe:	4657      	mov	r7, sl
 8006ac0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006ac4:	1e6b      	subs	r3, r5, #1
 8006ac6:	2a39      	cmp	r2, #57	; 0x39
 8006ac8:	d106      	bne.n	8006ad8 <_dtoa_r+0x6c8>
 8006aca:	9a06      	ldr	r2, [sp, #24]
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d107      	bne.n	8006ae0 <_dtoa_r+0x6d0>
 8006ad0:	2330      	movs	r3, #48	; 0x30
 8006ad2:	7013      	strb	r3, [r2, #0]
 8006ad4:	4613      	mov	r3, r2
 8006ad6:	3701      	adds	r7, #1
 8006ad8:	781a      	ldrb	r2, [r3, #0]
 8006ada:	3201      	adds	r2, #1
 8006adc:	701a      	strb	r2, [r3, #0]
 8006ade:	e791      	b.n	8006a04 <_dtoa_r+0x5f4>
 8006ae0:	461d      	mov	r5, r3
 8006ae2:	e7ed      	b.n	8006ac0 <_dtoa_r+0x6b0>
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	4b99      	ldr	r3, [pc, #612]	; (8006d4c <_dtoa_r+0x93c>)
 8006ae8:	f7f9 fcf6 	bl	80004d8 <__aeabi_dmul>
 8006aec:	2200      	movs	r2, #0
 8006aee:	2300      	movs	r3, #0
 8006af0:	4606      	mov	r6, r0
 8006af2:	460f      	mov	r7, r1
 8006af4:	f7f9 ff58 	bl	80009a8 <__aeabi_dcmpeq>
 8006af8:	2800      	cmp	r0, #0
 8006afa:	d09e      	beq.n	8006a3a <_dtoa_r+0x62a>
 8006afc:	e7cf      	b.n	8006a9e <_dtoa_r+0x68e>
 8006afe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b00:	2a00      	cmp	r2, #0
 8006b02:	f000 8088 	beq.w	8006c16 <_dtoa_r+0x806>
 8006b06:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006b08:	2a01      	cmp	r2, #1
 8006b0a:	dc6d      	bgt.n	8006be8 <_dtoa_r+0x7d8>
 8006b0c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006b0e:	2a00      	cmp	r2, #0
 8006b10:	d066      	beq.n	8006be0 <_dtoa_r+0x7d0>
 8006b12:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006b16:	464d      	mov	r5, r9
 8006b18:	9e08      	ldr	r6, [sp, #32]
 8006b1a:	9a07      	ldr	r2, [sp, #28]
 8006b1c:	2101      	movs	r1, #1
 8006b1e:	441a      	add	r2, r3
 8006b20:	4620      	mov	r0, r4
 8006b22:	4499      	add	r9, r3
 8006b24:	9207      	str	r2, [sp, #28]
 8006b26:	f000 ff87 	bl	8007a38 <__i2b>
 8006b2a:	4607      	mov	r7, r0
 8006b2c:	2d00      	cmp	r5, #0
 8006b2e:	dd0b      	ble.n	8006b48 <_dtoa_r+0x738>
 8006b30:	9b07      	ldr	r3, [sp, #28]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	dd08      	ble.n	8006b48 <_dtoa_r+0x738>
 8006b36:	42ab      	cmp	r3, r5
 8006b38:	bfa8      	it	ge
 8006b3a:	462b      	movge	r3, r5
 8006b3c:	9a07      	ldr	r2, [sp, #28]
 8006b3e:	eba9 0903 	sub.w	r9, r9, r3
 8006b42:	1aed      	subs	r5, r5, r3
 8006b44:	1ad3      	subs	r3, r2, r3
 8006b46:	9307      	str	r3, [sp, #28]
 8006b48:	9b08      	ldr	r3, [sp, #32]
 8006b4a:	b1eb      	cbz	r3, 8006b88 <_dtoa_r+0x778>
 8006b4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d065      	beq.n	8006c1e <_dtoa_r+0x80e>
 8006b52:	b18e      	cbz	r6, 8006b78 <_dtoa_r+0x768>
 8006b54:	4639      	mov	r1, r7
 8006b56:	4632      	mov	r2, r6
 8006b58:	4620      	mov	r0, r4
 8006b5a:	f001 f80b 	bl	8007b74 <__pow5mult>
 8006b5e:	465a      	mov	r2, fp
 8006b60:	4601      	mov	r1, r0
 8006b62:	4607      	mov	r7, r0
 8006b64:	4620      	mov	r0, r4
 8006b66:	f000 ff70 	bl	8007a4a <__multiply>
 8006b6a:	4659      	mov	r1, fp
 8006b6c:	900a      	str	r0, [sp, #40]	; 0x28
 8006b6e:	4620      	mov	r0, r4
 8006b70:	f000 fe84 	bl	800787c <_Bfree>
 8006b74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b76:	469b      	mov	fp, r3
 8006b78:	9b08      	ldr	r3, [sp, #32]
 8006b7a:	1b9a      	subs	r2, r3, r6
 8006b7c:	d004      	beq.n	8006b88 <_dtoa_r+0x778>
 8006b7e:	4659      	mov	r1, fp
 8006b80:	4620      	mov	r0, r4
 8006b82:	f000 fff7 	bl	8007b74 <__pow5mult>
 8006b86:	4683      	mov	fp, r0
 8006b88:	2101      	movs	r1, #1
 8006b8a:	4620      	mov	r0, r4
 8006b8c:	f000 ff54 	bl	8007a38 <__i2b>
 8006b90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b92:	4606      	mov	r6, r0
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	f000 81c6 	beq.w	8006f26 <_dtoa_r+0xb16>
 8006b9a:	461a      	mov	r2, r3
 8006b9c:	4601      	mov	r1, r0
 8006b9e:	4620      	mov	r0, r4
 8006ba0:	f000 ffe8 	bl	8007b74 <__pow5mult>
 8006ba4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006ba6:	4606      	mov	r6, r0
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	dc3e      	bgt.n	8006c2a <_dtoa_r+0x81a>
 8006bac:	9b02      	ldr	r3, [sp, #8]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d137      	bne.n	8006c22 <_dtoa_r+0x812>
 8006bb2:	9b03      	ldr	r3, [sp, #12]
 8006bb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d134      	bne.n	8006c26 <_dtoa_r+0x816>
 8006bbc:	9b03      	ldr	r3, [sp, #12]
 8006bbe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006bc2:	0d1b      	lsrs	r3, r3, #20
 8006bc4:	051b      	lsls	r3, r3, #20
 8006bc6:	b12b      	cbz	r3, 8006bd4 <_dtoa_r+0x7c4>
 8006bc8:	9b07      	ldr	r3, [sp, #28]
 8006bca:	f109 0901 	add.w	r9, r9, #1
 8006bce:	3301      	adds	r3, #1
 8006bd0:	9307      	str	r3, [sp, #28]
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	9308      	str	r3, [sp, #32]
 8006bd6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d128      	bne.n	8006c2e <_dtoa_r+0x81e>
 8006bdc:	2001      	movs	r0, #1
 8006bde:	e02e      	b.n	8006c3e <_dtoa_r+0x82e>
 8006be0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006be2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006be6:	e796      	b.n	8006b16 <_dtoa_r+0x706>
 8006be8:	9b08      	ldr	r3, [sp, #32]
 8006bea:	f108 36ff 	add.w	r6, r8, #4294967295
 8006bee:	42b3      	cmp	r3, r6
 8006bf0:	bfb7      	itett	lt
 8006bf2:	9b08      	ldrlt	r3, [sp, #32]
 8006bf4:	1b9e      	subge	r6, r3, r6
 8006bf6:	1af2      	sublt	r2, r6, r3
 8006bf8:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8006bfa:	bfbf      	itttt	lt
 8006bfc:	9608      	strlt	r6, [sp, #32]
 8006bfe:	189b      	addlt	r3, r3, r2
 8006c00:	930c      	strlt	r3, [sp, #48]	; 0x30
 8006c02:	2600      	movlt	r6, #0
 8006c04:	f1b8 0f00 	cmp.w	r8, #0
 8006c08:	bfb9      	ittee	lt
 8006c0a:	eba9 0508 	sublt.w	r5, r9, r8
 8006c0e:	2300      	movlt	r3, #0
 8006c10:	464d      	movge	r5, r9
 8006c12:	4643      	movge	r3, r8
 8006c14:	e781      	b.n	8006b1a <_dtoa_r+0x70a>
 8006c16:	9e08      	ldr	r6, [sp, #32]
 8006c18:	464d      	mov	r5, r9
 8006c1a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006c1c:	e786      	b.n	8006b2c <_dtoa_r+0x71c>
 8006c1e:	9a08      	ldr	r2, [sp, #32]
 8006c20:	e7ad      	b.n	8006b7e <_dtoa_r+0x76e>
 8006c22:	2300      	movs	r3, #0
 8006c24:	e7d6      	b.n	8006bd4 <_dtoa_r+0x7c4>
 8006c26:	9b02      	ldr	r3, [sp, #8]
 8006c28:	e7d4      	b.n	8006bd4 <_dtoa_r+0x7c4>
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	9308      	str	r3, [sp, #32]
 8006c2e:	6933      	ldr	r3, [r6, #16]
 8006c30:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006c34:	6918      	ldr	r0, [r3, #16]
 8006c36:	f000 feb1 	bl	800799c <__hi0bits>
 8006c3a:	f1c0 0020 	rsb	r0, r0, #32
 8006c3e:	9b07      	ldr	r3, [sp, #28]
 8006c40:	4418      	add	r0, r3
 8006c42:	f010 001f 	ands.w	r0, r0, #31
 8006c46:	d047      	beq.n	8006cd8 <_dtoa_r+0x8c8>
 8006c48:	f1c0 0320 	rsb	r3, r0, #32
 8006c4c:	2b04      	cmp	r3, #4
 8006c4e:	dd3b      	ble.n	8006cc8 <_dtoa_r+0x8b8>
 8006c50:	9b07      	ldr	r3, [sp, #28]
 8006c52:	f1c0 001c 	rsb	r0, r0, #28
 8006c56:	4481      	add	r9, r0
 8006c58:	4405      	add	r5, r0
 8006c5a:	4403      	add	r3, r0
 8006c5c:	9307      	str	r3, [sp, #28]
 8006c5e:	f1b9 0f00 	cmp.w	r9, #0
 8006c62:	dd05      	ble.n	8006c70 <_dtoa_r+0x860>
 8006c64:	4659      	mov	r1, fp
 8006c66:	464a      	mov	r2, r9
 8006c68:	4620      	mov	r0, r4
 8006c6a:	f000 ffd1 	bl	8007c10 <__lshift>
 8006c6e:	4683      	mov	fp, r0
 8006c70:	9b07      	ldr	r3, [sp, #28]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	dd05      	ble.n	8006c82 <_dtoa_r+0x872>
 8006c76:	4631      	mov	r1, r6
 8006c78:	461a      	mov	r2, r3
 8006c7a:	4620      	mov	r0, r4
 8006c7c:	f000 ffc8 	bl	8007c10 <__lshift>
 8006c80:	4606      	mov	r6, r0
 8006c82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c84:	b353      	cbz	r3, 8006cdc <_dtoa_r+0x8cc>
 8006c86:	4631      	mov	r1, r6
 8006c88:	4658      	mov	r0, fp
 8006c8a:	f001 f815 	bl	8007cb8 <__mcmp>
 8006c8e:	2800      	cmp	r0, #0
 8006c90:	da24      	bge.n	8006cdc <_dtoa_r+0x8cc>
 8006c92:	2300      	movs	r3, #0
 8006c94:	4659      	mov	r1, fp
 8006c96:	220a      	movs	r2, #10
 8006c98:	4620      	mov	r0, r4
 8006c9a:	f000 fe06 	bl	80078aa <__multadd>
 8006c9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ca0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006ca4:	4683      	mov	fp, r0
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	f000 8144 	beq.w	8006f34 <_dtoa_r+0xb24>
 8006cac:	2300      	movs	r3, #0
 8006cae:	4639      	mov	r1, r7
 8006cb0:	220a      	movs	r2, #10
 8006cb2:	4620      	mov	r0, r4
 8006cb4:	f000 fdf9 	bl	80078aa <__multadd>
 8006cb8:	9b04      	ldr	r3, [sp, #16]
 8006cba:	4607      	mov	r7, r0
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	dc4d      	bgt.n	8006d5c <_dtoa_r+0x94c>
 8006cc0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006cc2:	2b02      	cmp	r3, #2
 8006cc4:	dd4a      	ble.n	8006d5c <_dtoa_r+0x94c>
 8006cc6:	e011      	b.n	8006cec <_dtoa_r+0x8dc>
 8006cc8:	d0c9      	beq.n	8006c5e <_dtoa_r+0x84e>
 8006cca:	9a07      	ldr	r2, [sp, #28]
 8006ccc:	331c      	adds	r3, #28
 8006cce:	441a      	add	r2, r3
 8006cd0:	4499      	add	r9, r3
 8006cd2:	441d      	add	r5, r3
 8006cd4:	4613      	mov	r3, r2
 8006cd6:	e7c1      	b.n	8006c5c <_dtoa_r+0x84c>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	e7f6      	b.n	8006cca <_dtoa_r+0x8ba>
 8006cdc:	f1b8 0f00 	cmp.w	r8, #0
 8006ce0:	dc36      	bgt.n	8006d50 <_dtoa_r+0x940>
 8006ce2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006ce4:	2b02      	cmp	r3, #2
 8006ce6:	dd33      	ble.n	8006d50 <_dtoa_r+0x940>
 8006ce8:	f8cd 8010 	str.w	r8, [sp, #16]
 8006cec:	9b04      	ldr	r3, [sp, #16]
 8006cee:	b963      	cbnz	r3, 8006d0a <_dtoa_r+0x8fa>
 8006cf0:	4631      	mov	r1, r6
 8006cf2:	2205      	movs	r2, #5
 8006cf4:	4620      	mov	r0, r4
 8006cf6:	f000 fdd8 	bl	80078aa <__multadd>
 8006cfa:	4601      	mov	r1, r0
 8006cfc:	4606      	mov	r6, r0
 8006cfe:	4658      	mov	r0, fp
 8006d00:	f000 ffda 	bl	8007cb8 <__mcmp>
 8006d04:	2800      	cmp	r0, #0
 8006d06:	f73f add3 	bgt.w	80068b0 <_dtoa_r+0x4a0>
 8006d0a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006d0c:	9d06      	ldr	r5, [sp, #24]
 8006d0e:	ea6f 0a03 	mvn.w	sl, r3
 8006d12:	f04f 0900 	mov.w	r9, #0
 8006d16:	4631      	mov	r1, r6
 8006d18:	4620      	mov	r0, r4
 8006d1a:	f000 fdaf 	bl	800787c <_Bfree>
 8006d1e:	2f00      	cmp	r7, #0
 8006d20:	f43f aebd 	beq.w	8006a9e <_dtoa_r+0x68e>
 8006d24:	f1b9 0f00 	cmp.w	r9, #0
 8006d28:	d005      	beq.n	8006d36 <_dtoa_r+0x926>
 8006d2a:	45b9      	cmp	r9, r7
 8006d2c:	d003      	beq.n	8006d36 <_dtoa_r+0x926>
 8006d2e:	4649      	mov	r1, r9
 8006d30:	4620      	mov	r0, r4
 8006d32:	f000 fda3 	bl	800787c <_Bfree>
 8006d36:	4639      	mov	r1, r7
 8006d38:	4620      	mov	r0, r4
 8006d3a:	f000 fd9f 	bl	800787c <_Bfree>
 8006d3e:	e6ae      	b.n	8006a9e <_dtoa_r+0x68e>
 8006d40:	2600      	movs	r6, #0
 8006d42:	4637      	mov	r7, r6
 8006d44:	e7e1      	b.n	8006d0a <_dtoa_r+0x8fa>
 8006d46:	46ba      	mov	sl, r7
 8006d48:	4637      	mov	r7, r6
 8006d4a:	e5b1      	b.n	80068b0 <_dtoa_r+0x4a0>
 8006d4c:	40240000 	.word	0x40240000
 8006d50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d52:	f8cd 8010 	str.w	r8, [sp, #16]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	f000 80f3 	beq.w	8006f42 <_dtoa_r+0xb32>
 8006d5c:	2d00      	cmp	r5, #0
 8006d5e:	dd05      	ble.n	8006d6c <_dtoa_r+0x95c>
 8006d60:	4639      	mov	r1, r7
 8006d62:	462a      	mov	r2, r5
 8006d64:	4620      	mov	r0, r4
 8006d66:	f000 ff53 	bl	8007c10 <__lshift>
 8006d6a:	4607      	mov	r7, r0
 8006d6c:	9b08      	ldr	r3, [sp, #32]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d04c      	beq.n	8006e0c <_dtoa_r+0x9fc>
 8006d72:	6879      	ldr	r1, [r7, #4]
 8006d74:	4620      	mov	r0, r4
 8006d76:	f000 fd4d 	bl	8007814 <_Balloc>
 8006d7a:	4605      	mov	r5, r0
 8006d7c:	693a      	ldr	r2, [r7, #16]
 8006d7e:	f107 010c 	add.w	r1, r7, #12
 8006d82:	3202      	adds	r2, #2
 8006d84:	0092      	lsls	r2, r2, #2
 8006d86:	300c      	adds	r0, #12
 8006d88:	f7fd fc8c 	bl	80046a4 <memcpy>
 8006d8c:	2201      	movs	r2, #1
 8006d8e:	4629      	mov	r1, r5
 8006d90:	4620      	mov	r0, r4
 8006d92:	f000 ff3d 	bl	8007c10 <__lshift>
 8006d96:	46b9      	mov	r9, r7
 8006d98:	4607      	mov	r7, r0
 8006d9a:	9b06      	ldr	r3, [sp, #24]
 8006d9c:	9307      	str	r3, [sp, #28]
 8006d9e:	9b02      	ldr	r3, [sp, #8]
 8006da0:	f003 0301 	and.w	r3, r3, #1
 8006da4:	9308      	str	r3, [sp, #32]
 8006da6:	4631      	mov	r1, r6
 8006da8:	4658      	mov	r0, fp
 8006daa:	f7ff faa3 	bl	80062f4 <quorem>
 8006dae:	4649      	mov	r1, r9
 8006db0:	4605      	mov	r5, r0
 8006db2:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006db6:	4658      	mov	r0, fp
 8006db8:	f000 ff7e 	bl	8007cb8 <__mcmp>
 8006dbc:	463a      	mov	r2, r7
 8006dbe:	9002      	str	r0, [sp, #8]
 8006dc0:	4631      	mov	r1, r6
 8006dc2:	4620      	mov	r0, r4
 8006dc4:	f000 ff92 	bl	8007cec <__mdiff>
 8006dc8:	68c3      	ldr	r3, [r0, #12]
 8006dca:	4602      	mov	r2, r0
 8006dcc:	bb03      	cbnz	r3, 8006e10 <_dtoa_r+0xa00>
 8006dce:	4601      	mov	r1, r0
 8006dd0:	9009      	str	r0, [sp, #36]	; 0x24
 8006dd2:	4658      	mov	r0, fp
 8006dd4:	f000 ff70 	bl	8007cb8 <__mcmp>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ddc:	4611      	mov	r1, r2
 8006dde:	4620      	mov	r0, r4
 8006de0:	9309      	str	r3, [sp, #36]	; 0x24
 8006de2:	f000 fd4b 	bl	800787c <_Bfree>
 8006de6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006de8:	b9a3      	cbnz	r3, 8006e14 <_dtoa_r+0xa04>
 8006dea:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006dec:	b992      	cbnz	r2, 8006e14 <_dtoa_r+0xa04>
 8006dee:	9a08      	ldr	r2, [sp, #32]
 8006df0:	b982      	cbnz	r2, 8006e14 <_dtoa_r+0xa04>
 8006df2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006df6:	d029      	beq.n	8006e4c <_dtoa_r+0xa3c>
 8006df8:	9b02      	ldr	r3, [sp, #8]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	dd01      	ble.n	8006e02 <_dtoa_r+0x9f2>
 8006dfe:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8006e02:	9b07      	ldr	r3, [sp, #28]
 8006e04:	1c5d      	adds	r5, r3, #1
 8006e06:	f883 8000 	strb.w	r8, [r3]
 8006e0a:	e784      	b.n	8006d16 <_dtoa_r+0x906>
 8006e0c:	4638      	mov	r0, r7
 8006e0e:	e7c2      	b.n	8006d96 <_dtoa_r+0x986>
 8006e10:	2301      	movs	r3, #1
 8006e12:	e7e3      	b.n	8006ddc <_dtoa_r+0x9cc>
 8006e14:	9a02      	ldr	r2, [sp, #8]
 8006e16:	2a00      	cmp	r2, #0
 8006e18:	db04      	blt.n	8006e24 <_dtoa_r+0xa14>
 8006e1a:	d123      	bne.n	8006e64 <_dtoa_r+0xa54>
 8006e1c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006e1e:	bb0a      	cbnz	r2, 8006e64 <_dtoa_r+0xa54>
 8006e20:	9a08      	ldr	r2, [sp, #32]
 8006e22:	b9fa      	cbnz	r2, 8006e64 <_dtoa_r+0xa54>
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	ddec      	ble.n	8006e02 <_dtoa_r+0x9f2>
 8006e28:	4659      	mov	r1, fp
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	4620      	mov	r0, r4
 8006e2e:	f000 feef 	bl	8007c10 <__lshift>
 8006e32:	4631      	mov	r1, r6
 8006e34:	4683      	mov	fp, r0
 8006e36:	f000 ff3f 	bl	8007cb8 <__mcmp>
 8006e3a:	2800      	cmp	r0, #0
 8006e3c:	dc03      	bgt.n	8006e46 <_dtoa_r+0xa36>
 8006e3e:	d1e0      	bne.n	8006e02 <_dtoa_r+0x9f2>
 8006e40:	f018 0f01 	tst.w	r8, #1
 8006e44:	d0dd      	beq.n	8006e02 <_dtoa_r+0x9f2>
 8006e46:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006e4a:	d1d8      	bne.n	8006dfe <_dtoa_r+0x9ee>
 8006e4c:	9b07      	ldr	r3, [sp, #28]
 8006e4e:	9a07      	ldr	r2, [sp, #28]
 8006e50:	1c5d      	adds	r5, r3, #1
 8006e52:	2339      	movs	r3, #57	; 0x39
 8006e54:	7013      	strb	r3, [r2, #0]
 8006e56:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006e5a:	1e6a      	subs	r2, r5, #1
 8006e5c:	2b39      	cmp	r3, #57	; 0x39
 8006e5e:	d04d      	beq.n	8006efc <_dtoa_r+0xaec>
 8006e60:	3301      	adds	r3, #1
 8006e62:	e052      	b.n	8006f0a <_dtoa_r+0xafa>
 8006e64:	9a07      	ldr	r2, [sp, #28]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	f102 0501 	add.w	r5, r2, #1
 8006e6c:	dd06      	ble.n	8006e7c <_dtoa_r+0xa6c>
 8006e6e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006e72:	d0eb      	beq.n	8006e4c <_dtoa_r+0xa3c>
 8006e74:	f108 0801 	add.w	r8, r8, #1
 8006e78:	9b07      	ldr	r3, [sp, #28]
 8006e7a:	e7c4      	b.n	8006e06 <_dtoa_r+0x9f6>
 8006e7c:	9b06      	ldr	r3, [sp, #24]
 8006e7e:	9a04      	ldr	r2, [sp, #16]
 8006e80:	1aeb      	subs	r3, r5, r3
 8006e82:	4293      	cmp	r3, r2
 8006e84:	f805 8c01 	strb.w	r8, [r5, #-1]
 8006e88:	d021      	beq.n	8006ece <_dtoa_r+0xabe>
 8006e8a:	4659      	mov	r1, fp
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	220a      	movs	r2, #10
 8006e90:	4620      	mov	r0, r4
 8006e92:	f000 fd0a 	bl	80078aa <__multadd>
 8006e96:	45b9      	cmp	r9, r7
 8006e98:	4683      	mov	fp, r0
 8006e9a:	f04f 0300 	mov.w	r3, #0
 8006e9e:	f04f 020a 	mov.w	r2, #10
 8006ea2:	4649      	mov	r1, r9
 8006ea4:	4620      	mov	r0, r4
 8006ea6:	d105      	bne.n	8006eb4 <_dtoa_r+0xaa4>
 8006ea8:	f000 fcff 	bl	80078aa <__multadd>
 8006eac:	4681      	mov	r9, r0
 8006eae:	4607      	mov	r7, r0
 8006eb0:	9507      	str	r5, [sp, #28]
 8006eb2:	e778      	b.n	8006da6 <_dtoa_r+0x996>
 8006eb4:	f000 fcf9 	bl	80078aa <__multadd>
 8006eb8:	4639      	mov	r1, r7
 8006eba:	4681      	mov	r9, r0
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	220a      	movs	r2, #10
 8006ec0:	4620      	mov	r0, r4
 8006ec2:	f000 fcf2 	bl	80078aa <__multadd>
 8006ec6:	4607      	mov	r7, r0
 8006ec8:	e7f2      	b.n	8006eb0 <_dtoa_r+0xaa0>
 8006eca:	f04f 0900 	mov.w	r9, #0
 8006ece:	4659      	mov	r1, fp
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	4620      	mov	r0, r4
 8006ed4:	f000 fe9c 	bl	8007c10 <__lshift>
 8006ed8:	4631      	mov	r1, r6
 8006eda:	4683      	mov	fp, r0
 8006edc:	f000 feec 	bl	8007cb8 <__mcmp>
 8006ee0:	2800      	cmp	r0, #0
 8006ee2:	dcb8      	bgt.n	8006e56 <_dtoa_r+0xa46>
 8006ee4:	d102      	bne.n	8006eec <_dtoa_r+0xadc>
 8006ee6:	f018 0f01 	tst.w	r8, #1
 8006eea:	d1b4      	bne.n	8006e56 <_dtoa_r+0xa46>
 8006eec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006ef0:	1e6a      	subs	r2, r5, #1
 8006ef2:	2b30      	cmp	r3, #48	; 0x30
 8006ef4:	f47f af0f 	bne.w	8006d16 <_dtoa_r+0x906>
 8006ef8:	4615      	mov	r5, r2
 8006efa:	e7f7      	b.n	8006eec <_dtoa_r+0xadc>
 8006efc:	9b06      	ldr	r3, [sp, #24]
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d105      	bne.n	8006f0e <_dtoa_r+0xafe>
 8006f02:	2331      	movs	r3, #49	; 0x31
 8006f04:	9a06      	ldr	r2, [sp, #24]
 8006f06:	f10a 0a01 	add.w	sl, sl, #1
 8006f0a:	7013      	strb	r3, [r2, #0]
 8006f0c:	e703      	b.n	8006d16 <_dtoa_r+0x906>
 8006f0e:	4615      	mov	r5, r2
 8006f10:	e7a1      	b.n	8006e56 <_dtoa_r+0xa46>
 8006f12:	4b17      	ldr	r3, [pc, #92]	; (8006f70 <_dtoa_r+0xb60>)
 8006f14:	f7ff bae1 	b.w	80064da <_dtoa_r+0xca>
 8006f18:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	f47f aabb 	bne.w	8006496 <_dtoa_r+0x86>
 8006f20:	4b14      	ldr	r3, [pc, #80]	; (8006f74 <_dtoa_r+0xb64>)
 8006f22:	f7ff bada 	b.w	80064da <_dtoa_r+0xca>
 8006f26:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	f77f ae3f 	ble.w	8006bac <_dtoa_r+0x79c>
 8006f2e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f30:	9308      	str	r3, [sp, #32]
 8006f32:	e653      	b.n	8006bdc <_dtoa_r+0x7cc>
 8006f34:	9b04      	ldr	r3, [sp, #16]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	dc03      	bgt.n	8006f42 <_dtoa_r+0xb32>
 8006f3a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006f3c:	2b02      	cmp	r3, #2
 8006f3e:	f73f aed5 	bgt.w	8006cec <_dtoa_r+0x8dc>
 8006f42:	9d06      	ldr	r5, [sp, #24]
 8006f44:	4631      	mov	r1, r6
 8006f46:	4658      	mov	r0, fp
 8006f48:	f7ff f9d4 	bl	80062f4 <quorem>
 8006f4c:	9b06      	ldr	r3, [sp, #24]
 8006f4e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006f52:	f805 8b01 	strb.w	r8, [r5], #1
 8006f56:	9a04      	ldr	r2, [sp, #16]
 8006f58:	1aeb      	subs	r3, r5, r3
 8006f5a:	429a      	cmp	r2, r3
 8006f5c:	ddb5      	ble.n	8006eca <_dtoa_r+0xaba>
 8006f5e:	4659      	mov	r1, fp
 8006f60:	2300      	movs	r3, #0
 8006f62:	220a      	movs	r2, #10
 8006f64:	4620      	mov	r0, r4
 8006f66:	f000 fca0 	bl	80078aa <__multadd>
 8006f6a:	4683      	mov	fp, r0
 8006f6c:	e7ea      	b.n	8006f44 <_dtoa_r+0xb34>
 8006f6e:	bf00      	nop
 8006f70:	080093e1 	.word	0x080093e1
 8006f74:	0800b65d 	.word	0x0800b65d

08006f78 <std>:
 8006f78:	2300      	movs	r3, #0
 8006f7a:	b510      	push	{r4, lr}
 8006f7c:	4604      	mov	r4, r0
 8006f7e:	e9c0 3300 	strd	r3, r3, [r0]
 8006f82:	6083      	str	r3, [r0, #8]
 8006f84:	8181      	strh	r1, [r0, #12]
 8006f86:	6643      	str	r3, [r0, #100]	; 0x64
 8006f88:	81c2      	strh	r2, [r0, #14]
 8006f8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f8e:	6183      	str	r3, [r0, #24]
 8006f90:	4619      	mov	r1, r3
 8006f92:	2208      	movs	r2, #8
 8006f94:	305c      	adds	r0, #92	; 0x5c
 8006f96:	f7fd fba9 	bl	80046ec <memset>
 8006f9a:	4b05      	ldr	r3, [pc, #20]	; (8006fb0 <std+0x38>)
 8006f9c:	6224      	str	r4, [r4, #32]
 8006f9e:	6263      	str	r3, [r4, #36]	; 0x24
 8006fa0:	4b04      	ldr	r3, [pc, #16]	; (8006fb4 <std+0x3c>)
 8006fa2:	62a3      	str	r3, [r4, #40]	; 0x28
 8006fa4:	4b04      	ldr	r3, [pc, #16]	; (8006fb8 <std+0x40>)
 8006fa6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006fa8:	4b04      	ldr	r3, [pc, #16]	; (8006fbc <std+0x44>)
 8006faa:	6323      	str	r3, [r4, #48]	; 0x30
 8006fac:	bd10      	pop	{r4, pc}
 8006fae:	bf00      	nop
 8006fb0:	08005429 	.word	0x08005429
 8006fb4:	0800544f 	.word	0x0800544f
 8006fb8:	08005487 	.word	0x08005487
 8006fbc:	080054ab 	.word	0x080054ab

08006fc0 <_cleanup_r>:
 8006fc0:	4901      	ldr	r1, [pc, #4]	; (8006fc8 <_cleanup_r+0x8>)
 8006fc2:	f000 b885 	b.w	80070d0 <_fwalk_reent>
 8006fc6:	bf00      	nop
 8006fc8:	0800918d 	.word	0x0800918d

08006fcc <__sfmoreglue>:
 8006fcc:	b570      	push	{r4, r5, r6, lr}
 8006fce:	2568      	movs	r5, #104	; 0x68
 8006fd0:	1e4a      	subs	r2, r1, #1
 8006fd2:	4355      	muls	r5, r2
 8006fd4:	460e      	mov	r6, r1
 8006fd6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006fda:	f001 f86d 	bl	80080b8 <_malloc_r>
 8006fde:	4604      	mov	r4, r0
 8006fe0:	b140      	cbz	r0, 8006ff4 <__sfmoreglue+0x28>
 8006fe2:	2100      	movs	r1, #0
 8006fe4:	e9c0 1600 	strd	r1, r6, [r0]
 8006fe8:	300c      	adds	r0, #12
 8006fea:	60a0      	str	r0, [r4, #8]
 8006fec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006ff0:	f7fd fb7c 	bl	80046ec <memset>
 8006ff4:	4620      	mov	r0, r4
 8006ff6:	bd70      	pop	{r4, r5, r6, pc}

08006ff8 <__sinit>:
 8006ff8:	6983      	ldr	r3, [r0, #24]
 8006ffa:	b510      	push	{r4, lr}
 8006ffc:	4604      	mov	r4, r0
 8006ffe:	bb33      	cbnz	r3, 800704e <__sinit+0x56>
 8007000:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8007004:	6503      	str	r3, [r0, #80]	; 0x50
 8007006:	4b12      	ldr	r3, [pc, #72]	; (8007050 <__sinit+0x58>)
 8007008:	4a12      	ldr	r2, [pc, #72]	; (8007054 <__sinit+0x5c>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	6282      	str	r2, [r0, #40]	; 0x28
 800700e:	4298      	cmp	r0, r3
 8007010:	bf04      	itt	eq
 8007012:	2301      	moveq	r3, #1
 8007014:	6183      	streq	r3, [r0, #24]
 8007016:	f000 f81f 	bl	8007058 <__sfp>
 800701a:	6060      	str	r0, [r4, #4]
 800701c:	4620      	mov	r0, r4
 800701e:	f000 f81b 	bl	8007058 <__sfp>
 8007022:	60a0      	str	r0, [r4, #8]
 8007024:	4620      	mov	r0, r4
 8007026:	f000 f817 	bl	8007058 <__sfp>
 800702a:	2200      	movs	r2, #0
 800702c:	60e0      	str	r0, [r4, #12]
 800702e:	2104      	movs	r1, #4
 8007030:	6860      	ldr	r0, [r4, #4]
 8007032:	f7ff ffa1 	bl	8006f78 <std>
 8007036:	2201      	movs	r2, #1
 8007038:	2109      	movs	r1, #9
 800703a:	68a0      	ldr	r0, [r4, #8]
 800703c:	f7ff ff9c 	bl	8006f78 <std>
 8007040:	2202      	movs	r2, #2
 8007042:	2112      	movs	r1, #18
 8007044:	68e0      	ldr	r0, [r4, #12]
 8007046:	f7ff ff97 	bl	8006f78 <std>
 800704a:	2301      	movs	r3, #1
 800704c:	61a3      	str	r3, [r4, #24]
 800704e:	bd10      	pop	{r4, pc}
 8007050:	0800b5a8 	.word	0x0800b5a8
 8007054:	08006fc1 	.word	0x08006fc1

08007058 <__sfp>:
 8007058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800705a:	4b1b      	ldr	r3, [pc, #108]	; (80070c8 <__sfp+0x70>)
 800705c:	4607      	mov	r7, r0
 800705e:	681e      	ldr	r6, [r3, #0]
 8007060:	69b3      	ldr	r3, [r6, #24]
 8007062:	b913      	cbnz	r3, 800706a <__sfp+0x12>
 8007064:	4630      	mov	r0, r6
 8007066:	f7ff ffc7 	bl	8006ff8 <__sinit>
 800706a:	3648      	adds	r6, #72	; 0x48
 800706c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007070:	3b01      	subs	r3, #1
 8007072:	d503      	bpl.n	800707c <__sfp+0x24>
 8007074:	6833      	ldr	r3, [r6, #0]
 8007076:	b133      	cbz	r3, 8007086 <__sfp+0x2e>
 8007078:	6836      	ldr	r6, [r6, #0]
 800707a:	e7f7      	b.n	800706c <__sfp+0x14>
 800707c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007080:	b16d      	cbz	r5, 800709e <__sfp+0x46>
 8007082:	3468      	adds	r4, #104	; 0x68
 8007084:	e7f4      	b.n	8007070 <__sfp+0x18>
 8007086:	2104      	movs	r1, #4
 8007088:	4638      	mov	r0, r7
 800708a:	f7ff ff9f 	bl	8006fcc <__sfmoreglue>
 800708e:	6030      	str	r0, [r6, #0]
 8007090:	2800      	cmp	r0, #0
 8007092:	d1f1      	bne.n	8007078 <__sfp+0x20>
 8007094:	230c      	movs	r3, #12
 8007096:	4604      	mov	r4, r0
 8007098:	603b      	str	r3, [r7, #0]
 800709a:	4620      	mov	r0, r4
 800709c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800709e:	4b0b      	ldr	r3, [pc, #44]	; (80070cc <__sfp+0x74>)
 80070a0:	6665      	str	r5, [r4, #100]	; 0x64
 80070a2:	e9c4 5500 	strd	r5, r5, [r4]
 80070a6:	60a5      	str	r5, [r4, #8]
 80070a8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80070ac:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80070b0:	2208      	movs	r2, #8
 80070b2:	4629      	mov	r1, r5
 80070b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80070b8:	f7fd fb18 	bl	80046ec <memset>
 80070bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80070c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80070c4:	e7e9      	b.n	800709a <__sfp+0x42>
 80070c6:	bf00      	nop
 80070c8:	0800b5a8 	.word	0x0800b5a8
 80070cc:	ffff0001 	.word	0xffff0001

080070d0 <_fwalk_reent>:
 80070d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070d4:	4680      	mov	r8, r0
 80070d6:	4689      	mov	r9, r1
 80070d8:	2600      	movs	r6, #0
 80070da:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80070de:	b914      	cbnz	r4, 80070e6 <_fwalk_reent+0x16>
 80070e0:	4630      	mov	r0, r6
 80070e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070e6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80070ea:	3f01      	subs	r7, #1
 80070ec:	d501      	bpl.n	80070f2 <_fwalk_reent+0x22>
 80070ee:	6824      	ldr	r4, [r4, #0]
 80070f0:	e7f5      	b.n	80070de <_fwalk_reent+0xe>
 80070f2:	89ab      	ldrh	r3, [r5, #12]
 80070f4:	2b01      	cmp	r3, #1
 80070f6:	d907      	bls.n	8007108 <_fwalk_reent+0x38>
 80070f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80070fc:	3301      	adds	r3, #1
 80070fe:	d003      	beq.n	8007108 <_fwalk_reent+0x38>
 8007100:	4629      	mov	r1, r5
 8007102:	4640      	mov	r0, r8
 8007104:	47c8      	blx	r9
 8007106:	4306      	orrs	r6, r0
 8007108:	3568      	adds	r5, #104	; 0x68
 800710a:	e7ee      	b.n	80070ea <_fwalk_reent+0x1a>

0800710c <rshift>:
 800710c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800710e:	6906      	ldr	r6, [r0, #16]
 8007110:	114b      	asrs	r3, r1, #5
 8007112:	429e      	cmp	r6, r3
 8007114:	f100 0414 	add.w	r4, r0, #20
 8007118:	dd31      	ble.n	800717e <rshift+0x72>
 800711a:	f011 011f 	ands.w	r1, r1, #31
 800711e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8007122:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8007126:	d108      	bne.n	800713a <rshift+0x2e>
 8007128:	4621      	mov	r1, r4
 800712a:	42b2      	cmp	r2, r6
 800712c:	460b      	mov	r3, r1
 800712e:	d211      	bcs.n	8007154 <rshift+0x48>
 8007130:	f852 3b04 	ldr.w	r3, [r2], #4
 8007134:	f841 3b04 	str.w	r3, [r1], #4
 8007138:	e7f7      	b.n	800712a <rshift+0x1e>
 800713a:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800713e:	4623      	mov	r3, r4
 8007140:	f1c1 0c20 	rsb	ip, r1, #32
 8007144:	40cd      	lsrs	r5, r1
 8007146:	3204      	adds	r2, #4
 8007148:	42b2      	cmp	r2, r6
 800714a:	4617      	mov	r7, r2
 800714c:	d30d      	bcc.n	800716a <rshift+0x5e>
 800714e:	601d      	str	r5, [r3, #0]
 8007150:	b105      	cbz	r5, 8007154 <rshift+0x48>
 8007152:	3304      	adds	r3, #4
 8007154:	42a3      	cmp	r3, r4
 8007156:	eba3 0204 	sub.w	r2, r3, r4
 800715a:	bf08      	it	eq
 800715c:	2300      	moveq	r3, #0
 800715e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007162:	6102      	str	r2, [r0, #16]
 8007164:	bf08      	it	eq
 8007166:	6143      	streq	r3, [r0, #20]
 8007168:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800716a:	683f      	ldr	r7, [r7, #0]
 800716c:	fa07 f70c 	lsl.w	r7, r7, ip
 8007170:	433d      	orrs	r5, r7
 8007172:	f843 5b04 	str.w	r5, [r3], #4
 8007176:	f852 5b04 	ldr.w	r5, [r2], #4
 800717a:	40cd      	lsrs	r5, r1
 800717c:	e7e4      	b.n	8007148 <rshift+0x3c>
 800717e:	4623      	mov	r3, r4
 8007180:	e7e8      	b.n	8007154 <rshift+0x48>

08007182 <__hexdig_fun>:
 8007182:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007186:	2b09      	cmp	r3, #9
 8007188:	d802      	bhi.n	8007190 <__hexdig_fun+0xe>
 800718a:	3820      	subs	r0, #32
 800718c:	b2c0      	uxtb	r0, r0
 800718e:	4770      	bx	lr
 8007190:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007194:	2b05      	cmp	r3, #5
 8007196:	d801      	bhi.n	800719c <__hexdig_fun+0x1a>
 8007198:	3847      	subs	r0, #71	; 0x47
 800719a:	e7f7      	b.n	800718c <__hexdig_fun+0xa>
 800719c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80071a0:	2b05      	cmp	r3, #5
 80071a2:	d801      	bhi.n	80071a8 <__hexdig_fun+0x26>
 80071a4:	3827      	subs	r0, #39	; 0x27
 80071a6:	e7f1      	b.n	800718c <__hexdig_fun+0xa>
 80071a8:	2000      	movs	r0, #0
 80071aa:	4770      	bx	lr

080071ac <__gethex>:
 80071ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071b0:	b08b      	sub	sp, #44	; 0x2c
 80071b2:	9002      	str	r0, [sp, #8]
 80071b4:	9816      	ldr	r0, [sp, #88]	; 0x58
 80071b6:	468a      	mov	sl, r1
 80071b8:	4690      	mov	r8, r2
 80071ba:	9306      	str	r3, [sp, #24]
 80071bc:	f000 fae0 	bl	8007780 <__localeconv_l>
 80071c0:	6803      	ldr	r3, [r0, #0]
 80071c2:	f04f 0b00 	mov.w	fp, #0
 80071c6:	4618      	mov	r0, r3
 80071c8:	9303      	str	r3, [sp, #12]
 80071ca:	f7f8 ffc1 	bl	8000150 <strlen>
 80071ce:	9b03      	ldr	r3, [sp, #12]
 80071d0:	9001      	str	r0, [sp, #4]
 80071d2:	4403      	add	r3, r0
 80071d4:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80071d8:	9307      	str	r3, [sp, #28]
 80071da:	f8da 3000 	ldr.w	r3, [sl]
 80071de:	3302      	adds	r3, #2
 80071e0:	461f      	mov	r7, r3
 80071e2:	f813 0b01 	ldrb.w	r0, [r3], #1
 80071e6:	2830      	cmp	r0, #48	; 0x30
 80071e8:	d06c      	beq.n	80072c4 <__gethex+0x118>
 80071ea:	f7ff ffca 	bl	8007182 <__hexdig_fun>
 80071ee:	4604      	mov	r4, r0
 80071f0:	2800      	cmp	r0, #0
 80071f2:	d16a      	bne.n	80072ca <__gethex+0x11e>
 80071f4:	9a01      	ldr	r2, [sp, #4]
 80071f6:	9903      	ldr	r1, [sp, #12]
 80071f8:	4638      	mov	r0, r7
 80071fa:	f001 fd9c 	bl	8008d36 <strncmp>
 80071fe:	2800      	cmp	r0, #0
 8007200:	d166      	bne.n	80072d0 <__gethex+0x124>
 8007202:	9b01      	ldr	r3, [sp, #4]
 8007204:	5cf8      	ldrb	r0, [r7, r3]
 8007206:	18fe      	adds	r6, r7, r3
 8007208:	f7ff ffbb 	bl	8007182 <__hexdig_fun>
 800720c:	2800      	cmp	r0, #0
 800720e:	d062      	beq.n	80072d6 <__gethex+0x12a>
 8007210:	4633      	mov	r3, r6
 8007212:	7818      	ldrb	r0, [r3, #0]
 8007214:	461f      	mov	r7, r3
 8007216:	2830      	cmp	r0, #48	; 0x30
 8007218:	f103 0301 	add.w	r3, r3, #1
 800721c:	d0f9      	beq.n	8007212 <__gethex+0x66>
 800721e:	f7ff ffb0 	bl	8007182 <__hexdig_fun>
 8007222:	fab0 f580 	clz	r5, r0
 8007226:	4634      	mov	r4, r6
 8007228:	f04f 0b01 	mov.w	fp, #1
 800722c:	096d      	lsrs	r5, r5, #5
 800722e:	463a      	mov	r2, r7
 8007230:	4616      	mov	r6, r2
 8007232:	7830      	ldrb	r0, [r6, #0]
 8007234:	3201      	adds	r2, #1
 8007236:	f7ff ffa4 	bl	8007182 <__hexdig_fun>
 800723a:	2800      	cmp	r0, #0
 800723c:	d1f8      	bne.n	8007230 <__gethex+0x84>
 800723e:	9a01      	ldr	r2, [sp, #4]
 8007240:	9903      	ldr	r1, [sp, #12]
 8007242:	4630      	mov	r0, r6
 8007244:	f001 fd77 	bl	8008d36 <strncmp>
 8007248:	b950      	cbnz	r0, 8007260 <__gethex+0xb4>
 800724a:	b954      	cbnz	r4, 8007262 <__gethex+0xb6>
 800724c:	9b01      	ldr	r3, [sp, #4]
 800724e:	18f4      	adds	r4, r6, r3
 8007250:	4622      	mov	r2, r4
 8007252:	4616      	mov	r6, r2
 8007254:	7830      	ldrb	r0, [r6, #0]
 8007256:	3201      	adds	r2, #1
 8007258:	f7ff ff93 	bl	8007182 <__hexdig_fun>
 800725c:	2800      	cmp	r0, #0
 800725e:	d1f8      	bne.n	8007252 <__gethex+0xa6>
 8007260:	b10c      	cbz	r4, 8007266 <__gethex+0xba>
 8007262:	1ba4      	subs	r4, r4, r6
 8007264:	00a4      	lsls	r4, r4, #2
 8007266:	7833      	ldrb	r3, [r6, #0]
 8007268:	2b50      	cmp	r3, #80	; 0x50
 800726a:	d001      	beq.n	8007270 <__gethex+0xc4>
 800726c:	2b70      	cmp	r3, #112	; 0x70
 800726e:	d140      	bne.n	80072f2 <__gethex+0x146>
 8007270:	7873      	ldrb	r3, [r6, #1]
 8007272:	2b2b      	cmp	r3, #43	; 0x2b
 8007274:	d031      	beq.n	80072da <__gethex+0x12e>
 8007276:	2b2d      	cmp	r3, #45	; 0x2d
 8007278:	d033      	beq.n	80072e2 <__gethex+0x136>
 800727a:	f04f 0900 	mov.w	r9, #0
 800727e:	1c71      	adds	r1, r6, #1
 8007280:	7808      	ldrb	r0, [r1, #0]
 8007282:	f7ff ff7e 	bl	8007182 <__hexdig_fun>
 8007286:	1e43      	subs	r3, r0, #1
 8007288:	b2db      	uxtb	r3, r3
 800728a:	2b18      	cmp	r3, #24
 800728c:	d831      	bhi.n	80072f2 <__gethex+0x146>
 800728e:	f1a0 0210 	sub.w	r2, r0, #16
 8007292:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007296:	f7ff ff74 	bl	8007182 <__hexdig_fun>
 800729a:	1e43      	subs	r3, r0, #1
 800729c:	b2db      	uxtb	r3, r3
 800729e:	2b18      	cmp	r3, #24
 80072a0:	d922      	bls.n	80072e8 <__gethex+0x13c>
 80072a2:	f1b9 0f00 	cmp.w	r9, #0
 80072a6:	d000      	beq.n	80072aa <__gethex+0xfe>
 80072a8:	4252      	negs	r2, r2
 80072aa:	4414      	add	r4, r2
 80072ac:	f8ca 1000 	str.w	r1, [sl]
 80072b0:	b30d      	cbz	r5, 80072f6 <__gethex+0x14a>
 80072b2:	f1bb 0f00 	cmp.w	fp, #0
 80072b6:	bf0c      	ite	eq
 80072b8:	2706      	moveq	r7, #6
 80072ba:	2700      	movne	r7, #0
 80072bc:	4638      	mov	r0, r7
 80072be:	b00b      	add	sp, #44	; 0x2c
 80072c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072c4:	f10b 0b01 	add.w	fp, fp, #1
 80072c8:	e78a      	b.n	80071e0 <__gethex+0x34>
 80072ca:	2500      	movs	r5, #0
 80072cc:	462c      	mov	r4, r5
 80072ce:	e7ae      	b.n	800722e <__gethex+0x82>
 80072d0:	463e      	mov	r6, r7
 80072d2:	2501      	movs	r5, #1
 80072d4:	e7c7      	b.n	8007266 <__gethex+0xba>
 80072d6:	4604      	mov	r4, r0
 80072d8:	e7fb      	b.n	80072d2 <__gethex+0x126>
 80072da:	f04f 0900 	mov.w	r9, #0
 80072de:	1cb1      	adds	r1, r6, #2
 80072e0:	e7ce      	b.n	8007280 <__gethex+0xd4>
 80072e2:	f04f 0901 	mov.w	r9, #1
 80072e6:	e7fa      	b.n	80072de <__gethex+0x132>
 80072e8:	230a      	movs	r3, #10
 80072ea:	fb03 0202 	mla	r2, r3, r2, r0
 80072ee:	3a10      	subs	r2, #16
 80072f0:	e7cf      	b.n	8007292 <__gethex+0xe6>
 80072f2:	4631      	mov	r1, r6
 80072f4:	e7da      	b.n	80072ac <__gethex+0x100>
 80072f6:	4629      	mov	r1, r5
 80072f8:	1bf3      	subs	r3, r6, r7
 80072fa:	3b01      	subs	r3, #1
 80072fc:	2b07      	cmp	r3, #7
 80072fe:	dc49      	bgt.n	8007394 <__gethex+0x1e8>
 8007300:	9802      	ldr	r0, [sp, #8]
 8007302:	f000 fa87 	bl	8007814 <_Balloc>
 8007306:	f04f 0b00 	mov.w	fp, #0
 800730a:	4605      	mov	r5, r0
 800730c:	46da      	mov	sl, fp
 800730e:	9b01      	ldr	r3, [sp, #4]
 8007310:	f100 0914 	add.w	r9, r0, #20
 8007314:	f1c3 0301 	rsb	r3, r3, #1
 8007318:	f8cd 9010 	str.w	r9, [sp, #16]
 800731c:	9308      	str	r3, [sp, #32]
 800731e:	42b7      	cmp	r7, r6
 8007320:	d33b      	bcc.n	800739a <__gethex+0x1ee>
 8007322:	9804      	ldr	r0, [sp, #16]
 8007324:	f840 ab04 	str.w	sl, [r0], #4
 8007328:	eba0 0009 	sub.w	r0, r0, r9
 800732c:	1080      	asrs	r0, r0, #2
 800732e:	6128      	str	r0, [r5, #16]
 8007330:	0147      	lsls	r7, r0, #5
 8007332:	4650      	mov	r0, sl
 8007334:	f000 fb32 	bl	800799c <__hi0bits>
 8007338:	f8d8 6000 	ldr.w	r6, [r8]
 800733c:	1a3f      	subs	r7, r7, r0
 800733e:	42b7      	cmp	r7, r6
 8007340:	dd64      	ble.n	800740c <__gethex+0x260>
 8007342:	1bbf      	subs	r7, r7, r6
 8007344:	4639      	mov	r1, r7
 8007346:	4628      	mov	r0, r5
 8007348:	f000 fe3b 	bl	8007fc2 <__any_on>
 800734c:	4682      	mov	sl, r0
 800734e:	b178      	cbz	r0, 8007370 <__gethex+0x1c4>
 8007350:	f04f 0a01 	mov.w	sl, #1
 8007354:	1e7b      	subs	r3, r7, #1
 8007356:	1159      	asrs	r1, r3, #5
 8007358:	f003 021f 	and.w	r2, r3, #31
 800735c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007360:	fa0a f202 	lsl.w	r2, sl, r2
 8007364:	420a      	tst	r2, r1
 8007366:	d003      	beq.n	8007370 <__gethex+0x1c4>
 8007368:	4553      	cmp	r3, sl
 800736a:	dc46      	bgt.n	80073fa <__gethex+0x24e>
 800736c:	f04f 0a02 	mov.w	sl, #2
 8007370:	4639      	mov	r1, r7
 8007372:	4628      	mov	r0, r5
 8007374:	f7ff feca 	bl	800710c <rshift>
 8007378:	443c      	add	r4, r7
 800737a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800737e:	42a3      	cmp	r3, r4
 8007380:	da52      	bge.n	8007428 <__gethex+0x27c>
 8007382:	4629      	mov	r1, r5
 8007384:	9802      	ldr	r0, [sp, #8]
 8007386:	f000 fa79 	bl	800787c <_Bfree>
 800738a:	2300      	movs	r3, #0
 800738c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800738e:	27a3      	movs	r7, #163	; 0xa3
 8007390:	6013      	str	r3, [r2, #0]
 8007392:	e793      	b.n	80072bc <__gethex+0x110>
 8007394:	3101      	adds	r1, #1
 8007396:	105b      	asrs	r3, r3, #1
 8007398:	e7b0      	b.n	80072fc <__gethex+0x150>
 800739a:	1e73      	subs	r3, r6, #1
 800739c:	9305      	str	r3, [sp, #20]
 800739e:	9a07      	ldr	r2, [sp, #28]
 80073a0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d018      	beq.n	80073da <__gethex+0x22e>
 80073a8:	f1bb 0f20 	cmp.w	fp, #32
 80073ac:	d107      	bne.n	80073be <__gethex+0x212>
 80073ae:	9b04      	ldr	r3, [sp, #16]
 80073b0:	f8c3 a000 	str.w	sl, [r3]
 80073b4:	f04f 0a00 	mov.w	sl, #0
 80073b8:	46d3      	mov	fp, sl
 80073ba:	3304      	adds	r3, #4
 80073bc:	9304      	str	r3, [sp, #16]
 80073be:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80073c2:	f7ff fede 	bl	8007182 <__hexdig_fun>
 80073c6:	f000 000f 	and.w	r0, r0, #15
 80073ca:	fa00 f00b 	lsl.w	r0, r0, fp
 80073ce:	ea4a 0a00 	orr.w	sl, sl, r0
 80073d2:	f10b 0b04 	add.w	fp, fp, #4
 80073d6:	9b05      	ldr	r3, [sp, #20]
 80073d8:	e00d      	b.n	80073f6 <__gethex+0x24a>
 80073da:	9b05      	ldr	r3, [sp, #20]
 80073dc:	9a08      	ldr	r2, [sp, #32]
 80073de:	4413      	add	r3, r2
 80073e0:	42bb      	cmp	r3, r7
 80073e2:	d3e1      	bcc.n	80073a8 <__gethex+0x1fc>
 80073e4:	4618      	mov	r0, r3
 80073e6:	9a01      	ldr	r2, [sp, #4]
 80073e8:	9903      	ldr	r1, [sp, #12]
 80073ea:	9309      	str	r3, [sp, #36]	; 0x24
 80073ec:	f001 fca3 	bl	8008d36 <strncmp>
 80073f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073f2:	2800      	cmp	r0, #0
 80073f4:	d1d8      	bne.n	80073a8 <__gethex+0x1fc>
 80073f6:	461e      	mov	r6, r3
 80073f8:	e791      	b.n	800731e <__gethex+0x172>
 80073fa:	1eb9      	subs	r1, r7, #2
 80073fc:	4628      	mov	r0, r5
 80073fe:	f000 fde0 	bl	8007fc2 <__any_on>
 8007402:	2800      	cmp	r0, #0
 8007404:	d0b2      	beq.n	800736c <__gethex+0x1c0>
 8007406:	f04f 0a03 	mov.w	sl, #3
 800740a:	e7b1      	b.n	8007370 <__gethex+0x1c4>
 800740c:	da09      	bge.n	8007422 <__gethex+0x276>
 800740e:	1bf7      	subs	r7, r6, r7
 8007410:	4629      	mov	r1, r5
 8007412:	463a      	mov	r2, r7
 8007414:	9802      	ldr	r0, [sp, #8]
 8007416:	f000 fbfb 	bl	8007c10 <__lshift>
 800741a:	4605      	mov	r5, r0
 800741c:	1be4      	subs	r4, r4, r7
 800741e:	f100 0914 	add.w	r9, r0, #20
 8007422:	f04f 0a00 	mov.w	sl, #0
 8007426:	e7a8      	b.n	800737a <__gethex+0x1ce>
 8007428:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800742c:	42a0      	cmp	r0, r4
 800742e:	dd6b      	ble.n	8007508 <__gethex+0x35c>
 8007430:	1b04      	subs	r4, r0, r4
 8007432:	42a6      	cmp	r6, r4
 8007434:	dc2e      	bgt.n	8007494 <__gethex+0x2e8>
 8007436:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800743a:	2b02      	cmp	r3, #2
 800743c:	d022      	beq.n	8007484 <__gethex+0x2d8>
 800743e:	2b03      	cmp	r3, #3
 8007440:	d024      	beq.n	800748c <__gethex+0x2e0>
 8007442:	2b01      	cmp	r3, #1
 8007444:	d115      	bne.n	8007472 <__gethex+0x2c6>
 8007446:	42a6      	cmp	r6, r4
 8007448:	d113      	bne.n	8007472 <__gethex+0x2c6>
 800744a:	2e01      	cmp	r6, #1
 800744c:	dc0b      	bgt.n	8007466 <__gethex+0x2ba>
 800744e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007452:	9a06      	ldr	r2, [sp, #24]
 8007454:	2762      	movs	r7, #98	; 0x62
 8007456:	6013      	str	r3, [r2, #0]
 8007458:	2301      	movs	r3, #1
 800745a:	612b      	str	r3, [r5, #16]
 800745c:	f8c9 3000 	str.w	r3, [r9]
 8007460:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007462:	601d      	str	r5, [r3, #0]
 8007464:	e72a      	b.n	80072bc <__gethex+0x110>
 8007466:	1e71      	subs	r1, r6, #1
 8007468:	4628      	mov	r0, r5
 800746a:	f000 fdaa 	bl	8007fc2 <__any_on>
 800746e:	2800      	cmp	r0, #0
 8007470:	d1ed      	bne.n	800744e <__gethex+0x2a2>
 8007472:	4629      	mov	r1, r5
 8007474:	9802      	ldr	r0, [sp, #8]
 8007476:	f000 fa01 	bl	800787c <_Bfree>
 800747a:	2300      	movs	r3, #0
 800747c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800747e:	2750      	movs	r7, #80	; 0x50
 8007480:	6013      	str	r3, [r2, #0]
 8007482:	e71b      	b.n	80072bc <__gethex+0x110>
 8007484:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007486:	2b00      	cmp	r3, #0
 8007488:	d0e1      	beq.n	800744e <__gethex+0x2a2>
 800748a:	e7f2      	b.n	8007472 <__gethex+0x2c6>
 800748c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800748e:	2b00      	cmp	r3, #0
 8007490:	d1dd      	bne.n	800744e <__gethex+0x2a2>
 8007492:	e7ee      	b.n	8007472 <__gethex+0x2c6>
 8007494:	1e67      	subs	r7, r4, #1
 8007496:	f1ba 0f00 	cmp.w	sl, #0
 800749a:	d132      	bne.n	8007502 <__gethex+0x356>
 800749c:	b127      	cbz	r7, 80074a8 <__gethex+0x2fc>
 800749e:	4639      	mov	r1, r7
 80074a0:	4628      	mov	r0, r5
 80074a2:	f000 fd8e 	bl	8007fc2 <__any_on>
 80074a6:	4682      	mov	sl, r0
 80074a8:	2301      	movs	r3, #1
 80074aa:	117a      	asrs	r2, r7, #5
 80074ac:	f007 071f 	and.w	r7, r7, #31
 80074b0:	fa03 f707 	lsl.w	r7, r3, r7
 80074b4:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80074b8:	4621      	mov	r1, r4
 80074ba:	421f      	tst	r7, r3
 80074bc:	f04f 0702 	mov.w	r7, #2
 80074c0:	4628      	mov	r0, r5
 80074c2:	bf18      	it	ne
 80074c4:	f04a 0a02 	orrne.w	sl, sl, #2
 80074c8:	1b36      	subs	r6, r6, r4
 80074ca:	f7ff fe1f 	bl	800710c <rshift>
 80074ce:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80074d2:	f1ba 0f00 	cmp.w	sl, #0
 80074d6:	d048      	beq.n	800756a <__gethex+0x3be>
 80074d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80074dc:	2b02      	cmp	r3, #2
 80074de:	d015      	beq.n	800750c <__gethex+0x360>
 80074e0:	2b03      	cmp	r3, #3
 80074e2:	d017      	beq.n	8007514 <__gethex+0x368>
 80074e4:	2b01      	cmp	r3, #1
 80074e6:	d109      	bne.n	80074fc <__gethex+0x350>
 80074e8:	f01a 0f02 	tst.w	sl, #2
 80074ec:	d006      	beq.n	80074fc <__gethex+0x350>
 80074ee:	f8d9 3000 	ldr.w	r3, [r9]
 80074f2:	ea4a 0a03 	orr.w	sl, sl, r3
 80074f6:	f01a 0f01 	tst.w	sl, #1
 80074fa:	d10e      	bne.n	800751a <__gethex+0x36e>
 80074fc:	f047 0710 	orr.w	r7, r7, #16
 8007500:	e033      	b.n	800756a <__gethex+0x3be>
 8007502:	f04f 0a01 	mov.w	sl, #1
 8007506:	e7cf      	b.n	80074a8 <__gethex+0x2fc>
 8007508:	2701      	movs	r7, #1
 800750a:	e7e2      	b.n	80074d2 <__gethex+0x326>
 800750c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800750e:	f1c3 0301 	rsb	r3, r3, #1
 8007512:	9315      	str	r3, [sp, #84]	; 0x54
 8007514:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007516:	2b00      	cmp	r3, #0
 8007518:	d0f0      	beq.n	80074fc <__gethex+0x350>
 800751a:	f04f 0c00 	mov.w	ip, #0
 800751e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8007522:	f105 0314 	add.w	r3, r5, #20
 8007526:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800752a:	eb03 010a 	add.w	r1, r3, sl
 800752e:	4618      	mov	r0, r3
 8007530:	f853 2b04 	ldr.w	r2, [r3], #4
 8007534:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007538:	d01c      	beq.n	8007574 <__gethex+0x3c8>
 800753a:	3201      	adds	r2, #1
 800753c:	6002      	str	r2, [r0, #0]
 800753e:	2f02      	cmp	r7, #2
 8007540:	f105 0314 	add.w	r3, r5, #20
 8007544:	d138      	bne.n	80075b8 <__gethex+0x40c>
 8007546:	f8d8 2000 	ldr.w	r2, [r8]
 800754a:	3a01      	subs	r2, #1
 800754c:	42b2      	cmp	r2, r6
 800754e:	d10a      	bne.n	8007566 <__gethex+0x3ba>
 8007550:	2201      	movs	r2, #1
 8007552:	1171      	asrs	r1, r6, #5
 8007554:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007558:	f006 061f 	and.w	r6, r6, #31
 800755c:	fa02 f606 	lsl.w	r6, r2, r6
 8007560:	421e      	tst	r6, r3
 8007562:	bf18      	it	ne
 8007564:	4617      	movne	r7, r2
 8007566:	f047 0720 	orr.w	r7, r7, #32
 800756a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800756c:	601d      	str	r5, [r3, #0]
 800756e:	9b06      	ldr	r3, [sp, #24]
 8007570:	601c      	str	r4, [r3, #0]
 8007572:	e6a3      	b.n	80072bc <__gethex+0x110>
 8007574:	4299      	cmp	r1, r3
 8007576:	f843 cc04 	str.w	ip, [r3, #-4]
 800757a:	d8d8      	bhi.n	800752e <__gethex+0x382>
 800757c:	68ab      	ldr	r3, [r5, #8]
 800757e:	4599      	cmp	r9, r3
 8007580:	db12      	blt.n	80075a8 <__gethex+0x3fc>
 8007582:	6869      	ldr	r1, [r5, #4]
 8007584:	9802      	ldr	r0, [sp, #8]
 8007586:	3101      	adds	r1, #1
 8007588:	f000 f944 	bl	8007814 <_Balloc>
 800758c:	4683      	mov	fp, r0
 800758e:	692a      	ldr	r2, [r5, #16]
 8007590:	f105 010c 	add.w	r1, r5, #12
 8007594:	3202      	adds	r2, #2
 8007596:	0092      	lsls	r2, r2, #2
 8007598:	300c      	adds	r0, #12
 800759a:	f7fd f883 	bl	80046a4 <memcpy>
 800759e:	4629      	mov	r1, r5
 80075a0:	9802      	ldr	r0, [sp, #8]
 80075a2:	f000 f96b 	bl	800787c <_Bfree>
 80075a6:	465d      	mov	r5, fp
 80075a8:	692b      	ldr	r3, [r5, #16]
 80075aa:	1c5a      	adds	r2, r3, #1
 80075ac:	612a      	str	r2, [r5, #16]
 80075ae:	2201      	movs	r2, #1
 80075b0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80075b4:	615a      	str	r2, [r3, #20]
 80075b6:	e7c2      	b.n	800753e <__gethex+0x392>
 80075b8:	692a      	ldr	r2, [r5, #16]
 80075ba:	454a      	cmp	r2, r9
 80075bc:	dd0b      	ble.n	80075d6 <__gethex+0x42a>
 80075be:	2101      	movs	r1, #1
 80075c0:	4628      	mov	r0, r5
 80075c2:	f7ff fda3 	bl	800710c <rshift>
 80075c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80075ca:	3401      	adds	r4, #1
 80075cc:	42a3      	cmp	r3, r4
 80075ce:	f6ff aed8 	blt.w	8007382 <__gethex+0x1d6>
 80075d2:	2701      	movs	r7, #1
 80075d4:	e7c7      	b.n	8007566 <__gethex+0x3ba>
 80075d6:	f016 061f 	ands.w	r6, r6, #31
 80075da:	d0fa      	beq.n	80075d2 <__gethex+0x426>
 80075dc:	449a      	add	sl, r3
 80075de:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80075e2:	f000 f9db 	bl	800799c <__hi0bits>
 80075e6:	f1c6 0620 	rsb	r6, r6, #32
 80075ea:	42b0      	cmp	r0, r6
 80075ec:	dbe7      	blt.n	80075be <__gethex+0x412>
 80075ee:	e7f0      	b.n	80075d2 <__gethex+0x426>

080075f0 <L_shift>:
 80075f0:	f1c2 0208 	rsb	r2, r2, #8
 80075f4:	0092      	lsls	r2, r2, #2
 80075f6:	b570      	push	{r4, r5, r6, lr}
 80075f8:	f1c2 0620 	rsb	r6, r2, #32
 80075fc:	6843      	ldr	r3, [r0, #4]
 80075fe:	6804      	ldr	r4, [r0, #0]
 8007600:	fa03 f506 	lsl.w	r5, r3, r6
 8007604:	432c      	orrs	r4, r5
 8007606:	40d3      	lsrs	r3, r2
 8007608:	6004      	str	r4, [r0, #0]
 800760a:	f840 3f04 	str.w	r3, [r0, #4]!
 800760e:	4288      	cmp	r0, r1
 8007610:	d3f4      	bcc.n	80075fc <L_shift+0xc>
 8007612:	bd70      	pop	{r4, r5, r6, pc}

08007614 <__match>:
 8007614:	b530      	push	{r4, r5, lr}
 8007616:	6803      	ldr	r3, [r0, #0]
 8007618:	3301      	adds	r3, #1
 800761a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800761e:	b914      	cbnz	r4, 8007626 <__match+0x12>
 8007620:	6003      	str	r3, [r0, #0]
 8007622:	2001      	movs	r0, #1
 8007624:	bd30      	pop	{r4, r5, pc}
 8007626:	f813 2b01 	ldrb.w	r2, [r3], #1
 800762a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800762e:	2d19      	cmp	r5, #25
 8007630:	bf98      	it	ls
 8007632:	3220      	addls	r2, #32
 8007634:	42a2      	cmp	r2, r4
 8007636:	d0f0      	beq.n	800761a <__match+0x6>
 8007638:	2000      	movs	r0, #0
 800763a:	e7f3      	b.n	8007624 <__match+0x10>

0800763c <__hexnan>:
 800763c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007640:	2500      	movs	r5, #0
 8007642:	680b      	ldr	r3, [r1, #0]
 8007644:	4682      	mov	sl, r0
 8007646:	115f      	asrs	r7, r3, #5
 8007648:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800764c:	f013 031f 	ands.w	r3, r3, #31
 8007650:	bf18      	it	ne
 8007652:	3704      	addne	r7, #4
 8007654:	1f3e      	subs	r6, r7, #4
 8007656:	4690      	mov	r8, r2
 8007658:	46b1      	mov	r9, r6
 800765a:	4634      	mov	r4, r6
 800765c:	46ab      	mov	fp, r5
 800765e:	b087      	sub	sp, #28
 8007660:	6801      	ldr	r1, [r0, #0]
 8007662:	9301      	str	r3, [sp, #4]
 8007664:	f847 5c04 	str.w	r5, [r7, #-4]
 8007668:	9502      	str	r5, [sp, #8]
 800766a:	784a      	ldrb	r2, [r1, #1]
 800766c:	1c4b      	adds	r3, r1, #1
 800766e:	9303      	str	r3, [sp, #12]
 8007670:	b342      	cbz	r2, 80076c4 <__hexnan+0x88>
 8007672:	4610      	mov	r0, r2
 8007674:	9105      	str	r1, [sp, #20]
 8007676:	9204      	str	r2, [sp, #16]
 8007678:	f7ff fd83 	bl	8007182 <__hexdig_fun>
 800767c:	2800      	cmp	r0, #0
 800767e:	d143      	bne.n	8007708 <__hexnan+0xcc>
 8007680:	9a04      	ldr	r2, [sp, #16]
 8007682:	9905      	ldr	r1, [sp, #20]
 8007684:	2a20      	cmp	r2, #32
 8007686:	d818      	bhi.n	80076ba <__hexnan+0x7e>
 8007688:	9b02      	ldr	r3, [sp, #8]
 800768a:	459b      	cmp	fp, r3
 800768c:	dd13      	ble.n	80076b6 <__hexnan+0x7a>
 800768e:	454c      	cmp	r4, r9
 8007690:	d206      	bcs.n	80076a0 <__hexnan+0x64>
 8007692:	2d07      	cmp	r5, #7
 8007694:	dc04      	bgt.n	80076a0 <__hexnan+0x64>
 8007696:	462a      	mov	r2, r5
 8007698:	4649      	mov	r1, r9
 800769a:	4620      	mov	r0, r4
 800769c:	f7ff ffa8 	bl	80075f0 <L_shift>
 80076a0:	4544      	cmp	r4, r8
 80076a2:	d944      	bls.n	800772e <__hexnan+0xf2>
 80076a4:	2300      	movs	r3, #0
 80076a6:	f1a4 0904 	sub.w	r9, r4, #4
 80076aa:	f844 3c04 	str.w	r3, [r4, #-4]
 80076ae:	461d      	mov	r5, r3
 80076b0:	464c      	mov	r4, r9
 80076b2:	f8cd b008 	str.w	fp, [sp, #8]
 80076b6:	9903      	ldr	r1, [sp, #12]
 80076b8:	e7d7      	b.n	800766a <__hexnan+0x2e>
 80076ba:	2a29      	cmp	r2, #41	; 0x29
 80076bc:	d14a      	bne.n	8007754 <__hexnan+0x118>
 80076be:	3102      	adds	r1, #2
 80076c0:	f8ca 1000 	str.w	r1, [sl]
 80076c4:	f1bb 0f00 	cmp.w	fp, #0
 80076c8:	d044      	beq.n	8007754 <__hexnan+0x118>
 80076ca:	454c      	cmp	r4, r9
 80076cc:	d206      	bcs.n	80076dc <__hexnan+0xa0>
 80076ce:	2d07      	cmp	r5, #7
 80076d0:	dc04      	bgt.n	80076dc <__hexnan+0xa0>
 80076d2:	462a      	mov	r2, r5
 80076d4:	4649      	mov	r1, r9
 80076d6:	4620      	mov	r0, r4
 80076d8:	f7ff ff8a 	bl	80075f0 <L_shift>
 80076dc:	4544      	cmp	r4, r8
 80076de:	d928      	bls.n	8007732 <__hexnan+0xf6>
 80076e0:	4643      	mov	r3, r8
 80076e2:	f854 2b04 	ldr.w	r2, [r4], #4
 80076e6:	42a6      	cmp	r6, r4
 80076e8:	f843 2b04 	str.w	r2, [r3], #4
 80076ec:	d2f9      	bcs.n	80076e2 <__hexnan+0xa6>
 80076ee:	2200      	movs	r2, #0
 80076f0:	f843 2b04 	str.w	r2, [r3], #4
 80076f4:	429e      	cmp	r6, r3
 80076f6:	d2fb      	bcs.n	80076f0 <__hexnan+0xb4>
 80076f8:	6833      	ldr	r3, [r6, #0]
 80076fa:	b91b      	cbnz	r3, 8007704 <__hexnan+0xc8>
 80076fc:	4546      	cmp	r6, r8
 80076fe:	d127      	bne.n	8007750 <__hexnan+0x114>
 8007700:	2301      	movs	r3, #1
 8007702:	6033      	str	r3, [r6, #0]
 8007704:	2005      	movs	r0, #5
 8007706:	e026      	b.n	8007756 <__hexnan+0x11a>
 8007708:	3501      	adds	r5, #1
 800770a:	2d08      	cmp	r5, #8
 800770c:	f10b 0b01 	add.w	fp, fp, #1
 8007710:	dd06      	ble.n	8007720 <__hexnan+0xe4>
 8007712:	4544      	cmp	r4, r8
 8007714:	d9cf      	bls.n	80076b6 <__hexnan+0x7a>
 8007716:	2300      	movs	r3, #0
 8007718:	2501      	movs	r5, #1
 800771a:	f844 3c04 	str.w	r3, [r4, #-4]
 800771e:	3c04      	subs	r4, #4
 8007720:	6822      	ldr	r2, [r4, #0]
 8007722:	f000 000f 	and.w	r0, r0, #15
 8007726:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800772a:	6020      	str	r0, [r4, #0]
 800772c:	e7c3      	b.n	80076b6 <__hexnan+0x7a>
 800772e:	2508      	movs	r5, #8
 8007730:	e7c1      	b.n	80076b6 <__hexnan+0x7a>
 8007732:	9b01      	ldr	r3, [sp, #4]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d0df      	beq.n	80076f8 <__hexnan+0xbc>
 8007738:	f04f 32ff 	mov.w	r2, #4294967295
 800773c:	f1c3 0320 	rsb	r3, r3, #32
 8007740:	fa22 f303 	lsr.w	r3, r2, r3
 8007744:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8007748:	401a      	ands	r2, r3
 800774a:	f847 2c04 	str.w	r2, [r7, #-4]
 800774e:	e7d3      	b.n	80076f8 <__hexnan+0xbc>
 8007750:	3e04      	subs	r6, #4
 8007752:	e7d1      	b.n	80076f8 <__hexnan+0xbc>
 8007754:	2004      	movs	r0, #4
 8007756:	b007      	add	sp, #28
 8007758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800775c <__locale_ctype_ptr_l>:
 800775c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8007760:	4770      	bx	lr
	...

08007764 <__locale_ctype_ptr>:
 8007764:	4b04      	ldr	r3, [pc, #16]	; (8007778 <__locale_ctype_ptr+0x14>)
 8007766:	4a05      	ldr	r2, [pc, #20]	; (800777c <__locale_ctype_ptr+0x18>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	6a1b      	ldr	r3, [r3, #32]
 800776c:	2b00      	cmp	r3, #0
 800776e:	bf08      	it	eq
 8007770:	4613      	moveq	r3, r2
 8007772:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8007776:	4770      	bx	lr
 8007778:	20000024 	.word	0x20000024
 800777c:	20000088 	.word	0x20000088

08007780 <__localeconv_l>:
 8007780:	30f0      	adds	r0, #240	; 0xf0
 8007782:	4770      	bx	lr

08007784 <_localeconv_r>:
 8007784:	4b04      	ldr	r3, [pc, #16]	; (8007798 <_localeconv_r+0x14>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	6a18      	ldr	r0, [r3, #32]
 800778a:	4b04      	ldr	r3, [pc, #16]	; (800779c <_localeconv_r+0x18>)
 800778c:	2800      	cmp	r0, #0
 800778e:	bf08      	it	eq
 8007790:	4618      	moveq	r0, r3
 8007792:	30f0      	adds	r0, #240	; 0xf0
 8007794:	4770      	bx	lr
 8007796:	bf00      	nop
 8007798:	20000024 	.word	0x20000024
 800779c:	20000088 	.word	0x20000088

080077a0 <_lseek_r>:
 80077a0:	b538      	push	{r3, r4, r5, lr}
 80077a2:	4605      	mov	r5, r0
 80077a4:	4608      	mov	r0, r1
 80077a6:	4611      	mov	r1, r2
 80077a8:	2200      	movs	r2, #0
 80077aa:	4c05      	ldr	r4, [pc, #20]	; (80077c0 <_lseek_r+0x20>)
 80077ac:	6022      	str	r2, [r4, #0]
 80077ae:	461a      	mov	r2, r3
 80077b0:	f7fc fe90 	bl	80044d4 <_lseek>
 80077b4:	1c43      	adds	r3, r0, #1
 80077b6:	d102      	bne.n	80077be <_lseek_r+0x1e>
 80077b8:	6823      	ldr	r3, [r4, #0]
 80077ba:	b103      	cbz	r3, 80077be <_lseek_r+0x1e>
 80077bc:	602b      	str	r3, [r5, #0]
 80077be:	bd38      	pop	{r3, r4, r5, pc}
 80077c0:	200008ec 	.word	0x200008ec

080077c4 <malloc>:
 80077c4:	4b02      	ldr	r3, [pc, #8]	; (80077d0 <malloc+0xc>)
 80077c6:	4601      	mov	r1, r0
 80077c8:	6818      	ldr	r0, [r3, #0]
 80077ca:	f000 bc75 	b.w	80080b8 <_malloc_r>
 80077ce:	bf00      	nop
 80077d0:	20000024 	.word	0x20000024

080077d4 <__ascii_mbtowc>:
 80077d4:	b082      	sub	sp, #8
 80077d6:	b901      	cbnz	r1, 80077da <__ascii_mbtowc+0x6>
 80077d8:	a901      	add	r1, sp, #4
 80077da:	b142      	cbz	r2, 80077ee <__ascii_mbtowc+0x1a>
 80077dc:	b14b      	cbz	r3, 80077f2 <__ascii_mbtowc+0x1e>
 80077de:	7813      	ldrb	r3, [r2, #0]
 80077e0:	600b      	str	r3, [r1, #0]
 80077e2:	7812      	ldrb	r2, [r2, #0]
 80077e4:	1c10      	adds	r0, r2, #0
 80077e6:	bf18      	it	ne
 80077e8:	2001      	movne	r0, #1
 80077ea:	b002      	add	sp, #8
 80077ec:	4770      	bx	lr
 80077ee:	4610      	mov	r0, r2
 80077f0:	e7fb      	b.n	80077ea <__ascii_mbtowc+0x16>
 80077f2:	f06f 0001 	mvn.w	r0, #1
 80077f6:	e7f8      	b.n	80077ea <__ascii_mbtowc+0x16>

080077f8 <memchr>:
 80077f8:	b510      	push	{r4, lr}
 80077fa:	b2c9      	uxtb	r1, r1
 80077fc:	4402      	add	r2, r0
 80077fe:	4290      	cmp	r0, r2
 8007800:	4603      	mov	r3, r0
 8007802:	d101      	bne.n	8007808 <memchr+0x10>
 8007804:	2300      	movs	r3, #0
 8007806:	e003      	b.n	8007810 <memchr+0x18>
 8007808:	781c      	ldrb	r4, [r3, #0]
 800780a:	3001      	adds	r0, #1
 800780c:	428c      	cmp	r4, r1
 800780e:	d1f6      	bne.n	80077fe <memchr+0x6>
 8007810:	4618      	mov	r0, r3
 8007812:	bd10      	pop	{r4, pc}

08007814 <_Balloc>:
 8007814:	b570      	push	{r4, r5, r6, lr}
 8007816:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007818:	4604      	mov	r4, r0
 800781a:	460e      	mov	r6, r1
 800781c:	b93d      	cbnz	r5, 800782e <_Balloc+0x1a>
 800781e:	2010      	movs	r0, #16
 8007820:	f7ff ffd0 	bl	80077c4 <malloc>
 8007824:	6260      	str	r0, [r4, #36]	; 0x24
 8007826:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800782a:	6005      	str	r5, [r0, #0]
 800782c:	60c5      	str	r5, [r0, #12]
 800782e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007830:	68eb      	ldr	r3, [r5, #12]
 8007832:	b183      	cbz	r3, 8007856 <_Balloc+0x42>
 8007834:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007836:	68db      	ldr	r3, [r3, #12]
 8007838:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800783c:	b9b8      	cbnz	r0, 800786e <_Balloc+0x5a>
 800783e:	2101      	movs	r1, #1
 8007840:	fa01 f506 	lsl.w	r5, r1, r6
 8007844:	1d6a      	adds	r2, r5, #5
 8007846:	0092      	lsls	r2, r2, #2
 8007848:	4620      	mov	r0, r4
 800784a:	f000 fbdb 	bl	8008004 <_calloc_r>
 800784e:	b160      	cbz	r0, 800786a <_Balloc+0x56>
 8007850:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8007854:	e00e      	b.n	8007874 <_Balloc+0x60>
 8007856:	2221      	movs	r2, #33	; 0x21
 8007858:	2104      	movs	r1, #4
 800785a:	4620      	mov	r0, r4
 800785c:	f000 fbd2 	bl	8008004 <_calloc_r>
 8007860:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007862:	60e8      	str	r0, [r5, #12]
 8007864:	68db      	ldr	r3, [r3, #12]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d1e4      	bne.n	8007834 <_Balloc+0x20>
 800786a:	2000      	movs	r0, #0
 800786c:	bd70      	pop	{r4, r5, r6, pc}
 800786e:	6802      	ldr	r2, [r0, #0]
 8007870:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007874:	2300      	movs	r3, #0
 8007876:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800787a:	e7f7      	b.n	800786c <_Balloc+0x58>

0800787c <_Bfree>:
 800787c:	b570      	push	{r4, r5, r6, lr}
 800787e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007880:	4606      	mov	r6, r0
 8007882:	460d      	mov	r5, r1
 8007884:	b93c      	cbnz	r4, 8007896 <_Bfree+0x1a>
 8007886:	2010      	movs	r0, #16
 8007888:	f7ff ff9c 	bl	80077c4 <malloc>
 800788c:	6270      	str	r0, [r6, #36]	; 0x24
 800788e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007892:	6004      	str	r4, [r0, #0]
 8007894:	60c4      	str	r4, [r0, #12]
 8007896:	b13d      	cbz	r5, 80078a8 <_Bfree+0x2c>
 8007898:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800789a:	686a      	ldr	r2, [r5, #4]
 800789c:	68db      	ldr	r3, [r3, #12]
 800789e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80078a2:	6029      	str	r1, [r5, #0]
 80078a4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80078a8:	bd70      	pop	{r4, r5, r6, pc}

080078aa <__multadd>:
 80078aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078ae:	461f      	mov	r7, r3
 80078b0:	4606      	mov	r6, r0
 80078b2:	460c      	mov	r4, r1
 80078b4:	2300      	movs	r3, #0
 80078b6:	690d      	ldr	r5, [r1, #16]
 80078b8:	f101 0c14 	add.w	ip, r1, #20
 80078bc:	f8dc 0000 	ldr.w	r0, [ip]
 80078c0:	3301      	adds	r3, #1
 80078c2:	b281      	uxth	r1, r0
 80078c4:	fb02 7101 	mla	r1, r2, r1, r7
 80078c8:	0c00      	lsrs	r0, r0, #16
 80078ca:	0c0f      	lsrs	r7, r1, #16
 80078cc:	fb02 7000 	mla	r0, r2, r0, r7
 80078d0:	b289      	uxth	r1, r1
 80078d2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80078d6:	429d      	cmp	r5, r3
 80078d8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80078dc:	f84c 1b04 	str.w	r1, [ip], #4
 80078e0:	dcec      	bgt.n	80078bc <__multadd+0x12>
 80078e2:	b1d7      	cbz	r7, 800791a <__multadd+0x70>
 80078e4:	68a3      	ldr	r3, [r4, #8]
 80078e6:	42ab      	cmp	r3, r5
 80078e8:	dc12      	bgt.n	8007910 <__multadd+0x66>
 80078ea:	6861      	ldr	r1, [r4, #4]
 80078ec:	4630      	mov	r0, r6
 80078ee:	3101      	adds	r1, #1
 80078f0:	f7ff ff90 	bl	8007814 <_Balloc>
 80078f4:	4680      	mov	r8, r0
 80078f6:	6922      	ldr	r2, [r4, #16]
 80078f8:	f104 010c 	add.w	r1, r4, #12
 80078fc:	3202      	adds	r2, #2
 80078fe:	0092      	lsls	r2, r2, #2
 8007900:	300c      	adds	r0, #12
 8007902:	f7fc fecf 	bl	80046a4 <memcpy>
 8007906:	4621      	mov	r1, r4
 8007908:	4630      	mov	r0, r6
 800790a:	f7ff ffb7 	bl	800787c <_Bfree>
 800790e:	4644      	mov	r4, r8
 8007910:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007914:	3501      	adds	r5, #1
 8007916:	615f      	str	r7, [r3, #20]
 8007918:	6125      	str	r5, [r4, #16]
 800791a:	4620      	mov	r0, r4
 800791c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007920 <__s2b>:
 8007920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007924:	4615      	mov	r5, r2
 8007926:	2209      	movs	r2, #9
 8007928:	461f      	mov	r7, r3
 800792a:	3308      	adds	r3, #8
 800792c:	460c      	mov	r4, r1
 800792e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007932:	4606      	mov	r6, r0
 8007934:	2201      	movs	r2, #1
 8007936:	2100      	movs	r1, #0
 8007938:	429a      	cmp	r2, r3
 800793a:	db20      	blt.n	800797e <__s2b+0x5e>
 800793c:	4630      	mov	r0, r6
 800793e:	f7ff ff69 	bl	8007814 <_Balloc>
 8007942:	9b08      	ldr	r3, [sp, #32]
 8007944:	2d09      	cmp	r5, #9
 8007946:	6143      	str	r3, [r0, #20]
 8007948:	f04f 0301 	mov.w	r3, #1
 800794c:	6103      	str	r3, [r0, #16]
 800794e:	dd19      	ble.n	8007984 <__s2b+0x64>
 8007950:	f104 0809 	add.w	r8, r4, #9
 8007954:	46c1      	mov	r9, r8
 8007956:	442c      	add	r4, r5
 8007958:	f819 3b01 	ldrb.w	r3, [r9], #1
 800795c:	4601      	mov	r1, r0
 800795e:	3b30      	subs	r3, #48	; 0x30
 8007960:	220a      	movs	r2, #10
 8007962:	4630      	mov	r0, r6
 8007964:	f7ff ffa1 	bl	80078aa <__multadd>
 8007968:	45a1      	cmp	r9, r4
 800796a:	d1f5      	bne.n	8007958 <__s2b+0x38>
 800796c:	eb08 0405 	add.w	r4, r8, r5
 8007970:	3c08      	subs	r4, #8
 8007972:	1b2d      	subs	r5, r5, r4
 8007974:	1963      	adds	r3, r4, r5
 8007976:	42bb      	cmp	r3, r7
 8007978:	db07      	blt.n	800798a <__s2b+0x6a>
 800797a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800797e:	0052      	lsls	r2, r2, #1
 8007980:	3101      	adds	r1, #1
 8007982:	e7d9      	b.n	8007938 <__s2b+0x18>
 8007984:	340a      	adds	r4, #10
 8007986:	2509      	movs	r5, #9
 8007988:	e7f3      	b.n	8007972 <__s2b+0x52>
 800798a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800798e:	4601      	mov	r1, r0
 8007990:	3b30      	subs	r3, #48	; 0x30
 8007992:	220a      	movs	r2, #10
 8007994:	4630      	mov	r0, r6
 8007996:	f7ff ff88 	bl	80078aa <__multadd>
 800799a:	e7eb      	b.n	8007974 <__s2b+0x54>

0800799c <__hi0bits>:
 800799c:	0c02      	lsrs	r2, r0, #16
 800799e:	0412      	lsls	r2, r2, #16
 80079a0:	4603      	mov	r3, r0
 80079a2:	b9b2      	cbnz	r2, 80079d2 <__hi0bits+0x36>
 80079a4:	0403      	lsls	r3, r0, #16
 80079a6:	2010      	movs	r0, #16
 80079a8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80079ac:	bf04      	itt	eq
 80079ae:	021b      	lsleq	r3, r3, #8
 80079b0:	3008      	addeq	r0, #8
 80079b2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80079b6:	bf04      	itt	eq
 80079b8:	011b      	lsleq	r3, r3, #4
 80079ba:	3004      	addeq	r0, #4
 80079bc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80079c0:	bf04      	itt	eq
 80079c2:	009b      	lsleq	r3, r3, #2
 80079c4:	3002      	addeq	r0, #2
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	db06      	blt.n	80079d8 <__hi0bits+0x3c>
 80079ca:	005b      	lsls	r3, r3, #1
 80079cc:	d503      	bpl.n	80079d6 <__hi0bits+0x3a>
 80079ce:	3001      	adds	r0, #1
 80079d0:	4770      	bx	lr
 80079d2:	2000      	movs	r0, #0
 80079d4:	e7e8      	b.n	80079a8 <__hi0bits+0xc>
 80079d6:	2020      	movs	r0, #32
 80079d8:	4770      	bx	lr

080079da <__lo0bits>:
 80079da:	6803      	ldr	r3, [r0, #0]
 80079dc:	4601      	mov	r1, r0
 80079de:	f013 0207 	ands.w	r2, r3, #7
 80079e2:	d00b      	beq.n	80079fc <__lo0bits+0x22>
 80079e4:	07da      	lsls	r2, r3, #31
 80079e6:	d423      	bmi.n	8007a30 <__lo0bits+0x56>
 80079e8:	0798      	lsls	r0, r3, #30
 80079ea:	bf49      	itett	mi
 80079ec:	085b      	lsrmi	r3, r3, #1
 80079ee:	089b      	lsrpl	r3, r3, #2
 80079f0:	2001      	movmi	r0, #1
 80079f2:	600b      	strmi	r3, [r1, #0]
 80079f4:	bf5c      	itt	pl
 80079f6:	600b      	strpl	r3, [r1, #0]
 80079f8:	2002      	movpl	r0, #2
 80079fa:	4770      	bx	lr
 80079fc:	b298      	uxth	r0, r3
 80079fe:	b9a8      	cbnz	r0, 8007a2c <__lo0bits+0x52>
 8007a00:	2010      	movs	r0, #16
 8007a02:	0c1b      	lsrs	r3, r3, #16
 8007a04:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007a08:	bf04      	itt	eq
 8007a0a:	0a1b      	lsreq	r3, r3, #8
 8007a0c:	3008      	addeq	r0, #8
 8007a0e:	071a      	lsls	r2, r3, #28
 8007a10:	bf04      	itt	eq
 8007a12:	091b      	lsreq	r3, r3, #4
 8007a14:	3004      	addeq	r0, #4
 8007a16:	079a      	lsls	r2, r3, #30
 8007a18:	bf04      	itt	eq
 8007a1a:	089b      	lsreq	r3, r3, #2
 8007a1c:	3002      	addeq	r0, #2
 8007a1e:	07da      	lsls	r2, r3, #31
 8007a20:	d402      	bmi.n	8007a28 <__lo0bits+0x4e>
 8007a22:	085b      	lsrs	r3, r3, #1
 8007a24:	d006      	beq.n	8007a34 <__lo0bits+0x5a>
 8007a26:	3001      	adds	r0, #1
 8007a28:	600b      	str	r3, [r1, #0]
 8007a2a:	4770      	bx	lr
 8007a2c:	4610      	mov	r0, r2
 8007a2e:	e7e9      	b.n	8007a04 <__lo0bits+0x2a>
 8007a30:	2000      	movs	r0, #0
 8007a32:	4770      	bx	lr
 8007a34:	2020      	movs	r0, #32
 8007a36:	4770      	bx	lr

08007a38 <__i2b>:
 8007a38:	b510      	push	{r4, lr}
 8007a3a:	460c      	mov	r4, r1
 8007a3c:	2101      	movs	r1, #1
 8007a3e:	f7ff fee9 	bl	8007814 <_Balloc>
 8007a42:	2201      	movs	r2, #1
 8007a44:	6144      	str	r4, [r0, #20]
 8007a46:	6102      	str	r2, [r0, #16]
 8007a48:	bd10      	pop	{r4, pc}

08007a4a <__multiply>:
 8007a4a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a4e:	4614      	mov	r4, r2
 8007a50:	690a      	ldr	r2, [r1, #16]
 8007a52:	6923      	ldr	r3, [r4, #16]
 8007a54:	4688      	mov	r8, r1
 8007a56:	429a      	cmp	r2, r3
 8007a58:	bfbe      	ittt	lt
 8007a5a:	460b      	movlt	r3, r1
 8007a5c:	46a0      	movlt	r8, r4
 8007a5e:	461c      	movlt	r4, r3
 8007a60:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007a64:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007a68:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007a6c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007a70:	eb07 0609 	add.w	r6, r7, r9
 8007a74:	42b3      	cmp	r3, r6
 8007a76:	bfb8      	it	lt
 8007a78:	3101      	addlt	r1, #1
 8007a7a:	f7ff fecb 	bl	8007814 <_Balloc>
 8007a7e:	f100 0514 	add.w	r5, r0, #20
 8007a82:	462b      	mov	r3, r5
 8007a84:	2200      	movs	r2, #0
 8007a86:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007a8a:	4573      	cmp	r3, lr
 8007a8c:	d316      	bcc.n	8007abc <__multiply+0x72>
 8007a8e:	f104 0214 	add.w	r2, r4, #20
 8007a92:	f108 0114 	add.w	r1, r8, #20
 8007a96:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007a9a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007a9e:	9300      	str	r3, [sp, #0]
 8007aa0:	9b00      	ldr	r3, [sp, #0]
 8007aa2:	9201      	str	r2, [sp, #4]
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d80c      	bhi.n	8007ac2 <__multiply+0x78>
 8007aa8:	2e00      	cmp	r6, #0
 8007aaa:	dd03      	ble.n	8007ab4 <__multiply+0x6a>
 8007aac:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d05d      	beq.n	8007b70 <__multiply+0x126>
 8007ab4:	6106      	str	r6, [r0, #16]
 8007ab6:	b003      	add	sp, #12
 8007ab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007abc:	f843 2b04 	str.w	r2, [r3], #4
 8007ac0:	e7e3      	b.n	8007a8a <__multiply+0x40>
 8007ac2:	f8b2 b000 	ldrh.w	fp, [r2]
 8007ac6:	f1bb 0f00 	cmp.w	fp, #0
 8007aca:	d023      	beq.n	8007b14 <__multiply+0xca>
 8007acc:	4689      	mov	r9, r1
 8007ace:	46ac      	mov	ip, r5
 8007ad0:	f04f 0800 	mov.w	r8, #0
 8007ad4:	f859 4b04 	ldr.w	r4, [r9], #4
 8007ad8:	f8dc a000 	ldr.w	sl, [ip]
 8007adc:	b2a3      	uxth	r3, r4
 8007ade:	fa1f fa8a 	uxth.w	sl, sl
 8007ae2:	fb0b a303 	mla	r3, fp, r3, sl
 8007ae6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007aea:	f8dc 4000 	ldr.w	r4, [ip]
 8007aee:	4443      	add	r3, r8
 8007af0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007af4:	fb0b 840a 	mla	r4, fp, sl, r8
 8007af8:	46e2      	mov	sl, ip
 8007afa:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007b04:	454f      	cmp	r7, r9
 8007b06:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007b0a:	f84a 3b04 	str.w	r3, [sl], #4
 8007b0e:	d82b      	bhi.n	8007b68 <__multiply+0x11e>
 8007b10:	f8cc 8004 	str.w	r8, [ip, #4]
 8007b14:	9b01      	ldr	r3, [sp, #4]
 8007b16:	3204      	adds	r2, #4
 8007b18:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007b1c:	f1ba 0f00 	cmp.w	sl, #0
 8007b20:	d020      	beq.n	8007b64 <__multiply+0x11a>
 8007b22:	4689      	mov	r9, r1
 8007b24:	46a8      	mov	r8, r5
 8007b26:	f04f 0b00 	mov.w	fp, #0
 8007b2a:	682b      	ldr	r3, [r5, #0]
 8007b2c:	f8b9 c000 	ldrh.w	ip, [r9]
 8007b30:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007b34:	b29b      	uxth	r3, r3
 8007b36:	fb0a 440c 	mla	r4, sl, ip, r4
 8007b3a:	46c4      	mov	ip, r8
 8007b3c:	445c      	add	r4, fp
 8007b3e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007b42:	f84c 3b04 	str.w	r3, [ip], #4
 8007b46:	f859 3b04 	ldr.w	r3, [r9], #4
 8007b4a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007b4e:	0c1b      	lsrs	r3, r3, #16
 8007b50:	fb0a b303 	mla	r3, sl, r3, fp
 8007b54:	454f      	cmp	r7, r9
 8007b56:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007b5a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007b5e:	d805      	bhi.n	8007b6c <__multiply+0x122>
 8007b60:	f8c8 3004 	str.w	r3, [r8, #4]
 8007b64:	3504      	adds	r5, #4
 8007b66:	e79b      	b.n	8007aa0 <__multiply+0x56>
 8007b68:	46d4      	mov	ip, sl
 8007b6a:	e7b3      	b.n	8007ad4 <__multiply+0x8a>
 8007b6c:	46e0      	mov	r8, ip
 8007b6e:	e7dd      	b.n	8007b2c <__multiply+0xe2>
 8007b70:	3e01      	subs	r6, #1
 8007b72:	e799      	b.n	8007aa8 <__multiply+0x5e>

08007b74 <__pow5mult>:
 8007b74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b78:	4615      	mov	r5, r2
 8007b7a:	f012 0203 	ands.w	r2, r2, #3
 8007b7e:	4606      	mov	r6, r0
 8007b80:	460f      	mov	r7, r1
 8007b82:	d007      	beq.n	8007b94 <__pow5mult+0x20>
 8007b84:	4c21      	ldr	r4, [pc, #132]	; (8007c0c <__pow5mult+0x98>)
 8007b86:	3a01      	subs	r2, #1
 8007b88:	2300      	movs	r3, #0
 8007b8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007b8e:	f7ff fe8c 	bl	80078aa <__multadd>
 8007b92:	4607      	mov	r7, r0
 8007b94:	10ad      	asrs	r5, r5, #2
 8007b96:	d035      	beq.n	8007c04 <__pow5mult+0x90>
 8007b98:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007b9a:	b93c      	cbnz	r4, 8007bac <__pow5mult+0x38>
 8007b9c:	2010      	movs	r0, #16
 8007b9e:	f7ff fe11 	bl	80077c4 <malloc>
 8007ba2:	6270      	str	r0, [r6, #36]	; 0x24
 8007ba4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007ba8:	6004      	str	r4, [r0, #0]
 8007baa:	60c4      	str	r4, [r0, #12]
 8007bac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007bb0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007bb4:	b94c      	cbnz	r4, 8007bca <__pow5mult+0x56>
 8007bb6:	f240 2171 	movw	r1, #625	; 0x271
 8007bba:	4630      	mov	r0, r6
 8007bbc:	f7ff ff3c 	bl	8007a38 <__i2b>
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	4604      	mov	r4, r0
 8007bc4:	f8c8 0008 	str.w	r0, [r8, #8]
 8007bc8:	6003      	str	r3, [r0, #0]
 8007bca:	f04f 0800 	mov.w	r8, #0
 8007bce:	07eb      	lsls	r3, r5, #31
 8007bd0:	d50a      	bpl.n	8007be8 <__pow5mult+0x74>
 8007bd2:	4639      	mov	r1, r7
 8007bd4:	4622      	mov	r2, r4
 8007bd6:	4630      	mov	r0, r6
 8007bd8:	f7ff ff37 	bl	8007a4a <__multiply>
 8007bdc:	4681      	mov	r9, r0
 8007bde:	4639      	mov	r1, r7
 8007be0:	4630      	mov	r0, r6
 8007be2:	f7ff fe4b 	bl	800787c <_Bfree>
 8007be6:	464f      	mov	r7, r9
 8007be8:	106d      	asrs	r5, r5, #1
 8007bea:	d00b      	beq.n	8007c04 <__pow5mult+0x90>
 8007bec:	6820      	ldr	r0, [r4, #0]
 8007bee:	b938      	cbnz	r0, 8007c00 <__pow5mult+0x8c>
 8007bf0:	4622      	mov	r2, r4
 8007bf2:	4621      	mov	r1, r4
 8007bf4:	4630      	mov	r0, r6
 8007bf6:	f7ff ff28 	bl	8007a4a <__multiply>
 8007bfa:	6020      	str	r0, [r4, #0]
 8007bfc:	f8c0 8000 	str.w	r8, [r0]
 8007c00:	4604      	mov	r4, r0
 8007c02:	e7e4      	b.n	8007bce <__pow5mult+0x5a>
 8007c04:	4638      	mov	r0, r7
 8007c06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c0a:	bf00      	nop
 8007c0c:	0800b7c8 	.word	0x0800b7c8

08007c10 <__lshift>:
 8007c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c14:	460c      	mov	r4, r1
 8007c16:	4607      	mov	r7, r0
 8007c18:	4616      	mov	r6, r2
 8007c1a:	6923      	ldr	r3, [r4, #16]
 8007c1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007c20:	eb0a 0903 	add.w	r9, sl, r3
 8007c24:	6849      	ldr	r1, [r1, #4]
 8007c26:	68a3      	ldr	r3, [r4, #8]
 8007c28:	f109 0501 	add.w	r5, r9, #1
 8007c2c:	42ab      	cmp	r3, r5
 8007c2e:	db32      	blt.n	8007c96 <__lshift+0x86>
 8007c30:	4638      	mov	r0, r7
 8007c32:	f7ff fdef 	bl	8007814 <_Balloc>
 8007c36:	2300      	movs	r3, #0
 8007c38:	4680      	mov	r8, r0
 8007c3a:	461a      	mov	r2, r3
 8007c3c:	f100 0114 	add.w	r1, r0, #20
 8007c40:	4553      	cmp	r3, sl
 8007c42:	db2b      	blt.n	8007c9c <__lshift+0x8c>
 8007c44:	6920      	ldr	r0, [r4, #16]
 8007c46:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007c4a:	f104 0314 	add.w	r3, r4, #20
 8007c4e:	f016 021f 	ands.w	r2, r6, #31
 8007c52:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007c56:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007c5a:	d025      	beq.n	8007ca8 <__lshift+0x98>
 8007c5c:	2000      	movs	r0, #0
 8007c5e:	f1c2 0e20 	rsb	lr, r2, #32
 8007c62:	468a      	mov	sl, r1
 8007c64:	681e      	ldr	r6, [r3, #0]
 8007c66:	4096      	lsls	r6, r2
 8007c68:	4330      	orrs	r0, r6
 8007c6a:	f84a 0b04 	str.w	r0, [sl], #4
 8007c6e:	f853 0b04 	ldr.w	r0, [r3], #4
 8007c72:	459c      	cmp	ip, r3
 8007c74:	fa20 f00e 	lsr.w	r0, r0, lr
 8007c78:	d814      	bhi.n	8007ca4 <__lshift+0x94>
 8007c7a:	6048      	str	r0, [r1, #4]
 8007c7c:	b108      	cbz	r0, 8007c82 <__lshift+0x72>
 8007c7e:	f109 0502 	add.w	r5, r9, #2
 8007c82:	3d01      	subs	r5, #1
 8007c84:	4638      	mov	r0, r7
 8007c86:	f8c8 5010 	str.w	r5, [r8, #16]
 8007c8a:	4621      	mov	r1, r4
 8007c8c:	f7ff fdf6 	bl	800787c <_Bfree>
 8007c90:	4640      	mov	r0, r8
 8007c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c96:	3101      	adds	r1, #1
 8007c98:	005b      	lsls	r3, r3, #1
 8007c9a:	e7c7      	b.n	8007c2c <__lshift+0x1c>
 8007c9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007ca0:	3301      	adds	r3, #1
 8007ca2:	e7cd      	b.n	8007c40 <__lshift+0x30>
 8007ca4:	4651      	mov	r1, sl
 8007ca6:	e7dc      	b.n	8007c62 <__lshift+0x52>
 8007ca8:	3904      	subs	r1, #4
 8007caa:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cae:	459c      	cmp	ip, r3
 8007cb0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007cb4:	d8f9      	bhi.n	8007caa <__lshift+0x9a>
 8007cb6:	e7e4      	b.n	8007c82 <__lshift+0x72>

08007cb8 <__mcmp>:
 8007cb8:	6903      	ldr	r3, [r0, #16]
 8007cba:	690a      	ldr	r2, [r1, #16]
 8007cbc:	b530      	push	{r4, r5, lr}
 8007cbe:	1a9b      	subs	r3, r3, r2
 8007cc0:	d10c      	bne.n	8007cdc <__mcmp+0x24>
 8007cc2:	0092      	lsls	r2, r2, #2
 8007cc4:	3014      	adds	r0, #20
 8007cc6:	3114      	adds	r1, #20
 8007cc8:	1884      	adds	r4, r0, r2
 8007cca:	4411      	add	r1, r2
 8007ccc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007cd0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007cd4:	4295      	cmp	r5, r2
 8007cd6:	d003      	beq.n	8007ce0 <__mcmp+0x28>
 8007cd8:	d305      	bcc.n	8007ce6 <__mcmp+0x2e>
 8007cda:	2301      	movs	r3, #1
 8007cdc:	4618      	mov	r0, r3
 8007cde:	bd30      	pop	{r4, r5, pc}
 8007ce0:	42a0      	cmp	r0, r4
 8007ce2:	d3f3      	bcc.n	8007ccc <__mcmp+0x14>
 8007ce4:	e7fa      	b.n	8007cdc <__mcmp+0x24>
 8007ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8007cea:	e7f7      	b.n	8007cdc <__mcmp+0x24>

08007cec <__mdiff>:
 8007cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cf0:	460d      	mov	r5, r1
 8007cf2:	4607      	mov	r7, r0
 8007cf4:	4611      	mov	r1, r2
 8007cf6:	4628      	mov	r0, r5
 8007cf8:	4614      	mov	r4, r2
 8007cfa:	f7ff ffdd 	bl	8007cb8 <__mcmp>
 8007cfe:	1e06      	subs	r6, r0, #0
 8007d00:	d108      	bne.n	8007d14 <__mdiff+0x28>
 8007d02:	4631      	mov	r1, r6
 8007d04:	4638      	mov	r0, r7
 8007d06:	f7ff fd85 	bl	8007814 <_Balloc>
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007d10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d14:	bfa4      	itt	ge
 8007d16:	4623      	movge	r3, r4
 8007d18:	462c      	movge	r4, r5
 8007d1a:	4638      	mov	r0, r7
 8007d1c:	6861      	ldr	r1, [r4, #4]
 8007d1e:	bfa6      	itte	ge
 8007d20:	461d      	movge	r5, r3
 8007d22:	2600      	movge	r6, #0
 8007d24:	2601      	movlt	r6, #1
 8007d26:	f7ff fd75 	bl	8007814 <_Balloc>
 8007d2a:	f04f 0e00 	mov.w	lr, #0
 8007d2e:	60c6      	str	r6, [r0, #12]
 8007d30:	692b      	ldr	r3, [r5, #16]
 8007d32:	6926      	ldr	r6, [r4, #16]
 8007d34:	f104 0214 	add.w	r2, r4, #20
 8007d38:	f105 0914 	add.w	r9, r5, #20
 8007d3c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007d40:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007d44:	f100 0114 	add.w	r1, r0, #20
 8007d48:	f852 ab04 	ldr.w	sl, [r2], #4
 8007d4c:	f859 5b04 	ldr.w	r5, [r9], #4
 8007d50:	fa1f f38a 	uxth.w	r3, sl
 8007d54:	4473      	add	r3, lr
 8007d56:	b2ac      	uxth	r4, r5
 8007d58:	1b1b      	subs	r3, r3, r4
 8007d5a:	0c2c      	lsrs	r4, r5, #16
 8007d5c:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8007d60:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8007d64:	b29b      	uxth	r3, r3
 8007d66:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8007d6a:	45c8      	cmp	r8, r9
 8007d6c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8007d70:	4694      	mov	ip, r2
 8007d72:	f841 4b04 	str.w	r4, [r1], #4
 8007d76:	d8e7      	bhi.n	8007d48 <__mdiff+0x5c>
 8007d78:	45bc      	cmp	ip, r7
 8007d7a:	d304      	bcc.n	8007d86 <__mdiff+0x9a>
 8007d7c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007d80:	b183      	cbz	r3, 8007da4 <__mdiff+0xb8>
 8007d82:	6106      	str	r6, [r0, #16]
 8007d84:	e7c4      	b.n	8007d10 <__mdiff+0x24>
 8007d86:	f85c 4b04 	ldr.w	r4, [ip], #4
 8007d8a:	b2a2      	uxth	r2, r4
 8007d8c:	4472      	add	r2, lr
 8007d8e:	1413      	asrs	r3, r2, #16
 8007d90:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007d94:	b292      	uxth	r2, r2
 8007d96:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007d9a:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007d9e:	f841 2b04 	str.w	r2, [r1], #4
 8007da2:	e7e9      	b.n	8007d78 <__mdiff+0x8c>
 8007da4:	3e01      	subs	r6, #1
 8007da6:	e7e9      	b.n	8007d7c <__mdiff+0x90>

08007da8 <__ulp>:
 8007da8:	4b10      	ldr	r3, [pc, #64]	; (8007dec <__ulp+0x44>)
 8007daa:	400b      	ands	r3, r1
 8007dac:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	dd02      	ble.n	8007dba <__ulp+0x12>
 8007db4:	2000      	movs	r0, #0
 8007db6:	4619      	mov	r1, r3
 8007db8:	4770      	bx	lr
 8007dba:	425b      	negs	r3, r3
 8007dbc:	151b      	asrs	r3, r3, #20
 8007dbe:	2b13      	cmp	r3, #19
 8007dc0:	f04f 0000 	mov.w	r0, #0
 8007dc4:	f04f 0100 	mov.w	r1, #0
 8007dc8:	dc04      	bgt.n	8007dd4 <__ulp+0x2c>
 8007dca:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007dce:	fa42 f103 	asr.w	r1, r2, r3
 8007dd2:	4770      	bx	lr
 8007dd4:	2201      	movs	r2, #1
 8007dd6:	3b14      	subs	r3, #20
 8007dd8:	2b1e      	cmp	r3, #30
 8007dda:	bfce      	itee	gt
 8007ddc:	4613      	movgt	r3, r2
 8007dde:	f1c3 031f 	rsble	r3, r3, #31
 8007de2:	fa02 f303 	lslle.w	r3, r2, r3
 8007de6:	4618      	mov	r0, r3
 8007de8:	4770      	bx	lr
 8007dea:	bf00      	nop
 8007dec:	7ff00000 	.word	0x7ff00000

08007df0 <__b2d>:
 8007df0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007df4:	6907      	ldr	r7, [r0, #16]
 8007df6:	f100 0914 	add.w	r9, r0, #20
 8007dfa:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8007dfe:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8007e02:	f1a7 0804 	sub.w	r8, r7, #4
 8007e06:	4630      	mov	r0, r6
 8007e08:	f7ff fdc8 	bl	800799c <__hi0bits>
 8007e0c:	f1c0 0320 	rsb	r3, r0, #32
 8007e10:	280a      	cmp	r0, #10
 8007e12:	600b      	str	r3, [r1, #0]
 8007e14:	491e      	ldr	r1, [pc, #120]	; (8007e90 <__b2d+0xa0>)
 8007e16:	dc17      	bgt.n	8007e48 <__b2d+0x58>
 8007e18:	45c1      	cmp	r9, r8
 8007e1a:	bf28      	it	cs
 8007e1c:	2200      	movcs	r2, #0
 8007e1e:	f1c0 0c0b 	rsb	ip, r0, #11
 8007e22:	fa26 f30c 	lsr.w	r3, r6, ip
 8007e26:	bf38      	it	cc
 8007e28:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007e2c:	ea43 0501 	orr.w	r5, r3, r1
 8007e30:	f100 0315 	add.w	r3, r0, #21
 8007e34:	fa06 f303 	lsl.w	r3, r6, r3
 8007e38:	fa22 f20c 	lsr.w	r2, r2, ip
 8007e3c:	ea43 0402 	orr.w	r4, r3, r2
 8007e40:	4620      	mov	r0, r4
 8007e42:	4629      	mov	r1, r5
 8007e44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e48:	45c1      	cmp	r9, r8
 8007e4a:	bf3a      	itte	cc
 8007e4c:	f1a7 0808 	subcc.w	r8, r7, #8
 8007e50:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007e54:	2200      	movcs	r2, #0
 8007e56:	f1b0 030b 	subs.w	r3, r0, #11
 8007e5a:	d015      	beq.n	8007e88 <__b2d+0x98>
 8007e5c:	409e      	lsls	r6, r3
 8007e5e:	f1c3 0720 	rsb	r7, r3, #32
 8007e62:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8007e66:	fa22 f107 	lsr.w	r1, r2, r7
 8007e6a:	45c8      	cmp	r8, r9
 8007e6c:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8007e70:	ea46 0501 	orr.w	r5, r6, r1
 8007e74:	bf94      	ite	ls
 8007e76:	2100      	movls	r1, #0
 8007e78:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8007e7c:	fa02 f003 	lsl.w	r0, r2, r3
 8007e80:	40f9      	lsrs	r1, r7
 8007e82:	ea40 0401 	orr.w	r4, r0, r1
 8007e86:	e7db      	b.n	8007e40 <__b2d+0x50>
 8007e88:	ea46 0501 	orr.w	r5, r6, r1
 8007e8c:	4614      	mov	r4, r2
 8007e8e:	e7d7      	b.n	8007e40 <__b2d+0x50>
 8007e90:	3ff00000 	.word	0x3ff00000

08007e94 <__d2b>:
 8007e94:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007e98:	461c      	mov	r4, r3
 8007e9a:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8007e9e:	2101      	movs	r1, #1
 8007ea0:	4690      	mov	r8, r2
 8007ea2:	f7ff fcb7 	bl	8007814 <_Balloc>
 8007ea6:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8007eaa:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007eae:	4607      	mov	r7, r0
 8007eb0:	bb34      	cbnz	r4, 8007f00 <__d2b+0x6c>
 8007eb2:	9201      	str	r2, [sp, #4]
 8007eb4:	f1b8 0200 	subs.w	r2, r8, #0
 8007eb8:	d027      	beq.n	8007f0a <__d2b+0x76>
 8007eba:	a802      	add	r0, sp, #8
 8007ebc:	f840 2d08 	str.w	r2, [r0, #-8]!
 8007ec0:	f7ff fd8b 	bl	80079da <__lo0bits>
 8007ec4:	9900      	ldr	r1, [sp, #0]
 8007ec6:	b1f0      	cbz	r0, 8007f06 <__d2b+0x72>
 8007ec8:	9a01      	ldr	r2, [sp, #4]
 8007eca:	f1c0 0320 	rsb	r3, r0, #32
 8007ece:	fa02 f303 	lsl.w	r3, r2, r3
 8007ed2:	430b      	orrs	r3, r1
 8007ed4:	40c2      	lsrs	r2, r0
 8007ed6:	617b      	str	r3, [r7, #20]
 8007ed8:	9201      	str	r2, [sp, #4]
 8007eda:	9b01      	ldr	r3, [sp, #4]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	bf14      	ite	ne
 8007ee0:	2102      	movne	r1, #2
 8007ee2:	2101      	moveq	r1, #1
 8007ee4:	61bb      	str	r3, [r7, #24]
 8007ee6:	6139      	str	r1, [r7, #16]
 8007ee8:	b1c4      	cbz	r4, 8007f1c <__d2b+0x88>
 8007eea:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007eee:	4404      	add	r4, r0
 8007ef0:	6034      	str	r4, [r6, #0]
 8007ef2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007ef6:	6028      	str	r0, [r5, #0]
 8007ef8:	4638      	mov	r0, r7
 8007efa:	b002      	add	sp, #8
 8007efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f00:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007f04:	e7d5      	b.n	8007eb2 <__d2b+0x1e>
 8007f06:	6179      	str	r1, [r7, #20]
 8007f08:	e7e7      	b.n	8007eda <__d2b+0x46>
 8007f0a:	a801      	add	r0, sp, #4
 8007f0c:	f7ff fd65 	bl	80079da <__lo0bits>
 8007f10:	2101      	movs	r1, #1
 8007f12:	9b01      	ldr	r3, [sp, #4]
 8007f14:	6139      	str	r1, [r7, #16]
 8007f16:	617b      	str	r3, [r7, #20]
 8007f18:	3020      	adds	r0, #32
 8007f1a:	e7e5      	b.n	8007ee8 <__d2b+0x54>
 8007f1c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007f20:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007f24:	6030      	str	r0, [r6, #0]
 8007f26:	6918      	ldr	r0, [r3, #16]
 8007f28:	f7ff fd38 	bl	800799c <__hi0bits>
 8007f2c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007f30:	e7e1      	b.n	8007ef6 <__d2b+0x62>

08007f32 <__ratio>:
 8007f32:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f36:	4688      	mov	r8, r1
 8007f38:	4669      	mov	r1, sp
 8007f3a:	4681      	mov	r9, r0
 8007f3c:	f7ff ff58 	bl	8007df0 <__b2d>
 8007f40:	468b      	mov	fp, r1
 8007f42:	4606      	mov	r6, r0
 8007f44:	460f      	mov	r7, r1
 8007f46:	4640      	mov	r0, r8
 8007f48:	a901      	add	r1, sp, #4
 8007f4a:	f7ff ff51 	bl	8007df0 <__b2d>
 8007f4e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007f52:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007f56:	460d      	mov	r5, r1
 8007f58:	eba3 0c02 	sub.w	ip, r3, r2
 8007f5c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007f60:	1a9b      	subs	r3, r3, r2
 8007f62:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	bfd5      	itete	le
 8007f6a:	460a      	movle	r2, r1
 8007f6c:	463a      	movgt	r2, r7
 8007f6e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007f72:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8007f76:	bfd8      	it	le
 8007f78:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 8007f7c:	462b      	mov	r3, r5
 8007f7e:	4602      	mov	r2, r0
 8007f80:	4659      	mov	r1, fp
 8007f82:	4630      	mov	r0, r6
 8007f84:	f7f8 fbd2 	bl	800072c <__aeabi_ddiv>
 8007f88:	b003      	add	sp, #12
 8007f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007f8e <__copybits>:
 8007f8e:	3901      	subs	r1, #1
 8007f90:	b510      	push	{r4, lr}
 8007f92:	1149      	asrs	r1, r1, #5
 8007f94:	6914      	ldr	r4, [r2, #16]
 8007f96:	3101      	adds	r1, #1
 8007f98:	f102 0314 	add.w	r3, r2, #20
 8007f9c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007fa0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007fa4:	42a3      	cmp	r3, r4
 8007fa6:	4602      	mov	r2, r0
 8007fa8:	d303      	bcc.n	8007fb2 <__copybits+0x24>
 8007faa:	2300      	movs	r3, #0
 8007fac:	428a      	cmp	r2, r1
 8007fae:	d305      	bcc.n	8007fbc <__copybits+0x2e>
 8007fb0:	bd10      	pop	{r4, pc}
 8007fb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fb6:	f840 2b04 	str.w	r2, [r0], #4
 8007fba:	e7f3      	b.n	8007fa4 <__copybits+0x16>
 8007fbc:	f842 3b04 	str.w	r3, [r2], #4
 8007fc0:	e7f4      	b.n	8007fac <__copybits+0x1e>

08007fc2 <__any_on>:
 8007fc2:	f100 0214 	add.w	r2, r0, #20
 8007fc6:	6900      	ldr	r0, [r0, #16]
 8007fc8:	114b      	asrs	r3, r1, #5
 8007fca:	4298      	cmp	r0, r3
 8007fcc:	b510      	push	{r4, lr}
 8007fce:	db11      	blt.n	8007ff4 <__any_on+0x32>
 8007fd0:	dd0a      	ble.n	8007fe8 <__any_on+0x26>
 8007fd2:	f011 011f 	ands.w	r1, r1, #31
 8007fd6:	d007      	beq.n	8007fe8 <__any_on+0x26>
 8007fd8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007fdc:	fa24 f001 	lsr.w	r0, r4, r1
 8007fe0:	fa00 f101 	lsl.w	r1, r0, r1
 8007fe4:	428c      	cmp	r4, r1
 8007fe6:	d10b      	bne.n	8008000 <__any_on+0x3e>
 8007fe8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d803      	bhi.n	8007ff8 <__any_on+0x36>
 8007ff0:	2000      	movs	r0, #0
 8007ff2:	bd10      	pop	{r4, pc}
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	e7f7      	b.n	8007fe8 <__any_on+0x26>
 8007ff8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007ffc:	2900      	cmp	r1, #0
 8007ffe:	d0f5      	beq.n	8007fec <__any_on+0x2a>
 8008000:	2001      	movs	r0, #1
 8008002:	e7f6      	b.n	8007ff2 <__any_on+0x30>

08008004 <_calloc_r>:
 8008004:	b538      	push	{r3, r4, r5, lr}
 8008006:	fb02 f401 	mul.w	r4, r2, r1
 800800a:	4621      	mov	r1, r4
 800800c:	f000 f854 	bl	80080b8 <_malloc_r>
 8008010:	4605      	mov	r5, r0
 8008012:	b118      	cbz	r0, 800801c <_calloc_r+0x18>
 8008014:	4622      	mov	r2, r4
 8008016:	2100      	movs	r1, #0
 8008018:	f7fc fb68 	bl	80046ec <memset>
 800801c:	4628      	mov	r0, r5
 800801e:	bd38      	pop	{r3, r4, r5, pc}

08008020 <_free_r>:
 8008020:	b538      	push	{r3, r4, r5, lr}
 8008022:	4605      	mov	r5, r0
 8008024:	2900      	cmp	r1, #0
 8008026:	d043      	beq.n	80080b0 <_free_r+0x90>
 8008028:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800802c:	1f0c      	subs	r4, r1, #4
 800802e:	2b00      	cmp	r3, #0
 8008030:	bfb8      	it	lt
 8008032:	18e4      	addlt	r4, r4, r3
 8008034:	f001 f938 	bl	80092a8 <__malloc_lock>
 8008038:	4a1e      	ldr	r2, [pc, #120]	; (80080b4 <_free_r+0x94>)
 800803a:	6813      	ldr	r3, [r2, #0]
 800803c:	4610      	mov	r0, r2
 800803e:	b933      	cbnz	r3, 800804e <_free_r+0x2e>
 8008040:	6063      	str	r3, [r4, #4]
 8008042:	6014      	str	r4, [r2, #0]
 8008044:	4628      	mov	r0, r5
 8008046:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800804a:	f001 b92e 	b.w	80092aa <__malloc_unlock>
 800804e:	42a3      	cmp	r3, r4
 8008050:	d90b      	bls.n	800806a <_free_r+0x4a>
 8008052:	6821      	ldr	r1, [r4, #0]
 8008054:	1862      	adds	r2, r4, r1
 8008056:	4293      	cmp	r3, r2
 8008058:	bf01      	itttt	eq
 800805a:	681a      	ldreq	r2, [r3, #0]
 800805c:	685b      	ldreq	r3, [r3, #4]
 800805e:	1852      	addeq	r2, r2, r1
 8008060:	6022      	streq	r2, [r4, #0]
 8008062:	6063      	str	r3, [r4, #4]
 8008064:	6004      	str	r4, [r0, #0]
 8008066:	e7ed      	b.n	8008044 <_free_r+0x24>
 8008068:	4613      	mov	r3, r2
 800806a:	685a      	ldr	r2, [r3, #4]
 800806c:	b10a      	cbz	r2, 8008072 <_free_r+0x52>
 800806e:	42a2      	cmp	r2, r4
 8008070:	d9fa      	bls.n	8008068 <_free_r+0x48>
 8008072:	6819      	ldr	r1, [r3, #0]
 8008074:	1858      	adds	r0, r3, r1
 8008076:	42a0      	cmp	r0, r4
 8008078:	d10b      	bne.n	8008092 <_free_r+0x72>
 800807a:	6820      	ldr	r0, [r4, #0]
 800807c:	4401      	add	r1, r0
 800807e:	1858      	adds	r0, r3, r1
 8008080:	4282      	cmp	r2, r0
 8008082:	6019      	str	r1, [r3, #0]
 8008084:	d1de      	bne.n	8008044 <_free_r+0x24>
 8008086:	6810      	ldr	r0, [r2, #0]
 8008088:	6852      	ldr	r2, [r2, #4]
 800808a:	4401      	add	r1, r0
 800808c:	6019      	str	r1, [r3, #0]
 800808e:	605a      	str	r2, [r3, #4]
 8008090:	e7d8      	b.n	8008044 <_free_r+0x24>
 8008092:	d902      	bls.n	800809a <_free_r+0x7a>
 8008094:	230c      	movs	r3, #12
 8008096:	602b      	str	r3, [r5, #0]
 8008098:	e7d4      	b.n	8008044 <_free_r+0x24>
 800809a:	6820      	ldr	r0, [r4, #0]
 800809c:	1821      	adds	r1, r4, r0
 800809e:	428a      	cmp	r2, r1
 80080a0:	bf01      	itttt	eq
 80080a2:	6811      	ldreq	r1, [r2, #0]
 80080a4:	6852      	ldreq	r2, [r2, #4]
 80080a6:	1809      	addeq	r1, r1, r0
 80080a8:	6021      	streq	r1, [r4, #0]
 80080aa:	6062      	str	r2, [r4, #4]
 80080ac:	605c      	str	r4, [r3, #4]
 80080ae:	e7c9      	b.n	8008044 <_free_r+0x24>
 80080b0:	bd38      	pop	{r3, r4, r5, pc}
 80080b2:	bf00      	nop
 80080b4:	20000624 	.word	0x20000624

080080b8 <_malloc_r>:
 80080b8:	b570      	push	{r4, r5, r6, lr}
 80080ba:	1ccd      	adds	r5, r1, #3
 80080bc:	f025 0503 	bic.w	r5, r5, #3
 80080c0:	3508      	adds	r5, #8
 80080c2:	2d0c      	cmp	r5, #12
 80080c4:	bf38      	it	cc
 80080c6:	250c      	movcc	r5, #12
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	4606      	mov	r6, r0
 80080cc:	db01      	blt.n	80080d2 <_malloc_r+0x1a>
 80080ce:	42a9      	cmp	r1, r5
 80080d0:	d903      	bls.n	80080da <_malloc_r+0x22>
 80080d2:	230c      	movs	r3, #12
 80080d4:	6033      	str	r3, [r6, #0]
 80080d6:	2000      	movs	r0, #0
 80080d8:	bd70      	pop	{r4, r5, r6, pc}
 80080da:	f001 f8e5 	bl	80092a8 <__malloc_lock>
 80080de:	4a21      	ldr	r2, [pc, #132]	; (8008164 <_malloc_r+0xac>)
 80080e0:	6814      	ldr	r4, [r2, #0]
 80080e2:	4621      	mov	r1, r4
 80080e4:	b991      	cbnz	r1, 800810c <_malloc_r+0x54>
 80080e6:	4c20      	ldr	r4, [pc, #128]	; (8008168 <_malloc_r+0xb0>)
 80080e8:	6823      	ldr	r3, [r4, #0]
 80080ea:	b91b      	cbnz	r3, 80080f4 <_malloc_r+0x3c>
 80080ec:	4630      	mov	r0, r6
 80080ee:	f000 fde1 	bl	8008cb4 <_sbrk_r>
 80080f2:	6020      	str	r0, [r4, #0]
 80080f4:	4629      	mov	r1, r5
 80080f6:	4630      	mov	r0, r6
 80080f8:	f000 fddc 	bl	8008cb4 <_sbrk_r>
 80080fc:	1c43      	adds	r3, r0, #1
 80080fe:	d124      	bne.n	800814a <_malloc_r+0x92>
 8008100:	230c      	movs	r3, #12
 8008102:	4630      	mov	r0, r6
 8008104:	6033      	str	r3, [r6, #0]
 8008106:	f001 f8d0 	bl	80092aa <__malloc_unlock>
 800810a:	e7e4      	b.n	80080d6 <_malloc_r+0x1e>
 800810c:	680b      	ldr	r3, [r1, #0]
 800810e:	1b5b      	subs	r3, r3, r5
 8008110:	d418      	bmi.n	8008144 <_malloc_r+0x8c>
 8008112:	2b0b      	cmp	r3, #11
 8008114:	d90f      	bls.n	8008136 <_malloc_r+0x7e>
 8008116:	600b      	str	r3, [r1, #0]
 8008118:	18cc      	adds	r4, r1, r3
 800811a:	50cd      	str	r5, [r1, r3]
 800811c:	4630      	mov	r0, r6
 800811e:	f001 f8c4 	bl	80092aa <__malloc_unlock>
 8008122:	f104 000b 	add.w	r0, r4, #11
 8008126:	1d23      	adds	r3, r4, #4
 8008128:	f020 0007 	bic.w	r0, r0, #7
 800812c:	1ac3      	subs	r3, r0, r3
 800812e:	d0d3      	beq.n	80080d8 <_malloc_r+0x20>
 8008130:	425a      	negs	r2, r3
 8008132:	50e2      	str	r2, [r4, r3]
 8008134:	e7d0      	b.n	80080d8 <_malloc_r+0x20>
 8008136:	684b      	ldr	r3, [r1, #4]
 8008138:	428c      	cmp	r4, r1
 800813a:	bf16      	itet	ne
 800813c:	6063      	strne	r3, [r4, #4]
 800813e:	6013      	streq	r3, [r2, #0]
 8008140:	460c      	movne	r4, r1
 8008142:	e7eb      	b.n	800811c <_malloc_r+0x64>
 8008144:	460c      	mov	r4, r1
 8008146:	6849      	ldr	r1, [r1, #4]
 8008148:	e7cc      	b.n	80080e4 <_malloc_r+0x2c>
 800814a:	1cc4      	adds	r4, r0, #3
 800814c:	f024 0403 	bic.w	r4, r4, #3
 8008150:	42a0      	cmp	r0, r4
 8008152:	d005      	beq.n	8008160 <_malloc_r+0xa8>
 8008154:	1a21      	subs	r1, r4, r0
 8008156:	4630      	mov	r0, r6
 8008158:	f000 fdac 	bl	8008cb4 <_sbrk_r>
 800815c:	3001      	adds	r0, #1
 800815e:	d0cf      	beq.n	8008100 <_malloc_r+0x48>
 8008160:	6025      	str	r5, [r4, #0]
 8008162:	e7db      	b.n	800811c <_malloc_r+0x64>
 8008164:	20000624 	.word	0x20000624
 8008168:	20000628 	.word	0x20000628

0800816c <__ssputs_r>:
 800816c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008170:	688e      	ldr	r6, [r1, #8]
 8008172:	4682      	mov	sl, r0
 8008174:	429e      	cmp	r6, r3
 8008176:	460c      	mov	r4, r1
 8008178:	4690      	mov	r8, r2
 800817a:	4699      	mov	r9, r3
 800817c:	d837      	bhi.n	80081ee <__ssputs_r+0x82>
 800817e:	898a      	ldrh	r2, [r1, #12]
 8008180:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008184:	d031      	beq.n	80081ea <__ssputs_r+0x7e>
 8008186:	2302      	movs	r3, #2
 8008188:	6825      	ldr	r5, [r4, #0]
 800818a:	6909      	ldr	r1, [r1, #16]
 800818c:	1a6f      	subs	r7, r5, r1
 800818e:	6965      	ldr	r5, [r4, #20]
 8008190:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008194:	fb95 f5f3 	sdiv	r5, r5, r3
 8008198:	f109 0301 	add.w	r3, r9, #1
 800819c:	443b      	add	r3, r7
 800819e:	429d      	cmp	r5, r3
 80081a0:	bf38      	it	cc
 80081a2:	461d      	movcc	r5, r3
 80081a4:	0553      	lsls	r3, r2, #21
 80081a6:	d530      	bpl.n	800820a <__ssputs_r+0x9e>
 80081a8:	4629      	mov	r1, r5
 80081aa:	f7ff ff85 	bl	80080b8 <_malloc_r>
 80081ae:	4606      	mov	r6, r0
 80081b0:	b950      	cbnz	r0, 80081c8 <__ssputs_r+0x5c>
 80081b2:	230c      	movs	r3, #12
 80081b4:	f04f 30ff 	mov.w	r0, #4294967295
 80081b8:	f8ca 3000 	str.w	r3, [sl]
 80081bc:	89a3      	ldrh	r3, [r4, #12]
 80081be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081c2:	81a3      	strh	r3, [r4, #12]
 80081c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081c8:	463a      	mov	r2, r7
 80081ca:	6921      	ldr	r1, [r4, #16]
 80081cc:	f7fc fa6a 	bl	80046a4 <memcpy>
 80081d0:	89a3      	ldrh	r3, [r4, #12]
 80081d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80081d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081da:	81a3      	strh	r3, [r4, #12]
 80081dc:	6126      	str	r6, [r4, #16]
 80081de:	443e      	add	r6, r7
 80081e0:	6026      	str	r6, [r4, #0]
 80081e2:	464e      	mov	r6, r9
 80081e4:	6165      	str	r5, [r4, #20]
 80081e6:	1bed      	subs	r5, r5, r7
 80081e8:	60a5      	str	r5, [r4, #8]
 80081ea:	454e      	cmp	r6, r9
 80081ec:	d900      	bls.n	80081f0 <__ssputs_r+0x84>
 80081ee:	464e      	mov	r6, r9
 80081f0:	4632      	mov	r2, r6
 80081f2:	4641      	mov	r1, r8
 80081f4:	6820      	ldr	r0, [r4, #0]
 80081f6:	f7fc fa60 	bl	80046ba <memmove>
 80081fa:	68a3      	ldr	r3, [r4, #8]
 80081fc:	2000      	movs	r0, #0
 80081fe:	1b9b      	subs	r3, r3, r6
 8008200:	60a3      	str	r3, [r4, #8]
 8008202:	6823      	ldr	r3, [r4, #0]
 8008204:	441e      	add	r6, r3
 8008206:	6026      	str	r6, [r4, #0]
 8008208:	e7dc      	b.n	80081c4 <__ssputs_r+0x58>
 800820a:	462a      	mov	r2, r5
 800820c:	f001 f84e 	bl	80092ac <_realloc_r>
 8008210:	4606      	mov	r6, r0
 8008212:	2800      	cmp	r0, #0
 8008214:	d1e2      	bne.n	80081dc <__ssputs_r+0x70>
 8008216:	6921      	ldr	r1, [r4, #16]
 8008218:	4650      	mov	r0, sl
 800821a:	f7ff ff01 	bl	8008020 <_free_r>
 800821e:	e7c8      	b.n	80081b2 <__ssputs_r+0x46>

08008220 <_svfiprintf_r>:
 8008220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008224:	461d      	mov	r5, r3
 8008226:	898b      	ldrh	r3, [r1, #12]
 8008228:	b09d      	sub	sp, #116	; 0x74
 800822a:	061f      	lsls	r7, r3, #24
 800822c:	4680      	mov	r8, r0
 800822e:	460c      	mov	r4, r1
 8008230:	4616      	mov	r6, r2
 8008232:	d50f      	bpl.n	8008254 <_svfiprintf_r+0x34>
 8008234:	690b      	ldr	r3, [r1, #16]
 8008236:	b96b      	cbnz	r3, 8008254 <_svfiprintf_r+0x34>
 8008238:	2140      	movs	r1, #64	; 0x40
 800823a:	f7ff ff3d 	bl	80080b8 <_malloc_r>
 800823e:	6020      	str	r0, [r4, #0]
 8008240:	6120      	str	r0, [r4, #16]
 8008242:	b928      	cbnz	r0, 8008250 <_svfiprintf_r+0x30>
 8008244:	230c      	movs	r3, #12
 8008246:	f8c8 3000 	str.w	r3, [r8]
 800824a:	f04f 30ff 	mov.w	r0, #4294967295
 800824e:	e0c8      	b.n	80083e2 <_svfiprintf_r+0x1c2>
 8008250:	2340      	movs	r3, #64	; 0x40
 8008252:	6163      	str	r3, [r4, #20]
 8008254:	2300      	movs	r3, #0
 8008256:	9309      	str	r3, [sp, #36]	; 0x24
 8008258:	2320      	movs	r3, #32
 800825a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800825e:	2330      	movs	r3, #48	; 0x30
 8008260:	f04f 0b01 	mov.w	fp, #1
 8008264:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008268:	9503      	str	r5, [sp, #12]
 800826a:	4637      	mov	r7, r6
 800826c:	463d      	mov	r5, r7
 800826e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008272:	b10b      	cbz	r3, 8008278 <_svfiprintf_r+0x58>
 8008274:	2b25      	cmp	r3, #37	; 0x25
 8008276:	d13e      	bne.n	80082f6 <_svfiprintf_r+0xd6>
 8008278:	ebb7 0a06 	subs.w	sl, r7, r6
 800827c:	d00b      	beq.n	8008296 <_svfiprintf_r+0x76>
 800827e:	4653      	mov	r3, sl
 8008280:	4632      	mov	r2, r6
 8008282:	4621      	mov	r1, r4
 8008284:	4640      	mov	r0, r8
 8008286:	f7ff ff71 	bl	800816c <__ssputs_r>
 800828a:	3001      	adds	r0, #1
 800828c:	f000 80a4 	beq.w	80083d8 <_svfiprintf_r+0x1b8>
 8008290:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008292:	4453      	add	r3, sl
 8008294:	9309      	str	r3, [sp, #36]	; 0x24
 8008296:	783b      	ldrb	r3, [r7, #0]
 8008298:	2b00      	cmp	r3, #0
 800829a:	f000 809d 	beq.w	80083d8 <_svfiprintf_r+0x1b8>
 800829e:	2300      	movs	r3, #0
 80082a0:	f04f 32ff 	mov.w	r2, #4294967295
 80082a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082a8:	9304      	str	r3, [sp, #16]
 80082aa:	9307      	str	r3, [sp, #28]
 80082ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80082b0:	931a      	str	r3, [sp, #104]	; 0x68
 80082b2:	462f      	mov	r7, r5
 80082b4:	2205      	movs	r2, #5
 80082b6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80082ba:	4850      	ldr	r0, [pc, #320]	; (80083fc <_svfiprintf_r+0x1dc>)
 80082bc:	f7ff fa9c 	bl	80077f8 <memchr>
 80082c0:	9b04      	ldr	r3, [sp, #16]
 80082c2:	b9d0      	cbnz	r0, 80082fa <_svfiprintf_r+0xda>
 80082c4:	06d9      	lsls	r1, r3, #27
 80082c6:	bf44      	itt	mi
 80082c8:	2220      	movmi	r2, #32
 80082ca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80082ce:	071a      	lsls	r2, r3, #28
 80082d0:	bf44      	itt	mi
 80082d2:	222b      	movmi	r2, #43	; 0x2b
 80082d4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80082d8:	782a      	ldrb	r2, [r5, #0]
 80082da:	2a2a      	cmp	r2, #42	; 0x2a
 80082dc:	d015      	beq.n	800830a <_svfiprintf_r+0xea>
 80082de:	462f      	mov	r7, r5
 80082e0:	2000      	movs	r0, #0
 80082e2:	250a      	movs	r5, #10
 80082e4:	9a07      	ldr	r2, [sp, #28]
 80082e6:	4639      	mov	r1, r7
 80082e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082ec:	3b30      	subs	r3, #48	; 0x30
 80082ee:	2b09      	cmp	r3, #9
 80082f0:	d94d      	bls.n	800838e <_svfiprintf_r+0x16e>
 80082f2:	b1b8      	cbz	r0, 8008324 <_svfiprintf_r+0x104>
 80082f4:	e00f      	b.n	8008316 <_svfiprintf_r+0xf6>
 80082f6:	462f      	mov	r7, r5
 80082f8:	e7b8      	b.n	800826c <_svfiprintf_r+0x4c>
 80082fa:	4a40      	ldr	r2, [pc, #256]	; (80083fc <_svfiprintf_r+0x1dc>)
 80082fc:	463d      	mov	r5, r7
 80082fe:	1a80      	subs	r0, r0, r2
 8008300:	fa0b f000 	lsl.w	r0, fp, r0
 8008304:	4318      	orrs	r0, r3
 8008306:	9004      	str	r0, [sp, #16]
 8008308:	e7d3      	b.n	80082b2 <_svfiprintf_r+0x92>
 800830a:	9a03      	ldr	r2, [sp, #12]
 800830c:	1d11      	adds	r1, r2, #4
 800830e:	6812      	ldr	r2, [r2, #0]
 8008310:	9103      	str	r1, [sp, #12]
 8008312:	2a00      	cmp	r2, #0
 8008314:	db01      	blt.n	800831a <_svfiprintf_r+0xfa>
 8008316:	9207      	str	r2, [sp, #28]
 8008318:	e004      	b.n	8008324 <_svfiprintf_r+0x104>
 800831a:	4252      	negs	r2, r2
 800831c:	f043 0302 	orr.w	r3, r3, #2
 8008320:	9207      	str	r2, [sp, #28]
 8008322:	9304      	str	r3, [sp, #16]
 8008324:	783b      	ldrb	r3, [r7, #0]
 8008326:	2b2e      	cmp	r3, #46	; 0x2e
 8008328:	d10c      	bne.n	8008344 <_svfiprintf_r+0x124>
 800832a:	787b      	ldrb	r3, [r7, #1]
 800832c:	2b2a      	cmp	r3, #42	; 0x2a
 800832e:	d133      	bne.n	8008398 <_svfiprintf_r+0x178>
 8008330:	9b03      	ldr	r3, [sp, #12]
 8008332:	3702      	adds	r7, #2
 8008334:	1d1a      	adds	r2, r3, #4
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	9203      	str	r2, [sp, #12]
 800833a:	2b00      	cmp	r3, #0
 800833c:	bfb8      	it	lt
 800833e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008342:	9305      	str	r3, [sp, #20]
 8008344:	4d2e      	ldr	r5, [pc, #184]	; (8008400 <_svfiprintf_r+0x1e0>)
 8008346:	2203      	movs	r2, #3
 8008348:	7839      	ldrb	r1, [r7, #0]
 800834a:	4628      	mov	r0, r5
 800834c:	f7ff fa54 	bl	80077f8 <memchr>
 8008350:	b138      	cbz	r0, 8008362 <_svfiprintf_r+0x142>
 8008352:	2340      	movs	r3, #64	; 0x40
 8008354:	1b40      	subs	r0, r0, r5
 8008356:	fa03 f000 	lsl.w	r0, r3, r0
 800835a:	9b04      	ldr	r3, [sp, #16]
 800835c:	3701      	adds	r7, #1
 800835e:	4303      	orrs	r3, r0
 8008360:	9304      	str	r3, [sp, #16]
 8008362:	7839      	ldrb	r1, [r7, #0]
 8008364:	2206      	movs	r2, #6
 8008366:	4827      	ldr	r0, [pc, #156]	; (8008404 <_svfiprintf_r+0x1e4>)
 8008368:	1c7e      	adds	r6, r7, #1
 800836a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800836e:	f7ff fa43 	bl	80077f8 <memchr>
 8008372:	2800      	cmp	r0, #0
 8008374:	d038      	beq.n	80083e8 <_svfiprintf_r+0x1c8>
 8008376:	4b24      	ldr	r3, [pc, #144]	; (8008408 <_svfiprintf_r+0x1e8>)
 8008378:	bb13      	cbnz	r3, 80083c0 <_svfiprintf_r+0x1a0>
 800837a:	9b03      	ldr	r3, [sp, #12]
 800837c:	3307      	adds	r3, #7
 800837e:	f023 0307 	bic.w	r3, r3, #7
 8008382:	3308      	adds	r3, #8
 8008384:	9303      	str	r3, [sp, #12]
 8008386:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008388:	444b      	add	r3, r9
 800838a:	9309      	str	r3, [sp, #36]	; 0x24
 800838c:	e76d      	b.n	800826a <_svfiprintf_r+0x4a>
 800838e:	fb05 3202 	mla	r2, r5, r2, r3
 8008392:	2001      	movs	r0, #1
 8008394:	460f      	mov	r7, r1
 8008396:	e7a6      	b.n	80082e6 <_svfiprintf_r+0xc6>
 8008398:	2300      	movs	r3, #0
 800839a:	250a      	movs	r5, #10
 800839c:	4619      	mov	r1, r3
 800839e:	3701      	adds	r7, #1
 80083a0:	9305      	str	r3, [sp, #20]
 80083a2:	4638      	mov	r0, r7
 80083a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083a8:	3a30      	subs	r2, #48	; 0x30
 80083aa:	2a09      	cmp	r2, #9
 80083ac:	d903      	bls.n	80083b6 <_svfiprintf_r+0x196>
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d0c8      	beq.n	8008344 <_svfiprintf_r+0x124>
 80083b2:	9105      	str	r1, [sp, #20]
 80083b4:	e7c6      	b.n	8008344 <_svfiprintf_r+0x124>
 80083b6:	fb05 2101 	mla	r1, r5, r1, r2
 80083ba:	2301      	movs	r3, #1
 80083bc:	4607      	mov	r7, r0
 80083be:	e7f0      	b.n	80083a2 <_svfiprintf_r+0x182>
 80083c0:	ab03      	add	r3, sp, #12
 80083c2:	9300      	str	r3, [sp, #0]
 80083c4:	4622      	mov	r2, r4
 80083c6:	4b11      	ldr	r3, [pc, #68]	; (800840c <_svfiprintf_r+0x1ec>)
 80083c8:	a904      	add	r1, sp, #16
 80083ca:	4640      	mov	r0, r8
 80083cc:	f7fc fa28 	bl	8004820 <_printf_float>
 80083d0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80083d4:	4681      	mov	r9, r0
 80083d6:	d1d6      	bne.n	8008386 <_svfiprintf_r+0x166>
 80083d8:	89a3      	ldrh	r3, [r4, #12]
 80083da:	065b      	lsls	r3, r3, #25
 80083dc:	f53f af35 	bmi.w	800824a <_svfiprintf_r+0x2a>
 80083e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80083e2:	b01d      	add	sp, #116	; 0x74
 80083e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083e8:	ab03      	add	r3, sp, #12
 80083ea:	9300      	str	r3, [sp, #0]
 80083ec:	4622      	mov	r2, r4
 80083ee:	4b07      	ldr	r3, [pc, #28]	; (800840c <_svfiprintf_r+0x1ec>)
 80083f0:	a904      	add	r1, sp, #16
 80083f2:	4640      	mov	r0, r8
 80083f4:	f7fc fcc0 	bl	8004d78 <_printf_i>
 80083f8:	e7ea      	b.n	80083d0 <_svfiprintf_r+0x1b0>
 80083fa:	bf00      	nop
 80083fc:	0800b7d4 	.word	0x0800b7d4
 8008400:	0800b7da 	.word	0x0800b7da
 8008404:	0800b7de 	.word	0x0800b7de
 8008408:	08004821 	.word	0x08004821
 800840c:	0800816d 	.word	0x0800816d

08008410 <_sungetc_r>:
 8008410:	b538      	push	{r3, r4, r5, lr}
 8008412:	1c4b      	adds	r3, r1, #1
 8008414:	4614      	mov	r4, r2
 8008416:	d103      	bne.n	8008420 <_sungetc_r+0x10>
 8008418:	f04f 35ff 	mov.w	r5, #4294967295
 800841c:	4628      	mov	r0, r5
 800841e:	bd38      	pop	{r3, r4, r5, pc}
 8008420:	8993      	ldrh	r3, [r2, #12]
 8008422:	b2cd      	uxtb	r5, r1
 8008424:	f023 0320 	bic.w	r3, r3, #32
 8008428:	8193      	strh	r3, [r2, #12]
 800842a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800842c:	6852      	ldr	r2, [r2, #4]
 800842e:	b18b      	cbz	r3, 8008454 <_sungetc_r+0x44>
 8008430:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008432:	4293      	cmp	r3, r2
 8008434:	dd08      	ble.n	8008448 <_sungetc_r+0x38>
 8008436:	6823      	ldr	r3, [r4, #0]
 8008438:	1e5a      	subs	r2, r3, #1
 800843a:	6022      	str	r2, [r4, #0]
 800843c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008440:	6863      	ldr	r3, [r4, #4]
 8008442:	3301      	adds	r3, #1
 8008444:	6063      	str	r3, [r4, #4]
 8008446:	e7e9      	b.n	800841c <_sungetc_r+0xc>
 8008448:	4621      	mov	r1, r4
 800844a:	f000 fd13 	bl	8008e74 <__submore>
 800844e:	2800      	cmp	r0, #0
 8008450:	d0f1      	beq.n	8008436 <_sungetc_r+0x26>
 8008452:	e7e1      	b.n	8008418 <_sungetc_r+0x8>
 8008454:	6921      	ldr	r1, [r4, #16]
 8008456:	6823      	ldr	r3, [r4, #0]
 8008458:	b151      	cbz	r1, 8008470 <_sungetc_r+0x60>
 800845a:	4299      	cmp	r1, r3
 800845c:	d208      	bcs.n	8008470 <_sungetc_r+0x60>
 800845e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008462:	42a9      	cmp	r1, r5
 8008464:	d104      	bne.n	8008470 <_sungetc_r+0x60>
 8008466:	3b01      	subs	r3, #1
 8008468:	3201      	adds	r2, #1
 800846a:	6023      	str	r3, [r4, #0]
 800846c:	6062      	str	r2, [r4, #4]
 800846e:	e7d5      	b.n	800841c <_sungetc_r+0xc>
 8008470:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8008474:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008478:	6363      	str	r3, [r4, #52]	; 0x34
 800847a:	2303      	movs	r3, #3
 800847c:	63a3      	str	r3, [r4, #56]	; 0x38
 800847e:	4623      	mov	r3, r4
 8008480:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008484:	6023      	str	r3, [r4, #0]
 8008486:	2301      	movs	r3, #1
 8008488:	e7dc      	b.n	8008444 <_sungetc_r+0x34>

0800848a <__ssrefill_r>:
 800848a:	b510      	push	{r4, lr}
 800848c:	460c      	mov	r4, r1
 800848e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008490:	b169      	cbz	r1, 80084ae <__ssrefill_r+0x24>
 8008492:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008496:	4299      	cmp	r1, r3
 8008498:	d001      	beq.n	800849e <__ssrefill_r+0x14>
 800849a:	f7ff fdc1 	bl	8008020 <_free_r>
 800849e:	2000      	movs	r0, #0
 80084a0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80084a2:	6360      	str	r0, [r4, #52]	; 0x34
 80084a4:	6063      	str	r3, [r4, #4]
 80084a6:	b113      	cbz	r3, 80084ae <__ssrefill_r+0x24>
 80084a8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80084aa:	6023      	str	r3, [r4, #0]
 80084ac:	bd10      	pop	{r4, pc}
 80084ae:	6923      	ldr	r3, [r4, #16]
 80084b0:	f04f 30ff 	mov.w	r0, #4294967295
 80084b4:	6023      	str	r3, [r4, #0]
 80084b6:	2300      	movs	r3, #0
 80084b8:	6063      	str	r3, [r4, #4]
 80084ba:	89a3      	ldrh	r3, [r4, #12]
 80084bc:	f043 0320 	orr.w	r3, r3, #32
 80084c0:	81a3      	strh	r3, [r4, #12]
 80084c2:	e7f3      	b.n	80084ac <__ssrefill_r+0x22>

080084c4 <__ssvfiscanf_r>:
 80084c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084c8:	460c      	mov	r4, r1
 80084ca:	2100      	movs	r1, #0
 80084cc:	4606      	mov	r6, r0
 80084ce:	4692      	mov	sl, r2
 80084d0:	270a      	movs	r7, #10
 80084d2:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80084d6:	9144      	str	r1, [sp, #272]	; 0x110
 80084d8:	9145      	str	r1, [sp, #276]	; 0x114
 80084da:	499e      	ldr	r1, [pc, #632]	; (8008754 <__ssvfiscanf_r+0x290>)
 80084dc:	f10d 0804 	add.w	r8, sp, #4
 80084e0:	91a0      	str	r1, [sp, #640]	; 0x280
 80084e2:	499d      	ldr	r1, [pc, #628]	; (8008758 <__ssvfiscanf_r+0x294>)
 80084e4:	f8df 9274 	ldr.w	r9, [pc, #628]	; 800875c <__ssvfiscanf_r+0x298>
 80084e8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80084ec:	91a1      	str	r1, [sp, #644]	; 0x284
 80084ee:	9300      	str	r3, [sp, #0]
 80084f0:	f89a 3000 	ldrb.w	r3, [sl]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	f000 812a 	beq.w	800874e <__ssvfiscanf_r+0x28a>
 80084fa:	4655      	mov	r5, sl
 80084fc:	f7ff f932 	bl	8007764 <__locale_ctype_ptr>
 8008500:	f815 bb01 	ldrb.w	fp, [r5], #1
 8008504:	4458      	add	r0, fp
 8008506:	7843      	ldrb	r3, [r0, #1]
 8008508:	f013 0308 	ands.w	r3, r3, #8
 800850c:	d01c      	beq.n	8008548 <__ssvfiscanf_r+0x84>
 800850e:	6863      	ldr	r3, [r4, #4]
 8008510:	2b00      	cmp	r3, #0
 8008512:	dd12      	ble.n	800853a <__ssvfiscanf_r+0x76>
 8008514:	f7ff f926 	bl	8007764 <__locale_ctype_ptr>
 8008518:	6823      	ldr	r3, [r4, #0]
 800851a:	781a      	ldrb	r2, [r3, #0]
 800851c:	4410      	add	r0, r2
 800851e:	7842      	ldrb	r2, [r0, #1]
 8008520:	0712      	lsls	r2, r2, #28
 8008522:	d401      	bmi.n	8008528 <__ssvfiscanf_r+0x64>
 8008524:	46aa      	mov	sl, r5
 8008526:	e7e3      	b.n	80084f0 <__ssvfiscanf_r+0x2c>
 8008528:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800852a:	3301      	adds	r3, #1
 800852c:	3201      	adds	r2, #1
 800852e:	9245      	str	r2, [sp, #276]	; 0x114
 8008530:	6862      	ldr	r2, [r4, #4]
 8008532:	6023      	str	r3, [r4, #0]
 8008534:	3a01      	subs	r2, #1
 8008536:	6062      	str	r2, [r4, #4]
 8008538:	e7e9      	b.n	800850e <__ssvfiscanf_r+0x4a>
 800853a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800853c:	4621      	mov	r1, r4
 800853e:	4630      	mov	r0, r6
 8008540:	4798      	blx	r3
 8008542:	2800      	cmp	r0, #0
 8008544:	d0e6      	beq.n	8008514 <__ssvfiscanf_r+0x50>
 8008546:	e7ed      	b.n	8008524 <__ssvfiscanf_r+0x60>
 8008548:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 800854c:	f040 8082 	bne.w	8008654 <__ssvfiscanf_r+0x190>
 8008550:	9343      	str	r3, [sp, #268]	; 0x10c
 8008552:	9341      	str	r3, [sp, #260]	; 0x104
 8008554:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8008558:	2b2a      	cmp	r3, #42	; 0x2a
 800855a:	d103      	bne.n	8008564 <__ssvfiscanf_r+0xa0>
 800855c:	2310      	movs	r3, #16
 800855e:	f10a 0502 	add.w	r5, sl, #2
 8008562:	9341      	str	r3, [sp, #260]	; 0x104
 8008564:	46aa      	mov	sl, r5
 8008566:	f815 1b01 	ldrb.w	r1, [r5], #1
 800856a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800856e:	2a09      	cmp	r2, #9
 8008570:	d922      	bls.n	80085b8 <__ssvfiscanf_r+0xf4>
 8008572:	2203      	movs	r2, #3
 8008574:	4879      	ldr	r0, [pc, #484]	; (800875c <__ssvfiscanf_r+0x298>)
 8008576:	f7ff f93f 	bl	80077f8 <memchr>
 800857a:	b138      	cbz	r0, 800858c <__ssvfiscanf_r+0xc8>
 800857c:	eba0 0309 	sub.w	r3, r0, r9
 8008580:	2001      	movs	r0, #1
 8008582:	46aa      	mov	sl, r5
 8008584:	4098      	lsls	r0, r3
 8008586:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008588:	4318      	orrs	r0, r3
 800858a:	9041      	str	r0, [sp, #260]	; 0x104
 800858c:	f89a 3000 	ldrb.w	r3, [sl]
 8008590:	f10a 0501 	add.w	r5, sl, #1
 8008594:	2b67      	cmp	r3, #103	; 0x67
 8008596:	d82b      	bhi.n	80085f0 <__ssvfiscanf_r+0x12c>
 8008598:	2b65      	cmp	r3, #101	; 0x65
 800859a:	f080 809f 	bcs.w	80086dc <__ssvfiscanf_r+0x218>
 800859e:	2b47      	cmp	r3, #71	; 0x47
 80085a0:	d810      	bhi.n	80085c4 <__ssvfiscanf_r+0x100>
 80085a2:	2b45      	cmp	r3, #69	; 0x45
 80085a4:	f080 809a 	bcs.w	80086dc <__ssvfiscanf_r+0x218>
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d06c      	beq.n	8008686 <__ssvfiscanf_r+0x1c2>
 80085ac:	2b25      	cmp	r3, #37	; 0x25
 80085ae:	d051      	beq.n	8008654 <__ssvfiscanf_r+0x190>
 80085b0:	2303      	movs	r3, #3
 80085b2:	9742      	str	r7, [sp, #264]	; 0x108
 80085b4:	9347      	str	r3, [sp, #284]	; 0x11c
 80085b6:	e027      	b.n	8008608 <__ssvfiscanf_r+0x144>
 80085b8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80085ba:	fb07 1303 	mla	r3, r7, r3, r1
 80085be:	3b30      	subs	r3, #48	; 0x30
 80085c0:	9343      	str	r3, [sp, #268]	; 0x10c
 80085c2:	e7cf      	b.n	8008564 <__ssvfiscanf_r+0xa0>
 80085c4:	2b5b      	cmp	r3, #91	; 0x5b
 80085c6:	d06a      	beq.n	800869e <__ssvfiscanf_r+0x1da>
 80085c8:	d80c      	bhi.n	80085e4 <__ssvfiscanf_r+0x120>
 80085ca:	2b58      	cmp	r3, #88	; 0x58
 80085cc:	d1f0      	bne.n	80085b0 <__ssvfiscanf_r+0xec>
 80085ce:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80085d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80085d4:	9241      	str	r2, [sp, #260]	; 0x104
 80085d6:	2210      	movs	r2, #16
 80085d8:	9242      	str	r2, [sp, #264]	; 0x108
 80085da:	2b6e      	cmp	r3, #110	; 0x6e
 80085dc:	bf8c      	ite	hi
 80085de:	2304      	movhi	r3, #4
 80085e0:	2303      	movls	r3, #3
 80085e2:	e010      	b.n	8008606 <__ssvfiscanf_r+0x142>
 80085e4:	2b63      	cmp	r3, #99	; 0x63
 80085e6:	d065      	beq.n	80086b4 <__ssvfiscanf_r+0x1f0>
 80085e8:	2b64      	cmp	r3, #100	; 0x64
 80085ea:	d1e1      	bne.n	80085b0 <__ssvfiscanf_r+0xec>
 80085ec:	9742      	str	r7, [sp, #264]	; 0x108
 80085ee:	e7f4      	b.n	80085da <__ssvfiscanf_r+0x116>
 80085f0:	2b70      	cmp	r3, #112	; 0x70
 80085f2:	d04b      	beq.n	800868c <__ssvfiscanf_r+0x1c8>
 80085f4:	d826      	bhi.n	8008644 <__ssvfiscanf_r+0x180>
 80085f6:	2b6e      	cmp	r3, #110	; 0x6e
 80085f8:	d062      	beq.n	80086c0 <__ssvfiscanf_r+0x1fc>
 80085fa:	d84c      	bhi.n	8008696 <__ssvfiscanf_r+0x1d2>
 80085fc:	2b69      	cmp	r3, #105	; 0x69
 80085fe:	d1d7      	bne.n	80085b0 <__ssvfiscanf_r+0xec>
 8008600:	2300      	movs	r3, #0
 8008602:	9342      	str	r3, [sp, #264]	; 0x108
 8008604:	2303      	movs	r3, #3
 8008606:	9347      	str	r3, [sp, #284]	; 0x11c
 8008608:	6863      	ldr	r3, [r4, #4]
 800860a:	2b00      	cmp	r3, #0
 800860c:	dd68      	ble.n	80086e0 <__ssvfiscanf_r+0x21c>
 800860e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008610:	0659      	lsls	r1, r3, #25
 8008612:	d407      	bmi.n	8008624 <__ssvfiscanf_r+0x160>
 8008614:	f7ff f8a6 	bl	8007764 <__locale_ctype_ptr>
 8008618:	6823      	ldr	r3, [r4, #0]
 800861a:	781a      	ldrb	r2, [r3, #0]
 800861c:	4410      	add	r0, r2
 800861e:	7842      	ldrb	r2, [r0, #1]
 8008620:	0712      	lsls	r2, r2, #28
 8008622:	d464      	bmi.n	80086ee <__ssvfiscanf_r+0x22a>
 8008624:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8008626:	2b02      	cmp	r3, #2
 8008628:	dc73      	bgt.n	8008712 <__ssvfiscanf_r+0x24e>
 800862a:	466b      	mov	r3, sp
 800862c:	4622      	mov	r2, r4
 800862e:	a941      	add	r1, sp, #260	; 0x104
 8008630:	4630      	mov	r0, r6
 8008632:	f000 f9d5 	bl	80089e0 <_scanf_chars>
 8008636:	2801      	cmp	r0, #1
 8008638:	f000 8089 	beq.w	800874e <__ssvfiscanf_r+0x28a>
 800863c:	2802      	cmp	r0, #2
 800863e:	f47f af71 	bne.w	8008524 <__ssvfiscanf_r+0x60>
 8008642:	e01d      	b.n	8008680 <__ssvfiscanf_r+0x1bc>
 8008644:	2b75      	cmp	r3, #117	; 0x75
 8008646:	d0d1      	beq.n	80085ec <__ssvfiscanf_r+0x128>
 8008648:	2b78      	cmp	r3, #120	; 0x78
 800864a:	d0c0      	beq.n	80085ce <__ssvfiscanf_r+0x10a>
 800864c:	2b73      	cmp	r3, #115	; 0x73
 800864e:	d1af      	bne.n	80085b0 <__ssvfiscanf_r+0xec>
 8008650:	2302      	movs	r3, #2
 8008652:	e7d8      	b.n	8008606 <__ssvfiscanf_r+0x142>
 8008654:	6863      	ldr	r3, [r4, #4]
 8008656:	2b00      	cmp	r3, #0
 8008658:	dd0c      	ble.n	8008674 <__ssvfiscanf_r+0x1b0>
 800865a:	6823      	ldr	r3, [r4, #0]
 800865c:	781a      	ldrb	r2, [r3, #0]
 800865e:	455a      	cmp	r2, fp
 8008660:	d175      	bne.n	800874e <__ssvfiscanf_r+0x28a>
 8008662:	3301      	adds	r3, #1
 8008664:	6862      	ldr	r2, [r4, #4]
 8008666:	6023      	str	r3, [r4, #0]
 8008668:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800866a:	3a01      	subs	r2, #1
 800866c:	3301      	adds	r3, #1
 800866e:	6062      	str	r2, [r4, #4]
 8008670:	9345      	str	r3, [sp, #276]	; 0x114
 8008672:	e757      	b.n	8008524 <__ssvfiscanf_r+0x60>
 8008674:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008676:	4621      	mov	r1, r4
 8008678:	4630      	mov	r0, r6
 800867a:	4798      	blx	r3
 800867c:	2800      	cmp	r0, #0
 800867e:	d0ec      	beq.n	800865a <__ssvfiscanf_r+0x196>
 8008680:	9844      	ldr	r0, [sp, #272]	; 0x110
 8008682:	2800      	cmp	r0, #0
 8008684:	d159      	bne.n	800873a <__ssvfiscanf_r+0x276>
 8008686:	f04f 30ff 	mov.w	r0, #4294967295
 800868a:	e05c      	b.n	8008746 <__ssvfiscanf_r+0x282>
 800868c:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800868e:	f042 0220 	orr.w	r2, r2, #32
 8008692:	9241      	str	r2, [sp, #260]	; 0x104
 8008694:	e79b      	b.n	80085ce <__ssvfiscanf_r+0x10a>
 8008696:	2308      	movs	r3, #8
 8008698:	9342      	str	r3, [sp, #264]	; 0x108
 800869a:	2304      	movs	r3, #4
 800869c:	e7b3      	b.n	8008606 <__ssvfiscanf_r+0x142>
 800869e:	4629      	mov	r1, r5
 80086a0:	4640      	mov	r0, r8
 80086a2:	f000 fb17 	bl	8008cd4 <__sccl>
 80086a6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80086a8:	4605      	mov	r5, r0
 80086aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086ae:	9341      	str	r3, [sp, #260]	; 0x104
 80086b0:	2301      	movs	r3, #1
 80086b2:	e7a8      	b.n	8008606 <__ssvfiscanf_r+0x142>
 80086b4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80086b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086ba:	9341      	str	r3, [sp, #260]	; 0x104
 80086bc:	2300      	movs	r3, #0
 80086be:	e7a2      	b.n	8008606 <__ssvfiscanf_r+0x142>
 80086c0:	9841      	ldr	r0, [sp, #260]	; 0x104
 80086c2:	06c3      	lsls	r3, r0, #27
 80086c4:	f53f af2e 	bmi.w	8008524 <__ssvfiscanf_r+0x60>
 80086c8:	9b00      	ldr	r3, [sp, #0]
 80086ca:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80086cc:	1d19      	adds	r1, r3, #4
 80086ce:	9100      	str	r1, [sp, #0]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	07c0      	lsls	r0, r0, #31
 80086d4:	bf4c      	ite	mi
 80086d6:	801a      	strhmi	r2, [r3, #0]
 80086d8:	601a      	strpl	r2, [r3, #0]
 80086da:	e723      	b.n	8008524 <__ssvfiscanf_r+0x60>
 80086dc:	2305      	movs	r3, #5
 80086de:	e792      	b.n	8008606 <__ssvfiscanf_r+0x142>
 80086e0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80086e2:	4621      	mov	r1, r4
 80086e4:	4630      	mov	r0, r6
 80086e6:	4798      	blx	r3
 80086e8:	2800      	cmp	r0, #0
 80086ea:	d090      	beq.n	800860e <__ssvfiscanf_r+0x14a>
 80086ec:	e7c8      	b.n	8008680 <__ssvfiscanf_r+0x1bc>
 80086ee:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80086f0:	3201      	adds	r2, #1
 80086f2:	9245      	str	r2, [sp, #276]	; 0x114
 80086f4:	6862      	ldr	r2, [r4, #4]
 80086f6:	3a01      	subs	r2, #1
 80086f8:	2a00      	cmp	r2, #0
 80086fa:	6062      	str	r2, [r4, #4]
 80086fc:	dd02      	ble.n	8008704 <__ssvfiscanf_r+0x240>
 80086fe:	3301      	adds	r3, #1
 8008700:	6023      	str	r3, [r4, #0]
 8008702:	e787      	b.n	8008614 <__ssvfiscanf_r+0x150>
 8008704:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008706:	4621      	mov	r1, r4
 8008708:	4630      	mov	r0, r6
 800870a:	4798      	blx	r3
 800870c:	2800      	cmp	r0, #0
 800870e:	d081      	beq.n	8008614 <__ssvfiscanf_r+0x150>
 8008710:	e7b6      	b.n	8008680 <__ssvfiscanf_r+0x1bc>
 8008712:	2b04      	cmp	r3, #4
 8008714:	dc06      	bgt.n	8008724 <__ssvfiscanf_r+0x260>
 8008716:	466b      	mov	r3, sp
 8008718:	4622      	mov	r2, r4
 800871a:	a941      	add	r1, sp, #260	; 0x104
 800871c:	4630      	mov	r0, r6
 800871e:	f000 f9c1 	bl	8008aa4 <_scanf_i>
 8008722:	e788      	b.n	8008636 <__ssvfiscanf_r+0x172>
 8008724:	4b0e      	ldr	r3, [pc, #56]	; (8008760 <__ssvfiscanf_r+0x29c>)
 8008726:	2b00      	cmp	r3, #0
 8008728:	f43f aefc 	beq.w	8008524 <__ssvfiscanf_r+0x60>
 800872c:	466b      	mov	r3, sp
 800872e:	4622      	mov	r2, r4
 8008730:	a941      	add	r1, sp, #260	; 0x104
 8008732:	4630      	mov	r0, r6
 8008734:	f7fc fc32 	bl	8004f9c <_scanf_float>
 8008738:	e77d      	b.n	8008636 <__ssvfiscanf_r+0x172>
 800873a:	89a3      	ldrh	r3, [r4, #12]
 800873c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008740:	bf18      	it	ne
 8008742:	f04f 30ff 	movne.w	r0, #4294967295
 8008746:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800874a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800874e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8008750:	e7f9      	b.n	8008746 <__ssvfiscanf_r+0x282>
 8008752:	bf00      	nop
 8008754:	08008411 	.word	0x08008411
 8008758:	0800848b 	.word	0x0800848b
 800875c:	0800b7da 	.word	0x0800b7da
 8008760:	08004f9d 	.word	0x08004f9d

08008764 <__sfputc_r>:
 8008764:	6893      	ldr	r3, [r2, #8]
 8008766:	b410      	push	{r4}
 8008768:	3b01      	subs	r3, #1
 800876a:	2b00      	cmp	r3, #0
 800876c:	6093      	str	r3, [r2, #8]
 800876e:	da07      	bge.n	8008780 <__sfputc_r+0x1c>
 8008770:	6994      	ldr	r4, [r2, #24]
 8008772:	42a3      	cmp	r3, r4
 8008774:	db01      	blt.n	800877a <__sfputc_r+0x16>
 8008776:	290a      	cmp	r1, #10
 8008778:	d102      	bne.n	8008780 <__sfputc_r+0x1c>
 800877a:	bc10      	pop	{r4}
 800877c:	f000 bbb2 	b.w	8008ee4 <__swbuf_r>
 8008780:	6813      	ldr	r3, [r2, #0]
 8008782:	1c58      	adds	r0, r3, #1
 8008784:	6010      	str	r0, [r2, #0]
 8008786:	7019      	strb	r1, [r3, #0]
 8008788:	4608      	mov	r0, r1
 800878a:	bc10      	pop	{r4}
 800878c:	4770      	bx	lr

0800878e <__sfputs_r>:
 800878e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008790:	4606      	mov	r6, r0
 8008792:	460f      	mov	r7, r1
 8008794:	4614      	mov	r4, r2
 8008796:	18d5      	adds	r5, r2, r3
 8008798:	42ac      	cmp	r4, r5
 800879a:	d101      	bne.n	80087a0 <__sfputs_r+0x12>
 800879c:	2000      	movs	r0, #0
 800879e:	e007      	b.n	80087b0 <__sfputs_r+0x22>
 80087a0:	463a      	mov	r2, r7
 80087a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087a6:	4630      	mov	r0, r6
 80087a8:	f7ff ffdc 	bl	8008764 <__sfputc_r>
 80087ac:	1c43      	adds	r3, r0, #1
 80087ae:	d1f3      	bne.n	8008798 <__sfputs_r+0xa>
 80087b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080087b4 <_vfiprintf_r>:
 80087b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087b8:	460c      	mov	r4, r1
 80087ba:	b09d      	sub	sp, #116	; 0x74
 80087bc:	4617      	mov	r7, r2
 80087be:	461d      	mov	r5, r3
 80087c0:	4606      	mov	r6, r0
 80087c2:	b118      	cbz	r0, 80087cc <_vfiprintf_r+0x18>
 80087c4:	6983      	ldr	r3, [r0, #24]
 80087c6:	b90b      	cbnz	r3, 80087cc <_vfiprintf_r+0x18>
 80087c8:	f7fe fc16 	bl	8006ff8 <__sinit>
 80087cc:	4b7c      	ldr	r3, [pc, #496]	; (80089c0 <_vfiprintf_r+0x20c>)
 80087ce:	429c      	cmp	r4, r3
 80087d0:	d158      	bne.n	8008884 <_vfiprintf_r+0xd0>
 80087d2:	6874      	ldr	r4, [r6, #4]
 80087d4:	89a3      	ldrh	r3, [r4, #12]
 80087d6:	0718      	lsls	r0, r3, #28
 80087d8:	d55e      	bpl.n	8008898 <_vfiprintf_r+0xe4>
 80087da:	6923      	ldr	r3, [r4, #16]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d05b      	beq.n	8008898 <_vfiprintf_r+0xe4>
 80087e0:	2300      	movs	r3, #0
 80087e2:	9309      	str	r3, [sp, #36]	; 0x24
 80087e4:	2320      	movs	r3, #32
 80087e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80087ea:	2330      	movs	r3, #48	; 0x30
 80087ec:	f04f 0b01 	mov.w	fp, #1
 80087f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80087f4:	9503      	str	r5, [sp, #12]
 80087f6:	46b8      	mov	r8, r7
 80087f8:	4645      	mov	r5, r8
 80087fa:	f815 3b01 	ldrb.w	r3, [r5], #1
 80087fe:	b10b      	cbz	r3, 8008804 <_vfiprintf_r+0x50>
 8008800:	2b25      	cmp	r3, #37	; 0x25
 8008802:	d154      	bne.n	80088ae <_vfiprintf_r+0xfa>
 8008804:	ebb8 0a07 	subs.w	sl, r8, r7
 8008808:	d00b      	beq.n	8008822 <_vfiprintf_r+0x6e>
 800880a:	4653      	mov	r3, sl
 800880c:	463a      	mov	r2, r7
 800880e:	4621      	mov	r1, r4
 8008810:	4630      	mov	r0, r6
 8008812:	f7ff ffbc 	bl	800878e <__sfputs_r>
 8008816:	3001      	adds	r0, #1
 8008818:	f000 80c2 	beq.w	80089a0 <_vfiprintf_r+0x1ec>
 800881c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800881e:	4453      	add	r3, sl
 8008820:	9309      	str	r3, [sp, #36]	; 0x24
 8008822:	f898 3000 	ldrb.w	r3, [r8]
 8008826:	2b00      	cmp	r3, #0
 8008828:	f000 80ba 	beq.w	80089a0 <_vfiprintf_r+0x1ec>
 800882c:	2300      	movs	r3, #0
 800882e:	f04f 32ff 	mov.w	r2, #4294967295
 8008832:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008836:	9304      	str	r3, [sp, #16]
 8008838:	9307      	str	r3, [sp, #28]
 800883a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800883e:	931a      	str	r3, [sp, #104]	; 0x68
 8008840:	46a8      	mov	r8, r5
 8008842:	2205      	movs	r2, #5
 8008844:	f818 1b01 	ldrb.w	r1, [r8], #1
 8008848:	485e      	ldr	r0, [pc, #376]	; (80089c4 <_vfiprintf_r+0x210>)
 800884a:	f7fe ffd5 	bl	80077f8 <memchr>
 800884e:	9b04      	ldr	r3, [sp, #16]
 8008850:	bb78      	cbnz	r0, 80088b2 <_vfiprintf_r+0xfe>
 8008852:	06d9      	lsls	r1, r3, #27
 8008854:	bf44      	itt	mi
 8008856:	2220      	movmi	r2, #32
 8008858:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800885c:	071a      	lsls	r2, r3, #28
 800885e:	bf44      	itt	mi
 8008860:	222b      	movmi	r2, #43	; 0x2b
 8008862:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008866:	782a      	ldrb	r2, [r5, #0]
 8008868:	2a2a      	cmp	r2, #42	; 0x2a
 800886a:	d02a      	beq.n	80088c2 <_vfiprintf_r+0x10e>
 800886c:	46a8      	mov	r8, r5
 800886e:	2000      	movs	r0, #0
 8008870:	250a      	movs	r5, #10
 8008872:	9a07      	ldr	r2, [sp, #28]
 8008874:	4641      	mov	r1, r8
 8008876:	f811 3b01 	ldrb.w	r3, [r1], #1
 800887a:	3b30      	subs	r3, #48	; 0x30
 800887c:	2b09      	cmp	r3, #9
 800887e:	d969      	bls.n	8008954 <_vfiprintf_r+0x1a0>
 8008880:	b360      	cbz	r0, 80088dc <_vfiprintf_r+0x128>
 8008882:	e024      	b.n	80088ce <_vfiprintf_r+0x11a>
 8008884:	4b50      	ldr	r3, [pc, #320]	; (80089c8 <_vfiprintf_r+0x214>)
 8008886:	429c      	cmp	r4, r3
 8008888:	d101      	bne.n	800888e <_vfiprintf_r+0xda>
 800888a:	68b4      	ldr	r4, [r6, #8]
 800888c:	e7a2      	b.n	80087d4 <_vfiprintf_r+0x20>
 800888e:	4b4f      	ldr	r3, [pc, #316]	; (80089cc <_vfiprintf_r+0x218>)
 8008890:	429c      	cmp	r4, r3
 8008892:	bf08      	it	eq
 8008894:	68f4      	ldreq	r4, [r6, #12]
 8008896:	e79d      	b.n	80087d4 <_vfiprintf_r+0x20>
 8008898:	4621      	mov	r1, r4
 800889a:	4630      	mov	r0, r6
 800889c:	f000 fb82 	bl	8008fa4 <__swsetup_r>
 80088a0:	2800      	cmp	r0, #0
 80088a2:	d09d      	beq.n	80087e0 <_vfiprintf_r+0x2c>
 80088a4:	f04f 30ff 	mov.w	r0, #4294967295
 80088a8:	b01d      	add	sp, #116	; 0x74
 80088aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088ae:	46a8      	mov	r8, r5
 80088b0:	e7a2      	b.n	80087f8 <_vfiprintf_r+0x44>
 80088b2:	4a44      	ldr	r2, [pc, #272]	; (80089c4 <_vfiprintf_r+0x210>)
 80088b4:	4645      	mov	r5, r8
 80088b6:	1a80      	subs	r0, r0, r2
 80088b8:	fa0b f000 	lsl.w	r0, fp, r0
 80088bc:	4318      	orrs	r0, r3
 80088be:	9004      	str	r0, [sp, #16]
 80088c0:	e7be      	b.n	8008840 <_vfiprintf_r+0x8c>
 80088c2:	9a03      	ldr	r2, [sp, #12]
 80088c4:	1d11      	adds	r1, r2, #4
 80088c6:	6812      	ldr	r2, [r2, #0]
 80088c8:	9103      	str	r1, [sp, #12]
 80088ca:	2a00      	cmp	r2, #0
 80088cc:	db01      	blt.n	80088d2 <_vfiprintf_r+0x11e>
 80088ce:	9207      	str	r2, [sp, #28]
 80088d0:	e004      	b.n	80088dc <_vfiprintf_r+0x128>
 80088d2:	4252      	negs	r2, r2
 80088d4:	f043 0302 	orr.w	r3, r3, #2
 80088d8:	9207      	str	r2, [sp, #28]
 80088da:	9304      	str	r3, [sp, #16]
 80088dc:	f898 3000 	ldrb.w	r3, [r8]
 80088e0:	2b2e      	cmp	r3, #46	; 0x2e
 80088e2:	d10e      	bne.n	8008902 <_vfiprintf_r+0x14e>
 80088e4:	f898 3001 	ldrb.w	r3, [r8, #1]
 80088e8:	2b2a      	cmp	r3, #42	; 0x2a
 80088ea:	d138      	bne.n	800895e <_vfiprintf_r+0x1aa>
 80088ec:	9b03      	ldr	r3, [sp, #12]
 80088ee:	f108 0802 	add.w	r8, r8, #2
 80088f2:	1d1a      	adds	r2, r3, #4
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	9203      	str	r2, [sp, #12]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	bfb8      	it	lt
 80088fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8008900:	9305      	str	r3, [sp, #20]
 8008902:	4d33      	ldr	r5, [pc, #204]	; (80089d0 <_vfiprintf_r+0x21c>)
 8008904:	2203      	movs	r2, #3
 8008906:	f898 1000 	ldrb.w	r1, [r8]
 800890a:	4628      	mov	r0, r5
 800890c:	f7fe ff74 	bl	80077f8 <memchr>
 8008910:	b140      	cbz	r0, 8008924 <_vfiprintf_r+0x170>
 8008912:	2340      	movs	r3, #64	; 0x40
 8008914:	1b40      	subs	r0, r0, r5
 8008916:	fa03 f000 	lsl.w	r0, r3, r0
 800891a:	9b04      	ldr	r3, [sp, #16]
 800891c:	f108 0801 	add.w	r8, r8, #1
 8008920:	4303      	orrs	r3, r0
 8008922:	9304      	str	r3, [sp, #16]
 8008924:	f898 1000 	ldrb.w	r1, [r8]
 8008928:	2206      	movs	r2, #6
 800892a:	482a      	ldr	r0, [pc, #168]	; (80089d4 <_vfiprintf_r+0x220>)
 800892c:	f108 0701 	add.w	r7, r8, #1
 8008930:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008934:	f7fe ff60 	bl	80077f8 <memchr>
 8008938:	2800      	cmp	r0, #0
 800893a:	d037      	beq.n	80089ac <_vfiprintf_r+0x1f8>
 800893c:	4b26      	ldr	r3, [pc, #152]	; (80089d8 <_vfiprintf_r+0x224>)
 800893e:	bb1b      	cbnz	r3, 8008988 <_vfiprintf_r+0x1d4>
 8008940:	9b03      	ldr	r3, [sp, #12]
 8008942:	3307      	adds	r3, #7
 8008944:	f023 0307 	bic.w	r3, r3, #7
 8008948:	3308      	adds	r3, #8
 800894a:	9303      	str	r3, [sp, #12]
 800894c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800894e:	444b      	add	r3, r9
 8008950:	9309      	str	r3, [sp, #36]	; 0x24
 8008952:	e750      	b.n	80087f6 <_vfiprintf_r+0x42>
 8008954:	fb05 3202 	mla	r2, r5, r2, r3
 8008958:	2001      	movs	r0, #1
 800895a:	4688      	mov	r8, r1
 800895c:	e78a      	b.n	8008874 <_vfiprintf_r+0xc0>
 800895e:	2300      	movs	r3, #0
 8008960:	250a      	movs	r5, #10
 8008962:	4619      	mov	r1, r3
 8008964:	f108 0801 	add.w	r8, r8, #1
 8008968:	9305      	str	r3, [sp, #20]
 800896a:	4640      	mov	r0, r8
 800896c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008970:	3a30      	subs	r2, #48	; 0x30
 8008972:	2a09      	cmp	r2, #9
 8008974:	d903      	bls.n	800897e <_vfiprintf_r+0x1ca>
 8008976:	2b00      	cmp	r3, #0
 8008978:	d0c3      	beq.n	8008902 <_vfiprintf_r+0x14e>
 800897a:	9105      	str	r1, [sp, #20]
 800897c:	e7c1      	b.n	8008902 <_vfiprintf_r+0x14e>
 800897e:	fb05 2101 	mla	r1, r5, r1, r2
 8008982:	2301      	movs	r3, #1
 8008984:	4680      	mov	r8, r0
 8008986:	e7f0      	b.n	800896a <_vfiprintf_r+0x1b6>
 8008988:	ab03      	add	r3, sp, #12
 800898a:	9300      	str	r3, [sp, #0]
 800898c:	4622      	mov	r2, r4
 800898e:	4b13      	ldr	r3, [pc, #76]	; (80089dc <_vfiprintf_r+0x228>)
 8008990:	a904      	add	r1, sp, #16
 8008992:	4630      	mov	r0, r6
 8008994:	f7fb ff44 	bl	8004820 <_printf_float>
 8008998:	f1b0 3fff 	cmp.w	r0, #4294967295
 800899c:	4681      	mov	r9, r0
 800899e:	d1d5      	bne.n	800894c <_vfiprintf_r+0x198>
 80089a0:	89a3      	ldrh	r3, [r4, #12]
 80089a2:	065b      	lsls	r3, r3, #25
 80089a4:	f53f af7e 	bmi.w	80088a4 <_vfiprintf_r+0xf0>
 80089a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80089aa:	e77d      	b.n	80088a8 <_vfiprintf_r+0xf4>
 80089ac:	ab03      	add	r3, sp, #12
 80089ae:	9300      	str	r3, [sp, #0]
 80089b0:	4622      	mov	r2, r4
 80089b2:	4b0a      	ldr	r3, [pc, #40]	; (80089dc <_vfiprintf_r+0x228>)
 80089b4:	a904      	add	r1, sp, #16
 80089b6:	4630      	mov	r0, r6
 80089b8:	f7fc f9de 	bl	8004d78 <_printf_i>
 80089bc:	e7ec      	b.n	8008998 <_vfiprintf_r+0x1e4>
 80089be:	bf00      	nop
 80089c0:	0800b68c 	.word	0x0800b68c
 80089c4:	0800b7d4 	.word	0x0800b7d4
 80089c8:	0800b6ac 	.word	0x0800b6ac
 80089cc:	0800b66c 	.word	0x0800b66c
 80089d0:	0800b7da 	.word	0x0800b7da
 80089d4:	0800b7de 	.word	0x0800b7de
 80089d8:	08004821 	.word	0x08004821
 80089dc:	0800878f 	.word	0x0800878f

080089e0 <_scanf_chars>:
 80089e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089e4:	4615      	mov	r5, r2
 80089e6:	688a      	ldr	r2, [r1, #8]
 80089e8:	4680      	mov	r8, r0
 80089ea:	460c      	mov	r4, r1
 80089ec:	b932      	cbnz	r2, 80089fc <_scanf_chars+0x1c>
 80089ee:	698a      	ldr	r2, [r1, #24]
 80089f0:	2a00      	cmp	r2, #0
 80089f2:	bf14      	ite	ne
 80089f4:	f04f 32ff 	movne.w	r2, #4294967295
 80089f8:	2201      	moveq	r2, #1
 80089fa:	608a      	str	r2, [r1, #8]
 80089fc:	2600      	movs	r6, #0
 80089fe:	6822      	ldr	r2, [r4, #0]
 8008a00:	06d1      	lsls	r1, r2, #27
 8008a02:	bf5f      	itttt	pl
 8008a04:	681a      	ldrpl	r2, [r3, #0]
 8008a06:	1d11      	addpl	r1, r2, #4
 8008a08:	6019      	strpl	r1, [r3, #0]
 8008a0a:	6817      	ldrpl	r7, [r2, #0]
 8008a0c:	69a3      	ldr	r3, [r4, #24]
 8008a0e:	b1db      	cbz	r3, 8008a48 <_scanf_chars+0x68>
 8008a10:	2b01      	cmp	r3, #1
 8008a12:	d107      	bne.n	8008a24 <_scanf_chars+0x44>
 8008a14:	682b      	ldr	r3, [r5, #0]
 8008a16:	6962      	ldr	r2, [r4, #20]
 8008a18:	781b      	ldrb	r3, [r3, #0]
 8008a1a:	5cd3      	ldrb	r3, [r2, r3]
 8008a1c:	b9a3      	cbnz	r3, 8008a48 <_scanf_chars+0x68>
 8008a1e:	2e00      	cmp	r6, #0
 8008a20:	d131      	bne.n	8008a86 <_scanf_chars+0xa6>
 8008a22:	e006      	b.n	8008a32 <_scanf_chars+0x52>
 8008a24:	2b02      	cmp	r3, #2
 8008a26:	d007      	beq.n	8008a38 <_scanf_chars+0x58>
 8008a28:	2e00      	cmp	r6, #0
 8008a2a:	d12c      	bne.n	8008a86 <_scanf_chars+0xa6>
 8008a2c:	69a3      	ldr	r3, [r4, #24]
 8008a2e:	2b01      	cmp	r3, #1
 8008a30:	d129      	bne.n	8008a86 <_scanf_chars+0xa6>
 8008a32:	2001      	movs	r0, #1
 8008a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a38:	f7fe fe94 	bl	8007764 <__locale_ctype_ptr>
 8008a3c:	682b      	ldr	r3, [r5, #0]
 8008a3e:	781b      	ldrb	r3, [r3, #0]
 8008a40:	4418      	add	r0, r3
 8008a42:	7843      	ldrb	r3, [r0, #1]
 8008a44:	071b      	lsls	r3, r3, #28
 8008a46:	d4ef      	bmi.n	8008a28 <_scanf_chars+0x48>
 8008a48:	6823      	ldr	r3, [r4, #0]
 8008a4a:	3601      	adds	r6, #1
 8008a4c:	06da      	lsls	r2, r3, #27
 8008a4e:	bf5e      	ittt	pl
 8008a50:	682b      	ldrpl	r3, [r5, #0]
 8008a52:	781b      	ldrbpl	r3, [r3, #0]
 8008a54:	703b      	strbpl	r3, [r7, #0]
 8008a56:	682a      	ldr	r2, [r5, #0]
 8008a58:	686b      	ldr	r3, [r5, #4]
 8008a5a:	f102 0201 	add.w	r2, r2, #1
 8008a5e:	602a      	str	r2, [r5, #0]
 8008a60:	68a2      	ldr	r2, [r4, #8]
 8008a62:	f103 33ff 	add.w	r3, r3, #4294967295
 8008a66:	f102 32ff 	add.w	r2, r2, #4294967295
 8008a6a:	606b      	str	r3, [r5, #4]
 8008a6c:	bf58      	it	pl
 8008a6e:	3701      	addpl	r7, #1
 8008a70:	60a2      	str	r2, [r4, #8]
 8008a72:	b142      	cbz	r2, 8008a86 <_scanf_chars+0xa6>
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	dcc9      	bgt.n	8008a0c <_scanf_chars+0x2c>
 8008a78:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008a7c:	4629      	mov	r1, r5
 8008a7e:	4640      	mov	r0, r8
 8008a80:	4798      	blx	r3
 8008a82:	2800      	cmp	r0, #0
 8008a84:	d0c2      	beq.n	8008a0c <_scanf_chars+0x2c>
 8008a86:	6823      	ldr	r3, [r4, #0]
 8008a88:	f013 0310 	ands.w	r3, r3, #16
 8008a8c:	d105      	bne.n	8008a9a <_scanf_chars+0xba>
 8008a8e:	68e2      	ldr	r2, [r4, #12]
 8008a90:	3201      	adds	r2, #1
 8008a92:	60e2      	str	r2, [r4, #12]
 8008a94:	69a2      	ldr	r2, [r4, #24]
 8008a96:	b102      	cbz	r2, 8008a9a <_scanf_chars+0xba>
 8008a98:	703b      	strb	r3, [r7, #0]
 8008a9a:	6923      	ldr	r3, [r4, #16]
 8008a9c:	2000      	movs	r0, #0
 8008a9e:	441e      	add	r6, r3
 8008aa0:	6126      	str	r6, [r4, #16]
 8008aa2:	e7c7      	b.n	8008a34 <_scanf_chars+0x54>

08008aa4 <_scanf_i>:
 8008aa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aa8:	460c      	mov	r4, r1
 8008aaa:	469a      	mov	sl, r3
 8008aac:	4b74      	ldr	r3, [pc, #464]	; (8008c80 <_scanf_i+0x1dc>)
 8008aae:	b087      	sub	sp, #28
 8008ab0:	4683      	mov	fp, r0
 8008ab2:	4616      	mov	r6, r2
 8008ab4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008ab8:	ab03      	add	r3, sp, #12
 8008aba:	68a7      	ldr	r7, [r4, #8]
 8008abc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008ac0:	4b70      	ldr	r3, [pc, #448]	; (8008c84 <_scanf_i+0x1e0>)
 8008ac2:	69a1      	ldr	r1, [r4, #24]
 8008ac4:	4a70      	ldr	r2, [pc, #448]	; (8008c88 <_scanf_i+0x1e4>)
 8008ac6:	f104 091c 	add.w	r9, r4, #28
 8008aca:	2903      	cmp	r1, #3
 8008acc:	bf08      	it	eq
 8008ace:	461a      	moveq	r2, r3
 8008ad0:	1e7b      	subs	r3, r7, #1
 8008ad2:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8008ad6:	bf84      	itt	hi
 8008ad8:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008adc:	60a3      	strhi	r3, [r4, #8]
 8008ade:	6823      	ldr	r3, [r4, #0]
 8008ae0:	bf88      	it	hi
 8008ae2:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008ae6:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8008aea:	6023      	str	r3, [r4, #0]
 8008aec:	bf98      	it	ls
 8008aee:	2700      	movls	r7, #0
 8008af0:	464b      	mov	r3, r9
 8008af2:	f04f 0800 	mov.w	r8, #0
 8008af6:	9200      	str	r2, [sp, #0]
 8008af8:	bf88      	it	hi
 8008afa:	197f      	addhi	r7, r7, r5
 8008afc:	6831      	ldr	r1, [r6, #0]
 8008afe:	9301      	str	r3, [sp, #4]
 8008b00:	ab03      	add	r3, sp, #12
 8008b02:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8008b06:	2202      	movs	r2, #2
 8008b08:	7809      	ldrb	r1, [r1, #0]
 8008b0a:	f7fe fe75 	bl	80077f8 <memchr>
 8008b0e:	9b01      	ldr	r3, [sp, #4]
 8008b10:	b330      	cbz	r0, 8008b60 <_scanf_i+0xbc>
 8008b12:	f1b8 0f01 	cmp.w	r8, #1
 8008b16:	d15a      	bne.n	8008bce <_scanf_i+0x12a>
 8008b18:	6862      	ldr	r2, [r4, #4]
 8008b1a:	b92a      	cbnz	r2, 8008b28 <_scanf_i+0x84>
 8008b1c:	2108      	movs	r1, #8
 8008b1e:	6822      	ldr	r2, [r4, #0]
 8008b20:	6061      	str	r1, [r4, #4]
 8008b22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008b26:	6022      	str	r2, [r4, #0]
 8008b28:	6822      	ldr	r2, [r4, #0]
 8008b2a:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8008b2e:	6022      	str	r2, [r4, #0]
 8008b30:	68a2      	ldr	r2, [r4, #8]
 8008b32:	1e51      	subs	r1, r2, #1
 8008b34:	60a1      	str	r1, [r4, #8]
 8008b36:	b19a      	cbz	r2, 8008b60 <_scanf_i+0xbc>
 8008b38:	6832      	ldr	r2, [r6, #0]
 8008b3a:	1c5d      	adds	r5, r3, #1
 8008b3c:	1c51      	adds	r1, r2, #1
 8008b3e:	6031      	str	r1, [r6, #0]
 8008b40:	7812      	ldrb	r2, [r2, #0]
 8008b42:	701a      	strb	r2, [r3, #0]
 8008b44:	6873      	ldr	r3, [r6, #4]
 8008b46:	3b01      	subs	r3, #1
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	6073      	str	r3, [r6, #4]
 8008b4c:	dc07      	bgt.n	8008b5e <_scanf_i+0xba>
 8008b4e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008b52:	4631      	mov	r1, r6
 8008b54:	4658      	mov	r0, fp
 8008b56:	4798      	blx	r3
 8008b58:	2800      	cmp	r0, #0
 8008b5a:	f040 8087 	bne.w	8008c6c <_scanf_i+0x1c8>
 8008b5e:	462b      	mov	r3, r5
 8008b60:	f108 0801 	add.w	r8, r8, #1
 8008b64:	f1b8 0f03 	cmp.w	r8, #3
 8008b68:	d1c8      	bne.n	8008afc <_scanf_i+0x58>
 8008b6a:	6862      	ldr	r2, [r4, #4]
 8008b6c:	b90a      	cbnz	r2, 8008b72 <_scanf_i+0xce>
 8008b6e:	220a      	movs	r2, #10
 8008b70:	6062      	str	r2, [r4, #4]
 8008b72:	6862      	ldr	r2, [r4, #4]
 8008b74:	4945      	ldr	r1, [pc, #276]	; (8008c8c <_scanf_i+0x1e8>)
 8008b76:	6960      	ldr	r0, [r4, #20]
 8008b78:	1a89      	subs	r1, r1, r2
 8008b7a:	9301      	str	r3, [sp, #4]
 8008b7c:	f000 f8aa 	bl	8008cd4 <__sccl>
 8008b80:	9b01      	ldr	r3, [sp, #4]
 8008b82:	f04f 0800 	mov.w	r8, #0
 8008b86:	461d      	mov	r5, r3
 8008b88:	68a3      	ldr	r3, [r4, #8]
 8008b8a:	6822      	ldr	r2, [r4, #0]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d03b      	beq.n	8008c08 <_scanf_i+0x164>
 8008b90:	6831      	ldr	r1, [r6, #0]
 8008b92:	6960      	ldr	r0, [r4, #20]
 8008b94:	f891 c000 	ldrb.w	ip, [r1]
 8008b98:	f810 000c 	ldrb.w	r0, [r0, ip]
 8008b9c:	2800      	cmp	r0, #0
 8008b9e:	d033      	beq.n	8008c08 <_scanf_i+0x164>
 8008ba0:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8008ba4:	d121      	bne.n	8008bea <_scanf_i+0x146>
 8008ba6:	0510      	lsls	r0, r2, #20
 8008ba8:	d51f      	bpl.n	8008bea <_scanf_i+0x146>
 8008baa:	f108 0801 	add.w	r8, r8, #1
 8008bae:	b117      	cbz	r7, 8008bb6 <_scanf_i+0x112>
 8008bb0:	3301      	adds	r3, #1
 8008bb2:	3f01      	subs	r7, #1
 8008bb4:	60a3      	str	r3, [r4, #8]
 8008bb6:	6873      	ldr	r3, [r6, #4]
 8008bb8:	3b01      	subs	r3, #1
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	6073      	str	r3, [r6, #4]
 8008bbe:	dd1c      	ble.n	8008bfa <_scanf_i+0x156>
 8008bc0:	6833      	ldr	r3, [r6, #0]
 8008bc2:	3301      	adds	r3, #1
 8008bc4:	6033      	str	r3, [r6, #0]
 8008bc6:	68a3      	ldr	r3, [r4, #8]
 8008bc8:	3b01      	subs	r3, #1
 8008bca:	60a3      	str	r3, [r4, #8]
 8008bcc:	e7dc      	b.n	8008b88 <_scanf_i+0xe4>
 8008bce:	f1b8 0f02 	cmp.w	r8, #2
 8008bd2:	d1ad      	bne.n	8008b30 <_scanf_i+0x8c>
 8008bd4:	6822      	ldr	r2, [r4, #0]
 8008bd6:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8008bda:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8008bde:	d1bf      	bne.n	8008b60 <_scanf_i+0xbc>
 8008be0:	2110      	movs	r1, #16
 8008be2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008be6:	6061      	str	r1, [r4, #4]
 8008be8:	e7a1      	b.n	8008b2e <_scanf_i+0x8a>
 8008bea:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8008bee:	6022      	str	r2, [r4, #0]
 8008bf0:	780b      	ldrb	r3, [r1, #0]
 8008bf2:	3501      	adds	r5, #1
 8008bf4:	f805 3c01 	strb.w	r3, [r5, #-1]
 8008bf8:	e7dd      	b.n	8008bb6 <_scanf_i+0x112>
 8008bfa:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008bfe:	4631      	mov	r1, r6
 8008c00:	4658      	mov	r0, fp
 8008c02:	4798      	blx	r3
 8008c04:	2800      	cmp	r0, #0
 8008c06:	d0de      	beq.n	8008bc6 <_scanf_i+0x122>
 8008c08:	6823      	ldr	r3, [r4, #0]
 8008c0a:	05d9      	lsls	r1, r3, #23
 8008c0c:	d50c      	bpl.n	8008c28 <_scanf_i+0x184>
 8008c0e:	454d      	cmp	r5, r9
 8008c10:	d908      	bls.n	8008c24 <_scanf_i+0x180>
 8008c12:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008c16:	1e6f      	subs	r7, r5, #1
 8008c18:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c1c:	4632      	mov	r2, r6
 8008c1e:	4658      	mov	r0, fp
 8008c20:	4798      	blx	r3
 8008c22:	463d      	mov	r5, r7
 8008c24:	454d      	cmp	r5, r9
 8008c26:	d029      	beq.n	8008c7c <_scanf_i+0x1d8>
 8008c28:	6822      	ldr	r2, [r4, #0]
 8008c2a:	f012 0210 	ands.w	r2, r2, #16
 8008c2e:	d113      	bne.n	8008c58 <_scanf_i+0x1b4>
 8008c30:	702a      	strb	r2, [r5, #0]
 8008c32:	6863      	ldr	r3, [r4, #4]
 8008c34:	4649      	mov	r1, r9
 8008c36:	4658      	mov	r0, fp
 8008c38:	9e00      	ldr	r6, [sp, #0]
 8008c3a:	47b0      	blx	r6
 8008c3c:	f8da 3000 	ldr.w	r3, [sl]
 8008c40:	6821      	ldr	r1, [r4, #0]
 8008c42:	1d1a      	adds	r2, r3, #4
 8008c44:	f8ca 2000 	str.w	r2, [sl]
 8008c48:	f011 0f20 	tst.w	r1, #32
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	d010      	beq.n	8008c72 <_scanf_i+0x1ce>
 8008c50:	6018      	str	r0, [r3, #0]
 8008c52:	68e3      	ldr	r3, [r4, #12]
 8008c54:	3301      	adds	r3, #1
 8008c56:	60e3      	str	r3, [r4, #12]
 8008c58:	2000      	movs	r0, #0
 8008c5a:	eba5 0509 	sub.w	r5, r5, r9
 8008c5e:	44a8      	add	r8, r5
 8008c60:	6925      	ldr	r5, [r4, #16]
 8008c62:	4445      	add	r5, r8
 8008c64:	6125      	str	r5, [r4, #16]
 8008c66:	b007      	add	sp, #28
 8008c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c6c:	f04f 0800 	mov.w	r8, #0
 8008c70:	e7ca      	b.n	8008c08 <_scanf_i+0x164>
 8008c72:	07ca      	lsls	r2, r1, #31
 8008c74:	bf4c      	ite	mi
 8008c76:	8018      	strhmi	r0, [r3, #0]
 8008c78:	6018      	strpl	r0, [r3, #0]
 8008c7a:	e7ea      	b.n	8008c52 <_scanf_i+0x1ae>
 8008c7c:	2001      	movs	r0, #1
 8008c7e:	e7f2      	b.n	8008c66 <_scanf_i+0x1c2>
 8008c80:	08009388 	.word	0x08009388
 8008c84:	08006211 	.word	0x08006211
 8008c88:	08008e51 	.word	0x08008e51
 8008c8c:	0800b7f5 	.word	0x0800b7f5

08008c90 <_read_r>:
 8008c90:	b538      	push	{r3, r4, r5, lr}
 8008c92:	4605      	mov	r5, r0
 8008c94:	4608      	mov	r0, r1
 8008c96:	4611      	mov	r1, r2
 8008c98:	2200      	movs	r2, #0
 8008c9a:	4c05      	ldr	r4, [pc, #20]	; (8008cb0 <_read_r+0x20>)
 8008c9c:	6022      	str	r2, [r4, #0]
 8008c9e:	461a      	mov	r2, r3
 8008ca0:	f7fb fbe6 	bl	8004470 <_read>
 8008ca4:	1c43      	adds	r3, r0, #1
 8008ca6:	d102      	bne.n	8008cae <_read_r+0x1e>
 8008ca8:	6823      	ldr	r3, [r4, #0]
 8008caa:	b103      	cbz	r3, 8008cae <_read_r+0x1e>
 8008cac:	602b      	str	r3, [r5, #0]
 8008cae:	bd38      	pop	{r3, r4, r5, pc}
 8008cb0:	200008ec 	.word	0x200008ec

08008cb4 <_sbrk_r>:
 8008cb4:	b538      	push	{r3, r4, r5, lr}
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	4c05      	ldr	r4, [pc, #20]	; (8008cd0 <_sbrk_r+0x1c>)
 8008cba:	4605      	mov	r5, r0
 8008cbc:	4608      	mov	r0, r1
 8008cbe:	6023      	str	r3, [r4, #0]
 8008cc0:	f7fb fbe4 	bl	800448c <_sbrk>
 8008cc4:	1c43      	adds	r3, r0, #1
 8008cc6:	d102      	bne.n	8008cce <_sbrk_r+0x1a>
 8008cc8:	6823      	ldr	r3, [r4, #0]
 8008cca:	b103      	cbz	r3, 8008cce <_sbrk_r+0x1a>
 8008ccc:	602b      	str	r3, [r5, #0]
 8008cce:	bd38      	pop	{r3, r4, r5, pc}
 8008cd0:	200008ec 	.word	0x200008ec

08008cd4 <__sccl>:
 8008cd4:	b570      	push	{r4, r5, r6, lr}
 8008cd6:	780b      	ldrb	r3, [r1, #0]
 8008cd8:	1e44      	subs	r4, r0, #1
 8008cda:	2b5e      	cmp	r3, #94	; 0x5e
 8008cdc:	bf13      	iteet	ne
 8008cde:	1c4a      	addne	r2, r1, #1
 8008ce0:	1c8a      	addeq	r2, r1, #2
 8008ce2:	784b      	ldrbeq	r3, [r1, #1]
 8008ce4:	2100      	movne	r1, #0
 8008ce6:	bf08      	it	eq
 8008ce8:	2101      	moveq	r1, #1
 8008cea:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8008cee:	f804 1f01 	strb.w	r1, [r4, #1]!
 8008cf2:	42ac      	cmp	r4, r5
 8008cf4:	d1fb      	bne.n	8008cee <__sccl+0x1a>
 8008cf6:	b913      	cbnz	r3, 8008cfe <__sccl+0x2a>
 8008cf8:	3a01      	subs	r2, #1
 8008cfa:	4610      	mov	r0, r2
 8008cfc:	bd70      	pop	{r4, r5, r6, pc}
 8008cfe:	f081 0401 	eor.w	r4, r1, #1
 8008d02:	54c4      	strb	r4, [r0, r3]
 8008d04:	1c51      	adds	r1, r2, #1
 8008d06:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8008d0a:	1e4e      	subs	r6, r1, #1
 8008d0c:	2d2d      	cmp	r5, #45	; 0x2d
 8008d0e:	460a      	mov	r2, r1
 8008d10:	d006      	beq.n	8008d20 <__sccl+0x4c>
 8008d12:	2d5d      	cmp	r5, #93	; 0x5d
 8008d14:	d0f1      	beq.n	8008cfa <__sccl+0x26>
 8008d16:	b90d      	cbnz	r5, 8008d1c <__sccl+0x48>
 8008d18:	4632      	mov	r2, r6
 8008d1a:	e7ee      	b.n	8008cfa <__sccl+0x26>
 8008d1c:	462b      	mov	r3, r5
 8008d1e:	e7f0      	b.n	8008d02 <__sccl+0x2e>
 8008d20:	780e      	ldrb	r6, [r1, #0]
 8008d22:	2e5d      	cmp	r6, #93	; 0x5d
 8008d24:	d0fa      	beq.n	8008d1c <__sccl+0x48>
 8008d26:	42b3      	cmp	r3, r6
 8008d28:	dcf8      	bgt.n	8008d1c <__sccl+0x48>
 8008d2a:	3301      	adds	r3, #1
 8008d2c:	429e      	cmp	r6, r3
 8008d2e:	54c4      	strb	r4, [r0, r3]
 8008d30:	dcfb      	bgt.n	8008d2a <__sccl+0x56>
 8008d32:	3102      	adds	r1, #2
 8008d34:	e7e7      	b.n	8008d06 <__sccl+0x32>

08008d36 <strncmp>:
 8008d36:	b510      	push	{r4, lr}
 8008d38:	b16a      	cbz	r2, 8008d56 <strncmp+0x20>
 8008d3a:	3901      	subs	r1, #1
 8008d3c:	1884      	adds	r4, r0, r2
 8008d3e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008d42:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d103      	bne.n	8008d52 <strncmp+0x1c>
 8008d4a:	42a0      	cmp	r0, r4
 8008d4c:	d001      	beq.n	8008d52 <strncmp+0x1c>
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d1f5      	bne.n	8008d3e <strncmp+0x8>
 8008d52:	1a98      	subs	r0, r3, r2
 8008d54:	bd10      	pop	{r4, pc}
 8008d56:	4610      	mov	r0, r2
 8008d58:	e7fc      	b.n	8008d54 <strncmp+0x1e>

08008d5a <_strtoul_l.isra.0>:
 8008d5a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d5e:	4680      	mov	r8, r0
 8008d60:	4689      	mov	r9, r1
 8008d62:	4692      	mov	sl, r2
 8008d64:	461e      	mov	r6, r3
 8008d66:	460f      	mov	r7, r1
 8008d68:	463d      	mov	r5, r7
 8008d6a:	9808      	ldr	r0, [sp, #32]
 8008d6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008d70:	f7fe fcf4 	bl	800775c <__locale_ctype_ptr_l>
 8008d74:	4420      	add	r0, r4
 8008d76:	7843      	ldrb	r3, [r0, #1]
 8008d78:	f013 0308 	ands.w	r3, r3, #8
 8008d7c:	d130      	bne.n	8008de0 <_strtoul_l.isra.0+0x86>
 8008d7e:	2c2d      	cmp	r4, #45	; 0x2d
 8008d80:	d130      	bne.n	8008de4 <_strtoul_l.isra.0+0x8a>
 8008d82:	2101      	movs	r1, #1
 8008d84:	787c      	ldrb	r4, [r7, #1]
 8008d86:	1cbd      	adds	r5, r7, #2
 8008d88:	2e00      	cmp	r6, #0
 8008d8a:	d05c      	beq.n	8008e46 <_strtoul_l.isra.0+0xec>
 8008d8c:	2e10      	cmp	r6, #16
 8008d8e:	d109      	bne.n	8008da4 <_strtoul_l.isra.0+0x4a>
 8008d90:	2c30      	cmp	r4, #48	; 0x30
 8008d92:	d107      	bne.n	8008da4 <_strtoul_l.isra.0+0x4a>
 8008d94:	782b      	ldrb	r3, [r5, #0]
 8008d96:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008d9a:	2b58      	cmp	r3, #88	; 0x58
 8008d9c:	d14e      	bne.n	8008e3c <_strtoul_l.isra.0+0xe2>
 8008d9e:	2610      	movs	r6, #16
 8008da0:	786c      	ldrb	r4, [r5, #1]
 8008da2:	3502      	adds	r5, #2
 8008da4:	f04f 32ff 	mov.w	r2, #4294967295
 8008da8:	fbb2 f2f6 	udiv	r2, r2, r6
 8008dac:	2300      	movs	r3, #0
 8008dae:	fb06 fc02 	mul.w	ip, r6, r2
 8008db2:	4618      	mov	r0, r3
 8008db4:	ea6f 0c0c 	mvn.w	ip, ip
 8008db8:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8008dbc:	2f09      	cmp	r7, #9
 8008dbe:	d817      	bhi.n	8008df0 <_strtoul_l.isra.0+0x96>
 8008dc0:	463c      	mov	r4, r7
 8008dc2:	42a6      	cmp	r6, r4
 8008dc4:	dd23      	ble.n	8008e0e <_strtoul_l.isra.0+0xb4>
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	db1e      	blt.n	8008e08 <_strtoul_l.isra.0+0xae>
 8008dca:	4282      	cmp	r2, r0
 8008dcc:	d31c      	bcc.n	8008e08 <_strtoul_l.isra.0+0xae>
 8008dce:	d101      	bne.n	8008dd4 <_strtoul_l.isra.0+0x7a>
 8008dd0:	45a4      	cmp	ip, r4
 8008dd2:	db19      	blt.n	8008e08 <_strtoul_l.isra.0+0xae>
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	fb00 4006 	mla	r0, r0, r6, r4
 8008dda:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008dde:	e7eb      	b.n	8008db8 <_strtoul_l.isra.0+0x5e>
 8008de0:	462f      	mov	r7, r5
 8008de2:	e7c1      	b.n	8008d68 <_strtoul_l.isra.0+0xe>
 8008de4:	2c2b      	cmp	r4, #43	; 0x2b
 8008de6:	bf04      	itt	eq
 8008de8:	1cbd      	addeq	r5, r7, #2
 8008dea:	787c      	ldrbeq	r4, [r7, #1]
 8008dec:	4619      	mov	r1, r3
 8008dee:	e7cb      	b.n	8008d88 <_strtoul_l.isra.0+0x2e>
 8008df0:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008df4:	2f19      	cmp	r7, #25
 8008df6:	d801      	bhi.n	8008dfc <_strtoul_l.isra.0+0xa2>
 8008df8:	3c37      	subs	r4, #55	; 0x37
 8008dfa:	e7e2      	b.n	8008dc2 <_strtoul_l.isra.0+0x68>
 8008dfc:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008e00:	2f19      	cmp	r7, #25
 8008e02:	d804      	bhi.n	8008e0e <_strtoul_l.isra.0+0xb4>
 8008e04:	3c57      	subs	r4, #87	; 0x57
 8008e06:	e7dc      	b.n	8008dc2 <_strtoul_l.isra.0+0x68>
 8008e08:	f04f 33ff 	mov.w	r3, #4294967295
 8008e0c:	e7e5      	b.n	8008dda <_strtoul_l.isra.0+0x80>
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	da09      	bge.n	8008e26 <_strtoul_l.isra.0+0xcc>
 8008e12:	2322      	movs	r3, #34	; 0x22
 8008e14:	f04f 30ff 	mov.w	r0, #4294967295
 8008e18:	f8c8 3000 	str.w	r3, [r8]
 8008e1c:	f1ba 0f00 	cmp.w	sl, #0
 8008e20:	d107      	bne.n	8008e32 <_strtoul_l.isra.0+0xd8>
 8008e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e26:	b101      	cbz	r1, 8008e2a <_strtoul_l.isra.0+0xd0>
 8008e28:	4240      	negs	r0, r0
 8008e2a:	f1ba 0f00 	cmp.w	sl, #0
 8008e2e:	d0f8      	beq.n	8008e22 <_strtoul_l.isra.0+0xc8>
 8008e30:	b10b      	cbz	r3, 8008e36 <_strtoul_l.isra.0+0xdc>
 8008e32:	f105 39ff 	add.w	r9, r5, #4294967295
 8008e36:	f8ca 9000 	str.w	r9, [sl]
 8008e3a:	e7f2      	b.n	8008e22 <_strtoul_l.isra.0+0xc8>
 8008e3c:	2430      	movs	r4, #48	; 0x30
 8008e3e:	2e00      	cmp	r6, #0
 8008e40:	d1b0      	bne.n	8008da4 <_strtoul_l.isra.0+0x4a>
 8008e42:	2608      	movs	r6, #8
 8008e44:	e7ae      	b.n	8008da4 <_strtoul_l.isra.0+0x4a>
 8008e46:	2c30      	cmp	r4, #48	; 0x30
 8008e48:	d0a4      	beq.n	8008d94 <_strtoul_l.isra.0+0x3a>
 8008e4a:	260a      	movs	r6, #10
 8008e4c:	e7aa      	b.n	8008da4 <_strtoul_l.isra.0+0x4a>
	...

08008e50 <_strtoul_r>:
 8008e50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008e52:	4c06      	ldr	r4, [pc, #24]	; (8008e6c <_strtoul_r+0x1c>)
 8008e54:	4d06      	ldr	r5, [pc, #24]	; (8008e70 <_strtoul_r+0x20>)
 8008e56:	6824      	ldr	r4, [r4, #0]
 8008e58:	6a24      	ldr	r4, [r4, #32]
 8008e5a:	2c00      	cmp	r4, #0
 8008e5c:	bf08      	it	eq
 8008e5e:	462c      	moveq	r4, r5
 8008e60:	9400      	str	r4, [sp, #0]
 8008e62:	f7ff ff7a 	bl	8008d5a <_strtoul_l.isra.0>
 8008e66:	b003      	add	sp, #12
 8008e68:	bd30      	pop	{r4, r5, pc}
 8008e6a:	bf00      	nop
 8008e6c:	20000024 	.word	0x20000024
 8008e70:	20000088 	.word	0x20000088

08008e74 <__submore>:
 8008e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e78:	460c      	mov	r4, r1
 8008e7a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008e7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e80:	4299      	cmp	r1, r3
 8008e82:	d11b      	bne.n	8008ebc <__submore+0x48>
 8008e84:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008e88:	f7ff f916 	bl	80080b8 <_malloc_r>
 8008e8c:	b918      	cbnz	r0, 8008e96 <__submore+0x22>
 8008e8e:	f04f 30ff 	mov.w	r0, #4294967295
 8008e92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e9a:	63a3      	str	r3, [r4, #56]	; 0x38
 8008e9c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8008ea0:	6360      	str	r0, [r4, #52]	; 0x34
 8008ea2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8008ea6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8008eaa:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8008eae:	7043      	strb	r3, [r0, #1]
 8008eb0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008eb4:	7003      	strb	r3, [r0, #0]
 8008eb6:	6020      	str	r0, [r4, #0]
 8008eb8:	2000      	movs	r0, #0
 8008eba:	e7ea      	b.n	8008e92 <__submore+0x1e>
 8008ebc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8008ebe:	0077      	lsls	r7, r6, #1
 8008ec0:	463a      	mov	r2, r7
 8008ec2:	f000 f9f3 	bl	80092ac <_realloc_r>
 8008ec6:	4605      	mov	r5, r0
 8008ec8:	2800      	cmp	r0, #0
 8008eca:	d0e0      	beq.n	8008e8e <__submore+0x1a>
 8008ecc:	eb00 0806 	add.w	r8, r0, r6
 8008ed0:	4601      	mov	r1, r0
 8008ed2:	4632      	mov	r2, r6
 8008ed4:	4640      	mov	r0, r8
 8008ed6:	f7fb fbe5 	bl	80046a4 <memcpy>
 8008eda:	f8c4 8000 	str.w	r8, [r4]
 8008ede:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8008ee2:	e7e9      	b.n	8008eb8 <__submore+0x44>

08008ee4 <__swbuf_r>:
 8008ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ee6:	460e      	mov	r6, r1
 8008ee8:	4614      	mov	r4, r2
 8008eea:	4605      	mov	r5, r0
 8008eec:	b118      	cbz	r0, 8008ef6 <__swbuf_r+0x12>
 8008eee:	6983      	ldr	r3, [r0, #24]
 8008ef0:	b90b      	cbnz	r3, 8008ef6 <__swbuf_r+0x12>
 8008ef2:	f7fe f881 	bl	8006ff8 <__sinit>
 8008ef6:	4b21      	ldr	r3, [pc, #132]	; (8008f7c <__swbuf_r+0x98>)
 8008ef8:	429c      	cmp	r4, r3
 8008efa:	d12a      	bne.n	8008f52 <__swbuf_r+0x6e>
 8008efc:	686c      	ldr	r4, [r5, #4]
 8008efe:	69a3      	ldr	r3, [r4, #24]
 8008f00:	60a3      	str	r3, [r4, #8]
 8008f02:	89a3      	ldrh	r3, [r4, #12]
 8008f04:	071a      	lsls	r2, r3, #28
 8008f06:	d52e      	bpl.n	8008f66 <__swbuf_r+0x82>
 8008f08:	6923      	ldr	r3, [r4, #16]
 8008f0a:	b363      	cbz	r3, 8008f66 <__swbuf_r+0x82>
 8008f0c:	6923      	ldr	r3, [r4, #16]
 8008f0e:	6820      	ldr	r0, [r4, #0]
 8008f10:	b2f6      	uxtb	r6, r6
 8008f12:	1ac0      	subs	r0, r0, r3
 8008f14:	6963      	ldr	r3, [r4, #20]
 8008f16:	4637      	mov	r7, r6
 8008f18:	4283      	cmp	r3, r0
 8008f1a:	dc04      	bgt.n	8008f26 <__swbuf_r+0x42>
 8008f1c:	4621      	mov	r1, r4
 8008f1e:	4628      	mov	r0, r5
 8008f20:	f000 f934 	bl	800918c <_fflush_r>
 8008f24:	bb28      	cbnz	r0, 8008f72 <__swbuf_r+0x8e>
 8008f26:	68a3      	ldr	r3, [r4, #8]
 8008f28:	3001      	adds	r0, #1
 8008f2a:	3b01      	subs	r3, #1
 8008f2c:	60a3      	str	r3, [r4, #8]
 8008f2e:	6823      	ldr	r3, [r4, #0]
 8008f30:	1c5a      	adds	r2, r3, #1
 8008f32:	6022      	str	r2, [r4, #0]
 8008f34:	701e      	strb	r6, [r3, #0]
 8008f36:	6963      	ldr	r3, [r4, #20]
 8008f38:	4283      	cmp	r3, r0
 8008f3a:	d004      	beq.n	8008f46 <__swbuf_r+0x62>
 8008f3c:	89a3      	ldrh	r3, [r4, #12]
 8008f3e:	07db      	lsls	r3, r3, #31
 8008f40:	d519      	bpl.n	8008f76 <__swbuf_r+0x92>
 8008f42:	2e0a      	cmp	r6, #10
 8008f44:	d117      	bne.n	8008f76 <__swbuf_r+0x92>
 8008f46:	4621      	mov	r1, r4
 8008f48:	4628      	mov	r0, r5
 8008f4a:	f000 f91f 	bl	800918c <_fflush_r>
 8008f4e:	b190      	cbz	r0, 8008f76 <__swbuf_r+0x92>
 8008f50:	e00f      	b.n	8008f72 <__swbuf_r+0x8e>
 8008f52:	4b0b      	ldr	r3, [pc, #44]	; (8008f80 <__swbuf_r+0x9c>)
 8008f54:	429c      	cmp	r4, r3
 8008f56:	d101      	bne.n	8008f5c <__swbuf_r+0x78>
 8008f58:	68ac      	ldr	r4, [r5, #8]
 8008f5a:	e7d0      	b.n	8008efe <__swbuf_r+0x1a>
 8008f5c:	4b09      	ldr	r3, [pc, #36]	; (8008f84 <__swbuf_r+0xa0>)
 8008f5e:	429c      	cmp	r4, r3
 8008f60:	bf08      	it	eq
 8008f62:	68ec      	ldreq	r4, [r5, #12]
 8008f64:	e7cb      	b.n	8008efe <__swbuf_r+0x1a>
 8008f66:	4621      	mov	r1, r4
 8008f68:	4628      	mov	r0, r5
 8008f6a:	f000 f81b 	bl	8008fa4 <__swsetup_r>
 8008f6e:	2800      	cmp	r0, #0
 8008f70:	d0cc      	beq.n	8008f0c <__swbuf_r+0x28>
 8008f72:	f04f 37ff 	mov.w	r7, #4294967295
 8008f76:	4638      	mov	r0, r7
 8008f78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f7a:	bf00      	nop
 8008f7c:	0800b68c 	.word	0x0800b68c
 8008f80:	0800b6ac 	.word	0x0800b6ac
 8008f84:	0800b66c 	.word	0x0800b66c

08008f88 <__ascii_wctomb>:
 8008f88:	b149      	cbz	r1, 8008f9e <__ascii_wctomb+0x16>
 8008f8a:	2aff      	cmp	r2, #255	; 0xff
 8008f8c:	bf8b      	itete	hi
 8008f8e:	238a      	movhi	r3, #138	; 0x8a
 8008f90:	700a      	strbls	r2, [r1, #0]
 8008f92:	6003      	strhi	r3, [r0, #0]
 8008f94:	2001      	movls	r0, #1
 8008f96:	bf88      	it	hi
 8008f98:	f04f 30ff 	movhi.w	r0, #4294967295
 8008f9c:	4770      	bx	lr
 8008f9e:	4608      	mov	r0, r1
 8008fa0:	4770      	bx	lr
	...

08008fa4 <__swsetup_r>:
 8008fa4:	4b32      	ldr	r3, [pc, #200]	; (8009070 <__swsetup_r+0xcc>)
 8008fa6:	b570      	push	{r4, r5, r6, lr}
 8008fa8:	681d      	ldr	r5, [r3, #0]
 8008faa:	4606      	mov	r6, r0
 8008fac:	460c      	mov	r4, r1
 8008fae:	b125      	cbz	r5, 8008fba <__swsetup_r+0x16>
 8008fb0:	69ab      	ldr	r3, [r5, #24]
 8008fb2:	b913      	cbnz	r3, 8008fba <__swsetup_r+0x16>
 8008fb4:	4628      	mov	r0, r5
 8008fb6:	f7fe f81f 	bl	8006ff8 <__sinit>
 8008fba:	4b2e      	ldr	r3, [pc, #184]	; (8009074 <__swsetup_r+0xd0>)
 8008fbc:	429c      	cmp	r4, r3
 8008fbe:	d10f      	bne.n	8008fe0 <__swsetup_r+0x3c>
 8008fc0:	686c      	ldr	r4, [r5, #4]
 8008fc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fc6:	b29a      	uxth	r2, r3
 8008fc8:	0715      	lsls	r5, r2, #28
 8008fca:	d42c      	bmi.n	8009026 <__swsetup_r+0x82>
 8008fcc:	06d0      	lsls	r0, r2, #27
 8008fce:	d411      	bmi.n	8008ff4 <__swsetup_r+0x50>
 8008fd0:	2209      	movs	r2, #9
 8008fd2:	6032      	str	r2, [r6, #0]
 8008fd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fd8:	81a3      	strh	r3, [r4, #12]
 8008fda:	f04f 30ff 	mov.w	r0, #4294967295
 8008fde:	e03e      	b.n	800905e <__swsetup_r+0xba>
 8008fe0:	4b25      	ldr	r3, [pc, #148]	; (8009078 <__swsetup_r+0xd4>)
 8008fe2:	429c      	cmp	r4, r3
 8008fe4:	d101      	bne.n	8008fea <__swsetup_r+0x46>
 8008fe6:	68ac      	ldr	r4, [r5, #8]
 8008fe8:	e7eb      	b.n	8008fc2 <__swsetup_r+0x1e>
 8008fea:	4b24      	ldr	r3, [pc, #144]	; (800907c <__swsetup_r+0xd8>)
 8008fec:	429c      	cmp	r4, r3
 8008fee:	bf08      	it	eq
 8008ff0:	68ec      	ldreq	r4, [r5, #12]
 8008ff2:	e7e6      	b.n	8008fc2 <__swsetup_r+0x1e>
 8008ff4:	0751      	lsls	r1, r2, #29
 8008ff6:	d512      	bpl.n	800901e <__swsetup_r+0x7a>
 8008ff8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ffa:	b141      	cbz	r1, 800900e <__swsetup_r+0x6a>
 8008ffc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009000:	4299      	cmp	r1, r3
 8009002:	d002      	beq.n	800900a <__swsetup_r+0x66>
 8009004:	4630      	mov	r0, r6
 8009006:	f7ff f80b 	bl	8008020 <_free_r>
 800900a:	2300      	movs	r3, #0
 800900c:	6363      	str	r3, [r4, #52]	; 0x34
 800900e:	89a3      	ldrh	r3, [r4, #12]
 8009010:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009014:	81a3      	strh	r3, [r4, #12]
 8009016:	2300      	movs	r3, #0
 8009018:	6063      	str	r3, [r4, #4]
 800901a:	6923      	ldr	r3, [r4, #16]
 800901c:	6023      	str	r3, [r4, #0]
 800901e:	89a3      	ldrh	r3, [r4, #12]
 8009020:	f043 0308 	orr.w	r3, r3, #8
 8009024:	81a3      	strh	r3, [r4, #12]
 8009026:	6923      	ldr	r3, [r4, #16]
 8009028:	b94b      	cbnz	r3, 800903e <__swsetup_r+0x9a>
 800902a:	89a3      	ldrh	r3, [r4, #12]
 800902c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009030:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009034:	d003      	beq.n	800903e <__swsetup_r+0x9a>
 8009036:	4621      	mov	r1, r4
 8009038:	4630      	mov	r0, r6
 800903a:	f000 f8f5 	bl	8009228 <__smakebuf_r>
 800903e:	89a2      	ldrh	r2, [r4, #12]
 8009040:	f012 0301 	ands.w	r3, r2, #1
 8009044:	d00c      	beq.n	8009060 <__swsetup_r+0xbc>
 8009046:	2300      	movs	r3, #0
 8009048:	60a3      	str	r3, [r4, #8]
 800904a:	6963      	ldr	r3, [r4, #20]
 800904c:	425b      	negs	r3, r3
 800904e:	61a3      	str	r3, [r4, #24]
 8009050:	6923      	ldr	r3, [r4, #16]
 8009052:	b953      	cbnz	r3, 800906a <__swsetup_r+0xc6>
 8009054:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009058:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800905c:	d1ba      	bne.n	8008fd4 <__swsetup_r+0x30>
 800905e:	bd70      	pop	{r4, r5, r6, pc}
 8009060:	0792      	lsls	r2, r2, #30
 8009062:	bf58      	it	pl
 8009064:	6963      	ldrpl	r3, [r4, #20]
 8009066:	60a3      	str	r3, [r4, #8]
 8009068:	e7f2      	b.n	8009050 <__swsetup_r+0xac>
 800906a:	2000      	movs	r0, #0
 800906c:	e7f7      	b.n	800905e <__swsetup_r+0xba>
 800906e:	bf00      	nop
 8009070:	20000024 	.word	0x20000024
 8009074:	0800b68c 	.word	0x0800b68c
 8009078:	0800b6ac 	.word	0x0800b6ac
 800907c:	0800b66c 	.word	0x0800b66c

08009080 <__sflush_r>:
 8009080:	898a      	ldrh	r2, [r1, #12]
 8009082:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009086:	4605      	mov	r5, r0
 8009088:	0710      	lsls	r0, r2, #28
 800908a:	460c      	mov	r4, r1
 800908c:	d458      	bmi.n	8009140 <__sflush_r+0xc0>
 800908e:	684b      	ldr	r3, [r1, #4]
 8009090:	2b00      	cmp	r3, #0
 8009092:	dc05      	bgt.n	80090a0 <__sflush_r+0x20>
 8009094:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009096:	2b00      	cmp	r3, #0
 8009098:	dc02      	bgt.n	80090a0 <__sflush_r+0x20>
 800909a:	2000      	movs	r0, #0
 800909c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80090a2:	2e00      	cmp	r6, #0
 80090a4:	d0f9      	beq.n	800909a <__sflush_r+0x1a>
 80090a6:	2300      	movs	r3, #0
 80090a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80090ac:	682f      	ldr	r7, [r5, #0]
 80090ae:	6a21      	ldr	r1, [r4, #32]
 80090b0:	602b      	str	r3, [r5, #0]
 80090b2:	d032      	beq.n	800911a <__sflush_r+0x9a>
 80090b4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80090b6:	89a3      	ldrh	r3, [r4, #12]
 80090b8:	075a      	lsls	r2, r3, #29
 80090ba:	d505      	bpl.n	80090c8 <__sflush_r+0x48>
 80090bc:	6863      	ldr	r3, [r4, #4]
 80090be:	1ac0      	subs	r0, r0, r3
 80090c0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80090c2:	b10b      	cbz	r3, 80090c8 <__sflush_r+0x48>
 80090c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80090c6:	1ac0      	subs	r0, r0, r3
 80090c8:	2300      	movs	r3, #0
 80090ca:	4602      	mov	r2, r0
 80090cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80090ce:	6a21      	ldr	r1, [r4, #32]
 80090d0:	4628      	mov	r0, r5
 80090d2:	47b0      	blx	r6
 80090d4:	1c43      	adds	r3, r0, #1
 80090d6:	89a3      	ldrh	r3, [r4, #12]
 80090d8:	d106      	bne.n	80090e8 <__sflush_r+0x68>
 80090da:	6829      	ldr	r1, [r5, #0]
 80090dc:	291d      	cmp	r1, #29
 80090de:	d848      	bhi.n	8009172 <__sflush_r+0xf2>
 80090e0:	4a29      	ldr	r2, [pc, #164]	; (8009188 <__sflush_r+0x108>)
 80090e2:	40ca      	lsrs	r2, r1
 80090e4:	07d6      	lsls	r6, r2, #31
 80090e6:	d544      	bpl.n	8009172 <__sflush_r+0xf2>
 80090e8:	2200      	movs	r2, #0
 80090ea:	6062      	str	r2, [r4, #4]
 80090ec:	6922      	ldr	r2, [r4, #16]
 80090ee:	04d9      	lsls	r1, r3, #19
 80090f0:	6022      	str	r2, [r4, #0]
 80090f2:	d504      	bpl.n	80090fe <__sflush_r+0x7e>
 80090f4:	1c42      	adds	r2, r0, #1
 80090f6:	d101      	bne.n	80090fc <__sflush_r+0x7c>
 80090f8:	682b      	ldr	r3, [r5, #0]
 80090fa:	b903      	cbnz	r3, 80090fe <__sflush_r+0x7e>
 80090fc:	6560      	str	r0, [r4, #84]	; 0x54
 80090fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009100:	602f      	str	r7, [r5, #0]
 8009102:	2900      	cmp	r1, #0
 8009104:	d0c9      	beq.n	800909a <__sflush_r+0x1a>
 8009106:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800910a:	4299      	cmp	r1, r3
 800910c:	d002      	beq.n	8009114 <__sflush_r+0x94>
 800910e:	4628      	mov	r0, r5
 8009110:	f7fe ff86 	bl	8008020 <_free_r>
 8009114:	2000      	movs	r0, #0
 8009116:	6360      	str	r0, [r4, #52]	; 0x34
 8009118:	e7c0      	b.n	800909c <__sflush_r+0x1c>
 800911a:	2301      	movs	r3, #1
 800911c:	4628      	mov	r0, r5
 800911e:	47b0      	blx	r6
 8009120:	1c41      	adds	r1, r0, #1
 8009122:	d1c8      	bne.n	80090b6 <__sflush_r+0x36>
 8009124:	682b      	ldr	r3, [r5, #0]
 8009126:	2b00      	cmp	r3, #0
 8009128:	d0c5      	beq.n	80090b6 <__sflush_r+0x36>
 800912a:	2b1d      	cmp	r3, #29
 800912c:	d001      	beq.n	8009132 <__sflush_r+0xb2>
 800912e:	2b16      	cmp	r3, #22
 8009130:	d101      	bne.n	8009136 <__sflush_r+0xb6>
 8009132:	602f      	str	r7, [r5, #0]
 8009134:	e7b1      	b.n	800909a <__sflush_r+0x1a>
 8009136:	89a3      	ldrh	r3, [r4, #12]
 8009138:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800913c:	81a3      	strh	r3, [r4, #12]
 800913e:	e7ad      	b.n	800909c <__sflush_r+0x1c>
 8009140:	690f      	ldr	r7, [r1, #16]
 8009142:	2f00      	cmp	r7, #0
 8009144:	d0a9      	beq.n	800909a <__sflush_r+0x1a>
 8009146:	0793      	lsls	r3, r2, #30
 8009148:	bf18      	it	ne
 800914a:	2300      	movne	r3, #0
 800914c:	680e      	ldr	r6, [r1, #0]
 800914e:	bf08      	it	eq
 8009150:	694b      	ldreq	r3, [r1, #20]
 8009152:	eba6 0807 	sub.w	r8, r6, r7
 8009156:	600f      	str	r7, [r1, #0]
 8009158:	608b      	str	r3, [r1, #8]
 800915a:	f1b8 0f00 	cmp.w	r8, #0
 800915e:	dd9c      	ble.n	800909a <__sflush_r+0x1a>
 8009160:	4643      	mov	r3, r8
 8009162:	463a      	mov	r2, r7
 8009164:	6a21      	ldr	r1, [r4, #32]
 8009166:	4628      	mov	r0, r5
 8009168:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800916a:	47b0      	blx	r6
 800916c:	2800      	cmp	r0, #0
 800916e:	dc06      	bgt.n	800917e <__sflush_r+0xfe>
 8009170:	89a3      	ldrh	r3, [r4, #12]
 8009172:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009176:	81a3      	strh	r3, [r4, #12]
 8009178:	f04f 30ff 	mov.w	r0, #4294967295
 800917c:	e78e      	b.n	800909c <__sflush_r+0x1c>
 800917e:	4407      	add	r7, r0
 8009180:	eba8 0800 	sub.w	r8, r8, r0
 8009184:	e7e9      	b.n	800915a <__sflush_r+0xda>
 8009186:	bf00      	nop
 8009188:	20400001 	.word	0x20400001

0800918c <_fflush_r>:
 800918c:	b538      	push	{r3, r4, r5, lr}
 800918e:	690b      	ldr	r3, [r1, #16]
 8009190:	4605      	mov	r5, r0
 8009192:	460c      	mov	r4, r1
 8009194:	b1db      	cbz	r3, 80091ce <_fflush_r+0x42>
 8009196:	b118      	cbz	r0, 80091a0 <_fflush_r+0x14>
 8009198:	6983      	ldr	r3, [r0, #24]
 800919a:	b90b      	cbnz	r3, 80091a0 <_fflush_r+0x14>
 800919c:	f7fd ff2c 	bl	8006ff8 <__sinit>
 80091a0:	4b0c      	ldr	r3, [pc, #48]	; (80091d4 <_fflush_r+0x48>)
 80091a2:	429c      	cmp	r4, r3
 80091a4:	d109      	bne.n	80091ba <_fflush_r+0x2e>
 80091a6:	686c      	ldr	r4, [r5, #4]
 80091a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091ac:	b17b      	cbz	r3, 80091ce <_fflush_r+0x42>
 80091ae:	4621      	mov	r1, r4
 80091b0:	4628      	mov	r0, r5
 80091b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091b6:	f7ff bf63 	b.w	8009080 <__sflush_r>
 80091ba:	4b07      	ldr	r3, [pc, #28]	; (80091d8 <_fflush_r+0x4c>)
 80091bc:	429c      	cmp	r4, r3
 80091be:	d101      	bne.n	80091c4 <_fflush_r+0x38>
 80091c0:	68ac      	ldr	r4, [r5, #8]
 80091c2:	e7f1      	b.n	80091a8 <_fflush_r+0x1c>
 80091c4:	4b05      	ldr	r3, [pc, #20]	; (80091dc <_fflush_r+0x50>)
 80091c6:	429c      	cmp	r4, r3
 80091c8:	bf08      	it	eq
 80091ca:	68ec      	ldreq	r4, [r5, #12]
 80091cc:	e7ec      	b.n	80091a8 <_fflush_r+0x1c>
 80091ce:	2000      	movs	r0, #0
 80091d0:	bd38      	pop	{r3, r4, r5, pc}
 80091d2:	bf00      	nop
 80091d4:	0800b68c 	.word	0x0800b68c
 80091d8:	0800b6ac 	.word	0x0800b6ac
 80091dc:	0800b66c 	.word	0x0800b66c

080091e0 <__swhatbuf_r>:
 80091e0:	b570      	push	{r4, r5, r6, lr}
 80091e2:	460e      	mov	r6, r1
 80091e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091e8:	b096      	sub	sp, #88	; 0x58
 80091ea:	2900      	cmp	r1, #0
 80091ec:	4614      	mov	r4, r2
 80091ee:	461d      	mov	r5, r3
 80091f0:	da07      	bge.n	8009202 <__swhatbuf_r+0x22>
 80091f2:	2300      	movs	r3, #0
 80091f4:	602b      	str	r3, [r5, #0]
 80091f6:	89b3      	ldrh	r3, [r6, #12]
 80091f8:	061a      	lsls	r2, r3, #24
 80091fa:	d410      	bmi.n	800921e <__swhatbuf_r+0x3e>
 80091fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009200:	e00e      	b.n	8009220 <__swhatbuf_r+0x40>
 8009202:	466a      	mov	r2, sp
 8009204:	f000 f878 	bl	80092f8 <_fstat_r>
 8009208:	2800      	cmp	r0, #0
 800920a:	dbf2      	blt.n	80091f2 <__swhatbuf_r+0x12>
 800920c:	9a01      	ldr	r2, [sp, #4]
 800920e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009212:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009216:	425a      	negs	r2, r3
 8009218:	415a      	adcs	r2, r3
 800921a:	602a      	str	r2, [r5, #0]
 800921c:	e7ee      	b.n	80091fc <__swhatbuf_r+0x1c>
 800921e:	2340      	movs	r3, #64	; 0x40
 8009220:	2000      	movs	r0, #0
 8009222:	6023      	str	r3, [r4, #0]
 8009224:	b016      	add	sp, #88	; 0x58
 8009226:	bd70      	pop	{r4, r5, r6, pc}

08009228 <__smakebuf_r>:
 8009228:	898b      	ldrh	r3, [r1, #12]
 800922a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800922c:	079d      	lsls	r5, r3, #30
 800922e:	4606      	mov	r6, r0
 8009230:	460c      	mov	r4, r1
 8009232:	d507      	bpl.n	8009244 <__smakebuf_r+0x1c>
 8009234:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009238:	6023      	str	r3, [r4, #0]
 800923a:	6123      	str	r3, [r4, #16]
 800923c:	2301      	movs	r3, #1
 800923e:	6163      	str	r3, [r4, #20]
 8009240:	b002      	add	sp, #8
 8009242:	bd70      	pop	{r4, r5, r6, pc}
 8009244:	ab01      	add	r3, sp, #4
 8009246:	466a      	mov	r2, sp
 8009248:	f7ff ffca 	bl	80091e0 <__swhatbuf_r>
 800924c:	9900      	ldr	r1, [sp, #0]
 800924e:	4605      	mov	r5, r0
 8009250:	4630      	mov	r0, r6
 8009252:	f7fe ff31 	bl	80080b8 <_malloc_r>
 8009256:	b948      	cbnz	r0, 800926c <__smakebuf_r+0x44>
 8009258:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800925c:	059a      	lsls	r2, r3, #22
 800925e:	d4ef      	bmi.n	8009240 <__smakebuf_r+0x18>
 8009260:	f023 0303 	bic.w	r3, r3, #3
 8009264:	f043 0302 	orr.w	r3, r3, #2
 8009268:	81a3      	strh	r3, [r4, #12]
 800926a:	e7e3      	b.n	8009234 <__smakebuf_r+0xc>
 800926c:	4b0d      	ldr	r3, [pc, #52]	; (80092a4 <__smakebuf_r+0x7c>)
 800926e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009270:	89a3      	ldrh	r3, [r4, #12]
 8009272:	6020      	str	r0, [r4, #0]
 8009274:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009278:	81a3      	strh	r3, [r4, #12]
 800927a:	9b00      	ldr	r3, [sp, #0]
 800927c:	6120      	str	r0, [r4, #16]
 800927e:	6163      	str	r3, [r4, #20]
 8009280:	9b01      	ldr	r3, [sp, #4]
 8009282:	b15b      	cbz	r3, 800929c <__smakebuf_r+0x74>
 8009284:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009288:	4630      	mov	r0, r6
 800928a:	f000 f847 	bl	800931c <_isatty_r>
 800928e:	b128      	cbz	r0, 800929c <__smakebuf_r+0x74>
 8009290:	89a3      	ldrh	r3, [r4, #12]
 8009292:	f023 0303 	bic.w	r3, r3, #3
 8009296:	f043 0301 	orr.w	r3, r3, #1
 800929a:	81a3      	strh	r3, [r4, #12]
 800929c:	89a3      	ldrh	r3, [r4, #12]
 800929e:	431d      	orrs	r5, r3
 80092a0:	81a5      	strh	r5, [r4, #12]
 80092a2:	e7cd      	b.n	8009240 <__smakebuf_r+0x18>
 80092a4:	08006fc1 	.word	0x08006fc1

080092a8 <__malloc_lock>:
 80092a8:	4770      	bx	lr

080092aa <__malloc_unlock>:
 80092aa:	4770      	bx	lr

080092ac <_realloc_r>:
 80092ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ae:	4607      	mov	r7, r0
 80092b0:	4614      	mov	r4, r2
 80092b2:	460e      	mov	r6, r1
 80092b4:	b921      	cbnz	r1, 80092c0 <_realloc_r+0x14>
 80092b6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80092ba:	4611      	mov	r1, r2
 80092bc:	f7fe befc 	b.w	80080b8 <_malloc_r>
 80092c0:	b922      	cbnz	r2, 80092cc <_realloc_r+0x20>
 80092c2:	f7fe fead 	bl	8008020 <_free_r>
 80092c6:	4625      	mov	r5, r4
 80092c8:	4628      	mov	r0, r5
 80092ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092cc:	f000 f836 	bl	800933c <_malloc_usable_size_r>
 80092d0:	42a0      	cmp	r0, r4
 80092d2:	d20f      	bcs.n	80092f4 <_realloc_r+0x48>
 80092d4:	4621      	mov	r1, r4
 80092d6:	4638      	mov	r0, r7
 80092d8:	f7fe feee 	bl	80080b8 <_malloc_r>
 80092dc:	4605      	mov	r5, r0
 80092de:	2800      	cmp	r0, #0
 80092e0:	d0f2      	beq.n	80092c8 <_realloc_r+0x1c>
 80092e2:	4631      	mov	r1, r6
 80092e4:	4622      	mov	r2, r4
 80092e6:	f7fb f9dd 	bl	80046a4 <memcpy>
 80092ea:	4631      	mov	r1, r6
 80092ec:	4638      	mov	r0, r7
 80092ee:	f7fe fe97 	bl	8008020 <_free_r>
 80092f2:	e7e9      	b.n	80092c8 <_realloc_r+0x1c>
 80092f4:	4635      	mov	r5, r6
 80092f6:	e7e7      	b.n	80092c8 <_realloc_r+0x1c>

080092f8 <_fstat_r>:
 80092f8:	b538      	push	{r3, r4, r5, lr}
 80092fa:	2300      	movs	r3, #0
 80092fc:	4c06      	ldr	r4, [pc, #24]	; (8009318 <_fstat_r+0x20>)
 80092fe:	4605      	mov	r5, r0
 8009300:	4608      	mov	r0, r1
 8009302:	4611      	mov	r1, r2
 8009304:	6023      	str	r3, [r4, #0]
 8009306:	f7fb f8de 	bl	80044c6 <_fstat>
 800930a:	1c43      	adds	r3, r0, #1
 800930c:	d102      	bne.n	8009314 <_fstat_r+0x1c>
 800930e:	6823      	ldr	r3, [r4, #0]
 8009310:	b103      	cbz	r3, 8009314 <_fstat_r+0x1c>
 8009312:	602b      	str	r3, [r5, #0]
 8009314:	bd38      	pop	{r3, r4, r5, pc}
 8009316:	bf00      	nop
 8009318:	200008ec 	.word	0x200008ec

0800931c <_isatty_r>:
 800931c:	b538      	push	{r3, r4, r5, lr}
 800931e:	2300      	movs	r3, #0
 8009320:	4c05      	ldr	r4, [pc, #20]	; (8009338 <_isatty_r+0x1c>)
 8009322:	4605      	mov	r5, r0
 8009324:	4608      	mov	r0, r1
 8009326:	6023      	str	r3, [r4, #0]
 8009328:	f7fb f8d2 	bl	80044d0 <_isatty>
 800932c:	1c43      	adds	r3, r0, #1
 800932e:	d102      	bne.n	8009336 <_isatty_r+0x1a>
 8009330:	6823      	ldr	r3, [r4, #0]
 8009332:	b103      	cbz	r3, 8009336 <_isatty_r+0x1a>
 8009334:	602b      	str	r3, [r5, #0]
 8009336:	bd38      	pop	{r3, r4, r5, pc}
 8009338:	200008ec 	.word	0x200008ec

0800933c <_malloc_usable_size_r>:
 800933c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009340:	1f18      	subs	r0, r3, #4
 8009342:	2b00      	cmp	r3, #0
 8009344:	bfbc      	itt	lt
 8009346:	580b      	ldrlt	r3, [r1, r0]
 8009348:	18c0      	addlt	r0, r0, r3
 800934a:	4770      	bx	lr

0800934c <_init>:
 800934c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800934e:	bf00      	nop
 8009350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009352:	bc08      	pop	{r3}
 8009354:	469e      	mov	lr, r3
 8009356:	4770      	bx	lr

08009358 <_fini>:
 8009358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800935a:	bf00      	nop
 800935c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800935e:	bc08      	pop	{r3}
 8009360:	469e      	mov	lr, r3
 8009362:	4770      	bx	lr
