<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>StreamingDataflowPartition_2_IODMA_hls_0</TopModelName>
        <TargetClockPeriod>20.00</TargetClockPeriod>
        <ClockUncertainty>5.40</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top_StreamingDataflowPartition_2_IODMA_hls_0.cpp:22</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1</BRAM_18K>
            <FF>1096</FF>
            <LUT>1698</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>StreamingDataflowPartition_2_IODMA_hls_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>StreamingDataflowPartition_2_IODMA_hls_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>StreamingDataflowPartition_2_IODMA_hls_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in0_V_TDATA</name>
            <Object>in0_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in0_V_TVALID</name>
            <Object>in0_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in0_V_TREADY</name>
            <Object>in0_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>StreamingDataflowPartition_2_IODMA_hls_0</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Stream2Mem_Batch_8u_1u_U0</InstName>
                    <ModuleName>Stream2Mem_Batch_8u_1u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>68</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Stream2Mem_Batch_8u_1u_Pipeline_VITIS_LOOP_153_1_fu_104</InstName>
                            <ModuleName>Stream2Mem_Batch_8u_1u_Pipeline_VITIS_LOOP_153_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>104</ID>
                            <BindInstances>icmp_ln153_fu_86_p2 add_ln153_fu_92_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln187_fu_132_p2 icmp_ln189_fu_141_p2 out_1_fu_150_p2 rep_4_fu_155_p2 rep_3_fu_166_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Stream2Mem_Batch_8u_1u_Pipeline_VITIS_LOOP_153_1</Name>
            <Loops>
                <VITIS_LOOP_153_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.380 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind flp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_153_1>
                        <Name>VITIS_LOOP_153_1</Name>
                        <Slack>14.60</Slack>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.340 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes(flp)</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_153_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153~/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_153_1>
                            <Name>VITIS_LOOP_153_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153~/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191</SourceLocation>
                        </VITIS_LOOP_153_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>115</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln153_fu_86_p2" SOURCE="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_92_p2" SOURCE="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Stream2Mem_Batch_8u_1u_s</Name>
            <Loops>
                <VITIS_LOOP_187_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_187_1>
                        <Name>VITIS_LOOP_187_1</Name>
                        <Slack>14.60</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>9</min>
                                <max>28</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>9 ~ 28</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Stream2Mem_Batch_8u_1u_Pipeline_VITIS_LOOP_153_1_fu_104</Instance>
                        </InstanceList>
                    </VITIS_LOOP_187_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/emre/Documents/finn/deps/finn-hlslib/dma.h:184</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_187_1>
                            <Name>VITIS_LOOP_187_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/emre/Documents/finn/deps/finn-hlslib/dma.h:184</SourceLocation>
                        </VITIS_LOOP_187_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>247</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>692</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_132_p2" SOURCE="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln189_fu_141_p2" SOURCE="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:189" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_1" OPTYPE="add" PRAGMA="" RTLNAME="out_1_fu_150_p2" SOURCE="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191" STORAGESUBTYPE="" URAM="0" VARIABLE="out_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_1" OPTYPE="add" PRAGMA="" RTLNAME="rep_4_fu_155_p2" SOURCE="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:196" STORAGESUBTYPE="" URAM="0" VARIABLE="rep_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_1" OPTYPE="add" PRAGMA="" RTLNAME="rep_3_fu_166_p2" SOURCE="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:192" STORAGESUBTYPE="" URAM="0" VARIABLE="rep_3" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>StreamingDataflowPartition_2_IODMA_hls_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top_StreamingDataflowPartition_2_IODMA_hls_0.cpp:22</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>1096</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1698</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="1" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile pipeline_style="flp"/>
        <config_rtl deadlock_detection="none"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in0_V" index="0" direction="in" srcType="stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="in0_V" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_V" index="1" direction="out" srcType="ap_uint&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="out_V_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out_V_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="numReps" index="2" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="numReps" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="out_V_1" access="W" description="Data signal of out_V" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_V" access="W" description="Bit 31 to 0 of out_V"/>
                    </fields>
                </register>
                <register offset="0x14" name="out_V_2" access="W" description="Data signal of out_V" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_V" access="W" description="Bit 63 to 32 of out_V"/>
                    </fields>
                </register>
                <register offset="0x1c" name="numReps" access="W" description="Data signal of numReps" range="32">
                    <fields>
                        <field offset="0" width="32" name="numReps" access="W" description="Bit 31 to 0 of numReps"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="out_V"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="numReps"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem:in0_V</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="out_V"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="out_V"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in0_V" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="8" portPrefix="in0_V_">
            <ports>
                <port>in0_V_TDATA</port>
                <port>in0_V_TREADY</port>
                <port>in0_V_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="in0_V"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">WRITE_ONLY, 8 -&gt; 8, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=1</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">out_V_1, 0x10, 32, W, Data signal of out_V, </column>
                    <column name="s_axi_control">out_V_2, 0x14, 32, W, Data signal of out_V, </column>
                    <column name="s_axi_control">numReps, 0x1c, 32, W, Data signal of numReps, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="in0_V">in, both, 8, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in0_V">in, stream&lt;ap_uint&lt;8&gt; 0&gt;&amp;</column>
                    <column name="out_V">out, ap_uint&lt;8&gt;*</column>
                    <column name="numReps">in, unsigned int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="in0_V">in0_V, interface, , </column>
                    <column name="out_V">m_axi_gmem, interface, , channel=0</column>
                    <column name="out_V">s_axi_control, register, offset, name=out_V_1 offset=0x10 range=32</column>
                    <column name="out_V">s_axi_control, register, offset, name=out_V_2 offset=0x14 range=32</column>
                    <column name="numReps">s_axi_control, register, , name=numReps offset=0x1c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">write, 16, 8, VITIS_LOOP_153_1, /home/emre/Documents/finn/deps/finn-hlslib/dma.h:153:21</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">out, /home/emre/Documents/finn/deps/finn-hlslib/dma.h:156:9, write, Widen Fail, , VITIS_LOOP_153_1, /home/emre/Documents/finn/deps/finn-hlslib/dma.h:153:21, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">out, /home/emre/Documents/finn/deps/finn-hlslib/dma.h:156:9, write, Inferred, 16, VITIS_LOOP_153_1, /home/emre/Documents/finn/deps/finn-hlslib/dma.h:153:21, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/convlayer.h:113" status="valid" parentFunction="convlayer_batch" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/convlayer.h:198" status="valid" parentFunction="convlayer_batch_tmr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/convlayer.h:284" status="valid" parentFunction="convlayer_batch_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/dma.h:141" status="valid" parentFunction="mem2stream" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/dma.h:154" status="valid" parentFunction="stream2mem" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/dma.h:224" status="valid" parentFunction="genparamstream" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:62" status="valid" parentFunction="xnormul" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:67" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:72" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:80" status="valid" parentFunction="binary" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:89" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:97" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:102" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:116" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:122" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:138" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:143" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:147" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:151" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:155" status="valid" parentFunction="operator const type-parameter-1-0 &amp;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:163" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:168" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:173" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:204" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:207" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:211" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:215" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:220" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:224" status="valid" parentFunction="operator const type-parameter-1-0 &amp;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:232" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:237" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:242" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:261" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:264" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:267" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:271" status="valid" parentFunction="operator const type-parameter-1-0 &amp;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:275" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:279" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:284" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:292" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:297" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:302" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:89" status="valid" parentFunction="mul" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:114" status="valid" parentFunction="mul" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:116" status="valid" parentFunction="mul" variable="res" isDirective="0" options="variable=res op=mul impl=fabric"/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:140" status="valid" parentFunction="mul" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:142" status="valid" parentFunction="mul" variable="res" isDirective="0" options="variable=res op=mul impl=dsp"/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:165" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:168" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:192" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:195" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:202" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:74" status="valid" parentFunction="streamingmaxpool" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:83" status="valid" parentFunction="streamingmaxpool" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:91" status="valid" parentFunction="streamingmaxpool" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:146" status="valid" parentFunction="streamingmaxpool_precision" variable="buf" isDirective="0" options="variable=buf complete dim=2"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:149" status="valid" parentFunction="streamingmaxpool_precision" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:159" status="valid" parentFunction="streamingmaxpool_precision" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:162" status="valid" parentFunction="streamingmaxpool_precision" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:176" status="valid" parentFunction="streamingmaxpool_precision" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:210" status="valid" parentFunction="streamingmaxpool_precision_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:255" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="buf" isDirective="0" options="variable=buf complete dim=2"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:258" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:260" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:272" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:275" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:288" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:290" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:302" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:331" status="valid" parentFunction="streamingmaxpool_precision_batch_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:370" status="valid" parentFunction="relu_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:373" status="valid" parentFunction="relu_batch" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:415" status="valid" parentFunction="accpool_batch" variable="accumulators" isDirective="0" options="variable=accumulators type=RAM_2P impl=LUTRAM"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:421" status="valid" parentFunction="accpool_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:425" status="valid" parentFunction="accpool_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:477" status="valid" parentFunction="labelselect_batch" variable="topval" isDirective="0" options="variable=topval complete dim=1"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:479" status="valid" parentFunction="labelselect_batch" variable="toplabels" isDirective="0" options="variable=toplabels complete dim=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:484" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:489" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:492" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:501" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:508" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:570" status="valid" parentFunction="pool_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:576" status="valid" parentFunction="pool_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:583" status="valid" parentFunction="pool_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:590" status="valid" parentFunction="pool_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:599" status="valid" parentFunction="pool_batch" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mmv.hpp:53" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:110" status="valid" parentFunction="matrix_vector_activate_batch" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=0"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:114" status="valid" parentFunction="matrix_vector_activate_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:124" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:140" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:142" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:151" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:165" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:167" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:232" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:235" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:238" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="w.m_weights" isDirective="0" options="variable=w.m_weights complete dim=0"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:250" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:267" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:274" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:281" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:294" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:74" status="valid" parentFunction="memory_resource" variable="inputBuf" isDirective="0" options="variable=inputBuf type=RAM_2P"/>
        <Pragma type="bind_storage" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:95" status="valid" parentFunction="memory_resource" variable="inputBuf" isDirective="0" options="variable=inputBuf type=RAM_S2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:116" status="valid" parentFunction="memory_resource" variable="inputBuf" isDirective="0" options="variable=inputBuf type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:137" status="valid" parentFunction="memory_resource" variable="inputBuf" isDirective="0" options="variable=inputBuf type=RAM_S2P impl=LUTRAM"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:177" status="valid" parentFunction="convolutioninputgenerator" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:192" status="valid" parentFunction="convolutioninputgenerator" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:243" status="valid" parentFunction="convolutioninputgenerator" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:244" status="valid" parentFunction="convolutioninputgenerator" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:254" status="valid" parentFunction="convolutioninputgenerator" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:308" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:309" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:310" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:311" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=2"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:326" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:333" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:359" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:392" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:394" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:395" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:406" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:466" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:467" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:468" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:476" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:479" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:544" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:545" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:554" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:610" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:611" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:612" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:613" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=2"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:628" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:631" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:638" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:672" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:705" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:716" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:767" status="valid" parentFunction="convolutioninputgenerator_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:782" status="valid" parentFunction="convolutioninputgenerator_dws" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:833" status="valid" parentFunction="convolutioninputgenerator_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:834" status="valid" parentFunction="convolutioninputgenerator_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:844" status="valid" parentFunction="convolutioninputgenerator_dws" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:903" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:904" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:905" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:915" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:917" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:983" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:984" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:993" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1048" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1049" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1050" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1051" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=2"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1066" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1073" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1099" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1132" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1134" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1135" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1146" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="performance" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1191" status="valid" parentFunction="convolutioninputgenerator_2d_kernel1" variable="" isDirective="0" options="target_ti=IFMDim*IFMDim*IFMChannels/SIMD"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1198" status="valid" parentFunction="convolutioninputgenerator_2d_kernel1" variable="" isDirective="0" options="style=flp II=IFMChannels/SIMD"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1245" status="valid" parentFunction="convolutioninputgenerator_1d_kernel1" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1300" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1315" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1366" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1367" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1377" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1434" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1449" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1500" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1501" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1511" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1575" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1590" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1642" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1643" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1653" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1710" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="inputBuf" isDirective="0" options="variable=inputBuf complete"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1718" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1739" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1760" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1761" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1768" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1824" status="valid" parentFunction="convolutioninputgenerator_1d_dws_naive" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1908" status="valid" parentFunction="convolutioninputgenerator_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:1984" status="valid" parentFunction="convolutioninputgenerator_1d_dws" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/slidingwindow.h:2063" status="valid" parentFunction="convolutioninputgenerator_1d_dws_stride" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:77" status="valid" parentFunction="streamlimiter" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:160" status="valid" parentFunction="sameresize" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:234" status="valid" parentFunction="streamingcast" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:280" status="valid" parentFunction="fmpadding_nonsquare" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:374" status="valid" parentFunction="fmpadding" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:457" status="valid" parentFunction="fmpadding_pixel_nonsquare" variable="" isDirective="0" options="II=1 style=flp"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:527" status="valid" parentFunction="streamingdatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:547" status="valid" parentFunction="streamingdatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:558" status="valid" parentFunction="streamingdatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:667" status="valid" parentFunction="duplicatestreams" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:725" status="valid" parentFunction="addstreams" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:730" status="valid" parentFunction="addstreams" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:799" status="valid" parentFunction="addstreamslayer_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:846" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:853" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:869" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:875" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:887" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:891" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:927" status="valid" parentFunction="flattenmultichandata" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:931" status="valid" parentFunction="flattenmultichandata" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:958" status="valid" parentFunction="packmultichandata" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:962" status="valid" parentFunction="packmultichandata" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:1051" status="valid" parentFunction="qdma2stream_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:1074" status="valid" parentFunction="stream2qdma_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/tmrcheck.hpp:82" status="valid" parentFunction="tmrcheck" variable="red_ch_index" isDirective="0" options="variable=red_ch_index complete dim=0"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/tmrcheck.hpp:91" status="valid" parentFunction="tmrcheck" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/tmrcheck.hpp:99" status="valid" parentFunction="tmrcheck" variable="numerrors" isDirective="0" options="variable=numerrors complete dim=0"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/tmrcheck.hpp:103" status="valid" parentFunction="tmrcheck" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/tmrcheck.hpp:129" status="valid" parentFunction="tmrcheck" variable="compute" isDirective="0" options="variable=compute complete dim=0"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/tmrcheck.hpp:132" status="valid" parentFunction="tmrcheck" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/upsample.hpp:86" status="valid" parentFunction="upsamplenearestneighbour" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/upsample.hpp:175" status="valid" parentFunction="upsamplenearestneighbour_1d" variable="" isDirective="0" options="II=1 style=flp"/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/vvau.hpp:101" status="valid" parentFunction="vector_vector_activate_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/vvau.hpp:110" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/vvau.hpp:117" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/vvau.hpp:126" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/vvau.hpp:147" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/vvau.hpp:149" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/vvau.hpp:216" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="pipeline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/vvau.hpp:226" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/vvau.hpp:233" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../home/emre/Documents/finn/deps/finn-hlslib/vvau.hpp:242" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="w.m_weights" isDirective="0" options="variable=w.m_weights complete dim=0"/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/vvau.hpp:244" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/vvau.hpp:249" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/vvau.hpp:270" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/vvau.hpp:272" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/weights.hpp:83" status="valid" parentFunction="tileindex" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/weights.hpp:88" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/weights.hpp:95" status="valid" parentFunction="weights" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/weights.hpp:127" status="valid" parentFunction="tileindex" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/weights.hpp:132" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/weights.hpp:135" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/weights.hpp:145" status="valid" parentFunction="weights" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/emre/Documents/finn/deps/finn-hlslib/weights.hpp:157" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/emre/Documents/finn/deps/finn-hlslib/weights.hpp:160" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="top_StreamingDataflowPartition_2_IODMA_hls_0.cpp:17" status="valid" parentFunction="streamingdataflowpartition_2_iodma_hls_0" variable="numReps" isDirective="0" options="s_axilite port=numReps bundle=control"/>
        <Pragma type="interface" location="top_StreamingDataflowPartition_2_IODMA_hls_0.cpp:18" status="valid" parentFunction="streamingdataflowpartition_2_iodma_hls_0" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="interface" location="top_StreamingDataflowPartition_2_IODMA_hls_0.cpp:19" status="valid" parentFunction="streamingdataflowpartition_2_iodma_hls_0" variable="in0_V" isDirective="0" options="axis port=in0_V"/>
        <Pragma type="interface" location="top_StreamingDataflowPartition_2_IODMA_hls_0.cpp:20" status="valid" parentFunction="streamingdataflowpartition_2_iodma_hls_0" variable="out_V" isDirective="0" options="m_axi offset=slave port=out_V"/>
        <Pragma type="interface" location="top_StreamingDataflowPartition_2_IODMA_hls_0.cpp:21" status="valid" parentFunction="streamingdataflowpartition_2_iodma_hls_0" variable="out_V" isDirective="0" options="s_axilite port=out_V bundle=control"/>
        <Pragma type="dataflow" location="top_StreamingDataflowPartition_2_IODMA_hls_0.cpp:22" status="valid" parentFunction="streamingdataflowpartition_2_iodma_hls_0" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

