
MPU6050_I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015914  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000019a4  08015b08  08015b08  00025b08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080174ac  080174ac  00030234  2**0
                  CONTENTS
  4 .ARM          00000008  080174ac  080174ac  000274ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080174b4  080174b4  00030234  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080174b4  080174b4  000274b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080174b8  080174b8  000274b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000234  20000000  080174bc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001360  20000238  080176f0  00030238  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001598  080176f0  00031598  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030234  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a3e6  00000000  00000000  0003025d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000067b7  00000000  00000000  0005a643  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001dc0  00000000  00000000  00060e00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ec8  00000000  00000000  00062bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000208da  00000000  00000000  00064a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024135  00000000  00000000  00085362  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aeb40  00000000  00000000  000a9497  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c3  00000000  00000000  00157fd7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009f84  00000000  00000000  0015809c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000038aa  00000000  00000000  00162020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000238 	.word	0x20000238
 800020c:	00000000 	.word	0x00000000
 8000210:	08015aec 	.word	0x08015aec

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	2000023c 	.word	0x2000023c
 800022c:	08015aec 	.word	0x08015aec

08000230 <inv_fast_nomot_parameter.part.3>:
 8000230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000234:	2200      	movs	r2, #0
 8000236:	b087      	sub	sp, #28
 8000238:	2300      	movs	r3, #0
 800023a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800023e:	f04f 0b03 	mov.w	fp, #3
 8000242:	f8cd b00c 	str.w	fp, [sp, #12]
 8000246:	9002      	str	r0, [sp, #8]
 8000248:	9b02      	ldr	r3, [sp, #8]
 800024a:	6819      	ldr	r1, [r3, #0]
 800024c:	6858      	ldr	r0, [r3, #4]
 800024e:	fba1 2301 	umull	r2, r3, r1, r1
 8000252:	461d      	mov	r5, r3
 8000254:	4614      	mov	r4, r2
 8000256:	9b02      	ldr	r3, [sp, #8]
 8000258:	e9cd 4500 	strd	r4, r5, [sp]
 800025c:	e9d3 8906 	ldrd	r8, r9, [r3, #24]
 8000260:	fb01 f300 	mul.w	r3, r1, r0
 8000264:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8000268:	9301      	str	r3, [sp, #4]
 800026a:	e9dd ab00 	ldrd	sl, fp, [sp]
 800026e:	ebb8 040a 	subs.w	r4, r8, sl
 8000272:	eb69 050b 	sbc.w	r5, r9, fp
 8000276:	4622      	mov	r2, r4
 8000278:	462b      	mov	r3, r5
 800027a:	e9cd 2300 	strd	r2, r3, [sp]
 800027e:	fba8 2308 	umull	r2, r3, r8, r8
 8000282:	1926      	adds	r6, r4, r4
 8000284:	eb45 0705 	adc.w	r7, r5, r5
 8000288:	fb08 f509 	mul.w	r5, r8, r9
 800028c:	4690      	mov	r8, r2
 800028e:	eb03 0345 	add.w	r3, r3, r5, lsl #1
 8000292:	f1d8 0400 	rsbs	r4, r8, #0
 8000296:	eb63 0543 	sbc.w	r5, r3, r3, lsl #1
 800029a:	4699      	mov	r9, r3
 800029c:	e9dd 2300 	ldrd	r2, r3, [sp]
 80002a0:	1992      	adds	r2, r2, r6
 80002a2:	417b      	adcs	r3, r7
 80002a4:	00ae      	lsls	r6, r5, #2
 80002a6:	00a7      	lsls	r7, r4, #2
 80002a8:	ea46 7694 	orr.w	r6, r6, r4, lsr #30
 80002ac:	463c      	mov	r4, r7
 80002ae:	4635      	mov	r5, r6
 80002b0:	e9cd ab00 	strd	sl, fp, [sp]
 80002b4:	eb1a 0a02 	adds.w	sl, sl, r2
 80002b8:	eb4b 0b03 	adc.w	fp, fp, r3
 80002bc:	fb01 f60b 	mul.w	r6, r1, fp
 80002c0:	fba1 230a 	umull	r2, r3, r1, sl
 80002c4:	fb00 660a 	mla	r6, r0, sl, r6
 80002c8:	e9dd ab00 	ldrd	sl, fp, [sp]
 80002cc:	4433      	add	r3, r6
 80002ce:	9e02      	ldr	r6, [sp, #8]
 80002d0:	f106 0730 	add.w	r7, r6, #48	; 0x30
 80002d4:	e9d7 6700 	ldrd	r6, r7, [r7]
 80002d8:	1ab6      	subs	r6, r6, r2
 80002da:	eb67 0703 	sbc.w	r7, r7, r3
 80002de:	eb18 0204 	adds.w	r2, r8, r4
 80002e2:	eb49 0305 	adc.w	r3, r9, r5
 80002e6:	4614      	mov	r4, r2
 80002e8:	461d      	mov	r5, r3
 80002ea:	eb1a 080a 	adds.w	r8, sl, sl
 80002ee:	eb4b 090b 	adc.w	r9, fp, fp
 80002f2:	fb01 fc09 	mul.w	ip, r1, r9
 80002f6:	9b02      	ldr	r3, [sp, #8]
 80002f8:	ea4f 0e87 	mov.w	lr, r7, lsl #2
 80002fc:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8000300:	1912      	adds	r2, r2, r4
 8000302:	416b      	adcs	r3, r5
 8000304:	4614      	mov	r4, r2
 8000306:	461d      	mov	r5, r3
 8000308:	fba1 2308 	umull	r2, r3, r1, r8
 800030c:	fb00 c808 	mla	r8, r0, r8, ip
 8000310:	ea4e 7e96 	orr.w	lr, lr, r6, lsr #30
 8000314:	4443      	add	r3, r8
 8000316:	fb01 f703 	mul.w	r7, r1, r3
 800031a:	4673      	mov	r3, lr
 800031c:	00b6      	lsls	r6, r6, #2
 800031e:	46b2      	mov	sl, r6
 8000320:	fba1 8902 	umull	r8, r9, r1, r2
 8000324:	fb00 7602 	mla	r6, r0, r2, r7
 8000328:	fb01 f303 	mul.w	r3, r1, r3
 800032c:	eb14 0408 	adds.w	r4, r4, r8
 8000330:	44b1      	add	r9, r6
 8000332:	eb45 0509 	adc.w	r5, r5, r9
 8000336:	fb00 320a 	mla	r2, r0, sl, r3
 800033a:	fba1 890a 	umull	r8, r9, r1, sl
 800033e:	eb14 0008 	adds.w	r0, r4, r8
 8000342:	4491      	add	r9, r2
 8000344:	eb45 0109 	adc.w	r1, r5, r9
 8000348:	2800      	cmp	r0, #0
 800034a:	f171 0300 	sbcs.w	r3, r1, #0
 800034e:	9b02      	ldr	r3, [sp, #8]
 8000350:	f103 0308 	add.w	r3, r3, #8
 8000354:	9302      	str	r3, [sp, #8]
 8000356:	db2b      	blt.n	80003b0 <inv_fast_nomot_parameter.part.3+0x180>
 8000358:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800035c:	4282      	cmp	r2, r0
 800035e:	418b      	sbcs	r3, r1
 8000360:	da01      	bge.n	8000366 <inv_fast_nomot_parameter.part.3+0x136>
 8000362:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8000366:	9b03      	ldr	r3, [sp, #12]
 8000368:	3b01      	subs	r3, #1
 800036a:	9303      	str	r3, [sp, #12]
 800036c:	f47f af6c 	bne.w	8000248 <inv_fast_nomot_parameter.part.3+0x18>
 8000370:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8000374:	f003 faa0 	bl	80038b8 <__aeabi_l2f>
 8000378:	4b0f      	ldr	r3, [pc, #60]	; (80003b8 <inv_fast_nomot_parameter.part.3+0x188>)
 800037a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800037c:	f003 fb8e 	bl	8003a9c <__aeabi_fdiv>
 8000380:	f003 fd4a 	bl	8003e18 <__aeabi_f2lz>
 8000384:	4b0d      	ldr	r3, [pc, #52]	; (80003bc <inv_fast_nomot_parameter.part.3+0x18c>)
 8000386:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800038a:	009b      	lsls	r3, r3, #2
 800038c:	f1c3 0220 	rsb	r2, r3, #32
 8000390:	fa01 f202 	lsl.w	r2, r1, r2
 8000394:	f1b3 0420 	subs.w	r4, r3, #32
 8000398:	fa20 f003 	lsr.w	r0, r0, r3
 800039c:	ea40 0002 	orr.w	r0, r0, r2
 80003a0:	bf5c      	itt	pl
 80003a2:	fa41 f404 	asrpl.w	r4, r1, r4
 80003a6:	4320      	orrpl	r0, r4
 80003a8:	4119      	asrs	r1, r3
 80003aa:	b007      	add	sp, #28
 80003ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80003b0:	4240      	negs	r0, r0
 80003b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003b6:	e7cf      	b.n	8000358 <inv_fast_nomot_parameter.part.3+0x128>
 80003b8:	20000258 	.word	0x20000258
 80003bc:	200011f0 	.word	0x200011f0

080003c0 <inv_init_maxmin>:
 80003c0:	07c1      	lsls	r1, r0, #31
 80003c2:	d50a      	bpl.n	80003da <inv_init_maxmin+0x1a>
 80003c4:	4b18      	ldr	r3, [pc, #96]	; (8000428 <inv_init_maxmin+0x68>)
 80003c6:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80003ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003ce:	6699      	str	r1, [r3, #104]	; 0x68
 80003d0:	66d9      	str	r1, [r3, #108]	; 0x6c
 80003d2:	6719      	str	r1, [r3, #112]	; 0x70
 80003d4:	675a      	str	r2, [r3, #116]	; 0x74
 80003d6:	679a      	str	r2, [r3, #120]	; 0x78
 80003d8:	67da      	str	r2, [r3, #124]	; 0x7c
 80003da:	0782      	lsls	r2, r0, #30
 80003dc:	d510      	bpl.n	8000400 <inv_init_maxmin+0x40>
 80003de:	4b12      	ldr	r3, [pc, #72]	; (8000428 <inv_init_maxmin+0x68>)
 80003e0:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80003e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003e8:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
 80003ec:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
 80003f0:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
 80003f4:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 80003f8:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 80003fc:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 8000400:	0743      	lsls	r3, r0, #29
 8000402:	d510      	bpl.n	8000426 <inv_init_maxmin+0x66>
 8000404:	4b08      	ldr	r3, [pc, #32]	; (8000428 <inv_init_maxmin+0x68>)
 8000406:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 800040a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800040e:	f8c3 1198 	str.w	r1, [r3, #408]	; 0x198
 8000412:	f8c3 119c 	str.w	r1, [r3, #412]	; 0x19c
 8000416:	f8c3 11a0 	str.w	r1, [r3, #416]	; 0x1a0
 800041a:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
 800041e:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
 8000422:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
 8000426:	4770      	bx	lr
 8000428:	200011f0 	.word	0x200011f0

0800042c <inv_reset_packet>:
 800042c:	b538      	push	{r3, r4, r5, lr}
 800042e:	4d09      	ldr	r5, [pc, #36]	; (8000454 <inv_reset_packet+0x28>)
 8000430:	2498      	movs	r4, #152	; 0x98
 8000432:	4622      	mov	r2, r4
 8000434:	4628      	mov	r0, r5
 8000436:	2100      	movs	r1, #0
 8000438:	f00f fcd9 	bl	800fdee <memset>
 800043c:	f505 7098 	add.w	r0, r5, #304	; 0x130
 8000440:	4622      	mov	r2, r4
 8000442:	2100      	movs	r1, #0
 8000444:	f00f fcd3 	bl	800fdee <memset>
 8000448:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800044c:	2005      	movs	r0, #5
 800044e:	f7ff bfb7 	b.w	80003c0 <inv_init_maxmin>
 8000452:	bf00      	nop
 8000454:	200011f8 	.word	0x200011f8

08000458 <inv_start_fast_nomot>:
 8000458:	b510      	push	{r4, lr}
 800045a:	4c0d      	ldr	r4, [pc, #52]	; (8000490 <inv_start_fast_nomot+0x38>)
 800045c:	2100      	movs	r1, #0
 800045e:	f44f 7218 	mov.w	r2, #608	; 0x260
 8000462:	4620      	mov	r0, r4
 8000464:	f00f fcc3 	bl	800fdee <memset>
 8000468:	2007      	movs	r0, #7
 800046a:	f7ff ffa9 	bl	80003c0 <inv_init_maxmin>
 800046e:	2301      	movs	r3, #1
 8000470:	4618      	mov	r0, r3
 8000472:	2103      	movs	r1, #3
 8000474:	2200      	movs	r2, #0
 8000476:	f8c4 31e4 	str.w	r3, [r4, #484]	; 0x1e4
 800047a:	f884 31e8 	strb.w	r3, [r4, #488]	; 0x1e8
 800047e:	f00d fc3f 	bl	800dd00 <inv_set_message>
 8000482:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000486:	4803      	ldr	r0, [pc, #12]	; (8000494 <inv_start_fast_nomot+0x3c>)
 8000488:	2164      	movs	r1, #100	; 0x64
 800048a:	2207      	movs	r2, #7
 800048c:	f00c bdc4 	b.w	800d018 <inv_register_data_cb>
 8000490:	200011f0 	.word	0x200011f0
 8000494:	08000b29 	.word	0x08000b29

08000498 <inv_fast_nomot_parameter>:
 8000498:	6f83      	ldr	r3, [r0, #120]	; 0x78
 800049a:	b103      	cbz	r3, 800049e <inv_fast_nomot_parameter+0x6>
 800049c:	e6c8      	b.n	8000230 <inv_fast_nomot_parameter.part.3>
 800049e:	2000      	movs	r0, #0
 80004a0:	2100      	movs	r1, #0
 80004a2:	4770      	bx	lr

080004a4 <inv_fast_nomot_parameter_3rd>:
 80004a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80004a8:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d057      	beq.n	800055e <inv_fast_nomot_parameter_3rd+0xba>
 80004ae:	f1a0 0e08 	sub.w	lr, r0, #8
 80004b2:	2600      	movs	r6, #0
 80004b4:	2700      	movs	r7, #0
 80004b6:	3010      	adds	r0, #16
 80004b8:	f85e 1f08 	ldr.w	r1, [lr, #8]!
 80004bc:	f8de c004 	ldr.w	ip, [lr, #4]
 80004c0:	fba1 4501 	umull	r4, r5, r1, r1
 80004c4:	e9de 2306 	ldrd	r2, r3, [lr, #24]
 80004c8:	e9de ab0c 	ldrd	sl, fp, [lr, #48]	; 0x30
 80004cc:	fb01 f80c 	mul.w	r8, r1, ip
 80004d0:	1b12      	subs	r2, r2, r4
 80004d2:	eb05 0548 	add.w	r5, r5, r8, lsl #1
 80004d6:	eb63 0305 	sbc.w	r3, r3, r5
 80004da:	eb12 0802 	adds.w	r8, r2, r2
 80004de:	eb43 0903 	adc.w	r9, r3, r3
 80004e2:	eb12 0208 	adds.w	r2, r2, r8
 80004e6:	eb43 0309 	adc.w	r3, r3, r9
 80004ea:	1912      	adds	r2, r2, r4
 80004ec:	fb02 fc0c 	mul.w	ip, r2, ip
 80004f0:	416b      	adcs	r3, r5
 80004f2:	fba2 4501 	umull	r4, r5, r2, r1
 80004f6:	fb01 c103 	mla	r1, r1, r3, ip
 80004fa:	ebb4 040a 	subs.w	r4, r4, sl
 80004fe:	440d      	add	r5, r1
 8000500:	eb65 050b 	sbc.w	r5, r5, fp
 8000504:	2c00      	cmp	r4, #0
 8000506:	f175 0300 	sbcs.w	r3, r5, #0
 800050a:	db2c      	blt.n	8000566 <inv_fast_nomot_parameter_3rd+0xc2>
 800050c:	42a6      	cmp	r6, r4
 800050e:	eb77 0305 	sbcs.w	r3, r7, r5
 8000512:	bfbc      	itt	lt
 8000514:	4626      	movlt	r6, r4
 8000516:	462f      	movlt	r7, r5
 8000518:	4586      	cmp	lr, r0
 800051a:	d1cd      	bne.n	80004b8 <inv_fast_nomot_parameter_3rd+0x14>
 800051c:	4639      	mov	r1, r7
 800051e:	4630      	mov	r0, r6
 8000520:	f003 f9ca 	bl	80038b8 <__aeabi_l2f>
 8000524:	4b12      	ldr	r3, [pc, #72]	; (8000570 <inv_fast_nomot_parameter_3rd+0xcc>)
 8000526:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000528:	f003 fab8 	bl	8003a9c <__aeabi_fdiv>
 800052c:	f003 fc74 	bl	8003e18 <__aeabi_f2lz>
 8000530:	4b10      	ldr	r3, [pc, #64]	; (8000574 <inv_fast_nomot_parameter_3rd+0xd0>)
 8000532:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8000536:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800053a:	f1c3 0220 	rsb	r2, r3, #32
 800053e:	fa01 f202 	lsl.w	r2, r1, r2
 8000542:	f1b3 0420 	subs.w	r4, r3, #32
 8000546:	fa20 f003 	lsr.w	r0, r0, r3
 800054a:	bf58      	it	pl
 800054c:	fa41 f404 	asrpl.w	r4, r1, r4
 8000550:	ea40 0002 	orr.w	r0, r0, r2
 8000554:	bf58      	it	pl
 8000556:	4320      	orrpl	r0, r4
 8000558:	4119      	asrs	r1, r3
 800055a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800055e:	4618      	mov	r0, r3
 8000560:	4619      	mov	r1, r3
 8000562:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000566:	4264      	negs	r4, r4
 8000568:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800056c:	e7ce      	b.n	800050c <inv_fast_nomot_parameter_3rd+0x68>
 800056e:	bf00      	nop
 8000570:	20000258 	.word	0x20000258
 8000574:	200011f0 	.word	0x200011f0

08000578 <inv_fast_nomot_set_gyro_bias>:
 8000578:	4b2e      	ldr	r3, [pc, #184]	; (8000634 <inv_fast_nomot_set_gyro_bias+0xbc>)
 800057a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800057c:	461a      	mov	r2, r3
 800057e:	461c      	mov	r4, r3
 8000580:	b085      	sub	sp, #20
 8000582:	f8d3 e210 	ldr.w	lr, [r3, #528]	; 0x210
 8000586:	4605      	mov	r5, r0
 8000588:	f103 0180 	add.w	r1, r3, #128	; 0x80
 800058c:	a801      	add	r0, sp, #4
 800058e:	f103 0718 	add.w	r7, r3, #24
 8000592:	f852 3f08 	ldr.w	r3, [r2, #8]!
 8000596:	f851 6f04 	ldr.w	r6, [r1, #4]!
 800059a:	fa03 f30e 	lsl.w	r3, r3, lr
 800059e:	eb03 4306 	add.w	r3, r3, r6, lsl #16
 80005a2:	42ba      	cmp	r2, r7
 80005a4:	f840 3b04 	str.w	r3, [r0], #4
 80005a8:	d1f3      	bne.n	8000592 <inv_fast_nomot_set_gyro_bias+0x1a>
 80005aa:	2298      	movs	r2, #152	; 0x98
 80005ac:	2100      	movs	r1, #0
 80005ae:	4822      	ldr	r0, [pc, #136]	; (8000638 <inv_fast_nomot_set_gyro_bias+0xc0>)
 80005b0:	f00f fc1d 	bl	800fdee <memset>
 80005b4:	2001      	movs	r0, #1
 80005b6:	f7ff ff03 	bl	80003c0 <inv_init_maxmin>
 80005ba:	f894 31e8 	ldrb.w	r3, [r4, #488]	; 0x1e8
 80005be:	4a1d      	ldr	r2, [pc, #116]	; (8000634 <inv_fast_nomot_set_gyro_bias+0xbc>)
 80005c0:	2b04      	cmp	r3, #4
 80005c2:	d02e      	beq.n	8000622 <inv_fast_nomot_set_gyro_bias+0xaa>
 80005c4:	4e1d      	ldr	r6, [pc, #116]	; (800063c <inv_fast_nomot_set_gyro_bias+0xc4>)
 80005c6:	9b02      	ldr	r3, [sp, #8]
 80005c8:	6a70      	ldr	r0, [r6, #36]	; 0x24
 80005ca:	9901      	ldr	r1, [sp, #4]
 80005cc:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 80005ce:	1a09      	subs	r1, r1, r0
 80005d0:	1a9a      	subs	r2, r3, r2
 80005d2:	2900      	cmp	r1, #0
 80005d4:	ea82 73e2 	eor.w	r3, r2, r2, asr #31
 80005d8:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
 80005dc:	bfb8      	it	lt
 80005de:	4249      	neglt	r1, r1
 80005e0:	428b      	cmp	r3, r1
 80005e2:	bfb8      	it	lt
 80005e4:	460b      	movlt	r3, r1
 80005e6:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 80005e8:	9a03      	ldr	r2, [sp, #12]
 80005ea:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80005ec:	1a10      	subs	r0, r2, r0
 80005ee:	2800      	cmp	r0, #0
 80005f0:	bfb8      	it	lt
 80005f2:	4240      	neglt	r0, r0
 80005f4:	4298      	cmp	r0, r3
 80005f6:	bfb8      	it	lt
 80005f8:	4618      	movlt	r0, r3
 80005fa:	f00d fc83 	bl	800df04 <inv_q30_mult>
 80005fe:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8000602:	4298      	cmp	r0, r3
 8000604:	da06      	bge.n	8000614 <inv_fast_nomot_set_gyro_bias+0x9c>
 8000606:	a801      	add	r0, sp, #4
 8000608:	2103      	movs	r1, #3
 800060a:	f00c fb85 	bl	800cd18 <inv_set_gyro_bias>
 800060e:	2002      	movs	r0, #2
 8000610:	f00e fc60 	bl	800eed4 <inv_set_motion_state>
 8000614:	a901      	add	r1, sp, #4
 8000616:	c90e      	ldmia	r1, {r1, r2, r3}
 8000618:	6271      	str	r1, [r6, #36]	; 0x24
 800061a:	62b2      	str	r2, [r6, #40]	; 0x28
 800061c:	62f3      	str	r3, [r6, #44]	; 0x2c
 800061e:	b005      	add	sp, #20
 8000620:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000622:	f8d2 3218 	ldr.w	r3, [r2, #536]	; 0x218
 8000626:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800062a:	bfc4      	itt	gt
 800062c:	2305      	movgt	r3, #5
 800062e:	f882 31e8 	strbgt.w	r3, [r2, #488]	; 0x1e8
 8000632:	e7c7      	b.n	80005c4 <inv_fast_nomot_set_gyro_bias+0x4c>
 8000634:	200011f0 	.word	0x200011f0
 8000638:	200011f8 	.word	0x200011f8
 800063c:	20000258 	.word	0x20000258

08000640 <inv_set_fast_nomot_compass_threshold>:
 8000640:	4b01      	ldr	r3, [pc, #4]	; (8000648 <inv_set_fast_nomot_compass_threshold+0x8>)
 8000642:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8000646:	4770      	bx	lr
 8000648:	20000258 	.word	0x20000258

0800064c <int_set_fast_nomot_gyro_threshold>:
 800064c:	4b01      	ldr	r3, [pc, #4]	; (8000654 <int_set_fast_nomot_gyro_threshold+0x8>)
 800064e:	e9c3 0106 	strd	r0, r1, [r3, #24]
 8000652:	4770      	bx	lr
 8000654:	20000258 	.word	0x20000258

08000658 <inv_set_fast_nomot_accel_threshold>:
 8000658:	4b01      	ldr	r3, [pc, #4]	; (8000660 <inv_set_fast_nomot_accel_threshold+0x8>)
 800065a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800065e:	4770      	bx	lr
 8000660:	20000258 	.word	0x20000258

08000664 <inv_get_fast_nomot_compass_param>:
 8000664:	4b05      	ldr	r3, [pc, #20]	; (800067c <inv_get_fast_nomot_compass_param+0x18>)
 8000666:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 800066a:	f503 73e8 	add.w	r3, r3, #464	; 0x1d0
 800066e:	6002      	str	r2, [r0, #0]
 8000670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000674:	e9c1 2300 	strd	r2, r3, [r1]
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	200011f0 	.word	0x200011f0

08000680 <inv_get_fast_nomot_accel_param>:
 8000680:	4b05      	ldr	r3, [pc, #20]	; (8000698 <inv_get_fast_nomot_accel_param+0x18>)
 8000682:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 8000686:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 800068a:	6002      	str	r2, [r0, #0]
 800068c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000690:	e9c1 2300 	strd	r2, r3, [r1]
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	200011f0 	.word	0x200011f0

0800069c <inv_fast_nomot_store_data>:
 800069c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80006a0:	460d      	mov	r5, r1
 80006a2:	b083      	sub	sp, #12
 80006a4:	f101 0318 	add.w	r3, r1, #24
 80006a8:	f8d1 b078 	ldr.w	fp, [r1, #120]	; 0x78
 80006ac:	f101 0c68 	add.w	ip, r1, #104	; 0x68
 80006b0:	f101 0a5c 	add.w	sl, r1, #92	; 0x5c
 80006b4:	9301      	str	r3, [sp, #4]
 80006b6:	f1bb 0f00 	cmp.w	fp, #0
 80006ba:	d037      	beq.n	800072c <inv_fast_nomot_store_data+0x90>
 80006bc:	f9b0 2000 	ldrsh.w	r2, [r0]
 80006c0:	f8dc 3014 	ldr.w	r3, [ip, #20]
 80006c4:	1ad3      	subs	r3, r2, r3
 80006c6:	461e      	mov	r6, r3
 80006c8:	17df      	asrs	r7, r3, #31
 80006ca:	462c      	mov	r4, r5
 80006cc:	f85a 2f04 	ldr.w	r2, [sl, #4]!
 80006d0:	f105 0e60 	add.w	lr, r5, #96	; 0x60
 80006d4:	429a      	cmp	r2, r3
 80006d6:	bfb8      	it	lt
 80006d8:	f8ca 3000 	strlt.w	r3, [sl]
 80006dc:	f85c 2f04 	ldr.w	r2, [ip, #4]!
 80006e0:	429a      	cmp	r2, r3
 80006e2:	bfc8      	it	gt
 80006e4:	f8cc 3000 	strgt.w	r3, [ip]
 80006e8:	2201      	movs	r2, #1
 80006ea:	2300      	movs	r3, #0
 80006ec:	fb02 f807 	mul.w	r8, r2, r7
 80006f0:	fb06 8803 	mla	r8, r6, r3, r8
 80006f4:	fba2 2306 	umull	r2, r3, r2, r6
 80006f8:	4443      	add	r3, r8
 80006fa:	e9d4 8900 	ldrd	r8, r9, [r4]
 80006fe:	eb18 0802 	adds.w	r8, r8, r2
 8000702:	eb49 0903 	adc.w	r9, r9, r3
 8000706:	e8e4 8906 	strd	r8, r9, [r4], #24
 800070a:	4574      	cmp	r4, lr
 800070c:	d1ee      	bne.n	80006ec <inv_fast_nomot_store_data+0x50>
 800070e:	9b01      	ldr	r3, [sp, #4]
 8000710:	3508      	adds	r5, #8
 8000712:	429d      	cmp	r5, r3
 8000714:	f100 0002 	add.w	r0, r0, #2
 8000718:	d1cd      	bne.n	80006b6 <inv_fast_nomot_store_data+0x1a>
 800071a:	f10b 0301 	add.w	r3, fp, #1
 800071e:	2201      	movs	r2, #1
 8000720:	678b      	str	r3, [r1, #120]	; 0x78
 8000722:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
 8000726:	b003      	add	sp, #12
 8000728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800072c:	f9b0 2000 	ldrsh.w	r2, [r0]
 8000730:	2600      	movs	r6, #0
 8000732:	2700      	movs	r7, #0
 8000734:	465b      	mov	r3, fp
 8000736:	f8cc 2014 	str.w	r2, [ip, #20]
 800073a:	e7c6      	b.n	80006ca <inv_fast_nomot_store_data+0x2e>

0800073c <inv_fast_nomot_store_data_compass>:
 800073c:	6803      	ldr	r3, [r0, #0]
 800073e:	b4f0      	push	{r4, r5, r6, r7}
 8000740:	66d3      	str	r3, [r2, #108]	; 0x6c
 8000742:	6843      	ldr	r3, [r0, #4]
 8000744:	6f94      	ldr	r4, [r2, #120]	; 0x78
 8000746:	6713      	str	r3, [r2, #112]	; 0x70
 8000748:	6883      	ldr	r3, [r0, #8]
 800074a:	f8c2 1088 	str.w	r1, [r2, #136]	; 0x88
 800074e:	6753      	str	r3, [r2, #116]	; 0x74
 8000750:	b194      	cbz	r4, 8000778 <inv_fast_nomot_store_data_compass+0x3c>
 8000752:	3804      	subs	r0, #4
 8000754:	f102 015c 	add.w	r1, r2, #92	; 0x5c
 8000758:	f102 0768 	add.w	r7, r2, #104	; 0x68
 800075c:	f850 3f04 	ldr.w	r3, [r0, #4]!
 8000760:	6a0e      	ldr	r6, [r1, #32]
 8000762:	f851 5f04 	ldr.w	r5, [r1, #4]!
 8000766:	1b9b      	subs	r3, r3, r6
 8000768:	2b00      	cmp	r3, #0
 800076a:	bfb8      	it	lt
 800076c:	425b      	neglt	r3, r3
 800076e:	42ab      	cmp	r3, r5
 8000770:	bfc8      	it	gt
 8000772:	600b      	strgt	r3, [r1, #0]
 8000774:	42b9      	cmp	r1, r7
 8000776:	d1f1      	bne.n	800075c <inv_fast_nomot_store_data_compass+0x20>
 8000778:	3401      	adds	r4, #1
 800077a:	2301      	movs	r3, #1
 800077c:	6794      	str	r4, [r2, #120]	; 0x78
 800077e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000782:	bcf0      	pop	{r4, r5, r6, r7}
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop

08000788 <inv_fast_nomot_reset_data_compass>:
 8000788:	b430      	push	{r4, r5}
 800078a:	6f41      	ldr	r1, [r0, #116]	; 0x74
 800078c:	6ec5      	ldr	r5, [r0, #108]	; 0x6c
 800078e:	6f04      	ldr	r4, [r0, #112]	; 0x70
 8000790:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8000794:	2300      	movs	r3, #0
 8000796:	67c5      	str	r5, [r0, #124]	; 0x7c
 8000798:	f8c0 4080 	str.w	r4, [r0, #128]	; 0x80
 800079c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
 80007a0:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
 80007a4:	6603      	str	r3, [r0, #96]	; 0x60
 80007a6:	6643      	str	r3, [r0, #100]	; 0x64
 80007a8:	6683      	str	r3, [r0, #104]	; 0x68
 80007aa:	6783      	str	r3, [r0, #120]	; 0x78
 80007ac:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
 80007b0:	bc30      	pop	{r4, r5}
 80007b2:	4770      	bx	lr

080007b4 <inv_fast_nomot_get_time_elaps>:
 80007b4:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 80007b8:	f8d0 008c 	ldr.w	r0, [r0, #140]	; 0x8c
 80007bc:	1a10      	subs	r0, r2, r0
 80007be:	4770      	bx	lr

080007c0 <inv_fast_nomot_parameter_compass>:
 80007c0:	6e01      	ldr	r1, [r0, #96]	; 0x60
 80007c2:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80007c4:	6e82      	ldr	r2, [r0, #104]	; 0x68
 80007c6:	4299      	cmp	r1, r3
 80007c8:	bfb8      	it	lt
 80007ca:	4619      	movlt	r1, r3
 80007cc:	4291      	cmp	r1, r2
 80007ce:	4608      	mov	r0, r1
 80007d0:	bfb8      	it	lt
 80007d2:	4610      	movlt	r0, r2
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop

080007d8 <inv_get_right_shift_by_rounding>:
 80007d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007da:	4603      	mov	r3, r0
 80007dc:	468e      	mov	lr, r1
 80007de:	f1c2 0420 	rsb	r4, r2, #32
 80007e2:	f1b2 0720 	subs.w	r7, r2, #32
 80007e6:	fa0e fc04 	lsl.w	ip, lr, r4
 80007ea:	fa23 f002 	lsr.w	r0, r3, r2
 80007ee:	f102 35ff 	add.w	r5, r2, #4294967295
 80007f2:	f04f 0601 	mov.w	r6, #1
 80007f6:	bf58      	it	pl
 80007f8:	fa4e f707 	asrpl.w	r7, lr, r7
 80007fc:	fa06 f605 	lsl.w	r6, r6, r5
 8000800:	ea4c 0000 	orr.w	r0, ip, r0
 8000804:	f1a4 0520 	sub.w	r5, r4, #32
 8000808:	bf58      	it	pl
 800080a:	4338      	orrpl	r0, r7
 800080c:	fa03 f505 	lsl.w	r5, r3, r5
 8000810:	f1c4 0720 	rsb	r7, r4, #32
 8000814:	fa23 f707 	lsr.w	r7, r3, r7
 8000818:	ea4c 0505 	orr.w	r5, ip, r5
 800081c:	433d      	orrs	r5, r7
 800081e:	40a3      	lsls	r3, r4
 8000820:	f1c4 0720 	rsb	r7, r4, #32
 8000824:	40e3      	lsrs	r3, r4
 8000826:	fa05 f707 	lsl.w	r7, r5, r7
 800082a:	3c20      	subs	r4, #32
 800082c:	ea43 0307 	orr.w	r3, r3, r7
 8000830:	bf5c      	itt	pl
 8000832:	fa45 f404 	asrpl.w	r4, r5, r4
 8000836:	4323      	orrpl	r3, r4
 8000838:	429e      	cmp	r6, r3
 800083a:	fa4e f102 	asr.w	r1, lr, r2
 800083e:	db07      	blt.n	8000850 <inv_get_right_shift_by_rounding+0x78>
 8000840:	4276      	negs	r6, r6
 8000842:	42b3      	cmp	r3, r6
 8000844:	da03      	bge.n	800084e <inv_get_right_shift_by_rounding+0x76>
 8000846:	f110 30ff 	adds.w	r0, r0, #4294967295
 800084a:	f141 31ff 	adc.w	r1, r1, #4294967295
 800084e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000850:	3001      	adds	r0, #1
 8000852:	f141 0100 	adc.w	r1, r1, #0
 8000856:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000858 <inv_reset_min_max_gyro_accel_statistics>:
 8000858:	4a0b      	ldr	r2, [pc, #44]	; (8000888 <inv_reset_min_max_gyro_accel_statistics+0x30>)
 800085a:	2300      	movs	r3, #0
 800085c:	4611      	mov	r1, r2
 800085e:	f841 3b04 	str.w	r3, [r1], #4
 8000862:	3104      	adds	r1, #4
 8000864:	6053      	str	r3, [r2, #4]
 8000866:	f841 3b04 	str.w	r3, [r1], #4
 800086a:	600b      	str	r3, [r1, #0]
 800086c:	6213      	str	r3, [r2, #32]
 800086e:	6253      	str	r3, [r2, #36]	; 0x24
 8000870:	6293      	str	r3, [r2, #40]	; 0x28
 8000872:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000874:	6113      	str	r3, [r2, #16]
 8000876:	6153      	str	r3, [r2, #20]
 8000878:	6193      	str	r3, [r2, #24]
 800087a:	61d3      	str	r3, [r2, #28]
 800087c:	6313      	str	r3, [r2, #48]	; 0x30
 800087e:	6353      	str	r3, [r2, #52]	; 0x34
 8000880:	6393      	str	r3, [r2, #56]	; 0x38
 8000882:	63d3      	str	r3, [r2, #60]	; 0x3c
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	20001410 	.word	0x20001410

0800088c <inv_record_max_moment_in_no_motion_gyro>:
 800088c:	4a0b      	ldr	r2, [pc, #44]	; (80008bc <inv_record_max_moment_in_no_motion_gyro+0x30>)
 800088e:	b4f0      	push	{r4, r5, r6, r7}
 8000890:	f8d2 3248 	ldr.w	r3, [r2, #584]	; 0x248
 8000894:	4604      	mov	r4, r0
 8000896:	460d      	mov	r5, r1
 8000898:	b16b      	cbz	r3, 80008b6 <inv_record_max_moment_in_no_motion_gyro+0x2a>
 800089a:	4611      	mov	r1, r2
 800089c:	e9f1 6790 	ldrd	r6, r7, [r1, #576]!	; 0x240
 80008a0:	4286      	cmp	r6, r0
 80008a2:	eb77 0005 	sbcs.w	r0, r7, r5
 80008a6:	da01      	bge.n	80008ac <inv_record_max_moment_in_no_motion_gyro+0x20>
 80008a8:	e9c1 4500 	strd	r4, r5, [r1]
 80008ac:	bcf0      	pop	{r4, r5, r6, r7}
 80008ae:	3301      	adds	r3, #1
 80008b0:	f8c2 3248 	str.w	r3, [r2, #584]	; 0x248
 80008b4:	4770      	bx	lr
 80008b6:	f502 7110 	add.w	r1, r2, #576	; 0x240
 80008ba:	e7f5      	b.n	80008a8 <inv_record_max_moment_in_no_motion_gyro+0x1c>
 80008bc:	200011f0 	.word	0x200011f0

080008c0 <inv_record_max_moment_in_no_motion_accel>:
 80008c0:	4a0b      	ldr	r2, [pc, #44]	; (80008f0 <inv_record_max_moment_in_no_motion_accel+0x30>)
 80008c2:	b4f0      	push	{r4, r5, r6, r7}
 80008c4:	f8d2 3258 	ldr.w	r3, [r2, #600]	; 0x258
 80008c8:	4604      	mov	r4, r0
 80008ca:	460d      	mov	r5, r1
 80008cc:	b16b      	cbz	r3, 80008ea <inv_record_max_moment_in_no_motion_accel+0x2a>
 80008ce:	4611      	mov	r1, r2
 80008d0:	e9f1 6794 	ldrd	r6, r7, [r1, #592]!	; 0x250
 80008d4:	4286      	cmp	r6, r0
 80008d6:	eb77 0005 	sbcs.w	r0, r7, r5
 80008da:	da01      	bge.n	80008e0 <inv_record_max_moment_in_no_motion_accel+0x20>
 80008dc:	e9c1 4500 	strd	r4, r5, [r1]
 80008e0:	bcf0      	pop	{r4, r5, r6, r7}
 80008e2:	3301      	adds	r3, #1
 80008e4:	f8c2 3258 	str.w	r3, [r2, #600]	; 0x258
 80008e8:	4770      	bx	lr
 80008ea:	f502 7114 	add.w	r1, r2, #592	; 0x250
 80008ee:	e7f5      	b.n	80008dc <inv_record_max_moment_in_no_motion_accel+0x1c>
 80008f0:	200011f0 	.word	0x200011f0

080008f4 <inv_record_min_moment_in_motion_gyro>:
 80008f4:	4a0b      	ldr	r2, [pc, #44]	; (8000924 <inv_record_min_moment_in_motion_gyro+0x30>)
 80008f6:	b4f0      	push	{r4, r5, r6, r7}
 80008f8:	f8d2 3228 	ldr.w	r3, [r2, #552]	; 0x228
 80008fc:	4604      	mov	r4, r0
 80008fe:	460d      	mov	r5, r1
 8000900:	b16b      	cbz	r3, 800091e <inv_record_min_moment_in_motion_gyro+0x2a>
 8000902:	4611      	mov	r1, r2
 8000904:	e9f1 6788 	ldrd	r6, r7, [r1, #544]!	; 0x220
 8000908:	42b0      	cmp	r0, r6
 800090a:	eb75 0007 	sbcs.w	r0, r5, r7
 800090e:	da01      	bge.n	8000914 <inv_record_min_moment_in_motion_gyro+0x20>
 8000910:	e9c1 4500 	strd	r4, r5, [r1]
 8000914:	bcf0      	pop	{r4, r5, r6, r7}
 8000916:	3301      	adds	r3, #1
 8000918:	f8c2 3228 	str.w	r3, [r2, #552]	; 0x228
 800091c:	4770      	bx	lr
 800091e:	f502 7108 	add.w	r1, r2, #544	; 0x220
 8000922:	e7f5      	b.n	8000910 <inv_record_min_moment_in_motion_gyro+0x1c>
 8000924:	200011f0 	.word	0x200011f0

08000928 <inv_record_min_moment_in_motion_accel>:
 8000928:	4a0b      	ldr	r2, [pc, #44]	; (8000958 <inv_record_min_moment_in_motion_accel+0x30>)
 800092a:	b4f0      	push	{r4, r5, r6, r7}
 800092c:	f8d2 3238 	ldr.w	r3, [r2, #568]	; 0x238
 8000930:	4604      	mov	r4, r0
 8000932:	460d      	mov	r5, r1
 8000934:	b16b      	cbz	r3, 8000952 <inv_record_min_moment_in_motion_accel+0x2a>
 8000936:	4611      	mov	r1, r2
 8000938:	e9f1 678c 	ldrd	r6, r7, [r1, #560]!	; 0x230
 800093c:	42b0      	cmp	r0, r6
 800093e:	eb75 0007 	sbcs.w	r0, r5, r7
 8000942:	da01      	bge.n	8000948 <inv_record_min_moment_in_motion_accel+0x20>
 8000944:	e9c1 4500 	strd	r4, r5, [r1]
 8000948:	bcf0      	pop	{r4, r5, r6, r7}
 800094a:	3301      	adds	r3, #1
 800094c:	f8c2 3238 	str.w	r3, [r2, #568]	; 0x238
 8000950:	4770      	bx	lr
 8000952:	f502 710c 	add.w	r1, r2, #560	; 0x230
 8000956:	e7f5      	b.n	8000944 <inv_record_min_moment_in_motion_accel+0x1c>
 8000958:	200011f0 	.word	0x200011f0

0800095c <inv_detect_motion_by_gyro_accel>:
 800095c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000960:	4c4c      	ldr	r4, [pc, #304]	; (8000a94 <inv_detect_motion_by_gyro_accel+0x138>)
 8000962:	4e4d      	ldr	r6, [pc, #308]	; (8000a98 <inv_detect_motion_by_gyro_accel+0x13c>)
 8000964:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8000966:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 8000968:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 800096a:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800096c:	1a52      	subs	r2, r2, r1
 800096e:	1aeb      	subs	r3, r5, r3
 8000970:	4293      	cmp	r3, r2
 8000972:	bfb8      	it	lt
 8000974:	4613      	movlt	r3, r2
 8000976:	4619      	mov	r1, r3
 8000978:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800097a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800097c:	6bf5      	ldr	r5, [r6, #60]	; 0x3c
 800097e:	1a9a      	subs	r2, r3, r2
 8000980:	4291      	cmp	r1, r2
 8000982:	460b      	mov	r3, r1
 8000984:	bfb8      	it	lt
 8000986:	4613      	movlt	r3, r2
 8000988:	429d      	cmp	r5, r3
 800098a:	db5a      	blt.n	8000a42 <inv_detect_motion_by_gyro_accel+0xe6>
 800098c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800098e:	05dd      	lsls	r5, r3, #23
 8000990:	d402      	bmi.n	8000998 <inv_detect_motion_by_gyro_accel+0x3c>
 8000992:	2002      	movs	r0, #2
 8000994:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000998:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 800099c:	6822      	ldr	r2, [r4, #0]
 800099e:	4293      	cmp	r3, r2
 80009a0:	dbf7      	blt.n	8000992 <inv_detect_motion_by_gyro_accel+0x36>
 80009a2:	6f41      	ldr	r1, [r0, #116]	; 0x74
 80009a4:	05c9      	lsls	r1, r1, #23
 80009a6:	d551      	bpl.n	8000a4c <inv_detect_motion_by_gyro_accel+0xf0>
 80009a8:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
 80009ac:	429a      	cmp	r2, r3
 80009ae:	dcf0      	bgt.n	8000992 <inv_detect_motion_by_gyro_accel+0x36>
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d15b      	bne.n	8000a6c <inv_detect_motion_by_gyro_accel+0x110>
 80009b4:	f04f 0800 	mov.w	r8, #0
 80009b8:	f04f 0900 	mov.w	r9, #0
 80009bc:	4935      	ldr	r1, [pc, #212]	; (8000a94 <inv_detect_motion_by_gyro_accel+0x138>)
 80009be:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
 80009c2:	4542      	cmp	r2, r8
 80009c4:	f501 70ec 	add.w	r0, r1, #472	; 0x1d8
 80009c8:	eb73 0309 	sbcs.w	r3, r3, r9
 80009cc:	e9c0 8900 	strd	r8, r9, [r0]
 80009d0:	da4a      	bge.n	8000a68 <inv_detect_motion_by_gyro_accel+0x10c>
 80009d2:	f8d1 3238 	ldr.w	r3, [r1, #568]	; 0x238
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d153      	bne.n	8000a82 <inv_detect_motion_by_gyro_accel+0x126>
 80009da:	f501 710c 	add.w	r1, r1, #560	; 0x230
 80009de:	e9c1 8900 	strd	r8, r9, [r1]
 80009e2:	3301      	adds	r3, #1
 80009e4:	f8c4 3238 	str.w	r3, [r4, #568]	; 0x238
 80009e8:	2500      	movs	r5, #0
 80009ea:	2100      	movs	r1, #0
 80009ec:	2298      	movs	r2, #152	; 0x98
 80009ee:	482b      	ldr	r0, [pc, #172]	; (8000a9c <inv_detect_motion_by_gyro_accel+0x140>)
 80009f0:	f00f f9fd 	bl	800fdee <memset>
 80009f4:	2004      	movs	r0, #4
 80009f6:	f7ff fce3 	bl	80003c0 <inv_init_maxmin>
 80009fa:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80009fe:	b343      	cbz	r3, 8000a52 <inv_detect_motion_by_gyro_accel+0xf6>
 8000a00:	4827      	ldr	r0, [pc, #156]	; (8000aa0 <inv_detect_motion_by_gyro_accel+0x144>)
 8000a02:	f7ff fc15 	bl	8000230 <inv_fast_nomot_parameter.part.3>
 8000a06:	f106 0718 	add.w	r7, r6, #24
 8000a0a:	e9d7 6700 	ldrd	r6, r7, [r7]
 8000a0e:	4b21      	ldr	r3, [pc, #132]	; (8000a94 <inv_detect_motion_by_gyro_accel+0x138>)
 8000a10:	4286      	cmp	r6, r0
 8000a12:	f503 72f8 	add.w	r2, r3, #496	; 0x1f0
 8000a16:	e9c2 0100 	strd	r0, r1, [r2]
 8000a1a:	eb77 0201 	sbcs.w	r2, r7, r1
 8000a1e:	da1b      	bge.n	8000a58 <inv_detect_motion_by_gyro_accel+0xfc>
 8000a20:	f8d3 2228 	ldr.w	r2, [r3, #552]	; 0x228
 8000a24:	b1da      	cbz	r2, 8000a5e <inv_detect_motion_by_gyro_accel+0x102>
 8000a26:	e9f3 6788 	ldrd	r6, r7, [r3, #544]!	; 0x220
 8000a2a:	42b0      	cmp	r0, r6
 8000a2c:	eb71 0507 	sbcs.w	r5, r1, r7
 8000a30:	da01      	bge.n	8000a36 <inv_detect_motion_by_gyro_accel+0xda>
 8000a32:	e9c3 0100 	strd	r0, r1, [r3]
 8000a36:	3201      	adds	r2, #1
 8000a38:	f8c4 2228 	str.w	r2, [r4, #552]	; 0x228
 8000a3c:	2000      	movs	r0, #0
 8000a3e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a42:	f7ff fcf3 	bl	800042c <inv_reset_packet>
 8000a46:	2000      	movs	r0, #0
 8000a48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a4c:	2501      	movs	r5, #1
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d1d6      	bne.n	8000a00 <inv_detect_motion_by_gyro_accel+0xa4>
 8000a52:	2000      	movs	r0, #0
 8000a54:	2100      	movs	r1, #0
 8000a56:	e7d6      	b.n	8000a06 <inv_detect_motion_by_gyro_accel+0xaa>
 8000a58:	4628      	mov	r0, r5
 8000a5a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a5e:	f503 7308 	add.w	r3, r3, #544	; 0x220
 8000a62:	e9c3 0100 	strd	r0, r1, [r3]
 8000a66:	e7e6      	b.n	8000a36 <inv_detect_motion_by_gyro_accel+0xda>
 8000a68:	2501      	movs	r5, #1
 8000a6a:	e7be      	b.n	80009ea <inv_detect_motion_by_gyro_accel+0x8e>
 8000a6c:	f504 709c 	add.w	r0, r4, #312	; 0x138
 8000a70:	f7ff fbde 	bl	8000230 <inv_fast_nomot_parameter.part.3>
 8000a74:	ea4f 5810 	mov.w	r8, r0, lsr #20
 8000a78:	ea48 3801 	orr.w	r8, r8, r1, lsl #12
 8000a7c:	ea4f 5921 	mov.w	r9, r1, asr #20
 8000a80:	e79c      	b.n	80009bc <inv_detect_motion_by_gyro_accel+0x60>
 8000a82:	e9f1 ab8c 	ldrd	sl, fp, [r1, #560]!	; 0x230
 8000a86:	45d0      	cmp	r8, sl
 8000a88:	eb79 020b 	sbcs.w	r2, r9, fp
 8000a8c:	daa9      	bge.n	80009e2 <inv_detect_motion_by_gyro_accel+0x86>
 8000a8e:	e9c1 8900 	strd	r8, r9, [r1]
 8000a92:	e7a6      	b.n	80009e2 <inv_detect_motion_by_gyro_accel+0x86>
 8000a94:	200011f0 	.word	0x200011f0
 8000a98:	20000258 	.word	0x20000258
 8000a9c:	20001328 	.word	0x20001328
 8000aa0:	200011f8 	.word	0x200011f8

08000aa4 <inv_sensor_data_preprocess>:
 8000aa4:	b570      	push	{r4, r5, r6, lr}
 8000aa6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000aa8:	b084      	sub	sp, #16
 8000aaa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8000aae:	2bc0      	cmp	r3, #192	; 0xc0
 8000ab0:	4604      	mov	r4, r0
 8000ab2:	d02e      	beq.n	8000b12 <inv_sensor_data_preprocess+0x6e>
 8000ab4:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8000ab6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8000aba:	2bc0      	cmp	r3, #192	; 0xc0
 8000abc:	d023      	beq.n	8000b06 <inv_sensor_data_preprocess+0x62>
 8000abe:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 8000ac2:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
 8000ac6:	2ac0      	cmp	r2, #192	; 0xc0
 8000ac8:	d016      	beq.n	8000af8 <inv_sensor_data_preprocess+0x54>
 8000aca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8000ace:	2b60      	cmp	r3, #96	; 0x60
 8000ad0:	d001      	beq.n	8000ad6 <inv_sensor_data_preprocess+0x32>
 8000ad2:	b004      	add	sp, #16
 8000ad4:	bd70      	pop	{r4, r5, r6, pc}
 8000ad6:	f104 01a0 	add.w	r1, r4, #160	; 0xa0
 8000ada:	c90e      	ldmia	r1, {r1, r2, r3}
 8000adc:	138e      	asrs	r6, r1, #14
 8000ade:	1395      	asrs	r5, r2, #14
 8000ae0:	139b      	asrs	r3, r3, #14
 8000ae2:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
 8000ae6:	a801      	add	r0, sp, #4
 8000ae8:	4a0c      	ldr	r2, [pc, #48]	; (8000b1c <inv_sensor_data_preprocess+0x78>)
 8000aea:	9601      	str	r6, [sp, #4]
 8000aec:	9502      	str	r5, [sp, #8]
 8000aee:	9303      	str	r3, [sp, #12]
 8000af0:	f7ff fe24 	bl	800073c <inv_fast_nomot_store_data_compass>
 8000af4:	b004      	add	sp, #16
 8000af6:	bd70      	pop	{r4, r5, r6, pc}
 8000af8:	f9b4 608c 	ldrsh.w	r6, [r4, #140]	; 0x8c
 8000afc:	f9b4 508e 	ldrsh.w	r5, [r4, #142]	; 0x8e
 8000b00:	f9b4 3090 	ldrsh.w	r3, [r4, #144]	; 0x90
 8000b04:	e7ed      	b.n	8000ae2 <inv_sensor_data_preprocess+0x3e>
 8000b06:	f104 0048 	add.w	r0, r4, #72	; 0x48
 8000b0a:	4905      	ldr	r1, [pc, #20]	; (8000b20 <inv_sensor_data_preprocess+0x7c>)
 8000b0c:	f7ff fdc6 	bl	800069c <inv_fast_nomot_store_data>
 8000b10:	e7d5      	b.n	8000abe <inv_sensor_data_preprocess+0x1a>
 8000b12:	3004      	adds	r0, #4
 8000b14:	4903      	ldr	r1, [pc, #12]	; (8000b24 <inv_sensor_data_preprocess+0x80>)
 8000b16:	f7ff fdc1 	bl	800069c <inv_fast_nomot_store_data>
 8000b1a:	e7cb      	b.n	8000ab4 <inv_sensor_data_preprocess+0x10>
 8000b1c:	20001290 	.word	0x20001290
 8000b20:	20001328 	.word	0x20001328
 8000b24:	200011f8 	.word	0x200011f8

08000b28 <inv_generate_fast_nomot>:
 8000b28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000b2c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000b2e:	05d9      	lsls	r1, r3, #23
 8000b30:	f140 8082 	bpl.w	8000c38 <inv_generate_fast_nomot+0x110>
 8000b34:	6f42      	ldr	r2, [r0, #116]	; 0x74
 8000b36:	4604      	mov	r4, r0
 8000b38:	f002 0250 	and.w	r2, r2, #80	; 0x50
 8000b3c:	2a40      	cmp	r2, #64	; 0x40
 8000b3e:	d07e      	beq.n	8000c3e <inv_generate_fast_nomot+0x116>
 8000b40:	f8d0 20b8 	ldr.w	r2, [r0, #184]	; 0xb8
 8000b44:	f002 0250 	and.w	r2, r2, #80	; 0x50
 8000b48:	2a40      	cmp	r2, #64	; 0x40
 8000b4a:	d078      	beq.n	8000c3e <inv_generate_fast_nomot+0x116>
 8000b4c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000b50:	2b40      	cmp	r3, #64	; 0x40
 8000b52:	d074      	beq.n	8000c3e <inv_generate_fast_nomot+0x116>
 8000b54:	4db8      	ldr	r5, [pc, #736]	; (8000e38 <inv_generate_fast_nomot+0x310>)
 8000b56:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000b58:	f8d5 2208 	ldr.w	r2, [r5, #520]	; 0x208
 8000b5c:	4eb6      	ldr	r6, [pc, #728]	; (8000e38 <inv_generate_fast_nomot+0x310>)
 8000b5e:	429a      	cmp	r2, r3
 8000b60:	d019      	beq.n	8000b96 <inv_generate_fast_nomot+0x6e>
 8000b62:	2b09      	cmp	r3, #9
 8000b64:	f8c6 3208 	str.w	r3, [r6, #520]	; 0x208
 8000b68:	4fb4      	ldr	r7, [pc, #720]	; (8000e3c <inv_generate_fast_nomot+0x314>)
 8000b6a:	f340 8124 	ble.w	8000db6 <inv_generate_fast_nomot+0x28e>
 8000b6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000b72:	4619      	mov	r1, r3
 8000b74:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000b76:	f8c6 320c 	str.w	r3, [r6, #524]	; 0x20c
 8000b7a:	6030      	str	r0, [r6, #0]
 8000b7c:	f8c6 2214 	str.w	r2, [r6, #532]	; 0x214
 8000b80:	2219      	movs	r2, #25
 8000b82:	408a      	lsls	r2, r1
 8000b84:	f1c3 0310 	rsb	r3, r3, #16
 8000b88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b8c:	f8c5 3210 	str.w	r3, [r5, #528]	; 0x210
 8000b90:	63fa      	str	r2, [r7, #60]	; 0x3c
 8000b92:	f8c5 1218 	str.w	r1, [r5, #536]	; 0x218
 8000b96:	4620      	mov	r0, r4
 8000b98:	f7ff ff84 	bl	8000aa4 <inv_sensor_data_preprocess>
 8000b9c:	f895 31e8 	ldrb.w	r3, [r5, #488]	; 0x1e8
 8000ba0:	2b06      	cmp	r3, #6
 8000ba2:	d849      	bhi.n	8000c38 <inv_generate_fast_nomot+0x110>
 8000ba4:	e8df f013 	tbh	[pc, r3, lsl #1]
 8000ba8:	00c800f4 	.word	0x00c800f4
 8000bac:	000700bf 	.word	0x000700bf
 8000bb0:	0077009b 	.word	0x0077009b
 8000bb4:	0054      	.short	0x0054
 8000bb6:	4620      	mov	r0, r4
 8000bb8:	f7ff fed0 	bl	800095c <inv_detect_motion_by_gyro_accel>
 8000bbc:	2800      	cmp	r0, #0
 8000bbe:	f000 80f6 	beq.w	8000dae <inv_generate_fast_nomot+0x286>
 8000bc2:	2801      	cmp	r0, #1
 8000bc4:	d138      	bne.n	8000c38 <inv_generate_fast_nomot+0x110>
 8000bc6:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 8000bca:	05da      	lsls	r2, r3, #23
 8000bcc:	f140 812c 	bpl.w	8000e28 <inv_generate_fast_nomot+0x300>
 8000bd0:	f505 7080 	add.w	r0, r5, #256	; 0x100
 8000bd4:	c80d      	ldmia	r0, {r0, r2, r3}
 8000bd6:	4290      	cmp	r0, r2
 8000bd8:	bfb8      	it	lt
 8000bda:	4610      	movlt	r0, r2
 8000bdc:	4283      	cmp	r3, r0
 8000bde:	bfb8      	it	lt
 8000be0:	4603      	movlt	r3, r0
 8000be2:	4618      	mov	r0, r3
 8000be4:	4e94      	ldr	r6, [pc, #592]	; (8000e38 <inv_generate_fast_nomot+0x310>)
 8000be6:	4f95      	ldr	r7, [pc, #596]	; (8000e3c <inv_generate_fast_nomot+0x314>)
 8000be8:	17d9      	asrs	r1, r3, #31
 8000bea:	f506 73e8 	add.w	r3, r6, #464	; 0x1d0
 8000bee:	e9c3 0100 	strd	r0, r1, [r3]
 8000bf2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000bf6:	4282      	cmp	r2, r0
 8000bf8:	418b      	sbcs	r3, r1
 8000bfa:	f280 810c 	bge.w	8000e16 <inv_generate_fast_nomot+0x2ee>
 8000bfe:	2305      	movs	r3, #5
 8000c00:	f886 31e8 	strb.w	r3, [r6, #488]	; 0x1e8
 8000c04:	4b8e      	ldr	r3, [pc, #568]	; (8000e40 <inv_generate_fast_nomot+0x318>)
 8000c06:	f8d5 2258 	ldr.w	r2, [r5, #600]	; 0x258
 8000c0a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000c0e:	2a00      	cmp	r2, #0
 8000c10:	f040 80f1 	bne.w	8000df6 <inv_generate_fast_nomot+0x2ce>
 8000c14:	e9c3 011e 	strd	r0, r1, [r3, #120]	; 0x78
 8000c18:	498a      	ldr	r1, [pc, #552]	; (8000e44 <inv_generate_fast_nomot+0x31c>)
 8000c1a:	f8d5 3248 	ldr.w	r3, [r5, #584]	; 0x248
 8000c1e:	3201      	adds	r2, #1
 8000c20:	f8c5 2258 	str.w	r2, [r5, #600]	; 0x258
 8000c24:	e9d1 6700 	ldrd	r6, r7, [r1]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	f040 80da 	bne.w	8000de2 <inv_generate_fast_nomot+0x2ba>
 8000c2e:	e9c1 6714 	strd	r6, r7, [r1, #80]	; 0x50
 8000c32:	3301      	adds	r3, #1
 8000c34:	f8c5 3248 	str.w	r3, [r5, #584]	; 0x248
 8000c38:	2000      	movs	r0, #0
 8000c3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000c3e:	4d7e      	ldr	r5, [pc, #504]	; (8000e38 <inv_generate_fast_nomot+0x310>)
 8000c40:	f7ff fbf4 	bl	800042c <inv_reset_packet>
 8000c44:	2300      	movs	r3, #0
 8000c46:	f8c5 31e0 	str.w	r3, [r5, #480]	; 0x1e0
 8000c4a:	f885 31e8 	strb.w	r3, [r5, #488]	; 0x1e8
 8000c4e:	e782      	b.n	8000b56 <inv_generate_fast_nomot+0x2e>
 8000c50:	4620      	mov	r0, r4
 8000c52:	f7ff fe83 	bl	800095c <inv_detect_motion_by_gyro_accel>
 8000c56:	2801      	cmp	r0, #1
 8000c58:	4604      	mov	r4, r0
 8000c5a:	f000 80be 	beq.w	8000dda <inv_generate_fast_nomot+0x2b2>
 8000c5e:	2800      	cmp	r0, #0
 8000c60:	d1ea      	bne.n	8000c38 <inv_generate_fast_nomot+0x110>
 8000c62:	f7ff fbe3 	bl	800042c <inv_reset_packet>
 8000c66:	f8d5 3128 	ldr.w	r3, [r5, #296]	; 0x128
 8000c6a:	f505 7086 	add.w	r0, r5, #268	; 0x10c
 8000c6e:	c807      	ldmia	r0, {r0, r1, r2}
 8000c70:	f8c5 4100 	str.w	r4, [r5, #256]	; 0x100
 8000c74:	f8c5 4104 	str.w	r4, [r5, #260]	; 0x104
 8000c78:	f8c5 4108 	str.w	r4, [r5, #264]	; 0x108
 8000c7c:	f8c5 4118 	str.w	r4, [r5, #280]	; 0x118
 8000c80:	f8c5 4130 	str.w	r4, [r5, #304]	; 0x130
 8000c84:	f8c5 011c 	str.w	r0, [r5, #284]	; 0x11c
 8000c88:	f8c5 1120 	str.w	r1, [r5, #288]	; 0x120
 8000c8c:	f8c5 2124 	str.w	r2, [r5, #292]	; 0x124
 8000c90:	f8c5 312c 	str.w	r3, [r5, #300]	; 0x12c
 8000c94:	e7d0      	b.n	8000c38 <inv_generate_fast_nomot+0x110>
 8000c96:	2306      	movs	r3, #6
 8000c98:	2001      	movs	r0, #1
 8000c9a:	f885 31e8 	strb.w	r3, [r5, #488]	; 0x1e8
 8000c9e:	f00e f919 	bl	800eed4 <inv_set_motion_state>
 8000ca2:	f7ff fbc3 	bl	800042c <inv_reset_packet>
 8000ca6:	f8d5 410c 	ldr.w	r4, [r5, #268]	; 0x10c
 8000caa:	f8d5 0110 	ldr.w	r0, [r5, #272]	; 0x110
 8000cae:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
 8000cb2:	f8d5 2128 	ldr.w	r2, [r5, #296]	; 0x128
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	f8c5 411c 	str.w	r4, [r5, #284]	; 0x11c
 8000cbc:	f8c5 0120 	str.w	r0, [r5, #288]	; 0x120
 8000cc0:	f8c5 1124 	str.w	r1, [r5, #292]	; 0x124
 8000cc4:	f8c5 212c 	str.w	r2, [r5, #300]	; 0x12c
 8000cc8:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
 8000ccc:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
 8000cd0:	f8c5 3108 	str.w	r3, [r5, #264]	; 0x108
 8000cd4:	f8c5 3118 	str.w	r3, [r5, #280]	; 0x118
 8000cd8:	f8c5 3130 	str.w	r3, [r5, #304]	; 0x130
 8000cdc:	e7ac      	b.n	8000c38 <inv_generate_fast_nomot+0x110>
 8000cde:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 8000ce2:	05db      	lsls	r3, r3, #23
 8000ce4:	d514      	bpl.n	8000d10 <inv_generate_fast_nomot+0x1e8>
 8000ce6:	f505 7180 	add.w	r1, r5, #256	; 0x100
 8000cea:	c90e      	ldmia	r1, {r1, r2, r3}
 8000cec:	428a      	cmp	r2, r1
 8000cee:	bfb8      	it	lt
 8000cf0:	460a      	movlt	r2, r1
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	bfb8      	it	lt
 8000cf6:	4613      	movlt	r3, r2
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	4853      	ldr	r0, [pc, #332]	; (8000e48 <inv_generate_fast_nomot+0x320>)
 8000cfc:	494f      	ldr	r1, [pc, #316]	; (8000e3c <inv_generate_fast_nomot+0x314>)
 8000cfe:	17db      	asrs	r3, r3, #31
 8000d00:	e9c0 2300 	strd	r2, r3, [r0]
 8000d04:	e9d1 0102 	ldrd	r0, r1, [r1, #8]
 8000d08:	4290      	cmp	r0, r2
 8000d0a:	eb71 0303 	sbcs.w	r3, r1, r3
 8000d0e:	db4e      	blt.n	8000dae <inv_generate_fast_nomot+0x286>
 8000d10:	4620      	mov	r0, r4
 8000d12:	f7ff fe23 	bl	800095c <inv_detect_motion_by_gyro_accel>
 8000d16:	2800      	cmp	r0, #0
 8000d18:	d049      	beq.n	8000dae <inv_generate_fast_nomot+0x286>
 8000d1a:	2801      	cmp	r0, #1
 8000d1c:	d18c      	bne.n	8000c38 <inv_generate_fast_nomot+0x110>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	f7ff fc2a 	bl	8000578 <inv_fast_nomot_set_gyro_bias>
 8000d24:	e76e      	b.n	8000c04 <inv_generate_fast_nomot+0xdc>
 8000d26:	2303      	movs	r3, #3
 8000d28:	4620      	mov	r0, r4
 8000d2a:	f885 31e8 	strb.w	r3, [r5, #488]	; 0x1e8
 8000d2e:	f7ff fc23 	bl	8000578 <inv_fast_nomot_set_gyro_bias>
 8000d32:	f7ff fb7b 	bl	800042c <inv_reset_packet>
 8000d36:	e77f      	b.n	8000c38 <inv_generate_fast_nomot+0x110>
 8000d38:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8000d3c:	4e3e      	ldr	r6, [pc, #248]	; (8000e38 <inv_generate_fast_nomot+0x310>)
 8000d3e:	2b01      	cmp	r3, #1
 8000d40:	f47f af7a 	bne.w	8000c38 <inv_generate_fast_nomot+0x110>
 8000d44:	4620      	mov	r0, r4
 8000d46:	f7ff fe09 	bl	800095c <inv_detect_motion_by_gyro_accel>
 8000d4a:	2800      	cmp	r0, #0
 8000d4c:	d15d      	bne.n	8000e0a <inv_generate_fast_nomot+0x2e2>
 8000d4e:	2305      	movs	r3, #5
 8000d50:	f886 31e8 	strb.w	r3, [r6, #488]	; 0x1e8
 8000d54:	f8d5 410c 	ldr.w	r4, [r5, #268]	; 0x10c
 8000d58:	f8d5 0110 	ldr.w	r0, [r5, #272]	; 0x110
 8000d5c:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
 8000d60:	f8d5 2128 	ldr.w	r2, [r5, #296]	; 0x128
 8000d64:	2300      	movs	r3, #0
 8000d66:	f8c5 411c 	str.w	r4, [r5, #284]	; 0x11c
 8000d6a:	f8c5 0120 	str.w	r0, [r5, #288]	; 0x120
 8000d6e:	f8c5 1124 	str.w	r1, [r5, #292]	; 0x124
 8000d72:	f8c5 212c 	str.w	r2, [r5, #300]	; 0x12c
 8000d76:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
 8000d7a:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
 8000d7e:	f8c5 3108 	str.w	r3, [r5, #264]	; 0x108
 8000d82:	f8c5 3118 	str.w	r3, [r5, #280]	; 0x118
 8000d86:	f8c5 3130 	str.w	r3, [r5, #304]	; 0x130
 8000d8a:	f7ff fd65 	bl	8000858 <inv_reset_min_max_gyro_accel_statistics>
 8000d8e:	e753      	b.n	8000c38 <inv_generate_fast_nomot+0x110>
 8000d90:	f8d5 31e0 	ldr.w	r3, [r5, #480]	; 0x1e0
 8000d94:	4c28      	ldr	r4, [pc, #160]	; (8000e38 <inv_generate_fast_nomot+0x310>)
 8000d96:	1c5a      	adds	r2, r3, #1
 8000d98:	2b09      	cmp	r3, #9
 8000d9a:	f8c5 21e0 	str.w	r2, [r5, #480]	; 0x1e0
 8000d9e:	f77f af4b 	ble.w	8000c38 <inv_generate_fast_nomot+0x110>
 8000da2:	f7ff fb43 	bl	800042c <inv_reset_packet>
 8000da6:	2301      	movs	r3, #1
 8000da8:	f884 31e8 	strb.w	r3, [r4, #488]	; 0x1e8
 8000dac:	e744      	b.n	8000c38 <inv_generate_fast_nomot+0x110>
 8000dae:	2305      	movs	r3, #5
 8000db0:	f885 31e8 	strb.w	r3, [r5, #488]	; 0x1e8
 8000db4:	e740      	b.n	8000c38 <inv_generate_fast_nomot+0x110>
 8000db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000db8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000dba:	005b      	lsls	r3, r3, #1
 8000dbc:	3201      	adds	r2, #1
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	6033      	str	r3, [r6, #0]
 8000dc2:	f8c6 220c 	str.w	r2, [r6, #524]	; 0x20c
 8000dc6:	f002 fd61 	bl	800388c <__aeabi_i2f>
 8000dca:	f013 fc47 	bl	801465c <sqrtf>
 8000dce:	f8d6 320c 	ldr.w	r3, [r6, #524]	; 0x20c
 8000dd2:	f8c6 0214 	str.w	r0, [r6, #532]	; 0x214
 8000dd6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000dd8:	e6d2      	b.n	8000b80 <inv_generate_fast_nomot+0x58>
 8000dda:	2302      	movs	r3, #2
 8000ddc:	f885 31e8 	strb.w	r3, [r5, #488]	; 0x1e8
 8000de0:	e72a      	b.n	8000c38 <inv_generate_fast_nomot+0x110>
 8000de2:	e9f1 8914 	ldrd	r8, r9, [r1, #80]!	; 0x50
 8000de6:	45b0      	cmp	r8, r6
 8000de8:	eb79 0207 	sbcs.w	r2, r9, r7
 8000dec:	f6bf af21 	bge.w	8000c32 <inv_generate_fast_nomot+0x10a>
 8000df0:	e9c1 6700 	strd	r6, r7, [r1]
 8000df4:	e71d      	b.n	8000c32 <inv_generate_fast_nomot+0x10a>
 8000df6:	e9f3 671e 	ldrd	r6, r7, [r3, #120]!	; 0x78
 8000dfa:	4286      	cmp	r6, r0
 8000dfc:	eb77 0401 	sbcs.w	r4, r7, r1
 8000e00:	f6bf af0a 	bge.w	8000c18 <inv_generate_fast_nomot+0xf0>
 8000e04:	e9c3 0100 	strd	r0, r1, [r3]
 8000e08:	e706      	b.n	8000c18 <inv_generate_fast_nomot+0xf0>
 8000e0a:	2801      	cmp	r0, #1
 8000e0c:	bf04      	itt	eq
 8000e0e:	2302      	moveq	r3, #2
 8000e10:	f886 31e8 	strbeq.w	r3, [r6, #488]	; 0x1e8
 8000e14:	e79e      	b.n	8000d54 <inv_generate_fast_nomot+0x22c>
 8000e16:	f8d6 3128 	ldr.w	r3, [r6, #296]	; 0x128
 8000e1a:	f8d6 112c 	ldr.w	r1, [r6, #300]	; 0x12c
 8000e1e:	6a3a      	ldr	r2, [r7, #32]
 8000e20:	1a5b      	subs	r3, r3, r1
 8000e22:	4293      	cmp	r3, r2
 8000e24:	f4ff aeee 	bcc.w	8000c04 <inv_generate_fast_nomot+0xdc>
 8000e28:	2304      	movs	r3, #4
 8000e2a:	4620      	mov	r0, r4
 8000e2c:	f885 31e8 	strb.w	r3, [r5, #488]	; 0x1e8
 8000e30:	f7ff fba2 	bl	8000578 <inv_fast_nomot_set_gyro_bias>
 8000e34:	e6e6      	b.n	8000c04 <inv_generate_fast_nomot+0xdc>
 8000e36:	bf00      	nop
 8000e38:	200011f0 	.word	0x200011f0
 8000e3c:	20000258 	.word	0x20000258
 8000e40:	200013c8 	.word	0x200013c8
 8000e44:	200013e0 	.word	0x200013e0
 8000e48:	200013c0 	.word	0x200013c0

08000e4c <inv_set_default_number_of_samples>:
 8000e4c:	b510      	push	{r4, lr}
 8000e4e:	2300      	movs	r3, #0
 8000e50:	1040      	asrs	r0, r0, #1
 8000e52:	2800      	cmp	r0, #0
 8000e54:	d110      	bne.n	8000e78 <inv_set_default_number_of_samples+0x2c>
 8000e56:	3301      	adds	r3, #1
 8000e58:	4c09      	ldr	r4, [pc, #36]	; (8000e80 <inv_set_default_number_of_samples+0x34>)
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	409a      	lsls	r2, r3
 8000e5e:	4610      	mov	r0, r2
 8000e60:	6363      	str	r3, [r4, #52]	; 0x34
 8000e62:	6322      	str	r2, [r4, #48]	; 0x30
 8000e64:	f002 fd12 	bl	800388c <__aeabi_i2f>
 8000e68:	f013 fbf8 	bl	801465c <sqrtf>
 8000e6c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000e6e:	2319      	movs	r3, #25
 8000e70:	4093      	lsls	r3, r2
 8000e72:	63a0      	str	r0, [r4, #56]	; 0x38
 8000e74:	63e3      	str	r3, [r4, #60]	; 0x3c
 8000e76:	bd10      	pop	{r4, pc}
 8000e78:	f103 0301 	add.w	r3, r3, #1
 8000e7c:	dce8      	bgt.n	8000e50 <inv_set_default_number_of_samples+0x4>
 8000e7e:	e7ea      	b.n	8000e56 <inv_set_default_number_of_samples+0xa>
 8000e80:	20000258 	.word	0x20000258

08000e84 <inv_init_fast_nomot>:
 8000e84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000e88:	f240 58dc 	movw	r8, #1500	; 0x5dc
 8000e8c:	4d15      	ldr	r5, [pc, #84]	; (8000ee4 <inv_init_fast_nomot+0x60>)
 8000e8e:	4c16      	ldr	r4, [pc, #88]	; (8000ee8 <inv_init_fast_nomot+0x64>)
 8000e90:	4628      	mov	r0, r5
 8000e92:	2100      	movs	r1, #0
 8000e94:	f44f 7218 	mov.w	r2, #608	; 0x260
 8000e98:	f00e ffa9 	bl	800fdee <memset>
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	2240      	movs	r2, #64	; 0x40
 8000ea0:	4620      	mov	r0, r4
 8000ea2:	f00e ffa4 	bl	800fdee <memset>
 8000ea6:	2007      	movs	r0, #7
 8000ea8:	f7ff fa8a 	bl	80003c0 <inv_init_maxmin>
 8000eac:	490f      	ldr	r1, [pc, #60]	; (8000eec <inv_init_fast_nomot+0x68>)
 8000eae:	f44f 7216 	mov.w	r2, #600	; 0x258
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	f04f 0e01 	mov.w	lr, #1
 8000eb8:	f04f 0900 	mov.w	r9, #0
 8000ebc:	2614      	movs	r6, #20
 8000ebe:	2700      	movs	r7, #0
 8000ec0:	2019      	movs	r0, #25
 8000ec2:	f8c5 e1e4 	str.w	lr, [r5, #484]	; 0x1e4
 8000ec6:	e9c4 8906 	strd	r8, r9, [r4, #24]
 8000eca:	e9c4 6702 	strd	r6, r7, [r4, #8]
 8000ece:	e9c4 2304 	strd	r2, r3, [r4, #16]
 8000ed2:	6221      	str	r1, [r4, #32]
 8000ed4:	f7ff ffba 	bl	8000e4c <inv_set_default_number_of_samples>
 8000ed8:	2000      	movs	r0, #0
 8000eda:	f8c5 0208 	str.w	r0, [r5, #520]	; 0x208
 8000ede:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000ee2:	bf00      	nop
 8000ee4:	200011f0 	.word	0x200011f0
 8000ee8:	20000258 	.word	0x20000258
 8000eec:	2faf0800 	.word	0x2faf0800

08000ef0 <inv_stop_fast_nomot>:
 8000ef0:	b508      	push	{r3, lr}
 8000ef2:	2001      	movs	r0, #1
 8000ef4:	f00d ffee 	bl	800eed4 <inv_set_motion_state>
 8000ef8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000efc:	4801      	ldr	r0, [pc, #4]	; (8000f04 <inv_stop_fast_nomot+0x14>)
 8000efe:	f00c b92d 	b.w	800d15c <inv_unregister_data_cb>
 8000f02:	bf00      	nop
 8000f04:	08000b29 	.word	0x08000b29

08000f08 <inv_enable_fast_nomot>:
 8000f08:	b508      	push	{r3, lr}
 8000f0a:	f7ff ffbb 	bl	8000e84 <inv_init_fast_nomot>
 8000f0e:	b100      	cbz	r0, 8000f12 <inv_enable_fast_nomot+0xa>
 8000f10:	bd08      	pop	{r3, pc}
 8000f12:	4802      	ldr	r0, [pc, #8]	; (8000f1c <inv_enable_fast_nomot+0x14>)
 8000f14:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000f18:	f00e b9cc 	b.w	800f2b4 <inv_register_mpl_start_notification>
 8000f1c:	08000459 	.word	0x08000459

08000f20 <inv_disable_fast_nomot>:
 8000f20:	b508      	push	{r3, lr}
 8000f22:	f7ff ffe5 	bl	8000ef0 <inv_stop_fast_nomot>
 8000f26:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000f2a:	4801      	ldr	r0, [pc, #4]	; (8000f30 <inv_disable_fast_nomot+0x10>)
 8000f2c:	f00e b982 	b.w	800f234 <inv_unregister_mpl_start_notification>
 8000f30:	08000459 	.word	0x08000459

08000f34 <inv_get_fnm_gyro_no_motion_param>:
 8000f34:	4b01      	ldr	r3, [pc, #4]	; (8000f3c <inv_get_fnm_gyro_no_motion_param+0x8>)
 8000f36:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000f3a:	4770      	bx	lr
 8000f3c:	200013e0 	.word	0x200013e0

08000f40 <inv_fnm_debug_print>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	0000      	movs	r0, r0
	...

08000f48 <inv_start_9x_sensor_fusion>:
 8000f48:	4802      	ldr	r0, [pc, #8]	; (8000f54 <inv_start_9x_sensor_fusion+0xc>)
 8000f4a:	f44f 7116 	mov.w	r1, #600	; 0x258
 8000f4e:	2204      	movs	r2, #4
 8000f50:	f00c b862 	b.w	800d018 <inv_register_data_cb>
 8000f54:	08001539 	.word	0x08001539

08000f58 <inv_filter_correction_angle>:
 8000f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f5c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8000f5e:	4688      	mov	r8, r1
 8000f60:	2c00      	cmp	r4, #0
 8000f62:	4692      	mov	sl, r2
 8000f64:	461f      	mov	r7, r3
 8000f66:	f2c0 80b9 	blt.w	80010dc <inv_filter_correction_angle+0x184>
 8000f6a:	f8d0 30bc 	ldr.w	r3, [r0, #188]	; 0xbc
 8000f6e:	f1a3 0903 	sub.w	r9, r3, #3
 8000f72:	fab9 f989 	clz	r9, r9
 8000f76:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8000f7a:	486b      	ldr	r0, [pc, #428]	; (8001128 <inv_filter_correction_angle+0x1d0>)
 8000f7c:	2224      	movs	r2, #36	; 0x24
 8000f7e:	f1a0 06bc 	sub.w	r6, r0, #188	; 0xbc
 8000f82:	1d01      	adds	r1, r0, #4
 8000f84:	f00e ff19 	bl	800fdba <memmove>
 8000f88:	f106 04b8 	add.w	r4, r6, #184	; 0xb8
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	f8c6 80e0 	str.w	r8, [r6, #224]	; 0xe0
 8000f92:	f106 05e0 	add.w	r5, r6, #224	; 0xe0
 8000f96:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f002 fbc2 	bl	8003724 <__addsf3>
 8000fa0:	42ac      	cmp	r4, r5
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	d1f7      	bne.n	8000f96 <inv_filter_correction_angle+0x3e>
 8000fa6:	4961      	ldr	r1, [pc, #388]	; (800112c <inv_filter_correction_angle+0x1d4>)
 8000fa8:	f002 fd78 	bl	8003a9c <__aeabi_fdiv>
 8000fac:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 8000fb0:	4604      	mov	r4, r0
 8000fb2:	4d5f      	ldr	r5, [pc, #380]	; (8001130 <inv_filter_correction_angle+0x1d8>)
 8000fb4:	f8c6 00e4 	str.w	r0, [r6, #228]	; 0xe4
 8000fb8:	dd16      	ble.n	8000fe8 <inv_filter_correction_angle+0x90>
 8000fba:	23c8      	movs	r3, #200	; 0xc8
 8000fbc:	f8c5 311c 	str.w	r3, [r5, #284]	; 0x11c
 8000fc0:	4638      	mov	r0, r7
 8000fc2:	f002 fc63 	bl	800388c <__aeabi_i2f>
 8000fc6:	f5ba 7f7a 	cmp.w	sl, #1000	; 0x3e8
 8000fca:	4605      	mov	r5, r0
 8000fcc:	4640      	mov	r0, r8
 8000fce:	db76      	blt.n	80010be <inv_filter_correction_angle+0x166>
 8000fd0:	4958      	ldr	r1, [pc, #352]	; (8001134 <inv_filter_correction_angle+0x1dc>)
 8000fd2:	f002 fd63 	bl	8003a9c <__aeabi_fdiv>
 8000fd6:	4601      	mov	r1, r0
 8000fd8:	4628      	mov	r0, r5
 8000fda:	f002 fcab 	bl	8003934 <__aeabi_fmul>
 8000fde:	4956      	ldr	r1, [pc, #344]	; (8001138 <inv_filter_correction_angle+0x1e0>)
 8000fe0:	f002 fd5c 	bl	8003a9c <__aeabi_fdiv>
 8000fe4:	4605      	mov	r5, r0
 8000fe6:	e023      	b.n	8001030 <inv_filter_correction_angle+0xd8>
 8000fe8:	4854      	ldr	r0, [pc, #336]	; (800113c <inv_filter_correction_angle+0x1e4>)
 8000fea:	17fb      	asrs	r3, r7, #31
 8000fec:	fb80 2007 	smull	r2, r0, r0, r7
 8000ff0:	f8d5 111c 	ldr.w	r1, [r5, #284]	; 0x11c
 8000ff4:	eba3 23e0 	sub.w	r3, r3, r0, asr #11
 8000ff8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000ffc:	eb03 0a01 	add.w	sl, r3, r1
 8001000:	f1ba 0f00 	cmp.w	sl, #0
 8001004:	f8c5 a11c 	str.w	sl, [r5, #284]	; 0x11c
 8001008:	db6b      	blt.n	80010e2 <inv_filter_correction_angle+0x18a>
 800100a:	494d      	ldr	r1, [pc, #308]	; (8001140 <inv_filter_correction_angle+0x1e8>)
 800100c:	4640      	mov	r0, r8
 800100e:	f002 fd45 	bl	8003a9c <__aeabi_fdiv>
 8001012:	4605      	mov	r5, r0
 8001014:	4638      	mov	r0, r7
 8001016:	f002 fc39 	bl	800388c <__aeabi_i2f>
 800101a:	4601      	mov	r1, r0
 800101c:	4628      	mov	r0, r5
 800101e:	f002 fc89 	bl	8003934 <__aeabi_fmul>
 8001022:	4945      	ldr	r1, [pc, #276]	; (8001138 <inv_filter_correction_angle+0x1e0>)
 8001024:	f002 fd3a 	bl	8003a9c <__aeabi_fdiv>
 8001028:	4605      	mov	r5, r0
 800102a:	f1ba 0f00 	cmp.w	sl, #0
 800102e:	d06b      	beq.n	8001108 <inv_filter_correction_angle+0x1b0>
 8001030:	f8d6 3120 	ldr.w	r3, [r6, #288]	; 0x120
 8001034:	b103      	cbz	r3, 8001038 <inv_filter_correction_angle+0xe0>
 8001036:	4645      	mov	r5, r8
 8001038:	4b42      	ldr	r3, [pc, #264]	; (8001144 <inv_filter_correction_angle+0x1ec>)
 800103a:	2100      	movs	r1, #0
 800103c:	429f      	cmp	r7, r3
 800103e:	bf08      	it	eq
 8001040:	4645      	moveq	r5, r8
 8001042:	4628      	mov	r0, r5
 8001044:	f002 fe0a 	bl	8003c5c <__aeabi_fcmpeq>
 8001048:	2800      	cmp	r0, #0
 800104a:	d043      	beq.n	80010d4 <inv_filter_correction_angle+0x17c>
 800104c:	f8d6 00e8 	ldr.w	r0, [r6, #232]	; 0xe8
 8001050:	4621      	mov	r1, r4
 8001052:	f002 fb65 	bl	8003720 <__aeabi_fsub>
 8001056:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800105a:	f001 ffbd 	bl	8002fd8 <__aeabi_f2d>
 800105e:	a32e      	add	r3, pc, #184	; (adr r3, 8001118 <inv_filter_correction_angle+0x1c0>)
 8001060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001064:	f002 faa0 	bl	80035a8 <__aeabi_dcmpgt>
 8001068:	b330      	cbz	r0, 80010b8 <inv_filter_correction_angle+0x160>
 800106a:	f8d6 00b8 	ldr.w	r0, [r6, #184]	; 0xb8
 800106e:	2100      	movs	r1, #0
 8001070:	4c2f      	ldr	r4, [pc, #188]	; (8001130 <inv_filter_correction_angle+0x1d8>)
 8001072:	f002 fdf3 	bl	8003c5c <__aeabi_fcmpeq>
 8001076:	b1f8      	cbz	r0, 80010b8 <inv_filter_correction_angle+0x160>
 8001078:	f1b9 0f00 	cmp.w	r9, #0
 800107c:	d01c      	beq.n	80010b8 <inv_filter_correction_angle+0x160>
 800107e:	23c8      	movs	r3, #200	; 0xc8
 8001080:	f8c4 311c 	str.w	r3, [r4, #284]	; 0x11c
 8001084:	4640      	mov	r0, r8
 8001086:	f001 ffa7 	bl	8002fd8 <__aeabi_f2d>
 800108a:	2200      	movs	r2, #0
 800108c:	4b2e      	ldr	r3, [pc, #184]	; (8001148 <inv_filter_correction_angle+0x1f0>)
 800108e:	f002 f925 	bl	80032dc <__aeabi_ddiv>
 8001092:	4604      	mov	r4, r0
 8001094:	4638      	mov	r0, r7
 8001096:	460d      	mov	r5, r1
 8001098:	f001 ff8c 	bl	8002fb4 <__aeabi_i2d>
 800109c:	4602      	mov	r2, r0
 800109e:	460b      	mov	r3, r1
 80010a0:	4620      	mov	r0, r4
 80010a2:	4629      	mov	r1, r5
 80010a4:	f001 fff0 	bl	8003088 <__aeabi_dmul>
 80010a8:	a31d      	add	r3, pc, #116	; (adr r3, 8001120 <inv_filter_correction_angle+0x1c8>)
 80010aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ae:	f002 f915 	bl	80032dc <__aeabi_ddiv>
 80010b2:	f002 fae1 	bl	8003678 <__aeabi_d2f>
 80010b6:	4605      	mov	r5, r0
 80010b8:	4628      	mov	r0, r5
 80010ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010be:	4923      	ldr	r1, [pc, #140]	; (800114c <inv_filter_correction_angle+0x1f4>)
 80010c0:	f002 fcec 	bl	8003a9c <__aeabi_fdiv>
 80010c4:	4629      	mov	r1, r5
 80010c6:	f002 fc35 	bl	8003934 <__aeabi_fmul>
 80010ca:	491b      	ldr	r1, [pc, #108]	; (8001138 <inv_filter_correction_angle+0x1e0>)
 80010cc:	f002 fce6 	bl	8003a9c <__aeabi_fdiv>
 80010d0:	4605      	mov	r5, r0
 80010d2:	e7ad      	b.n	8001030 <inv_filter_correction_angle+0xd8>
 80010d4:	4620      	mov	r0, r4
 80010d6:	f8c6 40e8 	str.w	r4, [r6, #232]	; 0xe8
 80010da:	e7b9      	b.n	8001050 <inv_filter_correction_angle+0xf8>
 80010dc:	f04f 0900 	mov.w	r9, #0
 80010e0:	e74b      	b.n	8000f7a <inv_filter_correction_angle+0x22>
 80010e2:	2300      	movs	r3, #0
 80010e4:	f8c5 311c 	str.w	r3, [r5, #284]	; 0x11c
 80010e8:	4915      	ldr	r1, [pc, #84]	; (8001140 <inv_filter_correction_angle+0x1e8>)
 80010ea:	4640      	mov	r0, r8
 80010ec:	f002 fcd6 	bl	8003a9c <__aeabi_fdiv>
 80010f0:	4605      	mov	r5, r0
 80010f2:	4638      	mov	r0, r7
 80010f4:	f002 fbca 	bl	800388c <__aeabi_i2f>
 80010f8:	4601      	mov	r1, r0
 80010fa:	4628      	mov	r0, r5
 80010fc:	f002 fc1a 	bl	8003934 <__aeabi_fmul>
 8001100:	490d      	ldr	r1, [pc, #52]	; (8001138 <inv_filter_correction_angle+0x1e0>)
 8001102:	f002 fccb 	bl	8003a9c <__aeabi_fdiv>
 8001106:	4605      	mov	r5, r0
 8001108:	f8d6 3128 	ldr.w	r3, [r6, #296]	; 0x128
 800110c:	2b01      	cmp	r3, #1
 800110e:	bf08      	it	eq
 8001110:	2500      	moveq	r5, #0
 8001112:	e78d      	b.n	8001030 <inv_filter_correction_angle+0xd8>
 8001114:	f3af 8000 	nop.w
 8001118:	cac08312 	.word	0xcac08312
 800111c:	3fb645a1 	.word	0x3fb645a1
 8001120:	00000000 	.word	0x00000000
 8001124:	40b38800 	.word	0x40b38800
 8001128:	2000150c 	.word	0x2000150c
 800112c:	41200000 	.word	0x41200000
 8001130:	20001450 	.word	0x20001450
 8001134:	42480000 	.word	0x42480000
 8001138:	459c4000 	.word	0x459c4000
 800113c:	68db8bad 	.word	0x68db8bad
 8001140:	43c80000 	.word	0x43c80000
 8001144:	000f4240 	.word	0x000f4240
 8001148:	40790000 	.word	0x40790000
 800114c:	43480000 	.word	0x43480000

08001150 <inv_perform_9x_fusion>:
 8001150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001154:	4ed0      	ldr	r6, [pc, #832]	; (8001498 <inv_perform_9x_fusion+0x348>)
 8001156:	b0ab      	sub	sp, #172	; 0xac
 8001158:	f8d6 2120 	ldr.w	r2, [r6, #288]	; 0x120
 800115c:	2300      	movs	r3, #0
 800115e:	2a03      	cmp	r2, #3
 8001160:	9303      	str	r3, [sp, #12]
 8001162:	9304      	str	r3, [sp, #16]
 8001164:	9305      	str	r3, [sp, #20]
 8001166:	f000 81a9 	beq.w	80014bc <inv_perform_9x_fusion+0x36c>
 800116a:	f106 03a4 	add.w	r3, r6, #164	; 0xa4
 800116e:	461c      	mov	r4, r3
 8001170:	9000      	str	r0, [sp, #0]
 8001172:	9301      	str	r3, [sp, #4]
 8001174:	ad09      	add	r5, sp, #36	; 0x24
 8001176:	f854 0f04 	ldr.w	r0, [r4, #4]!
 800117a:	f002 fb87 	bl	800388c <__aeabi_i2f>
 800117e:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 8001182:	f002 fbd7 	bl	8003934 <__aeabi_fmul>
 8001186:	4bc5      	ldr	r3, [pc, #788]	; (800149c <inv_perform_9x_fusion+0x34c>)
 8001188:	f845 0b04 	str.w	r0, [r5], #4
 800118c:	429c      	cmp	r4, r3
 800118e:	d1f2      	bne.n	8001176 <inv_perform_9x_fusion+0x26>
 8001190:	ad06      	add	r5, sp, #24
 8001192:	a81d      	add	r0, sp, #116	; 0x74
 8001194:	f1a3 04b4 	sub.w	r4, r3, #180	; 0xb4
 8001198:	f00d ff2c 	bl	800eff4 <inv_get_6axis_quaternion>
 800119c:	4628      	mov	r0, r5
 800119e:	f00d fedb 	bl	800ef58 <inv_get_gravity>
 80011a2:	f104 010c 	add.w	r1, r4, #12
 80011a6:	223c      	movs	r2, #60	; 0x3c
 80011a8:	4620      	mov	r0, r4
 80011aa:	f00e fe06 	bl	800fdba <memmove>
 80011ae:	f104 0158 	add.w	r1, r4, #88	; 0x58
 80011b2:	2250      	movs	r2, #80	; 0x50
 80011b4:	f104 0048 	add.w	r0, r4, #72	; 0x48
 80011b8:	f00e fdff 	bl	800fdba <memmove>
 80011bc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011c0:	f104 033c 	add.w	r3, r4, #60	; 0x3c
 80011c4:	f8d6 c124 	ldr.w	ip, [r6, #292]	; 0x124
 80011c8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80011cc:	f10c 0e01 	add.w	lr, ip, #1
 80011d0:	f104 0598 	add.w	r5, r4, #152	; 0x98
 80011d4:	ab1d      	add	r3, sp, #116	; 0x74
 80011d6:	f1be 0f06 	cmp.w	lr, #6
 80011da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011dc:	f8c6 e124 	str.w	lr, [r6, #292]	; 0x124
 80011e0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80011e4:	f340 8116 	ble.w	8001414 <inv_perform_9x_fusion+0x2c4>
 80011e8:	2306      	movs	r3, #6
 80011ea:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80011ee:	f04f 0900 	mov.w	r9, #0
 80011f2:	9b00      	ldr	r3, [sp, #0]
 80011f4:	eb06 1c09 	add.w	ip, r6, r9, lsl #4
 80011f8:	eb09 0449 	add.w	r4, r9, r9, lsl #1
 80011fc:	f8df a2b4 	ldr.w	sl, [pc, #692]	; 80014b4 <inv_perform_9x_fusion+0x364>
 8001200:	f10c 0848 	add.w	r8, ip, #72	; 0x48
 8001204:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8001208:	f103 0ba0 	add.w	fp, r3, #160	; 0xa0
 800120c:	ad21      	add	r5, sp, #132	; 0x84
 800120e:	4641      	mov	r1, r8
 8001210:	48a3      	ldr	r0, [pc, #652]	; (80014a0 <inv_perform_9x_fusion+0x350>)
 8001212:	462a      	mov	r2, r5
 8001214:	f00c fea2 	bl	800df5c <inv_q_mult>
 8001218:	4621      	mov	r1, r4
 800121a:	462a      	mov	r2, r5
 800121c:	4658      	mov	r0, fp
 800121e:	f00c fd9f 	bl	800dd60 <inv_compass_angle>
 8001222:	f02a 4100 	bic.w	r1, sl, #2147483648	; 0x80000000
 8001226:	4607      	mov	r7, r0
 8001228:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800122c:	f002 fd20 	bl	8003c70 <__aeabi_fcmplt>
 8001230:	f109 0901 	add.w	r9, r9, #1
 8001234:	f108 0810 	add.w	r8, r8, #16
 8001238:	340c      	adds	r4, #12
 800123a:	b100      	cbz	r0, 800123e <inv_perform_9x_fusion+0xee>
 800123c:	46ba      	mov	sl, r7
 800123e:	f1b9 0f06 	cmp.w	r9, #6
 8001242:	d1e4      	bne.n	800120e <inv_perform_9x_fusion+0xbe>
 8001244:	9f00      	ldr	r7, [sp, #0]
 8001246:	4c97      	ldr	r4, [pc, #604]	; (80014a4 <inv_perform_9x_fusion+0x354>)
 8001248:	f107 0018 	add.w	r0, r7, #24
 800124c:	f00c fe0b 	bl	800de66 <inv_get_gyro_sum_of_sqr>
 8001250:	f8d6 3130 	ldr.w	r3, [r6, #304]	; 0x130
 8001254:	0982      	lsrs	r2, r0, #6
 8001256:	42a3      	cmp	r3, r4
 8001258:	bfa8      	it	ge
 800125a:	4623      	movge	r3, r4
 800125c:	4651      	mov	r1, sl
 800125e:	4638      	mov	r0, r7
 8001260:	f7ff fe7a 	bl	8000f58 <inv_filter_correction_angle>
 8001264:	f8d6 10ec 	ldr.w	r1, [r6, #236]	; 0xec
 8001268:	f002 fb64 	bl	8003934 <__aeabi_fmul>
 800126c:	f8c6 00b8 	str.w	r0, [r6, #184]	; 0xb8
 8001270:	a819      	add	r0, sp, #100	; 0x64
 8001272:	f00d febf 	bl	800eff4 <inv_get_6axis_quaternion>
 8001276:	a819      	add	r0, sp, #100	; 0x64
 8001278:	4629      	mov	r1, r5
 800127a:	f00d faf0 	bl	800e85e <inv_quaternion_to_rotation>
 800127e:	a919      	add	r1, sp, #100	; 0x64
 8001280:	4889      	ldr	r0, [pc, #548]	; (80014a8 <inv_perform_9x_fusion+0x358>)
 8001282:	aa1d      	add	r2, sp, #116	; 0x74
 8001284:	f00c fe6a 	bl	800df5c <inv_q_mult>
 8001288:	a819      	add	r0, sp, #100	; 0x64
 800128a:	4987      	ldr	r1, [pc, #540]	; (80014a8 <inv_perform_9x_fusion+0x358>)
 800128c:	f00c ff5f 	bl	800e14e <inv_q_invert>
 8001290:	f10d 0b0c 	add.w	fp, sp, #12
 8001294:	f04f 0c00 	mov.w	ip, #0
 8001298:	f10d 0a80 	add.w	sl, sp, #128	; 0x80
 800129c:	eb05 020c 	add.w	r2, r5, ip
 80012a0:	ab1d      	add	r3, sp, #116	; 0x74
 80012a2:	2000      	movs	r0, #0
 80012a4:	2100      	movs	r1, #0
 80012a6:	f853 4f04 	ldr.w	r4, [r3, #4]!
 80012aa:	f852 7b04 	ldr.w	r7, [r2], #4
 80012ae:	4553      	cmp	r3, sl
 80012b0:	fbc4 0107 	smlal	r0, r1, r4, r7
 80012b4:	d1f7      	bne.n	80012a6 <inv_perform_9x_fusion+0x156>
 80012b6:	0f83      	lsrs	r3, r0, #30
 80012b8:	f10c 0c0c 	add.w	ip, ip, #12
 80012bc:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 80012c0:	f1bc 0f24 	cmp.w	ip, #36	; 0x24
 80012c4:	f84b 3b04 	str.w	r3, [fp], #4
 80012c8:	d1e8      	bne.n	800129c <inv_perform_9x_fusion+0x14c>
 80012ca:	f8d6 3120 	ldr.w	r3, [r6, #288]	; 0x120
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	f040 80aa 	bne.w	8001428 <inv_perform_9x_fusion+0x2d8>
 80012d4:	9c05      	ldr	r4, [sp, #20]
 80012d6:	4260      	negs	r0, r4
 80012d8:	f002 fad8 	bl	800388c <__aeabi_i2f>
 80012dc:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 80012e0:	f002 fb28 	bl	8003934 <__aeabi_fmul>
 80012e4:	4605      	mov	r5, r0
 80012e6:	f013 f901 	bl	80144ec <cosf>
 80012ea:	4682      	mov	sl, r0
 80012ec:	4628      	mov	r0, r5
 80012ee:	f013 f931 	bl	8014554 <sinf>
 80012f2:	4605      	mov	r5, r0
 80012f4:	4620      	mov	r0, r4
 80012f6:	f002 fac9 	bl	800388c <__aeabi_i2f>
 80012fa:	496c      	ldr	r1, [pc, #432]	; (80014ac <inv_perform_9x_fusion+0x35c>)
 80012fc:	f002 fbce 	bl	8003a9c <__aeabi_fdiv>
 8001300:	4607      	mov	r7, r0
 8001302:	4a6b      	ldr	r2, [pc, #428]	; (80014b0 <inv_perform_9x_fusion+0x360>)
 8001304:	f8d6 3130 	ldr.w	r3, [r6, #304]	; 0x130
 8001308:	2400      	movs	r4, #0
 800130a:	17d8      	asrs	r0, r3, #31
 800130c:	fb82 2303 	smull	r2, r3, r2, r3
 8001310:	ebc0 20e3 	rsb	r0, r0, r3, asr #11
 8001314:	9514      	str	r5, [sp, #80]	; 0x50
 8001316:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 800131a:	9412      	str	r4, [sp, #72]	; 0x48
 800131c:	9413      	str	r4, [sp, #76]	; 0x4c
 800131e:	f002 fab5 	bl	800388c <__aeabi_i2f>
 8001322:	4605      	mov	r5, r0
 8001324:	4638      	mov	r0, r7
 8001326:	4629      	mov	r1, r5
 8001328:	f002 fbb8 	bl	8003a9c <__aeabi_fdiv>
 800132c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001330:	f002 fb00 	bl	8003934 <__aeabi_fmul>
 8001334:	f002 fcda 	bl	8003cec <__aeabi_f2iz>
 8001338:	0040      	lsls	r0, r0, #1
 800133a:	f002 faa7 	bl	800388c <__aeabi_i2f>
 800133e:	495b      	ldr	r1, [pc, #364]	; (80014ac <inv_perform_9x_fusion+0x35c>)
 8001340:	f002 faf8 	bl	8003934 <__aeabi_fmul>
 8001344:	4601      	mov	r1, r0
 8001346:	4628      	mov	r0, r5
 8001348:	f002 faf4 	bl	8003934 <__aeabi_fmul>
 800134c:	f002 fcce 	bl	8003cec <__aeabi_f2iz>
 8001350:	f002 fa9c 	bl	800388c <__aeabi_i2f>
 8001354:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 8001358:	f002 faec 	bl	8003934 <__aeabi_fmul>
 800135c:	4605      	mov	r5, r0
 800135e:	f013 f8c5 	bl	80144ec <cosf>
 8001362:	9015      	str	r0, [sp, #84]	; 0x54
 8001364:	4628      	mov	r0, r5
 8001366:	9416      	str	r4, [sp, #88]	; 0x58
 8001368:	9417      	str	r4, [sp, #92]	; 0x5c
 800136a:	f013 f8f3 	bl	8014554 <sinf>
 800136e:	ad11      	add	r5, sp, #68	; 0x44
 8001370:	9018      	str	r0, [sp, #96]	; 0x60
 8001372:	4629      	mov	r1, r5
 8001374:	aa0d      	add	r2, sp, #52	; 0x34
 8001376:	a809      	add	r0, sp, #36	; 0x24
 8001378:	f00c ff3f 	bl	800e1fa <inv_q_multf>
 800137c:	a80d      	add	r0, sp, #52	; 0x34
 800137e:	462a      	mov	r2, r5
 8001380:	a915      	add	r1, sp, #84	; 0x54
 8001382:	f00c ff3a 	bl	800e1fa <inv_q_multf>
 8001386:	9b00      	ldr	r3, [sp, #0]
 8001388:	f8d3 70bc 	ldr.w	r7, [r3, #188]	; 0xbc
 800138c:	2f00      	cmp	r7, #0
 800138e:	dd16      	ble.n	80013be <inv_perform_9x_fusion+0x26e>
 8001390:	f8df a124 	ldr.w	sl, [pc, #292]	; 80014b8 <inv_perform_9x_fusion+0x368>
 8001394:	2400      	movs	r4, #0
 8001396:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800139a:	aa09      	add	r2, sp, #36	; 0x24
 800139c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80013a0:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 80013a4:	4618      	mov	r0, r3
 80013a6:	f002 fac5 	bl	8003934 <__aeabi_fmul>
 80013aa:	f002 fc9f 	bl	8003cec <__aeabi_f2iz>
 80013ae:	3401      	adds	r4, #1
 80013b0:	2c04      	cmp	r4, #4
 80013b2:	f84a 0f04 	str.w	r0, [sl, #4]!
 80013b6:	d1ee      	bne.n	8001396 <inv_perform_9x_fusion+0x246>
 80013b8:	2f03      	cmp	r7, #3
 80013ba:	f000 8085 	beq.w	80014c8 <inv_perform_9x_fusion+0x378>
 80013be:	f8d6 00a8 	ldr.w	r0, [r6, #168]	; 0xa8
 80013c2:	f002 fa63 	bl	800388c <__aeabi_i2f>
 80013c6:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 80013ca:	f002 fab3 	bl	8003934 <__aeabi_fmul>
 80013ce:	900d      	str	r0, [sp, #52]	; 0x34
 80013d0:	f8d6 00ac 	ldr.w	r0, [r6, #172]	; 0xac
 80013d4:	f002 fa5a 	bl	800388c <__aeabi_i2f>
 80013d8:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 80013dc:	f002 faaa 	bl	8003934 <__aeabi_fmul>
 80013e0:	900e      	str	r0, [sp, #56]	; 0x38
 80013e2:	f8d6 00b0 	ldr.w	r0, [r6, #176]	; 0xb0
 80013e6:	f002 fa51 	bl	800388c <__aeabi_i2f>
 80013ea:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 80013ee:	f002 faa1 	bl	8003934 <__aeabi_fmul>
 80013f2:	900f      	str	r0, [sp, #60]	; 0x3c
 80013f4:	f8d6 00b4 	ldr.w	r0, [r6, #180]	; 0xb4
 80013f8:	f002 fa48 	bl	800388c <__aeabi_i2f>
 80013fc:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 8001400:	f002 fa98 	bl	8003934 <__aeabi_fmul>
 8001404:	f8d6 3120 	ldr.w	r3, [r6, #288]	; 0x120
 8001408:	9010      	str	r0, [sp, #64]	; 0x40
 800140a:	4c23      	ldr	r4, [pc, #140]	; (8001498 <inv_perform_9x_fusion+0x348>)
 800140c:	b98b      	cbnz	r3, 8001432 <inv_perform_9x_fusion+0x2e2>
 800140e:	b02b      	add	sp, #172	; 0xac
 8001410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001414:	f1cc 0905 	rsb	r9, ip, #5
 8001418:	f1b9 0f05 	cmp.w	r9, #5
 800141c:	f77f aee9 	ble.w	80011f2 <inv_perform_9x_fusion+0xa2>
 8001420:	f8df a090 	ldr.w	sl, [pc, #144]	; 80014b4 <inv_perform_9x_fusion+0x364>
 8001424:	ad21      	add	r5, sp, #132	; 0x84
 8001426:	e70d      	b.n	8001244 <inv_perform_9x_fusion+0xf4>
 8001428:	2700      	movs	r7, #0
 800142a:	f04f 5a7e 	mov.w	sl, #1065353216	; 0x3f800000
 800142e:	463d      	mov	r5, r7
 8001430:	e767      	b.n	8001302 <inv_perform_9x_fusion+0x1b2>
 8001432:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001436:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
 800143a:	f002 fa7b 	bl	8003934 <__aeabi_fmul>
 800143e:	4605      	mov	r5, r0
 8001440:	f013 f854 	bl	80144ec <cosf>
 8001444:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8001448:	f002 fa74 	bl	8003934 <__aeabi_fmul>
 800144c:	f002 fc4e 	bl	8003cec <__aeabi_f2iz>
 8001450:	2300      	movs	r3, #0
 8001452:	f8c4 00a8 	str.w	r0, [r4, #168]	; 0xa8
 8001456:	4628      	mov	r0, r5
 8001458:	f8c4 30ac 	str.w	r3, [r4, #172]	; 0xac
 800145c:	f8c4 30b0 	str.w	r3, [r4, #176]	; 0xb0
 8001460:	f013 f878 	bl	8014554 <sinf>
 8001464:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8001468:	f002 fa64 	bl	8003934 <__aeabi_fmul>
 800146c:	f002 fc3e 	bl	8003cec <__aeabi_f2iz>
 8001470:	9b00      	ldr	r3, [sp, #0]
 8001472:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8001476:	f8c4 00b4 	str.w	r0, [r4, #180]	; 0xb4
 800147a:	f104 00a8 	add.w	r0, r4, #168	; 0xa8
 800147e:	f00d fcdb 	bl	800ee38 <inv_set_compass_correction>
 8001482:	f8d6 3120 	ldr.w	r3, [r6, #288]	; 0x120
 8001486:	4a04      	ldr	r2, [pc, #16]	; (8001498 <inv_perform_9x_fusion+0x348>)
 8001488:	2b00      	cmp	r3, #0
 800148a:	d0c0      	beq.n	800140e <inv_perform_9x_fusion+0x2be>
 800148c:	3b01      	subs	r3, #1
 800148e:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
 8001492:	b02b      	add	sp, #172	; 0xac
 8001494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001498:	20001450 	.word	0x20001450
 800149c:	20001504 	.word	0x20001504
 80014a0:	200014f8 	.word	0x200014f8
 80014a4:	000f4240 	.word	0x000f4240
 80014a8:	2000154c 	.word	0x2000154c
 80014ac:	473702e1 	.word	0x473702e1
 80014b0:	68db8bad 	.word	0x68db8bad
 80014b4:	49742400 	.word	0x49742400
 80014b8:	200014f4 	.word	0x200014f4
 80014bc:	2302      	movs	r3, #2
 80014be:	f8c6 3120 	str.w	r3, [r6, #288]	; 0x120
 80014c2:	b02b      	add	sp, #172	; 0xac
 80014c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80014c8:	f000 fec6 	bl	8002258 <inv_get_magnetic_disturbance_state>
 80014cc:	2800      	cmp	r0, #0
 80014ce:	f47f af76 	bne.w	80013be <inv_perform_9x_fusion+0x26e>
 80014d2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80014d6:	f8d6 00b8 	ldr.w	r0, [r6, #184]	; 0xb8
 80014da:	f002 fa2b 	bl	8003934 <__aeabi_fmul>
 80014de:	4604      	mov	r4, r0
 80014e0:	f013 f804 	bl	80144ec <cosf>
 80014e4:	2300      	movs	r3, #0
 80014e6:	9015      	str	r0, [sp, #84]	; 0x54
 80014e8:	4620      	mov	r0, r4
 80014ea:	9316      	str	r3, [sp, #88]	; 0x58
 80014ec:	9317      	str	r3, [sp, #92]	; 0x5c
 80014ee:	f013 f831 	bl	8014554 <sinf>
 80014f2:	a915      	add	r1, sp, #84	; 0x54
 80014f4:	9018      	str	r0, [sp, #96]	; 0x60
 80014f6:	462a      	mov	r2, r5
 80014f8:	a809      	add	r0, sp, #36	; 0x24
 80014fa:	f00c fe7e 	bl	800e1fa <inv_q_multf>
 80014fe:	4628      	mov	r0, r5
 8001500:	f00c ffc5 	bl	800e48e <inv_q_normalizef>
 8001504:	9c01      	ldr	r4, [sp, #4]
 8001506:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 800150a:	f855 0b04 	ldr.w	r0, [r5], #4
 800150e:	f002 fa11 	bl	8003934 <__aeabi_fmul>
 8001512:	f002 fbeb 	bl	8003cec <__aeabi_f2iz>
 8001516:	4b06      	ldr	r3, [pc, #24]	; (8001530 <inv_perform_9x_fusion+0x3e0>)
 8001518:	f844 0f04 	str.w	r0, [r4, #4]!
 800151c:	429c      	cmp	r4, r3
 800151e:	d1f2      	bne.n	8001506 <inv_perform_9x_fusion+0x3b6>
 8001520:	9b00      	ldr	r3, [sp, #0]
 8001522:	4804      	ldr	r0, [pc, #16]	; (8001534 <inv_perform_9x_fusion+0x3e4>)
 8001524:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8001528:	f00d fc86 	bl	800ee38 <inv_set_compass_correction>
 800152c:	e7a9      	b.n	8001482 <inv_perform_9x_fusion+0x332>
 800152e:	bf00      	nop
 8001530:	20001504 	.word	0x20001504
 8001534:	200014f8 	.word	0x200014f8

08001538 <inv_process_9x_sensor_fusion_cb>:
 8001538:	b538      	push	{r3, r4, r5, lr}
 800153a:	f8d0 30b8 	ldr.w	r3, [r0, #184]	; 0xb8
 800153e:	4a22      	ldr	r2, [pc, #136]	; (80015c8 <inv_process_9x_sensor_fusion_cb+0x90>)
 8001540:	f013 0310 	ands.w	r3, r3, #16
 8001544:	bf08      	it	eq
 8001546:	f8c2 3124 	streq.w	r3, [r2, #292]	; 0x124
 800154a:	f8d0 3120 	ldr.w	r3, [r0, #288]	; 0x120
 800154e:	bf04      	itt	eq
 8001550:	2103      	moveq	r1, #3
 8001552:	f8c2 1120 	streq.w	r1, [r2, #288]	; 0x120
 8001556:	05dc      	lsls	r4, r3, #23
 8001558:	d405      	bmi.n	8001566 <inv_process_9x_sensor_fusion_cb+0x2e>
 800155a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800155c:	05d9      	lsls	r1, r3, #23
 800155e:	d527      	bpl.n	80015b0 <inv_process_9x_sensor_fusion_cb+0x78>
 8001560:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8001562:	05db      	lsls	r3, r3, #23
 8001564:	d524      	bpl.n	80015b0 <inv_process_9x_sensor_fusion_cb+0x78>
 8001566:	f8d2 3134 	ldr.w	r3, [r2, #308]	; 0x134
 800156a:	4a17      	ldr	r2, [pc, #92]	; (80015c8 <inv_process_9x_sensor_fusion_cb+0x90>)
 800156c:	b173      	cbz	r3, 800158c <inv_process_9x_sensor_fusion_cb+0x54>
 800156e:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
 8001572:	f8d0 40c4 	ldr.w	r4, [r0, #196]	; 0xc4
 8001576:	4915      	ldr	r1, [pc, #84]	; (80015cc <inv_process_9x_sensor_fusion_cb+0x94>)
 8001578:	1b1b      	subs	r3, r3, r4
 800157a:	fba1 1303 	umull	r1, r3, r1, r3
 800157e:	099b      	lsrs	r3, r3, #6
 8001580:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130
 8001584:	f7ff fde4 	bl	8001150 <inv_perform_9x_fusion>
 8001588:	2000      	movs	r0, #0
 800158a:	bd38      	pop	{r3, r4, r5, pc}
 800158c:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8001590:	f8d0 10b0 	ldr.w	r1, [r0, #176]	; 0xb0
 8001594:	42a9      	cmp	r1, r5
 8001596:	dc13      	bgt.n	80015c0 <inv_process_9x_sensor_fusion_cb+0x88>
 8001598:	f8d2 412c 	ldr.w	r4, [r2, #300]	; 0x12c
 800159c:	4421      	add	r1, r4
 800159e:	42a9      	cmp	r1, r5
 80015a0:	f8c2 112c 	str.w	r1, [r2, #300]	; 0x12c
 80015a4:	ddf0      	ble.n	8001588 <inv_process_9x_sensor_fusion_cb+0x50>
 80015a6:	f8c2 1130 	str.w	r1, [r2, #304]	; 0x130
 80015aa:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
 80015ae:	e7e9      	b.n	8001584 <inv_process_9x_sensor_fusion_cb+0x4c>
 80015b0:	2103      	movs	r1, #3
 80015b2:	2300      	movs	r3, #0
 80015b4:	f8c2 1120 	str.w	r1, [r2, #288]	; 0x120
 80015b8:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
 80015bc:	2000      	movs	r0, #0
 80015be:	bd38      	pop	{r3, r4, r5, pc}
 80015c0:	f8c2 1130 	str.w	r1, [r2, #304]	; 0x130
 80015c4:	e7de      	b.n	8001584 <inv_process_9x_sensor_fusion_cb+0x4c>
 80015c6:	bf00      	nop
 80015c8:	20001450 	.word	0x20001450
 80015cc:	10624dd3 	.word	0x10624dd3

080015d0 <inv_init_9x_fusion>:
 80015d0:	b510      	push	{r4, lr}
 80015d2:	4c0d      	ldr	r4, [pc, #52]	; (8001608 <inv_init_9x_fusion+0x38>)
 80015d4:	f44f 729c 	mov.w	r2, #312	; 0x138
 80015d8:	2100      	movs	r1, #0
 80015da:	4620      	mov	r0, r4
 80015dc:	f00e fc07 	bl	800fdee <memset>
 80015e0:	4620      	mov	r0, r4
 80015e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015e6:	f840 3fa8 	str.w	r3, [r0, #168]!
 80015ea:	2100      	movs	r1, #0
 80015ec:	f8c4 30fc 	str.w	r3, [r4, #252]	; 0xfc
 80015f0:	f00d fc22 	bl	800ee38 <inv_set_compass_correction>
 80015f4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80015f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80015fc:	f8c4 211c 	str.w	r2, [r4, #284]	; 0x11c
 8001600:	f8c4 30ec 	str.w	r3, [r4, #236]	; 0xec
 8001604:	bd10      	pop	{r4, pc}
 8001606:	bf00      	nop
 8001608:	20001450 	.word	0x20001450

0800160c <inv_9x_fusion_set_mag_fb>:
 800160c:	4b02      	ldr	r3, [pc, #8]	; (8001618 <inv_9x_fusion_set_mag_fb+0xc>)
 800160e:	f8c3 00ec 	str.w	r0, [r3, #236]	; 0xec
 8001612:	2000      	movs	r0, #0
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	20001450 	.word	0x20001450

0800161c <inv_9x_fusion_enable_jitter_reduction>:
 800161c:	4b02      	ldr	r3, [pc, #8]	; (8001628 <inv_9x_fusion_enable_jitter_reduction+0xc>)
 800161e:	f8c3 0128 	str.w	r0, [r3, #296]	; 0x128
 8001622:	2000      	movs	r0, #0
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	20001450 	.word	0x20001450

0800162c <inv_9x_fusion_use_timestamps>:
 800162c:	4b02      	ldr	r3, [pc, #8]	; (8001638 <inv_9x_fusion_use_timestamps+0xc>)
 800162e:	f8c3 0134 	str.w	r0, [r3, #308]	; 0x134
 8001632:	2000      	movs	r0, #0
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	20001450 	.word	0x20001450

0800163c <inv_stop_9x_sensor_fusion>:
 800163c:	4801      	ldr	r0, [pc, #4]	; (8001644 <inv_stop_9x_sensor_fusion+0x8>)
 800163e:	f00b bd8d 	b.w	800d15c <inv_unregister_data_cb>
 8001642:	bf00      	nop
 8001644:	08001539 	.word	0x08001539

08001648 <inv_enable_9x_sensor_fusion>:
 8001648:	b508      	push	{r3, lr}
 800164a:	f7ff ffc1 	bl	80015d0 <inv_init_9x_fusion>
 800164e:	4b05      	ldr	r3, [pc, #20]	; (8001664 <inv_enable_9x_sensor_fusion+0x1c>)
 8001650:	2200      	movs	r2, #0
 8001652:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
 8001656:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
 800165a:	4803      	ldr	r0, [pc, #12]	; (8001668 <inv_enable_9x_sensor_fusion+0x20>)
 800165c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001660:	f00d be28 	b.w	800f2b4 <inv_register_mpl_start_notification>
 8001664:	20001450 	.word	0x20001450
 8001668:	08000f49 	.word	0x08000f49

0800166c <inv_disable_9x_sensor_fusion>:
 800166c:	4801      	ldr	r0, [pc, #4]	; (8001674 <inv_disable_9x_sensor_fusion+0x8>)
 800166e:	f00d bde1 	b.w	800f234 <inv_unregister_mpl_start_notification>
 8001672:	bf00      	nop
 8001674:	08000f49 	.word	0x08000f49

08001678 <inv_start_gyro_tc>:
 8001678:	4802      	ldr	r0, [pc, #8]	; (8001684 <inv_start_gyro_tc+0xc>)
 800167a:	2196      	movs	r1, #150	; 0x96
 800167c:	2208      	movs	r2, #8
 800167e:	f00b bccb 	b.w	800d018 <inv_register_data_cb>
 8001682:	bf00      	nop
 8001684:	08001689 	.word	0x08001689

08001688 <inv_gtc_data_cb>:
 8001688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800168c:	b0af      	sub	sp, #188	; 0xbc
 800168e:	a91d      	add	r1, sp, #116	; 0x74
 8001690:	4604      	mov	r4, r0
 8001692:	a81f      	add	r0, sp, #124	; 0x7c
 8001694:	f00b fb9c 	bl	800cdd0 <inv_get_gyro_bias>
 8001698:	a81e      	add	r0, sp, #120	; 0x78
 800169a:	f00d fc09 	bl	800eeb0 <inv_get_motion_state>
 800169e:	2802      	cmp	r0, #2
 80016a0:	d00d      	beq.n	80016be <inv_gtc_data_cb+0x36>
 80016a2:	4996      	ldr	r1, [pc, #600]	; (80018fc <inv_gtc_data_cb+0x274>)
 80016a4:	f8d4 30e4 	ldr.w	r3, [r4, #228]	; 0xe4
 80016a8:	f891 01b0 	ldrb.w	r0, [r1, #432]	; 0x1b0
 80016ac:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80016ae:	b110      	cbz	r0, 80016b6 <inv_gtc_data_cb+0x2e>
 80016b0:	1a9b      	subs	r3, r3, r2
 80016b2:	f040 80fa 	bne.w	80018aa <inv_gtc_data_cb+0x222>
 80016b6:	2000      	movs	r0, #0
 80016b8:	b02f      	add	sp, #188	; 0xbc
 80016ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80016be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80016c0:	2b03      	cmp	r3, #3
 80016c2:	d1f8      	bne.n	80016b6 <inv_gtc_data_cb+0x2e>
 80016c4:	f00b fb6c 	bl	800cda0 <inv_get_gyro_bias_tc_set>
 80016c8:	2800      	cmp	r0, #0
 80016ca:	d0f4      	beq.n	80016b6 <inv_gtc_data_cb+0x2e>
 80016cc:	4f8b      	ldr	r7, [pc, #556]	; (80018fc <inv_gtc_data_cb+0x274>)
 80016ce:	4c8c      	ldr	r4, [pc, #560]	; (8001900 <inv_gtc_data_cb+0x278>)
 80016d0:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80016d4:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 80016d8:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80016da:	1a9b      	subs	r3, r3, r2
 80016dc:	fb84 1403 	smull	r1, r4, r4, r3
 80016e0:	17db      	asrs	r3, r3, #31
 80016e2:	ebc3 0364 	rsb	r3, r3, r4, asr #1
 80016e6:	1aaa      	subs	r2, r5, r2
 80016e8:	fb92 f3f3 	sdiv	r3, r2, r3
 80016ec:	b2dc      	uxtb	r4, r3
 80016ee:	2c04      	cmp	r4, #4
 80016f0:	d8e1      	bhi.n	80016b6 <inv_gtc_data_cb+0x2e>
 80016f2:	2654      	movs	r6, #84	; 0x54
 80016f4:	fb06 f604 	mul.w	r6, r6, r4
 80016f8:	eb07 0c06 	add.w	ip, r7, r6
 80016fc:	f89c 3050 	ldrb.w	r3, [ip, #80]	; 0x50
 8001700:	2b05      	cmp	r3, #5
 8001702:	f000 819b 	beq.w	8001a3c <inv_gtc_data_cb+0x3b4>
 8001706:	4619      	mov	r1, r3
 8001708:	3301      	adds	r3, #1
 800170a:	f88c 3050 	strb.w	r3, [ip, #80]	; 0x50
 800170e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8001712:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 8001716:	1862      	adds	r2, r4, r1
 8001718:	991f      	ldr	r1, [sp, #124]	; 0x7c
 800171a:	eb07 0682 	add.w	r6, r7, r2, lsl #2
 800171e:	f102 000a 	add.w	r0, r2, #10
 8001722:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
 8001726:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8001728:	f897 e1c0 	ldrb.w	lr, [r7, #448]	; 0x1c0
 800172c:	6172      	str	r2, [r6, #20]
 800172e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8001730:	2300      	movs	r3, #0
 8001732:	f1be 0f01 	cmp.w	lr, #1
 8001736:	f847 2020 	str.w	r2, [r7, r0, lsl #2]
 800173a:	63f5      	str	r5, [r6, #60]	; 0x3c
 800173c:	9322      	str	r3, [sp, #136]	; 0x88
 800173e:	9323      	str	r3, [sp, #140]	; 0x8c
 8001740:	9324      	str	r3, [sp, #144]	; 0x90
 8001742:	9325      	str	r3, [sp, #148]	; 0x94
 8001744:	9326      	str	r3, [sp, #152]	; 0x98
 8001746:	9327      	str	r3, [sp, #156]	; 0x9c
 8001748:	9328      	str	r3, [sp, #160]	; 0xa0
 800174a:	9329      	str	r3, [sp, #164]	; 0xa4
 800174c:	932a      	str	r3, [sp, #168]	; 0xa8
 800174e:	932b      	str	r3, [sp, #172]	; 0xac
 8001750:	932c      	str	r3, [sp, #176]	; 0xb0
 8001752:	932d      	str	r3, [sp, #180]	; 0xb4
 8001754:	4a69      	ldr	r2, [pc, #420]	; (80018fc <inv_gtc_data_cb+0x274>)
 8001756:	d1ae      	bne.n	80016b6 <inv_gtc_data_cb+0x2e>
 8001758:	e9dd 0122 	ldrd	r0, r1, [sp, #136]	; 0x88
 800175c:	4694      	mov	ip, r2
 800175e:	469e      	mov	lr, r3
 8001760:	9317      	str	r3, [sp, #92]	; 0x5c
 8001762:	f8d2 31b8 	ldr.w	r3, [r2, #440]	; 0x1b8
 8001766:	46e1      	mov	r9, ip
 8001768:	469c      	mov	ip, r3
 800176a:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800176e:	e9dd 0124 	ldrd	r0, r1, [sp, #144]	; 0x90
 8001772:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8001776:	e9dd 0126 	ldrd	r0, r1, [sp, #152]	; 0x98
 800177a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800177e:	e9dd 0128 	ldrd	r0, r1, [sp, #160]	; 0xa0
 8001782:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8001786:	e9dd 012a 	ldrd	r0, r1, [sp, #168]	; 0xa8
 800178a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800178e:	e9dd 012c 	ldrd	r0, r1, [sp, #176]	; 0xb0
 8001792:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8001796:	2000      	movs	r0, #0
 8001798:	2100      	movs	r1, #0
 800179a:	f8d2 21b4 	ldr.w	r2, [r2, #436]	; 0x1b4
 800179e:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 80017a2:	9216      	str	r2, [sp, #88]	; 0x58
 80017a4:	f8cd e04c 	str.w	lr, [sp, #76]	; 0x4c
 80017a8:	9719      	str	r7, [sp, #100]	; 0x64
 80017aa:	f899 e050 	ldrb.w	lr, [r9, #80]	; 0x50
 80017ae:	f1be 0f00 	cmp.w	lr, #0
 80017b2:	f000 80ae 	beq.w	8001912 <inv_gtc_data_cb+0x28a>
 80017b6:	464a      	mov	r2, r9
 80017b8:	f8cd 9060 	str.w	r9, [sp, #96]	; 0x60
 80017bc:	f04f 0800 	mov.w	r8, #0
 80017c0:	46f1      	mov	r9, lr
 80017c2:	e00b      	b.n	80017dc <inv_gtc_data_cb+0x154>
 80017c4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80017c6:	4299      	cmp	r1, r3
 80017c8:	bfb8      	it	lt
 80017ca:	4619      	movlt	r1, r3
 80017cc:	9116      	str	r1, [sp, #88]	; 0x58
 80017ce:	f108 0801 	add.w	r8, r8, #1
 80017d2:	45c8      	cmp	r8, r9
 80017d4:	f102 0204 	add.w	r2, r2, #4
 80017d8:	f000 8094 	beq.w	8001904 <inv_gtc_data_cb+0x27c>
 80017dc:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80017de:	6811      	ldr	r1, [r2, #0]
 80017e0:	f8d2 e028 	ldr.w	lr, [r2, #40]	; 0x28
 80017e4:	fb81 4503 	smull	r4, r5, r1, r3
 80017e8:	6951      	ldr	r1, [r2, #20]
 80017ea:	0c26      	lsrs	r6, r4, #16
 80017ec:	fb81 0103 	smull	r0, r1, r1, r3
 80017f0:	ea4f 4a10 	mov.w	sl, r0, lsr #16
 80017f4:	ea4a 4a01 	orr.w	sl, sl, r1, lsl #16
 80017f8:	ea4f 4b21 	mov.w	fp, r1, asr #16
 80017fc:	fb8e 0103 	smull	r0, r1, lr, r3
 8001800:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001804:	0c01      	lsrs	r1, r0, #16
 8001806:	9100      	str	r1, [sp, #0]
 8001808:	fb83 0103 	smull	r0, r1, r3, r3
 800180c:	0c04      	lsrs	r4, r0, #16
 800180e:	9402      	str	r4, [sp, #8]
 8001810:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 8001814:	9c00      	ldr	r4, [sp, #0]
 8001816:	142f      	asrs	r7, r5, #16
 8001818:	9d05      	ldr	r5, [sp, #20]
 800181a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800181e:	9400      	str	r4, [sp, #0]
 8001820:	9c02      	ldr	r4, [sp, #8]
 8001822:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8001826:	1409      	asrs	r1, r1, #16
 8001828:	9103      	str	r1, [sp, #12]
 800182a:	6811      	ldr	r1, [r2, #0]
 800182c:	9402      	str	r4, [sp, #8]
 800182e:	142c      	asrs	r4, r5, #16
 8001830:	9401      	str	r4, [sp, #4]
 8001832:	e9dd 450e 	ldrd	r4, r5, [sp, #56]	; 0x38
 8001836:	1864      	adds	r4, r4, r1
 8001838:	eb45 75e1 	adc.w	r5, r5, r1, asr #31
 800183c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800183e:	e9cd 450e 	strd	r4, r5, [sp, #56]	; 0x38
 8001842:	e9dd 450c 	ldrd	r4, r5, [sp, #48]	; 0x30
 8001846:	4419      	add	r1, r3
 8001848:	9113      	str	r1, [sp, #76]	; 0x4c
 800184a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800184e:	1980      	adds	r0, r0, r6
 8001850:	4179      	adcs	r1, r7
 8001852:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8001856:	6951      	ldr	r1, [r2, #20]
 8001858:	1864      	adds	r4, r4, r1
 800185a:	eb45 75e1 	adc.w	r5, r5, r1, asr #31
 800185e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8001862:	eb10 000a 	adds.w	r0, r0, sl
 8001866:	eb41 010b 	adc.w	r1, r1, fp
 800186a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800186e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8001872:	eb10 000e 	adds.w	r0, r0, lr
 8001876:	eb41 71ee 	adc.w	r1, r1, lr, asr #31
 800187a:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
 800187e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8001882:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8001886:	e9dd 0100 	ldrd	r0, r1, [sp]
 800188a:	1900      	adds	r0, r0, r4
 800188c:	4169      	adcs	r1, r5
 800188e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8001892:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
 8001896:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800189a:	1900      	adds	r0, r0, r4
 800189c:	4169      	adcs	r1, r5
 800189e:	4563      	cmp	r3, ip
 80018a0:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 80018a4:	da8e      	bge.n	80017c4 <inv_gtc_data_cb+0x13c>
 80018a6:	469c      	mov	ip, r3
 80018a8:	e791      	b.n	80017ce <inv_gtc_data_cb+0x146>
 80018aa:	f8d1 41a4 	ldr.w	r4, [r1, #420]	; 0x1a4
 80018ae:	f8d1 21ac 	ldr.w	r2, [r1, #428]	; 0x1ac
 80018b2:	f8d1 01a8 	ldr.w	r0, [r1, #424]	; 0x1a8
 80018b6:	fb83 8904 	smull	r8, r9, r3, r4
 80018ba:	fb83 0100 	smull	r0, r1, r3, r0
 80018be:	fb83 ab02 	smull	sl, fp, r3, r2
 80018c2:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 80018c4:	9e20      	ldr	r6, [sp, #128]	; 0x80
 80018c6:	9f21      	ldr	r7, [sp, #132]	; 0x84
 80018c8:	ea4f 4c18 	mov.w	ip, r8, lsr #16
 80018cc:	ea4f 4e10 	mov.w	lr, r0, lsr #16
 80018d0:	ea4f 421a 	mov.w	r2, sl, lsr #16
 80018d4:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
 80018d8:	ea4c 4c09 	orr.w	ip, ip, r9, lsl #16
 80018dc:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
 80018e0:	a81f      	add	r0, sp, #124	; 0x7c
 80018e2:	4464      	add	r4, ip
 80018e4:	4476      	add	r6, lr
 80018e6:	443a      	add	r2, r7
 80018e8:	2103      	movs	r1, #3
 80018ea:	941f      	str	r4, [sp, #124]	; 0x7c
 80018ec:	9620      	str	r6, [sp, #128]	; 0x80
 80018ee:	9221      	str	r2, [sp, #132]	; 0x84
 80018f0:	f00b fa12 	bl	800cd18 <inv_set_gyro_bias>
 80018f4:	2000      	movs	r0, #0
 80018f6:	b02f      	add	sp, #188	; 0xbc
 80018f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80018fc:	20000298 	.word	0x20000298
 8001900:	66666667 	.word	0x66666667
 8001904:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8001906:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
 800190a:	4498      	add	r8, r3
 800190c:	f008 03ff 	and.w	r3, r8, #255	; 0xff
 8001910:	9317      	str	r3, [sp, #92]	; 0x5c
 8001912:	4b5c      	ldr	r3, [pc, #368]	; (8001a84 <inv_gtc_data_cb+0x3fc>)
 8001914:	f109 0954 	add.w	r9, r9, #84	; 0x54
 8001918:	4599      	cmp	r9, r3
 800191a:	f47f af46 	bne.w	80017aa <inv_gtc_data_cb+0x122>
 800191e:	4661      	mov	r1, ip
 8001920:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8001922:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8001924:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8001928:	1a52      	subs	r2, r2, r1
 800192a:	429a      	cmp	r2, r3
 800192c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8001930:	f8dd e04c 	ldr.w	lr, [sp, #76]	; 0x4c
 8001934:	e9cd 0122 	strd	r0, r1, [sp, #136]	; 0x88
 8001938:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800193c:	e9cd 0124 	strd	r0, r1, [sp, #144]	; 0x90
 8001940:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8001944:	e9cd 0126 	strd	r0, r1, [sp, #152]	; 0x98
 8001948:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800194c:	e9cd 0128 	strd	r0, r1, [sp, #160]	; 0xa0
 8001950:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8001954:	e9cd 012a 	strd	r0, r1, [sp, #168]	; 0xa8
 8001958:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800195c:	e9cd 012c 	strd	r0, r1, [sp, #176]	; 0xb0
 8001960:	f6ff aea9 	blt.w	80016b6 <inv_gtc_data_cb+0x2e>
 8001964:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8001968:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800196a:	f507 79d2 	add.w	r9, r7, #420	; 0x1a4
 800196e:	fba0 2306 	umull	r2, r3, r0, r6
 8001972:	461d      	mov	r5, r3
 8001974:	4614      	mov	r4, r2
 8001976:	fb8e 230e 	smull	r2, r3, lr, lr
 800197a:	fb06 5101 	mla	r1, r6, r1, r5
 800197e:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8001982:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001986:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 800198a:	9105      	str	r1, [sp, #20]
 800198c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8001990:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001994:	ebb2 020a 	subs.w	r2, r2, sl
 8001998:	eb63 030b 	sbc.w	r3, r3, fp
 800199c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80019a0:	4672      	mov	r2, lr
 80019a2:	17d3      	asrs	r3, r2, #31
 80019a4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80019a8:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80019ac:	ac28      	add	r4, sp, #160	; 0xa0
 80019ae:	ad22      	add	r5, sp, #136	; 0x88
 80019b0:	f8cd 9000 	str.w	r9, [sp]
 80019b4:	6823      	ldr	r3, [r4, #0]
 80019b6:	6861      	ldr	r1, [r4, #4]
 80019b8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80019bc:	9302      	str	r3, [sp, #8]
 80019be:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80019c2:	4599      	cmp	r9, r3
 80019c4:	bf08      	it	eq
 80019c6:	4590      	cmpeq	r8, r2
 80019c8:	9106      	str	r1, [sp, #24]
 80019ca:	6828      	ldr	r0, [r5, #0]
 80019cc:	6869      	ldr	r1, [r5, #4]
 80019ce:	f104 0408 	add.w	r4, r4, #8
 80019d2:	f105 0508 	add.w	r5, r5, #8
 80019d6:	d027      	beq.n	8001a28 <inv_gtc_data_cb+0x3a0>
 80019d8:	e9dd 890a 	ldrd	r8, r9, [sp, #40]	; 0x28
 80019dc:	9a02      	ldr	r2, [sp, #8]
 80019de:	fb00 fc09 	mul.w	ip, r0, r9
 80019e2:	2300      	movs	r3, #0
 80019e4:	fb02 fe03 	mul.w	lr, r2, r3
 80019e8:	fb01 cc08 	mla	ip, r1, r8, ip
 80019ec:	9a06      	ldr	r2, [sp, #24]
 80019ee:	fba0 0108 	umull	r0, r1, r0, r8
 80019f2:	9b02      	ldr	r3, [sp, #8]
 80019f4:	fb02 ee06 	mla	lr, r2, r6, lr
 80019f8:	fba3 2306 	umull	r2, r3, r3, r6
 80019fc:	4461      	add	r1, ip
 80019fe:	ea4f 4a10 	mov.w	sl, r0, lsr #16
 8001a02:	ea4a 4a01 	orr.w	sl, sl, r1, lsl #16
 8001a06:	ebb2 020a 	subs.w	r2, r2, sl
 8001a0a:	ea4f 4b21 	mov.w	fp, r1, asr #16
 8001a0e:	4473      	add	r3, lr
 8001a10:	eb63 030b 	sbc.w	r3, r3, fp
 8001a14:	0419      	lsls	r1, r3, #16
 8001a16:	ea41 4112 	orr.w	r1, r1, r2, lsr #16
 8001a1a:	0410      	lsls	r0, r2, #16
 8001a1c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8001a20:	f002 f9aa 	bl	8003d78 <__aeabi_ldivmod>
 8001a24:	9b00      	ldr	r3, [sp, #0]
 8001a26:	6018      	str	r0, [r3, #0]
 8001a28:	9b00      	ldr	r3, [sp, #0]
 8001a2a:	3304      	adds	r3, #4
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	ab2e      	add	r3, sp, #184	; 0xb8
 8001a30:	429c      	cmp	r4, r3
 8001a32:	d1bf      	bne.n	80019b4 <inv_gtc_data_cb+0x32c>
 8001a34:	2301      	movs	r3, #1
 8001a36:	f887 31b0 	strb.w	r3, [r7, #432]	; 0x1b0
 8001a3a:	e63c      	b.n	80016b6 <inv_gtc_data_cb+0x2e>
 8001a3c:	19b8      	adds	r0, r7, r6
 8001a3e:	4601      	mov	r1, r0
 8001a40:	2210      	movs	r2, #16
 8001a42:	3140      	adds	r1, #64	; 0x40
 8001a44:	303c      	adds	r0, #60	; 0x3c
 8001a46:	f8cd c010 	str.w	ip, [sp, #16]
 8001a4a:	f00e f9b6 	bl	800fdba <memmove>
 8001a4e:	f8dd c010 	ldr.w	ip, [sp, #16]
 8001a52:	1d31      	adds	r1, r6, #4
 8001a54:	4660      	mov	r0, ip
 8001a56:	4439      	add	r1, r7
 8001a58:	2210      	movs	r2, #16
 8001a5a:	f00e f9ae 	bl	800fdba <memmove>
 8001a5e:	19b8      	adds	r0, r7, r6
 8001a60:	4601      	mov	r1, r0
 8001a62:	2210      	movs	r2, #16
 8001a64:	3118      	adds	r1, #24
 8001a66:	3014      	adds	r0, #20
 8001a68:	f00e f9a7 	bl	800fdba <memmove>
 8001a6c:	f106 0028 	add.w	r0, r6, #40	; 0x28
 8001a70:	f106 012c 	add.w	r1, r6, #44	; 0x2c
 8001a74:	4439      	add	r1, r7
 8001a76:	4438      	add	r0, r7
 8001a78:	2210      	movs	r2, #16
 8001a7a:	f00e f99e 	bl	800fdba <memmove>
 8001a7e:	2104      	movs	r1, #4
 8001a80:	e645      	b.n	800170e <inv_gtc_data_cb+0x86>
 8001a82:	bf00      	nop
 8001a84:	2000043c 	.word	0x2000043c

08001a88 <inv_gtc_store>:
 8001a88:	b470      	push	{r4, r5, r6}
 8001a8a:	b085      	sub	sp, #20
 8001a8c:	4605      	mov	r5, r0
 8001a8e:	466c      	mov	r4, sp
 8001a90:	4e09      	ldr	r6, [pc, #36]	; (8001ab8 <inv_gtc_store+0x30>)
 8001a92:	f506 72d2 	add.w	r2, r6, #420	; 0x1a4
 8001a96:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a98:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8001a9c:	f896 31b0 	ldrb.w	r3, [r6, #432]	; 0x1b0
 8001aa0:	f88d 300c 	strb.w	r3, [sp, #12]
 8001aa4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001aa6:	6028      	str	r0, [r5, #0]
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	6069      	str	r1, [r5, #4]
 8001aac:	60aa      	str	r2, [r5, #8]
 8001aae:	60eb      	str	r3, [r5, #12]
 8001ab0:	b005      	add	sp, #20
 8001ab2:	bc70      	pop	{r4, r5, r6}
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	20000298 	.word	0x20000298

08001abc <inv_gtc_load>:
 8001abc:	b470      	push	{r4, r5, r6}
 8001abe:	4603      	mov	r3, r0
 8001ac0:	b085      	sub	sp, #20
 8001ac2:	466c      	mov	r4, sp
 8001ac4:	6800      	ldr	r0, [r0, #0]
 8001ac6:	6859      	ldr	r1, [r3, #4]
 8001ac8:	689a      	ldr	r2, [r3, #8]
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	4e06      	ldr	r6, [pc, #24]	; (8001ae8 <inv_gtc_load+0x2c>)
 8001ace:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ad0:	f89d 400c 	ldrb.w	r4, [sp, #12]
 8001ad4:	f506 73d2 	add.w	r3, r6, #420	; 0x1a4
 8001ad8:	f886 41b0 	strb.w	r4, [r6, #432]	; 0x1b0
 8001adc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001ae0:	2000      	movs	r0, #0
 8001ae2:	b005      	add	sp, #20
 8001ae4:	bc70      	pop	{r4, r5, r6}
 8001ae6:	4770      	bx	lr
 8001ae8:	20000298 	.word	0x20000298

08001aec <inv_init_gyro_ts>:
 8001aec:	b510      	push	{r4, lr}
 8001aee:	4c0b      	ldr	r4, [pc, #44]	; (8001b1c <inv_init_gyro_ts+0x30>)
 8001af0:	2100      	movs	r1, #0
 8001af2:	4620      	mov	r0, r4
 8001af4:	f44f 72e2 	mov.w	r2, #452	; 0x1c4
 8001af8:	f00e f979 	bl	800fdee <memset>
 8001afc:	4808      	ldr	r0, [pc, #32]	; (8001b20 <inv_init_gyro_ts+0x34>)
 8001afe:	2301      	movs	r3, #1
 8001b00:	f44f 01aa 	mov.w	r1, #5570560	; 0x550000
 8001b04:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8001b08:	f884 31c0 	strb.w	r3, [r4, #448]	; 0x1c0
 8001b0c:	f8c4 01b4 	str.w	r0, [r4, #436]	; 0x1b4
 8001b10:	f8c4 11b8 	str.w	r1, [r4, #440]	; 0x1b8
 8001b14:	f8c4 21bc 	str.w	r2, [r4, #444]	; 0x1bc
 8001b18:	2000      	movs	r0, #0
 8001b1a:	bd10      	pop	{r4, pc}
 8001b1c:	20000298 	.word	0x20000298
 8001b20:	ffd80000 	.word	0xffd80000

08001b24 <inv_set_gtc_max_temp>:
 8001b24:	4b02      	ldr	r3, [pc, #8]	; (8001b30 <inv_set_gtc_max_temp+0xc>)
 8001b26:	f8c3 01b8 	str.w	r0, [r3, #440]	; 0x1b8
 8001b2a:	2000      	movs	r0, #0
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	20000298 	.word	0x20000298

08001b34 <inv_set_gtc_min_temp>:
 8001b34:	4b02      	ldr	r3, [pc, #8]	; (8001b40 <inv_set_gtc_min_temp+0xc>)
 8001b36:	f8c3 01b4 	str.w	r0, [r3, #436]	; 0x1b4
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	20000298 	.word	0x20000298

08001b44 <inv_set_gtc_min_diff>:
 8001b44:	4b02      	ldr	r3, [pc, #8]	; (8001b50 <inv_set_gtc_min_diff+0xc>)
 8001b46:	f8c3 01bc 	str.w	r0, [r3, #444]	; 0x1bc
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	20000298 	.word	0x20000298

08001b54 <inv_get_gyro_ts>:
 8001b54:	4603      	mov	r3, r0
 8001b56:	b158      	cbz	r0, 8001b70 <inv_get_gyro_ts+0x1c>
 8001b58:	4a06      	ldr	r2, [pc, #24]	; (8001b74 <inv_get_gyro_ts+0x20>)
 8001b5a:	2000      	movs	r0, #0
 8001b5c:	f8d2 11a4 	ldr.w	r1, [r2, #420]	; 0x1a4
 8001b60:	6019      	str	r1, [r3, #0]
 8001b62:	f8d2 11a8 	ldr.w	r1, [r2, #424]	; 0x1a8
 8001b66:	6059      	str	r1, [r3, #4]
 8001b68:	f8d2 21ac 	ldr.w	r2, [r2, #428]	; 0x1ac
 8001b6c:	609a      	str	r2, [r3, #8]
 8001b6e:	4770      	bx	lr
 8001b70:	2016      	movs	r0, #22
 8001b72:	4770      	bx	lr
 8001b74:	20000298 	.word	0x20000298

08001b78 <inv_set_gyro_ts>:
 8001b78:	2024      	movs	r0, #36	; 0x24
 8001b7a:	4770      	bx	lr

08001b7c <inv_set_gtc_order>:
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	b908      	cbnz	r0, 8001b84 <inv_set_gtc_order+0x8>
 8001b80:	2024      	movs	r0, #36	; 0x24
 8001b82:	4770      	bx	lr
 8001b84:	4a02      	ldr	r2, [pc, #8]	; (8001b90 <inv_set_gtc_order+0x14>)
 8001b86:	2000      	movs	r0, #0
 8001b88:	f882 31c0 	strb.w	r3, [r2, #448]	; 0x1c0
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	20000298 	.word	0x20000298

08001b94 <inv_print_gtc_data>:
 8001b94:	2000      	movs	r0, #0
 8001b96:	4770      	bx	lr

08001b98 <inv_stop_gyro_tc>:
 8001b98:	4801      	ldr	r0, [pc, #4]	; (8001ba0 <inv_stop_gyro_tc+0x8>)
 8001b9a:	f00b badf 	b.w	800d15c <inv_unregister_data_cb>
 8001b9e:	bf00      	nop
 8001ba0:	08001689 	.word	0x08001689

08001ba4 <inv_enable_gyro_tc>:
 8001ba4:	b508      	push	{r3, lr}
 8001ba6:	f7ff ffa1 	bl	8001aec <inv_init_gyro_ts>
 8001baa:	480a      	ldr	r0, [pc, #40]	; (8001bd4 <inv_enable_gyro_tc+0x30>)
 8001bac:	490a      	ldr	r1, [pc, #40]	; (8001bd8 <inv_enable_gyro_tc+0x34>)
 8001bae:	2210      	movs	r2, #16
 8001bb0:	f44f 739a 	mov.w	r3, #308	; 0x134
 8001bb4:	f00d fbd2 	bl	800f35c <inv_register_load_store>
 8001bb8:	b108      	cbz	r0, 8001bbe <inv_enable_gyro_tc+0x1a>
 8001bba:	2001      	movs	r0, #1
 8001bbc:	bd08      	pop	{r3, pc}
 8001bbe:	4807      	ldr	r0, [pc, #28]	; (8001bdc <inv_enable_gyro_tc+0x38>)
 8001bc0:	f00d fb78 	bl	800f2b4 <inv_register_mpl_start_notification>
 8001bc4:	2800      	cmp	r0, #0
 8001bc6:	d1f8      	bne.n	8001bba <inv_enable_gyro_tc+0x16>
 8001bc8:	4b05      	ldr	r3, [pc, #20]	; (8001be0 <inv_enable_gyro_tc+0x3c>)
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f883 21b1 	strb.w	r2, [r3, #433]	; 0x1b1
 8001bd0:	bd08      	pop	{r3, pc}
 8001bd2:	bf00      	nop
 8001bd4:	08001abd 	.word	0x08001abd
 8001bd8:	08001a89 	.word	0x08001a89
 8001bdc:	08001679 	.word	0x08001679
 8001be0:	20000298 	.word	0x20000298

08001be4 <inv_disable_gyro_tc>:
 8001be4:	b510      	push	{r4, lr}
 8001be6:	4c08      	ldr	r4, [pc, #32]	; (8001c08 <inv_disable_gyro_tc+0x24>)
 8001be8:	f894 01b1 	ldrb.w	r0, [r4, #433]	; 0x1b1
 8001bec:	b900      	cbnz	r0, 8001bf0 <inv_disable_gyro_tc+0xc>
 8001bee:	bd10      	pop	{r4, pc}
 8001bf0:	4806      	ldr	r0, [pc, #24]	; (8001c0c <inv_disable_gyro_tc+0x28>)
 8001bf2:	f00b fab3 	bl	800d15c <inv_unregister_data_cb>
 8001bf6:	4806      	ldr	r0, [pc, #24]	; (8001c10 <inv_disable_gyro_tc+0x2c>)
 8001bf8:	f00d fb1c 	bl	800f234 <inv_unregister_mpl_start_notification>
 8001bfc:	b910      	cbnz	r0, 8001c04 <inv_disable_gyro_tc+0x20>
 8001bfe:	f884 01b1 	strb.w	r0, [r4, #433]	; 0x1b1
 8001c02:	bd10      	pop	{r4, pc}
 8001c04:	2001      	movs	r0, #1
 8001c06:	bd10      	pop	{r4, pc}
 8001c08:	20000298 	.word	0x20000298
 8001c0c:	08001689 	.word	0x08001689
 8001c10:	08001679 	.word	0x08001679

08001c14 <inv_start_magnetic_disturbance>:
 8001c14:	4802      	ldr	r0, [pc, #8]	; (8001c20 <inv_start_magnetic_disturbance+0xc>)
 8001c16:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001c1a:	2204      	movs	r2, #4
 8001c1c:	f00b b9fc 	b.w	800d018 <inv_register_data_cb>
 8001c20:	08002221 	.word	0x08002221

08001c24 <inv_set_magnetic_disturbance>:
 8001c24:	2800      	cmp	r0, #0
 8001c26:	dd05      	ble.n	8001c34 <inv_set_magnetic_disturbance+0x10>
 8001c28:	4b03      	ldr	r3, [pc, #12]	; (8001c38 <inv_set_magnetic_disturbance+0x14>)
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
 8001c30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8001c34:	2000      	movs	r0, #0
 8001c36:	4770      	bx	lr
 8001c38:	2000045c 	.word	0x2000045c

08001c3c <inv_init_magnetic_disturbance>:
 8001c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c3e:	4c0c      	ldr	r4, [pc, #48]	; (8001c70 <inv_init_magnetic_disturbance+0x34>)
 8001c40:	2100      	movs	r1, #0
 8001c42:	4620      	mov	r0, r4
 8001c44:	22b8      	movs	r2, #184	; 0xb8
 8001c46:	f00e f8d2 	bl	800fdee <memset>
 8001c4a:	4f0a      	ldr	r7, [pc, #40]	; (8001c74 <inv_init_magnetic_disturbance+0x38>)
 8001c4c:	4e0a      	ldr	r6, [pc, #40]	; (8001c78 <inv_init_magnetic_disturbance+0x3c>)
 8001c4e:	4d0b      	ldr	r5, [pc, #44]	; (8001c7c <inv_init_magnetic_disturbance+0x40>)
 8001c50:	480b      	ldr	r0, [pc, #44]	; (8001c80 <inv_init_magnetic_disturbance+0x44>)
 8001c52:	4b0c      	ldr	r3, [pc, #48]	; (8001c84 <inv_init_magnetic_disturbance+0x48>)
 8001c54:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001c58:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001c5c:	6060      	str	r0, [r4, #4]
 8001c5e:	60e7      	str	r7, [r4, #12]
 8001c60:	60a6      	str	r6, [r4, #8]
 8001c62:	6025      	str	r5, [r4, #0]
 8001c64:	6661      	str	r1, [r4, #100]	; 0x64
 8001c66:	67e2      	str	r2, [r4, #124]	; 0x7c
 8001c68:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
 8001c6c:	2000      	movs	r0, #0
 8001c6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c70:	2000045c 	.word	0x2000045c
 8001c74:	42b40000 	.word	0x42b40000
 8001c78:	c2b40000 	.word	0xc2b40000
 8001c7c:	42700000 	.word	0x42700000
 8001c80:	41f00000 	.word	0x41f00000
 8001c84:	3e2e147b 	.word	0x3e2e147b

08001c88 <inv_stop_magnetic_disturbance>:
 8001c88:	4801      	ldr	r0, [pc, #4]	; (8001c90 <inv_stop_magnetic_disturbance+0x8>)
 8001c8a:	f00b ba67 	b.w	800d15c <inv_unregister_data_cb>
 8001c8e:	bf00      	nop
 8001c90:	08002221 	.word	0x08002221

08001c94 <inv_enable_magnetic_disturbance>:
 8001c94:	b508      	push	{r3, lr}
 8001c96:	f7ff ffd1 	bl	8001c3c <inv_init_magnetic_disturbance>
 8001c9a:	b100      	cbz	r0, 8001c9e <inv_enable_magnetic_disturbance+0xa>
 8001c9c:	bd08      	pop	{r3, pc}
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	4a05      	ldr	r2, [pc, #20]	; (8001cb8 <inv_enable_magnetic_disturbance+0x24>)
 8001ca2:	2101      	movs	r1, #1
 8001ca4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001ca8:	4804      	ldr	r0, [pc, #16]	; (8001cbc <inv_enable_magnetic_disturbance+0x28>)
 8001caa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001cae:	f8c2 1088 	str.w	r1, [r2, #136]	; 0x88
 8001cb2:	f00d baff 	b.w	800f2b4 <inv_register_mpl_start_notification>
 8001cb6:	bf00      	nop
 8001cb8:	2000045c 	.word	0x2000045c
 8001cbc:	08001c15 	.word	0x08001c15

08001cc0 <inv_disable_magnetic_disturbance>:
 8001cc0:	b510      	push	{r4, lr}
 8001cc2:	4c04      	ldr	r4, [pc, #16]	; (8001cd4 <inv_disable_magnetic_disturbance+0x14>)
 8001cc4:	4620      	mov	r0, r4
 8001cc6:	f00b fa49 	bl	800d15c <inv_unregister_data_cb>
 8001cca:	4620      	mov	r0, r4
 8001ccc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001cd0:	f00b ba44 	b.w	800d15c <inv_unregister_data_cb>
 8001cd4:	08002221 	.word	0x08002221

08001cd8 <inv_disable_dip_tracking>:
 8001cd8:	4b02      	ldr	r3, [pc, #8]	; (8001ce4 <inv_disable_dip_tracking+0xc>)
 8001cda:	2000      	movs	r0, #0
 8001cdc:	f8c3 008c 	str.w	r0, [r3, #140]	; 0x8c
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	2000045c 	.word	0x2000045c

08001ce8 <inv_enable_dip_tracking>:
 8001ce8:	4b02      	ldr	r3, [pc, #8]	; (8001cf4 <inv_enable_dip_tracking+0xc>)
 8001cea:	2201      	movs	r2, #1
 8001cec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8001cf0:	2000      	movs	r0, #0
 8001cf2:	4770      	bx	lr
 8001cf4:	2000045c 	.word	0x2000045c

08001cf8 <inv_track_dip_angle>:
 8001cf8:	b538      	push	{r3, r4, r5, lr}
 8001cfa:	b158      	cbz	r0, 8001d14 <inv_track_dip_angle+0x1c>
 8001cfc:	2801      	cmp	r0, #1
 8001cfe:	d019      	beq.n	8001d34 <inv_track_dip_angle+0x3c>
 8001d00:	4b22      	ldr	r3, [pc, #136]	; (8001d8c <inv_track_dip_angle+0x94>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	2101      	movs	r1, #1
 8001d06:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
 8001d0a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8001d0e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8001d12:	bd38      	pop	{r3, r4, r5, pc}
 8001d14:	4b1d      	ldr	r3, [pc, #116]	; (8001d8c <inv_track_dip_angle+0x94>)
 8001d16:	2400      	movs	r4, #0
 8001d18:	2201      	movs	r2, #1
 8001d1a:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
 8001d1e:	f8c3 10a4 	str.w	r1, [r3, #164]	; 0xa4
 8001d22:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
 8001d26:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
 8001d2a:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
 8001d2e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8001d32:	bd38      	pop	{r3, r4, r5, pc}
 8001d34:	4d15      	ldr	r5, [pc, #84]	; (8001d8c <inv_track_dip_angle+0x94>)
 8001d36:	4608      	mov	r0, r1
 8001d38:	460c      	mov	r4, r1
 8001d3a:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
 8001d3e:	f001 fcef 	bl	8003720 <__aeabi_fsub>
 8001d42:	f8d5 109c 	ldr.w	r1, [r5, #156]	; 0x9c
 8001d46:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8001d4a:	f001 ff91 	bl	8003c70 <__aeabi_fcmplt>
 8001d4e:	b1b0      	cbz	r0, 8001d7e <inv_track_dip_angle+0x86>
 8001d50:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001d54:	4620      	mov	r0, r4
 8001d56:	1c5c      	adds	r4, r3, #1
 8001d58:	f8d5 10a4 	ldr.w	r1, [r5, #164]	; 0xa4
 8001d5c:	f8c5 4094 	str.w	r4, [r5, #148]	; 0x94
 8001d60:	f001 fce0 	bl	8003724 <__addsf3>
 8001d64:	2c31      	cmp	r4, #49	; 0x31
 8001d66:	f8c5 00a4 	str.w	r0, [r5, #164]	; 0xa4
 8001d6a:	dd0d      	ble.n	8001d88 <inv_track_dip_angle+0x90>
 8001d6c:	2302      	movs	r3, #2
 8001d6e:	4908      	ldr	r1, [pc, #32]	; (8001d90 <inv_track_dip_angle+0x98>)
 8001d70:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
 8001d74:	f001 fe92 	bl	8003a9c <__aeabi_fdiv>
 8001d78:	f8c5 00a8 	str.w	r0, [r5, #168]	; 0xa8
 8001d7c:	bd38      	pop	{r3, r4, r5, pc}
 8001d7e:	f8c5 0090 	str.w	r0, [r5, #144]	; 0x90
 8001d82:	f8c5 0094 	str.w	r0, [r5, #148]	; 0x94
 8001d86:	bd38      	pop	{r3, r4, r5, pc}
 8001d88:	bd38      	pop	{r3, r4, r5, pc}
 8001d8a:	bf00      	nop
 8001d8c:	2000045c 	.word	0x2000045c
 8001d90:	42480000 	.word	0x42480000

08001d94 <ComputeAngleVelocity>:
 8001d94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d96:	4606      	mov	r6, r0
 8001d98:	460d      	mov	r5, r1
 8001d9a:	4614      	mov	r4, r2
 8001d9c:	b08f      	sub	sp, #60	; 0x3c
 8001d9e:	a905      	add	r1, sp, #20
 8001da0:	f00c fd5d 	bl	800e85e <inv_quaternion_to_rotation>
 8001da4:	aa01      	add	r2, sp, #4
 8001da6:	4628      	mov	r0, r5
 8001da8:	4631      	mov	r1, r6
 8001daa:	f00c f8d7 	bl	800df5c <inv_q_mult>
 8001dae:	4630      	mov	r0, r6
 8001db0:	4629      	mov	r1, r5
 8001db2:	f00c f9cc 	bl	800e14e <inv_q_invert>
 8001db6:	af05      	add	r7, sp, #20
 8001db8:	f1a4 0c04 	sub.w	ip, r4, #4
 8001dbc:	f104 0208 	add.w	r2, r4, #8
 8001dc0:	f10d 0e10 	add.w	lr, sp, #16
 8001dc4:	463c      	mov	r4, r7
 8001dc6:	ab01      	add	r3, sp, #4
 8001dc8:	2000      	movs	r0, #0
 8001dca:	2100      	movs	r1, #0
 8001dcc:	f853 5f04 	ldr.w	r5, [r3, #4]!
 8001dd0:	f854 6b04 	ldr.w	r6, [r4], #4
 8001dd4:	4573      	cmp	r3, lr
 8001dd6:	fbc5 0106 	smlal	r0, r1, r5, r6
 8001dda:	d1f7      	bne.n	8001dcc <ComputeAngleVelocity+0x38>
 8001ddc:	0f83      	lsrs	r3, r0, #30
 8001dde:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 8001de2:	f84c 3f04 	str.w	r3, [ip, #4]!
 8001de6:	4594      	cmp	ip, r2
 8001de8:	f107 070c 	add.w	r7, r7, #12
 8001dec:	d1ea      	bne.n	8001dc4 <ComputeAngleVelocity+0x30>
 8001dee:	b00f      	add	sp, #60	; 0x3c
 8001df0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001df2:	bf00      	nop

08001df4 <Mag3ofNormalizedLong>:
 8001df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001df6:	4604      	mov	r4, r0
 8001df8:	6800      	ldr	r0, [r0, #0]
 8001dfa:	f001 fd47 	bl	800388c <__aeabi_i2f>
 8001dfe:	4607      	mov	r7, r0
 8001e00:	6860      	ldr	r0, [r4, #4]
 8001e02:	f001 fd43 	bl	800388c <__aeabi_i2f>
 8001e06:	4606      	mov	r6, r0
 8001e08:	68a0      	ldr	r0, [r4, #8]
 8001e0a:	f001 fd3f 	bl	800388c <__aeabi_i2f>
 8001e0e:	4639      	mov	r1, r7
 8001e10:	4605      	mov	r5, r0
 8001e12:	4638      	mov	r0, r7
 8001e14:	f001 fd8e 	bl	8003934 <__aeabi_fmul>
 8001e18:	4631      	mov	r1, r6
 8001e1a:	4604      	mov	r4, r0
 8001e1c:	4630      	mov	r0, r6
 8001e1e:	f001 fd89 	bl	8003934 <__aeabi_fmul>
 8001e22:	4601      	mov	r1, r0
 8001e24:	4620      	mov	r0, r4
 8001e26:	f001 fc7d 	bl	8003724 <__addsf3>
 8001e2a:	4629      	mov	r1, r5
 8001e2c:	4604      	mov	r4, r0
 8001e2e:	4628      	mov	r0, r5
 8001e30:	f001 fd80 	bl	8003934 <__aeabi_fmul>
 8001e34:	4601      	mov	r1, r0
 8001e36:	4620      	mov	r0, r4
 8001e38:	f001 fc74 	bl	8003724 <__addsf3>
 8001e3c:	f012 fc0e 	bl	801465c <sqrtf>
 8001e40:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
 8001e44:	f001 fd76 	bl	8003934 <__aeabi_fmul>
 8001e48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e4a:	bf00      	nop

08001e4c <MagDisturbSetDisturbance>:
 8001e4c:	b570      	push	{r4, r5, r6, lr}
 8001e4e:	4605      	mov	r5, r0
 8001e50:	4c1b      	ldr	r4, [pc, #108]	; (8001ec0 <MagDisturbSetDisturbance+0x74>)
 8001e52:	460e      	mov	r6, r1
 8001e54:	6820      	ldr	r0, [r4, #0]
 8001e56:	4629      	mov	r1, r5
 8001e58:	f001 ff0a 	bl	8003c70 <__aeabi_fcmplt>
 8001e5c:	b920      	cbnz	r0, 8001e68 <MagDisturbSetDisturbance+0x1c>
 8001e5e:	4628      	mov	r0, r5
 8001e60:	6861      	ldr	r1, [r4, #4]
 8001e62:	f001 ff05 	bl	8003c70 <__aeabi_fcmplt>
 8001e66:	b198      	cbz	r0, 8001e90 <MagDisturbSetDisturbance+0x44>
 8001e68:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001e6a:	4a15      	ldr	r2, [pc, #84]	; (8001ec0 <MagDisturbSetDisturbance+0x74>)
 8001e6c:	b1ab      	cbz	r3, 8001e9a <MagDisturbSetDisturbance+0x4e>
 8001e6e:	2300      	movs	r3, #0
 8001e70:	461a      	mov	r2, r3
 8001e72:	2101      	movs	r1, #1
 8001e74:	67a3      	str	r3, [r4, #120]	; 0x78
 8001e76:	6761      	str	r1, [r4, #116]	; 0x74
 8001e78:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8001e7a:	4911      	ldr	r1, [pc, #68]	; (8001ec0 <MagDisturbSetDisturbance+0x74>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	dc06      	bgt.n	8001e8e <MagDisturbSetDisturbance+0x42>
 8001e80:	6f4b      	ldr	r3, [r1, #116]	; 0x74
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	bf04      	itt	eq
 8001e86:	2300      	moveq	r3, #0
 8001e88:	65cb      	streq	r3, [r1, #92]	; 0x5c
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	6763      	str	r3, [r4, #116]	; 0x74
 8001e8e:	bd70      	pop	{r4, r5, r6, pc}
 8001e90:	6923      	ldr	r3, [r4, #16]
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d007      	beq.n	8001ea6 <MagDisturbSetDisturbance+0x5a>
 8001e96:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8001e98:	e7ee      	b.n	8001e78 <MagDisturbSetDisturbance+0x2c>
 8001e9a:	f102 0018 	add.w	r0, r2, #24
 8001e9e:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8001ea0:	f00c ffca 	bl	800ee38 <inv_set_compass_correction>
 8001ea4:	e7e3      	b.n	8001e6e <MagDisturbSetDisturbance+0x22>
 8001ea6:	68e0      	ldr	r0, [r4, #12]
 8001ea8:	4631      	mov	r1, r6
 8001eaa:	f001 fee1 	bl	8003c70 <__aeabi_fcmplt>
 8001eae:	2800      	cmp	r0, #0
 8001eb0:	d1da      	bne.n	8001e68 <MagDisturbSetDisturbance+0x1c>
 8001eb2:	4630      	mov	r0, r6
 8001eb4:	68a1      	ldr	r1, [r4, #8]
 8001eb6:	f001 fedb 	bl	8003c70 <__aeabi_fcmplt>
 8001eba:	2800      	cmp	r0, #0
 8001ebc:	d0eb      	beq.n	8001e96 <MagDisturbSetDisturbance+0x4a>
 8001ebe:	e7d3      	b.n	8001e68 <MagDisturbSetDisturbance+0x1c>
 8001ec0:	2000045c 	.word	0x2000045c

08001ec4 <MagDisturbCheckSettling>:
 8001ec4:	b538      	push	{r3, r4, r5, lr}
 8001ec6:	4605      	mov	r5, r0
 8001ec8:	460c      	mov	r4, r1
 8001eca:	f00c ffe7 	bl	800ee9c <inv_get_acc_state>
 8001ece:	b920      	cbnz	r0, 8001eda <MagDisturbCheckSettling+0x16>
 8001ed0:	4628      	mov	r0, r5
 8001ed2:	490c      	ldr	r1, [pc, #48]	; (8001f04 <MagDisturbCheckSettling+0x40>)
 8001ed4:	f001 feea 	bl	8003cac <__aeabi_fcmpgt>
 8001ed8:	b178      	cbz	r0, 8001efa <MagDisturbCheckSettling+0x36>
 8001eda:	4b0b      	ldr	r3, [pc, #44]	; (8001f08 <MagDisturbCheckSettling+0x44>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	611a      	str	r2, [r3, #16]
 8001ee0:	615a      	str	r2, [r3, #20]
 8001ee2:	6959      	ldr	r1, [r3, #20]
 8001ee4:	4a08      	ldr	r2, [pc, #32]	; (8001f08 <MagDisturbCheckSettling+0x44>)
 8001ee6:	4421      	add	r1, r4
 8001ee8:	f5b1 7ffa 	cmp.w	r1, #500	; 0x1f4
 8001eec:	6159      	str	r1, [r3, #20]
 8001eee:	dd03      	ble.n	8001ef8 <MagDisturbCheckSettling+0x34>
 8001ef0:	2101      	movs	r1, #1
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	6111      	str	r1, [r2, #16]
 8001ef6:	6153      	str	r3, [r2, #20]
 8001ef8:	bd38      	pop	{r3, r4, r5, pc}
 8001efa:	4b03      	ldr	r3, [pc, #12]	; (8001f08 <MagDisturbCheckSettling+0x44>)
 8001efc:	691a      	ldr	r2, [r3, #16]
 8001efe:	2a00      	cmp	r2, #0
 8001f00:	d0ef      	beq.n	8001ee2 <MagDisturbCheckSettling+0x1e>
 8001f02:	bd38      	pop	{r3, r4, r5, pc}
 8001f04:	461c4000 	.word	0x461c4000
 8001f08:	2000045c 	.word	0x2000045c

08001f0c <inv_check_magnetic_disturbance>:
 8001f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f10:	4db0      	ldr	r5, [pc, #704]	; (80021d4 <inv_check_magnetic_disturbance+0x2c8>)
 8001f12:	b08d      	sub	sp, #52	; 0x34
 8001f14:	f8d5 6088 	ldr.w	r6, [r5, #136]	; 0x88
 8001f18:	2400      	movs	r4, #0
 8001f1a:	9406      	str	r4, [sp, #24]
 8001f1c:	9407      	str	r4, [sp, #28]
 8001f1e:	9408      	str	r4, [sp, #32]
 8001f20:	b926      	cbnz	r6, 8001f2c <inv_check_magnetic_disturbance+0x20>
 8001f22:	2300      	movs	r3, #0
 8001f24:	4618      	mov	r0, r3
 8001f26:	b00d      	add	sp, #52	; 0x34
 8001f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f2c:	461c      	mov	r4, r3
 8001f2e:	4617      	mov	r7, r2
 8001f30:	9100      	str	r1, [sp, #0]
 8001f32:	4680      	mov	r8, r0
 8001f34:	f00a fe1c 	bl	800cb70 <inv_get_gyro_on>
 8001f38:	2800      	cmp	r0, #0
 8001f3a:	f040 8129 	bne.w	8002190 <inv_check_magnetic_disturbance+0x284>
 8001f3e:	f8d5 3080 	ldr.w	r3, [r5, #128]	; 0x80
 8001f42:	4ea4      	ldr	r6, [pc, #656]	; (80021d4 <inv_check_magnetic_disturbance+0x2c8>)
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	dd12      	ble.n	8001f6e <inv_check_magnetic_disturbance+0x62>
 8001f48:	2301      	movs	r3, #1
 8001f4a:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
 8001f4e:	f00a fe0f 	bl	800cb70 <inv_get_gyro_on>
 8001f52:	2800      	cmp	r0, #0
 8001f54:	f040 80b0 	bne.w	80020b8 <inv_check_magnetic_disturbance+0x1ac>
 8001f58:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8001f5c:	ebc8 0303 	rsb	r3, r8, r3
 8001f60:	f8c6 3080 	str.w	r3, [r6, #128]	; 0x80
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	bfdc      	itt	le
 8001f68:	2300      	movle	r3, #0
 8001f6a:	f8c5 3084 	strle.w	r3, [r5, #132]	; 0x84
 8001f6e:	f00d f90b 	bl	800f188 <inv_got_compass_bias>
 8001f72:	2800      	cmp	r0, #0
 8001f74:	d0d5      	beq.n	8001f22 <inv_check_magnetic_disturbance+0x16>
 8001f76:	f04f 0a00 	mov.w	sl, #0
 8001f7a:	3c04      	subs	r4, #4
 8001f7c:	1f3e      	subs	r6, r7, #4
 8001f7e:	f107 0b08 	add.w	fp, r7, #8
 8001f82:	f856 0f04 	ldr.w	r0, [r6, #4]!
 8001f86:	f001 fc81 	bl	800388c <__aeabi_i2f>
 8001f8a:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
 8001f8e:	f001 fcd1 	bl	8003934 <__aeabi_fmul>
 8001f92:	4681      	mov	r9, r0
 8001f94:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8001f98:	f001 fc78 	bl	800388c <__aeabi_i2f>
 8001f9c:	4601      	mov	r1, r0
 8001f9e:	4648      	mov	r0, r9
 8001fa0:	f001 fcc8 	bl	8003934 <__aeabi_fmul>
 8001fa4:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
 8001fa8:	f001 fcc4 	bl	8003934 <__aeabi_fmul>
 8001fac:	4601      	mov	r1, r0
 8001fae:	4650      	mov	r0, sl
 8001fb0:	f001 fbb8 	bl	8003724 <__addsf3>
 8001fb4:	455e      	cmp	r6, fp
 8001fb6:	4682      	mov	sl, r0
 8001fb8:	d1e3      	bne.n	8001f82 <inv_check_magnetic_disturbance+0x76>
 8001fba:	4638      	mov	r0, r7
 8001fbc:	f7ff ff1a 	bl	8001df4 <Mag3ofNormalizedLong>
 8001fc0:	4606      	mov	r6, r0
 8001fc2:	4650      	mov	r0, sl
 8001fc4:	4631      	mov	r1, r6
 8001fc6:	f001 fd69 	bl	8003a9c <__aeabi_fdiv>
 8001fca:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001fce:	4604      	mov	r4, r0
 8001fd0:	f001 fe6c 	bl	8003cac <__aeabi_fcmpgt>
 8001fd4:	2800      	cmp	r0, #0
 8001fd6:	d067      	beq.n	80020a8 <inv_check_magnetic_disturbance+0x19c>
 8001fd8:	f04f 547e 	mov.w	r4, #1065353216	; 0x3f800000
 8001fdc:	4620      	mov	r0, r4
 8001fde:	f012 faef 	bl	80145c0 <acosf>
 8001fe2:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 8001fe6:	4607      	mov	r7, r0
 8001fe8:	4c7a      	ldr	r4, [pc, #488]	; (80021d4 <inv_check_magnetic_disturbance+0x2c8>)
 8001fea:	b15b      	cbz	r3, 8002004 <inv_check_magnetic_disturbance+0xf8>
 8001fec:	4630      	mov	r0, r6
 8001fee:	6821      	ldr	r1, [r4, #0]
 8001ff0:	f001 fe3e 	bl	8003c70 <__aeabi_fcmplt>
 8001ff4:	b130      	cbz	r0, 8002004 <inv_check_magnetic_disturbance+0xf8>
 8001ff6:	4630      	mov	r0, r6
 8001ff8:	6861      	ldr	r1, [r4, #4]
 8001ffa:	f001 fe57 	bl	8003cac <__aeabi_fcmpgt>
 8001ffe:	2800      	cmp	r0, #0
 8002000:	f040 80ca 	bne.w	8002198 <inv_check_magnetic_disturbance+0x28c>
 8002004:	ac09      	add	r4, sp, #36	; 0x24
 8002006:	f8df a1cc 	ldr.w	sl, [pc, #460]	; 80021d4 <inv_check_magnetic_disturbance+0x2c8>
 800200a:	4620      	mov	r0, r4
 800200c:	f00c ff94 	bl	800ef38 <inv_get_local_field>
 8002010:	4620      	mov	r0, r4
 8002012:	f10a 01ac 	add.w	r1, sl, #172	; 0xac
 8002016:	220c      	movs	r2, #12
 8002018:	f00d feb3 	bl	800fd82 <memcmp>
 800201c:	2800      	cmp	r0, #0
 800201e:	d155      	bne.n	80020cc <inv_check_magnetic_disturbance+0x1c0>
 8002020:	f8da 3098 	ldr.w	r3, [sl, #152]	; 0x98
 8002024:	2b01      	cmp	r3, #1
 8002026:	d051      	beq.n	80020cc <inv_check_magnetic_disturbance+0x1c0>
 8002028:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 800202a:	4b6a      	ldr	r3, [pc, #424]	; (80021d4 <inv_check_magnetic_disturbance+0x2c8>)
 800202c:	b962      	cbnz	r2, 8002048 <inv_check_magnetic_disturbance+0x13c>
 800202e:	2201      	movs	r2, #1
 8002030:	65da      	str	r2, [r3, #92]	; 0x5c
 8002032:	f103 0418 	add.w	r4, r3, #24
 8002036:	f103 0a58 	add.w	sl, r3, #88	; 0x58
 800203a:	4620      	mov	r0, r4
 800203c:	4966      	ldr	r1, [pc, #408]	; (80021d8 <inv_check_magnetic_disturbance+0x2cc>)
 800203e:	3410      	adds	r4, #16
 8002040:	f00c ff16 	bl	800ee70 <inv_get_compass_correction>
 8002044:	4554      	cmp	r4, sl
 8002046:	d1f8      	bne.n	800203a <inv_check_magnetic_disturbance+0x12e>
 8002048:	f8dd 9000 	ldr.w	r9, [sp]
 800204c:	4c61      	ldr	r4, [pc, #388]	; (80021d4 <inv_check_magnetic_disturbance+0x2c8>)
 800204e:	aa03      	add	r2, sp, #12
 8002050:	4648      	mov	r0, r9
 8002052:	f104 0164 	add.w	r1, r4, #100	; 0x64
 8002056:	f7ff fe9d 	bl	8001d94 <ComputeAngleVelocity>
 800205a:	f104 0164 	add.w	r1, r4, #100	; 0x64
 800205e:	4648      	mov	r0, r9
 8002060:	f00c f875 	bl	800e14e <inv_q_invert>
 8002064:	a806      	add	r0, sp, #24
 8002066:	f00b fefe 	bl	800de66 <inv_get_gyro_sum_of_sqr>
 800206a:	f001 fc0b 	bl	8003884 <__aeabi_ui2f>
 800206e:	f04f 5172 	mov.w	r1, #1015021568	; 0x3c800000
 8002072:	f001 fc5f 	bl	8003934 <__aeabi_fmul>
 8002076:	4641      	mov	r1, r8
 8002078:	f7ff ff24 	bl	8001ec4 <MagDisturbCheckSettling>
 800207c:	4630      	mov	r0, r6
 800207e:	4639      	mov	r1, r7
 8002080:	f7ff fee4 	bl	8001e4c <MagDisturbSetDisturbance>
 8002084:	6fab      	ldr	r3, [r5, #120]	; 0x78
 8002086:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8002088:	4293      	cmp	r3, r2
 800208a:	da01      	bge.n	8002090 <inv_check_magnetic_disturbance+0x184>
 800208c:	4443      	add	r3, r8
 800208e:	67a3      	str	r3, [r4, #120]	; 0x78
 8002090:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002092:	4c50      	ldr	r4, [pc, #320]	; (80021d4 <inv_check_magnetic_disturbance+0x2c8>)
 8002094:	2b00      	cmp	r3, #0
 8002096:	f47f af45 	bne.w	8001f24 <inv_check_magnetic_disturbance+0x18>
 800209a:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800209c:	4440      	add	r0, r8
 800209e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80020a2:	dc7f      	bgt.n	80021a4 <inv_check_magnetic_disturbance+0x298>
 80020a4:	6620      	str	r0, [r4, #96]	; 0x60
 80020a6:	e73d      	b.n	8001f24 <inv_check_magnetic_disturbance+0x18>
 80020a8:	4620      	mov	r0, r4
 80020aa:	494c      	ldr	r1, [pc, #304]	; (80021dc <inv_check_magnetic_disturbance+0x2d0>)
 80020ac:	f001 fde0 	bl	8003c70 <__aeabi_fcmplt>
 80020b0:	2800      	cmp	r0, #0
 80020b2:	d093      	beq.n	8001fdc <inv_check_magnetic_disturbance+0xd0>
 80020b4:	4c49      	ldr	r4, [pc, #292]	; (80021dc <inv_check_magnetic_disturbance+0x2d0>)
 80020b6:	e791      	b.n	8001fdc <inv_check_magnetic_disturbance+0xd0>
 80020b8:	a806      	add	r0, sp, #24
 80020ba:	f00b fed4 	bl	800de66 <inv_get_gyro_sum_of_sqr>
 80020be:	f5b0 4fc8 	cmp.w	r0, #25600	; 0x6400
 80020c2:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 80020c6:	f4bf af49 	bcs.w	8001f5c <inv_check_magnetic_disturbance+0x50>
 80020ca:	e74b      	b.n	8001f64 <inv_check_magnetic_disturbance+0x58>
 80020cc:	f8df a104 	ldr.w	sl, [pc, #260]	; 80021d4 <inv_check_magnetic_disturbance+0x2c8>
 80020d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80020d2:	f10a 0eac 	add.w	lr, sl, #172	; 0xac
 80020d6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80020da:	e88e 0007 	stmia.w	lr, {r0, r1, r2}
 80020de:	b9a3      	cbnz	r3, 800210a <inv_check_magnetic_disturbance+0x1fe>
 80020e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80020e2:	b993      	cbnz	r3, 800210a <inv_check_magnetic_disturbance+0x1fe>
 80020e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80020e6:	b983      	cbnz	r3, 800210a <inv_check_magnetic_disturbance+0x1fe>
 80020e8:	f8da 2098 	ldr.w	r2, [sl, #152]	; 0x98
 80020ec:	483c      	ldr	r0, [pc, #240]	; (80021e0 <inv_check_magnetic_disturbance+0x2d4>)
 80020ee:	493d      	ldr	r1, [pc, #244]	; (80021e4 <inv_check_magnetic_disturbance+0x2d8>)
 80020f0:	2a01      	cmp	r2, #1
 80020f2:	f8ca 0000 	str.w	r0, [sl]
 80020f6:	f8ca 1004 	str.w	r1, [sl, #4]
 80020fa:	d07b      	beq.n	80021f4 <inv_check_magnetic_disturbance+0x2e8>
 80020fc:	4a3a      	ldr	r2, [pc, #232]	; (80021e8 <inv_check_magnetic_disturbance+0x2dc>)
 80020fe:	4b3b      	ldr	r3, [pc, #236]	; (80021ec <inv_check_magnetic_disturbance+0x2e0>)
 8002100:	f8ca 2008 	str.w	r2, [sl, #8]
 8002104:	f8ca 300c 	str.w	r3, [sl, #12]
 8002108:	e78e      	b.n	8002028 <inv_check_magnetic_disturbance+0x11c>
 800210a:	4620      	mov	r0, r4
 800210c:	f7ff fe72 	bl	8001df4 <Mag3ofNormalizedLong>
 8002110:	2100      	movs	r1, #0
 8002112:	4604      	mov	r4, r0
 8002114:	f001 fda2 	bl	8003c5c <__aeabi_fcmpeq>
 8002118:	2800      	cmp	r0, #0
 800211a:	d185      	bne.n	8002028 <inv_check_magnetic_disturbance+0x11c>
 800211c:	4620      	mov	r0, r4
 800211e:	4934      	ldr	r1, [pc, #208]	; (80021f0 <inv_check_magnetic_disturbance+0x2e4>)
 8002120:	f001 fafe 	bl	8003720 <__aeabi_fsub>
 8002124:	4601      	mov	r1, r0
 8002126:	f001 fc05 	bl	8003934 <__aeabi_fmul>
 800212a:	f012 fa97 	bl	801465c <sqrtf>
 800212e:	4930      	ldr	r1, [pc, #192]	; (80021f0 <inv_check_magnetic_disturbance+0x2e4>)
 8002130:	6068      	str	r0, [r5, #4]
 8002132:	4620      	mov	r0, r4
 8002134:	f001 faf6 	bl	8003724 <__addsf3>
 8002138:	4601      	mov	r1, r0
 800213a:	f001 fbfb 	bl	8003934 <__aeabi_fmul>
 800213e:	f012 fa8d 	bl	801465c <sqrtf>
 8002142:	6028      	str	r0, [r5, #0]
 8002144:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8002146:	f001 fba1 	bl	800388c <__aeabi_i2f>
 800214a:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
 800214e:	f001 fbf1 	bl	8003934 <__aeabi_fmul>
 8002152:	4621      	mov	r1, r4
 8002154:	f001 fca2 	bl	8003a9c <__aeabi_fdiv>
 8002158:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800215c:	4604      	mov	r4, r0
 800215e:	f001 fda5 	bl	8003cac <__aeabi_fcmpgt>
 8002162:	b378      	cbz	r0, 80021c4 <inv_check_magnetic_disturbance+0x2b8>
 8002164:	f04f 547e 	mov.w	r4, #1065353216	; 0x3f800000
 8002168:	4620      	mov	r0, r4
 800216a:	f012 fa29 	bl	80145c0 <acosf>
 800216e:	f8d5 109c 	ldr.w	r1, [r5, #156]	; 0x9c
 8002172:	f001 fad5 	bl	8003720 <__aeabi_fsub>
 8002176:	60a8      	str	r0, [r5, #8]
 8002178:	4620      	mov	r0, r4
 800217a:	f012 fa21 	bl	80145c0 <acosf>
 800217e:	f8d5 109c 	ldr.w	r1, [r5, #156]	; 0x9c
 8002182:	f001 facf 	bl	8003724 <__addsf3>
 8002186:	2300      	movs	r3, #0
 8002188:	60e8      	str	r0, [r5, #12]
 800218a:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 800218e:	e74b      	b.n	8002028 <inv_check_magnetic_disturbance+0x11c>
 8002190:	a806      	add	r0, sp, #24
 8002192:	f00b f981 	bl	800d498 <inv_get_gyro>
 8002196:	e6d2      	b.n	8001f3e <inv_check_magnetic_disturbance+0x32>
 8002198:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800219c:	4639      	mov	r1, r7
 800219e:	f7ff fdab 	bl	8001cf8 <inv_track_dip_angle>
 80021a2:	e72f      	b.n	8002004 <inv_check_magnetic_disturbance+0xf8>
 80021a4:	f104 0128 	add.w	r1, r4, #40	; 0x28
 80021a8:	2230      	movs	r2, #48	; 0x30
 80021aa:	f104 0018 	add.w	r0, r4, #24
 80021ae:	6623      	str	r3, [r4, #96]	; 0x60
 80021b0:	f00d fe03 	bl	800fdba <memmove>
 80021b4:	f104 0048 	add.w	r0, r4, #72	; 0x48
 80021b8:	f104 0158 	add.w	r1, r4, #88	; 0x58
 80021bc:	f00c fe58 	bl	800ee70 <inv_get_compass_correction>
 80021c0:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80021c2:	e6af      	b.n	8001f24 <inv_check_magnetic_disturbance+0x18>
 80021c4:	4620      	mov	r0, r4
 80021c6:	4905      	ldr	r1, [pc, #20]	; (80021dc <inv_check_magnetic_disturbance+0x2d0>)
 80021c8:	f001 fd52 	bl	8003c70 <__aeabi_fcmplt>
 80021cc:	2800      	cmp	r0, #0
 80021ce:	d0cb      	beq.n	8002168 <inv_check_magnetic_disturbance+0x25c>
 80021d0:	4c02      	ldr	r4, [pc, #8]	; (80021dc <inv_check_magnetic_disturbance+0x2d0>)
 80021d2:	e7c9      	b.n	8002168 <inv_check_magnetic_disturbance+0x25c>
 80021d4:	2000045c 	.word	0x2000045c
 80021d8:	200004b4 	.word	0x200004b4
 80021dc:	bf800000 	.word	0xbf800000
 80021e0:	42700000 	.word	0x42700000
 80021e4:	41f00000 	.word	0x41f00000
 80021e8:	c2b40000 	.word	0xc2b40000
 80021ec:	42b40000 	.word	0x42b40000
 80021f0:	41200000 	.word	0x41200000
 80021f4:	f8da 40a8 	ldr.w	r4, [sl, #168]	; 0xa8
 80021f8:	f8da b09c 	ldr.w	fp, [sl, #156]	; 0x9c
 80021fc:	4620      	mov	r0, r4
 80021fe:	4659      	mov	r1, fp
 8002200:	9301      	str	r3, [sp, #4]
 8002202:	f001 fa8d 	bl	8003720 <__aeabi_fsub>
 8002206:	4659      	mov	r1, fp
 8002208:	f8ca 0008 	str.w	r0, [sl, #8]
 800220c:	4620      	mov	r0, r4
 800220e:	f001 fa89 	bl	8003724 <__addsf3>
 8002212:	9b01      	ldr	r3, [sp, #4]
 8002214:	f8ca 000c 	str.w	r0, [sl, #12]
 8002218:	f8ca 3098 	str.w	r3, [sl, #152]	; 0x98
 800221c:	e704      	b.n	8002028 <inv_check_magnetic_disturbance+0x11c>
 800221e:	bf00      	nop

08002220 <inv_magnetic_disturbance_process>:
 8002220:	b570      	push	{r4, r5, r6, lr}
 8002222:	4604      	mov	r4, r0
 8002224:	b088      	sub	sp, #32
 8002226:	a801      	add	r0, sp, #4
 8002228:	f00c fe96 	bl	800ef58 <inv_get_gravity>
 800222c:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8002230:	f8d4 50c4 	ldr.w	r5, [r4, #196]	; 0xc4
 8002234:	a804      	add	r0, sp, #16
 8002236:	1b5d      	subs	r5, r3, r5
 8002238:	f00c fedc 	bl	800eff4 <inv_get_6axis_quaternion>
 800223c:	4606      	mov	r6, r0
 800223e:	a904      	add	r1, sp, #16
 8002240:	f104 02a0 	add.w	r2, r4, #160	; 0xa0
 8002244:	ab01      	add	r3, sp, #4
 8002246:	4628      	mov	r0, r5
 8002248:	f7ff fe60 	bl	8001f0c <inv_check_magnetic_disturbance>
 800224c:	f00a fd54 	bl	800ccf8 <inv_set_compass_disturbance>
 8002250:	4630      	mov	r0, r6
 8002252:	b008      	add	sp, #32
 8002254:	bd70      	pop	{r4, r5, r6, pc}
 8002256:	bf00      	nop

08002258 <inv_get_magnetic_disturbance_state>:
 8002258:	4b01      	ldr	r3, [pc, #4]	; (8002260 <inv_get_magnetic_disturbance_state+0x8>)
 800225a:	6f58      	ldr	r0, [r3, #116]	; 0x74
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	2000045c 	.word	0x2000045c
 8002264:	00000000 	.word	0x00000000

08002268 <inv_normalize_quat>:
 8002268:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800226c:	4604      	mov	r4, r0
 800226e:	6800      	ldr	r0, [r0, #0]
 8002270:	460d      	mov	r5, r1
 8002272:	f001 fb0b 	bl	800388c <__aeabi_i2f>
 8002276:	4606      	mov	r6, r0
 8002278:	6860      	ldr	r0, [r4, #4]
 800227a:	f001 fb07 	bl	800388c <__aeabi_i2f>
 800227e:	4681      	mov	r9, r0
 8002280:	68a0      	ldr	r0, [r4, #8]
 8002282:	f001 fb03 	bl	800388c <__aeabi_i2f>
 8002286:	4680      	mov	r8, r0
 8002288:	68e0      	ldr	r0, [r4, #12]
 800228a:	f001 faff 	bl	800388c <__aeabi_i2f>
 800228e:	4631      	mov	r1, r6
 8002290:	4607      	mov	r7, r0
 8002292:	4630      	mov	r0, r6
 8002294:	f001 fb4e 	bl	8003934 <__aeabi_fmul>
 8002298:	4649      	mov	r1, r9
 800229a:	4606      	mov	r6, r0
 800229c:	4648      	mov	r0, r9
 800229e:	f001 fb49 	bl	8003934 <__aeabi_fmul>
 80022a2:	4601      	mov	r1, r0
 80022a4:	4630      	mov	r0, r6
 80022a6:	f001 fa3d 	bl	8003724 <__addsf3>
 80022aa:	4641      	mov	r1, r8
 80022ac:	4606      	mov	r6, r0
 80022ae:	4640      	mov	r0, r8
 80022b0:	f001 fb40 	bl	8003934 <__aeabi_fmul>
 80022b4:	4601      	mov	r1, r0
 80022b6:	4630      	mov	r0, r6
 80022b8:	f001 fa34 	bl	8003724 <__addsf3>
 80022bc:	4639      	mov	r1, r7
 80022be:	4606      	mov	r6, r0
 80022c0:	4638      	mov	r0, r7
 80022c2:	f001 fb37 	bl	8003934 <__aeabi_fmul>
 80022c6:	4601      	mov	r1, r0
 80022c8:	4630      	mov	r0, r6
 80022ca:	f001 fa2b 	bl	8003724 <__addsf3>
 80022ce:	2100      	movs	r1, #0
 80022d0:	4606      	mov	r6, r0
 80022d2:	f001 fcd7 	bl	8003c84 <__aeabi_fcmple>
 80022d6:	2800      	cmp	r0, #0
 80022d8:	d132      	bne.n	8002340 <inv_normalize_quat+0xd8>
 80022da:	4630      	mov	r0, r6
 80022dc:	f012 f9be 	bl	801465c <sqrtf>
 80022e0:	4601      	mov	r1, r0
 80022e2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80022e6:	f001 fbd9 	bl	8003a9c <__aeabi_fdiv>
 80022ea:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 80022ee:	f001 fb21 	bl	8003934 <__aeabi_fmul>
 80022f2:	4606      	mov	r6, r0
 80022f4:	6820      	ldr	r0, [r4, #0]
 80022f6:	f001 fac9 	bl	800388c <__aeabi_i2f>
 80022fa:	4631      	mov	r1, r6
 80022fc:	f001 fb1a 	bl	8003934 <__aeabi_fmul>
 8002300:	f001 fcf4 	bl	8003cec <__aeabi_f2iz>
 8002304:	6028      	str	r0, [r5, #0]
 8002306:	6860      	ldr	r0, [r4, #4]
 8002308:	f001 fac0 	bl	800388c <__aeabi_i2f>
 800230c:	4631      	mov	r1, r6
 800230e:	f001 fb11 	bl	8003934 <__aeabi_fmul>
 8002312:	f001 fceb 	bl	8003cec <__aeabi_f2iz>
 8002316:	6068      	str	r0, [r5, #4]
 8002318:	68a0      	ldr	r0, [r4, #8]
 800231a:	f001 fab7 	bl	800388c <__aeabi_i2f>
 800231e:	4631      	mov	r1, r6
 8002320:	f001 fb08 	bl	8003934 <__aeabi_fmul>
 8002324:	f001 fce2 	bl	8003cec <__aeabi_f2iz>
 8002328:	60a8      	str	r0, [r5, #8]
 800232a:	68e0      	ldr	r0, [r4, #12]
 800232c:	f001 faae 	bl	800388c <__aeabi_i2f>
 8002330:	4631      	mov	r1, r6
 8002332:	f001 faff 	bl	8003934 <__aeabi_fmul>
 8002336:	f001 fcd9 	bl	8003cec <__aeabi_f2iz>
 800233a:	60e8      	str	r0, [r5, #12]
 800233c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002340:	2300      	movs	r3, #0
 8002342:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002346:	e885 000c 	stmia.w	r5, {r2, r3}
 800234a:	60ab      	str	r3, [r5, #8]
 800234c:	60eb      	str	r3, [r5, #12]
 800234e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002352:	bf00      	nop

08002354 <inv_start_quaternion>:
 8002354:	b508      	push	{r3, lr}
 8002356:	4b08      	ldr	r3, [pc, #32]	; (8002378 <inv_start_quaternion+0x24>)
 8002358:	4908      	ldr	r1, [pc, #32]	; (800237c <inv_start_quaternion+0x28>)
 800235a:	6818      	ldr	r0, [r3, #0]
 800235c:	2208      	movs	r2, #8
 800235e:	f00d fd10 	bl	800fd82 <memcmp>
 8002362:	b108      	cbz	r0, 8002368 <inv_start_quaternion+0x14>
 8002364:	2032      	movs	r0, #50	; 0x32
 8002366:	bd08      	pop	{r3, pc}
 8002368:	4805      	ldr	r0, [pc, #20]	; (8002380 <inv_start_quaternion+0x2c>)
 800236a:	21c8      	movs	r1, #200	; 0xc8
 800236c:	2213      	movs	r2, #19
 800236e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002372:	f00a be51 	b.w	800d018 <inv_register_data_cb>
 8002376:	bf00      	nop
 8002378:	2000004c 	.word	0x2000004c
 800237c:	08016be0 	.word	0x08016be0
 8002380:	08002c3d 	.word	0x08002c3d

08002384 <inv_generate_gyro_quaternion.part.1>:
 8002384:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002386:	6986      	ldr	r6, [r0, #24]
 8002388:	b089      	sub	sp, #36	; 0x24
 800238a:	ea86 73e6 	eor.w	r3, r6, r6, asr #31
 800238e:	eba3 73e6 	sub.w	r3, r3, r6, asr #31
 8002392:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002396:	da5c      	bge.n	8002452 <inv_generate_gyro_quaternion.part.1+0xce>
 8002398:	69c3      	ldr	r3, [r0, #28]
 800239a:	2b00      	cmp	r3, #0
 800239c:	bfb8      	it	lt
 800239e:	425b      	neglt	r3, r3
 80023a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023a4:	db5d      	blt.n	8002462 <inv_generate_gyro_quaternion.part.1+0xde>
 80023a6:	f5b3 0fc8 	cmp.w	r3, #6553600	; 0x640000
 80023aa:	dd71      	ble.n	8002490 <inv_generate_gyro_quaternion.part.1+0x10c>
 80023ac:	4d3c      	ldr	r5, [pc, #240]	; (80024a0 <inv_generate_gyro_quaternion.part.1+0x11c>)
 80023ae:	2303      	movs	r3, #3
 80023b0:	63ab      	str	r3, [r5, #56]	; 0x38
 80023b2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80023b4:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80023b6:	4604      	mov	r4, r0
 80023b8:	429a      	cmp	r2, r3
 80023ba:	4f39      	ldr	r7, [pc, #228]	; (80024a0 <inv_generate_gyro_quaternion.part.1+0x11c>)
 80023bc:	d06a      	beq.n	8002494 <inv_generate_gyro_quaternion.part.1+0x110>
 80023be:	4618      	mov	r0, r3
 80023c0:	637b      	str	r3, [r7, #52]	; 0x34
 80023c2:	f001 fa63 	bl	800388c <__aeabi_i2f>
 80023c6:	4937      	ldr	r1, [pc, #220]	; (80024a4 <inv_generate_gyro_quaternion.part.1+0x120>)
 80023c8:	f001 fb68 	bl	8003a9c <__aeabi_fdiv>
 80023cc:	f04f 419c 	mov.w	r1, #1308622848	; 0x4e000000
 80023d0:	f001 fab0 	bl	8003934 <__aeabi_fmul>
 80023d4:	f000 fe00 	bl	8002fd8 <__aeabi_f2d>
 80023d8:	a32f      	add	r3, pc, #188	; (adr r3, 8002498 <inv_generate_gyro_quaternion.part.1+0x114>)
 80023da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023de:	f000 fe53 	bl	8003088 <__aeabi_dmul>
 80023e2:	2200      	movs	r2, #0
 80023e4:	4b30      	ldr	r3, [pc, #192]	; (80024a8 <inv_generate_gyro_quaternion.part.1+0x124>)
 80023e6:	f000 fe4f 	bl	8003088 <__aeabi_dmul>
 80023ea:	2200      	movs	r2, #0
 80023ec:	4b2f      	ldr	r3, [pc, #188]	; (80024ac <inv_generate_gyro_quaternion.part.1+0x128>)
 80023ee:	f000 ff75 	bl	80032dc <__aeabi_ddiv>
 80023f2:	f001 f8f9 	bl	80035e8 <__aeabi_d2iz>
 80023f6:	4601      	mov	r1, r0
 80023f8:	6338      	str	r0, [r7, #48]	; 0x30
 80023fa:	2300      	movs	r3, #0
 80023fc:	4630      	mov	r0, r6
 80023fe:	9300      	str	r3, [sp, #0]
 8002400:	f00b fd80 	bl	800df04 <inv_q30_mult>
 8002404:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8002406:	9001      	str	r0, [sp, #4]
 8002408:	69e0      	ldr	r0, [r4, #28]
 800240a:	f00b fd7b 	bl	800df04 <inv_q30_mult>
 800240e:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8002410:	9002      	str	r0, [sp, #8]
 8002412:	6a20      	ldr	r0, [r4, #32]
 8002414:	f00b fd76 	bl	800df04 <inv_q30_mult>
 8002418:	aa04      	add	r2, sp, #16
 800241a:	9003      	str	r0, [sp, #12]
 800241c:	4669      	mov	r1, sp
 800241e:	4820      	ldr	r0, [pc, #128]	; (80024a0 <inv_generate_gyro_quaternion.part.1+0x11c>)
 8002420:	f00b fd9c 	bl	800df5c <inv_q_mult>
 8002424:	9d04      	ldr	r5, [sp, #16]
 8002426:	9c05      	ldr	r4, [sp, #20]
 8002428:	9a06      	ldr	r2, [sp, #24]
 800242a:	9b07      	ldr	r3, [sp, #28]
 800242c:	481c      	ldr	r0, [pc, #112]	; (80024a0 <inv_generate_gyro_quaternion.part.1+0x11c>)
 800242e:	019b      	lsls	r3, r3, #6
 8002430:	a904      	add	r1, sp, #16
 8002432:	01ae      	lsls	r6, r5, #6
 8002434:	01a5      	lsls	r5, r4, #6
 8002436:	0194      	lsls	r4, r2, #6
 8002438:	4602      	mov	r2, r0
 800243a:	9307      	str	r3, [sp, #28]
 800243c:	9604      	str	r6, [sp, #16]
 800243e:	9505      	str	r5, [sp, #20]
 8002440:	9406      	str	r4, [sp, #24]
 8002442:	f00b fe54 	bl	800e0ee <inv_q_add>
 8002446:	4816      	ldr	r0, [pc, #88]	; (80024a0 <inv_generate_gyro_quaternion.part.1+0x11c>)
 8002448:	4601      	mov	r1, r0
 800244a:	f7ff ff0d 	bl	8002268 <inv_normalize_quat>
 800244e:	b009      	add	sp, #36	; 0x24
 8002450:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002452:	f5b3 0fc8 	cmp.w	r3, #6553600	; 0x640000
 8002456:	dca9      	bgt.n	80023ac <inv_generate_gyro_quaternion.part.1+0x28>
 8002458:	69c3      	ldr	r3, [r0, #28]
 800245a:	2b00      	cmp	r3, #0
 800245c:	bfb8      	it	lt
 800245e:	425b      	neglt	r3, r3
 8002460:	e7a1      	b.n	80023a6 <inv_generate_gyro_quaternion.part.1+0x22>
 8002462:	6a03      	ldr	r3, [r0, #32]
 8002464:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002468:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800246c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8002470:	db09      	blt.n	8002486 <inv_generate_gyro_quaternion.part.1+0x102>
 8002472:	2b00      	cmp	r3, #0
 8002474:	bfb8      	it	lt
 8002476:	425b      	neglt	r3, r3
 8002478:	f5b3 0fc8 	cmp.w	r3, #6553600	; 0x640000
 800247c:	dc96      	bgt.n	80023ac <inv_generate_gyro_quaternion.part.1+0x28>
 800247e:	4d08      	ldr	r5, [pc, #32]	; (80024a0 <inv_generate_gyro_quaternion.part.1+0x11c>)
 8002480:	2302      	movs	r3, #2
 8002482:	63ab      	str	r3, [r5, #56]	; 0x38
 8002484:	e795      	b.n	80023b2 <inv_generate_gyro_quaternion.part.1+0x2e>
 8002486:	4b06      	ldr	r3, [pc, #24]	; (80024a0 <inv_generate_gyro_quaternion.part.1+0x11c>)
 8002488:	2200      	movs	r2, #0
 800248a:	639a      	str	r2, [r3, #56]	; 0x38
 800248c:	b009      	add	sp, #36	; 0x24
 800248e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002490:	6a03      	ldr	r3, [r0, #32]
 8002492:	e7ee      	b.n	8002472 <inv_generate_gyro_quaternion.part.1+0xee>
 8002494:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002496:	e7b0      	b.n	80023fa <inv_generate_gyro_quaternion.part.1+0x76>
 8002498:	54442d18 	.word	0x54442d18
 800249c:	400921fb 	.word	0x400921fb
 80024a0:	20000514 	.word	0x20000514
 80024a4:	49742400 	.word	0x49742400
 80024a8:	40700000 	.word	0x40700000
 80024ac:	40668000 	.word	0x40668000

080024b0 <inv_generate_gyro_quaternion>:
 80024b0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80024b2:	065b      	lsls	r3, r3, #25
 80024b4:	d500      	bpl.n	80024b8 <inv_generate_gyro_quaternion+0x8>
 80024b6:	e765      	b.n	8002384 <inv_generate_gyro_quaternion.part.1>
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop

080024bc <inv_set_quaternion>:
 80024bc:	b530      	push	{r4, r5, lr}
 80024be:	4605      	mov	r5, r0
 80024c0:	4c09      	ldr	r4, [pc, #36]	; (80024e8 <inv_set_quaternion+0x2c>)
 80024c2:	b085      	sub	sp, #20
 80024c4:	4620      	mov	r0, r4
 80024c6:	4669      	mov	r1, sp
 80024c8:	f00b fe41 	bl	800e14e <inv_q_invert>
 80024cc:	4628      	mov	r0, r5
 80024ce:	4669      	mov	r1, sp
 80024d0:	f104 0220 	add.w	r2, r4, #32
 80024d4:	f00b fd42 	bl	800df5c <inv_q_mult>
 80024d8:	6828      	ldr	r0, [r5, #0]
 80024da:	6869      	ldr	r1, [r5, #4]
 80024dc:	68aa      	ldr	r2, [r5, #8]
 80024de:	68eb      	ldr	r3, [r5, #12]
 80024e0:	3410      	adds	r4, #16
 80024e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024e4:	b005      	add	sp, #20
 80024e6:	bd30      	pop	{r4, r5, pc}
 80024e8:	20000514 	.word	0x20000514

080024ec <inv_generate_accel_gyro_quaternion>:
 80024ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024f0:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80024f2:	b09d      	sub	sp, #116	; 0x74
 80024f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80024f8:	2b40      	cmp	r3, #64	; 0x40
 80024fa:	4604      	mov	r4, r0
 80024fc:	f000 8220 	beq.w	8002940 <inv_generate_accel_gyro_quaternion+0x454>
 8002500:	f8d0 1120 	ldr.w	r1, [r0, #288]	; 0x120
 8002504:	4e87      	ldr	r6, [pc, #540]	; (8002724 <inv_generate_accel_gyro_quaternion+0x238>)
 8002506:	f001 0350 	and.w	r3, r1, #80	; 0x50
 800250a:	2b40      	cmp	r3, #64	; 0x40
 800250c:	f000 82d3 	beq.w	8002ab6 <inv_generate_accel_gyro_quaternion+0x5ca>
 8002510:	05cd      	lsls	r5, r1, #23
 8002512:	f100 8115 	bmi.w	8002740 <inv_generate_accel_gyro_quaternion+0x254>
 8002516:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002518:	0659      	lsls	r1, r3, #25
 800251a:	f100 81e8 	bmi.w	80028ee <inv_generate_accel_gyro_quaternion+0x402>
 800251e:	4d81      	ldr	r5, [pc, #516]	; (8002724 <inv_generate_accel_gyro_quaternion+0x238>)
 8002520:	f105 0210 	add.w	r2, r5, #16
 8002524:	f105 0020 	add.w	r0, r5, #32
 8002528:	4629      	mov	r1, r5
 800252a:	f00b fd17 	bl	800df5c <inv_q_mult>
 800252e:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8002530:	065a      	lsls	r2, r3, #25
 8002532:	d556      	bpl.n	80025e2 <inv_generate_accel_gyro_quaternion+0xf6>
 8002534:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8002538:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800253a:	4313      	orrs	r3, r2
 800253c:	05db      	lsls	r3, r3, #23
 800253e:	d554      	bpl.n	80025ea <inv_generate_accel_gyro_quaternion+0xfe>
 8002540:	f104 015c 	add.w	r1, r4, #92	; 0x5c
 8002544:	aa10      	add	r2, sp, #64	; 0x40
 8002546:	f105 0010 	add.w	r0, r5, #16
 800254a:	f00b fe23 	bl	800e194 <inv_q_rotate>
 800254e:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8002550:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8002552:	fb82 2302 	smull	r2, r3, r2, r2
 8002556:	fbc1 2301 	smlal	r2, r3, r1, r1
 800255a:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800255c:	f06f 4840 	mvn.w	r8, #3221225472	; 0xc0000000
 8002560:	fbc1 2301 	smlal	r2, r3, r1, r1
 8002564:	f04f 0902 	mov.w	r9, #2
 8002568:	4590      	cmp	r8, r2
 800256a:	eb79 0303 	sbcs.w	r3, r9, r3
 800256e:	f2c0 82af 	blt.w	8002ad0 <inv_generate_accel_gyro_quaternion+0x5e4>
 8002572:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8002574:	2b04      	cmp	r3, #4
 8002576:	f000 82be 	beq.w	8002af6 <inv_generate_accel_gyro_quaternion+0x60a>
 800257a:	1e9a      	subs	r2, r3, #2
 800257c:	2a01      	cmp	r2, #1
 800257e:	f240 81ba 	bls.w	80028f6 <inv_generate_accel_gyro_quaternion+0x40a>
 8002582:	2b01      	cmp	r3, #1
 8002584:	f000 831e 	beq.w	8002bc4 <inv_generate_accel_gyro_quaternion+0x6d8>
 8002588:	2401      	movs	r4, #1
 800258a:	4b67      	ldr	r3, [pc, #412]	; (8002728 <inv_generate_accel_gyro_quaternion+0x23c>)
 800258c:	00a4      	lsls	r4, r4, #2
 800258e:	fb03 f404 	mul.w	r4, r3, r4
 8002592:	9811      	ldr	r0, [sp, #68]	; 0x44
 8002594:	2500      	movs	r5, #0
 8002596:	4621      	mov	r1, r4
 8002598:	0280      	lsls	r0, r0, #10
 800259a:	9514      	str	r5, [sp, #80]	; 0x50
 800259c:	f00b fcb2 	bl	800df04 <inv_q30_mult>
 80025a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80025a2:	9015      	str	r0, [sp, #84]	; 0x54
 80025a4:	4258      	negs	r0, r3
 80025a6:	4621      	mov	r1, r4
 80025a8:	0280      	lsls	r0, r0, #10
 80025aa:	f00b fcab 	bl	800df04 <inv_q30_mult>
 80025ae:	aa18      	add	r2, sp, #96	; 0x60
 80025b0:	9016      	str	r0, [sp, #88]	; 0x58
 80025b2:	495e      	ldr	r1, [pc, #376]	; (800272c <inv_generate_accel_gyro_quaternion+0x240>)
 80025b4:	a814      	add	r0, sp, #80	; 0x50
 80025b6:	9517      	str	r5, [sp, #92]	; 0x5c
 80025b8:	f00b fcd0 	bl	800df5c <inv_q_mult>
 80025bc:	485b      	ldr	r0, [pc, #364]	; (800272c <inv_generate_accel_gyro_quaternion+0x240>)
 80025be:	a918      	add	r1, sp, #96	; 0x60
 80025c0:	4602      	mov	r2, r0
 80025c2:	f00b fd94 	bl	800e0ee <inv_q_add>
 80025c6:	4859      	ldr	r0, [pc, #356]	; (800272c <inv_generate_accel_gyro_quaternion+0x240>)
 80025c8:	4601      	mov	r1, r0
 80025ca:	f7ff fe4d 	bl	8002268 <inv_normalize_quat>
 80025ce:	4669      	mov	r1, sp
 80025d0:	4854      	ldr	r0, [pc, #336]	; (8002724 <inv_generate_accel_gyro_quaternion+0x238>)
 80025d2:	f00b fdbc 	bl	800e14e <inv_q_invert>
 80025d6:	4855      	ldr	r0, [pc, #340]	; (800272c <inv_generate_accel_gyro_quaternion+0x240>)
 80025d8:	4669      	mov	r1, sp
 80025da:	f100 0210 	add.w	r2, r0, #16
 80025de:	f00b fcbd 	bl	800df5c <inv_q_mult>
 80025e2:	2000      	movs	r0, #0
 80025e4:	b01d      	add	sp, #116	; 0x74
 80025e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80025ea:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80025ec:	f001 f94e 	bl	800388c <__aeabi_i2f>
 80025f0:	4607      	mov	r7, r0
 80025f2:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80025f4:	f001 f94a 	bl	800388c <__aeabi_i2f>
 80025f8:	4681      	mov	r9, r0
 80025fa:	6e60      	ldr	r0, [r4, #100]	; 0x64
 80025fc:	f001 f946 	bl	800388c <__aeabi_i2f>
 8002600:	4639      	mov	r1, r7
 8002602:	4680      	mov	r8, r0
 8002604:	4638      	mov	r0, r7
 8002606:	f001 f995 	bl	8003934 <__aeabi_fmul>
 800260a:	4649      	mov	r1, r9
 800260c:	4607      	mov	r7, r0
 800260e:	4648      	mov	r0, r9
 8002610:	f001 f990 	bl	8003934 <__aeabi_fmul>
 8002614:	4601      	mov	r1, r0
 8002616:	4638      	mov	r0, r7
 8002618:	f001 f884 	bl	8003724 <__addsf3>
 800261c:	4641      	mov	r1, r8
 800261e:	4607      	mov	r7, r0
 8002620:	4640      	mov	r0, r8
 8002622:	f001 f987 	bl	8003934 <__aeabi_fmul>
 8002626:	4601      	mov	r1, r0
 8002628:	4638      	mov	r0, r7
 800262a:	f001 f87b 	bl	8003724 <__addsf3>
 800262e:	f8d4 806c 	ldr.w	r8, [r4, #108]	; 0x6c
 8002632:	f012 f813 	bl	801465c <sqrtf>
 8002636:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 800263a:	4607      	mov	r7, r0
 800263c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002640:	f001 fb34 	bl	8003cac <__aeabi_fcmpgt>
 8002644:	2800      	cmp	r0, #0
 8002646:	d0c2      	beq.n	80025ce <inv_generate_accel_gyro_quaternion+0xe2>
 8002648:	6928      	ldr	r0, [r5, #16]
 800264a:	f001 f91f 	bl	800388c <__aeabi_i2f>
 800264e:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 8002652:	f001 f96f 	bl	8003934 <__aeabi_fmul>
 8002656:	9018      	str	r0, [sp, #96]	; 0x60
 8002658:	6968      	ldr	r0, [r5, #20]
 800265a:	f001 f917 	bl	800388c <__aeabi_i2f>
 800265e:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 8002662:	f001 f967 	bl	8003934 <__aeabi_fmul>
 8002666:	9019      	str	r0, [sp, #100]	; 0x64
 8002668:	69a8      	ldr	r0, [r5, #24]
 800266a:	f001 f90f 	bl	800388c <__aeabi_i2f>
 800266e:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 8002672:	f001 f95f 	bl	8003934 <__aeabi_fmul>
 8002676:	901a      	str	r0, [sp, #104]	; 0x68
 8002678:	69e8      	ldr	r0, [r5, #28]
 800267a:	f001 f907 	bl	800388c <__aeabi_i2f>
 800267e:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 8002682:	f001 f957 	bl	8003934 <__aeabi_fmul>
 8002686:	2300      	movs	r3, #0
 8002688:	901b      	str	r0, [sp, #108]	; 0x6c
 800268a:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800268c:	9314      	str	r3, [sp, #80]	; 0x50
 800268e:	f001 f8fd 	bl	800388c <__aeabi_i2f>
 8002692:	4639      	mov	r1, r7
 8002694:	f001 fa02 	bl	8003a9c <__aeabi_fdiv>
 8002698:	9015      	str	r0, [sp, #84]	; 0x54
 800269a:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800269c:	f001 f8f6 	bl	800388c <__aeabi_i2f>
 80026a0:	4639      	mov	r1, r7
 80026a2:	f001 f9fb 	bl	8003a9c <__aeabi_fdiv>
 80026a6:	9016      	str	r0, [sp, #88]	; 0x58
 80026a8:	6e60      	ldr	r0, [r4, #100]	; 0x64
 80026aa:	f001 f8ef 	bl	800388c <__aeabi_i2f>
 80026ae:	4639      	mov	r1, r7
 80026b0:	f001 f9f4 	bl	8003a9c <__aeabi_fdiv>
 80026b4:	ad18      	add	r5, sp, #96	; 0x60
 80026b6:	aa04      	add	r2, sp, #16
 80026b8:	9017      	str	r0, [sp, #92]	; 0x5c
 80026ba:	a914      	add	r1, sp, #80	; 0x50
 80026bc:	4628      	mov	r0, r5
 80026be:	f00b fd9c 	bl	800e1fa <inv_q_multf>
 80026c2:	4628      	mov	r0, r5
 80026c4:	a90c      	add	r1, sp, #48	; 0x30
 80026c6:	f00c f8a4 	bl	800e812 <inv_q_invertf>
 80026ca:	aa08      	add	r2, sp, #32
 80026cc:	a804      	add	r0, sp, #16
 80026ce:	a90c      	add	r1, sp, #48	; 0x30
 80026d0:	f00b fd93 	bl	800e1fa <inv_q_multf>
 80026d4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80026d6:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80026d8:	4639      	mov	r1, r7
 80026da:	4638      	mov	r0, r7
 80026dc:	f001 f92a 	bl	8003934 <__aeabi_fmul>
 80026e0:	4621      	mov	r1, r4
 80026e2:	4681      	mov	r9, r0
 80026e4:	4620      	mov	r0, r4
 80026e6:	f001 f925 	bl	8003934 <__aeabi_fmul>
 80026ea:	4601      	mov	r1, r0
 80026ec:	4648      	mov	r0, r9
 80026ee:	f001 f819 	bl	8003724 <__addsf3>
 80026f2:	490f      	ldr	r1, [pc, #60]	; (8002730 <inv_generate_accel_gyro_quaternion+0x244>)
 80026f4:	4681      	mov	r9, r0
 80026f6:	f001 fabb 	bl	8003c70 <__aeabi_fcmplt>
 80026fa:	2800      	cmp	r0, #0
 80026fc:	f040 8203 	bne.w	8002b06 <inv_generate_accel_gyro_quaternion+0x61a>
 8002700:	4648      	mov	r0, r9
 8002702:	490c      	ldr	r1, [pc, #48]	; (8002734 <inv_generate_accel_gyro_quaternion+0x248>)
 8002704:	f001 fab4 	bl	8003c70 <__aeabi_fcmplt>
 8002708:	2800      	cmp	r0, #0
 800270a:	f040 826f 	bne.w	8002bec <inv_generate_accel_gyro_quaternion+0x700>
 800270e:	4648      	mov	r0, r9
 8002710:	4909      	ldr	r1, [pc, #36]	; (8002738 <inv_generate_accel_gyro_quaternion+0x24c>)
 8002712:	f001 faad 	bl	8003c70 <__aeabi_fcmplt>
 8002716:	2800      	cmp	r0, #0
 8002718:	f040 8248 	bne.w	8002bac <inv_generate_accel_gyro_quaternion+0x6c0>
 800271c:	f8df 901c 	ldr.w	r9, [pc, #28]	; 800273c <inv_generate_accel_gyro_quaternion+0x250>
 8002720:	e1f3      	b.n	8002b0a <inv_generate_accel_gyro_quaternion+0x61e>
 8002722:	bf00      	nop
 8002724:	20000514 	.word	0x20000514
 8002728:	00c49ba6 	.word	0x00c49ba6
 800272c:	20000524 	.word	0x20000524
 8002730:	3951b717 	.word	0x3951b717
 8002734:	3c23d70a 	.word	0x3c23d70a
 8002738:	3e4ccccd 	.word	0x3e4ccccd
 800273c:	3ecccccd 	.word	0x3ecccccd
 8002740:	0648      	lsls	r0, r1, #25
 8002742:	f57f aeec 	bpl.w	800251e <inv_generate_accel_gyro_quaternion+0x32>
 8002746:	f8d4 012c 	ldr.w	r0, [r4, #300]	; 0x12c
 800274a:	4b73      	ldr	r3, [pc, #460]	; (8002918 <inv_generate_accel_gyro_quaternion+0x42c>)
 800274c:	f8d4 2110 	ldr.w	r2, [r4, #272]	; 0x110
 8002750:	fb03 f300 	mul.w	r3, r3, r0
 8002754:	6835      	ldr	r5, [r6, #0]
 8002756:	4871      	ldr	r0, [pc, #452]	; (800291c <inv_generate_accel_gyro_quaternion+0x430>)
 8002758:	1b52      	subs	r2, r2, r5
 800275a:	429a      	cmp	r2, r3
 800275c:	bfcc      	ite	gt
 800275e:	2303      	movgt	r3, #3
 8002760:	2302      	movle	r3, #2
 8002762:	f411 7100 	ands.w	r1, r1, #512	; 0x200
 8002766:	6383      	str	r3, [r0, #56]	; 0x38
 8002768:	f040 81c7 	bne.w	8002afa <inv_generate_accel_gyro_quaternion+0x60e>
 800276c:	af10      	add	r7, sp, #64	; 0x40
 800276e:	4d6b      	ldr	r5, [pc, #428]	; (800291c <inv_generate_accel_gyro_quaternion+0x430>)
 8002770:	4638      	mov	r0, r7
 8002772:	f00a fb2d 	bl	800cdd0 <inv_get_gyro_bias>
 8002776:	4638      	mov	r0, r7
 8002778:	f105 013c 	add.w	r1, r5, #60	; 0x3c
 800277c:	220c      	movs	r2, #12
 800277e:	f00d fb00 	bl	800fd82 <memcmp>
 8002782:	b928      	cbnz	r0, 8002790 <inv_generate_accel_gyro_quaternion+0x2a4>
 8002784:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002786:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 800278a:	429a      	cmp	r2, r3
 800278c:	f000 8241 	beq.w	8002c12 <inv_generate_accel_gyro_quaternion+0x726>
 8002790:	ad18      	add	r5, sp, #96	; 0x60
 8002792:	462b      	mov	r3, r5
 8002794:	463a      	mov	r2, r7
 8002796:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002798:	8820      	ldrh	r0, [r4, #0]
 800279a:	f00c f9b4 	bl	800eb06 <inv_convert_to_body_with_scale>
 800279e:	9818      	ldr	r0, [sp, #96]	; 0x60
 80027a0:	f001 f874 	bl	800388c <__aeabi_i2f>
 80027a4:	4680      	mov	r8, r0
 80027a6:	9819      	ldr	r0, [sp, #100]	; 0x64
 80027a8:	f001 f870 	bl	800388c <__aeabi_i2f>
 80027ac:	4682      	mov	sl, r0
 80027ae:	981a      	ldr	r0, [sp, #104]	; 0x68
 80027b0:	f001 f86c 	bl	800388c <__aeabi_i2f>
 80027b4:	4641      	mov	r1, r8
 80027b6:	4681      	mov	r9, r0
 80027b8:	4640      	mov	r0, r8
 80027ba:	f001 f8bb 	bl	8003934 <__aeabi_fmul>
 80027be:	4651      	mov	r1, sl
 80027c0:	4680      	mov	r8, r0
 80027c2:	4650      	mov	r0, sl
 80027c4:	f001 f8b6 	bl	8003934 <__aeabi_fmul>
 80027c8:	4601      	mov	r1, r0
 80027ca:	4640      	mov	r0, r8
 80027cc:	f000 ffaa 	bl	8003724 <__addsf3>
 80027d0:	4649      	mov	r1, r9
 80027d2:	4680      	mov	r8, r0
 80027d4:	4648      	mov	r0, r9
 80027d6:	f001 f8ad 	bl	8003934 <__aeabi_fmul>
 80027da:	4601      	mov	r1, r0
 80027dc:	4640      	mov	r0, r8
 80027de:	f000 ffa1 	bl	8003724 <__addsf3>
 80027e2:	f011 ff3b 	bl	801465c <sqrtf>
 80027e6:	494e      	ldr	r1, [pc, #312]	; (8002920 <inv_generate_accel_gyro_quaternion+0x434>)
 80027e8:	4680      	mov	r8, r0
 80027ea:	f001 f8a3 	bl	8003934 <__aeabi_fmul>
 80027ee:	494d      	ldr	r1, [pc, #308]	; (8002924 <inv_generate_accel_gyro_quaternion+0x438>)
 80027f0:	f001 f954 	bl	8003a9c <__aeabi_fdiv>
 80027f4:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
 80027f8:	f001 f89c 	bl	8003934 <__aeabi_fmul>
 80027fc:	f8d4 9128 	ldr.w	r9, [r4, #296]	; 0x128
 8002800:	4682      	mov	sl, r0
 8002802:	4648      	mov	r0, r9
 8002804:	f001 f842 	bl	800388c <__aeabi_i2f>
 8002808:	4601      	mov	r1, r0
 800280a:	4650      	mov	r0, sl
 800280c:	f001 f892 	bl	8003934 <__aeabi_fmul>
 8002810:	4945      	ldr	r1, [pc, #276]	; (8002928 <inv_generate_accel_gyro_quaternion+0x43c>)
 8002812:	f001 f943 	bl	8003a9c <__aeabi_fdiv>
 8002816:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800281a:	f001 f88b 	bl	8003934 <__aeabi_fmul>
 800281e:	4682      	mov	sl, r0
 8002820:	f011 fe64 	bl	80144ec <cosf>
 8002824:	4683      	mov	fp, r0
 8002826:	4650      	mov	r0, sl
 8002828:	f011 fe94 	bl	8014554 <sinf>
 800282c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002830:	4682      	mov	sl, r0
 8002832:	4640      	mov	r0, r8
 8002834:	f001 fa1c 	bl	8003c70 <__aeabi_fcmplt>
 8002838:	2800      	cmp	r0, #0
 800283a:	f040 81af 	bne.w	8002b9c <inv_generate_accel_gyro_quaternion+0x6b0>
 800283e:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8002842:	4658      	mov	r0, fp
 8002844:	f001 f876 	bl	8003934 <__aeabi_fmul>
 8002848:	f001 fa50 	bl	8003cec <__aeabi_f2iz>
 800284c:	f10a 4a00 	add.w	sl, sl, #2147483648	; 0x80000000
 8002850:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8002854:	64b0      	str	r0, [r6, #72]	; 0x48
 8002856:	4650      	mov	r0, sl
 8002858:	f001 f86c 	bl	8003934 <__aeabi_fmul>
 800285c:	4682      	mov	sl, r0
 800285e:	9818      	ldr	r0, [sp, #96]	; 0x60
 8002860:	f001 f814 	bl	800388c <__aeabi_i2f>
 8002864:	4601      	mov	r1, r0
 8002866:	4650      	mov	r0, sl
 8002868:	f001 f864 	bl	8003934 <__aeabi_fmul>
 800286c:	4641      	mov	r1, r8
 800286e:	f001 f915 	bl	8003a9c <__aeabi_fdiv>
 8002872:	f001 fa3b 	bl	8003cec <__aeabi_f2iz>
 8002876:	64f0      	str	r0, [r6, #76]	; 0x4c
 8002878:	9819      	ldr	r0, [sp, #100]	; 0x64
 800287a:	f001 f807 	bl	800388c <__aeabi_i2f>
 800287e:	4601      	mov	r1, r0
 8002880:	4650      	mov	r0, sl
 8002882:	f001 f857 	bl	8003934 <__aeabi_fmul>
 8002886:	4641      	mov	r1, r8
 8002888:	f001 f908 	bl	8003a9c <__aeabi_fdiv>
 800288c:	f001 fa2e 	bl	8003cec <__aeabi_f2iz>
 8002890:	6530      	str	r0, [r6, #80]	; 0x50
 8002892:	981a      	ldr	r0, [sp, #104]	; 0x68
 8002894:	f000 fffa 	bl	800388c <__aeabi_i2f>
 8002898:	4601      	mov	r1, r0
 800289a:	4650      	mov	r0, sl
 800289c:	f001 f84a 	bl	8003934 <__aeabi_fmul>
 80028a0:	4641      	mov	r1, r8
 80028a2:	f001 f8fb 	bl	8003a9c <__aeabi_fdiv>
 80028a6:	f001 fa21 	bl	8003cec <__aeabi_f2iz>
 80028aa:	6570      	str	r0, [r6, #84]	; 0x54
 80028ac:	4b1f      	ldr	r3, [pc, #124]	; (800292c <inv_generate_accel_gyro_quaternion+0x440>)
 80028ae:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 80028b2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80028b6:	f8c6 9058 	str.w	r9, [r6, #88]	; 0x58
 80028ba:	f504 7788 	add.w	r7, r4, #272	; 0x110
 80028be:	4638      	mov	r0, r7
 80028c0:	462a      	mov	r2, r5
 80028c2:	491b      	ldr	r1, [pc, #108]	; (8002930 <inv_generate_accel_gyro_quaternion+0x444>)
 80028c4:	f00b fb4a 	bl	800df5c <inv_q_mult>
 80028c8:	aa14      	add	r2, sp, #80	; 0x50
 80028ca:	4629      	mov	r1, r5
 80028cc:	4819      	ldr	r0, [pc, #100]	; (8002934 <inv_generate_accel_gyro_quaternion+0x448>)
 80028ce:	f00b fb45 	bl	800df5c <inv_q_mult>
 80028d2:	4638      	mov	r0, r7
 80028d4:	4917      	ldr	r1, [pc, #92]	; (8002934 <inv_generate_accel_gyro_quaternion+0x448>)
 80028d6:	f00b fc3a 	bl	800e14e <inv_q_invert>
 80028da:	a914      	add	r1, sp, #80	; 0x50
 80028dc:	480f      	ldr	r0, [pc, #60]	; (800291c <inv_generate_accel_gyro_quaternion+0x430>)
 80028de:	462a      	mov	r2, r5
 80028e0:	f00b fb3c 	bl	800df5c <inv_q_mult>
 80028e4:	4628      	mov	r0, r5
 80028e6:	490d      	ldr	r1, [pc, #52]	; (800291c <inv_generate_accel_gyro_quaternion+0x430>)
 80028e8:	f7ff fcbe 	bl	8002268 <inv_normalize_quat>
 80028ec:	e617      	b.n	800251e <inv_generate_accel_gyro_quaternion+0x32>
 80028ee:	4620      	mov	r0, r4
 80028f0:	f7ff fd48 	bl	8002384 <inv_generate_gyro_quaternion.part.1>
 80028f4:	e613      	b.n	800251e <inv_generate_accel_gyro_quaternion+0x32>
 80028f6:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80028f8:	4c0f      	ldr	r4, [pc, #60]	; (8002938 <inv_generate_accel_gyro_quaternion+0x44c>)
 80028fa:	17ca      	asrs	r2, r1, #31
 80028fc:	fb84 1401 	smull	r1, r4, r4, r1
 8002900:	ebc2 24e4 	rsb	r4, r2, r4, asr #11
 8002904:	2c01      	cmp	r4, #1
 8002906:	bfb8      	it	lt
 8002908:	2401      	movlt	r4, #1
 800290a:	2b03      	cmp	r3, #3
 800290c:	f47f ae3d 	bne.w	800258a <inv_generate_accel_gyro_quaternion+0x9e>
 8002910:	4b0a      	ldr	r3, [pc, #40]	; (800293c <inv_generate_accel_gyro_quaternion+0x450>)
 8002912:	fb03 f404 	mul.w	r4, r3, r4
 8002916:	e63c      	b.n	8002592 <inv_generate_accel_gyro_quaternion+0xa6>
 8002918:	001c9871 	.word	0x001c9871
 800291c:	20000514 	.word	0x20000514
 8002920:	40490fdb 	.word	0x40490fdb
 8002924:	43340000 	.word	0x43340000
 8002928:	49742400 	.word	0x49742400
 800292c:	20000550 	.word	0x20000550
 8002930:	2000055c 	.word	0x2000055c
 8002934:	20000570 	.word	0x20000570
 8002938:	68db8bad 	.word	0x68db8bad
 800293c:	00c49ba6 	.word	0x00c49ba6
 8002940:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 8002942:	f000 ffa3 	bl	800388c <__aeabi_i2f>
 8002946:	4605      	mov	r5, r0
 8002948:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800294a:	f000 ff9f 	bl	800388c <__aeabi_i2f>
 800294e:	4607      	mov	r7, r0
 8002950:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8002952:	f000 ff9b 	bl	800388c <__aeabi_i2f>
 8002956:	4629      	mov	r1, r5
 8002958:	4606      	mov	r6, r0
 800295a:	4628      	mov	r0, r5
 800295c:	f000 ffea 	bl	8003934 <__aeabi_fmul>
 8002960:	4639      	mov	r1, r7
 8002962:	4605      	mov	r5, r0
 8002964:	4638      	mov	r0, r7
 8002966:	f000 ffe5 	bl	8003934 <__aeabi_fmul>
 800296a:	4601      	mov	r1, r0
 800296c:	4628      	mov	r0, r5
 800296e:	f000 fed9 	bl	8003724 <__addsf3>
 8002972:	4631      	mov	r1, r6
 8002974:	4605      	mov	r5, r0
 8002976:	4630      	mov	r0, r6
 8002978:	f000 ffdc 	bl	8003934 <__aeabi_fmul>
 800297c:	4601      	mov	r1, r0
 800297e:	4628      	mov	r0, r5
 8002980:	f000 fed0 	bl	8003724 <__addsf3>
 8002984:	f011 fe6a 	bl	801465c <sqrtf>
 8002988:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800298c:	4605      	mov	r5, r0
 800298e:	f001 f979 	bl	8003c84 <__aeabi_fcmple>
 8002992:	2800      	cmp	r0, #0
 8002994:	f040 810d 	bne.w	8002bb2 <inv_generate_accel_gyro_quaternion+0x6c6>
 8002998:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800299a:	f000 ff77 	bl	800388c <__aeabi_i2f>
 800299e:	4629      	mov	r1, r5
 80029a0:	f001 f87c 	bl	8003a9c <__aeabi_fdiv>
 80029a4:	4605      	mov	r5, r0
 80029a6:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80029aa:	4629      	mov	r1, r5
 80029ac:	f000 feb8 	bl	8003720 <__aeabi_fsub>
 80029b0:	2100      	movs	r1, #0
 80029b2:	4606      	mov	r6, r0
 80029b4:	f001 f97a 	bl	8003cac <__aeabi_fcmpgt>
 80029b8:	2800      	cmp	r0, #0
 80029ba:	f000 8128 	beq.w	8002c0e <inv_generate_accel_gyro_quaternion+0x722>
 80029be:	4630      	mov	r0, r6
 80029c0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80029c4:	f000 ffb6 	bl	8003934 <__aeabi_fmul>
 80029c8:	f011 fe48 	bl	801465c <sqrtf>
 80029cc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80029d0:	4680      	mov	r8, r0
 80029d2:	4628      	mov	r0, r5
 80029d4:	f000 fea6 	bl	8003724 <__addsf3>
 80029d8:	2100      	movs	r1, #0
 80029da:	4605      	mov	r5, r0
 80029dc:	f001 f966 	bl	8003cac <__aeabi_fcmpgt>
 80029e0:	2800      	cmp	r0, #0
 80029e2:	f000 8112 	beq.w	8002c0a <inv_generate_accel_gyro_quaternion+0x71e>
 80029e6:	4628      	mov	r0, r5
 80029e8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80029ec:	f000 ffa2 	bl	8003934 <__aeabi_fmul>
 80029f0:	f011 fe34 	bl	801465c <sqrtf>
 80029f4:	4681      	mov	r9, r0
 80029f6:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80029f8:	f000 ff48 	bl	800388c <__aeabi_i2f>
 80029fc:	4605      	mov	r5, r0
 80029fe:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002a00:	f000 ff44 	bl	800388c <__aeabi_i2f>
 8002a04:	4629      	mov	r1, r5
 8002a06:	4606      	mov	r6, r0
 8002a08:	4628      	mov	r0, r5
 8002a0a:	f000 ff93 	bl	8003934 <__aeabi_fmul>
 8002a0e:	4631      	mov	r1, r6
 8002a10:	4605      	mov	r5, r0
 8002a12:	4630      	mov	r0, r6
 8002a14:	f000 ff8e 	bl	8003934 <__aeabi_fmul>
 8002a18:	4601      	mov	r1, r0
 8002a1a:	4628      	mov	r0, r5
 8002a1c:	f000 fe82 	bl	8003724 <__addsf3>
 8002a20:	f011 fe1c 	bl	801465c <sqrtf>
 8002a24:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8002a28:	4607      	mov	r7, r0
 8002a2a:	f001 f92b 	bl	8003c84 <__aeabi_fcmple>
 8002a2e:	4605      	mov	r5, r0
 8002a30:	2800      	cmp	r0, #0
 8002a32:	f040 80be 	bne.w	8002bb2 <inv_generate_accel_gyro_quaternion+0x6c6>
 8002a36:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8002a3a:	4648      	mov	r0, r9
 8002a3c:	f000 ff7a 	bl	8003934 <__aeabi_fmul>
 8002a40:	f001 f954 	bl	8003cec <__aeabi_f2iz>
 8002a44:	4e74      	ldr	r6, [pc, #464]	; (8002c18 <inv_generate_accel_gyro_quaternion+0x72c>)
 8002a46:	f108 4900 	add.w	r9, r8, #2147483648	; 0x80000000
 8002a4a:	6130      	str	r0, [r6, #16]
 8002a4c:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002a4e:	f000 ff1d 	bl	800388c <__aeabi_i2f>
 8002a52:	4639      	mov	r1, r7
 8002a54:	f001 f822 	bl	8003a9c <__aeabi_fdiv>
 8002a58:	4601      	mov	r1, r0
 8002a5a:	4640      	mov	r0, r8
 8002a5c:	f000 ff6a 	bl	8003934 <__aeabi_fmul>
 8002a60:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8002a64:	f000 ff66 	bl	8003934 <__aeabi_fmul>
 8002a68:	f001 f940 	bl	8003cec <__aeabi_f2iz>
 8002a6c:	6170      	str	r0, [r6, #20]
 8002a6e:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8002a70:	f000 ff0c 	bl	800388c <__aeabi_i2f>
 8002a74:	4639      	mov	r1, r7
 8002a76:	f001 f811 	bl	8003a9c <__aeabi_fdiv>
 8002a7a:	4601      	mov	r1, r0
 8002a7c:	4648      	mov	r0, r9
 8002a7e:	f000 ff59 	bl	8003934 <__aeabi_fmul>
 8002a82:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8002a86:	f000 ff55 	bl	8003934 <__aeabi_fmul>
 8002a8a:	f001 f92f 	bl	8003cec <__aeabi_f2iz>
 8002a8e:	61f5      	str	r5, [r6, #28]
 8002a90:	61b0      	str	r0, [r6, #24]
 8002a92:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002a96:	05db      	lsls	r3, r3, #23
 8002a98:	f100 80a2 	bmi.w	8002be0 <inv_generate_accel_gyro_quaternion+0x6f4>
 8002a9c:	4669      	mov	r1, sp
 8002a9e:	485e      	ldr	r0, [pc, #376]	; (8002c18 <inv_generate_accel_gyro_quaternion+0x72c>)
 8002aa0:	f00b fb55 	bl	800e14e <inv_q_invert>
 8002aa4:	485d      	ldr	r0, [pc, #372]	; (8002c1c <inv_generate_accel_gyro_quaternion+0x730>)
 8002aa6:	4669      	mov	r1, sp
 8002aa8:	f100 0210 	add.w	r2, r0, #16
 8002aac:	f00b fa56 	bl	800df5c <inv_q_mult>
 8002ab0:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
 8002ab4:	e52c      	b.n	8002510 <inv_generate_accel_gyro_quaternion+0x24>
 8002ab6:	f500 7088 	add.w	r0, r0, #272	; 0x110
 8002aba:	f106 015c 	add.w	r1, r6, #92	; 0x5c
 8002abe:	f00b fb46 	bl	800e14e <inv_q_invert>
 8002ac2:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8002ac4:	05df      	lsls	r7, r3, #23
 8002ac6:	f100 8094 	bmi.w	8002bf2 <inv_generate_accel_gyro_quaternion+0x706>
 8002aca:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
 8002ace:	e51f      	b.n	8002510 <inv_generate_accel_gyro_quaternion+0x24>
 8002ad0:	a80c      	add	r0, sp, #48	; 0x30
 8002ad2:	f00c fb71 	bl	800f1b8 <inv_get_linear_accel>
 8002ad6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8002ad8:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002ada:	fb82 2302 	smull	r2, r3, r2, r2
 8002ade:	fbc1 2301 	smlal	r2, r3, r1, r1
 8002ae2:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002ae4:	fbc1 2301 	smlal	r2, r3, r1, r1
 8002ae8:	4590      	cmp	r8, r2
 8002aea:	eb79 0303 	sbcs.w	r3, r9, r3
 8002aee:	f6bf ad40 	bge.w	8002572 <inv_generate_accel_gyro_quaternion+0x86>
 8002af2:	2304      	movs	r3, #4
 8002af4:	63ab      	str	r3, [r5, #56]	; 0x38
 8002af6:	2400      	movs	r4, #0
 8002af8:	e54b      	b.n	8002592 <inv_generate_accel_gyro_quaternion+0xa6>
 8002afa:	f504 7088 	add.w	r0, r4, #272	; 0x110
 8002afe:	4946      	ldr	r1, [pc, #280]	; (8002c18 <inv_generate_accel_gyro_quaternion+0x72c>)
 8002b00:	f7ff fbb2 	bl	8002268 <inv_normalize_quat>
 8002b04:	e50b      	b.n	800251e <inv_generate_accel_gyro_quaternion+0x32>
 8002b06:	f8df 912c 	ldr.w	r9, [pc, #300]	; 8002c34 <inv_generate_accel_gyro_quaternion+0x748>
 8002b0a:	4640      	mov	r0, r8
 8002b0c:	f000 febe 	bl	800388c <__aeabi_i2f>
 8002b10:	4943      	ldr	r1, [pc, #268]	; (8002c20 <inv_generate_accel_gyro_quaternion+0x734>)
 8002b12:	f000 ffc3 	bl	8003a9c <__aeabi_fdiv>
 8002b16:	4649      	mov	r1, r9
 8002b18:	f000 ff0c 	bl	8003934 <__aeabi_fmul>
 8002b1c:	4681      	mov	r9, r0
 8002b1e:	f04f 0800 	mov.w	r8, #0
 8002b22:	4649      	mov	r1, r9
 8002b24:	4638      	mov	r0, r7
 8002b26:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8002b2a:	f000 ff03 	bl	8003934 <__aeabi_fmul>
 8002b2e:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8002b32:	9011      	str	r0, [sp, #68]	; 0x44
 8002b34:	4648      	mov	r0, r9
 8002b36:	f000 fefd 	bl	8003934 <__aeabi_fmul>
 8002b3a:	4629      	mov	r1, r5
 8002b3c:	9012      	str	r0, [sp, #72]	; 0x48
 8002b3e:	aa08      	add	r2, sp, #32
 8002b40:	a810      	add	r0, sp, #64	; 0x40
 8002b42:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8002b46:	f00b fb58 	bl	800e1fa <inv_q_multf>
 8002b4a:	a808      	add	r0, sp, #32
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	4629      	mov	r1, r5
 8002b50:	f00b fc5e 	bl	800e410 <inv_q_addf>
 8002b54:	a808      	add	r0, sp, #32
 8002b56:	f00b fdcb 	bl	800e6f0 <inv_q_norm4>
 8002b5a:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8002b5e:	9808      	ldr	r0, [sp, #32]
 8002b60:	f000 fee8 	bl	8003934 <__aeabi_fmul>
 8002b64:	f001 f8c2 	bl	8003cec <__aeabi_f2iz>
 8002b68:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8002b6c:	6130      	str	r0, [r6, #16]
 8002b6e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002b70:	f000 fee0 	bl	8003934 <__aeabi_fmul>
 8002b74:	f001 f8ba 	bl	8003cec <__aeabi_f2iz>
 8002b78:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8002b7c:	6170      	str	r0, [r6, #20]
 8002b7e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8002b80:	f000 fed8 	bl	8003934 <__aeabi_fmul>
 8002b84:	f001 f8b2 	bl	8003cec <__aeabi_f2iz>
 8002b88:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8002b8c:	61b0      	str	r0, [r6, #24]
 8002b8e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8002b90:	f000 fed0 	bl	8003934 <__aeabi_fmul>
 8002b94:	f001 f8aa 	bl	8003cec <__aeabi_f2iz>
 8002b98:	61f0      	str	r0, [r6, #28]
 8002b9a:	e518      	b.n	80025ce <inv_generate_accel_gyro_quaternion+0xe2>
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ba2:	64b2      	str	r2, [r6, #72]	; 0x48
 8002ba4:	64f3      	str	r3, [r6, #76]	; 0x4c
 8002ba6:	6533      	str	r3, [r6, #80]	; 0x50
 8002ba8:	6573      	str	r3, [r6, #84]	; 0x54
 8002baa:	e67f      	b.n	80028ac <inv_generate_accel_gyro_quaternion+0x3c0>
 8002bac:	f04f 597a 	mov.w	r9, #1048576000	; 0x3e800000
 8002bb0:	e7ab      	b.n	8002b0a <inv_generate_accel_gyro_quaternion+0x61e>
 8002bb2:	4e19      	ldr	r6, [pc, #100]	; (8002c18 <inv_generate_accel_gyro_quaternion+0x72c>)
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002bba:	6132      	str	r2, [r6, #16]
 8002bbc:	6173      	str	r3, [r6, #20]
 8002bbe:	61b3      	str	r3, [r6, #24]
 8002bc0:	61f3      	str	r3, [r6, #28]
 8002bc2:	e766      	b.n	8002a92 <inv_generate_accel_gyro_quaternion+0x5a6>
 8002bc4:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002bc6:	4c17      	ldr	r4, [pc, #92]	; (8002c24 <inv_generate_accel_gyro_quaternion+0x738>)
 8002bc8:	17d3      	asrs	r3, r2, #31
 8002bca:	fb84 2402 	smull	r2, r4, r4, r2
 8002bce:	ebc3 24e4 	rsb	r4, r3, r4, asr #11
 8002bd2:	2c00      	cmp	r4, #0
 8002bd4:	bfc3      	ittte	gt
 8002bd6:	4b14      	ldrgt	r3, [pc, #80]	; (8002c28 <inv_generate_accel_gyro_quaternion+0x73c>)
 8002bd8:	00e4      	lslgt	r4, r4, #3
 8002bda:	435c      	mulgt	r4, r3
 8002bdc:	4c13      	ldrle	r4, [pc, #76]	; (8002c2c <inv_generate_accel_gyro_quaternion+0x740>)
 8002bde:	e4d8      	b.n	8002592 <inv_generate_accel_gyro_quaternion+0xa6>
 8002be0:	f504 7088 	add.w	r0, r4, #272	; 0x110
 8002be4:	4912      	ldr	r1, [pc, #72]	; (8002c30 <inv_generate_accel_gyro_quaternion+0x744>)
 8002be6:	f00b fab2 	bl	800e14e <inv_q_invert>
 8002bea:	e757      	b.n	8002a9c <inv_generate_accel_gyro_quaternion+0x5b0>
 8002bec:	f8df 9048 	ldr.w	r9, [pc, #72]	; 8002c38 <inv_generate_accel_gyro_quaternion+0x74c>
 8002bf0:	e78b      	b.n	8002b0a <inv_generate_accel_gyro_quaternion+0x61e>
 8002bf2:	4669      	mov	r1, sp
 8002bf4:	4630      	mov	r0, r6
 8002bf6:	f00b faaa 	bl	800e14e <inv_q_invert>
 8002bfa:	4669      	mov	r1, sp
 8002bfc:	f106 0010 	add.w	r0, r6, #16
 8002c00:	f106 0220 	add.w	r2, r6, #32
 8002c04:	f00b f9aa 	bl	800df5c <inv_q_mult>
 8002c08:	e75f      	b.n	8002aca <inv_generate_accel_gyro_quaternion+0x5de>
 8002c0a:	2000      	movs	r0, #0
 8002c0c:	e6f0      	b.n	80029f0 <inv_generate_accel_gyro_quaternion+0x504>
 8002c0e:	2000      	movs	r0, #0
 8002c10:	e6da      	b.n	80029c8 <inv_generate_accel_gyro_quaternion+0x4dc>
 8002c12:	ad18      	add	r5, sp, #96	; 0x60
 8002c14:	e651      	b.n	80028ba <inv_generate_accel_gyro_quaternion+0x3ce>
 8002c16:	bf00      	nop
 8002c18:	20000514 	.word	0x20000514
 8002c1c:	20000524 	.word	0x20000524
 8002c20:	47cd1400 	.word	0x47cd1400
 8002c24:	68db8bad 	.word	0x68db8bad
 8002c28:	00c49ba6 	.word	0x00c49ba6
 8002c2c:	0624dd30 	.word	0x0624dd30
 8002c30:	20000570 	.word	0x20000570
 8002c34:	3bc49ba6 	.word	0x3bc49ba6
 8002c38:	3d75c28f 	.word	0x3d75c28f

08002c3c <inv_generate_quaternion>:
 8002c3c:	b538      	push	{r3, r4, r5, lr}
 8002c3e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002c40:	05dc      	lsls	r4, r3, #23
 8002c42:	d402      	bmi.n	8002c4a <inv_generate_quaternion+0xe>
 8002c44:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8002c46:	05d9      	lsls	r1, r3, #23
 8002c48:	d50f      	bpl.n	8002c6a <inv_generate_quaternion+0x2e>
 8002c4a:	f8d0 3120 	ldr.w	r3, [r0, #288]	; 0x120
 8002c4e:	4604      	mov	r4, r0
 8002c50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c54:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002c58:	d011      	beq.n	8002c7e <inv_generate_quaternion+0x42>
 8002c5a:	f7ff fc47 	bl	80024ec <inv_generate_accel_gyro_quaternion>
 8002c5e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002c60:	480c      	ldr	r0, [pc, #48]	; (8002c94 <inv_generate_quaternion+0x58>)
 8002c62:	f00c f8cd 	bl	800ee00 <inv_store_gaming_quaternion>
 8002c66:	2000      	movs	r0, #0
 8002c68:	bd38      	pop	{r3, r4, r5, pc}
 8002c6a:	f8d0 3120 	ldr.w	r3, [r0, #288]	; 0x120
 8002c6e:	05da      	lsls	r2, r3, #23
 8002c70:	d5f9      	bpl.n	8002c66 <inv_generate_quaternion+0x2a>
 8002c72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002c7a:	4604      	mov	r4, r0
 8002c7c:	d1ed      	bne.n	8002c5a <inv_generate_quaternion+0x1e>
 8002c7e:	f8d0 0110 	ldr.w	r0, [r0, #272]	; 0x110
 8002c82:	f8d4 1114 	ldr.w	r1, [r4, #276]	; 0x114
 8002c86:	f8d4 2118 	ldr.w	r2, [r4, #280]	; 0x118
 8002c8a:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
 8002c8e:	4d01      	ldr	r5, [pc, #4]	; (8002c94 <inv_generate_quaternion+0x58>)
 8002c90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c92:	e7e4      	b.n	8002c5e <inv_generate_quaternion+0x22>
 8002c94:	20000524 	.word	0x20000524

08002c98 <inv_stop_quaternion>:
 8002c98:	4801      	ldr	r0, [pc, #4]	; (8002ca0 <inv_stop_quaternion+0x8>)
 8002c9a:	f00a ba5f 	b.w	800d15c <inv_unregister_data_cb>
 8002c9e:	bf00      	nop
 8002ca0:	08002c3d 	.word	0x08002c3d

08002ca4 <inv_init_quaternion>:
 8002ca4:	b510      	push	{r4, lr}
 8002ca6:	4c07      	ldr	r4, [pc, #28]	; (8002cc4 <inv_init_quaternion+0x20>)
 8002ca8:	2100      	movs	r1, #0
 8002caa:	4620      	mov	r0, r4
 8002cac:	226c      	movs	r2, #108	; 0x6c
 8002cae:	f00d f89e 	bl	800fdee <memset>
 8002cb2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002cb6:	6123      	str	r3, [r4, #16]
 8002cb8:	6023      	str	r3, [r4, #0]
 8002cba:	6223      	str	r3, [r4, #32]
 8002cbc:	63e3      	str	r3, [r4, #60]	; 0x3c
 8002cbe:	65e3      	str	r3, [r4, #92]	; 0x5c
 8002cc0:	2000      	movs	r0, #0
 8002cc2:	bd10      	pop	{r4, pc}
 8002cc4:	20000514 	.word	0x20000514

08002cc8 <inv_enable_quaternion>:
 8002cc8:	b508      	push	{r3, lr}
 8002cca:	f7ff ffeb 	bl	8002ca4 <inv_init_quaternion>
 8002cce:	b100      	cbz	r0, 8002cd2 <inv_enable_quaternion+0xa>
 8002cd0:	bd08      	pop	{r3, pc}
 8002cd2:	4802      	ldr	r0, [pc, #8]	; (8002cdc <inv_enable_quaternion+0x14>)
 8002cd4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002cd8:	f00c baec 	b.w	800f2b4 <inv_register_mpl_start_notification>
 8002cdc:	08002355 	.word	0x08002355

08002ce0 <inv_disable_quaternion>:
 8002ce0:	b508      	push	{r3, lr}
 8002ce2:	4804      	ldr	r0, [pc, #16]	; (8002cf4 <inv_disable_quaternion+0x14>)
 8002ce4:	f00a fa3a 	bl	800d15c <inv_unregister_data_cb>
 8002ce8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002cec:	4802      	ldr	r0, [pc, #8]	; (8002cf8 <inv_disable_quaternion+0x18>)
 8002cee:	f00c baa1 	b.w	800f234 <inv_unregister_mpl_start_notification>
 8002cf2:	bf00      	nop
 8002cf4:	08002c3d 	.word	0x08002c3d
 8002cf8:	08002355 	.word	0x08002355
 8002cfc:	f3af 8000 	nop.w

08002d00 <strlen>:
 8002d00:	4603      	mov	r3, r0
 8002d02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002d06:	2a00      	cmp	r2, #0
 8002d08:	d1fb      	bne.n	8002d02 <strlen+0x2>
 8002d0a:	1a18      	subs	r0, r3, r0
 8002d0c:	3801      	subs	r0, #1
 8002d0e:	4770      	bx	lr

08002d10 <__aeabi_drsub>:
 8002d10:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8002d14:	e002      	b.n	8002d1c <__adddf3>
 8002d16:	bf00      	nop

08002d18 <__aeabi_dsub>:
 8002d18:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08002d1c <__adddf3>:
 8002d1c:	b530      	push	{r4, r5, lr}
 8002d1e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8002d22:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8002d26:	ea94 0f05 	teq	r4, r5
 8002d2a:	bf08      	it	eq
 8002d2c:	ea90 0f02 	teqeq	r0, r2
 8002d30:	bf1f      	itttt	ne
 8002d32:	ea54 0c00 	orrsne.w	ip, r4, r0
 8002d36:	ea55 0c02 	orrsne.w	ip, r5, r2
 8002d3a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8002d3e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8002d42:	f000 80e2 	beq.w	8002f0a <__adddf3+0x1ee>
 8002d46:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8002d4a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8002d4e:	bfb8      	it	lt
 8002d50:	426d      	neglt	r5, r5
 8002d52:	dd0c      	ble.n	8002d6e <__adddf3+0x52>
 8002d54:	442c      	add	r4, r5
 8002d56:	ea80 0202 	eor.w	r2, r0, r2
 8002d5a:	ea81 0303 	eor.w	r3, r1, r3
 8002d5e:	ea82 0000 	eor.w	r0, r2, r0
 8002d62:	ea83 0101 	eor.w	r1, r3, r1
 8002d66:	ea80 0202 	eor.w	r2, r0, r2
 8002d6a:	ea81 0303 	eor.w	r3, r1, r3
 8002d6e:	2d36      	cmp	r5, #54	; 0x36
 8002d70:	bf88      	it	hi
 8002d72:	bd30      	pophi	{r4, r5, pc}
 8002d74:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8002d78:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8002d7c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8002d80:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8002d84:	d002      	beq.n	8002d8c <__adddf3+0x70>
 8002d86:	4240      	negs	r0, r0
 8002d88:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8002d8c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8002d90:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8002d94:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8002d98:	d002      	beq.n	8002da0 <__adddf3+0x84>
 8002d9a:	4252      	negs	r2, r2
 8002d9c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8002da0:	ea94 0f05 	teq	r4, r5
 8002da4:	f000 80a7 	beq.w	8002ef6 <__adddf3+0x1da>
 8002da8:	f1a4 0401 	sub.w	r4, r4, #1
 8002dac:	f1d5 0e20 	rsbs	lr, r5, #32
 8002db0:	db0d      	blt.n	8002dce <__adddf3+0xb2>
 8002db2:	fa02 fc0e 	lsl.w	ip, r2, lr
 8002db6:	fa22 f205 	lsr.w	r2, r2, r5
 8002dba:	1880      	adds	r0, r0, r2
 8002dbc:	f141 0100 	adc.w	r1, r1, #0
 8002dc0:	fa03 f20e 	lsl.w	r2, r3, lr
 8002dc4:	1880      	adds	r0, r0, r2
 8002dc6:	fa43 f305 	asr.w	r3, r3, r5
 8002dca:	4159      	adcs	r1, r3
 8002dcc:	e00e      	b.n	8002dec <__adddf3+0xd0>
 8002dce:	f1a5 0520 	sub.w	r5, r5, #32
 8002dd2:	f10e 0e20 	add.w	lr, lr, #32
 8002dd6:	2a01      	cmp	r2, #1
 8002dd8:	fa03 fc0e 	lsl.w	ip, r3, lr
 8002ddc:	bf28      	it	cs
 8002dde:	f04c 0c02 	orrcs.w	ip, ip, #2
 8002de2:	fa43 f305 	asr.w	r3, r3, r5
 8002de6:	18c0      	adds	r0, r0, r3
 8002de8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8002dec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8002df0:	d507      	bpl.n	8002e02 <__adddf3+0xe6>
 8002df2:	f04f 0e00 	mov.w	lr, #0
 8002df6:	f1dc 0c00 	rsbs	ip, ip, #0
 8002dfa:	eb7e 0000 	sbcs.w	r0, lr, r0
 8002dfe:	eb6e 0101 	sbc.w	r1, lr, r1
 8002e02:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8002e06:	d31b      	bcc.n	8002e40 <__adddf3+0x124>
 8002e08:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8002e0c:	d30c      	bcc.n	8002e28 <__adddf3+0x10c>
 8002e0e:	0849      	lsrs	r1, r1, #1
 8002e10:	ea5f 0030 	movs.w	r0, r0, rrx
 8002e14:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8002e18:	f104 0401 	add.w	r4, r4, #1
 8002e1c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8002e20:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8002e24:	f080 809a 	bcs.w	8002f5c <__adddf3+0x240>
 8002e28:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8002e2c:	bf08      	it	eq
 8002e2e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8002e32:	f150 0000 	adcs.w	r0, r0, #0
 8002e36:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8002e3a:	ea41 0105 	orr.w	r1, r1, r5
 8002e3e:	bd30      	pop	{r4, r5, pc}
 8002e40:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8002e44:	4140      	adcs	r0, r0
 8002e46:	eb41 0101 	adc.w	r1, r1, r1
 8002e4a:	3c01      	subs	r4, #1
 8002e4c:	bf28      	it	cs
 8002e4e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8002e52:	d2e9      	bcs.n	8002e28 <__adddf3+0x10c>
 8002e54:	f091 0f00 	teq	r1, #0
 8002e58:	bf04      	itt	eq
 8002e5a:	4601      	moveq	r1, r0
 8002e5c:	2000      	moveq	r0, #0
 8002e5e:	fab1 f381 	clz	r3, r1
 8002e62:	bf08      	it	eq
 8002e64:	3320      	addeq	r3, #32
 8002e66:	f1a3 030b 	sub.w	r3, r3, #11
 8002e6a:	f1b3 0220 	subs.w	r2, r3, #32
 8002e6e:	da0c      	bge.n	8002e8a <__adddf3+0x16e>
 8002e70:	320c      	adds	r2, #12
 8002e72:	dd08      	ble.n	8002e86 <__adddf3+0x16a>
 8002e74:	f102 0c14 	add.w	ip, r2, #20
 8002e78:	f1c2 020c 	rsb	r2, r2, #12
 8002e7c:	fa01 f00c 	lsl.w	r0, r1, ip
 8002e80:	fa21 f102 	lsr.w	r1, r1, r2
 8002e84:	e00c      	b.n	8002ea0 <__adddf3+0x184>
 8002e86:	f102 0214 	add.w	r2, r2, #20
 8002e8a:	bfd8      	it	le
 8002e8c:	f1c2 0c20 	rsble	ip, r2, #32
 8002e90:	fa01 f102 	lsl.w	r1, r1, r2
 8002e94:	fa20 fc0c 	lsr.w	ip, r0, ip
 8002e98:	bfdc      	itt	le
 8002e9a:	ea41 010c 	orrle.w	r1, r1, ip
 8002e9e:	4090      	lslle	r0, r2
 8002ea0:	1ae4      	subs	r4, r4, r3
 8002ea2:	bfa2      	ittt	ge
 8002ea4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8002ea8:	4329      	orrge	r1, r5
 8002eaa:	bd30      	popge	{r4, r5, pc}
 8002eac:	ea6f 0404 	mvn.w	r4, r4
 8002eb0:	3c1f      	subs	r4, #31
 8002eb2:	da1c      	bge.n	8002eee <__adddf3+0x1d2>
 8002eb4:	340c      	adds	r4, #12
 8002eb6:	dc0e      	bgt.n	8002ed6 <__adddf3+0x1ba>
 8002eb8:	f104 0414 	add.w	r4, r4, #20
 8002ebc:	f1c4 0220 	rsb	r2, r4, #32
 8002ec0:	fa20 f004 	lsr.w	r0, r0, r4
 8002ec4:	fa01 f302 	lsl.w	r3, r1, r2
 8002ec8:	ea40 0003 	orr.w	r0, r0, r3
 8002ecc:	fa21 f304 	lsr.w	r3, r1, r4
 8002ed0:	ea45 0103 	orr.w	r1, r5, r3
 8002ed4:	bd30      	pop	{r4, r5, pc}
 8002ed6:	f1c4 040c 	rsb	r4, r4, #12
 8002eda:	f1c4 0220 	rsb	r2, r4, #32
 8002ede:	fa20 f002 	lsr.w	r0, r0, r2
 8002ee2:	fa01 f304 	lsl.w	r3, r1, r4
 8002ee6:	ea40 0003 	orr.w	r0, r0, r3
 8002eea:	4629      	mov	r1, r5
 8002eec:	bd30      	pop	{r4, r5, pc}
 8002eee:	fa21 f004 	lsr.w	r0, r1, r4
 8002ef2:	4629      	mov	r1, r5
 8002ef4:	bd30      	pop	{r4, r5, pc}
 8002ef6:	f094 0f00 	teq	r4, #0
 8002efa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8002efe:	bf06      	itte	eq
 8002f00:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8002f04:	3401      	addeq	r4, #1
 8002f06:	3d01      	subne	r5, #1
 8002f08:	e74e      	b.n	8002da8 <__adddf3+0x8c>
 8002f0a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8002f0e:	bf18      	it	ne
 8002f10:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8002f14:	d029      	beq.n	8002f6a <__adddf3+0x24e>
 8002f16:	ea94 0f05 	teq	r4, r5
 8002f1a:	bf08      	it	eq
 8002f1c:	ea90 0f02 	teqeq	r0, r2
 8002f20:	d005      	beq.n	8002f2e <__adddf3+0x212>
 8002f22:	ea54 0c00 	orrs.w	ip, r4, r0
 8002f26:	bf04      	itt	eq
 8002f28:	4619      	moveq	r1, r3
 8002f2a:	4610      	moveq	r0, r2
 8002f2c:	bd30      	pop	{r4, r5, pc}
 8002f2e:	ea91 0f03 	teq	r1, r3
 8002f32:	bf1e      	ittt	ne
 8002f34:	2100      	movne	r1, #0
 8002f36:	2000      	movne	r0, #0
 8002f38:	bd30      	popne	{r4, r5, pc}
 8002f3a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8002f3e:	d105      	bne.n	8002f4c <__adddf3+0x230>
 8002f40:	0040      	lsls	r0, r0, #1
 8002f42:	4149      	adcs	r1, r1
 8002f44:	bf28      	it	cs
 8002f46:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8002f4a:	bd30      	pop	{r4, r5, pc}
 8002f4c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8002f50:	bf3c      	itt	cc
 8002f52:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8002f56:	bd30      	popcc	{r4, r5, pc}
 8002f58:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8002f5c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8002f60:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8002f64:	f04f 0000 	mov.w	r0, #0
 8002f68:	bd30      	pop	{r4, r5, pc}
 8002f6a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8002f6e:	bf1a      	itte	ne
 8002f70:	4619      	movne	r1, r3
 8002f72:	4610      	movne	r0, r2
 8002f74:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8002f78:	bf1c      	itt	ne
 8002f7a:	460b      	movne	r3, r1
 8002f7c:	4602      	movne	r2, r0
 8002f7e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8002f82:	bf06      	itte	eq
 8002f84:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8002f88:	ea91 0f03 	teqeq	r1, r3
 8002f8c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8002f90:	bd30      	pop	{r4, r5, pc}
 8002f92:	bf00      	nop

08002f94 <__aeabi_ui2d>:
 8002f94:	f090 0f00 	teq	r0, #0
 8002f98:	bf04      	itt	eq
 8002f9a:	2100      	moveq	r1, #0
 8002f9c:	4770      	bxeq	lr
 8002f9e:	b530      	push	{r4, r5, lr}
 8002fa0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8002fa4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8002fa8:	f04f 0500 	mov.w	r5, #0
 8002fac:	f04f 0100 	mov.w	r1, #0
 8002fb0:	e750      	b.n	8002e54 <__adddf3+0x138>
 8002fb2:	bf00      	nop

08002fb4 <__aeabi_i2d>:
 8002fb4:	f090 0f00 	teq	r0, #0
 8002fb8:	bf04      	itt	eq
 8002fba:	2100      	moveq	r1, #0
 8002fbc:	4770      	bxeq	lr
 8002fbe:	b530      	push	{r4, r5, lr}
 8002fc0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8002fc4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8002fc8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8002fcc:	bf48      	it	mi
 8002fce:	4240      	negmi	r0, r0
 8002fd0:	f04f 0100 	mov.w	r1, #0
 8002fd4:	e73e      	b.n	8002e54 <__adddf3+0x138>
 8002fd6:	bf00      	nop

08002fd8 <__aeabi_f2d>:
 8002fd8:	0042      	lsls	r2, r0, #1
 8002fda:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8002fde:	ea4f 0131 	mov.w	r1, r1, rrx
 8002fe2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8002fe6:	bf1f      	itttt	ne
 8002fe8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8002fec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8002ff0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8002ff4:	4770      	bxne	lr
 8002ff6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8002ffa:	bf08      	it	eq
 8002ffc:	4770      	bxeq	lr
 8002ffe:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8003002:	bf04      	itt	eq
 8003004:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8003008:	4770      	bxeq	lr
 800300a:	b530      	push	{r4, r5, lr}
 800300c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8003010:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003014:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003018:	e71c      	b.n	8002e54 <__adddf3+0x138>
 800301a:	bf00      	nop

0800301c <__aeabi_ul2d>:
 800301c:	ea50 0201 	orrs.w	r2, r0, r1
 8003020:	bf08      	it	eq
 8003022:	4770      	bxeq	lr
 8003024:	b530      	push	{r4, r5, lr}
 8003026:	f04f 0500 	mov.w	r5, #0
 800302a:	e00a      	b.n	8003042 <__aeabi_l2d+0x16>

0800302c <__aeabi_l2d>:
 800302c:	ea50 0201 	orrs.w	r2, r0, r1
 8003030:	bf08      	it	eq
 8003032:	4770      	bxeq	lr
 8003034:	b530      	push	{r4, r5, lr}
 8003036:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800303a:	d502      	bpl.n	8003042 <__aeabi_l2d+0x16>
 800303c:	4240      	negs	r0, r0
 800303e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003042:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003046:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800304a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800304e:	f43f aed8 	beq.w	8002e02 <__adddf3+0xe6>
 8003052:	f04f 0203 	mov.w	r2, #3
 8003056:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800305a:	bf18      	it	ne
 800305c:	3203      	addne	r2, #3
 800305e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003062:	bf18      	it	ne
 8003064:	3203      	addne	r2, #3
 8003066:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800306a:	f1c2 0320 	rsb	r3, r2, #32
 800306e:	fa00 fc03 	lsl.w	ip, r0, r3
 8003072:	fa20 f002 	lsr.w	r0, r0, r2
 8003076:	fa01 fe03 	lsl.w	lr, r1, r3
 800307a:	ea40 000e 	orr.w	r0, r0, lr
 800307e:	fa21 f102 	lsr.w	r1, r1, r2
 8003082:	4414      	add	r4, r2
 8003084:	e6bd      	b.n	8002e02 <__adddf3+0xe6>
 8003086:	bf00      	nop

08003088 <__aeabi_dmul>:
 8003088:	b570      	push	{r4, r5, r6, lr}
 800308a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800308e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8003092:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8003096:	bf1d      	ittte	ne
 8003098:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800309c:	ea94 0f0c 	teqne	r4, ip
 80030a0:	ea95 0f0c 	teqne	r5, ip
 80030a4:	f000 f8de 	bleq	8003264 <__aeabi_dmul+0x1dc>
 80030a8:	442c      	add	r4, r5
 80030aa:	ea81 0603 	eor.w	r6, r1, r3
 80030ae:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80030b2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80030b6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80030ba:	bf18      	it	ne
 80030bc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80030c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80030c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030c8:	d038      	beq.n	800313c <__aeabi_dmul+0xb4>
 80030ca:	fba0 ce02 	umull	ip, lr, r0, r2
 80030ce:	f04f 0500 	mov.w	r5, #0
 80030d2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80030d6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80030da:	fbe0 e503 	umlal	lr, r5, r0, r3
 80030de:	f04f 0600 	mov.w	r6, #0
 80030e2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80030e6:	f09c 0f00 	teq	ip, #0
 80030ea:	bf18      	it	ne
 80030ec:	f04e 0e01 	orrne.w	lr, lr, #1
 80030f0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80030f4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80030f8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80030fc:	d204      	bcs.n	8003108 <__aeabi_dmul+0x80>
 80030fe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8003102:	416d      	adcs	r5, r5
 8003104:	eb46 0606 	adc.w	r6, r6, r6
 8003108:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800310c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8003110:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8003114:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8003118:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800311c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8003120:	bf88      	it	hi
 8003122:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8003126:	d81e      	bhi.n	8003166 <__aeabi_dmul+0xde>
 8003128:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800312c:	bf08      	it	eq
 800312e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8003132:	f150 0000 	adcs.w	r0, r0, #0
 8003136:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800313a:	bd70      	pop	{r4, r5, r6, pc}
 800313c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8003140:	ea46 0101 	orr.w	r1, r6, r1
 8003144:	ea40 0002 	orr.w	r0, r0, r2
 8003148:	ea81 0103 	eor.w	r1, r1, r3
 800314c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8003150:	bfc2      	ittt	gt
 8003152:	ebd4 050c 	rsbsgt	r5, r4, ip
 8003156:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800315a:	bd70      	popgt	{r4, r5, r6, pc}
 800315c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003160:	f04f 0e00 	mov.w	lr, #0
 8003164:	3c01      	subs	r4, #1
 8003166:	f300 80ab 	bgt.w	80032c0 <__aeabi_dmul+0x238>
 800316a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800316e:	bfde      	ittt	le
 8003170:	2000      	movle	r0, #0
 8003172:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8003176:	bd70      	pople	{r4, r5, r6, pc}
 8003178:	f1c4 0400 	rsb	r4, r4, #0
 800317c:	3c20      	subs	r4, #32
 800317e:	da35      	bge.n	80031ec <__aeabi_dmul+0x164>
 8003180:	340c      	adds	r4, #12
 8003182:	dc1b      	bgt.n	80031bc <__aeabi_dmul+0x134>
 8003184:	f104 0414 	add.w	r4, r4, #20
 8003188:	f1c4 0520 	rsb	r5, r4, #32
 800318c:	fa00 f305 	lsl.w	r3, r0, r5
 8003190:	fa20 f004 	lsr.w	r0, r0, r4
 8003194:	fa01 f205 	lsl.w	r2, r1, r5
 8003198:	ea40 0002 	orr.w	r0, r0, r2
 800319c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80031a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80031a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80031a8:	fa21 f604 	lsr.w	r6, r1, r4
 80031ac:	eb42 0106 	adc.w	r1, r2, r6
 80031b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80031b4:	bf08      	it	eq
 80031b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80031ba:	bd70      	pop	{r4, r5, r6, pc}
 80031bc:	f1c4 040c 	rsb	r4, r4, #12
 80031c0:	f1c4 0520 	rsb	r5, r4, #32
 80031c4:	fa00 f304 	lsl.w	r3, r0, r4
 80031c8:	fa20 f005 	lsr.w	r0, r0, r5
 80031cc:	fa01 f204 	lsl.w	r2, r1, r4
 80031d0:	ea40 0002 	orr.w	r0, r0, r2
 80031d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80031d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80031dc:	f141 0100 	adc.w	r1, r1, #0
 80031e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80031e4:	bf08      	it	eq
 80031e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80031ea:	bd70      	pop	{r4, r5, r6, pc}
 80031ec:	f1c4 0520 	rsb	r5, r4, #32
 80031f0:	fa00 f205 	lsl.w	r2, r0, r5
 80031f4:	ea4e 0e02 	orr.w	lr, lr, r2
 80031f8:	fa20 f304 	lsr.w	r3, r0, r4
 80031fc:	fa01 f205 	lsl.w	r2, r1, r5
 8003200:	ea43 0302 	orr.w	r3, r3, r2
 8003204:	fa21 f004 	lsr.w	r0, r1, r4
 8003208:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800320c:	fa21 f204 	lsr.w	r2, r1, r4
 8003210:	ea20 0002 	bic.w	r0, r0, r2
 8003214:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8003218:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800321c:	bf08      	it	eq
 800321e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003222:	bd70      	pop	{r4, r5, r6, pc}
 8003224:	f094 0f00 	teq	r4, #0
 8003228:	d10f      	bne.n	800324a <__aeabi_dmul+0x1c2>
 800322a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800322e:	0040      	lsls	r0, r0, #1
 8003230:	eb41 0101 	adc.w	r1, r1, r1
 8003234:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003238:	bf08      	it	eq
 800323a:	3c01      	subeq	r4, #1
 800323c:	d0f7      	beq.n	800322e <__aeabi_dmul+0x1a6>
 800323e:	ea41 0106 	orr.w	r1, r1, r6
 8003242:	f095 0f00 	teq	r5, #0
 8003246:	bf18      	it	ne
 8003248:	4770      	bxne	lr
 800324a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800324e:	0052      	lsls	r2, r2, #1
 8003250:	eb43 0303 	adc.w	r3, r3, r3
 8003254:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8003258:	bf08      	it	eq
 800325a:	3d01      	subeq	r5, #1
 800325c:	d0f7      	beq.n	800324e <__aeabi_dmul+0x1c6>
 800325e:	ea43 0306 	orr.w	r3, r3, r6
 8003262:	4770      	bx	lr
 8003264:	ea94 0f0c 	teq	r4, ip
 8003268:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800326c:	bf18      	it	ne
 800326e:	ea95 0f0c 	teqne	r5, ip
 8003272:	d00c      	beq.n	800328e <__aeabi_dmul+0x206>
 8003274:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003278:	bf18      	it	ne
 800327a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800327e:	d1d1      	bne.n	8003224 <__aeabi_dmul+0x19c>
 8003280:	ea81 0103 	eor.w	r1, r1, r3
 8003284:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003288:	f04f 0000 	mov.w	r0, #0
 800328c:	bd70      	pop	{r4, r5, r6, pc}
 800328e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003292:	bf06      	itte	eq
 8003294:	4610      	moveq	r0, r2
 8003296:	4619      	moveq	r1, r3
 8003298:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800329c:	d019      	beq.n	80032d2 <__aeabi_dmul+0x24a>
 800329e:	ea94 0f0c 	teq	r4, ip
 80032a2:	d102      	bne.n	80032aa <__aeabi_dmul+0x222>
 80032a4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80032a8:	d113      	bne.n	80032d2 <__aeabi_dmul+0x24a>
 80032aa:	ea95 0f0c 	teq	r5, ip
 80032ae:	d105      	bne.n	80032bc <__aeabi_dmul+0x234>
 80032b0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80032b4:	bf1c      	itt	ne
 80032b6:	4610      	movne	r0, r2
 80032b8:	4619      	movne	r1, r3
 80032ba:	d10a      	bne.n	80032d2 <__aeabi_dmul+0x24a>
 80032bc:	ea81 0103 	eor.w	r1, r1, r3
 80032c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80032c4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80032c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80032cc:	f04f 0000 	mov.w	r0, #0
 80032d0:	bd70      	pop	{r4, r5, r6, pc}
 80032d2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80032d6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80032da:	bd70      	pop	{r4, r5, r6, pc}

080032dc <__aeabi_ddiv>:
 80032dc:	b570      	push	{r4, r5, r6, lr}
 80032de:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80032e2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80032e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80032ea:	bf1d      	ittte	ne
 80032ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80032f0:	ea94 0f0c 	teqne	r4, ip
 80032f4:	ea95 0f0c 	teqne	r5, ip
 80032f8:	f000 f8a7 	bleq	800344a <__aeabi_ddiv+0x16e>
 80032fc:	eba4 0405 	sub.w	r4, r4, r5
 8003300:	ea81 0e03 	eor.w	lr, r1, r3
 8003304:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8003308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800330c:	f000 8088 	beq.w	8003420 <__aeabi_ddiv+0x144>
 8003310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8003314:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8003318:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800331c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8003320:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8003324:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8003328:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800332c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8003330:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8003334:	429d      	cmp	r5, r3
 8003336:	bf08      	it	eq
 8003338:	4296      	cmpeq	r6, r2
 800333a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800333e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8003342:	d202      	bcs.n	800334a <__aeabi_ddiv+0x6e>
 8003344:	085b      	lsrs	r3, r3, #1
 8003346:	ea4f 0232 	mov.w	r2, r2, rrx
 800334a:	1ab6      	subs	r6, r6, r2
 800334c:	eb65 0503 	sbc.w	r5, r5, r3
 8003350:	085b      	lsrs	r3, r3, #1
 8003352:	ea4f 0232 	mov.w	r2, r2, rrx
 8003356:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800335a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800335e:	ebb6 0e02 	subs.w	lr, r6, r2
 8003362:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003366:	bf22      	ittt	cs
 8003368:	1ab6      	subcs	r6, r6, r2
 800336a:	4675      	movcs	r5, lr
 800336c:	ea40 000c 	orrcs.w	r0, r0, ip
 8003370:	085b      	lsrs	r3, r3, #1
 8003372:	ea4f 0232 	mov.w	r2, r2, rrx
 8003376:	ebb6 0e02 	subs.w	lr, r6, r2
 800337a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800337e:	bf22      	ittt	cs
 8003380:	1ab6      	subcs	r6, r6, r2
 8003382:	4675      	movcs	r5, lr
 8003384:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8003388:	085b      	lsrs	r3, r3, #1
 800338a:	ea4f 0232 	mov.w	r2, r2, rrx
 800338e:	ebb6 0e02 	subs.w	lr, r6, r2
 8003392:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003396:	bf22      	ittt	cs
 8003398:	1ab6      	subcs	r6, r6, r2
 800339a:	4675      	movcs	r5, lr
 800339c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80033a0:	085b      	lsrs	r3, r3, #1
 80033a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80033a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80033aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80033ae:	bf22      	ittt	cs
 80033b0:	1ab6      	subcs	r6, r6, r2
 80033b2:	4675      	movcs	r5, lr
 80033b4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80033b8:	ea55 0e06 	orrs.w	lr, r5, r6
 80033bc:	d018      	beq.n	80033f0 <__aeabi_ddiv+0x114>
 80033be:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80033c2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80033c6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80033ca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80033ce:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80033d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80033d6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80033da:	d1c0      	bne.n	800335e <__aeabi_ddiv+0x82>
 80033dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80033e0:	d10b      	bne.n	80033fa <__aeabi_ddiv+0x11e>
 80033e2:	ea41 0100 	orr.w	r1, r1, r0
 80033e6:	f04f 0000 	mov.w	r0, #0
 80033ea:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80033ee:	e7b6      	b.n	800335e <__aeabi_ddiv+0x82>
 80033f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80033f4:	bf04      	itt	eq
 80033f6:	4301      	orreq	r1, r0
 80033f8:	2000      	moveq	r0, #0
 80033fa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80033fe:	bf88      	it	hi
 8003400:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8003404:	f63f aeaf 	bhi.w	8003166 <__aeabi_dmul+0xde>
 8003408:	ebb5 0c03 	subs.w	ip, r5, r3
 800340c:	bf04      	itt	eq
 800340e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8003412:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8003416:	f150 0000 	adcs.w	r0, r0, #0
 800341a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800341e:	bd70      	pop	{r4, r5, r6, pc}
 8003420:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8003424:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8003428:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800342c:	bfc2      	ittt	gt
 800342e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8003432:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8003436:	bd70      	popgt	{r4, r5, r6, pc}
 8003438:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800343c:	f04f 0e00 	mov.w	lr, #0
 8003440:	3c01      	subs	r4, #1
 8003442:	e690      	b.n	8003166 <__aeabi_dmul+0xde>
 8003444:	ea45 0e06 	orr.w	lr, r5, r6
 8003448:	e68d      	b.n	8003166 <__aeabi_dmul+0xde>
 800344a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800344e:	ea94 0f0c 	teq	r4, ip
 8003452:	bf08      	it	eq
 8003454:	ea95 0f0c 	teqeq	r5, ip
 8003458:	f43f af3b 	beq.w	80032d2 <__aeabi_dmul+0x24a>
 800345c:	ea94 0f0c 	teq	r4, ip
 8003460:	d10a      	bne.n	8003478 <__aeabi_ddiv+0x19c>
 8003462:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8003466:	f47f af34 	bne.w	80032d2 <__aeabi_dmul+0x24a>
 800346a:	ea95 0f0c 	teq	r5, ip
 800346e:	f47f af25 	bne.w	80032bc <__aeabi_dmul+0x234>
 8003472:	4610      	mov	r0, r2
 8003474:	4619      	mov	r1, r3
 8003476:	e72c      	b.n	80032d2 <__aeabi_dmul+0x24a>
 8003478:	ea95 0f0c 	teq	r5, ip
 800347c:	d106      	bne.n	800348c <__aeabi_ddiv+0x1b0>
 800347e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8003482:	f43f aefd 	beq.w	8003280 <__aeabi_dmul+0x1f8>
 8003486:	4610      	mov	r0, r2
 8003488:	4619      	mov	r1, r3
 800348a:	e722      	b.n	80032d2 <__aeabi_dmul+0x24a>
 800348c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003490:	bf18      	it	ne
 8003492:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003496:	f47f aec5 	bne.w	8003224 <__aeabi_dmul+0x19c>
 800349a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800349e:	f47f af0d 	bne.w	80032bc <__aeabi_dmul+0x234>
 80034a2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80034a6:	f47f aeeb 	bne.w	8003280 <__aeabi_dmul+0x1f8>
 80034aa:	e712      	b.n	80032d2 <__aeabi_dmul+0x24a>

080034ac <__gedf2>:
 80034ac:	f04f 3cff 	mov.w	ip, #4294967295
 80034b0:	e006      	b.n	80034c0 <__cmpdf2+0x4>
 80034b2:	bf00      	nop

080034b4 <__ledf2>:
 80034b4:	f04f 0c01 	mov.w	ip, #1
 80034b8:	e002      	b.n	80034c0 <__cmpdf2+0x4>
 80034ba:	bf00      	nop

080034bc <__cmpdf2>:
 80034bc:	f04f 0c01 	mov.w	ip, #1
 80034c0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80034c4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80034c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80034cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80034d0:	bf18      	it	ne
 80034d2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80034d6:	d01b      	beq.n	8003510 <__cmpdf2+0x54>
 80034d8:	b001      	add	sp, #4
 80034da:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80034de:	bf0c      	ite	eq
 80034e0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80034e4:	ea91 0f03 	teqne	r1, r3
 80034e8:	bf02      	ittt	eq
 80034ea:	ea90 0f02 	teqeq	r0, r2
 80034ee:	2000      	moveq	r0, #0
 80034f0:	4770      	bxeq	lr
 80034f2:	f110 0f00 	cmn.w	r0, #0
 80034f6:	ea91 0f03 	teq	r1, r3
 80034fa:	bf58      	it	pl
 80034fc:	4299      	cmppl	r1, r3
 80034fe:	bf08      	it	eq
 8003500:	4290      	cmpeq	r0, r2
 8003502:	bf2c      	ite	cs
 8003504:	17d8      	asrcs	r0, r3, #31
 8003506:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800350a:	f040 0001 	orr.w	r0, r0, #1
 800350e:	4770      	bx	lr
 8003510:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8003514:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8003518:	d102      	bne.n	8003520 <__cmpdf2+0x64>
 800351a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800351e:	d107      	bne.n	8003530 <__cmpdf2+0x74>
 8003520:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8003524:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8003528:	d1d6      	bne.n	80034d8 <__cmpdf2+0x1c>
 800352a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800352e:	d0d3      	beq.n	80034d8 <__cmpdf2+0x1c>
 8003530:	f85d 0b04 	ldr.w	r0, [sp], #4
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop

08003538 <__aeabi_cdrcmple>:
 8003538:	4684      	mov	ip, r0
 800353a:	4610      	mov	r0, r2
 800353c:	4662      	mov	r2, ip
 800353e:	468c      	mov	ip, r1
 8003540:	4619      	mov	r1, r3
 8003542:	4663      	mov	r3, ip
 8003544:	e000      	b.n	8003548 <__aeabi_cdcmpeq>
 8003546:	bf00      	nop

08003548 <__aeabi_cdcmpeq>:
 8003548:	b501      	push	{r0, lr}
 800354a:	f7ff ffb7 	bl	80034bc <__cmpdf2>
 800354e:	2800      	cmp	r0, #0
 8003550:	bf48      	it	mi
 8003552:	f110 0f00 	cmnmi.w	r0, #0
 8003556:	bd01      	pop	{r0, pc}

08003558 <__aeabi_dcmpeq>:
 8003558:	f84d ed08 	str.w	lr, [sp, #-8]!
 800355c:	f7ff fff4 	bl	8003548 <__aeabi_cdcmpeq>
 8003560:	bf0c      	ite	eq
 8003562:	2001      	moveq	r0, #1
 8003564:	2000      	movne	r0, #0
 8003566:	f85d fb08 	ldr.w	pc, [sp], #8
 800356a:	bf00      	nop

0800356c <__aeabi_dcmplt>:
 800356c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003570:	f7ff ffea 	bl	8003548 <__aeabi_cdcmpeq>
 8003574:	bf34      	ite	cc
 8003576:	2001      	movcc	r0, #1
 8003578:	2000      	movcs	r0, #0
 800357a:	f85d fb08 	ldr.w	pc, [sp], #8
 800357e:	bf00      	nop

08003580 <__aeabi_dcmple>:
 8003580:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003584:	f7ff ffe0 	bl	8003548 <__aeabi_cdcmpeq>
 8003588:	bf94      	ite	ls
 800358a:	2001      	movls	r0, #1
 800358c:	2000      	movhi	r0, #0
 800358e:	f85d fb08 	ldr.w	pc, [sp], #8
 8003592:	bf00      	nop

08003594 <__aeabi_dcmpge>:
 8003594:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003598:	f7ff ffce 	bl	8003538 <__aeabi_cdrcmple>
 800359c:	bf94      	ite	ls
 800359e:	2001      	movls	r0, #1
 80035a0:	2000      	movhi	r0, #0
 80035a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80035a6:	bf00      	nop

080035a8 <__aeabi_dcmpgt>:
 80035a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80035ac:	f7ff ffc4 	bl	8003538 <__aeabi_cdrcmple>
 80035b0:	bf34      	ite	cc
 80035b2:	2001      	movcc	r0, #1
 80035b4:	2000      	movcs	r0, #0
 80035b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80035ba:	bf00      	nop

080035bc <__aeabi_dcmpun>:
 80035bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80035c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80035c4:	d102      	bne.n	80035cc <__aeabi_dcmpun+0x10>
 80035c6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80035ca:	d10a      	bne.n	80035e2 <__aeabi_dcmpun+0x26>
 80035cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80035d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80035d4:	d102      	bne.n	80035dc <__aeabi_dcmpun+0x20>
 80035d6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80035da:	d102      	bne.n	80035e2 <__aeabi_dcmpun+0x26>
 80035dc:	f04f 0000 	mov.w	r0, #0
 80035e0:	4770      	bx	lr
 80035e2:	f04f 0001 	mov.w	r0, #1
 80035e6:	4770      	bx	lr

080035e8 <__aeabi_d2iz>:
 80035e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80035ec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80035f0:	d215      	bcs.n	800361e <__aeabi_d2iz+0x36>
 80035f2:	d511      	bpl.n	8003618 <__aeabi_d2iz+0x30>
 80035f4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80035f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80035fc:	d912      	bls.n	8003624 <__aeabi_d2iz+0x3c>
 80035fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8003602:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003606:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800360a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800360e:	fa23 f002 	lsr.w	r0, r3, r2
 8003612:	bf18      	it	ne
 8003614:	4240      	negne	r0, r0
 8003616:	4770      	bx	lr
 8003618:	f04f 0000 	mov.w	r0, #0
 800361c:	4770      	bx	lr
 800361e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8003622:	d105      	bne.n	8003630 <__aeabi_d2iz+0x48>
 8003624:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8003628:	bf08      	it	eq
 800362a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800362e:	4770      	bx	lr
 8003630:	f04f 0000 	mov.w	r0, #0
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop

08003638 <__aeabi_d2uiz>:
 8003638:	004a      	lsls	r2, r1, #1
 800363a:	d211      	bcs.n	8003660 <__aeabi_d2uiz+0x28>
 800363c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8003640:	d211      	bcs.n	8003666 <__aeabi_d2uiz+0x2e>
 8003642:	d50d      	bpl.n	8003660 <__aeabi_d2uiz+0x28>
 8003644:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8003648:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800364c:	d40e      	bmi.n	800366c <__aeabi_d2uiz+0x34>
 800364e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8003652:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003656:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800365a:	fa23 f002 	lsr.w	r0, r3, r2
 800365e:	4770      	bx	lr
 8003660:	f04f 0000 	mov.w	r0, #0
 8003664:	4770      	bx	lr
 8003666:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800366a:	d102      	bne.n	8003672 <__aeabi_d2uiz+0x3a>
 800366c:	f04f 30ff 	mov.w	r0, #4294967295
 8003670:	4770      	bx	lr
 8003672:	f04f 0000 	mov.w	r0, #0
 8003676:	4770      	bx	lr

08003678 <__aeabi_d2f>:
 8003678:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800367c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8003680:	bf24      	itt	cs
 8003682:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8003686:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800368a:	d90d      	bls.n	80036a8 <__aeabi_d2f+0x30>
 800368c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8003690:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8003694:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8003698:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800369c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80036a0:	bf08      	it	eq
 80036a2:	f020 0001 	biceq.w	r0, r0, #1
 80036a6:	4770      	bx	lr
 80036a8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80036ac:	d121      	bne.n	80036f2 <__aeabi_d2f+0x7a>
 80036ae:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80036b2:	bfbc      	itt	lt
 80036b4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80036b8:	4770      	bxlt	lr
 80036ba:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80036be:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80036c2:	f1c2 0218 	rsb	r2, r2, #24
 80036c6:	f1c2 0c20 	rsb	ip, r2, #32
 80036ca:	fa10 f30c 	lsls.w	r3, r0, ip
 80036ce:	fa20 f002 	lsr.w	r0, r0, r2
 80036d2:	bf18      	it	ne
 80036d4:	f040 0001 	orrne.w	r0, r0, #1
 80036d8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80036dc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80036e0:	fa03 fc0c 	lsl.w	ip, r3, ip
 80036e4:	ea40 000c 	orr.w	r0, r0, ip
 80036e8:	fa23 f302 	lsr.w	r3, r3, r2
 80036ec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80036f0:	e7cc      	b.n	800368c <__aeabi_d2f+0x14>
 80036f2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80036f6:	d107      	bne.n	8003708 <__aeabi_d2f+0x90>
 80036f8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80036fc:	bf1e      	ittt	ne
 80036fe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8003702:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8003706:	4770      	bxne	lr
 8003708:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800370c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8003710:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8003714:	4770      	bx	lr
 8003716:	bf00      	nop

08003718 <__aeabi_frsub>:
 8003718:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800371c:	e002      	b.n	8003724 <__addsf3>
 800371e:	bf00      	nop

08003720 <__aeabi_fsub>:
 8003720:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08003724 <__addsf3>:
 8003724:	0042      	lsls	r2, r0, #1
 8003726:	bf1f      	itttt	ne
 8003728:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800372c:	ea92 0f03 	teqne	r2, r3
 8003730:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8003734:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8003738:	d06a      	beq.n	8003810 <__addsf3+0xec>
 800373a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800373e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8003742:	bfc1      	itttt	gt
 8003744:	18d2      	addgt	r2, r2, r3
 8003746:	4041      	eorgt	r1, r0
 8003748:	4048      	eorgt	r0, r1
 800374a:	4041      	eorgt	r1, r0
 800374c:	bfb8      	it	lt
 800374e:	425b      	neglt	r3, r3
 8003750:	2b19      	cmp	r3, #25
 8003752:	bf88      	it	hi
 8003754:	4770      	bxhi	lr
 8003756:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800375a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800375e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8003762:	bf18      	it	ne
 8003764:	4240      	negne	r0, r0
 8003766:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800376a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800376e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8003772:	bf18      	it	ne
 8003774:	4249      	negne	r1, r1
 8003776:	ea92 0f03 	teq	r2, r3
 800377a:	d03f      	beq.n	80037fc <__addsf3+0xd8>
 800377c:	f1a2 0201 	sub.w	r2, r2, #1
 8003780:	fa41 fc03 	asr.w	ip, r1, r3
 8003784:	eb10 000c 	adds.w	r0, r0, ip
 8003788:	f1c3 0320 	rsb	r3, r3, #32
 800378c:	fa01 f103 	lsl.w	r1, r1, r3
 8003790:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8003794:	d502      	bpl.n	800379c <__addsf3+0x78>
 8003796:	4249      	negs	r1, r1
 8003798:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800379c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80037a0:	d313      	bcc.n	80037ca <__addsf3+0xa6>
 80037a2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80037a6:	d306      	bcc.n	80037b6 <__addsf3+0x92>
 80037a8:	0840      	lsrs	r0, r0, #1
 80037aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80037ae:	f102 0201 	add.w	r2, r2, #1
 80037b2:	2afe      	cmp	r2, #254	; 0xfe
 80037b4:	d251      	bcs.n	800385a <__addsf3+0x136>
 80037b6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80037ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80037be:	bf08      	it	eq
 80037c0:	f020 0001 	biceq.w	r0, r0, #1
 80037c4:	ea40 0003 	orr.w	r0, r0, r3
 80037c8:	4770      	bx	lr
 80037ca:	0049      	lsls	r1, r1, #1
 80037cc:	eb40 0000 	adc.w	r0, r0, r0
 80037d0:	3a01      	subs	r2, #1
 80037d2:	bf28      	it	cs
 80037d4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80037d8:	d2ed      	bcs.n	80037b6 <__addsf3+0x92>
 80037da:	fab0 fc80 	clz	ip, r0
 80037de:	f1ac 0c08 	sub.w	ip, ip, #8
 80037e2:	ebb2 020c 	subs.w	r2, r2, ip
 80037e6:	fa00 f00c 	lsl.w	r0, r0, ip
 80037ea:	bfaa      	itet	ge
 80037ec:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80037f0:	4252      	neglt	r2, r2
 80037f2:	4318      	orrge	r0, r3
 80037f4:	bfbc      	itt	lt
 80037f6:	40d0      	lsrlt	r0, r2
 80037f8:	4318      	orrlt	r0, r3
 80037fa:	4770      	bx	lr
 80037fc:	f092 0f00 	teq	r2, #0
 8003800:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8003804:	bf06      	itte	eq
 8003806:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800380a:	3201      	addeq	r2, #1
 800380c:	3b01      	subne	r3, #1
 800380e:	e7b5      	b.n	800377c <__addsf3+0x58>
 8003810:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8003814:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8003818:	bf18      	it	ne
 800381a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800381e:	d021      	beq.n	8003864 <__addsf3+0x140>
 8003820:	ea92 0f03 	teq	r2, r3
 8003824:	d004      	beq.n	8003830 <__addsf3+0x10c>
 8003826:	f092 0f00 	teq	r2, #0
 800382a:	bf08      	it	eq
 800382c:	4608      	moveq	r0, r1
 800382e:	4770      	bx	lr
 8003830:	ea90 0f01 	teq	r0, r1
 8003834:	bf1c      	itt	ne
 8003836:	2000      	movne	r0, #0
 8003838:	4770      	bxne	lr
 800383a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800383e:	d104      	bne.n	800384a <__addsf3+0x126>
 8003840:	0040      	lsls	r0, r0, #1
 8003842:	bf28      	it	cs
 8003844:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8003848:	4770      	bx	lr
 800384a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800384e:	bf3c      	itt	cc
 8003850:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8003854:	4770      	bxcc	lr
 8003856:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800385a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800385e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8003862:	4770      	bx	lr
 8003864:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8003868:	bf16      	itet	ne
 800386a:	4608      	movne	r0, r1
 800386c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8003870:	4601      	movne	r1, r0
 8003872:	0242      	lsls	r2, r0, #9
 8003874:	bf06      	itte	eq
 8003876:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800387a:	ea90 0f01 	teqeq	r0, r1
 800387e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8003882:	4770      	bx	lr

08003884 <__aeabi_ui2f>:
 8003884:	f04f 0300 	mov.w	r3, #0
 8003888:	e004      	b.n	8003894 <__aeabi_i2f+0x8>
 800388a:	bf00      	nop

0800388c <__aeabi_i2f>:
 800388c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8003890:	bf48      	it	mi
 8003892:	4240      	negmi	r0, r0
 8003894:	ea5f 0c00 	movs.w	ip, r0
 8003898:	bf08      	it	eq
 800389a:	4770      	bxeq	lr
 800389c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80038a0:	4601      	mov	r1, r0
 80038a2:	f04f 0000 	mov.w	r0, #0
 80038a6:	e01c      	b.n	80038e2 <__aeabi_l2f+0x2a>

080038a8 <__aeabi_ul2f>:
 80038a8:	ea50 0201 	orrs.w	r2, r0, r1
 80038ac:	bf08      	it	eq
 80038ae:	4770      	bxeq	lr
 80038b0:	f04f 0300 	mov.w	r3, #0
 80038b4:	e00a      	b.n	80038cc <__aeabi_l2f+0x14>
 80038b6:	bf00      	nop

080038b8 <__aeabi_l2f>:
 80038b8:	ea50 0201 	orrs.w	r2, r0, r1
 80038bc:	bf08      	it	eq
 80038be:	4770      	bxeq	lr
 80038c0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80038c4:	d502      	bpl.n	80038cc <__aeabi_l2f+0x14>
 80038c6:	4240      	negs	r0, r0
 80038c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80038cc:	ea5f 0c01 	movs.w	ip, r1
 80038d0:	bf02      	ittt	eq
 80038d2:	4684      	moveq	ip, r0
 80038d4:	4601      	moveq	r1, r0
 80038d6:	2000      	moveq	r0, #0
 80038d8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80038dc:	bf08      	it	eq
 80038de:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80038e2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80038e6:	fabc f28c 	clz	r2, ip
 80038ea:	3a08      	subs	r2, #8
 80038ec:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80038f0:	db10      	blt.n	8003914 <__aeabi_l2f+0x5c>
 80038f2:	fa01 fc02 	lsl.w	ip, r1, r2
 80038f6:	4463      	add	r3, ip
 80038f8:	fa00 fc02 	lsl.w	ip, r0, r2
 80038fc:	f1c2 0220 	rsb	r2, r2, #32
 8003900:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8003904:	fa20 f202 	lsr.w	r2, r0, r2
 8003908:	eb43 0002 	adc.w	r0, r3, r2
 800390c:	bf08      	it	eq
 800390e:	f020 0001 	biceq.w	r0, r0, #1
 8003912:	4770      	bx	lr
 8003914:	f102 0220 	add.w	r2, r2, #32
 8003918:	fa01 fc02 	lsl.w	ip, r1, r2
 800391c:	f1c2 0220 	rsb	r2, r2, #32
 8003920:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8003924:	fa21 f202 	lsr.w	r2, r1, r2
 8003928:	eb43 0002 	adc.w	r0, r3, r2
 800392c:	bf08      	it	eq
 800392e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8003932:	4770      	bx	lr

08003934 <__aeabi_fmul>:
 8003934:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8003938:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800393c:	bf1e      	ittt	ne
 800393e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8003942:	ea92 0f0c 	teqne	r2, ip
 8003946:	ea93 0f0c 	teqne	r3, ip
 800394a:	d06f      	beq.n	8003a2c <__aeabi_fmul+0xf8>
 800394c:	441a      	add	r2, r3
 800394e:	ea80 0c01 	eor.w	ip, r0, r1
 8003952:	0240      	lsls	r0, r0, #9
 8003954:	bf18      	it	ne
 8003956:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800395a:	d01e      	beq.n	800399a <__aeabi_fmul+0x66>
 800395c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003960:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8003964:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8003968:	fba0 3101 	umull	r3, r1, r0, r1
 800396c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8003970:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8003974:	bf3e      	ittt	cc
 8003976:	0049      	lslcc	r1, r1, #1
 8003978:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800397c:	005b      	lslcc	r3, r3, #1
 800397e:	ea40 0001 	orr.w	r0, r0, r1
 8003982:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8003986:	2afd      	cmp	r2, #253	; 0xfd
 8003988:	d81d      	bhi.n	80039c6 <__aeabi_fmul+0x92>
 800398a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800398e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8003992:	bf08      	it	eq
 8003994:	f020 0001 	biceq.w	r0, r0, #1
 8003998:	4770      	bx	lr
 800399a:	f090 0f00 	teq	r0, #0
 800399e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80039a2:	bf08      	it	eq
 80039a4:	0249      	lsleq	r1, r1, #9
 80039a6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80039aa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80039ae:	3a7f      	subs	r2, #127	; 0x7f
 80039b0:	bfc2      	ittt	gt
 80039b2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80039b6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80039ba:	4770      	bxgt	lr
 80039bc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80039c0:	f04f 0300 	mov.w	r3, #0
 80039c4:	3a01      	subs	r2, #1
 80039c6:	dc5d      	bgt.n	8003a84 <__aeabi_fmul+0x150>
 80039c8:	f112 0f19 	cmn.w	r2, #25
 80039cc:	bfdc      	itt	le
 80039ce:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80039d2:	4770      	bxle	lr
 80039d4:	f1c2 0200 	rsb	r2, r2, #0
 80039d8:	0041      	lsls	r1, r0, #1
 80039da:	fa21 f102 	lsr.w	r1, r1, r2
 80039de:	f1c2 0220 	rsb	r2, r2, #32
 80039e2:	fa00 fc02 	lsl.w	ip, r0, r2
 80039e6:	ea5f 0031 	movs.w	r0, r1, rrx
 80039ea:	f140 0000 	adc.w	r0, r0, #0
 80039ee:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80039f2:	bf08      	it	eq
 80039f4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80039f8:	4770      	bx	lr
 80039fa:	f092 0f00 	teq	r2, #0
 80039fe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8003a02:	bf02      	ittt	eq
 8003a04:	0040      	lsleq	r0, r0, #1
 8003a06:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8003a0a:	3a01      	subeq	r2, #1
 8003a0c:	d0f9      	beq.n	8003a02 <__aeabi_fmul+0xce>
 8003a0e:	ea40 000c 	orr.w	r0, r0, ip
 8003a12:	f093 0f00 	teq	r3, #0
 8003a16:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8003a1a:	bf02      	ittt	eq
 8003a1c:	0049      	lsleq	r1, r1, #1
 8003a1e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8003a22:	3b01      	subeq	r3, #1
 8003a24:	d0f9      	beq.n	8003a1a <__aeabi_fmul+0xe6>
 8003a26:	ea41 010c 	orr.w	r1, r1, ip
 8003a2a:	e78f      	b.n	800394c <__aeabi_fmul+0x18>
 8003a2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8003a30:	ea92 0f0c 	teq	r2, ip
 8003a34:	bf18      	it	ne
 8003a36:	ea93 0f0c 	teqne	r3, ip
 8003a3a:	d00a      	beq.n	8003a52 <__aeabi_fmul+0x11e>
 8003a3c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8003a40:	bf18      	it	ne
 8003a42:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8003a46:	d1d8      	bne.n	80039fa <__aeabi_fmul+0xc6>
 8003a48:	ea80 0001 	eor.w	r0, r0, r1
 8003a4c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8003a50:	4770      	bx	lr
 8003a52:	f090 0f00 	teq	r0, #0
 8003a56:	bf17      	itett	ne
 8003a58:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8003a5c:	4608      	moveq	r0, r1
 8003a5e:	f091 0f00 	teqne	r1, #0
 8003a62:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8003a66:	d014      	beq.n	8003a92 <__aeabi_fmul+0x15e>
 8003a68:	ea92 0f0c 	teq	r2, ip
 8003a6c:	d101      	bne.n	8003a72 <__aeabi_fmul+0x13e>
 8003a6e:	0242      	lsls	r2, r0, #9
 8003a70:	d10f      	bne.n	8003a92 <__aeabi_fmul+0x15e>
 8003a72:	ea93 0f0c 	teq	r3, ip
 8003a76:	d103      	bne.n	8003a80 <__aeabi_fmul+0x14c>
 8003a78:	024b      	lsls	r3, r1, #9
 8003a7a:	bf18      	it	ne
 8003a7c:	4608      	movne	r0, r1
 8003a7e:	d108      	bne.n	8003a92 <__aeabi_fmul+0x15e>
 8003a80:	ea80 0001 	eor.w	r0, r0, r1
 8003a84:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8003a88:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8003a8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8003a90:	4770      	bx	lr
 8003a92:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8003a96:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8003a9a:	4770      	bx	lr

08003a9c <__aeabi_fdiv>:
 8003a9c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8003aa0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8003aa4:	bf1e      	ittt	ne
 8003aa6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8003aaa:	ea92 0f0c 	teqne	r2, ip
 8003aae:	ea93 0f0c 	teqne	r3, ip
 8003ab2:	d069      	beq.n	8003b88 <__aeabi_fdiv+0xec>
 8003ab4:	eba2 0203 	sub.w	r2, r2, r3
 8003ab8:	ea80 0c01 	eor.w	ip, r0, r1
 8003abc:	0249      	lsls	r1, r1, #9
 8003abe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8003ac2:	d037      	beq.n	8003b34 <__aeabi_fdiv+0x98>
 8003ac4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003ac8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8003acc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8003ad0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8003ad4:	428b      	cmp	r3, r1
 8003ad6:	bf38      	it	cc
 8003ad8:	005b      	lslcc	r3, r3, #1
 8003ada:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8003ade:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8003ae2:	428b      	cmp	r3, r1
 8003ae4:	bf24      	itt	cs
 8003ae6:	1a5b      	subcs	r3, r3, r1
 8003ae8:	ea40 000c 	orrcs.w	r0, r0, ip
 8003aec:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8003af0:	bf24      	itt	cs
 8003af2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8003af6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8003afa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8003afe:	bf24      	itt	cs
 8003b00:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8003b04:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8003b08:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8003b0c:	bf24      	itt	cs
 8003b0e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8003b12:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8003b16:	011b      	lsls	r3, r3, #4
 8003b18:	bf18      	it	ne
 8003b1a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8003b1e:	d1e0      	bne.n	8003ae2 <__aeabi_fdiv+0x46>
 8003b20:	2afd      	cmp	r2, #253	; 0xfd
 8003b22:	f63f af50 	bhi.w	80039c6 <__aeabi_fmul+0x92>
 8003b26:	428b      	cmp	r3, r1
 8003b28:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8003b2c:	bf08      	it	eq
 8003b2e:	f020 0001 	biceq.w	r0, r0, #1
 8003b32:	4770      	bx	lr
 8003b34:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8003b38:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8003b3c:	327f      	adds	r2, #127	; 0x7f
 8003b3e:	bfc2      	ittt	gt
 8003b40:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8003b44:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8003b48:	4770      	bxgt	lr
 8003b4a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8003b4e:	f04f 0300 	mov.w	r3, #0
 8003b52:	3a01      	subs	r2, #1
 8003b54:	e737      	b.n	80039c6 <__aeabi_fmul+0x92>
 8003b56:	f092 0f00 	teq	r2, #0
 8003b5a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8003b5e:	bf02      	ittt	eq
 8003b60:	0040      	lsleq	r0, r0, #1
 8003b62:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8003b66:	3a01      	subeq	r2, #1
 8003b68:	d0f9      	beq.n	8003b5e <__aeabi_fdiv+0xc2>
 8003b6a:	ea40 000c 	orr.w	r0, r0, ip
 8003b6e:	f093 0f00 	teq	r3, #0
 8003b72:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8003b76:	bf02      	ittt	eq
 8003b78:	0049      	lsleq	r1, r1, #1
 8003b7a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8003b7e:	3b01      	subeq	r3, #1
 8003b80:	d0f9      	beq.n	8003b76 <__aeabi_fdiv+0xda>
 8003b82:	ea41 010c 	orr.w	r1, r1, ip
 8003b86:	e795      	b.n	8003ab4 <__aeabi_fdiv+0x18>
 8003b88:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8003b8c:	ea92 0f0c 	teq	r2, ip
 8003b90:	d108      	bne.n	8003ba4 <__aeabi_fdiv+0x108>
 8003b92:	0242      	lsls	r2, r0, #9
 8003b94:	f47f af7d 	bne.w	8003a92 <__aeabi_fmul+0x15e>
 8003b98:	ea93 0f0c 	teq	r3, ip
 8003b9c:	f47f af70 	bne.w	8003a80 <__aeabi_fmul+0x14c>
 8003ba0:	4608      	mov	r0, r1
 8003ba2:	e776      	b.n	8003a92 <__aeabi_fmul+0x15e>
 8003ba4:	ea93 0f0c 	teq	r3, ip
 8003ba8:	d104      	bne.n	8003bb4 <__aeabi_fdiv+0x118>
 8003baa:	024b      	lsls	r3, r1, #9
 8003bac:	f43f af4c 	beq.w	8003a48 <__aeabi_fmul+0x114>
 8003bb0:	4608      	mov	r0, r1
 8003bb2:	e76e      	b.n	8003a92 <__aeabi_fmul+0x15e>
 8003bb4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8003bb8:	bf18      	it	ne
 8003bba:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8003bbe:	d1ca      	bne.n	8003b56 <__aeabi_fdiv+0xba>
 8003bc0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8003bc4:	f47f af5c 	bne.w	8003a80 <__aeabi_fmul+0x14c>
 8003bc8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8003bcc:	f47f af3c 	bne.w	8003a48 <__aeabi_fmul+0x114>
 8003bd0:	e75f      	b.n	8003a92 <__aeabi_fmul+0x15e>
 8003bd2:	bf00      	nop

08003bd4 <__gesf2>:
 8003bd4:	f04f 3cff 	mov.w	ip, #4294967295
 8003bd8:	e006      	b.n	8003be8 <__cmpsf2+0x4>
 8003bda:	bf00      	nop

08003bdc <__lesf2>:
 8003bdc:	f04f 0c01 	mov.w	ip, #1
 8003be0:	e002      	b.n	8003be8 <__cmpsf2+0x4>
 8003be2:	bf00      	nop

08003be4 <__cmpsf2>:
 8003be4:	f04f 0c01 	mov.w	ip, #1
 8003be8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8003bec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8003bf0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8003bf4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8003bf8:	bf18      	it	ne
 8003bfa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8003bfe:	d011      	beq.n	8003c24 <__cmpsf2+0x40>
 8003c00:	b001      	add	sp, #4
 8003c02:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8003c06:	bf18      	it	ne
 8003c08:	ea90 0f01 	teqne	r0, r1
 8003c0c:	bf58      	it	pl
 8003c0e:	ebb2 0003 	subspl.w	r0, r2, r3
 8003c12:	bf88      	it	hi
 8003c14:	17c8      	asrhi	r0, r1, #31
 8003c16:	bf38      	it	cc
 8003c18:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8003c1c:	bf18      	it	ne
 8003c1e:	f040 0001 	orrne.w	r0, r0, #1
 8003c22:	4770      	bx	lr
 8003c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8003c28:	d102      	bne.n	8003c30 <__cmpsf2+0x4c>
 8003c2a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8003c2e:	d105      	bne.n	8003c3c <__cmpsf2+0x58>
 8003c30:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8003c34:	d1e4      	bne.n	8003c00 <__cmpsf2+0x1c>
 8003c36:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8003c3a:	d0e1      	beq.n	8003c00 <__cmpsf2+0x1c>
 8003c3c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8003c40:	4770      	bx	lr
 8003c42:	bf00      	nop

08003c44 <__aeabi_cfrcmple>:
 8003c44:	4684      	mov	ip, r0
 8003c46:	4608      	mov	r0, r1
 8003c48:	4661      	mov	r1, ip
 8003c4a:	e7ff      	b.n	8003c4c <__aeabi_cfcmpeq>

08003c4c <__aeabi_cfcmpeq>:
 8003c4c:	b50f      	push	{r0, r1, r2, r3, lr}
 8003c4e:	f7ff ffc9 	bl	8003be4 <__cmpsf2>
 8003c52:	2800      	cmp	r0, #0
 8003c54:	bf48      	it	mi
 8003c56:	f110 0f00 	cmnmi.w	r0, #0
 8003c5a:	bd0f      	pop	{r0, r1, r2, r3, pc}

08003c5c <__aeabi_fcmpeq>:
 8003c5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003c60:	f7ff fff4 	bl	8003c4c <__aeabi_cfcmpeq>
 8003c64:	bf0c      	ite	eq
 8003c66:	2001      	moveq	r0, #1
 8003c68:	2000      	movne	r0, #0
 8003c6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8003c6e:	bf00      	nop

08003c70 <__aeabi_fcmplt>:
 8003c70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003c74:	f7ff ffea 	bl	8003c4c <__aeabi_cfcmpeq>
 8003c78:	bf34      	ite	cc
 8003c7a:	2001      	movcc	r0, #1
 8003c7c:	2000      	movcs	r0, #0
 8003c7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8003c82:	bf00      	nop

08003c84 <__aeabi_fcmple>:
 8003c84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003c88:	f7ff ffe0 	bl	8003c4c <__aeabi_cfcmpeq>
 8003c8c:	bf94      	ite	ls
 8003c8e:	2001      	movls	r0, #1
 8003c90:	2000      	movhi	r0, #0
 8003c92:	f85d fb08 	ldr.w	pc, [sp], #8
 8003c96:	bf00      	nop

08003c98 <__aeabi_fcmpge>:
 8003c98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003c9c:	f7ff ffd2 	bl	8003c44 <__aeabi_cfrcmple>
 8003ca0:	bf94      	ite	ls
 8003ca2:	2001      	movls	r0, #1
 8003ca4:	2000      	movhi	r0, #0
 8003ca6:	f85d fb08 	ldr.w	pc, [sp], #8
 8003caa:	bf00      	nop

08003cac <__aeabi_fcmpgt>:
 8003cac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003cb0:	f7ff ffc8 	bl	8003c44 <__aeabi_cfrcmple>
 8003cb4:	bf34      	ite	cc
 8003cb6:	2001      	movcc	r0, #1
 8003cb8:	2000      	movcs	r0, #0
 8003cba:	f85d fb08 	ldr.w	pc, [sp], #8
 8003cbe:	bf00      	nop

08003cc0 <__aeabi_fcmpun>:
 8003cc0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8003cc4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8003cc8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8003ccc:	d102      	bne.n	8003cd4 <__aeabi_fcmpun+0x14>
 8003cce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8003cd2:	d108      	bne.n	8003ce6 <__aeabi_fcmpun+0x26>
 8003cd4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8003cd8:	d102      	bne.n	8003ce0 <__aeabi_fcmpun+0x20>
 8003cda:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8003cde:	d102      	bne.n	8003ce6 <__aeabi_fcmpun+0x26>
 8003ce0:	f04f 0000 	mov.w	r0, #0
 8003ce4:	4770      	bx	lr
 8003ce6:	f04f 0001 	mov.w	r0, #1
 8003cea:	4770      	bx	lr

08003cec <__aeabi_f2iz>:
 8003cec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8003cf0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8003cf4:	d30f      	bcc.n	8003d16 <__aeabi_f2iz+0x2a>
 8003cf6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8003cfa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8003cfe:	d90d      	bls.n	8003d1c <__aeabi_f2iz+0x30>
 8003d00:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8003d04:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003d08:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8003d0c:	fa23 f002 	lsr.w	r0, r3, r2
 8003d10:	bf18      	it	ne
 8003d12:	4240      	negne	r0, r0
 8003d14:	4770      	bx	lr
 8003d16:	f04f 0000 	mov.w	r0, #0
 8003d1a:	4770      	bx	lr
 8003d1c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8003d20:	d101      	bne.n	8003d26 <__aeabi_f2iz+0x3a>
 8003d22:	0242      	lsls	r2, r0, #9
 8003d24:	d105      	bne.n	8003d32 <__aeabi_f2iz+0x46>
 8003d26:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8003d2a:	bf08      	it	eq
 8003d2c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8003d30:	4770      	bx	lr
 8003d32:	f04f 0000 	mov.w	r0, #0
 8003d36:	4770      	bx	lr

08003d38 <__aeabi_f2uiz>:
 8003d38:	0042      	lsls	r2, r0, #1
 8003d3a:	d20e      	bcs.n	8003d5a <__aeabi_f2uiz+0x22>
 8003d3c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8003d40:	d30b      	bcc.n	8003d5a <__aeabi_f2uiz+0x22>
 8003d42:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8003d46:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8003d4a:	d409      	bmi.n	8003d60 <__aeabi_f2uiz+0x28>
 8003d4c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8003d50:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003d54:	fa23 f002 	lsr.w	r0, r3, r2
 8003d58:	4770      	bx	lr
 8003d5a:	f04f 0000 	mov.w	r0, #0
 8003d5e:	4770      	bx	lr
 8003d60:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8003d64:	d101      	bne.n	8003d6a <__aeabi_f2uiz+0x32>
 8003d66:	0242      	lsls	r2, r0, #9
 8003d68:	d102      	bne.n	8003d70 <__aeabi_f2uiz+0x38>
 8003d6a:	f04f 30ff 	mov.w	r0, #4294967295
 8003d6e:	4770      	bx	lr
 8003d70:	f04f 0000 	mov.w	r0, #0
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop

08003d78 <__aeabi_ldivmod>:
 8003d78:	b97b      	cbnz	r3, 8003d9a <__aeabi_ldivmod+0x22>
 8003d7a:	b972      	cbnz	r2, 8003d9a <__aeabi_ldivmod+0x22>
 8003d7c:	2900      	cmp	r1, #0
 8003d7e:	bfbe      	ittt	lt
 8003d80:	2000      	movlt	r0, #0
 8003d82:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8003d86:	e006      	blt.n	8003d96 <__aeabi_ldivmod+0x1e>
 8003d88:	bf08      	it	eq
 8003d8a:	2800      	cmpeq	r0, #0
 8003d8c:	bf1c      	itt	ne
 8003d8e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8003d92:	f04f 30ff 	movne.w	r0, #4294967295
 8003d96:	f000 ba0d 	b.w	80041b4 <__aeabi_idiv0>
 8003d9a:	f1ad 0c08 	sub.w	ip, sp, #8
 8003d9e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8003da2:	2900      	cmp	r1, #0
 8003da4:	db09      	blt.n	8003dba <__aeabi_ldivmod+0x42>
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	db1a      	blt.n	8003de0 <__aeabi_ldivmod+0x68>
 8003daa:	f000 f8a1 	bl	8003ef0 <__udivmoddi4>
 8003dae:	f8dd e004 	ldr.w	lr, [sp, #4]
 8003db2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003db6:	b004      	add	sp, #16
 8003db8:	4770      	bx	lr
 8003dba:	4240      	negs	r0, r0
 8003dbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	db1b      	blt.n	8003dfc <__aeabi_ldivmod+0x84>
 8003dc4:	f000 f894 	bl	8003ef0 <__udivmoddi4>
 8003dc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8003dcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003dd0:	b004      	add	sp, #16
 8003dd2:	4240      	negs	r0, r0
 8003dd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003dd8:	4252      	negs	r2, r2
 8003dda:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8003dde:	4770      	bx	lr
 8003de0:	4252      	negs	r2, r2
 8003de2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8003de6:	f000 f883 	bl	8003ef0 <__udivmoddi4>
 8003dea:	f8dd e004 	ldr.w	lr, [sp, #4]
 8003dee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003df2:	b004      	add	sp, #16
 8003df4:	4240      	negs	r0, r0
 8003df6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003dfa:	4770      	bx	lr
 8003dfc:	4252      	negs	r2, r2
 8003dfe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8003e02:	f000 f875 	bl	8003ef0 <__udivmoddi4>
 8003e06:	f8dd e004 	ldr.w	lr, [sp, #4]
 8003e0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003e0e:	b004      	add	sp, #16
 8003e10:	4252      	negs	r2, r2
 8003e12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8003e16:	4770      	bx	lr

08003e18 <__aeabi_f2lz>:
 8003e18:	b510      	push	{r4, lr}
 8003e1a:	2100      	movs	r1, #0
 8003e1c:	4604      	mov	r4, r0
 8003e1e:	f7ff ff27 	bl	8003c70 <__aeabi_fcmplt>
 8003e22:	b920      	cbnz	r0, 8003e2e <__aeabi_f2lz+0x16>
 8003e24:	4620      	mov	r0, r4
 8003e26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e2a:	f000 b823 	b.w	8003e74 <__aeabi_f2ulz>
 8003e2e:	f104 4000 	add.w	r0, r4, #2147483648	; 0x80000000
 8003e32:	f000 f81f 	bl	8003e74 <__aeabi_f2ulz>
 8003e36:	4240      	negs	r0, r0
 8003e38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003e3c:	bd10      	pop	{r4, pc}
 8003e3e:	bf00      	nop

08003e40 <__aeabi_d2lz>:
 8003e40:	b538      	push	{r3, r4, r5, lr}
 8003e42:	460c      	mov	r4, r1
 8003e44:	4605      	mov	r5, r0
 8003e46:	4621      	mov	r1, r4
 8003e48:	4628      	mov	r0, r5
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	f7ff fb8d 	bl	800356c <__aeabi_dcmplt>
 8003e52:	b928      	cbnz	r0, 8003e60 <__aeabi_d2lz+0x20>
 8003e54:	4628      	mov	r0, r5
 8003e56:	4621      	mov	r1, r4
 8003e58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e5c:	f000 b82a 	b.w	8003eb4 <__aeabi_d2ulz>
 8003e60:	4628      	mov	r0, r5
 8003e62:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8003e66:	f000 f825 	bl	8003eb4 <__aeabi_d2ulz>
 8003e6a:	4240      	negs	r0, r0
 8003e6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003e70:	bd38      	pop	{r3, r4, r5, pc}
 8003e72:	bf00      	nop

08003e74 <__aeabi_f2ulz>:
 8003e74:	b5d0      	push	{r4, r6, r7, lr}
 8003e76:	f7ff f8af 	bl	8002fd8 <__aeabi_f2d>
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	4b0b      	ldr	r3, [pc, #44]	; (8003eac <__aeabi_f2ulz+0x38>)
 8003e7e:	4606      	mov	r6, r0
 8003e80:	460f      	mov	r7, r1
 8003e82:	f7ff f901 	bl	8003088 <__aeabi_dmul>
 8003e86:	f7ff fbd7 	bl	8003638 <__aeabi_d2uiz>
 8003e8a:	4604      	mov	r4, r0
 8003e8c:	f7ff f882 	bl	8002f94 <__aeabi_ui2d>
 8003e90:	2200      	movs	r2, #0
 8003e92:	4b07      	ldr	r3, [pc, #28]	; (8003eb0 <__aeabi_f2ulz+0x3c>)
 8003e94:	f7ff f8f8 	bl	8003088 <__aeabi_dmul>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	460b      	mov	r3, r1
 8003e9c:	4630      	mov	r0, r6
 8003e9e:	4639      	mov	r1, r7
 8003ea0:	f7fe ff3a 	bl	8002d18 <__aeabi_dsub>
 8003ea4:	f7ff fbc8 	bl	8003638 <__aeabi_d2uiz>
 8003ea8:	4621      	mov	r1, r4
 8003eaa:	bdd0      	pop	{r4, r6, r7, pc}
 8003eac:	3df00000 	.word	0x3df00000
 8003eb0:	41f00000 	.word	0x41f00000

08003eb4 <__aeabi_d2ulz>:
 8003eb4:	b5d0      	push	{r4, r6, r7, lr}
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	4b0b      	ldr	r3, [pc, #44]	; (8003ee8 <__aeabi_d2ulz+0x34>)
 8003eba:	4606      	mov	r6, r0
 8003ebc:	460f      	mov	r7, r1
 8003ebe:	f7ff f8e3 	bl	8003088 <__aeabi_dmul>
 8003ec2:	f7ff fbb9 	bl	8003638 <__aeabi_d2uiz>
 8003ec6:	4604      	mov	r4, r0
 8003ec8:	f7ff f864 	bl	8002f94 <__aeabi_ui2d>
 8003ecc:	2200      	movs	r2, #0
 8003ece:	4b07      	ldr	r3, [pc, #28]	; (8003eec <__aeabi_d2ulz+0x38>)
 8003ed0:	f7ff f8da 	bl	8003088 <__aeabi_dmul>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	4630      	mov	r0, r6
 8003eda:	4639      	mov	r1, r7
 8003edc:	f7fe ff1c 	bl	8002d18 <__aeabi_dsub>
 8003ee0:	f7ff fbaa 	bl	8003638 <__aeabi_d2uiz>
 8003ee4:	4621      	mov	r1, r4
 8003ee6:	bdd0      	pop	{r4, r6, r7, pc}
 8003ee8:	3df00000 	.word	0x3df00000
 8003eec:	41f00000 	.word	0x41f00000

08003ef0 <__udivmoddi4>:
 8003ef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ef4:	9e08      	ldr	r6, [sp, #32]
 8003ef6:	460d      	mov	r5, r1
 8003ef8:	4604      	mov	r4, r0
 8003efa:	468e      	mov	lr, r1
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	f040 8083 	bne.w	8004008 <__udivmoddi4+0x118>
 8003f02:	428a      	cmp	r2, r1
 8003f04:	4617      	mov	r7, r2
 8003f06:	d947      	bls.n	8003f98 <__udivmoddi4+0xa8>
 8003f08:	fab2 f382 	clz	r3, r2
 8003f0c:	b14b      	cbz	r3, 8003f22 <__udivmoddi4+0x32>
 8003f0e:	f1c3 0120 	rsb	r1, r3, #32
 8003f12:	fa05 fe03 	lsl.w	lr, r5, r3
 8003f16:	fa20 f101 	lsr.w	r1, r0, r1
 8003f1a:	409f      	lsls	r7, r3
 8003f1c:	ea41 0e0e 	orr.w	lr, r1, lr
 8003f20:	409c      	lsls	r4, r3
 8003f22:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8003f26:	fbbe fcf8 	udiv	ip, lr, r8
 8003f2a:	fa1f f987 	uxth.w	r9, r7
 8003f2e:	fb08 e21c 	mls	r2, r8, ip, lr
 8003f32:	fb0c f009 	mul.w	r0, ip, r9
 8003f36:	0c21      	lsrs	r1, r4, #16
 8003f38:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8003f3c:	4290      	cmp	r0, r2
 8003f3e:	d90a      	bls.n	8003f56 <__udivmoddi4+0x66>
 8003f40:	18ba      	adds	r2, r7, r2
 8003f42:	f10c 31ff 	add.w	r1, ip, #4294967295
 8003f46:	f080 8118 	bcs.w	800417a <__udivmoddi4+0x28a>
 8003f4a:	4290      	cmp	r0, r2
 8003f4c:	f240 8115 	bls.w	800417a <__udivmoddi4+0x28a>
 8003f50:	f1ac 0c02 	sub.w	ip, ip, #2
 8003f54:	443a      	add	r2, r7
 8003f56:	1a12      	subs	r2, r2, r0
 8003f58:	fbb2 f0f8 	udiv	r0, r2, r8
 8003f5c:	fb08 2210 	mls	r2, r8, r0, r2
 8003f60:	fb00 f109 	mul.w	r1, r0, r9
 8003f64:	b2a4      	uxth	r4, r4
 8003f66:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8003f6a:	42a1      	cmp	r1, r4
 8003f6c:	d909      	bls.n	8003f82 <__udivmoddi4+0x92>
 8003f6e:	193c      	adds	r4, r7, r4
 8003f70:	f100 32ff 	add.w	r2, r0, #4294967295
 8003f74:	f080 8103 	bcs.w	800417e <__udivmoddi4+0x28e>
 8003f78:	42a1      	cmp	r1, r4
 8003f7a:	f240 8100 	bls.w	800417e <__udivmoddi4+0x28e>
 8003f7e:	3802      	subs	r0, #2
 8003f80:	443c      	add	r4, r7
 8003f82:	1a64      	subs	r4, r4, r1
 8003f84:	2100      	movs	r1, #0
 8003f86:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8003f8a:	b11e      	cbz	r6, 8003f94 <__udivmoddi4+0xa4>
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	40dc      	lsrs	r4, r3
 8003f90:	e9c6 4200 	strd	r4, r2, [r6]
 8003f94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f98:	b902      	cbnz	r2, 8003f9c <__udivmoddi4+0xac>
 8003f9a:	deff      	udf	#255	; 0xff
 8003f9c:	fab2 f382 	clz	r3, r2
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d14f      	bne.n	8004044 <__udivmoddi4+0x154>
 8003fa4:	1a8d      	subs	r5, r1, r2
 8003fa6:	2101      	movs	r1, #1
 8003fa8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003fac:	fa1f f882 	uxth.w	r8, r2
 8003fb0:	fbb5 fcfe 	udiv	ip, r5, lr
 8003fb4:	fb0e 551c 	mls	r5, lr, ip, r5
 8003fb8:	fb08 f00c 	mul.w	r0, r8, ip
 8003fbc:	0c22      	lsrs	r2, r4, #16
 8003fbe:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8003fc2:	42a8      	cmp	r0, r5
 8003fc4:	d907      	bls.n	8003fd6 <__udivmoddi4+0xe6>
 8003fc6:	197d      	adds	r5, r7, r5
 8003fc8:	f10c 32ff 	add.w	r2, ip, #4294967295
 8003fcc:	d202      	bcs.n	8003fd4 <__udivmoddi4+0xe4>
 8003fce:	42a8      	cmp	r0, r5
 8003fd0:	f200 80e9 	bhi.w	80041a6 <__udivmoddi4+0x2b6>
 8003fd4:	4694      	mov	ip, r2
 8003fd6:	1a2d      	subs	r5, r5, r0
 8003fd8:	fbb5 f0fe 	udiv	r0, r5, lr
 8003fdc:	fb0e 5510 	mls	r5, lr, r0, r5
 8003fe0:	fb08 f800 	mul.w	r8, r8, r0
 8003fe4:	b2a4      	uxth	r4, r4
 8003fe6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8003fea:	45a0      	cmp	r8, r4
 8003fec:	d907      	bls.n	8003ffe <__udivmoddi4+0x10e>
 8003fee:	193c      	adds	r4, r7, r4
 8003ff0:	f100 32ff 	add.w	r2, r0, #4294967295
 8003ff4:	d202      	bcs.n	8003ffc <__udivmoddi4+0x10c>
 8003ff6:	45a0      	cmp	r8, r4
 8003ff8:	f200 80d9 	bhi.w	80041ae <__udivmoddi4+0x2be>
 8003ffc:	4610      	mov	r0, r2
 8003ffe:	eba4 0408 	sub.w	r4, r4, r8
 8004002:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8004006:	e7c0      	b.n	8003f8a <__udivmoddi4+0x9a>
 8004008:	428b      	cmp	r3, r1
 800400a:	d908      	bls.n	800401e <__udivmoddi4+0x12e>
 800400c:	2e00      	cmp	r6, #0
 800400e:	f000 80b1 	beq.w	8004174 <__udivmoddi4+0x284>
 8004012:	2100      	movs	r1, #0
 8004014:	e9c6 0500 	strd	r0, r5, [r6]
 8004018:	4608      	mov	r0, r1
 800401a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800401e:	fab3 f183 	clz	r1, r3
 8004022:	2900      	cmp	r1, #0
 8004024:	d14b      	bne.n	80040be <__udivmoddi4+0x1ce>
 8004026:	42ab      	cmp	r3, r5
 8004028:	d302      	bcc.n	8004030 <__udivmoddi4+0x140>
 800402a:	4282      	cmp	r2, r0
 800402c:	f200 80b9 	bhi.w	80041a2 <__udivmoddi4+0x2b2>
 8004030:	1a84      	subs	r4, r0, r2
 8004032:	eb65 0303 	sbc.w	r3, r5, r3
 8004036:	2001      	movs	r0, #1
 8004038:	469e      	mov	lr, r3
 800403a:	2e00      	cmp	r6, #0
 800403c:	d0aa      	beq.n	8003f94 <__udivmoddi4+0xa4>
 800403e:	e9c6 4e00 	strd	r4, lr, [r6]
 8004042:	e7a7      	b.n	8003f94 <__udivmoddi4+0xa4>
 8004044:	409f      	lsls	r7, r3
 8004046:	f1c3 0220 	rsb	r2, r3, #32
 800404a:	40d1      	lsrs	r1, r2
 800404c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8004050:	fbb1 f0fe 	udiv	r0, r1, lr
 8004054:	fa1f f887 	uxth.w	r8, r7
 8004058:	fb0e 1110 	mls	r1, lr, r0, r1
 800405c:	fa24 f202 	lsr.w	r2, r4, r2
 8004060:	409d      	lsls	r5, r3
 8004062:	fb00 fc08 	mul.w	ip, r0, r8
 8004066:	432a      	orrs	r2, r5
 8004068:	0c15      	lsrs	r5, r2, #16
 800406a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800406e:	45ac      	cmp	ip, r5
 8004070:	fa04 f403 	lsl.w	r4, r4, r3
 8004074:	d909      	bls.n	800408a <__udivmoddi4+0x19a>
 8004076:	197d      	adds	r5, r7, r5
 8004078:	f100 31ff 	add.w	r1, r0, #4294967295
 800407c:	f080 808f 	bcs.w	800419e <__udivmoddi4+0x2ae>
 8004080:	45ac      	cmp	ip, r5
 8004082:	f240 808c 	bls.w	800419e <__udivmoddi4+0x2ae>
 8004086:	3802      	subs	r0, #2
 8004088:	443d      	add	r5, r7
 800408a:	eba5 050c 	sub.w	r5, r5, ip
 800408e:	fbb5 f1fe 	udiv	r1, r5, lr
 8004092:	fb0e 5c11 	mls	ip, lr, r1, r5
 8004096:	fb01 f908 	mul.w	r9, r1, r8
 800409a:	b295      	uxth	r5, r2
 800409c:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80040a0:	45a9      	cmp	r9, r5
 80040a2:	d907      	bls.n	80040b4 <__udivmoddi4+0x1c4>
 80040a4:	197d      	adds	r5, r7, r5
 80040a6:	f101 32ff 	add.w	r2, r1, #4294967295
 80040aa:	d274      	bcs.n	8004196 <__udivmoddi4+0x2a6>
 80040ac:	45a9      	cmp	r9, r5
 80040ae:	d972      	bls.n	8004196 <__udivmoddi4+0x2a6>
 80040b0:	3902      	subs	r1, #2
 80040b2:	443d      	add	r5, r7
 80040b4:	eba5 0509 	sub.w	r5, r5, r9
 80040b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80040bc:	e778      	b.n	8003fb0 <__udivmoddi4+0xc0>
 80040be:	f1c1 0720 	rsb	r7, r1, #32
 80040c2:	408b      	lsls	r3, r1
 80040c4:	fa22 fc07 	lsr.w	ip, r2, r7
 80040c8:	ea4c 0c03 	orr.w	ip, ip, r3
 80040cc:	fa25 f407 	lsr.w	r4, r5, r7
 80040d0:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80040d4:	fbb4 f9fe 	udiv	r9, r4, lr
 80040d8:	fa1f f88c 	uxth.w	r8, ip
 80040dc:	fb0e 4419 	mls	r4, lr, r9, r4
 80040e0:	fa20 f307 	lsr.w	r3, r0, r7
 80040e4:	fb09 fa08 	mul.w	sl, r9, r8
 80040e8:	408d      	lsls	r5, r1
 80040ea:	431d      	orrs	r5, r3
 80040ec:	0c2b      	lsrs	r3, r5, #16
 80040ee:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80040f2:	45a2      	cmp	sl, r4
 80040f4:	fa02 f201 	lsl.w	r2, r2, r1
 80040f8:	fa00 f301 	lsl.w	r3, r0, r1
 80040fc:	d909      	bls.n	8004112 <__udivmoddi4+0x222>
 80040fe:	eb1c 0404 	adds.w	r4, ip, r4
 8004102:	f109 30ff 	add.w	r0, r9, #4294967295
 8004106:	d248      	bcs.n	800419a <__udivmoddi4+0x2aa>
 8004108:	45a2      	cmp	sl, r4
 800410a:	d946      	bls.n	800419a <__udivmoddi4+0x2aa>
 800410c:	f1a9 0902 	sub.w	r9, r9, #2
 8004110:	4464      	add	r4, ip
 8004112:	eba4 040a 	sub.w	r4, r4, sl
 8004116:	fbb4 f0fe 	udiv	r0, r4, lr
 800411a:	fb0e 4410 	mls	r4, lr, r0, r4
 800411e:	fb00 fa08 	mul.w	sl, r0, r8
 8004122:	b2ad      	uxth	r5, r5
 8004124:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8004128:	45a2      	cmp	sl, r4
 800412a:	d908      	bls.n	800413e <__udivmoddi4+0x24e>
 800412c:	eb1c 0404 	adds.w	r4, ip, r4
 8004130:	f100 35ff 	add.w	r5, r0, #4294967295
 8004134:	d22d      	bcs.n	8004192 <__udivmoddi4+0x2a2>
 8004136:	45a2      	cmp	sl, r4
 8004138:	d92b      	bls.n	8004192 <__udivmoddi4+0x2a2>
 800413a:	3802      	subs	r0, #2
 800413c:	4464      	add	r4, ip
 800413e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8004142:	fba0 8902 	umull	r8, r9, r0, r2
 8004146:	eba4 040a 	sub.w	r4, r4, sl
 800414a:	454c      	cmp	r4, r9
 800414c:	46c6      	mov	lr, r8
 800414e:	464d      	mov	r5, r9
 8004150:	d319      	bcc.n	8004186 <__udivmoddi4+0x296>
 8004152:	d016      	beq.n	8004182 <__udivmoddi4+0x292>
 8004154:	b15e      	cbz	r6, 800416e <__udivmoddi4+0x27e>
 8004156:	ebb3 020e 	subs.w	r2, r3, lr
 800415a:	eb64 0405 	sbc.w	r4, r4, r5
 800415e:	fa04 f707 	lsl.w	r7, r4, r7
 8004162:	fa22 f301 	lsr.w	r3, r2, r1
 8004166:	431f      	orrs	r7, r3
 8004168:	40cc      	lsrs	r4, r1
 800416a:	e9c6 7400 	strd	r7, r4, [r6]
 800416e:	2100      	movs	r1, #0
 8004170:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004174:	4631      	mov	r1, r6
 8004176:	4630      	mov	r0, r6
 8004178:	e70c      	b.n	8003f94 <__udivmoddi4+0xa4>
 800417a:	468c      	mov	ip, r1
 800417c:	e6eb      	b.n	8003f56 <__udivmoddi4+0x66>
 800417e:	4610      	mov	r0, r2
 8004180:	e6ff      	b.n	8003f82 <__udivmoddi4+0x92>
 8004182:	4543      	cmp	r3, r8
 8004184:	d2e6      	bcs.n	8004154 <__udivmoddi4+0x264>
 8004186:	ebb8 0e02 	subs.w	lr, r8, r2
 800418a:	eb69 050c 	sbc.w	r5, r9, ip
 800418e:	3801      	subs	r0, #1
 8004190:	e7e0      	b.n	8004154 <__udivmoddi4+0x264>
 8004192:	4628      	mov	r0, r5
 8004194:	e7d3      	b.n	800413e <__udivmoddi4+0x24e>
 8004196:	4611      	mov	r1, r2
 8004198:	e78c      	b.n	80040b4 <__udivmoddi4+0x1c4>
 800419a:	4681      	mov	r9, r0
 800419c:	e7b9      	b.n	8004112 <__udivmoddi4+0x222>
 800419e:	4608      	mov	r0, r1
 80041a0:	e773      	b.n	800408a <__udivmoddi4+0x19a>
 80041a2:	4608      	mov	r0, r1
 80041a4:	e749      	b.n	800403a <__udivmoddi4+0x14a>
 80041a6:	f1ac 0c02 	sub.w	ip, ip, #2
 80041aa:	443d      	add	r5, r7
 80041ac:	e713      	b.n	8003fd6 <__udivmoddi4+0xe6>
 80041ae:	3802      	subs	r0, #2
 80041b0:	443c      	add	r4, r7
 80041b2:	e724      	b.n	8003ffe <__udivmoddi4+0x10e>

080041b4 <__aeabi_idiv0>:
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop

080041b8 <_write>:

#define PRINT_UART_HANDLE huart1

extern UART_HandleTypeDef PRINT_UART_HANDLE;
int _write(int fd, char *ptr, int len)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&PRINT_UART_HANDLE, (uint8_t *)ptr, len, 0xFFFF);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	b29a      	uxth	r2, r3
 80041c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80041cc:	68b9      	ldr	r1, [r7, #8]
 80041ce:	4804      	ldr	r0, [pc, #16]	; (80041e0 <_write+0x28>)
 80041d0:	f005 fc57 	bl	8009a82 <HAL_UART_Transmit>
    return len;
 80041d4:	687b      	ldr	r3, [r7, #4]
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3710      	adds	r7, #16
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop
 80041e0:	20001010 	.word	0x20001010

080041e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b082      	sub	sp, #8
 80041e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80041ea:	4b10      	ldr	r3, [pc, #64]	; (800422c <MX_DMA_Init+0x48>)
 80041ec:	695b      	ldr	r3, [r3, #20]
 80041ee:	4a0f      	ldr	r2, [pc, #60]	; (800422c <MX_DMA_Init+0x48>)
 80041f0:	f043 0301 	orr.w	r3, r3, #1
 80041f4:	6153      	str	r3, [r2, #20]
 80041f6:	4b0d      	ldr	r3, [pc, #52]	; (800422c <MX_DMA_Init+0x48>)
 80041f8:	695b      	ldr	r3, [r3, #20]
 80041fa:	f003 0301 	and.w	r3, r3, #1
 80041fe:	607b      	str	r3, [r7, #4]
 8004200:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8004202:	2200      	movs	r2, #0
 8004204:	2105      	movs	r1, #5
 8004206:	2010      	movs	r0, #16
 8004208:	f000 ffc1 	bl	800518e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800420c:	2010      	movs	r0, #16
 800420e:	f000 ffda 	bl	80051c6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8004212:	2200      	movs	r2, #0
 8004214:	2105      	movs	r1, #5
 8004216:	2011      	movs	r0, #17
 8004218:	f000 ffb9 	bl	800518e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800421c:	2011      	movs	r0, #17
 800421e:	f000 ffd2 	bl	80051c6 <HAL_NVIC_EnableIRQ>

}
 8004222:	bf00      	nop
 8004224:	3708      	adds	r7, #8
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	40021000 	.word	0x40021000

08004230 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b086      	sub	sp, #24
 8004234:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004236:	f107 0308 	add.w	r3, r7, #8
 800423a:	2200      	movs	r2, #0
 800423c:	601a      	str	r2, [r3, #0]
 800423e:	605a      	str	r2, [r3, #4]
 8004240:	609a      	str	r2, [r3, #8]
 8004242:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004244:	4b18      	ldr	r3, [pc, #96]	; (80042a8 <MX_GPIO_Init+0x78>)
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	4a17      	ldr	r2, [pc, #92]	; (80042a8 <MX_GPIO_Init+0x78>)
 800424a:	f043 0304 	orr.w	r3, r3, #4
 800424e:	6193      	str	r3, [r2, #24]
 8004250:	4b15      	ldr	r3, [pc, #84]	; (80042a8 <MX_GPIO_Init+0x78>)
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	f003 0304 	and.w	r3, r3, #4
 8004258:	607b      	str	r3, [r7, #4]
 800425a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800425c:	4b12      	ldr	r3, [pc, #72]	; (80042a8 <MX_GPIO_Init+0x78>)
 800425e:	699b      	ldr	r3, [r3, #24]
 8004260:	4a11      	ldr	r2, [pc, #68]	; (80042a8 <MX_GPIO_Init+0x78>)
 8004262:	f043 0308 	orr.w	r3, r3, #8
 8004266:	6193      	str	r3, [r2, #24]
 8004268:	4b0f      	ldr	r3, [pc, #60]	; (80042a8 <MX_GPIO_Init+0x78>)
 800426a:	699b      	ldr	r3, [r3, #24]
 800426c:	f003 0308 	and.w	r3, r3, #8
 8004270:	603b      	str	r3, [r7, #0]
 8004272:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MPU6050_INT_Pin;
 8004274:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004278:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800427a:	4b0c      	ldr	r3, [pc, #48]	; (80042ac <MX_GPIO_Init+0x7c>)
 800427c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800427e:	2300      	movs	r3, #0
 8004280:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(MPU6050_INT_GPIO_Port, &GPIO_InitStruct);
 8004282:	f107 0308 	add.w	r3, r7, #8
 8004286:	4619      	mov	r1, r3
 8004288:	4809      	ldr	r0, [pc, #36]	; (80042b0 <MX_GPIO_Init+0x80>)
 800428a:	f001 fc31 	bl	8005af0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800428e:	2200      	movs	r2, #0
 8004290:	2105      	movs	r1, #5
 8004292:	2028      	movs	r0, #40	; 0x28
 8004294:	f000 ff7b 	bl	800518e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004298:	2028      	movs	r0, #40	; 0x28
 800429a:	f000 ff94 	bl	80051c6 <HAL_NVIC_EnableIRQ>

}
 800429e:	bf00      	nop
 80042a0:	3718      	adds	r7, #24
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	40021000 	.word	0x40021000
 80042ac:	10110000 	.word	0x10110000
 80042b0:	40010800 	.word	0x40010800

080042b4 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80042b8:	4b12      	ldr	r3, [pc, #72]	; (8004304 <MX_I2C1_Init+0x50>)
 80042ba:	4a13      	ldr	r2, [pc, #76]	; (8004308 <MX_I2C1_Init+0x54>)
 80042bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80042be:	4b11      	ldr	r3, [pc, #68]	; (8004304 <MX_I2C1_Init+0x50>)
 80042c0:	4a12      	ldr	r2, [pc, #72]	; (800430c <MX_I2C1_Init+0x58>)
 80042c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80042c4:	4b0f      	ldr	r3, [pc, #60]	; (8004304 <MX_I2C1_Init+0x50>)
 80042c6:	2200      	movs	r2, #0
 80042c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 20;
 80042ca:	4b0e      	ldr	r3, [pc, #56]	; (8004304 <MX_I2C1_Init+0x50>)
 80042cc:	2214      	movs	r2, #20
 80042ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80042d0:	4b0c      	ldr	r3, [pc, #48]	; (8004304 <MX_I2C1_Init+0x50>)
 80042d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80042d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80042d8:	4b0a      	ldr	r3, [pc, #40]	; (8004304 <MX_I2C1_Init+0x50>)
 80042da:	2200      	movs	r2, #0
 80042dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80042de:	4b09      	ldr	r3, [pc, #36]	; (8004304 <MX_I2C1_Init+0x50>)
 80042e0:	2200      	movs	r2, #0
 80042e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80042e4:	4b07      	ldr	r3, [pc, #28]	; (8004304 <MX_I2C1_Init+0x50>)
 80042e6:	2200      	movs	r2, #0
 80042e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80042ea:	4b06      	ldr	r3, [pc, #24]	; (8004304 <MX_I2C1_Init+0x50>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80042f0:	4804      	ldr	r0, [pc, #16]	; (8004304 <MX_I2C1_Init+0x50>)
 80042f2:	f001 fe7f 	bl	8005ff4 <HAL_I2C_Init>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d001      	beq.n	8004300 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80042fc:	f000 fbd8 	bl	8004ab0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004300:	bf00      	nop
 8004302:	bd80      	pop	{r7, pc}
 8004304:	20000f30 	.word	0x20000f30
 8004308:	40005400 	.word	0x40005400
 800430c:	00061a80 	.word	0x00061a80

08004310 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b088      	sub	sp, #32
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004318:	f107 0310 	add.w	r3, r7, #16
 800431c:	2200      	movs	r2, #0
 800431e:	601a      	str	r2, [r3, #0]
 8004320:	605a      	str	r2, [r3, #4]
 8004322:	609a      	str	r2, [r3, #8]
 8004324:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a45      	ldr	r2, [pc, #276]	; (8004440 <HAL_I2C_MspInit+0x130>)
 800432c:	4293      	cmp	r3, r2
 800432e:	f040 8082 	bne.w	8004436 <HAL_I2C_MspInit+0x126>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004332:	4b44      	ldr	r3, [pc, #272]	; (8004444 <HAL_I2C_MspInit+0x134>)
 8004334:	699b      	ldr	r3, [r3, #24]
 8004336:	4a43      	ldr	r2, [pc, #268]	; (8004444 <HAL_I2C_MspInit+0x134>)
 8004338:	f043 0308 	orr.w	r3, r3, #8
 800433c:	6193      	str	r3, [r2, #24]
 800433e:	4b41      	ldr	r3, [pc, #260]	; (8004444 <HAL_I2C_MspInit+0x134>)
 8004340:	699b      	ldr	r3, [r3, #24]
 8004342:	f003 0308 	and.w	r3, r3, #8
 8004346:	60fb      	str	r3, [r7, #12]
 8004348:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800434a:	23c0      	movs	r3, #192	; 0xc0
 800434c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800434e:	2312      	movs	r3, #18
 8004350:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004352:	2303      	movs	r3, #3
 8004354:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004356:	f107 0310 	add.w	r3, r7, #16
 800435a:	4619      	mov	r1, r3
 800435c:	483a      	ldr	r0, [pc, #232]	; (8004448 <HAL_I2C_MspInit+0x138>)
 800435e:	f001 fbc7 	bl	8005af0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004362:	4b38      	ldr	r3, [pc, #224]	; (8004444 <HAL_I2C_MspInit+0x134>)
 8004364:	69db      	ldr	r3, [r3, #28]
 8004366:	4a37      	ldr	r2, [pc, #220]	; (8004444 <HAL_I2C_MspInit+0x134>)
 8004368:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800436c:	61d3      	str	r3, [r2, #28]
 800436e:	4b35      	ldr	r3, [pc, #212]	; (8004444 <HAL_I2C_MspInit+0x134>)
 8004370:	69db      	ldr	r3, [r3, #28]
 8004372:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004376:	60bb      	str	r3, [r7, #8]
 8004378:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 800437a:	4b34      	ldr	r3, [pc, #208]	; (800444c <HAL_I2C_MspInit+0x13c>)
 800437c:	4a34      	ldr	r2, [pc, #208]	; (8004450 <HAL_I2C_MspInit+0x140>)
 800437e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004380:	4b32      	ldr	r3, [pc, #200]	; (800444c <HAL_I2C_MspInit+0x13c>)
 8004382:	2200      	movs	r2, #0
 8004384:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004386:	4b31      	ldr	r3, [pc, #196]	; (800444c <HAL_I2C_MspInit+0x13c>)
 8004388:	2200      	movs	r2, #0
 800438a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800438c:	4b2f      	ldr	r3, [pc, #188]	; (800444c <HAL_I2C_MspInit+0x13c>)
 800438e:	2280      	movs	r2, #128	; 0x80
 8004390:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004392:	4b2e      	ldr	r3, [pc, #184]	; (800444c <HAL_I2C_MspInit+0x13c>)
 8004394:	2200      	movs	r2, #0
 8004396:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004398:	4b2c      	ldr	r3, [pc, #176]	; (800444c <HAL_I2C_MspInit+0x13c>)
 800439a:	2200      	movs	r2, #0
 800439c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800439e:	4b2b      	ldr	r3, [pc, #172]	; (800444c <HAL_I2C_MspInit+0x13c>)
 80043a0:	2200      	movs	r2, #0
 80043a2:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80043a4:	4b29      	ldr	r3, [pc, #164]	; (800444c <HAL_I2C_MspInit+0x13c>)
 80043a6:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80043aa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80043ac:	4827      	ldr	r0, [pc, #156]	; (800444c <HAL_I2C_MspInit+0x13c>)
 80043ae:	f000 ff27 	bl	8005200 <HAL_DMA_Init>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d001      	beq.n	80043bc <HAL_I2C_MspInit+0xac>
    {
      Error_Handler();
 80043b8:	f000 fb7a 	bl	8004ab0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	4a23      	ldr	r2, [pc, #140]	; (800444c <HAL_I2C_MspInit+0x13c>)
 80043c0:	639a      	str	r2, [r3, #56]	; 0x38
 80043c2:	4a22      	ldr	r2, [pc, #136]	; (800444c <HAL_I2C_MspInit+0x13c>)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 80043c8:	4b22      	ldr	r3, [pc, #136]	; (8004454 <HAL_I2C_MspInit+0x144>)
 80043ca:	4a23      	ldr	r2, [pc, #140]	; (8004458 <HAL_I2C_MspInit+0x148>)
 80043cc:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80043ce:	4b21      	ldr	r3, [pc, #132]	; (8004454 <HAL_I2C_MspInit+0x144>)
 80043d0:	2210      	movs	r2, #16
 80043d2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80043d4:	4b1f      	ldr	r3, [pc, #124]	; (8004454 <HAL_I2C_MspInit+0x144>)
 80043d6:	2200      	movs	r2, #0
 80043d8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80043da:	4b1e      	ldr	r3, [pc, #120]	; (8004454 <HAL_I2C_MspInit+0x144>)
 80043dc:	2280      	movs	r2, #128	; 0x80
 80043de:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80043e0:	4b1c      	ldr	r3, [pc, #112]	; (8004454 <HAL_I2C_MspInit+0x144>)
 80043e2:	2200      	movs	r2, #0
 80043e4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80043e6:	4b1b      	ldr	r3, [pc, #108]	; (8004454 <HAL_I2C_MspInit+0x144>)
 80043e8:	2200      	movs	r2, #0
 80043ea:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80043ec:	4b19      	ldr	r3, [pc, #100]	; (8004454 <HAL_I2C_MspInit+0x144>)
 80043ee:	2200      	movs	r2, #0
 80043f0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80043f2:	4b18      	ldr	r3, [pc, #96]	; (8004454 <HAL_I2C_MspInit+0x144>)
 80043f4:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80043f8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80043fa:	4816      	ldr	r0, [pc, #88]	; (8004454 <HAL_I2C_MspInit+0x144>)
 80043fc:	f000 ff00 	bl	8005200 <HAL_DMA_Init>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d001      	beq.n	800440a <HAL_I2C_MspInit+0xfa>
    {
      Error_Handler();
 8004406:	f000 fb53 	bl	8004ab0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	4a11      	ldr	r2, [pc, #68]	; (8004454 <HAL_I2C_MspInit+0x144>)
 800440e:	635a      	str	r2, [r3, #52]	; 0x34
 8004410:	4a10      	ldr	r2, [pc, #64]	; (8004454 <HAL_I2C_MspInit+0x144>)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8004416:	2200      	movs	r2, #0
 8004418:	2105      	movs	r1, #5
 800441a:	201f      	movs	r0, #31
 800441c:	f000 feb7 	bl	800518e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004420:	201f      	movs	r0, #31
 8004422:	f000 fed0 	bl	80051c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8004426:	2200      	movs	r2, #0
 8004428:	2105      	movs	r1, #5
 800442a:	2020      	movs	r0, #32
 800442c:	f000 feaf 	bl	800518e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8004430:	2020      	movs	r0, #32
 8004432:	f000 fec8 	bl	80051c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004436:	bf00      	nop
 8004438:	3720      	adds	r7, #32
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	40005400 	.word	0x40005400
 8004444:	40021000 	.word	0x40021000
 8004448:	40010c00 	.word	0x40010c00
 800444c:	20000f84 	.word	0x20000f84
 8004450:	40020080 	.word	0x40020080
 8004454:	20000eec 	.word	0x20000eec
 8004458:	4002006c 	.word	0x4002006c

0800445c <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b082      	sub	sp, #8
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a12      	ldr	r2, [pc, #72]	; (80044b4 <HAL_I2C_MspDeInit+0x58>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d11d      	bne.n	80044aa <HAL_I2C_MspDeInit+0x4e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800446e:	4b12      	ldr	r3, [pc, #72]	; (80044b8 <HAL_I2C_MspDeInit+0x5c>)
 8004470:	69db      	ldr	r3, [r3, #28]
 8004472:	4a11      	ldr	r2, [pc, #68]	; (80044b8 <HAL_I2C_MspDeInit+0x5c>)
 8004474:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004478:	61d3      	str	r3, [r2, #28]

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 800447a:	2140      	movs	r1, #64	; 0x40
 800447c:	480f      	ldr	r0, [pc, #60]	; (80044bc <HAL_I2C_MspDeInit+0x60>)
 800447e:	f001 fccb 	bl	8005e18 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8004482:	2180      	movs	r1, #128	; 0x80
 8004484:	480d      	ldr	r0, [pc, #52]	; (80044bc <HAL_I2C_MspDeInit+0x60>)
 8004486:	f001 fcc7 	bl	8005e18 <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(i2cHandle->hdmarx);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800448e:	4618      	mov	r0, r3
 8004490:	f000 ff2c 	bl	80052ec <HAL_DMA_DeInit>
    HAL_DMA_DeInit(i2cHandle->hdmatx);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004498:	4618      	mov	r0, r3
 800449a:	f000 ff27 	bl	80052ec <HAL_DMA_DeInit>

    /* I2C1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 800449e:	201f      	movs	r0, #31
 80044a0:	f000 fe9f 	bl	80051e2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 80044a4:	2020      	movs	r0, #32
 80044a6:	f000 fe9c 	bl	80051e2 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 80044aa:	bf00      	nop
 80044ac:	3708      	adds	r7, #8
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	40005400 	.word	0x40005400
 80044b8:	40021000 	.word	0x40021000
 80044bc:	40010c00 	.word	0x40010c00

080044c0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80044c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80044c4:	b0a2      	sub	sp, #136	; 0x88
 80044c6:	af04      	add	r7, sp, #16
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 80044c8:	f000 fd32 	bl	8004f30 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 80044cc:	f000 fa98 	bl	8004a00 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 80044d0:	f7ff feae 	bl	8004230 <MX_GPIO_Init>
    MX_USART1_UART_Init();
 80044d4:	f000 fc88 	bl	8004de8 <MX_USART1_UART_Init>
    MX_DMA_Init();
 80044d8:	f7ff fe84 	bl	80041e4 <MX_DMA_Init>
    MX_I2C1_Init();
 80044dc:	f7ff feea 	bl	80042b4 <MX_I2C1_Init>
    /* USER CODE BEGIN 2 */

    unsigned char new_temp = 0;
 80044e0:	2300      	movs	r3, #0
 80044e2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

    unsigned long timestamp;

    MPU6050_mpu_init();
 80044e6:	f00b f849 	bl	800f57c <MPU6050_mpu_init>
    MPU6050_mpl_init();
 80044ea:	f00b f865 	bl	800f5b8 <MPU6050_mpl_init>
    MPU6050_config();
 80044ee:	f00b f87d 	bl	800f5ec <MPU6050_config>

    while (1)
    {
        unsigned long sensor_timestamp;
        int new_data = 0;
 80044f2:	2300      	movs	r3, #0
 80044f4:	673b      	str	r3, [r7, #112]	; 0x70

        if (!hal.sensors || !hal.new_gyro)
 80044f6:	4bca      	ldr	r3, [pc, #808]	; (8004820 <main+0x360>)
 80044f8:	785b      	ldrb	r3, [r3, #1]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	f000 826f 	beq.w	80049de <main+0x51e>
 8004500:	4bc7      	ldr	r3, [pc, #796]	; (8004820 <main+0x360>)
 8004502:	791b      	ldrb	r3, [r3, #4]
 8004504:	b2db      	uxtb	r3, r3
 8004506:	2b00      	cmp	r3, #0
 8004508:	f000 8269 	beq.w	80049de <main+0x51e>

#ifdef PRINT_INSTAND_SWJ
        HAL_Delay(500);
#endif

        get_tick_count(&timestamp);
 800450c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004510:	4618      	mov	r0, r3
 8004512:	f00b f825 	bl	800f560 <get_ms_user>
        if (timestamp > hal.next_temp_ms)
 8004516:	4bc2      	ldr	r3, [pc, #776]	; (8004820 <main+0x360>)
 8004518:	691a      	ldr	r2, [r3, #16]
 800451a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800451c:	429a      	cmp	r2, r3
 800451e:	d207      	bcs.n	8004530 <main+0x70>
        {
            hal.next_temp_ms = timestamp + TEMP_READ_MS;
 8004520:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004522:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8004526:	4abe      	ldr	r2, [pc, #760]	; (8004820 <main+0x360>)
 8004528:	6113      	str	r3, [r2, #16]
            new_temp = 1;
 800452a:	2301      	movs	r3, #1
 800452c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
        }

        if (hal.motion_int_mode)
 8004530:	4bbb      	ldr	r3, [pc, #748]	; (8004820 <main+0x360>)
 8004532:	795b      	ldrb	r3, [r3, #5]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d01b      	beq.n	8004570 <main+0xb0>
        {
            /* Enable motion interrupt. */
            mpu_lp_motion_interrupt(500, 1, 5);
 8004538:	2205      	movs	r2, #5
 800453a:	2101      	movs	r1, #1
 800453c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004540:	f007 f82a 	bl	800b598 <mpu_lp_motion_interrupt>
            /* Notify the MPL that contiguity was broken. */
            inv_accel_was_turned_off();
 8004544:	f008 fd38 	bl	800cfb8 <inv_accel_was_turned_off>
            inv_gyro_was_turned_off();
 8004548:	f008 fd5a 	bl	800d000 <inv_gyro_was_turned_off>
            inv_compass_was_turned_off();
 800454c:	f008 fd40 	bl	800cfd0 <inv_compass_was_turned_off>
            inv_quaternion_sensor_was_turned_off();
 8004550:	f008 fd4a 	bl	800cfe8 <inv_quaternion_sensor_was_turned_off>
            /* Wait for the MPU interrupt. */
            while (!hal.new_gyro)
 8004554:	bf00      	nop
 8004556:	4bb2      	ldr	r3, [pc, #712]	; (8004820 <main+0x360>)
 8004558:	791b      	ldrb	r3, [r3, #4]
 800455a:	b2db      	uxtb	r3, r3
 800455c:	2b00      	cmp	r3, #0
 800455e:	d0fa      	beq.n	8004556 <main+0x96>
            {
            }
            /* Restore the previous sensor configuration. */
            mpu_lp_motion_interrupt(0, 0, 0);
 8004560:	2200      	movs	r2, #0
 8004562:	2100      	movs	r1, #0
 8004564:	2000      	movs	r0, #0
 8004566:	f007 f817 	bl	800b598 <mpu_lp_motion_interrupt>
            hal.motion_int_mode = 0;
 800456a:	4bad      	ldr	r3, [pc, #692]	; (8004820 <main+0x360>)
 800456c:	2200      	movs	r2, #0
 800456e:	715a      	strb	r2, [r3, #5]
        }

        if (hal.new_gyro && hal.dmp_on)
 8004570:	4bab      	ldr	r3, [pc, #684]	; (8004820 <main+0x360>)
 8004572:	791b      	ldrb	r3, [r3, #4]
 8004574:	b2db      	uxtb	r3, r3
 8004576:	2b00      	cmp	r3, #0
 8004578:	d069      	beq.n	800464e <main+0x18e>
 800457a:	4ba9      	ldr	r3, [pc, #676]	; (8004820 <main+0x360>)
 800457c:	789b      	ldrb	r3, [r3, #2]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d065      	beq.n	800464e <main+0x18e>
             * event has occurred; on an event, the application will be notified
             * via a callback (assuming that a callback function was properly
             * registered). The more parameter is non-zero if there are
             * leftover packets in the FIFO.
             */
            dmp_read_fifo(gyro, accel_short, quat, &sensor_timestamp, &sensors, &more);
 8004582:	f107 0468 	add.w	r4, r7, #104	; 0x68
 8004586:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800458a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800458e:	f107 0060 	add.w	r0, r7, #96	; 0x60
 8004592:	f107 0355 	add.w	r3, r7, #85	; 0x55
 8004596:	9301      	str	r3, [sp, #4]
 8004598:	f107 0356 	add.w	r3, r7, #86	; 0x56
 800459c:	9300      	str	r3, [sp, #0]
 800459e:	4623      	mov	r3, r4
 80045a0:	f007 fe04 	bl	800c1ac <dmp_read_fifo>
            if (!more)
 80045a4:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d102      	bne.n	80045b2 <main+0xf2>
                hal.new_gyro = 0;
 80045ac:	4b9c      	ldr	r3, [pc, #624]	; (8004820 <main+0x360>)
 80045ae:	2200      	movs	r2, #0
 80045b0:	711a      	strb	r2, [r3, #4]

            if (sensors & INV_WXYZ_QUAT)
 80045b2:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d008      	beq.n	80045d2 <main+0x112>
            {

                inv_build_quat(quat, 0, sensor_timestamp);
 80045c0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80045c2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80045c6:	2100      	movs	r1, #0
 80045c8:	4618      	mov	r0, r3
 80045ca:	f008 fccb 	bl	800cf64 <inv_build_quat>
                new_data = 1;
 80045ce:	2301      	movs	r3, #1
 80045d0:	673b      	str	r3, [r7, #112]	; 0x70
            }

            if (sensors & INV_XYZ_GYRO)
 80045d2:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d01d      	beq.n	800461c <main+0x15c>
            {
                /* Push the new data to the MPL. */
                inv_build_gyro(gyro, sensor_timestamp);
 80045e0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80045e2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80045e6:	4611      	mov	r1, r2
 80045e8:	4618      	mov	r0, r3
 80045ea:	f008 fc71 	bl	800ced0 <inv_build_gyro>
                new_data = 1;
 80045ee:	2301      	movs	r3, #1
 80045f0:	673b      	str	r3, [r7, #112]	; 0x70
                if (new_temp)
 80045f2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d010      	beq.n	800461c <main+0x15c>
                {
                    new_temp = 0;
 80045fa:	2300      	movs	r3, #0
 80045fc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
                    /* Temperature only used for gyro temp comp. */
                    mpu_get_temperature(&temperature, &sensor_timestamp);
 8004600:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8004604:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004608:	4611      	mov	r1, r2
 800460a:	4618      	mov	r0, r3
 800460c:	f006 f844 	bl	800a698 <mpu_get_temperature>
                    inv_build_temp(temperature, sensor_timestamp);
 8004610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004612:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004614:	4611      	mov	r1, r2
 8004616:	4618      	mov	r0, r3
 8004618:	f008 fc80 	bl	800cf1c <inv_build_temp>
                }
            }
            if (sensors & INV_XYZ_ACCEL)
 800461c:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 8004620:	b29b      	uxth	r3, r3
 8004622:	f003 0308 	and.w	r3, r3, #8
 8004626:	2b00      	cmp	r3, #0
 8004628:	d011      	beq.n	800464e <main+0x18e>
            {
                accel[0] = (long)accel_short[0];
 800462a:	f9b7 3058 	ldrsh.w	r3, [r7, #88]	; 0x58
 800462e:	64bb      	str	r3, [r7, #72]	; 0x48
                accel[1] = (long)accel_short[1];
 8004630:	f9b7 305a 	ldrsh.w	r3, [r7, #90]	; 0x5a
 8004634:	64fb      	str	r3, [r7, #76]	; 0x4c
                accel[2] = (long)accel_short[2];
 8004636:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 800463a:	653b      	str	r3, [r7, #80]	; 0x50
                inv_build_accel(accel, 0, sensor_timestamp);
 800463c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800463e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004642:	2100      	movs	r1, #0
 8004644:	4618      	mov	r0, r3
 8004646:	f008 fbe1 	bl	800ce0c <inv_build_accel>
                new_data = 1;
 800464a:	2301      	movs	r3, #1
 800464c:	673b      	str	r3, [r7, #112]	; 0x70
            }
        }

#if 1
        if (new_data)
 800464e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004650:	2b00      	cmp	r3, #0
 8004652:	f43f af4e 	beq.w	80044f2 <main+0x32>
        {
            long data[9];
            int8_t accuracy;
            if (inv_execute_on_data())
 8004656:	f008 fdcb 	bl	800d1f0 <inv_execute_on_data>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d002      	beq.n	8004666 <main+0x1a6>
            {
                printf("ERROR execute on data\n");
 8004660:	4870      	ldr	r0, [pc, #448]	; (8004824 <main+0x364>)
 8004662:	f00c fb1f 	bl	8010ca4 <puts>
             * in eMPL_outputs.c. This function only needs to be called at the
             * rate requested by the host.
             */

            float float_data[3];
            printf("\r\n\r\neMPL_outputs.c\r\n");
 8004666:	4870      	ldr	r0, [pc, #448]	; (8004828 <main+0x368>)
 8004668:	f00c fb1c 	bl	8010ca4 <puts>
            if (inv_get_sensor_type_euler(data, &accuracy, (inv_time_t *)&timestamp))
 800466c:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8004670:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8004674:	463b      	mov	r3, r7
 8004676:	4618      	mov	r0, r3
 8004678:	f007 ff44 	bl	800c504 <inv_get_sensor_type_euler>
 800467c:	4603      	mov	r3, r0
 800467e:	2b00      	cmp	r3, #0
 8004680:	d04d      	beq.n	800471e <main+0x25e>
            {
                float_data[0] = data[0] * 1.0 / (1 << 16);
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	4618      	mov	r0, r3
 8004686:	f7fe fc95 	bl	8002fb4 <__aeabi_i2d>
 800468a:	f04f 0200 	mov.w	r2, #0
 800468e:	4b67      	ldr	r3, [pc, #412]	; (800482c <main+0x36c>)
 8004690:	f7fe fe24 	bl	80032dc <__aeabi_ddiv>
 8004694:	4602      	mov	r2, r0
 8004696:	460b      	mov	r3, r1
 8004698:	4610      	mov	r0, r2
 800469a:	4619      	mov	r1, r3
 800469c:	f7fe ffec 	bl	8003678 <__aeabi_d2f>
 80046a0:	4603      	mov	r3, r0
 80046a2:	627b      	str	r3, [r7, #36]	; 0x24
                float_data[1] = data[1] * 1.0 / (1 << 16);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	4618      	mov	r0, r3
 80046a8:	f7fe fc84 	bl	8002fb4 <__aeabi_i2d>
 80046ac:	f04f 0200 	mov.w	r2, #0
 80046b0:	4b5e      	ldr	r3, [pc, #376]	; (800482c <main+0x36c>)
 80046b2:	f7fe fe13 	bl	80032dc <__aeabi_ddiv>
 80046b6:	4602      	mov	r2, r0
 80046b8:	460b      	mov	r3, r1
 80046ba:	4610      	mov	r0, r2
 80046bc:	4619      	mov	r1, r3
 80046be:	f7fe ffdb 	bl	8003678 <__aeabi_d2f>
 80046c2:	4603      	mov	r3, r0
 80046c4:	62bb      	str	r3, [r7, #40]	; 0x28
                float_data[2] = data[2] * 1.0 / (1 << 16);
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	4618      	mov	r0, r3
 80046ca:	f7fe fc73 	bl	8002fb4 <__aeabi_i2d>
 80046ce:	f04f 0200 	mov.w	r2, #0
 80046d2:	4b56      	ldr	r3, [pc, #344]	; (800482c <main+0x36c>)
 80046d4:	f7fe fe02 	bl	80032dc <__aeabi_ddiv>
 80046d8:	4602      	mov	r2, r0
 80046da:	460b      	mov	r3, r1
 80046dc:	4610      	mov	r0, r2
 80046de:	4619      	mov	r1, r3
 80046e0:	f7fe ffca 	bl	8003678 <__aeabi_d2f>
 80046e4:	4603      	mov	r3, r0
 80046e6:	62fb      	str	r3, [r7, #44]	; 0x2c
                printf("(rad)\t\t: %7.5f\t %7.5f\t %7.5f\t\r\n", float_data[0], float_data[1], float_data[2]);
 80046e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ea:	4618      	mov	r0, r3
 80046ec:	f7fe fc74 	bl	8002fd8 <__aeabi_f2d>
 80046f0:	4680      	mov	r8, r0
 80046f2:	4689      	mov	r9, r1
 80046f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046f6:	4618      	mov	r0, r3
 80046f8:	f7fe fc6e 	bl	8002fd8 <__aeabi_f2d>
 80046fc:	4604      	mov	r4, r0
 80046fe:	460d      	mov	r5, r1
 8004700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004702:	4618      	mov	r0, r3
 8004704:	f7fe fc68 	bl	8002fd8 <__aeabi_f2d>
 8004708:	4602      	mov	r2, r0
 800470a:	460b      	mov	r3, r1
 800470c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004710:	e9cd 4500 	strd	r4, r5, [sp]
 8004714:	4642      	mov	r2, r8
 8004716:	464b      	mov	r3, r9
 8004718:	4845      	ldr	r0, [pc, #276]	; (8004830 <main+0x370>)
 800471a:	f00c fa3d 	bl	8010b98 <iprintf>
            }
            if (inv_get_sensor_type_accel(data, &accuracy, (inv_time_t *)&timestamp))
 800471e:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8004722:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8004726:	463b      	mov	r3, r7
 8004728:	4618      	mov	r0, r3
 800472a:	f007 feb7 	bl	800c49c <inv_get_sensor_type_accel>
 800472e:	4603      	mov	r3, r0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d04d      	beq.n	80047d0 <main+0x310>
            {
                float_data[0] = data[0] * 1.0 / (1 << 16);
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	4618      	mov	r0, r3
 8004738:	f7fe fc3c 	bl	8002fb4 <__aeabi_i2d>
 800473c:	f04f 0200 	mov.w	r2, #0
 8004740:	4b3a      	ldr	r3, [pc, #232]	; (800482c <main+0x36c>)
 8004742:	f7fe fdcb 	bl	80032dc <__aeabi_ddiv>
 8004746:	4602      	mov	r2, r0
 8004748:	460b      	mov	r3, r1
 800474a:	4610      	mov	r0, r2
 800474c:	4619      	mov	r1, r3
 800474e:	f7fe ff93 	bl	8003678 <__aeabi_d2f>
 8004752:	4603      	mov	r3, r0
 8004754:	627b      	str	r3, [r7, #36]	; 0x24
                float_data[1] = data[1] * 1.0 / (1 << 16);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4618      	mov	r0, r3
 800475a:	f7fe fc2b 	bl	8002fb4 <__aeabi_i2d>
 800475e:	f04f 0200 	mov.w	r2, #0
 8004762:	4b32      	ldr	r3, [pc, #200]	; (800482c <main+0x36c>)
 8004764:	f7fe fdba 	bl	80032dc <__aeabi_ddiv>
 8004768:	4602      	mov	r2, r0
 800476a:	460b      	mov	r3, r1
 800476c:	4610      	mov	r0, r2
 800476e:	4619      	mov	r1, r3
 8004770:	f7fe ff82 	bl	8003678 <__aeabi_d2f>
 8004774:	4603      	mov	r3, r0
 8004776:	62bb      	str	r3, [r7, #40]	; 0x28
                float_data[2] = data[2] * 1.0 / (1 << 16);
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	4618      	mov	r0, r3
 800477c:	f7fe fc1a 	bl	8002fb4 <__aeabi_i2d>
 8004780:	f04f 0200 	mov.w	r2, #0
 8004784:	4b29      	ldr	r3, [pc, #164]	; (800482c <main+0x36c>)
 8004786:	f7fe fda9 	bl	80032dc <__aeabi_ddiv>
 800478a:	4602      	mov	r2, r0
 800478c:	460b      	mov	r3, r1
 800478e:	4610      	mov	r0, r2
 8004790:	4619      	mov	r1, r3
 8004792:	f7fe ff71 	bl	8003678 <__aeabi_d2f>
 8004796:	4603      	mov	r3, r0
 8004798:	62fb      	str	r3, [r7, #44]	; 0x2c
                printf("(g/s2)\t\t: %7.5f\t %7.5f\t %7.5f\t\r\n", float_data[0], float_data[1], float_data[2]);
 800479a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479c:	4618      	mov	r0, r3
 800479e:	f7fe fc1b 	bl	8002fd8 <__aeabi_f2d>
 80047a2:	4680      	mov	r8, r0
 80047a4:	4689      	mov	r9, r1
 80047a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047a8:	4618      	mov	r0, r3
 80047aa:	f7fe fc15 	bl	8002fd8 <__aeabi_f2d>
 80047ae:	4604      	mov	r4, r0
 80047b0:	460d      	mov	r5, r1
 80047b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047b4:	4618      	mov	r0, r3
 80047b6:	f7fe fc0f 	bl	8002fd8 <__aeabi_f2d>
 80047ba:	4602      	mov	r2, r0
 80047bc:	460b      	mov	r3, r1
 80047be:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80047c2:	e9cd 4500 	strd	r4, r5, [sp]
 80047c6:	4642      	mov	r2, r8
 80047c8:	464b      	mov	r3, r9
 80047ca:	481a      	ldr	r0, [pc, #104]	; (8004834 <main+0x374>)
 80047cc:	f00c f9e4 	bl	8010b98 <iprintf>
            }

            if (inv_get_sensor_type_gyro(data, &accuracy, (inv_time_t *)&timestamp))
 80047d0:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 80047d4:	f107 0133 	add.w	r1, r7, #51	; 0x33
 80047d8:	463b      	mov	r3, r7
 80047da:	4618      	mov	r0, r3
 80047dc:	f007 fe78 	bl	800c4d0 <inv_get_sensor_type_gyro>
 80047e0:	4603      	mov	r3, r0
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d05b      	beq.n	800489e <main+0x3de>
            {
                float_data[0] = data[0] * 1.0 / (1 << 16);
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	4618      	mov	r0, r3
 80047ea:	f7fe fbe3 	bl	8002fb4 <__aeabi_i2d>
 80047ee:	f04f 0200 	mov.w	r2, #0
 80047f2:	4b0e      	ldr	r3, [pc, #56]	; (800482c <main+0x36c>)
 80047f4:	f7fe fd72 	bl	80032dc <__aeabi_ddiv>
 80047f8:	4602      	mov	r2, r0
 80047fa:	460b      	mov	r3, r1
 80047fc:	4610      	mov	r0, r2
 80047fe:	4619      	mov	r1, r3
 8004800:	f7fe ff3a 	bl	8003678 <__aeabi_d2f>
 8004804:	4603      	mov	r3, r0
 8004806:	627b      	str	r3, [r7, #36]	; 0x24
                float_data[1] = data[1] * 1.0 / (1 << 16);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4618      	mov	r0, r3
 800480c:	f7fe fbd2 	bl	8002fb4 <__aeabi_i2d>
 8004810:	f04f 0200 	mov.w	r2, #0
 8004814:	4b05      	ldr	r3, [pc, #20]	; (800482c <main+0x36c>)
 8004816:	f7fe fd61 	bl	80032dc <__aeabi_ddiv>
 800481a:	4602      	mov	r2, r0
 800481c:	e00c      	b.n	8004838 <main+0x378>
 800481e:	bf00      	nop
 8004820:	20000a38 	.word	0x20000a38
 8004824:	08015b98 	.word	0x08015b98
 8004828:	08015bb0 	.word	0x08015bb0
 800482c:	40f00000 	.word	0x40f00000
 8004830:	08015be8 	.word	0x08015be8
 8004834:	08015c14 	.word	0x08015c14
 8004838:	460b      	mov	r3, r1
 800483a:	4610      	mov	r0, r2
 800483c:	4619      	mov	r1, r3
 800483e:	f7fe ff1b 	bl	8003678 <__aeabi_d2f>
 8004842:	4603      	mov	r3, r0
 8004844:	62bb      	str	r3, [r7, #40]	; 0x28
                float_data[2] = data[2] * 1.0 / (1 << 16);
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	4618      	mov	r0, r3
 800484a:	f7fe fbb3 	bl	8002fb4 <__aeabi_i2d>
 800484e:	f04f 0200 	mov.w	r2, #0
 8004852:	4b64      	ldr	r3, [pc, #400]	; (80049e4 <main+0x524>)
 8004854:	f7fe fd42 	bl	80032dc <__aeabi_ddiv>
 8004858:	4602      	mov	r2, r0
 800485a:	460b      	mov	r3, r1
 800485c:	4610      	mov	r0, r2
 800485e:	4619      	mov	r1, r3
 8004860:	f7fe ff0a 	bl	8003678 <__aeabi_d2f>
 8004864:	4603      	mov	r3, r0
 8004866:	62fb      	str	r3, [r7, #44]	; 0x2c
                printf("(rad/s)\t\t: %7.5f\t %7.5f\t %7.5f\t\r\n", float_data[0], float_data[1], float_data[2]);
 8004868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486a:	4618      	mov	r0, r3
 800486c:	f7fe fbb4 	bl	8002fd8 <__aeabi_f2d>
 8004870:	4680      	mov	r8, r0
 8004872:	4689      	mov	r9, r1
 8004874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004876:	4618      	mov	r0, r3
 8004878:	f7fe fbae 	bl	8002fd8 <__aeabi_f2d>
 800487c:	4604      	mov	r4, r0
 800487e:	460d      	mov	r5, r1
 8004880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004882:	4618      	mov	r0, r3
 8004884:	f7fe fba8 	bl	8002fd8 <__aeabi_f2d>
 8004888:	4602      	mov	r2, r0
 800488a:	460b      	mov	r3, r1
 800488c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004890:	e9cd 4500 	strd	r4, r5, [sp]
 8004894:	4642      	mov	r2, r8
 8004896:	464b      	mov	r3, r9
 8004898:	4853      	ldr	r0, [pc, #332]	; (80049e8 <main+0x528>)
 800489a:	f00c f97d 	bl	8010b98 <iprintf>
            }
            printf("\r\n\r\nhal_outputs.c\r\n");
 800489e:	4853      	ldr	r0, [pc, #332]	; (80049ec <main+0x52c>)
 80048a0:	f00c fa00 	bl	8010ca4 <puts>
            // if (inv_get_sensor_type_orientation(float_data, &accuracy, (inv_time_t *)&timestamp))
            // {
            //     printf("(rad/s)\t\t: %7.5f\t %7.5f\t %7.5f\t\r\n", float_data[0], float_data[1], float_data[2]);
            // }
            // MPU9xxxxxMPU6xxx
            inv_get_sensor_type_orientation(float_data, &accuracy, (inv_time_t *)&timestamp);
 80048a4:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 80048a8:	f107 0133 	add.w	r1, r7, #51	; 0x33
 80048ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80048b0:	4618      	mov	r0, r3
 80048b2:	f009 f86d 	bl	800d990 <inv_get_sensor_type_orientation>
            printf("(rad/s)\t: %7.5f\t %7.5f\t %7.5f\t \r\n", float_data[0],
 80048b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b8:	4618      	mov	r0, r3
 80048ba:	f7fe fb8d 	bl	8002fd8 <__aeabi_f2d>
 80048be:	4680      	mov	r8, r0
 80048c0:	4689      	mov	r9, r1
                   float_data[1], float_data[2]);
 80048c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
            printf("(rad/s)\t: %7.5f\t %7.5f\t %7.5f\t \r\n", float_data[0],
 80048c4:	4618      	mov	r0, r3
 80048c6:	f7fe fb87 	bl	8002fd8 <__aeabi_f2d>
 80048ca:	4604      	mov	r4, r0
 80048cc:	460d      	mov	r5, r1
                   float_data[1], float_data[2]);
 80048ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
            printf("(rad/s)\t: %7.5f\t %7.5f\t %7.5f\t \r\n", float_data[0],
 80048d0:	4618      	mov	r0, r3
 80048d2:	f7fe fb81 	bl	8002fd8 <__aeabi_f2d>
 80048d6:	4602      	mov	r2, r0
 80048d8:	460b      	mov	r3, r1
 80048da:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80048de:	e9cd 4500 	strd	r4, r5, [sp]
 80048e2:	4642      	mov	r2, r8
 80048e4:	464b      	mov	r3, r9
 80048e6:	4842      	ldr	r0, [pc, #264]	; (80049f0 <main+0x530>)
 80048e8:	f00c f956 	bl	8010b98 <iprintf>

            if (inv_get_sensor_type_accelerometer(float_data, &accuracy, (inv_time_t *)&timestamp))
 80048ec:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 80048f0:	f107 0133 	add.w	r1, r7, #51	; 0x33
 80048f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80048f8:	4618      	mov	r0, r3
 80048fa:	f008 fe7f 	bl	800d5fc <inv_get_sensor_type_accelerometer>
 80048fe:	4603      	mov	r3, r0
 8004900:	2b00      	cmp	r3, #0
 8004902:	d01a      	beq.n	800493a <main+0x47a>
            {
                printf("(m/s2)\t\t: %7.5f\t %7.5f\t %7.5f\t\r\n", float_data[0], float_data[1], float_data[2]);
 8004904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004906:	4618      	mov	r0, r3
 8004908:	f7fe fb66 	bl	8002fd8 <__aeabi_f2d>
 800490c:	4680      	mov	r8, r0
 800490e:	4689      	mov	r9, r1
 8004910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004912:	4618      	mov	r0, r3
 8004914:	f7fe fb60 	bl	8002fd8 <__aeabi_f2d>
 8004918:	4604      	mov	r4, r0
 800491a:	460d      	mov	r5, r1
 800491c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800491e:	4618      	mov	r0, r3
 8004920:	f7fe fb5a 	bl	8002fd8 <__aeabi_f2d>
 8004924:	4602      	mov	r2, r0
 8004926:	460b      	mov	r3, r1
 8004928:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800492c:	e9cd 4500 	strd	r4, r5, [sp]
 8004930:	4642      	mov	r2, r8
 8004932:	464b      	mov	r3, r9
 8004934:	482f      	ldr	r0, [pc, #188]	; (80049f4 <main+0x534>)
 8004936:	f00c f92f 	bl	8010b98 <iprintf>
            }
            if (inv_get_sensor_type_linear_acceleration(float_data, &accuracy, (inv_time_t *)&timestamp))
 800493a:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800493e:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8004942:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004946:	4618      	mov	r0, r3
 8004948:	f008 fea2 	bl	800d690 <inv_get_sensor_type_linear_acceleration>
 800494c:	4603      	mov	r3, r0
 800494e:	2b00      	cmp	r3, #0
 8004950:	d01a      	beq.n	8004988 <main+0x4c8>
            {
                printf("(m/s2)\t: %7.5f\t %7.5f\t %7.5f\t\r\n", float_data[0], float_data[1], float_data[2]);
 8004952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004954:	4618      	mov	r0, r3
 8004956:	f7fe fb3f 	bl	8002fd8 <__aeabi_f2d>
 800495a:	4680      	mov	r8, r0
 800495c:	4689      	mov	r9, r1
 800495e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004960:	4618      	mov	r0, r3
 8004962:	f7fe fb39 	bl	8002fd8 <__aeabi_f2d>
 8004966:	4604      	mov	r4, r0
 8004968:	460d      	mov	r5, r1
 800496a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800496c:	4618      	mov	r0, r3
 800496e:	f7fe fb33 	bl	8002fd8 <__aeabi_f2d>
 8004972:	4602      	mov	r2, r0
 8004974:	460b      	mov	r3, r1
 8004976:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800497a:	e9cd 4500 	strd	r4, r5, [sp]
 800497e:	4642      	mov	r2, r8
 8004980:	464b      	mov	r3, r9
 8004982:	481d      	ldr	r0, [pc, #116]	; (80049f8 <main+0x538>)
 8004984:	f00c f908 	bl	8010b98 <iprintf>
            }
            if (inv_get_sensor_type_gyroscope(float_data, &accuracy, (inv_time_t *)&timestamp))
 8004988:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800498c:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8004990:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004994:	4618      	mov	r0, r3
 8004996:	f008 fecb 	bl	800d730 <inv_get_sensor_type_gyroscope>
 800499a:	4603      	mov	r3, r0
 800499c:	2b00      	cmp	r3, #0
 800499e:	d01a      	beq.n	80049d6 <main+0x516>
            {
                printf("(rad/s)\t: %7.5f\t %7.5f\t %7.5f\t\r\n", float_data[0], float_data[1], float_data[2]);
 80049a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a2:	4618      	mov	r0, r3
 80049a4:	f7fe fb18 	bl	8002fd8 <__aeabi_f2d>
 80049a8:	4680      	mov	r8, r0
 80049aa:	4689      	mov	r9, r1
 80049ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049ae:	4618      	mov	r0, r3
 80049b0:	f7fe fb12 	bl	8002fd8 <__aeabi_f2d>
 80049b4:	4604      	mov	r4, r0
 80049b6:	460d      	mov	r5, r1
 80049b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049ba:	4618      	mov	r0, r3
 80049bc:	f7fe fb0c 	bl	8002fd8 <__aeabi_f2d>
 80049c0:	4602      	mov	r2, r0
 80049c2:	460b      	mov	r3, r1
 80049c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80049c8:	e9cd 4500 	strd	r4, r5, [sp]
 80049cc:	4642      	mov	r2, r8
 80049ce:	464b      	mov	r3, r9
 80049d0:	480a      	ldr	r0, [pc, #40]	; (80049fc <main+0x53c>)
 80049d2:	f00c f8e1 	bl	8010b98 <iprintf>
            }
            HAL_Delay(100);
 80049d6:	2064      	movs	r0, #100	; 0x64
 80049d8:	f000 fadc 	bl	8004f94 <HAL_Delay>
 80049dc:	e589      	b.n	80044f2 <main+0x32>
            continue;
 80049de:	bf00      	nop
    {
 80049e0:	e587      	b.n	80044f2 <main+0x32>
 80049e2:	bf00      	nop
 80049e4:	40f00000 	.word	0x40f00000
 80049e8:	08015c40 	.word	0x08015c40
 80049ec:	08015c6c 	.word	0x08015c6c
 80049f0:	08015ca4 	.word	0x08015ca4
 80049f4:	08015d00 	.word	0x08015d00
 80049f8:	08015d2c 	.word	0x08015d2c
 80049fc:	08015d5c 	.word	0x08015d5c

08004a00 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b090      	sub	sp, #64	; 0x40
 8004a04:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004a06:	f107 0318 	add.w	r3, r7, #24
 8004a0a:	2228      	movs	r2, #40	; 0x28
 8004a0c:	2100      	movs	r1, #0
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f00b f9ed 	bl	800fdee <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004a14:	1d3b      	adds	r3, r7, #4
 8004a16:	2200      	movs	r2, #0
 8004a18:	601a      	str	r2, [r3, #0]
 8004a1a:	605a      	str	r2, [r3, #4]
 8004a1c:	609a      	str	r2, [r3, #8]
 8004a1e:	60da      	str	r2, [r3, #12]
 8004a20:	611a      	str	r2, [r3, #16]

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004a22:	2301      	movs	r3, #1
 8004a24:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004a26:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004a2a:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004a30:	2301      	movs	r3, #1
 8004a32:	62bb      	str	r3, [r7, #40]	; 0x28
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004a34:	2302      	movs	r3, #2
 8004a36:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004a38:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004a3c:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004a3e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8004a42:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004a44:	f107 0318 	add.w	r3, r7, #24
 8004a48:	4618      	mov	r0, r3
 8004a4a:	f004 f913 	bl	8008c74 <HAL_RCC_OscConfig>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d001      	beq.n	8004a58 <SystemClock_Config+0x58>
    {
        Error_Handler();
 8004a54:	f000 f82c 	bl	8004ab0 <Error_Handler>
    }
    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004a58:	230f      	movs	r3, #15
 8004a5a:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004a5c:	2302      	movs	r3, #2
 8004a5e:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004a60:	2300      	movs	r3, #0
 8004a62:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004a64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a68:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	617b      	str	r3, [r7, #20]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004a6e:	1d3b      	adds	r3, r7, #4
 8004a70:	2102      	movs	r1, #2
 8004a72:	4618      	mov	r0, r3
 8004a74:	f004 fb7e 	bl	8009174 <HAL_RCC_ClockConfig>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d001      	beq.n	8004a82 <SystemClock_Config+0x82>
    {
        Error_Handler();
 8004a7e:	f000 f817 	bl	8004ab0 <Error_Handler>
    }
}
 8004a82:	bf00      	nop
 8004a84:	3740      	adds	r7, #64	; 0x40
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
	...

08004a8c <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN Callback 0 */

    /* USER CODE END Callback 0 */
    if (htim->Instance == TIM7)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a04      	ldr	r2, [pc, #16]	; (8004aac <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d101      	bne.n	8004aa2 <HAL_TIM_PeriodElapsedCallback+0x16>
    {
        HAL_IncTick();
 8004a9e:	f000 fa5d 	bl	8004f5c <HAL_IncTick>
    }
    /* USER CODE BEGIN Callback 1 */

    /* USER CODE END Callback 1 */
}
 8004aa2:	bf00      	nop
 8004aa4:	3708      	adds	r7, #8
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
 8004aaa:	bf00      	nop
 8004aac:	40001400 	.word	0x40001400

08004ab0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004ab4:	b672      	cpsid	i
}
 8004ab6:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8004ab8:	e7fe      	b.n	8004ab8 <Error_Handler+0x8>
	...

08004abc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b084      	sub	sp, #16
 8004ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004ac2:	4b18      	ldr	r3, [pc, #96]	; (8004b24 <HAL_MspInit+0x68>)
 8004ac4:	699b      	ldr	r3, [r3, #24]
 8004ac6:	4a17      	ldr	r2, [pc, #92]	; (8004b24 <HAL_MspInit+0x68>)
 8004ac8:	f043 0301 	orr.w	r3, r3, #1
 8004acc:	6193      	str	r3, [r2, #24]
 8004ace:	4b15      	ldr	r3, [pc, #84]	; (8004b24 <HAL_MspInit+0x68>)
 8004ad0:	699b      	ldr	r3, [r3, #24]
 8004ad2:	f003 0301 	and.w	r3, r3, #1
 8004ad6:	60bb      	str	r3, [r7, #8]
 8004ad8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004ada:	4b12      	ldr	r3, [pc, #72]	; (8004b24 <HAL_MspInit+0x68>)
 8004adc:	69db      	ldr	r3, [r3, #28]
 8004ade:	4a11      	ldr	r2, [pc, #68]	; (8004b24 <HAL_MspInit+0x68>)
 8004ae0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ae4:	61d3      	str	r3, [r2, #28]
 8004ae6:	4b0f      	ldr	r3, [pc, #60]	; (8004b24 <HAL_MspInit+0x68>)
 8004ae8:	69db      	ldr	r3, [r3, #28]
 8004aea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aee:	607b      	str	r3, [r7, #4]
 8004af0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004af2:	2200      	movs	r2, #0
 8004af4:	210f      	movs	r1, #15
 8004af6:	f06f 0001 	mvn.w	r0, #1
 8004afa:	f000 fb48 	bl	800518e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004afe:	4b0a      	ldr	r3, [pc, #40]	; (8004b28 <HAL_MspInit+0x6c>)
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	60fb      	str	r3, [r7, #12]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004b0a:	60fb      	str	r3, [r7, #12]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004b12:	60fb      	str	r3, [r7, #12]
 8004b14:	4a04      	ldr	r2, [pc, #16]	; (8004b28 <HAL_MspInit+0x6c>)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b1a:	bf00      	nop
 8004b1c:	3710      	adds	r7, #16
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	40021000 	.word	0x40021000
 8004b28:	40010000 	.word	0x40010000

08004b2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b08c      	sub	sp, #48	; 0x30
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004b34:	2300      	movs	r3, #0
 8004b36:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	6879      	ldr	r1, [r7, #4]
 8004b40:	2037      	movs	r0, #55	; 0x37
 8004b42:	f000 fb24 	bl	800518e <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004b46:	2037      	movs	r0, #55	; 0x37
 8004b48:	f000 fb3d 	bl	80051c6 <HAL_NVIC_EnableIRQ>

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8004b4c:	4b1f      	ldr	r3, [pc, #124]	; (8004bcc <HAL_InitTick+0xa0>)
 8004b4e:	69db      	ldr	r3, [r3, #28]
 8004b50:	4a1e      	ldr	r2, [pc, #120]	; (8004bcc <HAL_InitTick+0xa0>)
 8004b52:	f043 0320 	orr.w	r3, r3, #32
 8004b56:	61d3      	str	r3, [r2, #28]
 8004b58:	4b1c      	ldr	r3, [pc, #112]	; (8004bcc <HAL_InitTick+0xa0>)
 8004b5a:	69db      	ldr	r3, [r3, #28]
 8004b5c:	f003 0320 	and.w	r3, r3, #32
 8004b60:	60fb      	str	r3, [r7, #12]
 8004b62:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004b64:	f107 0210 	add.w	r2, r7, #16
 8004b68:	f107 0314 	add.w	r3, r7, #20
 8004b6c:	4611      	mov	r1, r2
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f004 fc7c 	bl	800946c <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004b74:	f004 fc52 	bl	800941c <HAL_RCC_GetPCLK1Freq>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	005b      	lsls	r3, r3, #1
 8004b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b80:	4a13      	ldr	r2, [pc, #76]	; (8004bd0 <HAL_InitTick+0xa4>)
 8004b82:	fba2 2303 	umull	r2, r3, r2, r3
 8004b86:	0c9b      	lsrs	r3, r3, #18
 8004b88:	3b01      	subs	r3, #1
 8004b8a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8004b8c:	4b11      	ldr	r3, [pc, #68]	; (8004bd4 <HAL_InitTick+0xa8>)
 8004b8e:	4a12      	ldr	r2, [pc, #72]	; (8004bd8 <HAL_InitTick+0xac>)
 8004b90:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8004b92:	4b10      	ldr	r3, [pc, #64]	; (8004bd4 <HAL_InitTick+0xa8>)
 8004b94:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004b98:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8004b9a:	4a0e      	ldr	r2, [pc, #56]	; (8004bd4 <HAL_InitTick+0xa8>)
 8004b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b9e:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8004ba0:	4b0c      	ldr	r3, [pc, #48]	; (8004bd4 <HAL_InitTick+0xa8>)
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ba6:	4b0b      	ldr	r3, [pc, #44]	; (8004bd4 <HAL_InitTick+0xa8>)
 8004ba8:	2200      	movs	r2, #0
 8004baa:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8004bac:	4809      	ldr	r0, [pc, #36]	; (8004bd4 <HAL_InitTick+0xa8>)
 8004bae:	f004 fcab 	bl	8009508 <HAL_TIM_Base_Init>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d104      	bne.n	8004bc2 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8004bb8:	4806      	ldr	r0, [pc, #24]	; (8004bd4 <HAL_InitTick+0xa8>)
 8004bba:	f004 fcfd 	bl	80095b8 <HAL_TIM_Base_Start_IT>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	e000      	b.n	8004bc4 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3730      	adds	r7, #48	; 0x30
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	40021000 	.word	0x40021000
 8004bd0:	431bde83 	.word	0x431bde83
 8004bd4:	20000fc8 	.word	0x20000fc8
 8004bd8:	40001400 	.word	0x40001400

08004bdc <NMI_Handler>:
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

    /* USER CODE END NonMaskableInt_IRQn 0 */
    /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
    while (1)
 8004be0:	e7fe      	b.n	8004be0 <NMI_Handler+0x4>

08004be2 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 8004be2:	b480      	push	{r7}
 8004be4:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN HardFault_IRQn 0 */

    /* USER CODE END HardFault_IRQn 0 */
    while (1)
 8004be6:	e7fe      	b.n	8004be6 <HardFault_Handler+0x4>

08004be8 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 8004be8:	b480      	push	{r7}
 8004bea:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN MemoryManagement_IRQn 0 */

    /* USER CODE END MemoryManagement_IRQn 0 */
    while (1)
 8004bec:	e7fe      	b.n	8004bec <MemManage_Handler+0x4>

08004bee <BusFault_Handler>:

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 8004bee:	b480      	push	{r7}
 8004bf0:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN BusFault_IRQn 0 */

    /* USER CODE END BusFault_IRQn 0 */
    while (1)
 8004bf2:	e7fe      	b.n	8004bf2 <BusFault_Handler+0x4>

08004bf4 <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN UsageFault_IRQn 0 */

    /* USER CODE END UsageFault_IRQn 0 */
    while (1)
 8004bf8:	e7fe      	b.n	8004bf8 <UsageFault_Handler+0x4>

08004bfa <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 8004bfa:	b480      	push	{r7}
 8004bfc:	af00      	add	r7, sp, #0

    /* USER CODE END DebugMonitor_IRQn 0 */
    /* USER CODE BEGIN DebugMonitor_IRQn 1 */

    /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004bfe:	bf00      	nop
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bc80      	pop	{r7}
 8004c04:	4770      	bx	lr
	...

08004c08 <DMA1_Channel6_IRQHandler>:

/**
 * @brief This function handles DMA1 channel6 global interrupt.
 */
void DMA1_Channel6_IRQHandler(void)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

    /* USER CODE END DMA1_Channel6_IRQn 0 */
    HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8004c0c:	4802      	ldr	r0, [pc, #8]	; (8004c18 <DMA1_Channel6_IRQHandler+0x10>)
 8004c0e:	f000 fd27 	bl	8005660 <HAL_DMA_IRQHandler>
    /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

    /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8004c12:	bf00      	nop
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	20000eec 	.word	0x20000eec

08004c1c <DMA1_Channel7_IRQHandler>:

/**
 * @brief This function handles DMA1 channel7 global interrupt.
 */
void DMA1_Channel7_IRQHandler(void)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

    /* USER CODE END DMA1_Channel7_IRQn 0 */
    HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8004c20:	4802      	ldr	r0, [pc, #8]	; (8004c2c <DMA1_Channel7_IRQHandler+0x10>)
 8004c22:	f000 fd1d 	bl	8005660 <HAL_DMA_IRQHandler>
    /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

    /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8004c26:	bf00      	nop
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	20000f84 	.word	0x20000f84

08004c30 <I2C1_EV_IRQHandler>:

/**
 * @brief This function handles I2C1 event interrupt.
 */
void I2C1_EV_IRQHandler(void)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN I2C1_EV_IRQn 0 */

    /* USER CODE END I2C1_EV_IRQn 0 */
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8004c34:	4802      	ldr	r0, [pc, #8]	; (8004c40 <I2C1_EV_IRQHandler+0x10>)
 8004c36:	f001 ffe1 	bl	8006bfc <HAL_I2C_EV_IRQHandler>
    /* USER CODE BEGIN I2C1_EV_IRQn 1 */

    /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004c3a:	bf00      	nop
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	20000f30 	.word	0x20000f30

08004c44 <I2C1_ER_IRQHandler>:

/**
 * @brief This function handles I2C1 error interrupt.
 */
void I2C1_ER_IRQHandler(void)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN I2C1_ER_IRQn 0 */

    /* USER CODE END I2C1_ER_IRQn 0 */
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8004c48:	4802      	ldr	r0, [pc, #8]	; (8004c54 <I2C1_ER_IRQHandler+0x10>)
 8004c4a:	f002 f948 	bl	8006ede <HAL_I2C_ER_IRQHandler>
    /* USER CODE BEGIN I2C1_ER_IRQn 1 */

    /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004c4e:	bf00      	nop
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	20000f30 	.word	0x20000f30

08004c58 <USART1_IRQHandler>:

/**
 * @brief This function handles USART1 global interrupt.
 */
void USART1_IRQHandler(void)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN USART1_IRQn 0 */

    /* USER CODE END USART1_IRQn 0 */
    HAL_UART_IRQHandler(&huart1);
 8004c5c:	4802      	ldr	r0, [pc, #8]	; (8004c68 <USART1_IRQHandler+0x10>)
 8004c5e:	f004 ffa3 	bl	8009ba8 <HAL_UART_IRQHandler>
    /* USER CODE BEGIN USART1_IRQn 1 */

    /* USER CODE END USART1_IRQn 1 */
}
 8004c62:	bf00      	nop
 8004c64:	bd80      	pop	{r7, pc}
 8004c66:	bf00      	nop
 8004c68:	20001010 	.word	0x20001010

08004c6c <EXTI15_10_IRQHandler>:

/**
 * @brief This function handles EXTI line[15:10] interrupts.
 */
void EXTI15_10_IRQHandler(void)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN EXTI15_10_IRQn 0 */
    MPU6050_data_ready_cb();
 8004c70:	f00a fd64 	bl	800f73c <MPU6050_data_ready_cb>
    /* USER CODE END EXTI15_10_IRQn 0 */
    HAL_GPIO_EXTI_IRQHandler(MPU6050_INT_Pin);
 8004c74:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004c78:	f001 f99a 	bl	8005fb0 <HAL_GPIO_EXTI_IRQHandler>
    /* USER CODE BEGIN EXTI15_10_IRQn 1 */

    /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004c7c:	bf00      	nop
 8004c7e:	bd80      	pop	{r7, pc}

08004c80 <TIM7_IRQHandler>:

/**
 * @brief This function handles TIM7 global interrupt.
 */
void TIM7_IRQHandler(void)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN TIM7_IRQn 0 */

    /* USER CODE END TIM7_IRQn 0 */
    HAL_TIM_IRQHandler(&htim7);
 8004c84:	4802      	ldr	r0, [pc, #8]	; (8004c90 <TIM7_IRQHandler+0x10>)
 8004c86:	f004 fcf7 	bl	8009678 <HAL_TIM_IRQHandler>
    /* USER CODE BEGIN TIM7_IRQn 1 */

    /* USER CODE END TIM7_IRQn 1 */
}
 8004c8a:	bf00      	nop
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	20000fc8 	.word	0x20000fc8

08004c94 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004c94:	b480      	push	{r7}
 8004c96:	af00      	add	r7, sp, #0
	return 1;
 8004c98:	2301      	movs	r3, #1
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bc80      	pop	{r7}
 8004ca0:	4770      	bx	lr

08004ca2 <_kill>:

int _kill(int pid, int sig)
{
 8004ca2:	b580      	push	{r7, lr}
 8004ca4:	b082      	sub	sp, #8
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	6078      	str	r0, [r7, #4]
 8004caa:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004cac:	f00a ff46 	bl	800fb3c <__errno>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2216      	movs	r2, #22
 8004cb4:	601a      	str	r2, [r3, #0]
	return -1;
 8004cb6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	3708      	adds	r7, #8
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}

08004cc2 <_exit>:

void _exit (int status)
{
 8004cc2:	b580      	push	{r7, lr}
 8004cc4:	b082      	sub	sp, #8
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004cca:	f04f 31ff 	mov.w	r1, #4294967295
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f7ff ffe7 	bl	8004ca2 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004cd4:	e7fe      	b.n	8004cd4 <_exit+0x12>

08004cd6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004cd6:	b580      	push	{r7, lr}
 8004cd8:	b086      	sub	sp, #24
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	60f8      	str	r0, [r7, #12]
 8004cde:	60b9      	str	r1, [r7, #8]
 8004ce0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	617b      	str	r3, [r7, #20]
 8004ce6:	e00a      	b.n	8004cfe <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004ce8:	f3af 8000 	nop.w
 8004cec:	4601      	mov	r1, r0
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	1c5a      	adds	r2, r3, #1
 8004cf2:	60ba      	str	r2, [r7, #8]
 8004cf4:	b2ca      	uxtb	r2, r1
 8004cf6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	617b      	str	r3, [r7, #20]
 8004cfe:	697a      	ldr	r2, [r7, #20]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	429a      	cmp	r2, r3
 8004d04:	dbf0      	blt.n	8004ce8 <_read+0x12>
	}

return len;
 8004d06:	687b      	ldr	r3, [r7, #4]
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	3718      	adds	r7, #24
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}

08004d10 <_close>:
	}
	return len;
}

int _close(int file)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
	return -1;
 8004d18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	370c      	adds	r7, #12
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bc80      	pop	{r7}
 8004d24:	4770      	bx	lr

08004d26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d26:	b480      	push	{r7}
 8004d28:	b083      	sub	sp, #12
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	6078      	str	r0, [r7, #4]
 8004d2e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004d36:	605a      	str	r2, [r3, #4]
	return 0;
 8004d38:	2300      	movs	r3, #0
}
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	370c      	adds	r7, #12
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bc80      	pop	{r7}
 8004d42:	4770      	bx	lr

08004d44 <_isatty>:

int _isatty(int file)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b083      	sub	sp, #12
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
	return 1;
 8004d4c:	2301      	movs	r3, #1
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	370c      	adds	r7, #12
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bc80      	pop	{r7}
 8004d56:	4770      	bx	lr

08004d58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b085      	sub	sp, #20
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	60b9      	str	r1, [r7, #8]
 8004d62:	607a      	str	r2, [r7, #4]
	return 0;
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3714      	adds	r7, #20
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bc80      	pop	{r7}
 8004d6e:	4770      	bx	lr

08004d70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b086      	sub	sp, #24
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004d78:	4a14      	ldr	r2, [pc, #80]	; (8004dcc <_sbrk+0x5c>)
 8004d7a:	4b15      	ldr	r3, [pc, #84]	; (8004dd0 <_sbrk+0x60>)
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004d84:	4b13      	ldr	r3, [pc, #76]	; (8004dd4 <_sbrk+0x64>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d102      	bne.n	8004d92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004d8c:	4b11      	ldr	r3, [pc, #68]	; (8004dd4 <_sbrk+0x64>)
 8004d8e:	4a12      	ldr	r2, [pc, #72]	; (8004dd8 <_sbrk+0x68>)
 8004d90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004d92:	4b10      	ldr	r3, [pc, #64]	; (8004dd4 <_sbrk+0x64>)
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	4413      	add	r3, r2
 8004d9a:	693a      	ldr	r2, [r7, #16]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d207      	bcs.n	8004db0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004da0:	f00a fecc 	bl	800fb3c <__errno>
 8004da4:	4603      	mov	r3, r0
 8004da6:	220c      	movs	r2, #12
 8004da8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004daa:	f04f 33ff 	mov.w	r3, #4294967295
 8004dae:	e009      	b.n	8004dc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004db0:	4b08      	ldr	r3, [pc, #32]	; (8004dd4 <_sbrk+0x64>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004db6:	4b07      	ldr	r3, [pc, #28]	; (8004dd4 <_sbrk+0x64>)
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4413      	add	r3, r2
 8004dbe:	4a05      	ldr	r2, [pc, #20]	; (8004dd4 <_sbrk+0x64>)
 8004dc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3718      	adds	r7, #24
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}
 8004dcc:	20010000 	.word	0x20010000
 8004dd0:	00000400 	.word	0x00000400
 8004dd4:	20000580 	.word	0x20000580
 8004dd8:	20001598 	.word	0x20001598

08004ddc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004de0:	bf00      	nop
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bc80      	pop	{r7}
 8004de6:	4770      	bx	lr

08004de8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004dec:	4b11      	ldr	r3, [pc, #68]	; (8004e34 <MX_USART1_UART_Init+0x4c>)
 8004dee:	4a12      	ldr	r2, [pc, #72]	; (8004e38 <MX_USART1_UART_Init+0x50>)
 8004df0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004df2:	4b10      	ldr	r3, [pc, #64]	; (8004e34 <MX_USART1_UART_Init+0x4c>)
 8004df4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004df8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004dfa:	4b0e      	ldr	r3, [pc, #56]	; (8004e34 <MX_USART1_UART_Init+0x4c>)
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004e00:	4b0c      	ldr	r3, [pc, #48]	; (8004e34 <MX_USART1_UART_Init+0x4c>)
 8004e02:	2200      	movs	r2, #0
 8004e04:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004e06:	4b0b      	ldr	r3, [pc, #44]	; (8004e34 <MX_USART1_UART_Init+0x4c>)
 8004e08:	2200      	movs	r2, #0
 8004e0a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004e0c:	4b09      	ldr	r3, [pc, #36]	; (8004e34 <MX_USART1_UART_Init+0x4c>)
 8004e0e:	220c      	movs	r2, #12
 8004e10:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004e12:	4b08      	ldr	r3, [pc, #32]	; (8004e34 <MX_USART1_UART_Init+0x4c>)
 8004e14:	2200      	movs	r2, #0
 8004e16:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004e18:	4b06      	ldr	r3, [pc, #24]	; (8004e34 <MX_USART1_UART_Init+0x4c>)
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004e1e:	4805      	ldr	r0, [pc, #20]	; (8004e34 <MX_USART1_UART_Init+0x4c>)
 8004e20:	f004 fde2 	bl	80099e8 <HAL_UART_Init>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d001      	beq.n	8004e2e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004e2a:	f7ff fe41 	bl	8004ab0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004e2e:	bf00      	nop
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	bf00      	nop
 8004e34:	20001010 	.word	0x20001010
 8004e38:	40013800 	.word	0x40013800

08004e3c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b088      	sub	sp, #32
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e44:	f107 0310 	add.w	r3, r7, #16
 8004e48:	2200      	movs	r2, #0
 8004e4a:	601a      	str	r2, [r3, #0]
 8004e4c:	605a      	str	r2, [r3, #4]
 8004e4e:	609a      	str	r2, [r3, #8]
 8004e50:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a20      	ldr	r2, [pc, #128]	; (8004ed8 <HAL_UART_MspInit+0x9c>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d139      	bne.n	8004ed0 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004e5c:	4b1f      	ldr	r3, [pc, #124]	; (8004edc <HAL_UART_MspInit+0xa0>)
 8004e5e:	699b      	ldr	r3, [r3, #24]
 8004e60:	4a1e      	ldr	r2, [pc, #120]	; (8004edc <HAL_UART_MspInit+0xa0>)
 8004e62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e66:	6193      	str	r3, [r2, #24]
 8004e68:	4b1c      	ldr	r3, [pc, #112]	; (8004edc <HAL_UART_MspInit+0xa0>)
 8004e6a:	699b      	ldr	r3, [r3, #24]
 8004e6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e70:	60fb      	str	r3, [r7, #12]
 8004e72:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e74:	4b19      	ldr	r3, [pc, #100]	; (8004edc <HAL_UART_MspInit+0xa0>)
 8004e76:	699b      	ldr	r3, [r3, #24]
 8004e78:	4a18      	ldr	r2, [pc, #96]	; (8004edc <HAL_UART_MspInit+0xa0>)
 8004e7a:	f043 0304 	orr.w	r3, r3, #4
 8004e7e:	6193      	str	r3, [r2, #24]
 8004e80:	4b16      	ldr	r3, [pc, #88]	; (8004edc <HAL_UART_MspInit+0xa0>)
 8004e82:	699b      	ldr	r3, [r3, #24]
 8004e84:	f003 0304 	and.w	r3, r3, #4
 8004e88:	60bb      	str	r3, [r7, #8]
 8004e8a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004e8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004e90:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e92:	2302      	movs	r3, #2
 8004e94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004e96:	2303      	movs	r3, #3
 8004e98:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e9a:	f107 0310 	add.w	r3, r7, #16
 8004e9e:	4619      	mov	r1, r3
 8004ea0:	480f      	ldr	r0, [pc, #60]	; (8004ee0 <HAL_UART_MspInit+0xa4>)
 8004ea2:	f000 fe25 	bl	8005af0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004ea6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004eaa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004eac:	2300      	movs	r3, #0
 8004eae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004eb4:	f107 0310 	add.w	r3, r7, #16
 8004eb8:	4619      	mov	r1, r3
 8004eba:	4809      	ldr	r0, [pc, #36]	; (8004ee0 <HAL_UART_MspInit+0xa4>)
 8004ebc:	f000 fe18 	bl	8005af0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	2105      	movs	r1, #5
 8004ec4:	2025      	movs	r0, #37	; 0x25
 8004ec6:	f000 f962 	bl	800518e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004eca:	2025      	movs	r0, #37	; 0x25
 8004ecc:	f000 f97b 	bl	80051c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004ed0:	bf00      	nop
 8004ed2:	3720      	adds	r7, #32
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}
 8004ed8:	40013800 	.word	0x40013800
 8004edc:	40021000 	.word	0x40021000
 8004ee0:	40010800 	.word	0x40010800

08004ee4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004ee4:	480c      	ldr	r0, [pc, #48]	; (8004f18 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004ee6:	490d      	ldr	r1, [pc, #52]	; (8004f1c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004ee8:	4a0d      	ldr	r2, [pc, #52]	; (8004f20 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004eea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004eec:	e002      	b.n	8004ef4 <LoopCopyDataInit>

08004eee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004eee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004ef0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004ef2:	3304      	adds	r3, #4

08004ef4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004ef4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004ef6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004ef8:	d3f9      	bcc.n	8004eee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004efa:	4a0a      	ldr	r2, [pc, #40]	; (8004f24 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004efc:	4c0a      	ldr	r4, [pc, #40]	; (8004f28 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004efe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f00:	e001      	b.n	8004f06 <LoopFillZerobss>

08004f02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f04:	3204      	adds	r2, #4

08004f06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f08:	d3fb      	bcc.n	8004f02 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004f0a:	f7ff ff67 	bl	8004ddc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004f0e:	f00a ff11 	bl	800fd34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004f12:	f7ff fad5 	bl	80044c0 <main>
  bx lr
 8004f16:	4770      	bx	lr
  ldr r0, =_sdata
 8004f18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004f1c:	20000234 	.word	0x20000234
  ldr r2, =_sidata
 8004f20:	080174bc 	.word	0x080174bc
  ldr r2, =_sbss
 8004f24:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 8004f28:	20001598 	.word	0x20001598

08004f2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004f2c:	e7fe      	b.n	8004f2c <ADC1_2_IRQHandler>
	...

08004f30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004f34:	4b08      	ldr	r3, [pc, #32]	; (8004f58 <HAL_Init+0x28>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a07      	ldr	r2, [pc, #28]	; (8004f58 <HAL_Init+0x28>)
 8004f3a:	f043 0310 	orr.w	r3, r3, #16
 8004f3e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f40:	2003      	movs	r0, #3
 8004f42:	f000 f919 	bl	8005178 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004f46:	200f      	movs	r0, #15
 8004f48:	f7ff fdf0 	bl	8004b2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004f4c:	f7ff fdb6 	bl	8004abc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004f50:	2300      	movs	r3, #0
}
 8004f52:	4618      	mov	r0, r3
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	40022000 	.word	0x40022000

08004f5c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f60:	4b05      	ldr	r3, [pc, #20]	; (8004f78 <HAL_IncTick+0x1c>)
 8004f62:	781b      	ldrb	r3, [r3, #0]
 8004f64:	461a      	mov	r2, r3
 8004f66:	4b05      	ldr	r3, [pc, #20]	; (8004f7c <HAL_IncTick+0x20>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4413      	add	r3, r2
 8004f6c:	4a03      	ldr	r2, [pc, #12]	; (8004f7c <HAL_IncTick+0x20>)
 8004f6e:	6013      	str	r3, [r2, #0]
}
 8004f70:	bf00      	nop
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bc80      	pop	{r7}
 8004f76:	4770      	bx	lr
 8004f78:	20000008 	.word	0x20000008
 8004f7c:	20001054 	.word	0x20001054

08004f80 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f80:	b480      	push	{r7}
 8004f82:	af00      	add	r7, sp, #0
  return uwTick;
 8004f84:	4b02      	ldr	r3, [pc, #8]	; (8004f90 <HAL_GetTick+0x10>)
 8004f86:	681b      	ldr	r3, [r3, #0]
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bc80      	pop	{r7}
 8004f8e:	4770      	bx	lr
 8004f90:	20001054 	.word	0x20001054

08004f94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b084      	sub	sp, #16
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004f9c:	f7ff fff0 	bl	8004f80 <HAL_GetTick>
 8004fa0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fac:	d005      	beq.n	8004fba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004fae:	4b0a      	ldr	r3, [pc, #40]	; (8004fd8 <HAL_Delay+0x44>)
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	4413      	add	r3, r2
 8004fb8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004fba:	bf00      	nop
 8004fbc:	f7ff ffe0 	bl	8004f80 <HAL_GetTick>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	68fa      	ldr	r2, [r7, #12]
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d8f7      	bhi.n	8004fbc <HAL_Delay+0x28>
  {
  }
}
 8004fcc:	bf00      	nop
 8004fce:	bf00      	nop
 8004fd0:	3710      	adds	r7, #16
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	20000008 	.word	0x20000008

08004fdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b085      	sub	sp, #20
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f003 0307 	and.w	r3, r3, #7
 8004fea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004fec:	4b0c      	ldr	r3, [pc, #48]	; (8005020 <__NVIC_SetPriorityGrouping+0x44>)
 8004fee:	68db      	ldr	r3, [r3, #12]
 8004ff0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ff2:	68ba      	ldr	r2, [r7, #8]
 8004ff4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005004:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005008:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800500c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800500e:	4a04      	ldr	r2, [pc, #16]	; (8005020 <__NVIC_SetPriorityGrouping+0x44>)
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	60d3      	str	r3, [r2, #12]
}
 8005014:	bf00      	nop
 8005016:	3714      	adds	r7, #20
 8005018:	46bd      	mov	sp, r7
 800501a:	bc80      	pop	{r7}
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop
 8005020:	e000ed00 	.word	0xe000ed00

08005024 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005024:	b480      	push	{r7}
 8005026:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005028:	4b04      	ldr	r3, [pc, #16]	; (800503c <__NVIC_GetPriorityGrouping+0x18>)
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	0a1b      	lsrs	r3, r3, #8
 800502e:	f003 0307 	and.w	r3, r3, #7
}
 8005032:	4618      	mov	r0, r3
 8005034:	46bd      	mov	sp, r7
 8005036:	bc80      	pop	{r7}
 8005038:	4770      	bx	lr
 800503a:	bf00      	nop
 800503c:	e000ed00 	.word	0xe000ed00

08005040 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005040:	b480      	push	{r7}
 8005042:	b083      	sub	sp, #12
 8005044:	af00      	add	r7, sp, #0
 8005046:	4603      	mov	r3, r0
 8005048:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800504a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800504e:	2b00      	cmp	r3, #0
 8005050:	db0b      	blt.n	800506a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005052:	79fb      	ldrb	r3, [r7, #7]
 8005054:	f003 021f 	and.w	r2, r3, #31
 8005058:	4906      	ldr	r1, [pc, #24]	; (8005074 <__NVIC_EnableIRQ+0x34>)
 800505a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800505e:	095b      	lsrs	r3, r3, #5
 8005060:	2001      	movs	r0, #1
 8005062:	fa00 f202 	lsl.w	r2, r0, r2
 8005066:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800506a:	bf00      	nop
 800506c:	370c      	adds	r7, #12
 800506e:	46bd      	mov	sp, r7
 8005070:	bc80      	pop	{r7}
 8005072:	4770      	bx	lr
 8005074:	e000e100 	.word	0xe000e100

08005078 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	4603      	mov	r3, r0
 8005080:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005086:	2b00      	cmp	r3, #0
 8005088:	db12      	blt.n	80050b0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800508a:	79fb      	ldrb	r3, [r7, #7]
 800508c:	f003 021f 	and.w	r2, r3, #31
 8005090:	490a      	ldr	r1, [pc, #40]	; (80050bc <__NVIC_DisableIRQ+0x44>)
 8005092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005096:	095b      	lsrs	r3, r3, #5
 8005098:	2001      	movs	r0, #1
 800509a:	fa00 f202 	lsl.w	r2, r0, r2
 800509e:	3320      	adds	r3, #32
 80050a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80050a4:	f3bf 8f4f 	dsb	sy
}
 80050a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80050aa:	f3bf 8f6f 	isb	sy
}
 80050ae:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80050b0:	bf00      	nop
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bc80      	pop	{r7}
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	e000e100 	.word	0xe000e100

080050c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	4603      	mov	r3, r0
 80050c8:	6039      	str	r1, [r7, #0]
 80050ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	db0a      	blt.n	80050ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	b2da      	uxtb	r2, r3
 80050d8:	490c      	ldr	r1, [pc, #48]	; (800510c <__NVIC_SetPriority+0x4c>)
 80050da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050de:	0112      	lsls	r2, r2, #4
 80050e0:	b2d2      	uxtb	r2, r2
 80050e2:	440b      	add	r3, r1
 80050e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80050e8:	e00a      	b.n	8005100 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	b2da      	uxtb	r2, r3
 80050ee:	4908      	ldr	r1, [pc, #32]	; (8005110 <__NVIC_SetPriority+0x50>)
 80050f0:	79fb      	ldrb	r3, [r7, #7]
 80050f2:	f003 030f 	and.w	r3, r3, #15
 80050f6:	3b04      	subs	r3, #4
 80050f8:	0112      	lsls	r2, r2, #4
 80050fa:	b2d2      	uxtb	r2, r2
 80050fc:	440b      	add	r3, r1
 80050fe:	761a      	strb	r2, [r3, #24]
}
 8005100:	bf00      	nop
 8005102:	370c      	adds	r7, #12
 8005104:	46bd      	mov	sp, r7
 8005106:	bc80      	pop	{r7}
 8005108:	4770      	bx	lr
 800510a:	bf00      	nop
 800510c:	e000e100 	.word	0xe000e100
 8005110:	e000ed00 	.word	0xe000ed00

08005114 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005114:	b480      	push	{r7}
 8005116:	b089      	sub	sp, #36	; 0x24
 8005118:	af00      	add	r7, sp, #0
 800511a:	60f8      	str	r0, [r7, #12]
 800511c:	60b9      	str	r1, [r7, #8]
 800511e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f003 0307 	and.w	r3, r3, #7
 8005126:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005128:	69fb      	ldr	r3, [r7, #28]
 800512a:	f1c3 0307 	rsb	r3, r3, #7
 800512e:	2b04      	cmp	r3, #4
 8005130:	bf28      	it	cs
 8005132:	2304      	movcs	r3, #4
 8005134:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005136:	69fb      	ldr	r3, [r7, #28]
 8005138:	3304      	adds	r3, #4
 800513a:	2b06      	cmp	r3, #6
 800513c:	d902      	bls.n	8005144 <NVIC_EncodePriority+0x30>
 800513e:	69fb      	ldr	r3, [r7, #28]
 8005140:	3b03      	subs	r3, #3
 8005142:	e000      	b.n	8005146 <NVIC_EncodePriority+0x32>
 8005144:	2300      	movs	r3, #0
 8005146:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005148:	f04f 32ff 	mov.w	r2, #4294967295
 800514c:	69bb      	ldr	r3, [r7, #24]
 800514e:	fa02 f303 	lsl.w	r3, r2, r3
 8005152:	43da      	mvns	r2, r3
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	401a      	ands	r2, r3
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800515c:	f04f 31ff 	mov.w	r1, #4294967295
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	fa01 f303 	lsl.w	r3, r1, r3
 8005166:	43d9      	mvns	r1, r3
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800516c:	4313      	orrs	r3, r2
         );
}
 800516e:	4618      	mov	r0, r3
 8005170:	3724      	adds	r7, #36	; 0x24
 8005172:	46bd      	mov	sp, r7
 8005174:	bc80      	pop	{r7}
 8005176:	4770      	bx	lr

08005178 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	f7ff ff2b 	bl	8004fdc <__NVIC_SetPriorityGrouping>
}
 8005186:	bf00      	nop
 8005188:	3708      	adds	r7, #8
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}

0800518e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800518e:	b580      	push	{r7, lr}
 8005190:	b086      	sub	sp, #24
 8005192:	af00      	add	r7, sp, #0
 8005194:	4603      	mov	r3, r0
 8005196:	60b9      	str	r1, [r7, #8]
 8005198:	607a      	str	r2, [r7, #4]
 800519a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800519c:	2300      	movs	r3, #0
 800519e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80051a0:	f7ff ff40 	bl	8005024 <__NVIC_GetPriorityGrouping>
 80051a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80051a6:	687a      	ldr	r2, [r7, #4]
 80051a8:	68b9      	ldr	r1, [r7, #8]
 80051aa:	6978      	ldr	r0, [r7, #20]
 80051ac:	f7ff ffb2 	bl	8005114 <NVIC_EncodePriority>
 80051b0:	4602      	mov	r2, r0
 80051b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051b6:	4611      	mov	r1, r2
 80051b8:	4618      	mov	r0, r3
 80051ba:	f7ff ff81 	bl	80050c0 <__NVIC_SetPriority>
}
 80051be:	bf00      	nop
 80051c0:	3718      	adds	r7, #24
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}

080051c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051c6:	b580      	push	{r7, lr}
 80051c8:	b082      	sub	sp, #8
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	4603      	mov	r3, r0
 80051ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80051d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051d4:	4618      	mov	r0, r3
 80051d6:	f7ff ff33 	bl	8005040 <__NVIC_EnableIRQ>
}
 80051da:	bf00      	nop
 80051dc:	3708      	adds	r7, #8
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}

080051e2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80051e2:	b580      	push	{r7, lr}
 80051e4:	b082      	sub	sp, #8
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	4603      	mov	r3, r0
 80051ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80051ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051f0:	4618      	mov	r0, r3
 80051f2:	f7ff ff41 	bl	8005078 <__NVIC_DisableIRQ>
}
 80051f6:	bf00      	nop
 80051f8:	3708      	adds	r7, #8
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
	...

08005200 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005200:	b480      	push	{r7}
 8005202:	b085      	sub	sp, #20
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005208:	2300      	movs	r3, #0
 800520a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d101      	bne.n	8005216 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	e059      	b.n	80052ca <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	461a      	mov	r2, r3
 800521c:	4b2d      	ldr	r3, [pc, #180]	; (80052d4 <HAL_DMA_Init+0xd4>)
 800521e:	429a      	cmp	r2, r3
 8005220:	d80f      	bhi.n	8005242 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	461a      	mov	r2, r3
 8005228:	4b2b      	ldr	r3, [pc, #172]	; (80052d8 <HAL_DMA_Init+0xd8>)
 800522a:	4413      	add	r3, r2
 800522c:	4a2b      	ldr	r2, [pc, #172]	; (80052dc <HAL_DMA_Init+0xdc>)
 800522e:	fba2 2303 	umull	r2, r3, r2, r3
 8005232:	091b      	lsrs	r3, r3, #4
 8005234:	009a      	lsls	r2, r3, #2
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	4a28      	ldr	r2, [pc, #160]	; (80052e0 <HAL_DMA_Init+0xe0>)
 800523e:	63da      	str	r2, [r3, #60]	; 0x3c
 8005240:	e00e      	b.n	8005260 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	461a      	mov	r2, r3
 8005248:	4b26      	ldr	r3, [pc, #152]	; (80052e4 <HAL_DMA_Init+0xe4>)
 800524a:	4413      	add	r3, r2
 800524c:	4a23      	ldr	r2, [pc, #140]	; (80052dc <HAL_DMA_Init+0xdc>)
 800524e:	fba2 2303 	umull	r2, r3, r2, r3
 8005252:	091b      	lsrs	r3, r3, #4
 8005254:	009a      	lsls	r2, r3, #2
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	4a22      	ldr	r2, [pc, #136]	; (80052e8 <HAL_DMA_Init+0xe8>)
 800525e:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2202      	movs	r2, #2
 8005264:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005276:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800527a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8005284:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	68db      	ldr	r3, [r3, #12]
 800528a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005290:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	695b      	ldr	r3, [r3, #20]
 8005296:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800529c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	69db      	ldr	r3, [r3, #28]
 80052a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80052a4:	68fa      	ldr	r2, [r7, #12]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	68fa      	ldr	r2, [r7, #12]
 80052b0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2200      	movs	r2, #0
 80052c4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80052c8:	2300      	movs	r3, #0
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3714      	adds	r7, #20
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bc80      	pop	{r7}
 80052d2:	4770      	bx	lr
 80052d4:	40020407 	.word	0x40020407
 80052d8:	bffdfff8 	.word	0xbffdfff8
 80052dc:	cccccccd 	.word	0xcccccccd
 80052e0:	40020000 	.word	0x40020000
 80052e4:	bffdfbf8 	.word	0xbffdfbf8
 80052e8:	40020400 	.word	0x40020400

080052ec <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b083      	sub	sp, #12
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d101      	bne.n	80052fe <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e05c      	b.n	80053b8 <HAL_DMA_DeInit+0xcc>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f022 0201 	bic.w	r2, r2, #1
 800530c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	2200      	movs	r2, #0
 8005314:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	2200      	movs	r2, #0
 800531c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2200      	movs	r2, #0
 8005324:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	2200      	movs	r2, #0
 800532c:	60da      	str	r2, [r3, #12]

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	461a      	mov	r2, r3
 8005334:	4b23      	ldr	r3, [pc, #140]	; (80053c4 <HAL_DMA_DeInit+0xd8>)
 8005336:	429a      	cmp	r2, r3
 8005338:	d80f      	bhi.n	800535a <HAL_DMA_DeInit+0x6e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	461a      	mov	r2, r3
 8005340:	4b21      	ldr	r3, [pc, #132]	; (80053c8 <HAL_DMA_DeInit+0xdc>)
 8005342:	4413      	add	r3, r2
 8005344:	4a21      	ldr	r2, [pc, #132]	; (80053cc <HAL_DMA_DeInit+0xe0>)
 8005346:	fba2 2303 	umull	r2, r3, r2, r3
 800534a:	091b      	lsrs	r3, r3, #4
 800534c:	009a      	lsls	r2, r3, #2
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	4a1e      	ldr	r2, [pc, #120]	; (80053d0 <HAL_DMA_DeInit+0xe4>)
 8005356:	63da      	str	r2, [r3, #60]	; 0x3c
 8005358:	e00e      	b.n	8005378 <HAL_DMA_DeInit+0x8c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	461a      	mov	r2, r3
 8005360:	4b1c      	ldr	r3, [pc, #112]	; (80053d4 <HAL_DMA_DeInit+0xe8>)
 8005362:	4413      	add	r3, r2
 8005364:	4a19      	ldr	r2, [pc, #100]	; (80053cc <HAL_DMA_DeInit+0xe0>)
 8005366:	fba2 2303 	umull	r2, r3, r2, r3
 800536a:	091b      	lsrs	r3, r3, #4
 800536c:	009a      	lsls	r2, r3, #2
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a18      	ldr	r2, [pc, #96]	; (80053d8 <HAL_DMA_DeInit+0xec>)
 8005376:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005380:	2101      	movs	r1, #1
 8005382:	fa01 f202 	lsl.w	r2, r1, r2
 8005386:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2200      	movs	r2, #0
 8005398:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2200      	movs	r2, #0
 80053a4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2200      	movs	r2, #0
 80053aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80053b6:	2300      	movs	r3, #0
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	370c      	adds	r7, #12
 80053bc:	46bd      	mov	sp, r7
 80053be:	bc80      	pop	{r7}
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	40020407 	.word	0x40020407
 80053c8:	bffdfff8 	.word	0xbffdfff8
 80053cc:	cccccccd 	.word	0xcccccccd
 80053d0:	40020000 	.word	0x40020000
 80053d4:	bffdfbf8 	.word	0xbffdfbf8
 80053d8:	40020400 	.word	0x40020400

080053dc <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80053dc:	b480      	push	{r7}
 80053de:	b085      	sub	sp, #20
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053e4:	2300      	movs	r3, #0
 80053e6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80053ee:	2b02      	cmp	r3, #2
 80053f0:	d008      	beq.n	8005404 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2204      	movs	r2, #4
 80053f6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2200      	movs	r2, #0
 80053fc:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	e020      	b.n	8005446 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f022 020e 	bic.w	r2, r2, #14
 8005412:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f022 0201 	bic.w	r2, r2, #1
 8005422:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800542c:	2101      	movs	r1, #1
 800542e:	fa01 f202 	lsl.w	r2, r1, r2
 8005432:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8005444:	7bfb      	ldrb	r3, [r7, #15]
}
 8005446:	4618      	mov	r0, r3
 8005448:	3714      	adds	r7, #20
 800544a:	46bd      	mov	sp, r7
 800544c:	bc80      	pop	{r7}
 800544e:	4770      	bx	lr

08005450 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005450:	b580      	push	{r7, lr}
 8005452:	b084      	sub	sp, #16
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005458:	2300      	movs	r3, #0
 800545a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005462:	2b02      	cmp	r3, #2
 8005464:	d005      	beq.n	8005472 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2204      	movs	r2, #4
 800546a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	73fb      	strb	r3, [r7, #15]
 8005470:	e0d6      	b.n	8005620 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	681a      	ldr	r2, [r3, #0]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f022 020e 	bic.w	r2, r2, #14
 8005480:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f022 0201 	bic.w	r2, r2, #1
 8005490:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	461a      	mov	r2, r3
 8005498:	4b64      	ldr	r3, [pc, #400]	; (800562c <HAL_DMA_Abort_IT+0x1dc>)
 800549a:	429a      	cmp	r2, r3
 800549c:	d958      	bls.n	8005550 <HAL_DMA_Abort_IT+0x100>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a63      	ldr	r2, [pc, #396]	; (8005630 <HAL_DMA_Abort_IT+0x1e0>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d04f      	beq.n	8005548 <HAL_DMA_Abort_IT+0xf8>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a61      	ldr	r2, [pc, #388]	; (8005634 <HAL_DMA_Abort_IT+0x1e4>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d048      	beq.n	8005544 <HAL_DMA_Abort_IT+0xf4>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a60      	ldr	r2, [pc, #384]	; (8005638 <HAL_DMA_Abort_IT+0x1e8>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d040      	beq.n	800553e <HAL_DMA_Abort_IT+0xee>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a5e      	ldr	r2, [pc, #376]	; (800563c <HAL_DMA_Abort_IT+0x1ec>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d038      	beq.n	8005538 <HAL_DMA_Abort_IT+0xe8>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a5d      	ldr	r2, [pc, #372]	; (8005640 <HAL_DMA_Abort_IT+0x1f0>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d030      	beq.n	8005532 <HAL_DMA_Abort_IT+0xe2>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a5b      	ldr	r2, [pc, #364]	; (8005644 <HAL_DMA_Abort_IT+0x1f4>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d028      	beq.n	800552c <HAL_DMA_Abort_IT+0xdc>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a53      	ldr	r2, [pc, #332]	; (800562c <HAL_DMA_Abort_IT+0x1dc>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d020      	beq.n	8005526 <HAL_DMA_Abort_IT+0xd6>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a57      	ldr	r2, [pc, #348]	; (8005648 <HAL_DMA_Abort_IT+0x1f8>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d019      	beq.n	8005522 <HAL_DMA_Abort_IT+0xd2>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a56      	ldr	r2, [pc, #344]	; (800564c <HAL_DMA_Abort_IT+0x1fc>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d012      	beq.n	800551e <HAL_DMA_Abort_IT+0xce>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a54      	ldr	r2, [pc, #336]	; (8005650 <HAL_DMA_Abort_IT+0x200>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d00a      	beq.n	8005518 <HAL_DMA_Abort_IT+0xc8>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a53      	ldr	r2, [pc, #332]	; (8005654 <HAL_DMA_Abort_IT+0x204>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d102      	bne.n	8005512 <HAL_DMA_Abort_IT+0xc2>
 800550c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005510:	e01b      	b.n	800554a <HAL_DMA_Abort_IT+0xfa>
 8005512:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005516:	e018      	b.n	800554a <HAL_DMA_Abort_IT+0xfa>
 8005518:	f44f 7380 	mov.w	r3, #256	; 0x100
 800551c:	e015      	b.n	800554a <HAL_DMA_Abort_IT+0xfa>
 800551e:	2310      	movs	r3, #16
 8005520:	e013      	b.n	800554a <HAL_DMA_Abort_IT+0xfa>
 8005522:	2301      	movs	r3, #1
 8005524:	e011      	b.n	800554a <HAL_DMA_Abort_IT+0xfa>
 8005526:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800552a:	e00e      	b.n	800554a <HAL_DMA_Abort_IT+0xfa>
 800552c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005530:	e00b      	b.n	800554a <HAL_DMA_Abort_IT+0xfa>
 8005532:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005536:	e008      	b.n	800554a <HAL_DMA_Abort_IT+0xfa>
 8005538:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800553c:	e005      	b.n	800554a <HAL_DMA_Abort_IT+0xfa>
 800553e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005542:	e002      	b.n	800554a <HAL_DMA_Abort_IT+0xfa>
 8005544:	2310      	movs	r3, #16
 8005546:	e000      	b.n	800554a <HAL_DMA_Abort_IT+0xfa>
 8005548:	2301      	movs	r3, #1
 800554a:	4a43      	ldr	r2, [pc, #268]	; (8005658 <HAL_DMA_Abort_IT+0x208>)
 800554c:	6053      	str	r3, [r2, #4]
 800554e:	e057      	b.n	8005600 <HAL_DMA_Abort_IT+0x1b0>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a36      	ldr	r2, [pc, #216]	; (8005630 <HAL_DMA_Abort_IT+0x1e0>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d04f      	beq.n	80055fa <HAL_DMA_Abort_IT+0x1aa>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a35      	ldr	r2, [pc, #212]	; (8005634 <HAL_DMA_Abort_IT+0x1e4>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d048      	beq.n	80055f6 <HAL_DMA_Abort_IT+0x1a6>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a33      	ldr	r2, [pc, #204]	; (8005638 <HAL_DMA_Abort_IT+0x1e8>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d040      	beq.n	80055f0 <HAL_DMA_Abort_IT+0x1a0>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4a32      	ldr	r2, [pc, #200]	; (800563c <HAL_DMA_Abort_IT+0x1ec>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d038      	beq.n	80055ea <HAL_DMA_Abort_IT+0x19a>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a30      	ldr	r2, [pc, #192]	; (8005640 <HAL_DMA_Abort_IT+0x1f0>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d030      	beq.n	80055e4 <HAL_DMA_Abort_IT+0x194>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a2f      	ldr	r2, [pc, #188]	; (8005644 <HAL_DMA_Abort_IT+0x1f4>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d028      	beq.n	80055de <HAL_DMA_Abort_IT+0x18e>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a26      	ldr	r2, [pc, #152]	; (800562c <HAL_DMA_Abort_IT+0x1dc>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d020      	beq.n	80055d8 <HAL_DMA_Abort_IT+0x188>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a2b      	ldr	r2, [pc, #172]	; (8005648 <HAL_DMA_Abort_IT+0x1f8>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d019      	beq.n	80055d4 <HAL_DMA_Abort_IT+0x184>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a29      	ldr	r2, [pc, #164]	; (800564c <HAL_DMA_Abort_IT+0x1fc>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d012      	beq.n	80055d0 <HAL_DMA_Abort_IT+0x180>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a28      	ldr	r2, [pc, #160]	; (8005650 <HAL_DMA_Abort_IT+0x200>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d00a      	beq.n	80055ca <HAL_DMA_Abort_IT+0x17a>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a26      	ldr	r2, [pc, #152]	; (8005654 <HAL_DMA_Abort_IT+0x204>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d102      	bne.n	80055c4 <HAL_DMA_Abort_IT+0x174>
 80055be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80055c2:	e01b      	b.n	80055fc <HAL_DMA_Abort_IT+0x1ac>
 80055c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80055c8:	e018      	b.n	80055fc <HAL_DMA_Abort_IT+0x1ac>
 80055ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80055ce:	e015      	b.n	80055fc <HAL_DMA_Abort_IT+0x1ac>
 80055d0:	2310      	movs	r3, #16
 80055d2:	e013      	b.n	80055fc <HAL_DMA_Abort_IT+0x1ac>
 80055d4:	2301      	movs	r3, #1
 80055d6:	e011      	b.n	80055fc <HAL_DMA_Abort_IT+0x1ac>
 80055d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80055dc:	e00e      	b.n	80055fc <HAL_DMA_Abort_IT+0x1ac>
 80055de:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80055e2:	e00b      	b.n	80055fc <HAL_DMA_Abort_IT+0x1ac>
 80055e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80055e8:	e008      	b.n	80055fc <HAL_DMA_Abort_IT+0x1ac>
 80055ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80055ee:	e005      	b.n	80055fc <HAL_DMA_Abort_IT+0x1ac>
 80055f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80055f4:	e002      	b.n	80055fc <HAL_DMA_Abort_IT+0x1ac>
 80055f6:	2310      	movs	r3, #16
 80055f8:	e000      	b.n	80055fc <HAL_DMA_Abort_IT+0x1ac>
 80055fa:	2301      	movs	r3, #1
 80055fc:	4a17      	ldr	r2, [pc, #92]	; (800565c <HAL_DMA_Abort_IT+0x20c>)
 80055fe:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2200      	movs	r2, #0
 800560c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005614:	2b00      	cmp	r3, #0
 8005616:	d003      	beq.n	8005620 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800561c:	6878      	ldr	r0, [r7, #4]
 800561e:	4798      	blx	r3
    } 
  }
  return status;
 8005620:	7bfb      	ldrb	r3, [r7, #15]
}
 8005622:	4618      	mov	r0, r3
 8005624:	3710      	adds	r7, #16
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	40020080 	.word	0x40020080
 8005630:	40020008 	.word	0x40020008
 8005634:	4002001c 	.word	0x4002001c
 8005638:	40020030 	.word	0x40020030
 800563c:	40020044 	.word	0x40020044
 8005640:	40020058 	.word	0x40020058
 8005644:	4002006c 	.word	0x4002006c
 8005648:	40020408 	.word	0x40020408
 800564c:	4002041c 	.word	0x4002041c
 8005650:	40020430 	.word	0x40020430
 8005654:	40020444 	.word	0x40020444
 8005658:	40020400 	.word	0x40020400
 800565c:	40020000 	.word	0x40020000

08005660 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567c:	2204      	movs	r2, #4
 800567e:	409a      	lsls	r2, r3
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	4013      	ands	r3, r2
 8005684:	2b00      	cmp	r3, #0
 8005686:	f000 80d6 	beq.w	8005836 <HAL_DMA_IRQHandler+0x1d6>
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	f003 0304 	and.w	r3, r3, #4
 8005690:	2b00      	cmp	r3, #0
 8005692:	f000 80d0 	beq.w	8005836 <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f003 0320 	and.w	r3, r3, #32
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d107      	bne.n	80056b4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	681a      	ldr	r2, [r3, #0]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f022 0204 	bic.w	r2, r2, #4
 80056b2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	461a      	mov	r2, r3
 80056ba:	4b9b      	ldr	r3, [pc, #620]	; (8005928 <HAL_DMA_IRQHandler+0x2c8>)
 80056bc:	429a      	cmp	r2, r3
 80056be:	d958      	bls.n	8005772 <HAL_DMA_IRQHandler+0x112>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a99      	ldr	r2, [pc, #612]	; (800592c <HAL_DMA_IRQHandler+0x2cc>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d04f      	beq.n	800576a <HAL_DMA_IRQHandler+0x10a>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a98      	ldr	r2, [pc, #608]	; (8005930 <HAL_DMA_IRQHandler+0x2d0>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d048      	beq.n	8005766 <HAL_DMA_IRQHandler+0x106>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a96      	ldr	r2, [pc, #600]	; (8005934 <HAL_DMA_IRQHandler+0x2d4>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d040      	beq.n	8005760 <HAL_DMA_IRQHandler+0x100>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a95      	ldr	r2, [pc, #596]	; (8005938 <HAL_DMA_IRQHandler+0x2d8>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d038      	beq.n	800575a <HAL_DMA_IRQHandler+0xfa>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a93      	ldr	r2, [pc, #588]	; (800593c <HAL_DMA_IRQHandler+0x2dc>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d030      	beq.n	8005754 <HAL_DMA_IRQHandler+0xf4>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a92      	ldr	r2, [pc, #584]	; (8005940 <HAL_DMA_IRQHandler+0x2e0>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d028      	beq.n	800574e <HAL_DMA_IRQHandler+0xee>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a89      	ldr	r2, [pc, #548]	; (8005928 <HAL_DMA_IRQHandler+0x2c8>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d020      	beq.n	8005748 <HAL_DMA_IRQHandler+0xe8>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a8e      	ldr	r2, [pc, #568]	; (8005944 <HAL_DMA_IRQHandler+0x2e4>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d019      	beq.n	8005744 <HAL_DMA_IRQHandler+0xe4>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a8c      	ldr	r2, [pc, #560]	; (8005948 <HAL_DMA_IRQHandler+0x2e8>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d012      	beq.n	8005740 <HAL_DMA_IRQHandler+0xe0>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a8b      	ldr	r2, [pc, #556]	; (800594c <HAL_DMA_IRQHandler+0x2ec>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d00a      	beq.n	800573a <HAL_DMA_IRQHandler+0xda>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a89      	ldr	r2, [pc, #548]	; (8005950 <HAL_DMA_IRQHandler+0x2f0>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d102      	bne.n	8005734 <HAL_DMA_IRQHandler+0xd4>
 800572e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005732:	e01b      	b.n	800576c <HAL_DMA_IRQHandler+0x10c>
 8005734:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005738:	e018      	b.n	800576c <HAL_DMA_IRQHandler+0x10c>
 800573a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800573e:	e015      	b.n	800576c <HAL_DMA_IRQHandler+0x10c>
 8005740:	2340      	movs	r3, #64	; 0x40
 8005742:	e013      	b.n	800576c <HAL_DMA_IRQHandler+0x10c>
 8005744:	2304      	movs	r3, #4
 8005746:	e011      	b.n	800576c <HAL_DMA_IRQHandler+0x10c>
 8005748:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800574c:	e00e      	b.n	800576c <HAL_DMA_IRQHandler+0x10c>
 800574e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005752:	e00b      	b.n	800576c <HAL_DMA_IRQHandler+0x10c>
 8005754:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005758:	e008      	b.n	800576c <HAL_DMA_IRQHandler+0x10c>
 800575a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800575e:	e005      	b.n	800576c <HAL_DMA_IRQHandler+0x10c>
 8005760:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005764:	e002      	b.n	800576c <HAL_DMA_IRQHandler+0x10c>
 8005766:	2340      	movs	r3, #64	; 0x40
 8005768:	e000      	b.n	800576c <HAL_DMA_IRQHandler+0x10c>
 800576a:	2304      	movs	r3, #4
 800576c:	4a79      	ldr	r2, [pc, #484]	; (8005954 <HAL_DMA_IRQHandler+0x2f4>)
 800576e:	6053      	str	r3, [r2, #4]
 8005770:	e057      	b.n	8005822 <HAL_DMA_IRQHandler+0x1c2>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a6d      	ldr	r2, [pc, #436]	; (800592c <HAL_DMA_IRQHandler+0x2cc>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d04f      	beq.n	800581c <HAL_DMA_IRQHandler+0x1bc>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a6b      	ldr	r2, [pc, #428]	; (8005930 <HAL_DMA_IRQHandler+0x2d0>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d048      	beq.n	8005818 <HAL_DMA_IRQHandler+0x1b8>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a6a      	ldr	r2, [pc, #424]	; (8005934 <HAL_DMA_IRQHandler+0x2d4>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d040      	beq.n	8005812 <HAL_DMA_IRQHandler+0x1b2>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a68      	ldr	r2, [pc, #416]	; (8005938 <HAL_DMA_IRQHandler+0x2d8>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d038      	beq.n	800580c <HAL_DMA_IRQHandler+0x1ac>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a67      	ldr	r2, [pc, #412]	; (800593c <HAL_DMA_IRQHandler+0x2dc>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d030      	beq.n	8005806 <HAL_DMA_IRQHandler+0x1a6>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a65      	ldr	r2, [pc, #404]	; (8005940 <HAL_DMA_IRQHandler+0x2e0>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d028      	beq.n	8005800 <HAL_DMA_IRQHandler+0x1a0>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a5d      	ldr	r2, [pc, #372]	; (8005928 <HAL_DMA_IRQHandler+0x2c8>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d020      	beq.n	80057fa <HAL_DMA_IRQHandler+0x19a>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a61      	ldr	r2, [pc, #388]	; (8005944 <HAL_DMA_IRQHandler+0x2e4>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d019      	beq.n	80057f6 <HAL_DMA_IRQHandler+0x196>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a60      	ldr	r2, [pc, #384]	; (8005948 <HAL_DMA_IRQHandler+0x2e8>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d012      	beq.n	80057f2 <HAL_DMA_IRQHandler+0x192>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a5e      	ldr	r2, [pc, #376]	; (800594c <HAL_DMA_IRQHandler+0x2ec>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d00a      	beq.n	80057ec <HAL_DMA_IRQHandler+0x18c>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a5d      	ldr	r2, [pc, #372]	; (8005950 <HAL_DMA_IRQHandler+0x2f0>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d102      	bne.n	80057e6 <HAL_DMA_IRQHandler+0x186>
 80057e0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80057e4:	e01b      	b.n	800581e <HAL_DMA_IRQHandler+0x1be>
 80057e6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80057ea:	e018      	b.n	800581e <HAL_DMA_IRQHandler+0x1be>
 80057ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80057f0:	e015      	b.n	800581e <HAL_DMA_IRQHandler+0x1be>
 80057f2:	2340      	movs	r3, #64	; 0x40
 80057f4:	e013      	b.n	800581e <HAL_DMA_IRQHandler+0x1be>
 80057f6:	2304      	movs	r3, #4
 80057f8:	e011      	b.n	800581e <HAL_DMA_IRQHandler+0x1be>
 80057fa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80057fe:	e00e      	b.n	800581e <HAL_DMA_IRQHandler+0x1be>
 8005800:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005804:	e00b      	b.n	800581e <HAL_DMA_IRQHandler+0x1be>
 8005806:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800580a:	e008      	b.n	800581e <HAL_DMA_IRQHandler+0x1be>
 800580c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005810:	e005      	b.n	800581e <HAL_DMA_IRQHandler+0x1be>
 8005812:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005816:	e002      	b.n	800581e <HAL_DMA_IRQHandler+0x1be>
 8005818:	2340      	movs	r3, #64	; 0x40
 800581a:	e000      	b.n	800581e <HAL_DMA_IRQHandler+0x1be>
 800581c:	2304      	movs	r3, #4
 800581e:	4a4e      	ldr	r2, [pc, #312]	; (8005958 <HAL_DMA_IRQHandler+0x2f8>)
 8005820:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005826:	2b00      	cmp	r3, #0
 8005828:	f000 8136 	beq.w	8005a98 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8005834:	e130      	b.n	8005a98 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800583a:	2202      	movs	r2, #2
 800583c:	409a      	lsls	r2, r3
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	4013      	ands	r3, r2
 8005842:	2b00      	cmp	r3, #0
 8005844:	f000 80f8 	beq.w	8005a38 <HAL_DMA_IRQHandler+0x3d8>
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	f003 0302 	and.w	r3, r3, #2
 800584e:	2b00      	cmp	r3, #0
 8005850:	f000 80f2 	beq.w	8005a38 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f003 0320 	and.w	r3, r3, #32
 800585e:	2b00      	cmp	r3, #0
 8005860:	d10b      	bne.n	800587a <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f022 020a 	bic.w	r2, r2, #10
 8005870:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2201      	movs	r2, #1
 8005876:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	461a      	mov	r2, r3
 8005880:	4b29      	ldr	r3, [pc, #164]	; (8005928 <HAL_DMA_IRQHandler+0x2c8>)
 8005882:	429a      	cmp	r2, r3
 8005884:	d973      	bls.n	800596e <HAL_DMA_IRQHandler+0x30e>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a28      	ldr	r2, [pc, #160]	; (800592c <HAL_DMA_IRQHandler+0x2cc>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d06a      	beq.n	8005966 <HAL_DMA_IRQHandler+0x306>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a26      	ldr	r2, [pc, #152]	; (8005930 <HAL_DMA_IRQHandler+0x2d0>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d063      	beq.n	8005962 <HAL_DMA_IRQHandler+0x302>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a25      	ldr	r2, [pc, #148]	; (8005934 <HAL_DMA_IRQHandler+0x2d4>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d05b      	beq.n	800595c <HAL_DMA_IRQHandler+0x2fc>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a23      	ldr	r2, [pc, #140]	; (8005938 <HAL_DMA_IRQHandler+0x2d8>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d038      	beq.n	8005920 <HAL_DMA_IRQHandler+0x2c0>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a22      	ldr	r2, [pc, #136]	; (800593c <HAL_DMA_IRQHandler+0x2dc>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d030      	beq.n	800591a <HAL_DMA_IRQHandler+0x2ba>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a20      	ldr	r2, [pc, #128]	; (8005940 <HAL_DMA_IRQHandler+0x2e0>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d028      	beq.n	8005914 <HAL_DMA_IRQHandler+0x2b4>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4a18      	ldr	r2, [pc, #96]	; (8005928 <HAL_DMA_IRQHandler+0x2c8>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d020      	beq.n	800590e <HAL_DMA_IRQHandler+0x2ae>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a1c      	ldr	r2, [pc, #112]	; (8005944 <HAL_DMA_IRQHandler+0x2e4>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d019      	beq.n	800590a <HAL_DMA_IRQHandler+0x2aa>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a1b      	ldr	r2, [pc, #108]	; (8005948 <HAL_DMA_IRQHandler+0x2e8>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d012      	beq.n	8005906 <HAL_DMA_IRQHandler+0x2a6>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a19      	ldr	r2, [pc, #100]	; (800594c <HAL_DMA_IRQHandler+0x2ec>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d00a      	beq.n	8005900 <HAL_DMA_IRQHandler+0x2a0>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a18      	ldr	r2, [pc, #96]	; (8005950 <HAL_DMA_IRQHandler+0x2f0>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d102      	bne.n	80058fa <HAL_DMA_IRQHandler+0x29a>
 80058f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80058f8:	e036      	b.n	8005968 <HAL_DMA_IRQHandler+0x308>
 80058fa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80058fe:	e033      	b.n	8005968 <HAL_DMA_IRQHandler+0x308>
 8005900:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005904:	e030      	b.n	8005968 <HAL_DMA_IRQHandler+0x308>
 8005906:	2320      	movs	r3, #32
 8005908:	e02e      	b.n	8005968 <HAL_DMA_IRQHandler+0x308>
 800590a:	2302      	movs	r3, #2
 800590c:	e02c      	b.n	8005968 <HAL_DMA_IRQHandler+0x308>
 800590e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005912:	e029      	b.n	8005968 <HAL_DMA_IRQHandler+0x308>
 8005914:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005918:	e026      	b.n	8005968 <HAL_DMA_IRQHandler+0x308>
 800591a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800591e:	e023      	b.n	8005968 <HAL_DMA_IRQHandler+0x308>
 8005920:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005924:	e020      	b.n	8005968 <HAL_DMA_IRQHandler+0x308>
 8005926:	bf00      	nop
 8005928:	40020080 	.word	0x40020080
 800592c:	40020008 	.word	0x40020008
 8005930:	4002001c 	.word	0x4002001c
 8005934:	40020030 	.word	0x40020030
 8005938:	40020044 	.word	0x40020044
 800593c:	40020058 	.word	0x40020058
 8005940:	4002006c 	.word	0x4002006c
 8005944:	40020408 	.word	0x40020408
 8005948:	4002041c 	.word	0x4002041c
 800594c:	40020430 	.word	0x40020430
 8005950:	40020444 	.word	0x40020444
 8005954:	40020400 	.word	0x40020400
 8005958:	40020000 	.word	0x40020000
 800595c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005960:	e002      	b.n	8005968 <HAL_DMA_IRQHandler+0x308>
 8005962:	2320      	movs	r3, #32
 8005964:	e000      	b.n	8005968 <HAL_DMA_IRQHandler+0x308>
 8005966:	2302      	movs	r3, #2
 8005968:	4a4e      	ldr	r2, [pc, #312]	; (8005aa4 <HAL_DMA_IRQHandler+0x444>)
 800596a:	6053      	str	r3, [r2, #4]
 800596c:	e057      	b.n	8005a1e <HAL_DMA_IRQHandler+0x3be>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a4d      	ldr	r2, [pc, #308]	; (8005aa8 <HAL_DMA_IRQHandler+0x448>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d04f      	beq.n	8005a18 <HAL_DMA_IRQHandler+0x3b8>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a4b      	ldr	r2, [pc, #300]	; (8005aac <HAL_DMA_IRQHandler+0x44c>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d048      	beq.n	8005a14 <HAL_DMA_IRQHandler+0x3b4>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a4a      	ldr	r2, [pc, #296]	; (8005ab0 <HAL_DMA_IRQHandler+0x450>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d040      	beq.n	8005a0e <HAL_DMA_IRQHandler+0x3ae>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a48      	ldr	r2, [pc, #288]	; (8005ab4 <HAL_DMA_IRQHandler+0x454>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d038      	beq.n	8005a08 <HAL_DMA_IRQHandler+0x3a8>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a47      	ldr	r2, [pc, #284]	; (8005ab8 <HAL_DMA_IRQHandler+0x458>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d030      	beq.n	8005a02 <HAL_DMA_IRQHandler+0x3a2>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a45      	ldr	r2, [pc, #276]	; (8005abc <HAL_DMA_IRQHandler+0x45c>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d028      	beq.n	80059fc <HAL_DMA_IRQHandler+0x39c>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a44      	ldr	r2, [pc, #272]	; (8005ac0 <HAL_DMA_IRQHandler+0x460>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d020      	beq.n	80059f6 <HAL_DMA_IRQHandler+0x396>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a42      	ldr	r2, [pc, #264]	; (8005ac4 <HAL_DMA_IRQHandler+0x464>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d019      	beq.n	80059f2 <HAL_DMA_IRQHandler+0x392>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a41      	ldr	r2, [pc, #260]	; (8005ac8 <HAL_DMA_IRQHandler+0x468>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d012      	beq.n	80059ee <HAL_DMA_IRQHandler+0x38e>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a3f      	ldr	r2, [pc, #252]	; (8005acc <HAL_DMA_IRQHandler+0x46c>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d00a      	beq.n	80059e8 <HAL_DMA_IRQHandler+0x388>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a3e      	ldr	r2, [pc, #248]	; (8005ad0 <HAL_DMA_IRQHandler+0x470>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d102      	bne.n	80059e2 <HAL_DMA_IRQHandler+0x382>
 80059dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80059e0:	e01b      	b.n	8005a1a <HAL_DMA_IRQHandler+0x3ba>
 80059e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80059e6:	e018      	b.n	8005a1a <HAL_DMA_IRQHandler+0x3ba>
 80059e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80059ec:	e015      	b.n	8005a1a <HAL_DMA_IRQHandler+0x3ba>
 80059ee:	2320      	movs	r3, #32
 80059f0:	e013      	b.n	8005a1a <HAL_DMA_IRQHandler+0x3ba>
 80059f2:	2302      	movs	r3, #2
 80059f4:	e011      	b.n	8005a1a <HAL_DMA_IRQHandler+0x3ba>
 80059f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80059fa:	e00e      	b.n	8005a1a <HAL_DMA_IRQHandler+0x3ba>
 80059fc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005a00:	e00b      	b.n	8005a1a <HAL_DMA_IRQHandler+0x3ba>
 8005a02:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a06:	e008      	b.n	8005a1a <HAL_DMA_IRQHandler+0x3ba>
 8005a08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005a0c:	e005      	b.n	8005a1a <HAL_DMA_IRQHandler+0x3ba>
 8005a0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005a12:	e002      	b.n	8005a1a <HAL_DMA_IRQHandler+0x3ba>
 8005a14:	2320      	movs	r3, #32
 8005a16:	e000      	b.n	8005a1a <HAL_DMA_IRQHandler+0x3ba>
 8005a18:	2302      	movs	r3, #2
 8005a1a:	4a2e      	ldr	r2, [pc, #184]	; (8005ad4 <HAL_DMA_IRQHandler+0x474>)
 8005a1c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d034      	beq.n	8005a98 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005a36:	e02f      	b.n	8005a98 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a3c:	2208      	movs	r2, #8
 8005a3e:	409a      	lsls	r2, r3
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	4013      	ands	r3, r2
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d028      	beq.n	8005a9a <HAL_DMA_IRQHandler+0x43a>
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	f003 0308 	and.w	r3, r3, #8
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d023      	beq.n	8005a9a <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f022 020e 	bic.w	r2, r2, #14
 8005a60:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a6a:	2101      	movs	r1, #1
 8005a6c:	fa01 f202 	lsl.w	r2, r1, r2
 8005a70:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2201      	movs	r2, #1
 8005a76:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d004      	beq.n	8005a9a <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a94:	6878      	ldr	r0, [r7, #4]
 8005a96:	4798      	blx	r3
    }
  }
  return;
 8005a98:	bf00      	nop
 8005a9a:	bf00      	nop
}
 8005a9c:	3710      	adds	r7, #16
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}
 8005aa2:	bf00      	nop
 8005aa4:	40020400 	.word	0x40020400
 8005aa8:	40020008 	.word	0x40020008
 8005aac:	4002001c 	.word	0x4002001c
 8005ab0:	40020030 	.word	0x40020030
 8005ab4:	40020044 	.word	0x40020044
 8005ab8:	40020058 	.word	0x40020058
 8005abc:	4002006c 	.word	0x4002006c
 8005ac0:	40020080 	.word	0x40020080
 8005ac4:	40020408 	.word	0x40020408
 8005ac8:	4002041c 	.word	0x4002041c
 8005acc:	40020430 	.word	0x40020430
 8005ad0:	40020444 	.word	0x40020444
 8005ad4:	40020000 	.word	0x40020000

08005ad8 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b083      	sub	sp, #12
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	370c      	adds	r7, #12
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bc80      	pop	{r7}
 8005aee:	4770      	bx	lr

08005af0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b08b      	sub	sp, #44	; 0x2c
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005afa:	2300      	movs	r3, #0
 8005afc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005afe:	2300      	movs	r3, #0
 8005b00:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b02:	e179      	b.n	8005df8 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005b04:	2201      	movs	r2, #1
 8005b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b08:	fa02 f303 	lsl.w	r3, r2, r3
 8005b0c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	69fa      	ldr	r2, [r7, #28]
 8005b14:	4013      	ands	r3, r2
 8005b16:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005b18:	69ba      	ldr	r2, [r7, #24]
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	f040 8168 	bne.w	8005df2 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	4aa0      	ldr	r2, [pc, #640]	; (8005da8 <HAL_GPIO_Init+0x2b8>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d05e      	beq.n	8005bea <HAL_GPIO_Init+0xfa>
 8005b2c:	4a9e      	ldr	r2, [pc, #632]	; (8005da8 <HAL_GPIO_Init+0x2b8>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d875      	bhi.n	8005c1e <HAL_GPIO_Init+0x12e>
 8005b32:	4a9e      	ldr	r2, [pc, #632]	; (8005dac <HAL_GPIO_Init+0x2bc>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d058      	beq.n	8005bea <HAL_GPIO_Init+0xfa>
 8005b38:	4a9c      	ldr	r2, [pc, #624]	; (8005dac <HAL_GPIO_Init+0x2bc>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d86f      	bhi.n	8005c1e <HAL_GPIO_Init+0x12e>
 8005b3e:	4a9c      	ldr	r2, [pc, #624]	; (8005db0 <HAL_GPIO_Init+0x2c0>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d052      	beq.n	8005bea <HAL_GPIO_Init+0xfa>
 8005b44:	4a9a      	ldr	r2, [pc, #616]	; (8005db0 <HAL_GPIO_Init+0x2c0>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d869      	bhi.n	8005c1e <HAL_GPIO_Init+0x12e>
 8005b4a:	4a9a      	ldr	r2, [pc, #616]	; (8005db4 <HAL_GPIO_Init+0x2c4>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d04c      	beq.n	8005bea <HAL_GPIO_Init+0xfa>
 8005b50:	4a98      	ldr	r2, [pc, #608]	; (8005db4 <HAL_GPIO_Init+0x2c4>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d863      	bhi.n	8005c1e <HAL_GPIO_Init+0x12e>
 8005b56:	4a98      	ldr	r2, [pc, #608]	; (8005db8 <HAL_GPIO_Init+0x2c8>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d046      	beq.n	8005bea <HAL_GPIO_Init+0xfa>
 8005b5c:	4a96      	ldr	r2, [pc, #600]	; (8005db8 <HAL_GPIO_Init+0x2c8>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d85d      	bhi.n	8005c1e <HAL_GPIO_Init+0x12e>
 8005b62:	2b12      	cmp	r3, #18
 8005b64:	d82a      	bhi.n	8005bbc <HAL_GPIO_Init+0xcc>
 8005b66:	2b12      	cmp	r3, #18
 8005b68:	d859      	bhi.n	8005c1e <HAL_GPIO_Init+0x12e>
 8005b6a:	a201      	add	r2, pc, #4	; (adr r2, 8005b70 <HAL_GPIO_Init+0x80>)
 8005b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b70:	08005beb 	.word	0x08005beb
 8005b74:	08005bc5 	.word	0x08005bc5
 8005b78:	08005bd7 	.word	0x08005bd7
 8005b7c:	08005c19 	.word	0x08005c19
 8005b80:	08005c1f 	.word	0x08005c1f
 8005b84:	08005c1f 	.word	0x08005c1f
 8005b88:	08005c1f 	.word	0x08005c1f
 8005b8c:	08005c1f 	.word	0x08005c1f
 8005b90:	08005c1f 	.word	0x08005c1f
 8005b94:	08005c1f 	.word	0x08005c1f
 8005b98:	08005c1f 	.word	0x08005c1f
 8005b9c:	08005c1f 	.word	0x08005c1f
 8005ba0:	08005c1f 	.word	0x08005c1f
 8005ba4:	08005c1f 	.word	0x08005c1f
 8005ba8:	08005c1f 	.word	0x08005c1f
 8005bac:	08005c1f 	.word	0x08005c1f
 8005bb0:	08005c1f 	.word	0x08005c1f
 8005bb4:	08005bcd 	.word	0x08005bcd
 8005bb8:	08005be1 	.word	0x08005be1
 8005bbc:	4a7f      	ldr	r2, [pc, #508]	; (8005dbc <HAL_GPIO_Init+0x2cc>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d013      	beq.n	8005bea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005bc2:	e02c      	b.n	8005c1e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	68db      	ldr	r3, [r3, #12]
 8005bc8:	623b      	str	r3, [r7, #32]
          break;
 8005bca:	e029      	b.n	8005c20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	68db      	ldr	r3, [r3, #12]
 8005bd0:	3304      	adds	r3, #4
 8005bd2:	623b      	str	r3, [r7, #32]
          break;
 8005bd4:	e024      	b.n	8005c20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	3308      	adds	r3, #8
 8005bdc:	623b      	str	r3, [r7, #32]
          break;
 8005bde:	e01f      	b.n	8005c20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	68db      	ldr	r3, [r3, #12]
 8005be4:	330c      	adds	r3, #12
 8005be6:	623b      	str	r3, [r7, #32]
          break;
 8005be8:	e01a      	b.n	8005c20 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d102      	bne.n	8005bf8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005bf2:	2304      	movs	r3, #4
 8005bf4:	623b      	str	r3, [r7, #32]
          break;
 8005bf6:	e013      	b.n	8005c20 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d105      	bne.n	8005c0c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005c00:	2308      	movs	r3, #8
 8005c02:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	69fa      	ldr	r2, [r7, #28]
 8005c08:	611a      	str	r2, [r3, #16]
          break;
 8005c0a:	e009      	b.n	8005c20 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005c0c:	2308      	movs	r3, #8
 8005c0e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	69fa      	ldr	r2, [r7, #28]
 8005c14:	615a      	str	r2, [r3, #20]
          break;
 8005c16:	e003      	b.n	8005c20 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	623b      	str	r3, [r7, #32]
          break;
 8005c1c:	e000      	b.n	8005c20 <HAL_GPIO_Init+0x130>
          break;
 8005c1e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005c20:	69bb      	ldr	r3, [r7, #24]
 8005c22:	2bff      	cmp	r3, #255	; 0xff
 8005c24:	d801      	bhi.n	8005c2a <HAL_GPIO_Init+0x13a>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	e001      	b.n	8005c2e <HAL_GPIO_Init+0x13e>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	3304      	adds	r3, #4
 8005c2e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005c30:	69bb      	ldr	r3, [r7, #24]
 8005c32:	2bff      	cmp	r3, #255	; 0xff
 8005c34:	d802      	bhi.n	8005c3c <HAL_GPIO_Init+0x14c>
 8005c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c38:	009b      	lsls	r3, r3, #2
 8005c3a:	e002      	b.n	8005c42 <HAL_GPIO_Init+0x152>
 8005c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c3e:	3b08      	subs	r3, #8
 8005c40:	009b      	lsls	r3, r3, #2
 8005c42:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	210f      	movs	r1, #15
 8005c4a:	693b      	ldr	r3, [r7, #16]
 8005c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8005c50:	43db      	mvns	r3, r3
 8005c52:	401a      	ands	r2, r3
 8005c54:	6a39      	ldr	r1, [r7, #32]
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	fa01 f303 	lsl.w	r3, r1, r3
 8005c5c:	431a      	orrs	r2, r3
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	f000 80c1 	beq.w	8005df2 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005c70:	4b53      	ldr	r3, [pc, #332]	; (8005dc0 <HAL_GPIO_Init+0x2d0>)
 8005c72:	699b      	ldr	r3, [r3, #24]
 8005c74:	4a52      	ldr	r2, [pc, #328]	; (8005dc0 <HAL_GPIO_Init+0x2d0>)
 8005c76:	f043 0301 	orr.w	r3, r3, #1
 8005c7a:	6193      	str	r3, [r2, #24]
 8005c7c:	4b50      	ldr	r3, [pc, #320]	; (8005dc0 <HAL_GPIO_Init+0x2d0>)
 8005c7e:	699b      	ldr	r3, [r3, #24]
 8005c80:	f003 0301 	and.w	r3, r3, #1
 8005c84:	60bb      	str	r3, [r7, #8]
 8005c86:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005c88:	4a4e      	ldr	r2, [pc, #312]	; (8005dc4 <HAL_GPIO_Init+0x2d4>)
 8005c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c8c:	089b      	lsrs	r3, r3, #2
 8005c8e:	3302      	adds	r3, #2
 8005c90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c94:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c98:	f003 0303 	and.w	r3, r3, #3
 8005c9c:	009b      	lsls	r3, r3, #2
 8005c9e:	220f      	movs	r2, #15
 8005ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca4:	43db      	mvns	r3, r3
 8005ca6:	68fa      	ldr	r2, [r7, #12]
 8005ca8:	4013      	ands	r3, r2
 8005caa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4a46      	ldr	r2, [pc, #280]	; (8005dc8 <HAL_GPIO_Init+0x2d8>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d01f      	beq.n	8005cf4 <HAL_GPIO_Init+0x204>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	4a45      	ldr	r2, [pc, #276]	; (8005dcc <HAL_GPIO_Init+0x2dc>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d019      	beq.n	8005cf0 <HAL_GPIO_Init+0x200>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	4a44      	ldr	r2, [pc, #272]	; (8005dd0 <HAL_GPIO_Init+0x2e0>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d013      	beq.n	8005cec <HAL_GPIO_Init+0x1fc>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	4a43      	ldr	r2, [pc, #268]	; (8005dd4 <HAL_GPIO_Init+0x2e4>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d00d      	beq.n	8005ce8 <HAL_GPIO_Init+0x1f8>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	4a42      	ldr	r2, [pc, #264]	; (8005dd8 <HAL_GPIO_Init+0x2e8>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d007      	beq.n	8005ce4 <HAL_GPIO_Init+0x1f4>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4a41      	ldr	r2, [pc, #260]	; (8005ddc <HAL_GPIO_Init+0x2ec>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d101      	bne.n	8005ce0 <HAL_GPIO_Init+0x1f0>
 8005cdc:	2305      	movs	r3, #5
 8005cde:	e00a      	b.n	8005cf6 <HAL_GPIO_Init+0x206>
 8005ce0:	2306      	movs	r3, #6
 8005ce2:	e008      	b.n	8005cf6 <HAL_GPIO_Init+0x206>
 8005ce4:	2304      	movs	r3, #4
 8005ce6:	e006      	b.n	8005cf6 <HAL_GPIO_Init+0x206>
 8005ce8:	2303      	movs	r3, #3
 8005cea:	e004      	b.n	8005cf6 <HAL_GPIO_Init+0x206>
 8005cec:	2302      	movs	r3, #2
 8005cee:	e002      	b.n	8005cf6 <HAL_GPIO_Init+0x206>
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	e000      	b.n	8005cf6 <HAL_GPIO_Init+0x206>
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cf8:	f002 0203 	and.w	r2, r2, #3
 8005cfc:	0092      	lsls	r2, r2, #2
 8005cfe:	4093      	lsls	r3, r2
 8005d00:	68fa      	ldr	r2, [r7, #12]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005d06:	492f      	ldr	r1, [pc, #188]	; (8005dc4 <HAL_GPIO_Init+0x2d4>)
 8005d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d0a:	089b      	lsrs	r3, r3, #2
 8005d0c:	3302      	adds	r3, #2
 8005d0e:	68fa      	ldr	r2, [r7, #12]
 8005d10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d006      	beq.n	8005d2e <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005d20:	4b2f      	ldr	r3, [pc, #188]	; (8005de0 <HAL_GPIO_Init+0x2f0>)
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	492e      	ldr	r1, [pc, #184]	; (8005de0 <HAL_GPIO_Init+0x2f0>)
 8005d26:	69bb      	ldr	r3, [r7, #24]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	600b      	str	r3, [r1, #0]
 8005d2c:	e006      	b.n	8005d3c <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005d2e:	4b2c      	ldr	r3, [pc, #176]	; (8005de0 <HAL_GPIO_Init+0x2f0>)
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	69bb      	ldr	r3, [r7, #24]
 8005d34:	43db      	mvns	r3, r3
 8005d36:	492a      	ldr	r1, [pc, #168]	; (8005de0 <HAL_GPIO_Init+0x2f0>)
 8005d38:	4013      	ands	r3, r2
 8005d3a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d006      	beq.n	8005d56 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005d48:	4b25      	ldr	r3, [pc, #148]	; (8005de0 <HAL_GPIO_Init+0x2f0>)
 8005d4a:	685a      	ldr	r2, [r3, #4]
 8005d4c:	4924      	ldr	r1, [pc, #144]	; (8005de0 <HAL_GPIO_Init+0x2f0>)
 8005d4e:	69bb      	ldr	r3, [r7, #24]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	604b      	str	r3, [r1, #4]
 8005d54:	e006      	b.n	8005d64 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005d56:	4b22      	ldr	r3, [pc, #136]	; (8005de0 <HAL_GPIO_Init+0x2f0>)
 8005d58:	685a      	ldr	r2, [r3, #4]
 8005d5a:	69bb      	ldr	r3, [r7, #24]
 8005d5c:	43db      	mvns	r3, r3
 8005d5e:	4920      	ldr	r1, [pc, #128]	; (8005de0 <HAL_GPIO_Init+0x2f0>)
 8005d60:	4013      	ands	r3, r2
 8005d62:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d006      	beq.n	8005d7e <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005d70:	4b1b      	ldr	r3, [pc, #108]	; (8005de0 <HAL_GPIO_Init+0x2f0>)
 8005d72:	689a      	ldr	r2, [r3, #8]
 8005d74:	491a      	ldr	r1, [pc, #104]	; (8005de0 <HAL_GPIO_Init+0x2f0>)
 8005d76:	69bb      	ldr	r3, [r7, #24]
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	608b      	str	r3, [r1, #8]
 8005d7c:	e006      	b.n	8005d8c <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005d7e:	4b18      	ldr	r3, [pc, #96]	; (8005de0 <HAL_GPIO_Init+0x2f0>)
 8005d80:	689a      	ldr	r2, [r3, #8]
 8005d82:	69bb      	ldr	r3, [r7, #24]
 8005d84:	43db      	mvns	r3, r3
 8005d86:	4916      	ldr	r1, [pc, #88]	; (8005de0 <HAL_GPIO_Init+0x2f0>)
 8005d88:	4013      	ands	r3, r2
 8005d8a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d025      	beq.n	8005de4 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005d98:	4b11      	ldr	r3, [pc, #68]	; (8005de0 <HAL_GPIO_Init+0x2f0>)
 8005d9a:	68da      	ldr	r2, [r3, #12]
 8005d9c:	4910      	ldr	r1, [pc, #64]	; (8005de0 <HAL_GPIO_Init+0x2f0>)
 8005d9e:	69bb      	ldr	r3, [r7, #24]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	60cb      	str	r3, [r1, #12]
 8005da4:	e025      	b.n	8005df2 <HAL_GPIO_Init+0x302>
 8005da6:	bf00      	nop
 8005da8:	10320000 	.word	0x10320000
 8005dac:	10310000 	.word	0x10310000
 8005db0:	10220000 	.word	0x10220000
 8005db4:	10210000 	.word	0x10210000
 8005db8:	10120000 	.word	0x10120000
 8005dbc:	10110000 	.word	0x10110000
 8005dc0:	40021000 	.word	0x40021000
 8005dc4:	40010000 	.word	0x40010000
 8005dc8:	40010800 	.word	0x40010800
 8005dcc:	40010c00 	.word	0x40010c00
 8005dd0:	40011000 	.word	0x40011000
 8005dd4:	40011400 	.word	0x40011400
 8005dd8:	40011800 	.word	0x40011800
 8005ddc:	40011c00 	.word	0x40011c00
 8005de0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005de4:	4b0b      	ldr	r3, [pc, #44]	; (8005e14 <HAL_GPIO_Init+0x324>)
 8005de6:	68da      	ldr	r2, [r3, #12]
 8005de8:	69bb      	ldr	r3, [r7, #24]
 8005dea:	43db      	mvns	r3, r3
 8005dec:	4909      	ldr	r1, [pc, #36]	; (8005e14 <HAL_GPIO_Init+0x324>)
 8005dee:	4013      	ands	r3, r2
 8005df0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8005df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005df4:	3301      	adds	r3, #1
 8005df6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dfe:	fa22 f303 	lsr.w	r3, r2, r3
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	f47f ae7e 	bne.w	8005b04 <HAL_GPIO_Init+0x14>
  }
}
 8005e08:	bf00      	nop
 8005e0a:	bf00      	nop
 8005e0c:	372c      	adds	r7, #44	; 0x2c
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bc80      	pop	{r7}
 8005e12:	4770      	bx	lr
 8005e14:	40010400 	.word	0x40010400

08005e18 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b089      	sub	sp, #36	; 0x24
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005e22:	2300      	movs	r3, #0
 8005e24:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8005e26:	e0a6      	b.n	8005f76 <HAL_GPIO_DeInit+0x15e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005e28:	2201      	movs	r2, #1
 8005e2a:	69fb      	ldr	r3, [r7, #28]
 8005e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e30:	683a      	ldr	r2, [r7, #0]
 8005e32:	4013      	ands	r3, r2
 8005e34:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	f000 8099 	beq.w	8005f70 <HAL_GPIO_DeInit+0x158>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8005e3e:	4a54      	ldr	r2, [pc, #336]	; (8005f90 <HAL_GPIO_DeInit+0x178>)
 8005e40:	69fb      	ldr	r3, [r7, #28]
 8005e42:	089b      	lsrs	r3, r3, #2
 8005e44:	3302      	adds	r3, #2
 8005e46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e4a:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8005e4c:	69fb      	ldr	r3, [r7, #28]
 8005e4e:	f003 0303 	and.w	r3, r3, #3
 8005e52:	009b      	lsls	r3, r3, #2
 8005e54:	220f      	movs	r2, #15
 8005e56:	fa02 f303 	lsl.w	r3, r2, r3
 8005e5a:	697a      	ldr	r2, [r7, #20]
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4a4c      	ldr	r2, [pc, #304]	; (8005f94 <HAL_GPIO_DeInit+0x17c>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d01f      	beq.n	8005ea8 <HAL_GPIO_DeInit+0x90>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4a4b      	ldr	r2, [pc, #300]	; (8005f98 <HAL_GPIO_DeInit+0x180>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d019      	beq.n	8005ea4 <HAL_GPIO_DeInit+0x8c>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4a4a      	ldr	r2, [pc, #296]	; (8005f9c <HAL_GPIO_DeInit+0x184>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d013      	beq.n	8005ea0 <HAL_GPIO_DeInit+0x88>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	4a49      	ldr	r2, [pc, #292]	; (8005fa0 <HAL_GPIO_DeInit+0x188>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d00d      	beq.n	8005e9c <HAL_GPIO_DeInit+0x84>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4a48      	ldr	r2, [pc, #288]	; (8005fa4 <HAL_GPIO_DeInit+0x18c>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d007      	beq.n	8005e98 <HAL_GPIO_DeInit+0x80>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	4a47      	ldr	r2, [pc, #284]	; (8005fa8 <HAL_GPIO_DeInit+0x190>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d101      	bne.n	8005e94 <HAL_GPIO_DeInit+0x7c>
 8005e90:	2305      	movs	r3, #5
 8005e92:	e00a      	b.n	8005eaa <HAL_GPIO_DeInit+0x92>
 8005e94:	2306      	movs	r3, #6
 8005e96:	e008      	b.n	8005eaa <HAL_GPIO_DeInit+0x92>
 8005e98:	2304      	movs	r3, #4
 8005e9a:	e006      	b.n	8005eaa <HAL_GPIO_DeInit+0x92>
 8005e9c:	2303      	movs	r3, #3
 8005e9e:	e004      	b.n	8005eaa <HAL_GPIO_DeInit+0x92>
 8005ea0:	2302      	movs	r3, #2
 8005ea2:	e002      	b.n	8005eaa <HAL_GPIO_DeInit+0x92>
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e000      	b.n	8005eaa <HAL_GPIO_DeInit+0x92>
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	69fa      	ldr	r2, [r7, #28]
 8005eac:	f002 0203 	and.w	r2, r2, #3
 8005eb0:	0092      	lsls	r2, r2, #2
 8005eb2:	4093      	lsls	r3, r2
 8005eb4:	697a      	ldr	r2, [r7, #20]
 8005eb6:	429a      	cmp	r2, r3
 8005eb8:	d132      	bne.n	8005f20 <HAL_GPIO_DeInit+0x108>
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8005eba:	69fb      	ldr	r3, [r7, #28]
 8005ebc:	f003 0303 	and.w	r3, r3, #3
 8005ec0:	009b      	lsls	r3, r3, #2
 8005ec2:	220f      	movs	r2, #15
 8005ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec8:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8005eca:	4a31      	ldr	r2, [pc, #196]	; (8005f90 <HAL_GPIO_DeInit+0x178>)
 8005ecc:	69fb      	ldr	r3, [r7, #28]
 8005ece:	089b      	lsrs	r3, r3, #2
 8005ed0:	3302      	adds	r3, #2
 8005ed2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	43da      	mvns	r2, r3
 8005eda:	482d      	ldr	r0, [pc, #180]	; (8005f90 <HAL_GPIO_DeInit+0x178>)
 8005edc:	69fb      	ldr	r3, [r7, #28]
 8005ede:	089b      	lsrs	r3, r3, #2
 8005ee0:	400a      	ands	r2, r1
 8005ee2:	3302      	adds	r3, #2
 8005ee4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8005ee8:	4b30      	ldr	r3, [pc, #192]	; (8005fac <HAL_GPIO_DeInit+0x194>)
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	43db      	mvns	r3, r3
 8005ef0:	492e      	ldr	r1, [pc, #184]	; (8005fac <HAL_GPIO_DeInit+0x194>)
 8005ef2:	4013      	ands	r3, r2
 8005ef4:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8005ef6:	4b2d      	ldr	r3, [pc, #180]	; (8005fac <HAL_GPIO_DeInit+0x194>)
 8005ef8:	685a      	ldr	r2, [r3, #4]
 8005efa:	69bb      	ldr	r3, [r7, #24]
 8005efc:	43db      	mvns	r3, r3
 8005efe:	492b      	ldr	r1, [pc, #172]	; (8005fac <HAL_GPIO_DeInit+0x194>)
 8005f00:	4013      	ands	r3, r2
 8005f02:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8005f04:	4b29      	ldr	r3, [pc, #164]	; (8005fac <HAL_GPIO_DeInit+0x194>)
 8005f06:	689a      	ldr	r2, [r3, #8]
 8005f08:	69bb      	ldr	r3, [r7, #24]
 8005f0a:	43db      	mvns	r3, r3
 8005f0c:	4927      	ldr	r1, [pc, #156]	; (8005fac <HAL_GPIO_DeInit+0x194>)
 8005f0e:	4013      	ands	r3, r2
 8005f10:	608b      	str	r3, [r1, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8005f12:	4b26      	ldr	r3, [pc, #152]	; (8005fac <HAL_GPIO_DeInit+0x194>)
 8005f14:	68da      	ldr	r2, [r3, #12]
 8005f16:	69bb      	ldr	r3, [r7, #24]
 8005f18:	43db      	mvns	r3, r3
 8005f1a:	4924      	ldr	r1, [pc, #144]	; (8005fac <HAL_GPIO_DeInit+0x194>)
 8005f1c:	4013      	ands	r3, r2
 8005f1e:	60cb      	str	r3, [r1, #12]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005f20:	69bb      	ldr	r3, [r7, #24]
 8005f22:	2bff      	cmp	r3, #255	; 0xff
 8005f24:	d801      	bhi.n	8005f2a <HAL_GPIO_DeInit+0x112>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	e001      	b.n	8005f2e <HAL_GPIO_DeInit+0x116>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	3304      	adds	r3, #4
 8005f2e:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005f30:	69bb      	ldr	r3, [r7, #24]
 8005f32:	2bff      	cmp	r3, #255	; 0xff
 8005f34:	d802      	bhi.n	8005f3c <HAL_GPIO_DeInit+0x124>
 8005f36:	69fb      	ldr	r3, [r7, #28]
 8005f38:	009b      	lsls	r3, r3, #2
 8005f3a:	e002      	b.n	8005f42 <HAL_GPIO_DeInit+0x12a>
 8005f3c:	69fb      	ldr	r3, [r7, #28]
 8005f3e:	3b08      	subs	r3, #8
 8005f40:	009b      	lsls	r3, r3, #2
 8005f42:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	210f      	movs	r1, #15
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f50:	43db      	mvns	r3, r3
 8005f52:	401a      	ands	r2, r3
 8005f54:	2104      	movs	r1, #4
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	fa01 f303 	lsl.w	r3, r1, r3
 8005f5c:	431a      	orrs	r2, r3
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	68da      	ldr	r2, [r3, #12]
 8005f66:	69bb      	ldr	r3, [r7, #24]
 8005f68:	43db      	mvns	r3, r3
 8005f6a:	401a      	ands	r2, r3
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	60da      	str	r2, [r3, #12]
    }

    position++;
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	3301      	adds	r3, #1
 8005f74:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8005f76:	683a      	ldr	r2, [r7, #0]
 8005f78:	69fb      	ldr	r3, [r7, #28]
 8005f7a:	fa22 f303 	lsr.w	r3, r2, r3
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	f47f af52 	bne.w	8005e28 <HAL_GPIO_DeInit+0x10>
  }
}
 8005f84:	bf00      	nop
 8005f86:	bf00      	nop
 8005f88:	3724      	adds	r7, #36	; 0x24
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bc80      	pop	{r7}
 8005f8e:	4770      	bx	lr
 8005f90:	40010000 	.word	0x40010000
 8005f94:	40010800 	.word	0x40010800
 8005f98:	40010c00 	.word	0x40010c00
 8005f9c:	40011000 	.word	0x40011000
 8005fa0:	40011400 	.word	0x40011400
 8005fa4:	40011800 	.word	0x40011800
 8005fa8:	40011c00 	.word	0x40011c00
 8005fac:	40010400 	.word	0x40010400

08005fb0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005fba:	4b08      	ldr	r3, [pc, #32]	; (8005fdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005fbc:	695a      	ldr	r2, [r3, #20]
 8005fbe:	88fb      	ldrh	r3, [r7, #6]
 8005fc0:	4013      	ands	r3, r2
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d006      	beq.n	8005fd4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005fc6:	4a05      	ldr	r2, [pc, #20]	; (8005fdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005fc8:	88fb      	ldrh	r3, [r7, #6]
 8005fca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005fcc:	88fb      	ldrh	r3, [r7, #6]
 8005fce:	4618      	mov	r0, r3
 8005fd0:	f000 f806 	bl	8005fe0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005fd4:	bf00      	nop
 8005fd6:	3708      	adds	r7, #8
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}
 8005fdc:	40010400 	.word	0x40010400

08005fe0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b083      	sub	sp, #12
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005fea:	bf00      	nop
 8005fec:	370c      	adds	r7, #12
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bc80      	pop	{r7}
 8005ff2:	4770      	bx	lr

08005ff4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b084      	sub	sp, #16
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d101      	bne.n	8006006 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e12b      	b.n	800625e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800600c:	b2db      	uxtb	r3, r3
 800600e:	2b00      	cmp	r3, #0
 8006010:	d106      	bne.n	8006020 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f7fe f978 	bl	8004310 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2224      	movs	r2, #36	; 0x24
 8006024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f022 0201 	bic.w	r2, r2, #1
 8006036:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006046:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006056:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006058:	f003 f9e0 	bl	800941c <HAL_RCC_GetPCLK1Freq>
 800605c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	4a81      	ldr	r2, [pc, #516]	; (8006268 <HAL_I2C_Init+0x274>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d807      	bhi.n	8006078 <HAL_I2C_Init+0x84>
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	4a80      	ldr	r2, [pc, #512]	; (800626c <HAL_I2C_Init+0x278>)
 800606c:	4293      	cmp	r3, r2
 800606e:	bf94      	ite	ls
 8006070:	2301      	movls	r3, #1
 8006072:	2300      	movhi	r3, #0
 8006074:	b2db      	uxtb	r3, r3
 8006076:	e006      	b.n	8006086 <HAL_I2C_Init+0x92>
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	4a7d      	ldr	r2, [pc, #500]	; (8006270 <HAL_I2C_Init+0x27c>)
 800607c:	4293      	cmp	r3, r2
 800607e:	bf94      	ite	ls
 8006080:	2301      	movls	r3, #1
 8006082:	2300      	movhi	r3, #0
 8006084:	b2db      	uxtb	r3, r3
 8006086:	2b00      	cmp	r3, #0
 8006088:	d001      	beq.n	800608e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	e0e7      	b.n	800625e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	4a78      	ldr	r2, [pc, #480]	; (8006274 <HAL_I2C_Init+0x280>)
 8006092:	fba2 2303 	umull	r2, r3, r2, r3
 8006096:	0c9b      	lsrs	r3, r3, #18
 8006098:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	68ba      	ldr	r2, [r7, #8]
 80060aa:	430a      	orrs	r2, r1
 80060ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	6a1b      	ldr	r3, [r3, #32]
 80060b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	4a6a      	ldr	r2, [pc, #424]	; (8006268 <HAL_I2C_Init+0x274>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d802      	bhi.n	80060c8 <HAL_I2C_Init+0xd4>
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	3301      	adds	r3, #1
 80060c6:	e009      	b.n	80060dc <HAL_I2C_Init+0xe8>
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80060ce:	fb02 f303 	mul.w	r3, r2, r3
 80060d2:	4a69      	ldr	r2, [pc, #420]	; (8006278 <HAL_I2C_Init+0x284>)
 80060d4:	fba2 2303 	umull	r2, r3, r2, r3
 80060d8:	099b      	lsrs	r3, r3, #6
 80060da:	3301      	adds	r3, #1
 80060dc:	687a      	ldr	r2, [r7, #4]
 80060de:	6812      	ldr	r2, [r2, #0]
 80060e0:	430b      	orrs	r3, r1
 80060e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	69db      	ldr	r3, [r3, #28]
 80060ea:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80060ee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	495c      	ldr	r1, [pc, #368]	; (8006268 <HAL_I2C_Init+0x274>)
 80060f8:	428b      	cmp	r3, r1
 80060fa:	d819      	bhi.n	8006130 <HAL_I2C_Init+0x13c>
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	1e59      	subs	r1, r3, #1
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	005b      	lsls	r3, r3, #1
 8006106:	fbb1 f3f3 	udiv	r3, r1, r3
 800610a:	1c59      	adds	r1, r3, #1
 800610c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006110:	400b      	ands	r3, r1
 8006112:	2b00      	cmp	r3, #0
 8006114:	d00a      	beq.n	800612c <HAL_I2C_Init+0x138>
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	1e59      	subs	r1, r3, #1
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	005b      	lsls	r3, r3, #1
 8006120:	fbb1 f3f3 	udiv	r3, r1, r3
 8006124:	3301      	adds	r3, #1
 8006126:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800612a:	e051      	b.n	80061d0 <HAL_I2C_Init+0x1dc>
 800612c:	2304      	movs	r3, #4
 800612e:	e04f      	b.n	80061d0 <HAL_I2C_Init+0x1dc>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d111      	bne.n	800615c <HAL_I2C_Init+0x168>
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	1e58      	subs	r0, r3, #1
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6859      	ldr	r1, [r3, #4]
 8006140:	460b      	mov	r3, r1
 8006142:	005b      	lsls	r3, r3, #1
 8006144:	440b      	add	r3, r1
 8006146:	fbb0 f3f3 	udiv	r3, r0, r3
 800614a:	3301      	adds	r3, #1
 800614c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006150:	2b00      	cmp	r3, #0
 8006152:	bf0c      	ite	eq
 8006154:	2301      	moveq	r3, #1
 8006156:	2300      	movne	r3, #0
 8006158:	b2db      	uxtb	r3, r3
 800615a:	e012      	b.n	8006182 <HAL_I2C_Init+0x18e>
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	1e58      	subs	r0, r3, #1
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6859      	ldr	r1, [r3, #4]
 8006164:	460b      	mov	r3, r1
 8006166:	009b      	lsls	r3, r3, #2
 8006168:	440b      	add	r3, r1
 800616a:	0099      	lsls	r1, r3, #2
 800616c:	440b      	add	r3, r1
 800616e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006172:	3301      	adds	r3, #1
 8006174:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006178:	2b00      	cmp	r3, #0
 800617a:	bf0c      	ite	eq
 800617c:	2301      	moveq	r3, #1
 800617e:	2300      	movne	r3, #0
 8006180:	b2db      	uxtb	r3, r3
 8006182:	2b00      	cmp	r3, #0
 8006184:	d001      	beq.n	800618a <HAL_I2C_Init+0x196>
 8006186:	2301      	movs	r3, #1
 8006188:	e022      	b.n	80061d0 <HAL_I2C_Init+0x1dc>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d10e      	bne.n	80061b0 <HAL_I2C_Init+0x1bc>
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	1e58      	subs	r0, r3, #1
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6859      	ldr	r1, [r3, #4]
 800619a:	460b      	mov	r3, r1
 800619c:	005b      	lsls	r3, r3, #1
 800619e:	440b      	add	r3, r1
 80061a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80061a4:	3301      	adds	r3, #1
 80061a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061ae:	e00f      	b.n	80061d0 <HAL_I2C_Init+0x1dc>
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	1e58      	subs	r0, r3, #1
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6859      	ldr	r1, [r3, #4]
 80061b8:	460b      	mov	r3, r1
 80061ba:	009b      	lsls	r3, r3, #2
 80061bc:	440b      	add	r3, r1
 80061be:	0099      	lsls	r1, r3, #2
 80061c0:	440b      	add	r3, r1
 80061c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80061c6:	3301      	adds	r3, #1
 80061c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80061d0:	6879      	ldr	r1, [r7, #4]
 80061d2:	6809      	ldr	r1, [r1, #0]
 80061d4:	4313      	orrs	r3, r2
 80061d6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	69da      	ldr	r2, [r3, #28]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6a1b      	ldr	r3, [r3, #32]
 80061ea:	431a      	orrs	r2, r3
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	430a      	orrs	r2, r1
 80061f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80061fe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	6911      	ldr	r1, [r2, #16]
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	68d2      	ldr	r2, [r2, #12]
 800620a:	4311      	orrs	r1, r2
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	6812      	ldr	r2, [r2, #0]
 8006210:	430b      	orrs	r3, r1
 8006212:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	68db      	ldr	r3, [r3, #12]
 800621a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	695a      	ldr	r2, [r3, #20]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	699b      	ldr	r3, [r3, #24]
 8006226:	431a      	orrs	r2, r3
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	430a      	orrs	r2, r1
 800622e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f042 0201 	orr.w	r2, r2, #1
 800623e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2220      	movs	r2, #32
 800624a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2200      	movs	r2, #0
 8006252:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2200      	movs	r2, #0
 8006258:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800625c:	2300      	movs	r3, #0
}
 800625e:	4618      	mov	r0, r3
 8006260:	3710      	adds	r7, #16
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}
 8006266:	bf00      	nop
 8006268:	000186a0 	.word	0x000186a0
 800626c:	001e847f 	.word	0x001e847f
 8006270:	003d08ff 	.word	0x003d08ff
 8006274:	431bde83 	.word	0x431bde83
 8006278:	10624dd3 	.word	0x10624dd3

0800627c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b082      	sub	sp, #8
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d101      	bne.n	800628e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	e021      	b.n	80062d2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2224      	movs	r2, #36	; 0x24
 8006292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f022 0201 	bic.w	r2, r2, #1
 80062a4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f7fe f8d8 	bl	800445c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2200      	movs	r2, #0
 80062b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2200      	movs	r2, #0
 80062cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80062d0:	2300      	movs	r3, #0
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3708      	adds	r7, #8
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
	...

080062dc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b088      	sub	sp, #32
 80062e0:	af02      	add	r7, sp, #8
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	4608      	mov	r0, r1
 80062e6:	4611      	mov	r1, r2
 80062e8:	461a      	mov	r2, r3
 80062ea:	4603      	mov	r3, r0
 80062ec:	817b      	strh	r3, [r7, #10]
 80062ee:	460b      	mov	r3, r1
 80062f0:	813b      	strh	r3, [r7, #8]
 80062f2:	4613      	mov	r3, r2
 80062f4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80062f6:	f7fe fe43 	bl	8004f80 <HAL_GetTick>
 80062fa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006302:	b2db      	uxtb	r3, r3
 8006304:	2b20      	cmp	r3, #32
 8006306:	f040 80d9 	bne.w	80064bc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	9300      	str	r3, [sp, #0]
 800630e:	2319      	movs	r3, #25
 8006310:	2201      	movs	r2, #1
 8006312:	496d      	ldr	r1, [pc, #436]	; (80064c8 <HAL_I2C_Mem_Write+0x1ec>)
 8006314:	68f8      	ldr	r0, [r7, #12]
 8006316:	f002 fa85 	bl	8008824 <I2C_WaitOnFlagUntilTimeout>
 800631a:	4603      	mov	r3, r0
 800631c:	2b00      	cmp	r3, #0
 800631e:	d001      	beq.n	8006324 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006320:	2302      	movs	r3, #2
 8006322:	e0cc      	b.n	80064be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800632a:	2b01      	cmp	r3, #1
 800632c:	d101      	bne.n	8006332 <HAL_I2C_Mem_Write+0x56>
 800632e:	2302      	movs	r3, #2
 8006330:	e0c5      	b.n	80064be <HAL_I2C_Mem_Write+0x1e2>
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2201      	movs	r2, #1
 8006336:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 0301 	and.w	r3, r3, #1
 8006344:	2b01      	cmp	r3, #1
 8006346:	d007      	beq.n	8006358 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	681a      	ldr	r2, [r3, #0]
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f042 0201 	orr.w	r2, r2, #1
 8006356:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	681a      	ldr	r2, [r3, #0]
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006366:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2221      	movs	r2, #33	; 0x21
 800636c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2240      	movs	r2, #64	; 0x40
 8006374:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2200      	movs	r2, #0
 800637c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	6a3a      	ldr	r2, [r7, #32]
 8006382:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006388:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800638e:	b29a      	uxth	r2, r3
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	4a4d      	ldr	r2, [pc, #308]	; (80064cc <HAL_I2C_Mem_Write+0x1f0>)
 8006398:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800639a:	88f8      	ldrh	r0, [r7, #6]
 800639c:	893a      	ldrh	r2, [r7, #8]
 800639e:	8979      	ldrh	r1, [r7, #10]
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	9301      	str	r3, [sp, #4]
 80063a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063a6:	9300      	str	r3, [sp, #0]
 80063a8:	4603      	mov	r3, r0
 80063aa:	68f8      	ldr	r0, [r7, #12]
 80063ac:	f002 f814 	bl	80083d8 <I2C_RequestMemoryWrite>
 80063b0:	4603      	mov	r3, r0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d052      	beq.n	800645c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80063b6:	2301      	movs	r3, #1
 80063b8:	e081      	b.n	80064be <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063ba:	697a      	ldr	r2, [r7, #20]
 80063bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80063be:	68f8      	ldr	r0, [r7, #12]
 80063c0:	f002 fb06 	bl	80089d0 <I2C_WaitOnTXEFlagUntilTimeout>
 80063c4:	4603      	mov	r3, r0
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d00d      	beq.n	80063e6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ce:	2b04      	cmp	r3, #4
 80063d0:	d107      	bne.n	80063e2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063e0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	e06b      	b.n	80064be <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ea:	781a      	ldrb	r2, [r3, #0]
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f6:	1c5a      	adds	r2, r3, #1
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006400:	3b01      	subs	r3, #1
 8006402:	b29a      	uxth	r2, r3
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800640c:	b29b      	uxth	r3, r3
 800640e:	3b01      	subs	r3, #1
 8006410:	b29a      	uxth	r2, r3
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	695b      	ldr	r3, [r3, #20]
 800641c:	f003 0304 	and.w	r3, r3, #4
 8006420:	2b04      	cmp	r3, #4
 8006422:	d11b      	bne.n	800645c <HAL_I2C_Mem_Write+0x180>
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006428:	2b00      	cmp	r3, #0
 800642a:	d017      	beq.n	800645c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006430:	781a      	ldrb	r2, [r3, #0]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800643c:	1c5a      	adds	r2, r3, #1
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006446:	3b01      	subs	r3, #1
 8006448:	b29a      	uxth	r2, r3
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006452:	b29b      	uxth	r3, r3
 8006454:	3b01      	subs	r3, #1
 8006456:	b29a      	uxth	r2, r3
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006460:	2b00      	cmp	r3, #0
 8006462:	d1aa      	bne.n	80063ba <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006464:	697a      	ldr	r2, [r7, #20]
 8006466:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006468:	68f8      	ldr	r0, [r7, #12]
 800646a:	f002 faf2 	bl	8008a52 <I2C_WaitOnBTFFlagUntilTimeout>
 800646e:	4603      	mov	r3, r0
 8006470:	2b00      	cmp	r3, #0
 8006472:	d00d      	beq.n	8006490 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006478:	2b04      	cmp	r3, #4
 800647a:	d107      	bne.n	800648c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800648a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	e016      	b.n	80064be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800649e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2220      	movs	r2, #32
 80064a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80064b8:	2300      	movs	r3, #0
 80064ba:	e000      	b.n	80064be <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80064bc:	2302      	movs	r3, #2
  }
}
 80064be:	4618      	mov	r0, r3
 80064c0:	3718      	adds	r7, #24
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}
 80064c6:	bf00      	nop
 80064c8:	00100002 	.word	0x00100002
 80064cc:	ffff0000 	.word	0xffff0000

080064d0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b08c      	sub	sp, #48	; 0x30
 80064d4:	af02      	add	r7, sp, #8
 80064d6:	60f8      	str	r0, [r7, #12]
 80064d8:	4608      	mov	r0, r1
 80064da:	4611      	mov	r1, r2
 80064dc:	461a      	mov	r2, r3
 80064de:	4603      	mov	r3, r0
 80064e0:	817b      	strh	r3, [r7, #10]
 80064e2:	460b      	mov	r3, r1
 80064e4:	813b      	strh	r3, [r7, #8]
 80064e6:	4613      	mov	r3, r2
 80064e8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80064ea:	2300      	movs	r3, #0
 80064ec:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80064ee:	f7fe fd47 	bl	8004f80 <HAL_GetTick>
 80064f2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064fa:	b2db      	uxtb	r3, r3
 80064fc:	2b20      	cmp	r3, #32
 80064fe:	f040 8244 	bne.w	800698a <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006504:	9300      	str	r3, [sp, #0]
 8006506:	2319      	movs	r3, #25
 8006508:	2201      	movs	r2, #1
 800650a:	4982      	ldr	r1, [pc, #520]	; (8006714 <HAL_I2C_Mem_Read+0x244>)
 800650c:	68f8      	ldr	r0, [r7, #12]
 800650e:	f002 f989 	bl	8008824 <I2C_WaitOnFlagUntilTimeout>
 8006512:	4603      	mov	r3, r0
 8006514:	2b00      	cmp	r3, #0
 8006516:	d001      	beq.n	800651c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8006518:	2302      	movs	r3, #2
 800651a:	e237      	b.n	800698c <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006522:	2b01      	cmp	r3, #1
 8006524:	d101      	bne.n	800652a <HAL_I2C_Mem_Read+0x5a>
 8006526:	2302      	movs	r3, #2
 8006528:	e230      	b.n	800698c <HAL_I2C_Mem_Read+0x4bc>
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2201      	movs	r2, #1
 800652e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f003 0301 	and.w	r3, r3, #1
 800653c:	2b01      	cmp	r3, #1
 800653e:	d007      	beq.n	8006550 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	681a      	ldr	r2, [r3, #0]
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f042 0201 	orr.w	r2, r2, #1
 800654e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800655e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2222      	movs	r2, #34	; 0x22
 8006564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2240      	movs	r2, #64	; 0x40
 800656c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2200      	movs	r2, #0
 8006574:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800657a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006580:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006586:	b29a      	uxth	r2, r3
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	4a62      	ldr	r2, [pc, #392]	; (8006718 <HAL_I2C_Mem_Read+0x248>)
 8006590:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006592:	88f8      	ldrh	r0, [r7, #6]
 8006594:	893a      	ldrh	r2, [r7, #8]
 8006596:	8979      	ldrh	r1, [r7, #10]
 8006598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800659a:	9301      	str	r3, [sp, #4]
 800659c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800659e:	9300      	str	r3, [sp, #0]
 80065a0:	4603      	mov	r3, r0
 80065a2:	68f8      	ldr	r0, [r7, #12]
 80065a4:	f001 ffae 	bl	8008504 <I2C_RequestMemoryRead>
 80065a8:	4603      	mov	r3, r0
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d001      	beq.n	80065b2 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	e1ec      	b.n	800698c <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d113      	bne.n	80065e2 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065ba:	2300      	movs	r3, #0
 80065bc:	61fb      	str	r3, [r7, #28]
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	695b      	ldr	r3, [r3, #20]
 80065c4:	61fb      	str	r3, [r7, #28]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	699b      	ldr	r3, [r3, #24]
 80065cc:	61fb      	str	r3, [r7, #28]
 80065ce:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	681a      	ldr	r2, [r3, #0]
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065de:	601a      	str	r2, [r3, #0]
 80065e0:	e1c0      	b.n	8006964 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065e6:	2b01      	cmp	r3, #1
 80065e8:	d11e      	bne.n	8006628 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065f8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80065fa:	b672      	cpsid	i
}
 80065fc:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065fe:	2300      	movs	r3, #0
 8006600:	61bb      	str	r3, [r7, #24]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	695b      	ldr	r3, [r3, #20]
 8006608:	61bb      	str	r3, [r7, #24]
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	699b      	ldr	r3, [r3, #24]
 8006610:	61bb      	str	r3, [r7, #24]
 8006612:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006622:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006624:	b662      	cpsie	i
}
 8006626:	e035      	b.n	8006694 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800662c:	2b02      	cmp	r3, #2
 800662e:	d11e      	bne.n	800666e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800663e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006640:	b672      	cpsid	i
}
 8006642:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006644:	2300      	movs	r3, #0
 8006646:	617b      	str	r3, [r7, #20]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	695b      	ldr	r3, [r3, #20]
 800664e:	617b      	str	r3, [r7, #20]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	699b      	ldr	r3, [r3, #24]
 8006656:	617b      	str	r3, [r7, #20]
 8006658:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	681a      	ldr	r2, [r3, #0]
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006668:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800666a:	b662      	cpsie	i
}
 800666c:	e012      	b.n	8006694 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	681a      	ldr	r2, [r3, #0]
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800667c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800667e:	2300      	movs	r3, #0
 8006680:	613b      	str	r3, [r7, #16]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	695b      	ldr	r3, [r3, #20]
 8006688:	613b      	str	r3, [r7, #16]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	699b      	ldr	r3, [r3, #24]
 8006690:	613b      	str	r3, [r7, #16]
 8006692:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8006694:	e166      	b.n	8006964 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800669a:	2b03      	cmp	r3, #3
 800669c:	f200 811f 	bhi.w	80068de <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d123      	bne.n	80066f0 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80066ac:	68f8      	ldr	r0, [r7, #12]
 80066ae:	f002 fa43 	bl	8008b38 <I2C_WaitOnRXNEFlagUntilTimeout>
 80066b2:	4603      	mov	r3, r0
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d001      	beq.n	80066bc <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	e167      	b.n	800698c <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	691a      	ldr	r2, [r3, #16]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066c6:	b2d2      	uxtb	r2, r2
 80066c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ce:	1c5a      	adds	r2, r3, #1
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066d8:	3b01      	subs	r3, #1
 80066da:	b29a      	uxth	r2, r3
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	3b01      	subs	r3, #1
 80066e8:	b29a      	uxth	r2, r3
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	855a      	strh	r2, [r3, #42]	; 0x2a
 80066ee:	e139      	b.n	8006964 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066f4:	2b02      	cmp	r3, #2
 80066f6:	d152      	bne.n	800679e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80066f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066fa:	9300      	str	r3, [sp, #0]
 80066fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066fe:	2200      	movs	r2, #0
 8006700:	4906      	ldr	r1, [pc, #24]	; (800671c <HAL_I2C_Mem_Read+0x24c>)
 8006702:	68f8      	ldr	r0, [r7, #12]
 8006704:	f002 f88e 	bl	8008824 <I2C_WaitOnFlagUntilTimeout>
 8006708:	4603      	mov	r3, r0
 800670a:	2b00      	cmp	r3, #0
 800670c:	d008      	beq.n	8006720 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800670e:	2301      	movs	r3, #1
 8006710:	e13c      	b.n	800698c <HAL_I2C_Mem_Read+0x4bc>
 8006712:	bf00      	nop
 8006714:	00100002 	.word	0x00100002
 8006718:	ffff0000 	.word	0xffff0000
 800671c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8006720:	b672      	cpsid	i
}
 8006722:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006732:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	691a      	ldr	r2, [r3, #16]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800673e:	b2d2      	uxtb	r2, r2
 8006740:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006746:	1c5a      	adds	r2, r3, #1
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006750:	3b01      	subs	r3, #1
 8006752:	b29a      	uxth	r2, r3
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800675c:	b29b      	uxth	r3, r3
 800675e:	3b01      	subs	r3, #1
 8006760:	b29a      	uxth	r2, r3
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006766:	b662      	cpsie	i
}
 8006768:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	691a      	ldr	r2, [r3, #16]
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006774:	b2d2      	uxtb	r2, r2
 8006776:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800677c:	1c5a      	adds	r2, r3, #1
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006786:	3b01      	subs	r3, #1
 8006788:	b29a      	uxth	r2, r3
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006792:	b29b      	uxth	r3, r3
 8006794:	3b01      	subs	r3, #1
 8006796:	b29a      	uxth	r2, r3
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800679c:	e0e2      	b.n	8006964 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800679e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067a0:	9300      	str	r3, [sp, #0]
 80067a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067a4:	2200      	movs	r2, #0
 80067a6:	497b      	ldr	r1, [pc, #492]	; (8006994 <HAL_I2C_Mem_Read+0x4c4>)
 80067a8:	68f8      	ldr	r0, [r7, #12]
 80067aa:	f002 f83b 	bl	8008824 <I2C_WaitOnFlagUntilTimeout>
 80067ae:	4603      	mov	r3, r0
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d001      	beq.n	80067b8 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80067b4:	2301      	movs	r3, #1
 80067b6:	e0e9      	b.n	800698c <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067c6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80067c8:	b672      	cpsid	i
}
 80067ca:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	691a      	ldr	r2, [r3, #16]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d6:	b2d2      	uxtb	r2, r2
 80067d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067de:	1c5a      	adds	r2, r3, #1
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067e8:	3b01      	subs	r3, #1
 80067ea:	b29a      	uxth	r2, r3
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	3b01      	subs	r3, #1
 80067f8:	b29a      	uxth	r2, r3
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80067fe:	4b66      	ldr	r3, [pc, #408]	; (8006998 <HAL_I2C_Mem_Read+0x4c8>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	08db      	lsrs	r3, r3, #3
 8006804:	4a65      	ldr	r2, [pc, #404]	; (800699c <HAL_I2C_Mem_Read+0x4cc>)
 8006806:	fba2 2303 	umull	r2, r3, r2, r3
 800680a:	0a1a      	lsrs	r2, r3, #8
 800680c:	4613      	mov	r3, r2
 800680e:	009b      	lsls	r3, r3, #2
 8006810:	4413      	add	r3, r2
 8006812:	00da      	lsls	r2, r3, #3
 8006814:	1ad3      	subs	r3, r2, r3
 8006816:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8006818:	6a3b      	ldr	r3, [r7, #32]
 800681a:	3b01      	subs	r3, #1
 800681c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800681e:	6a3b      	ldr	r3, [r7, #32]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d118      	bne.n	8006856 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	2200      	movs	r2, #0
 8006828:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2220      	movs	r2, #32
 800682e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2200      	movs	r2, #0
 8006836:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800683e:	f043 0220 	orr.w	r2, r3, #32
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8006846:	b662      	cpsie	i
}
 8006848:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2200      	movs	r2, #0
 800684e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	e09a      	b.n	800698c <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	695b      	ldr	r3, [r3, #20]
 800685c:	f003 0304 	and.w	r3, r3, #4
 8006860:	2b04      	cmp	r3, #4
 8006862:	d1d9      	bne.n	8006818 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	681a      	ldr	r2, [r3, #0]
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006872:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	691a      	ldr	r2, [r3, #16]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800687e:	b2d2      	uxtb	r2, r2
 8006880:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006886:	1c5a      	adds	r2, r3, #1
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006890:	3b01      	subs	r3, #1
 8006892:	b29a      	uxth	r2, r3
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800689c:	b29b      	uxth	r3, r3
 800689e:	3b01      	subs	r3, #1
 80068a0:	b29a      	uxth	r2, r3
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80068a6:	b662      	cpsie	i
}
 80068a8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	691a      	ldr	r2, [r3, #16]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068b4:	b2d2      	uxtb	r2, r2
 80068b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068bc:	1c5a      	adds	r2, r3, #1
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068c6:	3b01      	subs	r3, #1
 80068c8:	b29a      	uxth	r2, r3
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068d2:	b29b      	uxth	r3, r3
 80068d4:	3b01      	subs	r3, #1
 80068d6:	b29a      	uxth	r2, r3
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	855a      	strh	r2, [r3, #42]	; 0x2a
 80068dc:	e042      	b.n	8006964 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068e0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80068e2:	68f8      	ldr	r0, [r7, #12]
 80068e4:	f002 f928 	bl	8008b38 <I2C_WaitOnRXNEFlagUntilTimeout>
 80068e8:	4603      	mov	r3, r0
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d001      	beq.n	80068f2 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e04c      	b.n	800698c <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	691a      	ldr	r2, [r3, #16]
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068fc:	b2d2      	uxtb	r2, r2
 80068fe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006904:	1c5a      	adds	r2, r3, #1
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800690e:	3b01      	subs	r3, #1
 8006910:	b29a      	uxth	r2, r3
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800691a:	b29b      	uxth	r3, r3
 800691c:	3b01      	subs	r3, #1
 800691e:	b29a      	uxth	r2, r3
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	695b      	ldr	r3, [r3, #20]
 800692a:	f003 0304 	and.w	r3, r3, #4
 800692e:	2b04      	cmp	r3, #4
 8006930:	d118      	bne.n	8006964 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	691a      	ldr	r2, [r3, #16]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800693c:	b2d2      	uxtb	r2, r2
 800693e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006944:	1c5a      	adds	r2, r3, #1
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800694e:	3b01      	subs	r3, #1
 8006950:	b29a      	uxth	r2, r3
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800695a:	b29b      	uxth	r3, r3
 800695c:	3b01      	subs	r3, #1
 800695e:	b29a      	uxth	r2, r3
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006968:	2b00      	cmp	r3, #0
 800696a:	f47f ae94 	bne.w	8006696 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2220      	movs	r2, #32
 8006972:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	2200      	movs	r2, #0
 800697a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	2200      	movs	r2, #0
 8006982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006986:	2300      	movs	r3, #0
 8006988:	e000      	b.n	800698c <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 800698a:	2302      	movs	r3, #2
  }
}
 800698c:	4618      	mov	r0, r3
 800698e:	3728      	adds	r7, #40	; 0x28
 8006990:	46bd      	mov	sp, r7
 8006992:	bd80      	pop	{r7, pc}
 8006994:	00010004 	.word	0x00010004
 8006998:	20000000 	.word	0x20000000
 800699c:	14f8b589 	.word	0x14f8b589

080069a0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b08a      	sub	sp, #40	; 0x28
 80069a4:	af02      	add	r7, sp, #8
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	607a      	str	r2, [r7, #4]
 80069aa:	603b      	str	r3, [r7, #0]
 80069ac:	460b      	mov	r3, r1
 80069ae:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80069b0:	f7fe fae6 	bl	8004f80 <HAL_GetTick>
 80069b4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80069b6:	2301      	movs	r3, #1
 80069b8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069c0:	b2db      	uxtb	r3, r3
 80069c2:	2b20      	cmp	r3, #32
 80069c4:	f040 8111 	bne.w	8006bea <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80069c8:	69fb      	ldr	r3, [r7, #28]
 80069ca:	9300      	str	r3, [sp, #0]
 80069cc:	2319      	movs	r3, #25
 80069ce:	2201      	movs	r2, #1
 80069d0:	4988      	ldr	r1, [pc, #544]	; (8006bf4 <HAL_I2C_IsDeviceReady+0x254>)
 80069d2:	68f8      	ldr	r0, [r7, #12]
 80069d4:	f001 ff26 	bl	8008824 <I2C_WaitOnFlagUntilTimeout>
 80069d8:	4603      	mov	r3, r0
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d001      	beq.n	80069e2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80069de:	2302      	movs	r3, #2
 80069e0:	e104      	b.n	8006bec <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d101      	bne.n	80069f0 <HAL_I2C_IsDeviceReady+0x50>
 80069ec:	2302      	movs	r3, #2
 80069ee:	e0fd      	b.n	8006bec <HAL_I2C_IsDeviceReady+0x24c>
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	2201      	movs	r2, #1
 80069f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f003 0301 	and.w	r3, r3, #1
 8006a02:	2b01      	cmp	r3, #1
 8006a04:	d007      	beq.n	8006a16 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	681a      	ldr	r2, [r3, #0]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f042 0201 	orr.w	r2, r2, #1
 8006a14:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	681a      	ldr	r2, [r3, #0]
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a24:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2224      	movs	r2, #36	; 0x24
 8006a2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2200      	movs	r2, #0
 8006a32:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	4a70      	ldr	r2, [pc, #448]	; (8006bf8 <HAL_I2C_IsDeviceReady+0x258>)
 8006a38:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006a48:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8006a4a:	69fb      	ldr	r3, [r7, #28]
 8006a4c:	9300      	str	r3, [sp, #0]
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	2200      	movs	r2, #0
 8006a52:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006a56:	68f8      	ldr	r0, [r7, #12]
 8006a58:	f001 fee4 	bl	8008824 <I2C_WaitOnFlagUntilTimeout>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d00d      	beq.n	8006a7e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a70:	d103      	bne.n	8006a7a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006a78:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8006a7a:	2303      	movs	r3, #3
 8006a7c:	e0b6      	b.n	8006bec <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006a7e:	897b      	ldrh	r3, [r7, #10]
 8006a80:	b2db      	uxtb	r3, r3
 8006a82:	461a      	mov	r2, r3
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006a8c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8006a8e:	f7fe fa77 	bl	8004f80 <HAL_GetTick>
 8006a92:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	695b      	ldr	r3, [r3, #20]
 8006a9a:	f003 0302 	and.w	r3, r3, #2
 8006a9e:	2b02      	cmp	r3, #2
 8006aa0:	bf0c      	ite	eq
 8006aa2:	2301      	moveq	r3, #1
 8006aa4:	2300      	movne	r3, #0
 8006aa6:	b2db      	uxtb	r3, r3
 8006aa8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	695b      	ldr	r3, [r3, #20]
 8006ab0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ab4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ab8:	bf0c      	ite	eq
 8006aba:	2301      	moveq	r3, #1
 8006abc:	2300      	movne	r3, #0
 8006abe:	b2db      	uxtb	r3, r3
 8006ac0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006ac2:	e025      	b.n	8006b10 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006ac4:	f7fe fa5c 	bl	8004f80 <HAL_GetTick>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	69fb      	ldr	r3, [r7, #28]
 8006acc:	1ad3      	subs	r3, r2, r3
 8006ace:	683a      	ldr	r2, [r7, #0]
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d302      	bcc.n	8006ada <HAL_I2C_IsDeviceReady+0x13a>
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d103      	bne.n	8006ae2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	22a0      	movs	r2, #160	; 0xa0
 8006ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	695b      	ldr	r3, [r3, #20]
 8006ae8:	f003 0302 	and.w	r3, r3, #2
 8006aec:	2b02      	cmp	r3, #2
 8006aee:	bf0c      	ite	eq
 8006af0:	2301      	moveq	r3, #1
 8006af2:	2300      	movne	r3, #0
 8006af4:	b2db      	uxtb	r3, r3
 8006af6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	695b      	ldr	r3, [r3, #20]
 8006afe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b06:	bf0c      	ite	eq
 8006b08:	2301      	moveq	r3, #1
 8006b0a:	2300      	movne	r3, #0
 8006b0c:	b2db      	uxtb	r3, r3
 8006b0e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b16:	b2db      	uxtb	r3, r3
 8006b18:	2ba0      	cmp	r3, #160	; 0xa0
 8006b1a:	d005      	beq.n	8006b28 <HAL_I2C_IsDeviceReady+0x188>
 8006b1c:	7dfb      	ldrb	r3, [r7, #23]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d102      	bne.n	8006b28 <HAL_I2C_IsDeviceReady+0x188>
 8006b22:	7dbb      	ldrb	r3, [r7, #22]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d0cd      	beq.n	8006ac4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2220      	movs	r2, #32
 8006b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	695b      	ldr	r3, [r3, #20]
 8006b36:	f003 0302 	and.w	r3, r3, #2
 8006b3a:	2b02      	cmp	r3, #2
 8006b3c:	d129      	bne.n	8006b92 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b4c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b4e:	2300      	movs	r3, #0
 8006b50:	613b      	str	r3, [r7, #16]
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	695b      	ldr	r3, [r3, #20]
 8006b58:	613b      	str	r3, [r7, #16]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	699b      	ldr	r3, [r3, #24]
 8006b60:	613b      	str	r3, [r7, #16]
 8006b62:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006b64:	69fb      	ldr	r3, [r7, #28]
 8006b66:	9300      	str	r3, [sp, #0]
 8006b68:	2319      	movs	r3, #25
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	4921      	ldr	r1, [pc, #132]	; (8006bf4 <HAL_I2C_IsDeviceReady+0x254>)
 8006b6e:	68f8      	ldr	r0, [r7, #12]
 8006b70:	f001 fe58 	bl	8008824 <I2C_WaitOnFlagUntilTimeout>
 8006b74:	4603      	mov	r3, r0
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d001      	beq.n	8006b7e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e036      	b.n	8006bec <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	2220      	movs	r2, #32
 8006b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	e02c      	b.n	8006bec <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	681a      	ldr	r2, [r3, #0]
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ba0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006baa:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006bac:	69fb      	ldr	r3, [r7, #28]
 8006bae:	9300      	str	r3, [sp, #0]
 8006bb0:	2319      	movs	r3, #25
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	490f      	ldr	r1, [pc, #60]	; (8006bf4 <HAL_I2C_IsDeviceReady+0x254>)
 8006bb6:	68f8      	ldr	r0, [r7, #12]
 8006bb8:	f001 fe34 	bl	8008824 <I2C_WaitOnFlagUntilTimeout>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d001      	beq.n	8006bc6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	e012      	b.n	8006bec <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8006bc6:	69bb      	ldr	r3, [r7, #24]
 8006bc8:	3301      	adds	r3, #1
 8006bca:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8006bcc:	69ba      	ldr	r2, [r7, #24]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	f4ff af32 	bcc.w	8006a3a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2220      	movs	r2, #32
 8006bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2200      	movs	r2, #0
 8006be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006be6:	2301      	movs	r3, #1
 8006be8:	e000      	b.n	8006bec <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8006bea:	2302      	movs	r3, #2
  }
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3720      	adds	r7, #32
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}
 8006bf4:	00100002 	.word	0x00100002
 8006bf8:	ffff0000 	.word	0xffff0000

08006bfc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b088      	sub	sp, #32
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8006c04:	2300      	movs	r3, #0
 8006c06:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c14:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c1c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c24:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006c26:	7bfb      	ldrb	r3, [r7, #15]
 8006c28:	2b10      	cmp	r3, #16
 8006c2a:	d003      	beq.n	8006c34 <HAL_I2C_EV_IRQHandler+0x38>
 8006c2c:	7bfb      	ldrb	r3, [r7, #15]
 8006c2e:	2b40      	cmp	r3, #64	; 0x40
 8006c30:	f040 80c1 	bne.w	8006db6 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	699b      	ldr	r3, [r3, #24]
 8006c3a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	695b      	ldr	r3, [r3, #20]
 8006c42:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8006c44:	69fb      	ldr	r3, [r7, #28]
 8006c46:	f003 0301 	and.w	r3, r3, #1
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d10d      	bne.n	8006c6a <HAL_I2C_EV_IRQHandler+0x6e>
 8006c4e:	693b      	ldr	r3, [r7, #16]
 8006c50:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006c54:	d003      	beq.n	8006c5e <HAL_I2C_EV_IRQHandler+0x62>
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006c5c:	d101      	bne.n	8006c62 <HAL_I2C_EV_IRQHandler+0x66>
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e000      	b.n	8006c64 <HAL_I2C_EV_IRQHandler+0x68>
 8006c62:	2300      	movs	r3, #0
 8006c64:	2b01      	cmp	r3, #1
 8006c66:	f000 8132 	beq.w	8006ece <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c6a:	69fb      	ldr	r3, [r7, #28]
 8006c6c:	f003 0301 	and.w	r3, r3, #1
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d00c      	beq.n	8006c8e <HAL_I2C_EV_IRQHandler+0x92>
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	0a5b      	lsrs	r3, r3, #9
 8006c78:	f003 0301 	and.w	r3, r3, #1
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d006      	beq.n	8006c8e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f001 ffdd 	bl	8008c40 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f000 fd84 	bl	8007794 <I2C_Master_SB>
 8006c8c:	e092      	b.n	8006db4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c8e:	69fb      	ldr	r3, [r7, #28]
 8006c90:	08db      	lsrs	r3, r3, #3
 8006c92:	f003 0301 	and.w	r3, r3, #1
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d009      	beq.n	8006cae <HAL_I2C_EV_IRQHandler+0xb2>
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	0a5b      	lsrs	r3, r3, #9
 8006c9e:	f003 0301 	and.w	r3, r3, #1
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d003      	beq.n	8006cae <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f000 fdf9 	bl	800789e <I2C_Master_ADD10>
 8006cac:	e082      	b.n	8006db4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006cae:	69fb      	ldr	r3, [r7, #28]
 8006cb0:	085b      	lsrs	r3, r3, #1
 8006cb2:	f003 0301 	and.w	r3, r3, #1
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d009      	beq.n	8006cce <HAL_I2C_EV_IRQHandler+0xd2>
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	0a5b      	lsrs	r3, r3, #9
 8006cbe:	f003 0301 	and.w	r3, r3, #1
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d003      	beq.n	8006cce <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f000 fe12 	bl	80078f0 <I2C_Master_ADDR>
 8006ccc:	e072      	b.n	8006db4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8006cce:	69bb      	ldr	r3, [r7, #24]
 8006cd0:	089b      	lsrs	r3, r3, #2
 8006cd2:	f003 0301 	and.w	r3, r3, #1
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d03b      	beq.n	8006d52 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ce4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ce8:	f000 80f3 	beq.w	8006ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006cec:	69fb      	ldr	r3, [r7, #28]
 8006cee:	09db      	lsrs	r3, r3, #7
 8006cf0:	f003 0301 	and.w	r3, r3, #1
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d00f      	beq.n	8006d18 <HAL_I2C_EV_IRQHandler+0x11c>
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	0a9b      	lsrs	r3, r3, #10
 8006cfc:	f003 0301 	and.w	r3, r3, #1
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d009      	beq.n	8006d18 <HAL_I2C_EV_IRQHandler+0x11c>
 8006d04:	69fb      	ldr	r3, [r7, #28]
 8006d06:	089b      	lsrs	r3, r3, #2
 8006d08:	f003 0301 	and.w	r3, r3, #1
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d103      	bne.n	8006d18 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f000 f9fe 	bl	8007112 <I2C_MasterTransmit_TXE>
 8006d16:	e04d      	b.n	8006db4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006d18:	69fb      	ldr	r3, [r7, #28]
 8006d1a:	089b      	lsrs	r3, r3, #2
 8006d1c:	f003 0301 	and.w	r3, r3, #1
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	f000 80d6 	beq.w	8006ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	0a5b      	lsrs	r3, r3, #9
 8006d2a:	f003 0301 	and.w	r3, r3, #1
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	f000 80cf 	beq.w	8006ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006d34:	7bbb      	ldrb	r3, [r7, #14]
 8006d36:	2b21      	cmp	r3, #33	; 0x21
 8006d38:	d103      	bne.n	8006d42 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8006d3a:	6878      	ldr	r0, [r7, #4]
 8006d3c:	f000 fa85 	bl	800724a <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006d40:	e0c7      	b.n	8006ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8006d42:	7bfb      	ldrb	r3, [r7, #15]
 8006d44:	2b40      	cmp	r3, #64	; 0x40
 8006d46:	f040 80c4 	bne.w	8006ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f000 faf3 	bl	8007336 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006d50:	e0bf      	b.n	8006ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d60:	f000 80b7 	beq.w	8006ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006d64:	69fb      	ldr	r3, [r7, #28]
 8006d66:	099b      	lsrs	r3, r3, #6
 8006d68:	f003 0301 	and.w	r3, r3, #1
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d00f      	beq.n	8006d90 <HAL_I2C_EV_IRQHandler+0x194>
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	0a9b      	lsrs	r3, r3, #10
 8006d74:	f003 0301 	and.w	r3, r3, #1
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d009      	beq.n	8006d90 <HAL_I2C_EV_IRQHandler+0x194>
 8006d7c:	69fb      	ldr	r3, [r7, #28]
 8006d7e:	089b      	lsrs	r3, r3, #2
 8006d80:	f003 0301 	and.w	r3, r3, #1
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d103      	bne.n	8006d90 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8006d88:	6878      	ldr	r0, [r7, #4]
 8006d8a:	f000 fb68 	bl	800745e <I2C_MasterReceive_RXNE>
 8006d8e:	e011      	b.n	8006db4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006d90:	69fb      	ldr	r3, [r7, #28]
 8006d92:	089b      	lsrs	r3, r3, #2
 8006d94:	f003 0301 	and.w	r3, r3, #1
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	f000 809a 	beq.w	8006ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	0a5b      	lsrs	r3, r3, #9
 8006da2:	f003 0301 	and.w	r3, r3, #1
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	f000 8093 	beq.w	8006ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006dac:	6878      	ldr	r0, [r7, #4]
 8006dae:	f000 fc07 	bl	80075c0 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006db2:	e08e      	b.n	8006ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8006db4:	e08d      	b.n	8006ed2 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d004      	beq.n	8006dc8 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	695b      	ldr	r3, [r3, #20]
 8006dc4:	61fb      	str	r3, [r7, #28]
 8006dc6:	e007      	b.n	8006dd8 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	699b      	ldr	r3, [r3, #24]
 8006dce:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	695b      	ldr	r3, [r3, #20]
 8006dd6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006dd8:	69fb      	ldr	r3, [r7, #28]
 8006dda:	085b      	lsrs	r3, r3, #1
 8006ddc:	f003 0301 	and.w	r3, r3, #1
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d012      	beq.n	8006e0a <HAL_I2C_EV_IRQHandler+0x20e>
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	0a5b      	lsrs	r3, r3, #9
 8006de8:	f003 0301 	and.w	r3, r3, #1
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d00c      	beq.n	8006e0a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d003      	beq.n	8006e00 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	699b      	ldr	r3, [r3, #24]
 8006dfe:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006e00:	69b9      	ldr	r1, [r7, #24]
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f000 ffcb 	bl	8007d9e <I2C_Slave_ADDR>
 8006e08:	e066      	b.n	8006ed8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006e0a:	69fb      	ldr	r3, [r7, #28]
 8006e0c:	091b      	lsrs	r3, r3, #4
 8006e0e:	f003 0301 	and.w	r3, r3, #1
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d009      	beq.n	8006e2a <HAL_I2C_EV_IRQHandler+0x22e>
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	0a5b      	lsrs	r3, r3, #9
 8006e1a:	f003 0301 	and.w	r3, r3, #1
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d003      	beq.n	8006e2a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f001 f806 	bl	8007e34 <I2C_Slave_STOPF>
 8006e28:	e056      	b.n	8006ed8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006e2a:	7bbb      	ldrb	r3, [r7, #14]
 8006e2c:	2b21      	cmp	r3, #33	; 0x21
 8006e2e:	d002      	beq.n	8006e36 <HAL_I2C_EV_IRQHandler+0x23a>
 8006e30:	7bbb      	ldrb	r3, [r7, #14]
 8006e32:	2b29      	cmp	r3, #41	; 0x29
 8006e34:	d125      	bne.n	8006e82 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006e36:	69fb      	ldr	r3, [r7, #28]
 8006e38:	09db      	lsrs	r3, r3, #7
 8006e3a:	f003 0301 	and.w	r3, r3, #1
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d00f      	beq.n	8006e62 <HAL_I2C_EV_IRQHandler+0x266>
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	0a9b      	lsrs	r3, r3, #10
 8006e46:	f003 0301 	and.w	r3, r3, #1
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d009      	beq.n	8006e62 <HAL_I2C_EV_IRQHandler+0x266>
 8006e4e:	69fb      	ldr	r3, [r7, #28]
 8006e50:	089b      	lsrs	r3, r3, #2
 8006e52:	f003 0301 	and.w	r3, r3, #1
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d103      	bne.n	8006e62 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 fee3 	bl	8007c26 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006e60:	e039      	b.n	8006ed6 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006e62:	69fb      	ldr	r3, [r7, #28]
 8006e64:	089b      	lsrs	r3, r3, #2
 8006e66:	f003 0301 	and.w	r3, r3, #1
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d033      	beq.n	8006ed6 <HAL_I2C_EV_IRQHandler+0x2da>
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	0a5b      	lsrs	r3, r3, #9
 8006e72:	f003 0301 	and.w	r3, r3, #1
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d02d      	beq.n	8006ed6 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f000 ff10 	bl	8007ca0 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006e80:	e029      	b.n	8006ed6 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006e82:	69fb      	ldr	r3, [r7, #28]
 8006e84:	099b      	lsrs	r3, r3, #6
 8006e86:	f003 0301 	and.w	r3, r3, #1
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d00f      	beq.n	8006eae <HAL_I2C_EV_IRQHandler+0x2b2>
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	0a9b      	lsrs	r3, r3, #10
 8006e92:	f003 0301 	and.w	r3, r3, #1
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d009      	beq.n	8006eae <HAL_I2C_EV_IRQHandler+0x2b2>
 8006e9a:	69fb      	ldr	r3, [r7, #28]
 8006e9c:	089b      	lsrs	r3, r3, #2
 8006e9e:	f003 0301 	and.w	r3, r3, #1
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d103      	bne.n	8006eae <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8006ea6:	6878      	ldr	r0, [r7, #4]
 8006ea8:	f000 ff1a 	bl	8007ce0 <I2C_SlaveReceive_RXNE>
 8006eac:	e014      	b.n	8006ed8 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006eae:	69fb      	ldr	r3, [r7, #28]
 8006eb0:	089b      	lsrs	r3, r3, #2
 8006eb2:	f003 0301 	and.w	r3, r3, #1
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d00e      	beq.n	8006ed8 <HAL_I2C_EV_IRQHandler+0x2dc>
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	0a5b      	lsrs	r3, r3, #9
 8006ebe:	f003 0301 	and.w	r3, r3, #1
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d008      	beq.n	8006ed8 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f000 ff48 	bl	8007d5c <I2C_SlaveReceive_BTF>
 8006ecc:	e004      	b.n	8006ed8 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8006ece:	bf00      	nop
 8006ed0:	e002      	b.n	8006ed8 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006ed2:	bf00      	nop
 8006ed4:	e000      	b.n	8006ed8 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006ed6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006ed8:	3720      	adds	r7, #32
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}

08006ede <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006ede:	b580      	push	{r7, lr}
 8006ee0:	b08a      	sub	sp, #40	; 0x28
 8006ee2:	af00      	add	r7, sp, #0
 8006ee4:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	695b      	ldr	r3, [r3, #20]
 8006eec:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f00:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006f02:	6a3b      	ldr	r3, [r7, #32]
 8006f04:	0a1b      	lsrs	r3, r3, #8
 8006f06:	f003 0301 	and.w	r3, r3, #1
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d016      	beq.n	8006f3c <HAL_I2C_ER_IRQHandler+0x5e>
 8006f0e:	69fb      	ldr	r3, [r7, #28]
 8006f10:	0a1b      	lsrs	r3, r3, #8
 8006f12:	f003 0301 	and.w	r3, r3, #1
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d010      	beq.n	8006f3c <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8006f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f1c:	f043 0301 	orr.w	r3, r3, #1
 8006f20:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006f2a:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	681a      	ldr	r2, [r3, #0]
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006f3a:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006f3c:	6a3b      	ldr	r3, [r7, #32]
 8006f3e:	0a5b      	lsrs	r3, r3, #9
 8006f40:	f003 0301 	and.w	r3, r3, #1
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d00e      	beq.n	8006f66 <HAL_I2C_ER_IRQHandler+0x88>
 8006f48:	69fb      	ldr	r3, [r7, #28]
 8006f4a:	0a1b      	lsrs	r3, r3, #8
 8006f4c:	f003 0301 	and.w	r3, r3, #1
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d008      	beq.n	8006f66 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8006f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f56:	f043 0302 	orr.w	r3, r3, #2
 8006f5a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8006f64:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006f66:	6a3b      	ldr	r3, [r7, #32]
 8006f68:	0a9b      	lsrs	r3, r3, #10
 8006f6a:	f003 0301 	and.w	r3, r3, #1
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d03f      	beq.n	8006ff2 <HAL_I2C_ER_IRQHandler+0x114>
 8006f72:	69fb      	ldr	r3, [r7, #28]
 8006f74:	0a1b      	lsrs	r3, r3, #8
 8006f76:	f003 0301 	and.w	r3, r3, #1
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d039      	beq.n	8006ff2 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8006f7e:	7efb      	ldrb	r3, [r7, #27]
 8006f80:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f90:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f96:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006f98:	7ebb      	ldrb	r3, [r7, #26]
 8006f9a:	2b20      	cmp	r3, #32
 8006f9c:	d112      	bne.n	8006fc4 <HAL_I2C_ER_IRQHandler+0xe6>
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d10f      	bne.n	8006fc4 <HAL_I2C_ER_IRQHandler+0xe6>
 8006fa4:	7cfb      	ldrb	r3, [r7, #19]
 8006fa6:	2b21      	cmp	r3, #33	; 0x21
 8006fa8:	d008      	beq.n	8006fbc <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006faa:	7cfb      	ldrb	r3, [r7, #19]
 8006fac:	2b29      	cmp	r3, #41	; 0x29
 8006fae:	d005      	beq.n	8006fbc <HAL_I2C_ER_IRQHandler+0xde>
 8006fb0:	7cfb      	ldrb	r3, [r7, #19]
 8006fb2:	2b28      	cmp	r3, #40	; 0x28
 8006fb4:	d106      	bne.n	8006fc4 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2b21      	cmp	r3, #33	; 0x21
 8006fba:	d103      	bne.n	8006fc4 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f001 f869 	bl	8008094 <I2C_Slave_AF>
 8006fc2:	e016      	b.n	8006ff2 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006fcc:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8006fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fd0:	f043 0304 	orr.w	r3, r3, #4
 8006fd4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006fd6:	7efb      	ldrb	r3, [r7, #27]
 8006fd8:	2b10      	cmp	r3, #16
 8006fda:	d002      	beq.n	8006fe2 <HAL_I2C_ER_IRQHandler+0x104>
 8006fdc:	7efb      	ldrb	r3, [r7, #27]
 8006fde:	2b40      	cmp	r3, #64	; 0x40
 8006fe0:	d107      	bne.n	8006ff2 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	681a      	ldr	r2, [r3, #0]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ff0:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006ff2:	6a3b      	ldr	r3, [r7, #32]
 8006ff4:	0adb      	lsrs	r3, r3, #11
 8006ff6:	f003 0301 	and.w	r3, r3, #1
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d00e      	beq.n	800701c <HAL_I2C_ER_IRQHandler+0x13e>
 8006ffe:	69fb      	ldr	r3, [r7, #28]
 8007000:	0a1b      	lsrs	r3, r3, #8
 8007002:	f003 0301 	and.w	r3, r3, #1
 8007006:	2b00      	cmp	r3, #0
 8007008:	d008      	beq.n	800701c <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800700a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800700c:	f043 0308 	orr.w	r3, r3, #8
 8007010:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 800701a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800701c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800701e:	2b00      	cmp	r3, #0
 8007020:	d008      	beq.n	8007034 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007028:	431a      	orrs	r2, r3
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f001 f8a0 	bl	8008174 <I2C_ITError>
  }
}
 8007034:	bf00      	nop
 8007036:	3728      	adds	r7, #40	; 0x28
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}

0800703c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800703c:	b480      	push	{r7}
 800703e:	b083      	sub	sp, #12
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8007044:	bf00      	nop
 8007046:	370c      	adds	r7, #12
 8007048:	46bd      	mov	sp, r7
 800704a:	bc80      	pop	{r7}
 800704c:	4770      	bx	lr

0800704e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800704e:	b480      	push	{r7}
 8007050:	b083      	sub	sp, #12
 8007052:	af00      	add	r7, sp, #0
 8007054:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8007056:	bf00      	nop
 8007058:	370c      	adds	r7, #12
 800705a:	46bd      	mov	sp, r7
 800705c:	bc80      	pop	{r7}
 800705e:	4770      	bx	lr

08007060 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007060:	b480      	push	{r7}
 8007062:	b083      	sub	sp, #12
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8007068:	bf00      	nop
 800706a:	370c      	adds	r7, #12
 800706c:	46bd      	mov	sp, r7
 800706e:	bc80      	pop	{r7}
 8007070:	4770      	bx	lr

08007072 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007072:	b480      	push	{r7}
 8007074:	b083      	sub	sp, #12
 8007076:	af00      	add	r7, sp, #0
 8007078:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800707a:	bf00      	nop
 800707c:	370c      	adds	r7, #12
 800707e:	46bd      	mov	sp, r7
 8007080:	bc80      	pop	{r7}
 8007082:	4770      	bx	lr

08007084 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007084:	b480      	push	{r7}
 8007086:	b083      	sub	sp, #12
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
 800708c:	460b      	mov	r3, r1
 800708e:	70fb      	strb	r3, [r7, #3]
 8007090:	4613      	mov	r3, r2
 8007092:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007094:	bf00      	nop
 8007096:	370c      	adds	r7, #12
 8007098:	46bd      	mov	sp, r7
 800709a:	bc80      	pop	{r7}
 800709c:	4770      	bx	lr

0800709e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800709e:	b480      	push	{r7}
 80070a0:	b083      	sub	sp, #12
 80070a2:	af00      	add	r7, sp, #0
 80070a4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80070a6:	bf00      	nop
 80070a8:	370c      	adds	r7, #12
 80070aa:	46bd      	mov	sp, r7
 80070ac:	bc80      	pop	{r7}
 80070ae:	4770      	bx	lr

080070b0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b083      	sub	sp, #12
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80070b8:	bf00      	nop
 80070ba:	370c      	adds	r7, #12
 80070bc:	46bd      	mov	sp, r7
 80070be:	bc80      	pop	{r7}
 80070c0:	4770      	bx	lr

080070c2 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80070c2:	b480      	push	{r7}
 80070c4:	b083      	sub	sp, #12
 80070c6:	af00      	add	r7, sp, #0
 80070c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80070ca:	bf00      	nop
 80070cc:	370c      	adds	r7, #12
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bc80      	pop	{r7}
 80070d2:	4770      	bx	lr

080070d4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b083      	sub	sp, #12
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80070dc:	bf00      	nop
 80070de:	370c      	adds	r7, #12
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bc80      	pop	{r7}
 80070e4:	4770      	bx	lr

080070e6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80070e6:	b480      	push	{r7}
 80070e8:	b083      	sub	sp, #12
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80070ee:	bf00      	nop
 80070f0:	370c      	adds	r7, #12
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bc80      	pop	{r7}
 80070f6:	4770      	bx	lr

080070f8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b083      	sub	sp, #12
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007106:	b2db      	uxtb	r3, r3
}
 8007108:	4618      	mov	r0, r3
 800710a:	370c      	adds	r7, #12
 800710c:	46bd      	mov	sp, r7
 800710e:	bc80      	pop	{r7}
 8007110:	4770      	bx	lr

08007112 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007112:	b580      	push	{r7, lr}
 8007114:	b084      	sub	sp, #16
 8007116:	af00      	add	r7, sp, #0
 8007118:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007120:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007128:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800712e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007134:	2b00      	cmp	r3, #0
 8007136:	d150      	bne.n	80071da <I2C_MasterTransmit_TXE+0xc8>
 8007138:	7bfb      	ldrb	r3, [r7, #15]
 800713a:	2b21      	cmp	r3, #33	; 0x21
 800713c:	d14d      	bne.n	80071da <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	2b08      	cmp	r3, #8
 8007142:	d01d      	beq.n	8007180 <I2C_MasterTransmit_TXE+0x6e>
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	2b20      	cmp	r3, #32
 8007148:	d01a      	beq.n	8007180 <I2C_MasterTransmit_TXE+0x6e>
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007150:	d016      	beq.n	8007180 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	685a      	ldr	r2, [r3, #4]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007160:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2211      	movs	r2, #17
 8007166:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2200      	movs	r2, #0
 800716c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2220      	movs	r2, #32
 8007174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8007178:	6878      	ldr	r0, [r7, #4]
 800717a:	f7ff ff5f 	bl	800703c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800717e:	e060      	b.n	8007242 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	685a      	ldr	r2, [r3, #4]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800718e:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	681a      	ldr	r2, [r3, #0]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800719e:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2200      	movs	r2, #0
 80071a4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2220      	movs	r2, #32
 80071aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80071b4:	b2db      	uxtb	r3, r3
 80071b6:	2b40      	cmp	r3, #64	; 0x40
 80071b8:	d107      	bne.n	80071ca <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2200      	movs	r2, #0
 80071be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f7ff ff74 	bl	80070b0 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80071c8:	e03b      	b.n	8007242 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2200      	movs	r2, #0
 80071ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80071d2:	6878      	ldr	r0, [r7, #4]
 80071d4:	f7ff ff32 	bl	800703c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80071d8:	e033      	b.n	8007242 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80071da:	7bfb      	ldrb	r3, [r7, #15]
 80071dc:	2b21      	cmp	r3, #33	; 0x21
 80071de:	d005      	beq.n	80071ec <I2C_MasterTransmit_TXE+0xda>
 80071e0:	7bbb      	ldrb	r3, [r7, #14]
 80071e2:	2b40      	cmp	r3, #64	; 0x40
 80071e4:	d12d      	bne.n	8007242 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80071e6:	7bfb      	ldrb	r3, [r7, #15]
 80071e8:	2b22      	cmp	r3, #34	; 0x22
 80071ea:	d12a      	bne.n	8007242 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071f0:	b29b      	uxth	r3, r3
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d108      	bne.n	8007208 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	685a      	ldr	r2, [r3, #4]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007204:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8007206:	e01c      	b.n	8007242 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800720e:	b2db      	uxtb	r3, r3
 8007210:	2b40      	cmp	r3, #64	; 0x40
 8007212:	d103      	bne.n	800721c <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f000 f88e 	bl	8007336 <I2C_MemoryTransmit_TXE_BTF>
}
 800721a:	e012      	b.n	8007242 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007220:	781a      	ldrb	r2, [r3, #0]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800722c:	1c5a      	adds	r2, r3, #1
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007236:	b29b      	uxth	r3, r3
 8007238:	3b01      	subs	r3, #1
 800723a:	b29a      	uxth	r2, r3
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007240:	e7ff      	b.n	8007242 <I2C_MasterTransmit_TXE+0x130>
 8007242:	bf00      	nop
 8007244:	3710      	adds	r7, #16
 8007246:	46bd      	mov	sp, r7
 8007248:	bd80      	pop	{r7, pc}

0800724a <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800724a:	b580      	push	{r7, lr}
 800724c:	b084      	sub	sp, #16
 800724e:	af00      	add	r7, sp, #0
 8007250:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007256:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800725e:	b2db      	uxtb	r3, r3
 8007260:	2b21      	cmp	r3, #33	; 0x21
 8007262:	d164      	bne.n	800732e <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007268:	b29b      	uxth	r3, r3
 800726a:	2b00      	cmp	r3, #0
 800726c:	d012      	beq.n	8007294 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007272:	781a      	ldrb	r2, [r3, #0]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800727e:	1c5a      	adds	r2, r3, #1
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007288:	b29b      	uxth	r3, r3
 800728a:	3b01      	subs	r3, #1
 800728c:	b29a      	uxth	r2, r3
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8007292:	e04c      	b.n	800732e <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2b08      	cmp	r3, #8
 8007298:	d01d      	beq.n	80072d6 <I2C_MasterTransmit_BTF+0x8c>
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2b20      	cmp	r3, #32
 800729e:	d01a      	beq.n	80072d6 <I2C_MasterTransmit_BTF+0x8c>
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80072a6:	d016      	beq.n	80072d6 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	685a      	ldr	r2, [r3, #4]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80072b6:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2211      	movs	r2, #17
 80072bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2200      	movs	r2, #0
 80072c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2220      	movs	r2, #32
 80072ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f7ff feb4 	bl	800703c <HAL_I2C_MasterTxCpltCallback>
}
 80072d4:	e02b      	b.n	800732e <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	685a      	ldr	r2, [r3, #4]
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80072e4:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072f4:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2200      	movs	r2, #0
 80072fa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2220      	movs	r2, #32
 8007300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800730a:	b2db      	uxtb	r3, r3
 800730c:	2b40      	cmp	r3, #64	; 0x40
 800730e:	d107      	bne.n	8007320 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2200      	movs	r2, #0
 8007314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8007318:	6878      	ldr	r0, [r7, #4]
 800731a:	f7ff fec9 	bl	80070b0 <HAL_I2C_MemTxCpltCallback>
}
 800731e:	e006      	b.n	800732e <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2200      	movs	r2, #0
 8007324:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f7ff fe87 	bl	800703c <HAL_I2C_MasterTxCpltCallback>
}
 800732e:	bf00      	nop
 8007330:	3710      	adds	r7, #16
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}

08007336 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8007336:	b580      	push	{r7, lr}
 8007338:	b084      	sub	sp, #16
 800733a:	af00      	add	r7, sp, #0
 800733c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007344:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800734a:	2b00      	cmp	r3, #0
 800734c:	d11d      	bne.n	800738a <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007352:	2b01      	cmp	r3, #1
 8007354:	d10b      	bne.n	800736e <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800735a:	b2da      	uxtb	r2, r3
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007366:	1c9a      	adds	r2, r3, #2
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800736c:	e073      	b.n	8007456 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007372:	b29b      	uxth	r3, r3
 8007374:	121b      	asrs	r3, r3, #8
 8007376:	b2da      	uxtb	r2, r3
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007382:	1c5a      	adds	r2, r3, #1
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007388:	e065      	b.n	8007456 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800738e:	2b01      	cmp	r3, #1
 8007390:	d10b      	bne.n	80073aa <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007396:	b2da      	uxtb	r2, r3
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073a2:	1c5a      	adds	r2, r3, #1
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	651a      	str	r2, [r3, #80]	; 0x50
}
 80073a8:	e055      	b.n	8007456 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073ae:	2b02      	cmp	r3, #2
 80073b0:	d151      	bne.n	8007456 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80073b2:	7bfb      	ldrb	r3, [r7, #15]
 80073b4:	2b22      	cmp	r3, #34	; 0x22
 80073b6:	d10d      	bne.n	80073d4 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	681a      	ldr	r2, [r3, #0]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80073c6:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073cc:	1c5a      	adds	r2, r3, #1
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	651a      	str	r2, [r3, #80]	; 0x50
}
 80073d2:	e040      	b.n	8007456 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073d8:	b29b      	uxth	r3, r3
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d015      	beq.n	800740a <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80073de:	7bfb      	ldrb	r3, [r7, #15]
 80073e0:	2b21      	cmp	r3, #33	; 0x21
 80073e2:	d112      	bne.n	800740a <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e8:	781a      	ldrb	r2, [r3, #0]
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f4:	1c5a      	adds	r2, r3, #1
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073fe:	b29b      	uxth	r3, r3
 8007400:	3b01      	subs	r3, #1
 8007402:	b29a      	uxth	r2, r3
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007408:	e025      	b.n	8007456 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800740e:	b29b      	uxth	r3, r3
 8007410:	2b00      	cmp	r3, #0
 8007412:	d120      	bne.n	8007456 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8007414:	7bfb      	ldrb	r3, [r7, #15]
 8007416:	2b21      	cmp	r3, #33	; 0x21
 8007418:	d11d      	bne.n	8007456 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	685a      	ldr	r2, [r3, #4]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007428:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	681a      	ldr	r2, [r3, #0]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007438:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2200      	movs	r2, #0
 800743e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2220      	movs	r2, #32
 8007444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8007450:	6878      	ldr	r0, [r7, #4]
 8007452:	f7ff fe2d 	bl	80070b0 <HAL_I2C_MemTxCpltCallback>
}
 8007456:	bf00      	nop
 8007458:	3710      	adds	r7, #16
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}

0800745e <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800745e:	b580      	push	{r7, lr}
 8007460:	b084      	sub	sp, #16
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800746c:	b2db      	uxtb	r3, r3
 800746e:	2b22      	cmp	r3, #34	; 0x22
 8007470:	f040 80a2 	bne.w	80075b8 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007478:	b29b      	uxth	r3, r3
 800747a:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2b03      	cmp	r3, #3
 8007480:	d921      	bls.n	80074c6 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	691a      	ldr	r2, [r3, #16]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800748c:	b2d2      	uxtb	r2, r2
 800748e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007494:	1c5a      	adds	r2, r3, #1
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800749e:	b29b      	uxth	r3, r3
 80074a0:	3b01      	subs	r3, #1
 80074a2:	b29a      	uxth	r2, r3
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074ac:	b29b      	uxth	r3, r3
 80074ae:	2b03      	cmp	r3, #3
 80074b0:	f040 8082 	bne.w	80075b8 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	685a      	ldr	r2, [r3, #4]
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074c2:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 80074c4:	e078      	b.n	80075b8 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074ca:	2b02      	cmp	r3, #2
 80074cc:	d074      	beq.n	80075b8 <I2C_MasterReceive_RXNE+0x15a>
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	d002      	beq.n	80074da <I2C_MasterReceive_RXNE+0x7c>
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d16e      	bne.n	80075b8 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f001 fafa 	bl	8008ad4 <I2C_WaitOnSTOPRequestThroughIT>
 80074e0:	4603      	mov	r3, r0
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d142      	bne.n	800756c <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074f4:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	685a      	ldr	r2, [r3, #4]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007504:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	691a      	ldr	r2, [r3, #16]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007510:	b2d2      	uxtb	r2, r2
 8007512:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007518:	1c5a      	adds	r2, r3, #1
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007522:	b29b      	uxth	r3, r3
 8007524:	3b01      	subs	r3, #1
 8007526:	b29a      	uxth	r2, r3
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2220      	movs	r2, #32
 8007530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800753a:	b2db      	uxtb	r3, r3
 800753c:	2b40      	cmp	r3, #64	; 0x40
 800753e:	d10a      	bne.n	8007556 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2200      	movs	r2, #0
 8007544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2200      	movs	r2, #0
 800754c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f7ff fdb7 	bl	80070c2 <HAL_I2C_MemRxCpltCallback>
}
 8007554:	e030      	b.n	80075b8 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2200      	movs	r2, #0
 800755a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2212      	movs	r2, #18
 8007562:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8007564:	6878      	ldr	r0, [r7, #4]
 8007566:	f7ff fd72 	bl	800704e <HAL_I2C_MasterRxCpltCallback>
}
 800756a:	e025      	b.n	80075b8 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	685a      	ldr	r2, [r3, #4]
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800757a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	691a      	ldr	r2, [r3, #16]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007586:	b2d2      	uxtb	r2, r2
 8007588:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800758e:	1c5a      	adds	r2, r3, #1
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007598:	b29b      	uxth	r3, r3
 800759a:	3b01      	subs	r3, #1
 800759c:	b29a      	uxth	r2, r3
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2220      	movs	r2, #32
 80075a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2200      	movs	r2, #0
 80075ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f7ff fd8e 	bl	80070d4 <HAL_I2C_ErrorCallback>
}
 80075b8:	bf00      	nop
 80075ba:	3710      	adds	r7, #16
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}

080075c0 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b084      	sub	sp, #16
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075cc:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075d2:	b29b      	uxth	r3, r3
 80075d4:	2b04      	cmp	r3, #4
 80075d6:	d11b      	bne.n	8007610 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	685a      	ldr	r2, [r3, #4]
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075e6:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	691a      	ldr	r2, [r3, #16]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075f2:	b2d2      	uxtb	r2, r2
 80075f4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075fa:	1c5a      	adds	r2, r3, #1
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007604:	b29b      	uxth	r3, r3
 8007606:	3b01      	subs	r3, #1
 8007608:	b29a      	uxth	r2, r3
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800760e:	e0bd      	b.n	800778c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007614:	b29b      	uxth	r3, r3
 8007616:	2b03      	cmp	r3, #3
 8007618:	d129      	bne.n	800766e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	685a      	ldr	r2, [r3, #4]
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007628:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2b04      	cmp	r3, #4
 800762e:	d00a      	beq.n	8007646 <I2C_MasterReceive_BTF+0x86>
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	2b02      	cmp	r3, #2
 8007634:	d007      	beq.n	8007646 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007644:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	691a      	ldr	r2, [r3, #16]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007650:	b2d2      	uxtb	r2, r2
 8007652:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007658:	1c5a      	adds	r2, r3, #1
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007662:	b29b      	uxth	r3, r3
 8007664:	3b01      	subs	r3, #1
 8007666:	b29a      	uxth	r2, r3
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800766c:	e08e      	b.n	800778c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007672:	b29b      	uxth	r3, r3
 8007674:	2b02      	cmp	r3, #2
 8007676:	d176      	bne.n	8007766 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2b01      	cmp	r3, #1
 800767c:	d002      	beq.n	8007684 <I2C_MasterReceive_BTF+0xc4>
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2b10      	cmp	r3, #16
 8007682:	d108      	bne.n	8007696 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	681a      	ldr	r2, [r3, #0]
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007692:	601a      	str	r2, [r3, #0]
 8007694:	e019      	b.n	80076ca <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	2b04      	cmp	r3, #4
 800769a:	d002      	beq.n	80076a2 <I2C_MasterReceive_BTF+0xe2>
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2b02      	cmp	r3, #2
 80076a0:	d108      	bne.n	80076b4 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	681a      	ldr	r2, [r3, #0]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80076b0:	601a      	str	r2, [r3, #0]
 80076b2:	e00a      	b.n	80076ca <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	2b10      	cmp	r3, #16
 80076b8:	d007      	beq.n	80076ca <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	681a      	ldr	r2, [r3, #0]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076c8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	691a      	ldr	r2, [r3, #16]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076d4:	b2d2      	uxtb	r2, r2
 80076d6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076dc:	1c5a      	adds	r2, r3, #1
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	3b01      	subs	r3, #1
 80076ea:	b29a      	uxth	r2, r3
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	691a      	ldr	r2, [r3, #16]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076fa:	b2d2      	uxtb	r2, r2
 80076fc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007702:	1c5a      	adds	r2, r3, #1
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800770c:	b29b      	uxth	r3, r3
 800770e:	3b01      	subs	r3, #1
 8007710:	b29a      	uxth	r2, r3
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	685a      	ldr	r2, [r3, #4]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007724:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2220      	movs	r2, #32
 800772a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007734:	b2db      	uxtb	r3, r3
 8007736:	2b40      	cmp	r3, #64	; 0x40
 8007738:	d10a      	bne.n	8007750 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2200      	movs	r2, #0
 8007746:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8007748:	6878      	ldr	r0, [r7, #4]
 800774a:	f7ff fcba 	bl	80070c2 <HAL_I2C_MemRxCpltCallback>
}
 800774e:	e01d      	b.n	800778c <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2200      	movs	r2, #0
 8007754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2212      	movs	r2, #18
 800775c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800775e:	6878      	ldr	r0, [r7, #4]
 8007760:	f7ff fc75 	bl	800704e <HAL_I2C_MasterRxCpltCallback>
}
 8007764:	e012      	b.n	800778c <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	691a      	ldr	r2, [r3, #16]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007770:	b2d2      	uxtb	r2, r2
 8007772:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007778:	1c5a      	adds	r2, r3, #1
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007782:	b29b      	uxth	r3, r3
 8007784:	3b01      	subs	r3, #1
 8007786:	b29a      	uxth	r2, r3
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800778c:	bf00      	nop
 800778e:	3710      	adds	r7, #16
 8007790:	46bd      	mov	sp, r7
 8007792:	bd80      	pop	{r7, pc}

08007794 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8007794:	b480      	push	{r7}
 8007796:	b083      	sub	sp, #12
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80077a2:	b2db      	uxtb	r3, r3
 80077a4:	2b40      	cmp	r3, #64	; 0x40
 80077a6:	d117      	bne.n	80077d8 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d109      	bne.n	80077c4 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077b4:	b2db      	uxtb	r3, r3
 80077b6:	461a      	mov	r2, r3
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80077c0:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80077c2:	e067      	b.n	8007894 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077c8:	b2db      	uxtb	r3, r3
 80077ca:	f043 0301 	orr.w	r3, r3, #1
 80077ce:	b2da      	uxtb	r2, r3
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	611a      	str	r2, [r3, #16]
}
 80077d6:	e05d      	b.n	8007894 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	691b      	ldr	r3, [r3, #16]
 80077dc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80077e0:	d133      	bne.n	800784a <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077e8:	b2db      	uxtb	r3, r3
 80077ea:	2b21      	cmp	r3, #33	; 0x21
 80077ec:	d109      	bne.n	8007802 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077f2:	b2db      	uxtb	r3, r3
 80077f4:	461a      	mov	r2, r3
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80077fe:	611a      	str	r2, [r3, #16]
 8007800:	e008      	b.n	8007814 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007806:	b2db      	uxtb	r3, r3
 8007808:	f043 0301 	orr.w	r3, r3, #1
 800780c:	b2da      	uxtb	r2, r3
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007818:	2b00      	cmp	r3, #0
 800781a:	d004      	beq.n	8007826 <I2C_Master_SB+0x92>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007822:	2b00      	cmp	r3, #0
 8007824:	d108      	bne.n	8007838 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800782a:	2b00      	cmp	r3, #0
 800782c:	d032      	beq.n	8007894 <I2C_Master_SB+0x100>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007834:	2b00      	cmp	r3, #0
 8007836:	d02d      	beq.n	8007894 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	685a      	ldr	r2, [r3, #4]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007846:	605a      	str	r2, [r3, #4]
}
 8007848:	e024      	b.n	8007894 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800784e:	2b00      	cmp	r3, #0
 8007850:	d10e      	bne.n	8007870 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007856:	b29b      	uxth	r3, r3
 8007858:	11db      	asrs	r3, r3, #7
 800785a:	b2db      	uxtb	r3, r3
 800785c:	f003 0306 	and.w	r3, r3, #6
 8007860:	b2db      	uxtb	r3, r3
 8007862:	f063 030f 	orn	r3, r3, #15
 8007866:	b2da      	uxtb	r2, r3
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	611a      	str	r2, [r3, #16]
}
 800786e:	e011      	b.n	8007894 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007874:	2b01      	cmp	r3, #1
 8007876:	d10d      	bne.n	8007894 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800787c:	b29b      	uxth	r3, r3
 800787e:	11db      	asrs	r3, r3, #7
 8007880:	b2db      	uxtb	r3, r3
 8007882:	f003 0306 	and.w	r3, r3, #6
 8007886:	b2db      	uxtb	r3, r3
 8007888:	f063 030e 	orn	r3, r3, #14
 800788c:	b2da      	uxtb	r2, r3
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	611a      	str	r2, [r3, #16]
}
 8007894:	bf00      	nop
 8007896:	370c      	adds	r7, #12
 8007898:	46bd      	mov	sp, r7
 800789a:	bc80      	pop	{r7}
 800789c:	4770      	bx	lr

0800789e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800789e:	b480      	push	{r7}
 80078a0:	b083      	sub	sp, #12
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078aa:	b2da      	uxtb	r2, r3
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d004      	beq.n	80078c4 <I2C_Master_ADD10+0x26>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d108      	bne.n	80078d6 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d00c      	beq.n	80078e6 <I2C_Master_ADD10+0x48>
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d007      	beq.n	80078e6 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	685a      	ldr	r2, [r3, #4]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80078e4:	605a      	str	r2, [r3, #4]
  }
}
 80078e6:	bf00      	nop
 80078e8:	370c      	adds	r7, #12
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bc80      	pop	{r7}
 80078ee:	4770      	bx	lr

080078f0 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b091      	sub	sp, #68	; 0x44
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80078fe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007906:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800790c:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007914:	b2db      	uxtb	r3, r3
 8007916:	2b22      	cmp	r3, #34	; 0x22
 8007918:	f040 8174 	bne.w	8007c04 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007920:	2b00      	cmp	r3, #0
 8007922:	d10f      	bne.n	8007944 <I2C_Master_ADDR+0x54>
 8007924:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007928:	2b40      	cmp	r3, #64	; 0x40
 800792a:	d10b      	bne.n	8007944 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800792c:	2300      	movs	r3, #0
 800792e:	633b      	str	r3, [r7, #48]	; 0x30
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	695b      	ldr	r3, [r3, #20]
 8007936:	633b      	str	r3, [r7, #48]	; 0x30
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	699b      	ldr	r3, [r3, #24]
 800793e:	633b      	str	r3, [r7, #48]	; 0x30
 8007940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007942:	e16b      	b.n	8007c1c <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007948:	2b00      	cmp	r3, #0
 800794a:	d11d      	bne.n	8007988 <I2C_Master_ADDR+0x98>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	691b      	ldr	r3, [r3, #16]
 8007950:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007954:	d118      	bne.n	8007988 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007956:	2300      	movs	r3, #0
 8007958:	62fb      	str	r3, [r7, #44]	; 0x2c
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	695b      	ldr	r3, [r3, #20]
 8007960:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	699b      	ldr	r3, [r3, #24]
 8007968:	62fb      	str	r3, [r7, #44]	; 0x2c
 800796a:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	681a      	ldr	r2, [r3, #0]
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800797a:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007980:	1c5a      	adds	r2, r3, #1
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	651a      	str	r2, [r3, #80]	; 0x50
 8007986:	e149      	b.n	8007c1c <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800798c:	b29b      	uxth	r3, r3
 800798e:	2b00      	cmp	r3, #0
 8007990:	d113      	bne.n	80079ba <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007992:	2300      	movs	r3, #0
 8007994:	62bb      	str	r3, [r7, #40]	; 0x28
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	695b      	ldr	r3, [r3, #20]
 800799c:	62bb      	str	r3, [r7, #40]	; 0x28
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	699b      	ldr	r3, [r3, #24]
 80079a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80079a6:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	681a      	ldr	r2, [r3, #0]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80079b6:	601a      	str	r2, [r3, #0]
 80079b8:	e120      	b.n	8007bfc <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079be:	b29b      	uxth	r3, r3
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	f040 808a 	bne.w	8007ada <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80079c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079c8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80079cc:	d137      	bne.n	8007a3e <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	681a      	ldr	r2, [r3, #0]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079dc:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	685b      	ldr	r3, [r3, #4]
 80079e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80079e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079ec:	d113      	bne.n	8007a16 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079fc:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80079fe:	2300      	movs	r3, #0
 8007a00:	627b      	str	r3, [r7, #36]	; 0x24
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	695b      	ldr	r3, [r3, #20]
 8007a08:	627b      	str	r3, [r7, #36]	; 0x24
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	699b      	ldr	r3, [r3, #24]
 8007a10:	627b      	str	r3, [r7, #36]	; 0x24
 8007a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a14:	e0f2      	b.n	8007bfc <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a16:	2300      	movs	r3, #0
 8007a18:	623b      	str	r3, [r7, #32]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	695b      	ldr	r3, [r3, #20]
 8007a20:	623b      	str	r3, [r7, #32]
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	699b      	ldr	r3, [r3, #24]
 8007a28:	623b      	str	r3, [r7, #32]
 8007a2a:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	681a      	ldr	r2, [r3, #0]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a3a:	601a      	str	r2, [r3, #0]
 8007a3c:	e0de      	b.n	8007bfc <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8007a3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a40:	2b08      	cmp	r3, #8
 8007a42:	d02e      	beq.n	8007aa2 <I2C_Master_ADDR+0x1b2>
 8007a44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a46:	2b20      	cmp	r3, #32
 8007a48:	d02b      	beq.n	8007aa2 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8007a4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a4c:	2b12      	cmp	r3, #18
 8007a4e:	d102      	bne.n	8007a56 <I2C_Master_ADDR+0x166>
 8007a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a52:	2b01      	cmp	r3, #1
 8007a54:	d125      	bne.n	8007aa2 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a58:	2b04      	cmp	r3, #4
 8007a5a:	d00e      	beq.n	8007a7a <I2C_Master_ADDR+0x18a>
 8007a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a5e:	2b02      	cmp	r3, #2
 8007a60:	d00b      	beq.n	8007a7a <I2C_Master_ADDR+0x18a>
 8007a62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a64:	2b10      	cmp	r3, #16
 8007a66:	d008      	beq.n	8007a7a <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a76:	601a      	str	r2, [r3, #0]
 8007a78:	e007      	b.n	8007a8a <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	681a      	ldr	r2, [r3, #0]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007a88:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	61fb      	str	r3, [r7, #28]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	695b      	ldr	r3, [r3, #20]
 8007a94:	61fb      	str	r3, [r7, #28]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	699b      	ldr	r3, [r3, #24]
 8007a9c:	61fb      	str	r3, [r7, #28]
 8007a9e:	69fb      	ldr	r3, [r7, #28]
 8007aa0:	e0ac      	b.n	8007bfc <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	681a      	ldr	r2, [r3, #0]
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ab0:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	61bb      	str	r3, [r7, #24]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	695b      	ldr	r3, [r3, #20]
 8007abc:	61bb      	str	r3, [r7, #24]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	699b      	ldr	r3, [r3, #24]
 8007ac4:	61bb      	str	r3, [r7, #24]
 8007ac6:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	681a      	ldr	r2, [r3, #0]
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ad6:	601a      	str	r2, [r3, #0]
 8007ad8:	e090      	b.n	8007bfc <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	2b02      	cmp	r3, #2
 8007ae2:	d158      	bne.n	8007b96 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007ae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ae6:	2b04      	cmp	r3, #4
 8007ae8:	d021      	beq.n	8007b2e <I2C_Master_ADDR+0x23e>
 8007aea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aec:	2b02      	cmp	r3, #2
 8007aee:	d01e      	beq.n	8007b2e <I2C_Master_ADDR+0x23e>
 8007af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007af2:	2b10      	cmp	r3, #16
 8007af4:	d01b      	beq.n	8007b2e <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	681a      	ldr	r2, [r3, #0]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b04:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b06:	2300      	movs	r3, #0
 8007b08:	617b      	str	r3, [r7, #20]
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	695b      	ldr	r3, [r3, #20]
 8007b10:	617b      	str	r3, [r7, #20]
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	699b      	ldr	r3, [r3, #24]
 8007b18:	617b      	str	r3, [r7, #20]
 8007b1a:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	681a      	ldr	r2, [r3, #0]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b2a:	601a      	str	r2, [r3, #0]
 8007b2c:	e012      	b.n	8007b54 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	681a      	ldr	r2, [r3, #0]
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007b3c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b3e:	2300      	movs	r3, #0
 8007b40:	613b      	str	r3, [r7, #16]
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	695b      	ldr	r3, [r3, #20]
 8007b48:	613b      	str	r3, [r7, #16]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	699b      	ldr	r3, [r3, #24]
 8007b50:	613b      	str	r3, [r7, #16]
 8007b52:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b62:	d14b      	bne.n	8007bfc <I2C_Master_ADDR+0x30c>
 8007b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b66:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007b6a:	d00b      	beq.n	8007b84 <I2C_Master_ADDR+0x294>
 8007b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b6e:	2b01      	cmp	r3, #1
 8007b70:	d008      	beq.n	8007b84 <I2C_Master_ADDR+0x294>
 8007b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b74:	2b08      	cmp	r3, #8
 8007b76:	d005      	beq.n	8007b84 <I2C_Master_ADDR+0x294>
 8007b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b7a:	2b10      	cmp	r3, #16
 8007b7c:	d002      	beq.n	8007b84 <I2C_Master_ADDR+0x294>
 8007b7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b80:	2b20      	cmp	r3, #32
 8007b82:	d13b      	bne.n	8007bfc <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	685a      	ldr	r2, [r3, #4]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007b92:	605a      	str	r2, [r3, #4]
 8007b94:	e032      	b.n	8007bfc <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	681a      	ldr	r2, [r3, #0]
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007ba4:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	685b      	ldr	r3, [r3, #4]
 8007bac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007bb0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007bb4:	d117      	bne.n	8007be6 <I2C_Master_ADDR+0x2f6>
 8007bb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bb8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007bbc:	d00b      	beq.n	8007bd6 <I2C_Master_ADDR+0x2e6>
 8007bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d008      	beq.n	8007bd6 <I2C_Master_ADDR+0x2e6>
 8007bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bc6:	2b08      	cmp	r3, #8
 8007bc8:	d005      	beq.n	8007bd6 <I2C_Master_ADDR+0x2e6>
 8007bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bcc:	2b10      	cmp	r3, #16
 8007bce:	d002      	beq.n	8007bd6 <I2C_Master_ADDR+0x2e6>
 8007bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bd2:	2b20      	cmp	r3, #32
 8007bd4:	d107      	bne.n	8007be6 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	685a      	ldr	r2, [r3, #4]
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007be4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007be6:	2300      	movs	r3, #0
 8007be8:	60fb      	str	r3, [r7, #12]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	695b      	ldr	r3, [r3, #20]
 8007bf0:	60fb      	str	r3, [r7, #12]
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	699b      	ldr	r3, [r3, #24]
 8007bf8:	60fb      	str	r3, [r7, #12]
 8007bfa:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8007c02:	e00b      	b.n	8007c1c <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c04:	2300      	movs	r3, #0
 8007c06:	60bb      	str	r3, [r7, #8]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	695b      	ldr	r3, [r3, #20]
 8007c0e:	60bb      	str	r3, [r7, #8]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	699b      	ldr	r3, [r3, #24]
 8007c16:	60bb      	str	r3, [r7, #8]
 8007c18:	68bb      	ldr	r3, [r7, #8]
}
 8007c1a:	e7ff      	b.n	8007c1c <I2C_Master_ADDR+0x32c>
 8007c1c:	bf00      	nop
 8007c1e:	3744      	adds	r7, #68	; 0x44
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bc80      	pop	{r7}
 8007c24:	4770      	bx	lr

08007c26 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007c26:	b580      	push	{r7, lr}
 8007c28:	b084      	sub	sp, #16
 8007c2a:	af00      	add	r7, sp, #0
 8007c2c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c34:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c3a:	b29b      	uxth	r3, r3
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d02b      	beq.n	8007c98 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c44:	781a      	ldrb	r2, [r3, #0]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c50:	1c5a      	adds	r2, r3, #1
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c5a:	b29b      	uxth	r3, r3
 8007c5c:	3b01      	subs	r3, #1
 8007c5e:	b29a      	uxth	r2, r3
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c68:	b29b      	uxth	r3, r3
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d114      	bne.n	8007c98 <I2C_SlaveTransmit_TXE+0x72>
 8007c6e:	7bfb      	ldrb	r3, [r7, #15]
 8007c70:	2b29      	cmp	r3, #41	; 0x29
 8007c72:	d111      	bne.n	8007c98 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	685a      	ldr	r2, [r3, #4]
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c82:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2221      	movs	r2, #33	; 0x21
 8007c88:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2228      	movs	r2, #40	; 0x28
 8007c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	f7ff f9e4 	bl	8007060 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007c98:	bf00      	nop
 8007c9a:	3710      	adds	r7, #16
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bd80      	pop	{r7, pc}

08007ca0 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b083      	sub	sp, #12
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cac:	b29b      	uxth	r3, r3
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d011      	beq.n	8007cd6 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cb6:	781a      	ldrb	r2, [r3, #0]
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cc2:	1c5a      	adds	r2, r3, #1
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ccc:	b29b      	uxth	r3, r3
 8007cce:	3b01      	subs	r3, #1
 8007cd0:	b29a      	uxth	r2, r3
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007cd6:	bf00      	nop
 8007cd8:	370c      	adds	r7, #12
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bc80      	pop	{r7}
 8007cde:	4770      	bx	lr

08007ce0 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b084      	sub	sp, #16
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cee:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cf4:	b29b      	uxth	r3, r3
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d02c      	beq.n	8007d54 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	691a      	ldr	r2, [r3, #16]
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d04:	b2d2      	uxtb	r2, r2
 8007d06:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d0c:	1c5a      	adds	r2, r3, #1
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d16:	b29b      	uxth	r3, r3
 8007d18:	3b01      	subs	r3, #1
 8007d1a:	b29a      	uxth	r2, r3
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d24:	b29b      	uxth	r3, r3
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d114      	bne.n	8007d54 <I2C_SlaveReceive_RXNE+0x74>
 8007d2a:	7bfb      	ldrb	r3, [r7, #15]
 8007d2c:	2b2a      	cmp	r3, #42	; 0x2a
 8007d2e:	d111      	bne.n	8007d54 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	685a      	ldr	r2, [r3, #4]
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d3e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2222      	movs	r2, #34	; 0x22
 8007d44:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2228      	movs	r2, #40	; 0x28
 8007d4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007d4e:	6878      	ldr	r0, [r7, #4]
 8007d50:	f7ff f98f 	bl	8007072 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007d54:	bf00      	nop
 8007d56:	3710      	adds	r7, #16
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	bd80      	pop	{r7, pc}

08007d5c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b083      	sub	sp, #12
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d68:	b29b      	uxth	r3, r3
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d012      	beq.n	8007d94 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	691a      	ldr	r2, [r3, #16]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d78:	b2d2      	uxtb	r2, r2
 8007d7a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d80:	1c5a      	adds	r2, r3, #1
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d8a:	b29b      	uxth	r3, r3
 8007d8c:	3b01      	subs	r3, #1
 8007d8e:	b29a      	uxth	r2, r3
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007d94:	bf00      	nop
 8007d96:	370c      	adds	r7, #12
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bc80      	pop	{r7}
 8007d9c:	4770      	bx	lr

08007d9e <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8007d9e:	b580      	push	{r7, lr}
 8007da0:	b084      	sub	sp, #16
 8007da2:	af00      	add	r7, sp, #0
 8007da4:	6078      	str	r0, [r7, #4]
 8007da6:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8007da8:	2300      	movs	r3, #0
 8007daa:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007db2:	b2db      	uxtb	r3, r3
 8007db4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007db8:	2b28      	cmp	r3, #40	; 0x28
 8007dba:	d127      	bne.n	8007e0c <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	685a      	ldr	r2, [r3, #4]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007dca:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	089b      	lsrs	r3, r3, #2
 8007dd0:	f003 0301 	and.w	r3, r3, #1
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d101      	bne.n	8007ddc <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8007dd8:	2301      	movs	r3, #1
 8007dda:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	09db      	lsrs	r3, r3, #7
 8007de0:	f003 0301 	and.w	r3, r3, #1
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d103      	bne.n	8007df0 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	68db      	ldr	r3, [r3, #12]
 8007dec:	81bb      	strh	r3, [r7, #12]
 8007dee:	e002      	b.n	8007df6 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	699b      	ldr	r3, [r3, #24]
 8007df4:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007dfe:	89ba      	ldrh	r2, [r7, #12]
 8007e00:	7bfb      	ldrb	r3, [r7, #15]
 8007e02:	4619      	mov	r1, r3
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f7ff f93d 	bl	8007084 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007e0a:	e00e      	b.n	8007e2a <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	60bb      	str	r3, [r7, #8]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	695b      	ldr	r3, [r3, #20]
 8007e16:	60bb      	str	r3, [r7, #8]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	699b      	ldr	r3, [r3, #24]
 8007e1e:	60bb      	str	r3, [r7, #8]
 8007e20:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2200      	movs	r2, #0
 8007e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8007e2a:	bf00      	nop
 8007e2c:	3710      	adds	r7, #16
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}
	...

08007e34 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b084      	sub	sp, #16
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e42:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	685a      	ldr	r2, [r3, #4]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007e52:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8007e54:	2300      	movs	r3, #0
 8007e56:	60bb      	str	r3, [r7, #8]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	695b      	ldr	r3, [r3, #20]
 8007e5e:	60bb      	str	r3, [r7, #8]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	681a      	ldr	r2, [r3, #0]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f042 0201 	orr.w	r2, r2, #1
 8007e6e:	601a      	str	r2, [r3, #0]
 8007e70:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	681a      	ldr	r2, [r3, #0]
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e80:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e90:	d172      	bne.n	8007f78 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007e92:	7bfb      	ldrb	r3, [r7, #15]
 8007e94:	2b22      	cmp	r3, #34	; 0x22
 8007e96:	d002      	beq.n	8007e9e <I2C_Slave_STOPF+0x6a>
 8007e98:	7bfb      	ldrb	r3, [r7, #15]
 8007e9a:	2b2a      	cmp	r3, #42	; 0x2a
 8007e9c:	d135      	bne.n	8007f0a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	685b      	ldr	r3, [r3, #4]
 8007ea6:	b29a      	uxth	r2, r3
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007eb0:	b29b      	uxth	r3, r3
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d005      	beq.n	8007ec2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eba:	f043 0204 	orr.w	r2, r3, #4
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	685a      	ldr	r2, [r3, #4]
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007ed0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f7fd fdfe 	bl	8005ad8 <HAL_DMA_GetState>
 8007edc:	4603      	mov	r3, r0
 8007ede:	2b01      	cmp	r3, #1
 8007ee0:	d049      	beq.n	8007f76 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ee6:	4a69      	ldr	r2, [pc, #420]	; (800808c <I2C_Slave_STOPF+0x258>)
 8007ee8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f7fd faae 	bl	8005450 <HAL_DMA_Abort_IT>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d03d      	beq.n	8007f76 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007efe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f00:	687a      	ldr	r2, [r7, #4]
 8007f02:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007f04:	4610      	mov	r0, r2
 8007f06:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007f08:	e035      	b.n	8007f76 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	685b      	ldr	r3, [r3, #4]
 8007f12:	b29a      	uxth	r2, r3
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f1c:	b29b      	uxth	r3, r3
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d005      	beq.n	8007f2e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f26:	f043 0204 	orr.w	r2, r3, #4
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	685a      	ldr	r2, [r3, #4]
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007f3c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f42:	4618      	mov	r0, r3
 8007f44:	f7fd fdc8 	bl	8005ad8 <HAL_DMA_GetState>
 8007f48:	4603      	mov	r3, r0
 8007f4a:	2b01      	cmp	r3, #1
 8007f4c:	d014      	beq.n	8007f78 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f52:	4a4e      	ldr	r2, [pc, #312]	; (800808c <I2C_Slave_STOPF+0x258>)
 8007f54:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	f7fd fa78 	bl	8005450 <HAL_DMA_Abort_IT>
 8007f60:	4603      	mov	r3, r0
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d008      	beq.n	8007f78 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f6c:	687a      	ldr	r2, [r7, #4]
 8007f6e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007f70:	4610      	mov	r0, r2
 8007f72:	4798      	blx	r3
 8007f74:	e000      	b.n	8007f78 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007f76:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f7c:	b29b      	uxth	r3, r3
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d03e      	beq.n	8008000 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	695b      	ldr	r3, [r3, #20]
 8007f88:	f003 0304 	and.w	r3, r3, #4
 8007f8c:	2b04      	cmp	r3, #4
 8007f8e:	d112      	bne.n	8007fb6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	691a      	ldr	r2, [r3, #16]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f9a:	b2d2      	uxtb	r2, r2
 8007f9c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fa2:	1c5a      	adds	r2, r3, #1
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fac:	b29b      	uxth	r3, r3
 8007fae:	3b01      	subs	r3, #1
 8007fb0:	b29a      	uxth	r2, r3
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	695b      	ldr	r3, [r3, #20]
 8007fbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fc0:	2b40      	cmp	r3, #64	; 0x40
 8007fc2:	d112      	bne.n	8007fea <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	691a      	ldr	r2, [r3, #16]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fce:	b2d2      	uxtb	r2, r2
 8007fd0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fd6:	1c5a      	adds	r2, r3, #1
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fe0:	b29b      	uxth	r3, r3
 8007fe2:	3b01      	subs	r3, #1
 8007fe4:	b29a      	uxth	r2, r3
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fee:	b29b      	uxth	r3, r3
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d005      	beq.n	8008000 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ff8:	f043 0204 	orr.w	r2, r3, #4
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008004:	2b00      	cmp	r3, #0
 8008006:	d003      	beq.n	8008010 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8008008:	6878      	ldr	r0, [r7, #4]
 800800a:	f000 f8b3 	bl	8008174 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800800e:	e039      	b.n	8008084 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008010:	7bfb      	ldrb	r3, [r7, #15]
 8008012:	2b2a      	cmp	r3, #42	; 0x2a
 8008014:	d109      	bne.n	800802a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2200      	movs	r2, #0
 800801a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2228      	movs	r2, #40	; 0x28
 8008020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f7ff f824 	bl	8007072 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008030:	b2db      	uxtb	r3, r3
 8008032:	2b28      	cmp	r3, #40	; 0x28
 8008034:	d111      	bne.n	800805a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	4a15      	ldr	r2, [pc, #84]	; (8008090 <I2C_Slave_STOPF+0x25c>)
 800803a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2200      	movs	r2, #0
 8008040:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2220      	movs	r2, #32
 8008046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2200      	movs	r2, #0
 800804e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	f7ff f823 	bl	800709e <HAL_I2C_ListenCpltCallback>
}
 8008058:	e014      	b.n	8008084 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800805e:	2b22      	cmp	r3, #34	; 0x22
 8008060:	d002      	beq.n	8008068 <I2C_Slave_STOPF+0x234>
 8008062:	7bfb      	ldrb	r3, [r7, #15]
 8008064:	2b22      	cmp	r3, #34	; 0x22
 8008066:	d10d      	bne.n	8008084 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2200      	movs	r2, #0
 800806c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2220      	movs	r2, #32
 8008072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2200      	movs	r2, #0
 800807a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f7fe fff7 	bl	8007072 <HAL_I2C_SlaveRxCpltCallback>
}
 8008084:	bf00      	nop
 8008086:	3710      	adds	r7, #16
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}
 800808c:	080086d5 	.word	0x080086d5
 8008090:	ffff0000 	.word	0xffff0000

08008094 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b084      	sub	sp, #16
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80080a2:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080a8:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	2b08      	cmp	r3, #8
 80080ae:	d002      	beq.n	80080b6 <I2C_Slave_AF+0x22>
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	2b20      	cmp	r3, #32
 80080b4:	d129      	bne.n	800810a <I2C_Slave_AF+0x76>
 80080b6:	7bfb      	ldrb	r3, [r7, #15]
 80080b8:	2b28      	cmp	r3, #40	; 0x28
 80080ba:	d126      	bne.n	800810a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	4a2c      	ldr	r2, [pc, #176]	; (8008170 <I2C_Slave_AF+0xdc>)
 80080c0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	685a      	ldr	r2, [r3, #4]
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80080d0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80080da:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	681a      	ldr	r2, [r3, #0]
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80080ea:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2200      	movs	r2, #0
 80080f0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2220      	movs	r2, #32
 80080f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2200      	movs	r2, #0
 80080fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f7fe ffcb 	bl	800709e <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8008108:	e02e      	b.n	8008168 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800810a:	7bfb      	ldrb	r3, [r7, #15]
 800810c:	2b21      	cmp	r3, #33	; 0x21
 800810e:	d126      	bne.n	800815e <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	4a17      	ldr	r2, [pc, #92]	; (8008170 <I2C_Slave_AF+0xdc>)
 8008114:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2221      	movs	r2, #33	; 0x21
 800811a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2220      	movs	r2, #32
 8008120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2200      	movs	r2, #0
 8008128:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	685a      	ldr	r2, [r3, #4]
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800813a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008144:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008154:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f7fe ff82 	bl	8007060 <HAL_I2C_SlaveTxCpltCallback>
}
 800815c:	e004      	b.n	8008168 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008166:	615a      	str	r2, [r3, #20]
}
 8008168:	bf00      	nop
 800816a:	3710      	adds	r7, #16
 800816c:	46bd      	mov	sp, r7
 800816e:	bd80      	pop	{r7, pc}
 8008170:	ffff0000 	.word	0xffff0000

08008174 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b084      	sub	sp, #16
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008182:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800818a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800818c:	7bbb      	ldrb	r3, [r7, #14]
 800818e:	2b10      	cmp	r3, #16
 8008190:	d002      	beq.n	8008198 <I2C_ITError+0x24>
 8008192:	7bbb      	ldrb	r3, [r7, #14]
 8008194:	2b40      	cmp	r3, #64	; 0x40
 8008196:	d10a      	bne.n	80081ae <I2C_ITError+0x3a>
 8008198:	7bfb      	ldrb	r3, [r7, #15]
 800819a:	2b22      	cmp	r3, #34	; 0x22
 800819c:	d107      	bne.n	80081ae <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	681a      	ldr	r2, [r3, #0]
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80081ac:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80081ae:	7bfb      	ldrb	r3, [r7, #15]
 80081b0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80081b4:	2b28      	cmp	r3, #40	; 0x28
 80081b6:	d107      	bne.n	80081c8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2200      	movs	r2, #0
 80081bc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2228      	movs	r2, #40	; 0x28
 80081c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80081c6:	e015      	b.n	80081f4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80081d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80081d6:	d00a      	beq.n	80081ee <I2C_ITError+0x7a>
 80081d8:	7bfb      	ldrb	r3, [r7, #15]
 80081da:	2b60      	cmp	r3, #96	; 0x60
 80081dc:	d007      	beq.n	80081ee <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2220      	movs	r2, #32
 80081e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2200      	movs	r2, #0
 80081ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2200      	movs	r2, #0
 80081f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	685b      	ldr	r3, [r3, #4]
 80081fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80081fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008202:	d161      	bne.n	80082c8 <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	685a      	ldr	r2, [r3, #4]
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008212:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008218:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800821c:	2b01      	cmp	r3, #1
 800821e:	d020      	beq.n	8008262 <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008224:	4a6a      	ldr	r2, [pc, #424]	; (80083d0 <I2C_ITError+0x25c>)
 8008226:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800822c:	4618      	mov	r0, r3
 800822e:	f7fd f90f 	bl	8005450 <HAL_DMA_Abort_IT>
 8008232:	4603      	mov	r3, r0
 8008234:	2b00      	cmp	r3, #0
 8008236:	f000 8089 	beq.w	800834c <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	681a      	ldr	r2, [r3, #0]
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f022 0201 	bic.w	r2, r2, #1
 8008248:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2220      	movs	r2, #32
 800824e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008258:	687a      	ldr	r2, [r7, #4]
 800825a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800825c:	4610      	mov	r0, r2
 800825e:	4798      	blx	r3
 8008260:	e074      	b.n	800834c <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008266:	4a5a      	ldr	r2, [pc, #360]	; (80083d0 <I2C_ITError+0x25c>)
 8008268:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800826e:	4618      	mov	r0, r3
 8008270:	f7fd f8ee 	bl	8005450 <HAL_DMA_Abort_IT>
 8008274:	4603      	mov	r3, r0
 8008276:	2b00      	cmp	r3, #0
 8008278:	d068      	beq.n	800834c <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	695b      	ldr	r3, [r3, #20]
 8008280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008284:	2b40      	cmp	r3, #64	; 0x40
 8008286:	d10b      	bne.n	80082a0 <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	691a      	ldr	r2, [r3, #16]
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008292:	b2d2      	uxtb	r2, r2
 8008294:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800829a:	1c5a      	adds	r2, r3, #1
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	681a      	ldr	r2, [r3, #0]
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f022 0201 	bic.w	r2, r2, #1
 80082ae:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2220      	movs	r2, #32
 80082b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082be:	687a      	ldr	r2, [r7, #4]
 80082c0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80082c2:	4610      	mov	r0, r2
 80082c4:	4798      	blx	r3
 80082c6:	e041      	b.n	800834c <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082ce:	b2db      	uxtb	r3, r3
 80082d0:	2b60      	cmp	r3, #96	; 0x60
 80082d2:	d125      	bne.n	8008320 <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2220      	movs	r2, #32
 80082d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2200      	movs	r2, #0
 80082e0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	695b      	ldr	r3, [r3, #20]
 80082e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082ec:	2b40      	cmp	r3, #64	; 0x40
 80082ee:	d10b      	bne.n	8008308 <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	691a      	ldr	r2, [r3, #16]
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082fa:	b2d2      	uxtb	r2, r2
 80082fc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008302:	1c5a      	adds	r2, r3, #1
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	681a      	ldr	r2, [r3, #0]
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f022 0201 	bic.w	r2, r2, #1
 8008316:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f7fe fee4 	bl	80070e6 <HAL_I2C_AbortCpltCallback>
 800831e:	e015      	b.n	800834c <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	695b      	ldr	r3, [r3, #20]
 8008326:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800832a:	2b40      	cmp	r3, #64	; 0x40
 800832c:	d10b      	bne.n	8008346 <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	691a      	ldr	r2, [r3, #16]
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008338:	b2d2      	uxtb	r2, r2
 800833a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008340:	1c5a      	adds	r2, r3, #1
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f7fe fec4 	bl	80070d4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008350:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	f003 0301 	and.w	r3, r3, #1
 8008358:	2b00      	cmp	r3, #0
 800835a:	d10e      	bne.n	800837a <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008362:	2b00      	cmp	r3, #0
 8008364:	d109      	bne.n	800837a <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800836c:	2b00      	cmp	r3, #0
 800836e:	d104      	bne.n	800837a <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008376:	2b00      	cmp	r3, #0
 8008378:	d007      	beq.n	800838a <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	685a      	ldr	r2, [r3, #4]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008388:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008390:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008396:	f003 0304 	and.w	r3, r3, #4
 800839a:	2b04      	cmp	r3, #4
 800839c:	d113      	bne.n	80083c6 <I2C_ITError+0x252>
 800839e:	7bfb      	ldrb	r3, [r7, #15]
 80083a0:	2b28      	cmp	r3, #40	; 0x28
 80083a2:	d110      	bne.n	80083c6 <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	4a0b      	ldr	r2, [pc, #44]	; (80083d4 <I2C_ITError+0x260>)
 80083a8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2200      	movs	r2, #0
 80083ae:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2220      	movs	r2, #32
 80083b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2200      	movs	r2, #0
 80083bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f7fe fe6c 	bl	800709e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80083c6:	bf00      	nop
 80083c8:	3710      	adds	r7, #16
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}
 80083ce:	bf00      	nop
 80083d0:	080086d5 	.word	0x080086d5
 80083d4:	ffff0000 	.word	0xffff0000

080083d8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b088      	sub	sp, #32
 80083dc:	af02      	add	r7, sp, #8
 80083de:	60f8      	str	r0, [r7, #12]
 80083e0:	4608      	mov	r0, r1
 80083e2:	4611      	mov	r1, r2
 80083e4:	461a      	mov	r2, r3
 80083e6:	4603      	mov	r3, r0
 80083e8:	817b      	strh	r3, [r7, #10]
 80083ea:	460b      	mov	r3, r1
 80083ec:	813b      	strh	r3, [r7, #8]
 80083ee:	4613      	mov	r3, r2
 80083f0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008400:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008404:	9300      	str	r3, [sp, #0]
 8008406:	6a3b      	ldr	r3, [r7, #32]
 8008408:	2200      	movs	r2, #0
 800840a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800840e:	68f8      	ldr	r0, [r7, #12]
 8008410:	f000 fa08 	bl	8008824 <I2C_WaitOnFlagUntilTimeout>
 8008414:	4603      	mov	r3, r0
 8008416:	2b00      	cmp	r3, #0
 8008418:	d00d      	beq.n	8008436 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008424:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008428:	d103      	bne.n	8008432 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008430:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008432:	2303      	movs	r3, #3
 8008434:	e05f      	b.n	80084f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008436:	897b      	ldrh	r3, [r7, #10]
 8008438:	b2db      	uxtb	r3, r3
 800843a:	461a      	mov	r2, r3
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008444:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008448:	6a3a      	ldr	r2, [r7, #32]
 800844a:	492d      	ldr	r1, [pc, #180]	; (8008500 <I2C_RequestMemoryWrite+0x128>)
 800844c:	68f8      	ldr	r0, [r7, #12]
 800844e:	f000 fa40 	bl	80088d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008452:	4603      	mov	r3, r0
 8008454:	2b00      	cmp	r3, #0
 8008456:	d001      	beq.n	800845c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008458:	2301      	movs	r3, #1
 800845a:	e04c      	b.n	80084f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800845c:	2300      	movs	r3, #0
 800845e:	617b      	str	r3, [r7, #20]
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	695b      	ldr	r3, [r3, #20]
 8008466:	617b      	str	r3, [r7, #20]
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	699b      	ldr	r3, [r3, #24]
 800846e:	617b      	str	r3, [r7, #20]
 8008470:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008472:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008474:	6a39      	ldr	r1, [r7, #32]
 8008476:	68f8      	ldr	r0, [r7, #12]
 8008478:	f000 faaa 	bl	80089d0 <I2C_WaitOnTXEFlagUntilTimeout>
 800847c:	4603      	mov	r3, r0
 800847e:	2b00      	cmp	r3, #0
 8008480:	d00d      	beq.n	800849e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008486:	2b04      	cmp	r3, #4
 8008488:	d107      	bne.n	800849a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	681a      	ldr	r2, [r3, #0]
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008498:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800849a:	2301      	movs	r3, #1
 800849c:	e02b      	b.n	80084f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800849e:	88fb      	ldrh	r3, [r7, #6]
 80084a0:	2b01      	cmp	r3, #1
 80084a2:	d105      	bne.n	80084b0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80084a4:	893b      	ldrh	r3, [r7, #8]
 80084a6:	b2da      	uxtb	r2, r3
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	611a      	str	r2, [r3, #16]
 80084ae:	e021      	b.n	80084f4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80084b0:	893b      	ldrh	r3, [r7, #8]
 80084b2:	0a1b      	lsrs	r3, r3, #8
 80084b4:	b29b      	uxth	r3, r3
 80084b6:	b2da      	uxtb	r2, r3
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80084be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80084c0:	6a39      	ldr	r1, [r7, #32]
 80084c2:	68f8      	ldr	r0, [r7, #12]
 80084c4:	f000 fa84 	bl	80089d0 <I2C_WaitOnTXEFlagUntilTimeout>
 80084c8:	4603      	mov	r3, r0
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d00d      	beq.n	80084ea <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084d2:	2b04      	cmp	r3, #4
 80084d4:	d107      	bne.n	80084e6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	681a      	ldr	r2, [r3, #0]
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80084e4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80084e6:	2301      	movs	r3, #1
 80084e8:	e005      	b.n	80084f6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80084ea:	893b      	ldrh	r3, [r7, #8]
 80084ec:	b2da      	uxtb	r2, r3
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80084f4:	2300      	movs	r3, #0
}
 80084f6:	4618      	mov	r0, r3
 80084f8:	3718      	adds	r7, #24
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bd80      	pop	{r7, pc}
 80084fe:	bf00      	nop
 8008500:	00010002 	.word	0x00010002

08008504 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b088      	sub	sp, #32
 8008508:	af02      	add	r7, sp, #8
 800850a:	60f8      	str	r0, [r7, #12]
 800850c:	4608      	mov	r0, r1
 800850e:	4611      	mov	r1, r2
 8008510:	461a      	mov	r2, r3
 8008512:	4603      	mov	r3, r0
 8008514:	817b      	strh	r3, [r7, #10]
 8008516:	460b      	mov	r3, r1
 8008518:	813b      	strh	r3, [r7, #8]
 800851a:	4613      	mov	r3, r2
 800851c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	681a      	ldr	r2, [r3, #0]
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800852c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800853c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800853e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008540:	9300      	str	r3, [sp, #0]
 8008542:	6a3b      	ldr	r3, [r7, #32]
 8008544:	2200      	movs	r2, #0
 8008546:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800854a:	68f8      	ldr	r0, [r7, #12]
 800854c:	f000 f96a 	bl	8008824 <I2C_WaitOnFlagUntilTimeout>
 8008550:	4603      	mov	r3, r0
 8008552:	2b00      	cmp	r3, #0
 8008554:	d00d      	beq.n	8008572 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008560:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008564:	d103      	bne.n	800856e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f44f 7200 	mov.w	r2, #512	; 0x200
 800856c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800856e:	2303      	movs	r3, #3
 8008570:	e0aa      	b.n	80086c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008572:	897b      	ldrh	r3, [r7, #10]
 8008574:	b2db      	uxtb	r3, r3
 8008576:	461a      	mov	r2, r3
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008580:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008584:	6a3a      	ldr	r2, [r7, #32]
 8008586:	4952      	ldr	r1, [pc, #328]	; (80086d0 <I2C_RequestMemoryRead+0x1cc>)
 8008588:	68f8      	ldr	r0, [r7, #12]
 800858a:	f000 f9a2 	bl	80088d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800858e:	4603      	mov	r3, r0
 8008590:	2b00      	cmp	r3, #0
 8008592:	d001      	beq.n	8008598 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008594:	2301      	movs	r3, #1
 8008596:	e097      	b.n	80086c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008598:	2300      	movs	r3, #0
 800859a:	617b      	str	r3, [r7, #20]
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	695b      	ldr	r3, [r3, #20]
 80085a2:	617b      	str	r3, [r7, #20]
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	699b      	ldr	r3, [r3, #24]
 80085aa:	617b      	str	r3, [r7, #20]
 80085ac:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80085ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085b0:	6a39      	ldr	r1, [r7, #32]
 80085b2:	68f8      	ldr	r0, [r7, #12]
 80085b4:	f000 fa0c 	bl	80089d0 <I2C_WaitOnTXEFlagUntilTimeout>
 80085b8:	4603      	mov	r3, r0
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d00d      	beq.n	80085da <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085c2:	2b04      	cmp	r3, #4
 80085c4:	d107      	bne.n	80085d6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	681a      	ldr	r2, [r3, #0]
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80085d4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80085d6:	2301      	movs	r3, #1
 80085d8:	e076      	b.n	80086c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80085da:	88fb      	ldrh	r3, [r7, #6]
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d105      	bne.n	80085ec <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80085e0:	893b      	ldrh	r3, [r7, #8]
 80085e2:	b2da      	uxtb	r2, r3
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	611a      	str	r2, [r3, #16]
 80085ea:	e021      	b.n	8008630 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80085ec:	893b      	ldrh	r3, [r7, #8]
 80085ee:	0a1b      	lsrs	r3, r3, #8
 80085f0:	b29b      	uxth	r3, r3
 80085f2:	b2da      	uxtb	r2, r3
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80085fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085fc:	6a39      	ldr	r1, [r7, #32]
 80085fe:	68f8      	ldr	r0, [r7, #12]
 8008600:	f000 f9e6 	bl	80089d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8008604:	4603      	mov	r3, r0
 8008606:	2b00      	cmp	r3, #0
 8008608:	d00d      	beq.n	8008626 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800860e:	2b04      	cmp	r3, #4
 8008610:	d107      	bne.n	8008622 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	681a      	ldr	r2, [r3, #0]
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008620:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008622:	2301      	movs	r3, #1
 8008624:	e050      	b.n	80086c8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008626:	893b      	ldrh	r3, [r7, #8]
 8008628:	b2da      	uxtb	r2, r3
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008630:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008632:	6a39      	ldr	r1, [r7, #32]
 8008634:	68f8      	ldr	r0, [r7, #12]
 8008636:	f000 f9cb 	bl	80089d0 <I2C_WaitOnTXEFlagUntilTimeout>
 800863a:	4603      	mov	r3, r0
 800863c:	2b00      	cmp	r3, #0
 800863e:	d00d      	beq.n	800865c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008644:	2b04      	cmp	r3, #4
 8008646:	d107      	bne.n	8008658 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	681a      	ldr	r2, [r3, #0]
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008656:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008658:	2301      	movs	r3, #1
 800865a:	e035      	b.n	80086c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	681a      	ldr	r2, [r3, #0]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800866a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800866c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800866e:	9300      	str	r3, [sp, #0]
 8008670:	6a3b      	ldr	r3, [r7, #32]
 8008672:	2200      	movs	r2, #0
 8008674:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008678:	68f8      	ldr	r0, [r7, #12]
 800867a:	f000 f8d3 	bl	8008824 <I2C_WaitOnFlagUntilTimeout>
 800867e:	4603      	mov	r3, r0
 8008680:	2b00      	cmp	r3, #0
 8008682:	d00d      	beq.n	80086a0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800868e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008692:	d103      	bne.n	800869c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f44f 7200 	mov.w	r2, #512	; 0x200
 800869a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800869c:	2303      	movs	r3, #3
 800869e:	e013      	b.n	80086c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80086a0:	897b      	ldrh	r3, [r7, #10]
 80086a2:	b2db      	uxtb	r3, r3
 80086a4:	f043 0301 	orr.w	r3, r3, #1
 80086a8:	b2da      	uxtb	r2, r3
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80086b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086b2:	6a3a      	ldr	r2, [r7, #32]
 80086b4:	4906      	ldr	r1, [pc, #24]	; (80086d0 <I2C_RequestMemoryRead+0x1cc>)
 80086b6:	68f8      	ldr	r0, [r7, #12]
 80086b8:	f000 f90b 	bl	80088d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80086bc:	4603      	mov	r3, r0
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d001      	beq.n	80086c6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80086c2:	2301      	movs	r3, #1
 80086c4:	e000      	b.n	80086c8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80086c6:	2300      	movs	r3, #0
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	3718      	adds	r7, #24
 80086cc:	46bd      	mov	sp, r7
 80086ce:	bd80      	pop	{r7, pc}
 80086d0:	00010002 	.word	0x00010002

080086d4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b086      	sub	sp, #24
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80086dc:	2300      	movs	r3, #0
 80086de:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086e4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086ec:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80086ee:	4b4b      	ldr	r3, [pc, #300]	; (800881c <I2C_DMAAbort+0x148>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	08db      	lsrs	r3, r3, #3
 80086f4:	4a4a      	ldr	r2, [pc, #296]	; (8008820 <I2C_DMAAbort+0x14c>)
 80086f6:	fba2 2303 	umull	r2, r3, r2, r3
 80086fa:	0a1a      	lsrs	r2, r3, #8
 80086fc:	4613      	mov	r3, r2
 80086fe:	009b      	lsls	r3, r3, #2
 8008700:	4413      	add	r3, r2
 8008702:	00da      	lsls	r2, r3, #3
 8008704:	1ad3      	subs	r3, r2, r3
 8008706:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d106      	bne.n	800871c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008712:	f043 0220 	orr.w	r2, r3, #32
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800871a:	e00a      	b.n	8008732 <I2C_DMAAbort+0x5e>
    }
    count--;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	3b01      	subs	r3, #1
 8008720:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800872c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008730:	d0ea      	beq.n	8008708 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8008732:	697b      	ldr	r3, [r7, #20]
 8008734:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008736:	2b00      	cmp	r3, #0
 8008738:	d003      	beq.n	8008742 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800873e:	2200      	movs	r2, #0
 8008740:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008746:	2b00      	cmp	r3, #0
 8008748:	d003      	beq.n	8008752 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800874e:	2200      	movs	r2, #0
 8008750:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	697b      	ldr	r3, [r7, #20]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008760:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8008762:	697b      	ldr	r3, [r7, #20]
 8008764:	2200      	movs	r2, #0
 8008766:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800876c:	2b00      	cmp	r3, #0
 800876e:	d003      	beq.n	8008778 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008770:	697b      	ldr	r3, [r7, #20]
 8008772:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008774:	2200      	movs	r2, #0
 8008776:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800877c:	2b00      	cmp	r3, #0
 800877e:	d003      	beq.n	8008788 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008780:	697b      	ldr	r3, [r7, #20]
 8008782:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008784:	2200      	movs	r2, #0
 8008786:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8008788:	697b      	ldr	r3, [r7, #20]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	681a      	ldr	r2, [r3, #0]
 800878e:	697b      	ldr	r3, [r7, #20]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f022 0201 	bic.w	r2, r2, #1
 8008796:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008798:	697b      	ldr	r3, [r7, #20]
 800879a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800879e:	b2db      	uxtb	r3, r3
 80087a0:	2b60      	cmp	r3, #96	; 0x60
 80087a2:	d10e      	bne.n	80087c2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80087a4:	697b      	ldr	r3, [r7, #20]
 80087a6:	2220      	movs	r2, #32
 80087a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80087ac:	697b      	ldr	r3, [r7, #20]
 80087ae:	2200      	movs	r2, #0
 80087b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	2200      	movs	r2, #0
 80087b8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80087ba:	6978      	ldr	r0, [r7, #20]
 80087bc:	f7fe fc93 	bl	80070e6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80087c0:	e027      	b.n	8008812 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80087c2:	7cfb      	ldrb	r3, [r7, #19]
 80087c4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80087c8:	2b28      	cmp	r3, #40	; 0x28
 80087ca:	d117      	bne.n	80087fc <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80087cc:	697b      	ldr	r3, [r7, #20]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	681a      	ldr	r2, [r3, #0]
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f042 0201 	orr.w	r2, r2, #1
 80087da:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80087dc:	697b      	ldr	r3, [r7, #20]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	681a      	ldr	r2, [r3, #0]
 80087e2:	697b      	ldr	r3, [r7, #20]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80087ea:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80087ec:	697b      	ldr	r3, [r7, #20]
 80087ee:	2200      	movs	r2, #0
 80087f0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	2228      	movs	r2, #40	; 0x28
 80087f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80087fa:	e007      	b.n	800880c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80087fc:	697b      	ldr	r3, [r7, #20]
 80087fe:	2220      	movs	r2, #32
 8008800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	2200      	movs	r2, #0
 8008808:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800880c:	6978      	ldr	r0, [r7, #20]
 800880e:	f7fe fc61 	bl	80070d4 <HAL_I2C_ErrorCallback>
}
 8008812:	bf00      	nop
 8008814:	3718      	adds	r7, #24
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}
 800881a:	bf00      	nop
 800881c:	20000000 	.word	0x20000000
 8008820:	14f8b589 	.word	0x14f8b589

08008824 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b084      	sub	sp, #16
 8008828:	af00      	add	r7, sp, #0
 800882a:	60f8      	str	r0, [r7, #12]
 800882c:	60b9      	str	r1, [r7, #8]
 800882e:	603b      	str	r3, [r7, #0]
 8008830:	4613      	mov	r3, r2
 8008832:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008834:	e025      	b.n	8008882 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	f1b3 3fff 	cmp.w	r3, #4294967295
 800883c:	d021      	beq.n	8008882 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800883e:	f7fc fb9f 	bl	8004f80 <HAL_GetTick>
 8008842:	4602      	mov	r2, r0
 8008844:	69bb      	ldr	r3, [r7, #24]
 8008846:	1ad3      	subs	r3, r2, r3
 8008848:	683a      	ldr	r2, [r7, #0]
 800884a:	429a      	cmp	r2, r3
 800884c:	d302      	bcc.n	8008854 <I2C_WaitOnFlagUntilTimeout+0x30>
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d116      	bne.n	8008882 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2200      	movs	r2, #0
 8008858:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	2220      	movs	r2, #32
 800885e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	2200      	movs	r2, #0
 8008866:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800886e:	f043 0220 	orr.w	r2, r3, #32
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2200      	movs	r2, #0
 800887a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800887e:	2301      	movs	r3, #1
 8008880:	e023      	b.n	80088ca <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	0c1b      	lsrs	r3, r3, #16
 8008886:	b2db      	uxtb	r3, r3
 8008888:	2b01      	cmp	r3, #1
 800888a:	d10d      	bne.n	80088a8 <I2C_WaitOnFlagUntilTimeout+0x84>
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	695b      	ldr	r3, [r3, #20]
 8008892:	43da      	mvns	r2, r3
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	4013      	ands	r3, r2
 8008898:	b29b      	uxth	r3, r3
 800889a:	2b00      	cmp	r3, #0
 800889c:	bf0c      	ite	eq
 800889e:	2301      	moveq	r3, #1
 80088a0:	2300      	movne	r3, #0
 80088a2:	b2db      	uxtb	r3, r3
 80088a4:	461a      	mov	r2, r3
 80088a6:	e00c      	b.n	80088c2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	699b      	ldr	r3, [r3, #24]
 80088ae:	43da      	mvns	r2, r3
 80088b0:	68bb      	ldr	r3, [r7, #8]
 80088b2:	4013      	ands	r3, r2
 80088b4:	b29b      	uxth	r3, r3
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	bf0c      	ite	eq
 80088ba:	2301      	moveq	r3, #1
 80088bc:	2300      	movne	r3, #0
 80088be:	b2db      	uxtb	r3, r3
 80088c0:	461a      	mov	r2, r3
 80088c2:	79fb      	ldrb	r3, [r7, #7]
 80088c4:	429a      	cmp	r2, r3
 80088c6:	d0b6      	beq.n	8008836 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80088c8:	2300      	movs	r3, #0
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3710      	adds	r7, #16
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}

080088d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80088d2:	b580      	push	{r7, lr}
 80088d4:	b084      	sub	sp, #16
 80088d6:	af00      	add	r7, sp, #0
 80088d8:	60f8      	str	r0, [r7, #12]
 80088da:	60b9      	str	r1, [r7, #8]
 80088dc:	607a      	str	r2, [r7, #4]
 80088de:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80088e0:	e051      	b.n	8008986 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	695b      	ldr	r3, [r3, #20]
 80088e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80088ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80088f0:	d123      	bne.n	800893a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	681a      	ldr	r2, [r3, #0]
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008900:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800890a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	2200      	movs	r2, #0
 8008910:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	2220      	movs	r2, #32
 8008916:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	2200      	movs	r2, #0
 800891e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008926:	f043 0204 	orr.w	r2, r3, #4
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	2200      	movs	r2, #0
 8008932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008936:	2301      	movs	r3, #1
 8008938:	e046      	b.n	80089c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008940:	d021      	beq.n	8008986 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008942:	f7fc fb1d 	bl	8004f80 <HAL_GetTick>
 8008946:	4602      	mov	r2, r0
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	1ad3      	subs	r3, r2, r3
 800894c:	687a      	ldr	r2, [r7, #4]
 800894e:	429a      	cmp	r2, r3
 8008950:	d302      	bcc.n	8008958 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2b00      	cmp	r3, #0
 8008956:	d116      	bne.n	8008986 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	2200      	movs	r2, #0
 800895c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	2220      	movs	r2, #32
 8008962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	2200      	movs	r2, #0
 800896a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008972:	f043 0220 	orr.w	r2, r3, #32
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	2200      	movs	r2, #0
 800897e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008982:	2301      	movs	r3, #1
 8008984:	e020      	b.n	80089c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	0c1b      	lsrs	r3, r3, #16
 800898a:	b2db      	uxtb	r3, r3
 800898c:	2b01      	cmp	r3, #1
 800898e:	d10c      	bne.n	80089aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	695b      	ldr	r3, [r3, #20]
 8008996:	43da      	mvns	r2, r3
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	4013      	ands	r3, r2
 800899c:	b29b      	uxth	r3, r3
 800899e:	2b00      	cmp	r3, #0
 80089a0:	bf14      	ite	ne
 80089a2:	2301      	movne	r3, #1
 80089a4:	2300      	moveq	r3, #0
 80089a6:	b2db      	uxtb	r3, r3
 80089a8:	e00b      	b.n	80089c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	699b      	ldr	r3, [r3, #24]
 80089b0:	43da      	mvns	r2, r3
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	4013      	ands	r3, r2
 80089b6:	b29b      	uxth	r3, r3
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	bf14      	ite	ne
 80089bc:	2301      	movne	r3, #1
 80089be:	2300      	moveq	r3, #0
 80089c0:	b2db      	uxtb	r3, r3
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d18d      	bne.n	80088e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80089c6:	2300      	movs	r3, #0
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	3710      	adds	r7, #16
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}

080089d0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b084      	sub	sp, #16
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	60f8      	str	r0, [r7, #12]
 80089d8:	60b9      	str	r1, [r7, #8]
 80089da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80089dc:	e02d      	b.n	8008a3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80089de:	68f8      	ldr	r0, [r7, #12]
 80089e0:	f000 f900 	bl	8008be4 <I2C_IsAcknowledgeFailed>
 80089e4:	4603      	mov	r3, r0
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d001      	beq.n	80089ee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80089ea:	2301      	movs	r3, #1
 80089ec:	e02d      	b.n	8008a4a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089f4:	d021      	beq.n	8008a3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089f6:	f7fc fac3 	bl	8004f80 <HAL_GetTick>
 80089fa:	4602      	mov	r2, r0
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	1ad3      	subs	r3, r2, r3
 8008a00:	68ba      	ldr	r2, [r7, #8]
 8008a02:	429a      	cmp	r2, r3
 8008a04:	d302      	bcc.n	8008a0c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008a06:	68bb      	ldr	r3, [r7, #8]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d116      	bne.n	8008a3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	2220      	movs	r2, #32
 8008a16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a26:	f043 0220 	orr.w	r2, r3, #32
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	2200      	movs	r2, #0
 8008a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008a36:	2301      	movs	r3, #1
 8008a38:	e007      	b.n	8008a4a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	695b      	ldr	r3, [r3, #20]
 8008a40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a44:	2b80      	cmp	r3, #128	; 0x80
 8008a46:	d1ca      	bne.n	80089de <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008a48:	2300      	movs	r3, #0
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	3710      	adds	r7, #16
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	bd80      	pop	{r7, pc}

08008a52 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008a52:	b580      	push	{r7, lr}
 8008a54:	b084      	sub	sp, #16
 8008a56:	af00      	add	r7, sp, #0
 8008a58:	60f8      	str	r0, [r7, #12]
 8008a5a:	60b9      	str	r1, [r7, #8]
 8008a5c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008a5e:	e02d      	b.n	8008abc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008a60:	68f8      	ldr	r0, [r7, #12]
 8008a62:	f000 f8bf 	bl	8008be4 <I2C_IsAcknowledgeFailed>
 8008a66:	4603      	mov	r3, r0
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d001      	beq.n	8008a70 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	e02d      	b.n	8008acc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a76:	d021      	beq.n	8008abc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a78:	f7fc fa82 	bl	8004f80 <HAL_GetTick>
 8008a7c:	4602      	mov	r2, r0
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	1ad3      	subs	r3, r2, r3
 8008a82:	68ba      	ldr	r2, [r7, #8]
 8008a84:	429a      	cmp	r2, r3
 8008a86:	d302      	bcc.n	8008a8e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d116      	bne.n	8008abc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	2200      	movs	r2, #0
 8008a92:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2220      	movs	r2, #32
 8008a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008aa8:	f043 0220 	orr.w	r2, r3, #32
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008ab8:	2301      	movs	r3, #1
 8008aba:	e007      	b.n	8008acc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	695b      	ldr	r3, [r3, #20]
 8008ac2:	f003 0304 	and.w	r3, r3, #4
 8008ac6:	2b04      	cmp	r3, #4
 8008ac8:	d1ca      	bne.n	8008a60 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008aca:	2300      	movs	r3, #0
}
 8008acc:	4618      	mov	r0, r3
 8008ace:	3710      	adds	r7, #16
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	bd80      	pop	{r7, pc}

08008ad4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8008ad4:	b480      	push	{r7}
 8008ad6:	b085      	sub	sp, #20
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008adc:	2300      	movs	r3, #0
 8008ade:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8008ae0:	4b13      	ldr	r3, [pc, #76]	; (8008b30 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	08db      	lsrs	r3, r3, #3
 8008ae6:	4a13      	ldr	r2, [pc, #76]	; (8008b34 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8008ae8:	fba2 2303 	umull	r2, r3, r2, r3
 8008aec:	0a1a      	lsrs	r2, r3, #8
 8008aee:	4613      	mov	r3, r2
 8008af0:	009b      	lsls	r3, r3, #2
 8008af2:	4413      	add	r3, r2
 8008af4:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	3b01      	subs	r3, #1
 8008afa:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d107      	bne.n	8008b12 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b06:	f043 0220 	orr.w	r2, r3, #32
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008b0e:	2301      	movs	r3, #1
 8008b10:	e008      	b.n	8008b24 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008b1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b20:	d0e9      	beq.n	8008af6 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8008b22:	2300      	movs	r3, #0
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	3714      	adds	r7, #20
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bc80      	pop	{r7}
 8008b2c:	4770      	bx	lr
 8008b2e:	bf00      	nop
 8008b30:	20000000 	.word	0x20000000
 8008b34:	14f8b589 	.word	0x14f8b589

08008b38 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b084      	sub	sp, #16
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	60f8      	str	r0, [r7, #12]
 8008b40:	60b9      	str	r1, [r7, #8]
 8008b42:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008b44:	e042      	b.n	8008bcc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	695b      	ldr	r3, [r3, #20]
 8008b4c:	f003 0310 	and.w	r3, r3, #16
 8008b50:	2b10      	cmp	r3, #16
 8008b52:	d119      	bne.n	8008b88 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f06f 0210 	mvn.w	r2, #16
 8008b5c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	2200      	movs	r2, #0
 8008b62:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	2220      	movs	r2, #32
 8008b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008b84:	2301      	movs	r3, #1
 8008b86:	e029      	b.n	8008bdc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b88:	f7fc f9fa 	bl	8004f80 <HAL_GetTick>
 8008b8c:	4602      	mov	r2, r0
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	1ad3      	subs	r3, r2, r3
 8008b92:	68ba      	ldr	r2, [r7, #8]
 8008b94:	429a      	cmp	r2, r3
 8008b96:	d302      	bcc.n	8008b9e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008b98:	68bb      	ldr	r3, [r7, #8]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d116      	bne.n	8008bcc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	2220      	movs	r2, #32
 8008ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bb8:	f043 0220 	orr.w	r2, r3, #32
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008bc8:	2301      	movs	r3, #1
 8008bca:	e007      	b.n	8008bdc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	695b      	ldr	r3, [r3, #20]
 8008bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bd6:	2b40      	cmp	r3, #64	; 0x40
 8008bd8:	d1b5      	bne.n	8008b46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008bda:	2300      	movs	r3, #0
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	3710      	adds	r7, #16
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b083      	sub	sp, #12
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	695b      	ldr	r3, [r3, #20]
 8008bf2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008bf6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bfa:	d11b      	bne.n	8008c34 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008c04:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2220      	movs	r2, #32
 8008c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2200      	movs	r2, #0
 8008c18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c20:	f043 0204 	orr.w	r2, r3, #4
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008c30:	2301      	movs	r3, #1
 8008c32:	e000      	b.n	8008c36 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008c34:	2300      	movs	r3, #0
}
 8008c36:	4618      	mov	r0, r3
 8008c38:	370c      	adds	r7, #12
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bc80      	pop	{r7}
 8008c3e:	4770      	bx	lr

08008c40 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b083      	sub	sp, #12
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c4c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008c50:	d103      	bne.n	8008c5a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2201      	movs	r2, #1
 8008c56:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8008c58:	e007      	b.n	8008c6a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c5e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008c62:	d102      	bne.n	8008c6a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2208      	movs	r2, #8
 8008c68:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008c6a:	bf00      	nop
 8008c6c:	370c      	adds	r7, #12
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bc80      	pop	{r7}
 8008c72:	4770      	bx	lr

08008c74 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b086      	sub	sp, #24
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d101      	bne.n	8008c86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008c82:	2301      	movs	r3, #1
 8008c84:	e26c      	b.n	8009160 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f003 0301 	and.w	r3, r3, #1
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	f000 8087 	beq.w	8008da2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008c94:	4b92      	ldr	r3, [pc, #584]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008c96:	685b      	ldr	r3, [r3, #4]
 8008c98:	f003 030c 	and.w	r3, r3, #12
 8008c9c:	2b04      	cmp	r3, #4
 8008c9e:	d00c      	beq.n	8008cba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8008ca0:	4b8f      	ldr	r3, [pc, #572]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008ca2:	685b      	ldr	r3, [r3, #4]
 8008ca4:	f003 030c 	and.w	r3, r3, #12
 8008ca8:	2b08      	cmp	r3, #8
 8008caa:	d112      	bne.n	8008cd2 <HAL_RCC_OscConfig+0x5e>
 8008cac:	4b8c      	ldr	r3, [pc, #560]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008cb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008cb8:	d10b      	bne.n	8008cd2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008cba:	4b89      	ldr	r3, [pc, #548]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d06c      	beq.n	8008da0 <HAL_RCC_OscConfig+0x12c>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	685b      	ldr	r3, [r3, #4]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d168      	bne.n	8008da0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8008cce:	2301      	movs	r3, #1
 8008cd0:	e246      	b.n	8009160 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	685b      	ldr	r3, [r3, #4]
 8008cd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008cda:	d106      	bne.n	8008cea <HAL_RCC_OscConfig+0x76>
 8008cdc:	4b80      	ldr	r3, [pc, #512]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a7f      	ldr	r2, [pc, #508]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008ce2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008ce6:	6013      	str	r3, [r2, #0]
 8008ce8:	e02e      	b.n	8008d48 <HAL_RCC_OscConfig+0xd4>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d10c      	bne.n	8008d0c <HAL_RCC_OscConfig+0x98>
 8008cf2:	4b7b      	ldr	r3, [pc, #492]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	4a7a      	ldr	r2, [pc, #488]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008cf8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008cfc:	6013      	str	r3, [r2, #0]
 8008cfe:	4b78      	ldr	r3, [pc, #480]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	4a77      	ldr	r2, [pc, #476]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008d04:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008d08:	6013      	str	r3, [r2, #0]
 8008d0a:	e01d      	b.n	8008d48 <HAL_RCC_OscConfig+0xd4>
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	685b      	ldr	r3, [r3, #4]
 8008d10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008d14:	d10c      	bne.n	8008d30 <HAL_RCC_OscConfig+0xbc>
 8008d16:	4b72      	ldr	r3, [pc, #456]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	4a71      	ldr	r2, [pc, #452]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008d1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008d20:	6013      	str	r3, [r2, #0]
 8008d22:	4b6f      	ldr	r3, [pc, #444]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a6e      	ldr	r2, [pc, #440]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008d28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008d2c:	6013      	str	r3, [r2, #0]
 8008d2e:	e00b      	b.n	8008d48 <HAL_RCC_OscConfig+0xd4>
 8008d30:	4b6b      	ldr	r3, [pc, #428]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	4a6a      	ldr	r2, [pc, #424]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008d36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008d3a:	6013      	str	r3, [r2, #0]
 8008d3c:	4b68      	ldr	r3, [pc, #416]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4a67      	ldr	r2, [pc, #412]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008d42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008d46:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	685b      	ldr	r3, [r3, #4]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d013      	beq.n	8008d78 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d50:	f7fc f916 	bl	8004f80 <HAL_GetTick>
 8008d54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008d56:	e008      	b.n	8008d6a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008d58:	f7fc f912 	bl	8004f80 <HAL_GetTick>
 8008d5c:	4602      	mov	r2, r0
 8008d5e:	693b      	ldr	r3, [r7, #16]
 8008d60:	1ad3      	subs	r3, r2, r3
 8008d62:	2b64      	cmp	r3, #100	; 0x64
 8008d64:	d901      	bls.n	8008d6a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8008d66:	2303      	movs	r3, #3
 8008d68:	e1fa      	b.n	8009160 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008d6a:	4b5d      	ldr	r3, [pc, #372]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d0f0      	beq.n	8008d58 <HAL_RCC_OscConfig+0xe4>
 8008d76:	e014      	b.n	8008da2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d78:	f7fc f902 	bl	8004f80 <HAL_GetTick>
 8008d7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008d7e:	e008      	b.n	8008d92 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008d80:	f7fc f8fe 	bl	8004f80 <HAL_GetTick>
 8008d84:	4602      	mov	r2, r0
 8008d86:	693b      	ldr	r3, [r7, #16]
 8008d88:	1ad3      	subs	r3, r2, r3
 8008d8a:	2b64      	cmp	r3, #100	; 0x64
 8008d8c:	d901      	bls.n	8008d92 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8008d8e:	2303      	movs	r3, #3
 8008d90:	e1e6      	b.n	8009160 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008d92:	4b53      	ldr	r3, [pc, #332]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d1f0      	bne.n	8008d80 <HAL_RCC_OscConfig+0x10c>
 8008d9e:	e000      	b.n	8008da2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008da0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f003 0302 	and.w	r3, r3, #2
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d063      	beq.n	8008e76 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008dae:	4b4c      	ldr	r3, [pc, #304]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008db0:	685b      	ldr	r3, [r3, #4]
 8008db2:	f003 030c 	and.w	r3, r3, #12
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d00b      	beq.n	8008dd2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8008dba:	4b49      	ldr	r3, [pc, #292]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008dbc:	685b      	ldr	r3, [r3, #4]
 8008dbe:	f003 030c 	and.w	r3, r3, #12
 8008dc2:	2b08      	cmp	r3, #8
 8008dc4:	d11c      	bne.n	8008e00 <HAL_RCC_OscConfig+0x18c>
 8008dc6:	4b46      	ldr	r3, [pc, #280]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008dc8:	685b      	ldr	r3, [r3, #4]
 8008dca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d116      	bne.n	8008e00 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008dd2:	4b43      	ldr	r3, [pc, #268]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f003 0302 	and.w	r3, r3, #2
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d005      	beq.n	8008dea <HAL_RCC_OscConfig+0x176>
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	691b      	ldr	r3, [r3, #16]
 8008de2:	2b01      	cmp	r3, #1
 8008de4:	d001      	beq.n	8008dea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8008de6:	2301      	movs	r3, #1
 8008de8:	e1ba      	b.n	8009160 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008dea:	4b3d      	ldr	r3, [pc, #244]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	695b      	ldr	r3, [r3, #20]
 8008df6:	00db      	lsls	r3, r3, #3
 8008df8:	4939      	ldr	r1, [pc, #228]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008dfa:	4313      	orrs	r3, r2
 8008dfc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008dfe:	e03a      	b.n	8008e76 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	691b      	ldr	r3, [r3, #16]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d020      	beq.n	8008e4a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008e08:	4b36      	ldr	r3, [pc, #216]	; (8008ee4 <HAL_RCC_OscConfig+0x270>)
 8008e0a:	2201      	movs	r2, #1
 8008e0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008e0e:	f7fc f8b7 	bl	8004f80 <HAL_GetTick>
 8008e12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008e14:	e008      	b.n	8008e28 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008e16:	f7fc f8b3 	bl	8004f80 <HAL_GetTick>
 8008e1a:	4602      	mov	r2, r0
 8008e1c:	693b      	ldr	r3, [r7, #16]
 8008e1e:	1ad3      	subs	r3, r2, r3
 8008e20:	2b02      	cmp	r3, #2
 8008e22:	d901      	bls.n	8008e28 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8008e24:	2303      	movs	r3, #3
 8008e26:	e19b      	b.n	8009160 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008e28:	4b2d      	ldr	r3, [pc, #180]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f003 0302 	and.w	r3, r3, #2
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d0f0      	beq.n	8008e16 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008e34:	4b2a      	ldr	r3, [pc, #168]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	695b      	ldr	r3, [r3, #20]
 8008e40:	00db      	lsls	r3, r3, #3
 8008e42:	4927      	ldr	r1, [pc, #156]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008e44:	4313      	orrs	r3, r2
 8008e46:	600b      	str	r3, [r1, #0]
 8008e48:	e015      	b.n	8008e76 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008e4a:	4b26      	ldr	r3, [pc, #152]	; (8008ee4 <HAL_RCC_OscConfig+0x270>)
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008e50:	f7fc f896 	bl	8004f80 <HAL_GetTick>
 8008e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008e56:	e008      	b.n	8008e6a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008e58:	f7fc f892 	bl	8004f80 <HAL_GetTick>
 8008e5c:	4602      	mov	r2, r0
 8008e5e:	693b      	ldr	r3, [r7, #16]
 8008e60:	1ad3      	subs	r3, r2, r3
 8008e62:	2b02      	cmp	r3, #2
 8008e64:	d901      	bls.n	8008e6a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8008e66:	2303      	movs	r3, #3
 8008e68:	e17a      	b.n	8009160 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008e6a:	4b1d      	ldr	r3, [pc, #116]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f003 0302 	and.w	r3, r3, #2
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d1f0      	bne.n	8008e58 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f003 0308 	and.w	r3, r3, #8
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d03a      	beq.n	8008ef8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	699b      	ldr	r3, [r3, #24]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d019      	beq.n	8008ebe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008e8a:	4b17      	ldr	r3, [pc, #92]	; (8008ee8 <HAL_RCC_OscConfig+0x274>)
 8008e8c:	2201      	movs	r2, #1
 8008e8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008e90:	f7fc f876 	bl	8004f80 <HAL_GetTick>
 8008e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008e96:	e008      	b.n	8008eaa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008e98:	f7fc f872 	bl	8004f80 <HAL_GetTick>
 8008e9c:	4602      	mov	r2, r0
 8008e9e:	693b      	ldr	r3, [r7, #16]
 8008ea0:	1ad3      	subs	r3, r2, r3
 8008ea2:	2b02      	cmp	r3, #2
 8008ea4:	d901      	bls.n	8008eaa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8008ea6:	2303      	movs	r3, #3
 8008ea8:	e15a      	b.n	8009160 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008eaa:	4b0d      	ldr	r3, [pc, #52]	; (8008ee0 <HAL_RCC_OscConfig+0x26c>)
 8008eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eae:	f003 0302 	and.w	r3, r3, #2
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d0f0      	beq.n	8008e98 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8008eb6:	2001      	movs	r0, #1
 8008eb8:	f000 fb08 	bl	80094cc <RCC_Delay>
 8008ebc:	e01c      	b.n	8008ef8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008ebe:	4b0a      	ldr	r3, [pc, #40]	; (8008ee8 <HAL_RCC_OscConfig+0x274>)
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008ec4:	f7fc f85c 	bl	8004f80 <HAL_GetTick>
 8008ec8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008eca:	e00f      	b.n	8008eec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008ecc:	f7fc f858 	bl	8004f80 <HAL_GetTick>
 8008ed0:	4602      	mov	r2, r0
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	1ad3      	subs	r3, r2, r3
 8008ed6:	2b02      	cmp	r3, #2
 8008ed8:	d908      	bls.n	8008eec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8008eda:	2303      	movs	r3, #3
 8008edc:	e140      	b.n	8009160 <HAL_RCC_OscConfig+0x4ec>
 8008ede:	bf00      	nop
 8008ee0:	40021000 	.word	0x40021000
 8008ee4:	42420000 	.word	0x42420000
 8008ee8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008eec:	4b9e      	ldr	r3, [pc, #632]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8008eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ef0:	f003 0302 	and.w	r3, r3, #2
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d1e9      	bne.n	8008ecc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f003 0304 	and.w	r3, r3, #4
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	f000 80a6 	beq.w	8009052 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008f06:	2300      	movs	r3, #0
 8008f08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008f0a:	4b97      	ldr	r3, [pc, #604]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8008f0c:	69db      	ldr	r3, [r3, #28]
 8008f0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d10d      	bne.n	8008f32 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008f16:	4b94      	ldr	r3, [pc, #592]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8008f18:	69db      	ldr	r3, [r3, #28]
 8008f1a:	4a93      	ldr	r2, [pc, #588]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8008f1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008f20:	61d3      	str	r3, [r2, #28]
 8008f22:	4b91      	ldr	r3, [pc, #580]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8008f24:	69db      	ldr	r3, [r3, #28]
 8008f26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008f2a:	60bb      	str	r3, [r7, #8]
 8008f2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008f2e:	2301      	movs	r3, #1
 8008f30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008f32:	4b8e      	ldr	r3, [pc, #568]	; (800916c <HAL_RCC_OscConfig+0x4f8>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d118      	bne.n	8008f70 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008f3e:	4b8b      	ldr	r3, [pc, #556]	; (800916c <HAL_RCC_OscConfig+0x4f8>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4a8a      	ldr	r2, [pc, #552]	; (800916c <HAL_RCC_OscConfig+0x4f8>)
 8008f44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008f4a:	f7fc f819 	bl	8004f80 <HAL_GetTick>
 8008f4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008f50:	e008      	b.n	8008f64 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008f52:	f7fc f815 	bl	8004f80 <HAL_GetTick>
 8008f56:	4602      	mov	r2, r0
 8008f58:	693b      	ldr	r3, [r7, #16]
 8008f5a:	1ad3      	subs	r3, r2, r3
 8008f5c:	2b64      	cmp	r3, #100	; 0x64
 8008f5e:	d901      	bls.n	8008f64 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8008f60:	2303      	movs	r3, #3
 8008f62:	e0fd      	b.n	8009160 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008f64:	4b81      	ldr	r3, [pc, #516]	; (800916c <HAL_RCC_OscConfig+0x4f8>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d0f0      	beq.n	8008f52 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	68db      	ldr	r3, [r3, #12]
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	d106      	bne.n	8008f86 <HAL_RCC_OscConfig+0x312>
 8008f78:	4b7b      	ldr	r3, [pc, #492]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8008f7a:	6a1b      	ldr	r3, [r3, #32]
 8008f7c:	4a7a      	ldr	r2, [pc, #488]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8008f7e:	f043 0301 	orr.w	r3, r3, #1
 8008f82:	6213      	str	r3, [r2, #32]
 8008f84:	e02d      	b.n	8008fe2 <HAL_RCC_OscConfig+0x36e>
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	68db      	ldr	r3, [r3, #12]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d10c      	bne.n	8008fa8 <HAL_RCC_OscConfig+0x334>
 8008f8e:	4b76      	ldr	r3, [pc, #472]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8008f90:	6a1b      	ldr	r3, [r3, #32]
 8008f92:	4a75      	ldr	r2, [pc, #468]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8008f94:	f023 0301 	bic.w	r3, r3, #1
 8008f98:	6213      	str	r3, [r2, #32]
 8008f9a:	4b73      	ldr	r3, [pc, #460]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8008f9c:	6a1b      	ldr	r3, [r3, #32]
 8008f9e:	4a72      	ldr	r2, [pc, #456]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8008fa0:	f023 0304 	bic.w	r3, r3, #4
 8008fa4:	6213      	str	r3, [r2, #32]
 8008fa6:	e01c      	b.n	8008fe2 <HAL_RCC_OscConfig+0x36e>
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	68db      	ldr	r3, [r3, #12]
 8008fac:	2b05      	cmp	r3, #5
 8008fae:	d10c      	bne.n	8008fca <HAL_RCC_OscConfig+0x356>
 8008fb0:	4b6d      	ldr	r3, [pc, #436]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8008fb2:	6a1b      	ldr	r3, [r3, #32]
 8008fb4:	4a6c      	ldr	r2, [pc, #432]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8008fb6:	f043 0304 	orr.w	r3, r3, #4
 8008fba:	6213      	str	r3, [r2, #32]
 8008fbc:	4b6a      	ldr	r3, [pc, #424]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8008fbe:	6a1b      	ldr	r3, [r3, #32]
 8008fc0:	4a69      	ldr	r2, [pc, #420]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8008fc2:	f043 0301 	orr.w	r3, r3, #1
 8008fc6:	6213      	str	r3, [r2, #32]
 8008fc8:	e00b      	b.n	8008fe2 <HAL_RCC_OscConfig+0x36e>
 8008fca:	4b67      	ldr	r3, [pc, #412]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8008fcc:	6a1b      	ldr	r3, [r3, #32]
 8008fce:	4a66      	ldr	r2, [pc, #408]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8008fd0:	f023 0301 	bic.w	r3, r3, #1
 8008fd4:	6213      	str	r3, [r2, #32]
 8008fd6:	4b64      	ldr	r3, [pc, #400]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8008fd8:	6a1b      	ldr	r3, [r3, #32]
 8008fda:	4a63      	ldr	r2, [pc, #396]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8008fdc:	f023 0304 	bic.w	r3, r3, #4
 8008fe0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	68db      	ldr	r3, [r3, #12]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d015      	beq.n	8009016 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008fea:	f7fb ffc9 	bl	8004f80 <HAL_GetTick>
 8008fee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008ff0:	e00a      	b.n	8009008 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008ff2:	f7fb ffc5 	bl	8004f80 <HAL_GetTick>
 8008ff6:	4602      	mov	r2, r0
 8008ff8:	693b      	ldr	r3, [r7, #16]
 8008ffa:	1ad3      	subs	r3, r2, r3
 8008ffc:	f241 3288 	movw	r2, #5000	; 0x1388
 8009000:	4293      	cmp	r3, r2
 8009002:	d901      	bls.n	8009008 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8009004:	2303      	movs	r3, #3
 8009006:	e0ab      	b.n	8009160 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009008:	4b57      	ldr	r3, [pc, #348]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 800900a:	6a1b      	ldr	r3, [r3, #32]
 800900c:	f003 0302 	and.w	r3, r3, #2
 8009010:	2b00      	cmp	r3, #0
 8009012:	d0ee      	beq.n	8008ff2 <HAL_RCC_OscConfig+0x37e>
 8009014:	e014      	b.n	8009040 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009016:	f7fb ffb3 	bl	8004f80 <HAL_GetTick>
 800901a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800901c:	e00a      	b.n	8009034 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800901e:	f7fb ffaf 	bl	8004f80 <HAL_GetTick>
 8009022:	4602      	mov	r2, r0
 8009024:	693b      	ldr	r3, [r7, #16]
 8009026:	1ad3      	subs	r3, r2, r3
 8009028:	f241 3288 	movw	r2, #5000	; 0x1388
 800902c:	4293      	cmp	r3, r2
 800902e:	d901      	bls.n	8009034 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8009030:	2303      	movs	r3, #3
 8009032:	e095      	b.n	8009160 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009034:	4b4c      	ldr	r3, [pc, #304]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8009036:	6a1b      	ldr	r3, [r3, #32]
 8009038:	f003 0302 	and.w	r3, r3, #2
 800903c:	2b00      	cmp	r3, #0
 800903e:	d1ee      	bne.n	800901e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8009040:	7dfb      	ldrb	r3, [r7, #23]
 8009042:	2b01      	cmp	r3, #1
 8009044:	d105      	bne.n	8009052 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009046:	4b48      	ldr	r3, [pc, #288]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8009048:	69db      	ldr	r3, [r3, #28]
 800904a:	4a47      	ldr	r2, [pc, #284]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 800904c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009050:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	69db      	ldr	r3, [r3, #28]
 8009056:	2b00      	cmp	r3, #0
 8009058:	f000 8081 	beq.w	800915e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800905c:	4b42      	ldr	r3, [pc, #264]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 800905e:	685b      	ldr	r3, [r3, #4]
 8009060:	f003 030c 	and.w	r3, r3, #12
 8009064:	2b08      	cmp	r3, #8
 8009066:	d061      	beq.n	800912c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	69db      	ldr	r3, [r3, #28]
 800906c:	2b02      	cmp	r3, #2
 800906e:	d146      	bne.n	80090fe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009070:	4b3f      	ldr	r3, [pc, #252]	; (8009170 <HAL_RCC_OscConfig+0x4fc>)
 8009072:	2200      	movs	r2, #0
 8009074:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009076:	f7fb ff83 	bl	8004f80 <HAL_GetTick>
 800907a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800907c:	e008      	b.n	8009090 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800907e:	f7fb ff7f 	bl	8004f80 <HAL_GetTick>
 8009082:	4602      	mov	r2, r0
 8009084:	693b      	ldr	r3, [r7, #16]
 8009086:	1ad3      	subs	r3, r2, r3
 8009088:	2b02      	cmp	r3, #2
 800908a:	d901      	bls.n	8009090 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800908c:	2303      	movs	r3, #3
 800908e:	e067      	b.n	8009160 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009090:	4b35      	ldr	r3, [pc, #212]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009098:	2b00      	cmp	r3, #0
 800909a:	d1f0      	bne.n	800907e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	6a1b      	ldr	r3, [r3, #32]
 80090a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80090a4:	d108      	bne.n	80090b8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80090a6:	4b30      	ldr	r3, [pc, #192]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 80090a8:	685b      	ldr	r3, [r3, #4]
 80090aa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	689b      	ldr	r3, [r3, #8]
 80090b2:	492d      	ldr	r1, [pc, #180]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 80090b4:	4313      	orrs	r3, r2
 80090b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80090b8:	4b2b      	ldr	r3, [pc, #172]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 80090ba:	685b      	ldr	r3, [r3, #4]
 80090bc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	6a19      	ldr	r1, [r3, #32]
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090c8:	430b      	orrs	r3, r1
 80090ca:	4927      	ldr	r1, [pc, #156]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 80090cc:	4313      	orrs	r3, r2
 80090ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80090d0:	4b27      	ldr	r3, [pc, #156]	; (8009170 <HAL_RCC_OscConfig+0x4fc>)
 80090d2:	2201      	movs	r2, #1
 80090d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80090d6:	f7fb ff53 	bl	8004f80 <HAL_GetTick>
 80090da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80090dc:	e008      	b.n	80090f0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80090de:	f7fb ff4f 	bl	8004f80 <HAL_GetTick>
 80090e2:	4602      	mov	r2, r0
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	1ad3      	subs	r3, r2, r3
 80090e8:	2b02      	cmp	r3, #2
 80090ea:	d901      	bls.n	80090f0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80090ec:	2303      	movs	r3, #3
 80090ee:	e037      	b.n	8009160 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80090f0:	4b1d      	ldr	r3, [pc, #116]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d0f0      	beq.n	80090de <HAL_RCC_OscConfig+0x46a>
 80090fc:	e02f      	b.n	800915e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80090fe:	4b1c      	ldr	r3, [pc, #112]	; (8009170 <HAL_RCC_OscConfig+0x4fc>)
 8009100:	2200      	movs	r2, #0
 8009102:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009104:	f7fb ff3c 	bl	8004f80 <HAL_GetTick>
 8009108:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800910a:	e008      	b.n	800911e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800910c:	f7fb ff38 	bl	8004f80 <HAL_GetTick>
 8009110:	4602      	mov	r2, r0
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	1ad3      	subs	r3, r2, r3
 8009116:	2b02      	cmp	r3, #2
 8009118:	d901      	bls.n	800911e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800911a:	2303      	movs	r3, #3
 800911c:	e020      	b.n	8009160 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800911e:	4b12      	ldr	r3, [pc, #72]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009126:	2b00      	cmp	r3, #0
 8009128:	d1f0      	bne.n	800910c <HAL_RCC_OscConfig+0x498>
 800912a:	e018      	b.n	800915e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	69db      	ldr	r3, [r3, #28]
 8009130:	2b01      	cmp	r3, #1
 8009132:	d101      	bne.n	8009138 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8009134:	2301      	movs	r3, #1
 8009136:	e013      	b.n	8009160 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8009138:	4b0b      	ldr	r3, [pc, #44]	; (8009168 <HAL_RCC_OscConfig+0x4f4>)
 800913a:	685b      	ldr	r3, [r3, #4]
 800913c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	6a1b      	ldr	r3, [r3, #32]
 8009148:	429a      	cmp	r2, r3
 800914a:	d106      	bne.n	800915a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009156:	429a      	cmp	r2, r3
 8009158:	d001      	beq.n	800915e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800915a:	2301      	movs	r3, #1
 800915c:	e000      	b.n	8009160 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800915e:	2300      	movs	r3, #0
}
 8009160:	4618      	mov	r0, r3
 8009162:	3718      	adds	r7, #24
 8009164:	46bd      	mov	sp, r7
 8009166:	bd80      	pop	{r7, pc}
 8009168:	40021000 	.word	0x40021000
 800916c:	40007000 	.word	0x40007000
 8009170:	42420060 	.word	0x42420060

08009174 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b084      	sub	sp, #16
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
 800917c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d101      	bne.n	8009188 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009184:	2301      	movs	r3, #1
 8009186:	e0d0      	b.n	800932a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009188:	4b6a      	ldr	r3, [pc, #424]	; (8009334 <HAL_RCC_ClockConfig+0x1c0>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f003 0307 	and.w	r3, r3, #7
 8009190:	683a      	ldr	r2, [r7, #0]
 8009192:	429a      	cmp	r2, r3
 8009194:	d910      	bls.n	80091b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009196:	4b67      	ldr	r3, [pc, #412]	; (8009334 <HAL_RCC_ClockConfig+0x1c0>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f023 0207 	bic.w	r2, r3, #7
 800919e:	4965      	ldr	r1, [pc, #404]	; (8009334 <HAL_RCC_ClockConfig+0x1c0>)
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	4313      	orrs	r3, r2
 80091a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80091a6:	4b63      	ldr	r3, [pc, #396]	; (8009334 <HAL_RCC_ClockConfig+0x1c0>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	f003 0307 	and.w	r3, r3, #7
 80091ae:	683a      	ldr	r2, [r7, #0]
 80091b0:	429a      	cmp	r2, r3
 80091b2:	d001      	beq.n	80091b8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80091b4:	2301      	movs	r3, #1
 80091b6:	e0b8      	b.n	800932a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f003 0302 	and.w	r3, r3, #2
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d020      	beq.n	8009206 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f003 0304 	and.w	r3, r3, #4
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d005      	beq.n	80091dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80091d0:	4b59      	ldr	r3, [pc, #356]	; (8009338 <HAL_RCC_ClockConfig+0x1c4>)
 80091d2:	685b      	ldr	r3, [r3, #4]
 80091d4:	4a58      	ldr	r2, [pc, #352]	; (8009338 <HAL_RCC_ClockConfig+0x1c4>)
 80091d6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80091da:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f003 0308 	and.w	r3, r3, #8
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d005      	beq.n	80091f4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80091e8:	4b53      	ldr	r3, [pc, #332]	; (8009338 <HAL_RCC_ClockConfig+0x1c4>)
 80091ea:	685b      	ldr	r3, [r3, #4]
 80091ec:	4a52      	ldr	r2, [pc, #328]	; (8009338 <HAL_RCC_ClockConfig+0x1c4>)
 80091ee:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80091f2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80091f4:	4b50      	ldr	r3, [pc, #320]	; (8009338 <HAL_RCC_ClockConfig+0x1c4>)
 80091f6:	685b      	ldr	r3, [r3, #4]
 80091f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	689b      	ldr	r3, [r3, #8]
 8009200:	494d      	ldr	r1, [pc, #308]	; (8009338 <HAL_RCC_ClockConfig+0x1c4>)
 8009202:	4313      	orrs	r3, r2
 8009204:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f003 0301 	and.w	r3, r3, #1
 800920e:	2b00      	cmp	r3, #0
 8009210:	d040      	beq.n	8009294 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	2b01      	cmp	r3, #1
 8009218:	d107      	bne.n	800922a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800921a:	4b47      	ldr	r3, [pc, #284]	; (8009338 <HAL_RCC_ClockConfig+0x1c4>)
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009222:	2b00      	cmp	r3, #0
 8009224:	d115      	bne.n	8009252 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009226:	2301      	movs	r3, #1
 8009228:	e07f      	b.n	800932a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	685b      	ldr	r3, [r3, #4]
 800922e:	2b02      	cmp	r3, #2
 8009230:	d107      	bne.n	8009242 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009232:	4b41      	ldr	r3, [pc, #260]	; (8009338 <HAL_RCC_ClockConfig+0x1c4>)
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800923a:	2b00      	cmp	r3, #0
 800923c:	d109      	bne.n	8009252 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800923e:	2301      	movs	r3, #1
 8009240:	e073      	b.n	800932a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009242:	4b3d      	ldr	r3, [pc, #244]	; (8009338 <HAL_RCC_ClockConfig+0x1c4>)
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	f003 0302 	and.w	r3, r3, #2
 800924a:	2b00      	cmp	r3, #0
 800924c:	d101      	bne.n	8009252 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800924e:	2301      	movs	r3, #1
 8009250:	e06b      	b.n	800932a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009252:	4b39      	ldr	r3, [pc, #228]	; (8009338 <HAL_RCC_ClockConfig+0x1c4>)
 8009254:	685b      	ldr	r3, [r3, #4]
 8009256:	f023 0203 	bic.w	r2, r3, #3
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	685b      	ldr	r3, [r3, #4]
 800925e:	4936      	ldr	r1, [pc, #216]	; (8009338 <HAL_RCC_ClockConfig+0x1c4>)
 8009260:	4313      	orrs	r3, r2
 8009262:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009264:	f7fb fe8c 	bl	8004f80 <HAL_GetTick>
 8009268:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800926a:	e00a      	b.n	8009282 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800926c:	f7fb fe88 	bl	8004f80 <HAL_GetTick>
 8009270:	4602      	mov	r2, r0
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	1ad3      	subs	r3, r2, r3
 8009276:	f241 3288 	movw	r2, #5000	; 0x1388
 800927a:	4293      	cmp	r3, r2
 800927c:	d901      	bls.n	8009282 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800927e:	2303      	movs	r3, #3
 8009280:	e053      	b.n	800932a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009282:	4b2d      	ldr	r3, [pc, #180]	; (8009338 <HAL_RCC_ClockConfig+0x1c4>)
 8009284:	685b      	ldr	r3, [r3, #4]
 8009286:	f003 020c 	and.w	r2, r3, #12
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	685b      	ldr	r3, [r3, #4]
 800928e:	009b      	lsls	r3, r3, #2
 8009290:	429a      	cmp	r2, r3
 8009292:	d1eb      	bne.n	800926c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009294:	4b27      	ldr	r3, [pc, #156]	; (8009334 <HAL_RCC_ClockConfig+0x1c0>)
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	f003 0307 	and.w	r3, r3, #7
 800929c:	683a      	ldr	r2, [r7, #0]
 800929e:	429a      	cmp	r2, r3
 80092a0:	d210      	bcs.n	80092c4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80092a2:	4b24      	ldr	r3, [pc, #144]	; (8009334 <HAL_RCC_ClockConfig+0x1c0>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f023 0207 	bic.w	r2, r3, #7
 80092aa:	4922      	ldr	r1, [pc, #136]	; (8009334 <HAL_RCC_ClockConfig+0x1c0>)
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	4313      	orrs	r3, r2
 80092b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80092b2:	4b20      	ldr	r3, [pc, #128]	; (8009334 <HAL_RCC_ClockConfig+0x1c0>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f003 0307 	and.w	r3, r3, #7
 80092ba:	683a      	ldr	r2, [r7, #0]
 80092bc:	429a      	cmp	r2, r3
 80092be:	d001      	beq.n	80092c4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80092c0:	2301      	movs	r3, #1
 80092c2:	e032      	b.n	800932a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f003 0304 	and.w	r3, r3, #4
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d008      	beq.n	80092e2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80092d0:	4b19      	ldr	r3, [pc, #100]	; (8009338 <HAL_RCC_ClockConfig+0x1c4>)
 80092d2:	685b      	ldr	r3, [r3, #4]
 80092d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	68db      	ldr	r3, [r3, #12]
 80092dc:	4916      	ldr	r1, [pc, #88]	; (8009338 <HAL_RCC_ClockConfig+0x1c4>)
 80092de:	4313      	orrs	r3, r2
 80092e0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	f003 0308 	and.w	r3, r3, #8
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d009      	beq.n	8009302 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80092ee:	4b12      	ldr	r3, [pc, #72]	; (8009338 <HAL_RCC_ClockConfig+0x1c4>)
 80092f0:	685b      	ldr	r3, [r3, #4]
 80092f2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	691b      	ldr	r3, [r3, #16]
 80092fa:	00db      	lsls	r3, r3, #3
 80092fc:	490e      	ldr	r1, [pc, #56]	; (8009338 <HAL_RCC_ClockConfig+0x1c4>)
 80092fe:	4313      	orrs	r3, r2
 8009300:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8009302:	f000 f821 	bl	8009348 <HAL_RCC_GetSysClockFreq>
 8009306:	4602      	mov	r2, r0
 8009308:	4b0b      	ldr	r3, [pc, #44]	; (8009338 <HAL_RCC_ClockConfig+0x1c4>)
 800930a:	685b      	ldr	r3, [r3, #4]
 800930c:	091b      	lsrs	r3, r3, #4
 800930e:	f003 030f 	and.w	r3, r3, #15
 8009312:	490a      	ldr	r1, [pc, #40]	; (800933c <HAL_RCC_ClockConfig+0x1c8>)
 8009314:	5ccb      	ldrb	r3, [r1, r3]
 8009316:	fa22 f303 	lsr.w	r3, r2, r3
 800931a:	4a09      	ldr	r2, [pc, #36]	; (8009340 <HAL_RCC_ClockConfig+0x1cc>)
 800931c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800931e:	4b09      	ldr	r3, [pc, #36]	; (8009344 <HAL_RCC_ClockConfig+0x1d0>)
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	4618      	mov	r0, r3
 8009324:	f7fb fc02 	bl	8004b2c <HAL_InitTick>

  return HAL_OK;
 8009328:	2300      	movs	r3, #0
}
 800932a:	4618      	mov	r0, r3
 800932c:	3710      	adds	r7, #16
 800932e:	46bd      	mov	sp, r7
 8009330:	bd80      	pop	{r7, pc}
 8009332:	bf00      	nop
 8009334:	40022000 	.word	0x40022000
 8009338:	40021000 	.word	0x40021000
 800933c:	08015f5c 	.word	0x08015f5c
 8009340:	20000000 	.word	0x20000000
 8009344:	20000004 	.word	0x20000004

08009348 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009348:	b490      	push	{r4, r7}
 800934a:	b08a      	sub	sp, #40	; 0x28
 800934c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800934e:	4b2a      	ldr	r3, [pc, #168]	; (80093f8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8009350:	1d3c      	adds	r4, r7, #4
 8009352:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009354:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8009358:	f240 2301 	movw	r3, #513	; 0x201
 800935c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800935e:	2300      	movs	r3, #0
 8009360:	61fb      	str	r3, [r7, #28]
 8009362:	2300      	movs	r3, #0
 8009364:	61bb      	str	r3, [r7, #24]
 8009366:	2300      	movs	r3, #0
 8009368:	627b      	str	r3, [r7, #36]	; 0x24
 800936a:	2300      	movs	r3, #0
 800936c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800936e:	2300      	movs	r3, #0
 8009370:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8009372:	4b22      	ldr	r3, [pc, #136]	; (80093fc <HAL_RCC_GetSysClockFreq+0xb4>)
 8009374:	685b      	ldr	r3, [r3, #4]
 8009376:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8009378:	69fb      	ldr	r3, [r7, #28]
 800937a:	f003 030c 	and.w	r3, r3, #12
 800937e:	2b04      	cmp	r3, #4
 8009380:	d002      	beq.n	8009388 <HAL_RCC_GetSysClockFreq+0x40>
 8009382:	2b08      	cmp	r3, #8
 8009384:	d003      	beq.n	800938e <HAL_RCC_GetSysClockFreq+0x46>
 8009386:	e02d      	b.n	80093e4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8009388:	4b1d      	ldr	r3, [pc, #116]	; (8009400 <HAL_RCC_GetSysClockFreq+0xb8>)
 800938a:	623b      	str	r3, [r7, #32]
      break;
 800938c:	e02d      	b.n	80093ea <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800938e:	69fb      	ldr	r3, [r7, #28]
 8009390:	0c9b      	lsrs	r3, r3, #18
 8009392:	f003 030f 	and.w	r3, r3, #15
 8009396:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800939a:	4413      	add	r3, r2
 800939c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80093a0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80093a2:	69fb      	ldr	r3, [r7, #28]
 80093a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d013      	beq.n	80093d4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80093ac:	4b13      	ldr	r3, [pc, #76]	; (80093fc <HAL_RCC_GetSysClockFreq+0xb4>)
 80093ae:	685b      	ldr	r3, [r3, #4]
 80093b0:	0c5b      	lsrs	r3, r3, #17
 80093b2:	f003 0301 	and.w	r3, r3, #1
 80093b6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80093ba:	4413      	add	r3, r2
 80093bc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80093c0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	4a0e      	ldr	r2, [pc, #56]	; (8009400 <HAL_RCC_GetSysClockFreq+0xb8>)
 80093c6:	fb02 f203 	mul.w	r2, r2, r3
 80093ca:	69bb      	ldr	r3, [r7, #24]
 80093cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80093d0:	627b      	str	r3, [r7, #36]	; 0x24
 80093d2:	e004      	b.n	80093de <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80093d4:	697b      	ldr	r3, [r7, #20]
 80093d6:	4a0b      	ldr	r2, [pc, #44]	; (8009404 <HAL_RCC_GetSysClockFreq+0xbc>)
 80093d8:	fb02 f303 	mul.w	r3, r2, r3
 80093dc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80093de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093e0:	623b      	str	r3, [r7, #32]
      break;
 80093e2:	e002      	b.n	80093ea <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80093e4:	4b06      	ldr	r3, [pc, #24]	; (8009400 <HAL_RCC_GetSysClockFreq+0xb8>)
 80093e6:	623b      	str	r3, [r7, #32]
      break;
 80093e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80093ea:	6a3b      	ldr	r3, [r7, #32]
}
 80093ec:	4618      	mov	r0, r3
 80093ee:	3728      	adds	r7, #40	; 0x28
 80093f0:	46bd      	mov	sp, r7
 80093f2:	bc90      	pop	{r4, r7}
 80093f4:	4770      	bx	lr
 80093f6:	bf00      	nop
 80093f8:	08015d90 	.word	0x08015d90
 80093fc:	40021000 	.word	0x40021000
 8009400:	007a1200 	.word	0x007a1200
 8009404:	003d0900 	.word	0x003d0900

08009408 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009408:	b480      	push	{r7}
 800940a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800940c:	4b02      	ldr	r3, [pc, #8]	; (8009418 <HAL_RCC_GetHCLKFreq+0x10>)
 800940e:	681b      	ldr	r3, [r3, #0]
}
 8009410:	4618      	mov	r0, r3
 8009412:	46bd      	mov	sp, r7
 8009414:	bc80      	pop	{r7}
 8009416:	4770      	bx	lr
 8009418:	20000000 	.word	0x20000000

0800941c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009420:	f7ff fff2 	bl	8009408 <HAL_RCC_GetHCLKFreq>
 8009424:	4602      	mov	r2, r0
 8009426:	4b05      	ldr	r3, [pc, #20]	; (800943c <HAL_RCC_GetPCLK1Freq+0x20>)
 8009428:	685b      	ldr	r3, [r3, #4]
 800942a:	0a1b      	lsrs	r3, r3, #8
 800942c:	f003 0307 	and.w	r3, r3, #7
 8009430:	4903      	ldr	r1, [pc, #12]	; (8009440 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009432:	5ccb      	ldrb	r3, [r1, r3]
 8009434:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009438:	4618      	mov	r0, r3
 800943a:	bd80      	pop	{r7, pc}
 800943c:	40021000 	.word	0x40021000
 8009440:	08015f6c 	.word	0x08015f6c

08009444 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009444:	b580      	push	{r7, lr}
 8009446:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009448:	f7ff ffde 	bl	8009408 <HAL_RCC_GetHCLKFreq>
 800944c:	4602      	mov	r2, r0
 800944e:	4b05      	ldr	r3, [pc, #20]	; (8009464 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009450:	685b      	ldr	r3, [r3, #4]
 8009452:	0adb      	lsrs	r3, r3, #11
 8009454:	f003 0307 	and.w	r3, r3, #7
 8009458:	4903      	ldr	r1, [pc, #12]	; (8009468 <HAL_RCC_GetPCLK2Freq+0x24>)
 800945a:	5ccb      	ldrb	r3, [r1, r3]
 800945c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009460:	4618      	mov	r0, r3
 8009462:	bd80      	pop	{r7, pc}
 8009464:	40021000 	.word	0x40021000
 8009468:	08015f6c 	.word	0x08015f6c

0800946c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800946c:	b480      	push	{r7}
 800946e:	b083      	sub	sp, #12
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
 8009474:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	220f      	movs	r2, #15
 800947a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800947c:	4b11      	ldr	r3, [pc, #68]	; (80094c4 <HAL_RCC_GetClockConfig+0x58>)
 800947e:	685b      	ldr	r3, [r3, #4]
 8009480:	f003 0203 	and.w	r2, r3, #3
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8009488:	4b0e      	ldr	r3, [pc, #56]	; (80094c4 <HAL_RCC_GetClockConfig+0x58>)
 800948a:	685b      	ldr	r3, [r3, #4]
 800948c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8009494:	4b0b      	ldr	r3, [pc, #44]	; (80094c4 <HAL_RCC_GetClockConfig+0x58>)
 8009496:	685b      	ldr	r3, [r3, #4]
 8009498:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80094a0:	4b08      	ldr	r3, [pc, #32]	; (80094c4 <HAL_RCC_GetClockConfig+0x58>)
 80094a2:	685b      	ldr	r3, [r3, #4]
 80094a4:	08db      	lsrs	r3, r3, #3
 80094a6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80094ae:	4b06      	ldr	r3, [pc, #24]	; (80094c8 <HAL_RCC_GetClockConfig+0x5c>)
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	f003 0207 	and.w	r2, r3, #7
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80094ba:	bf00      	nop
 80094bc:	370c      	adds	r7, #12
 80094be:	46bd      	mov	sp, r7
 80094c0:	bc80      	pop	{r7}
 80094c2:	4770      	bx	lr
 80094c4:	40021000 	.word	0x40021000
 80094c8:	40022000 	.word	0x40022000

080094cc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80094cc:	b480      	push	{r7}
 80094ce:	b085      	sub	sp, #20
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80094d4:	4b0a      	ldr	r3, [pc, #40]	; (8009500 <RCC_Delay+0x34>)
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	4a0a      	ldr	r2, [pc, #40]	; (8009504 <RCC_Delay+0x38>)
 80094da:	fba2 2303 	umull	r2, r3, r2, r3
 80094de:	0a5b      	lsrs	r3, r3, #9
 80094e0:	687a      	ldr	r2, [r7, #4]
 80094e2:	fb02 f303 	mul.w	r3, r2, r3
 80094e6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80094e8:	bf00      	nop
  }
  while (Delay --);
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	1e5a      	subs	r2, r3, #1
 80094ee:	60fa      	str	r2, [r7, #12]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d1f9      	bne.n	80094e8 <RCC_Delay+0x1c>
}
 80094f4:	bf00      	nop
 80094f6:	bf00      	nop
 80094f8:	3714      	adds	r7, #20
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bc80      	pop	{r7}
 80094fe:	4770      	bx	lr
 8009500:	20000000 	.word	0x20000000
 8009504:	10624dd3 	.word	0x10624dd3

08009508 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b082      	sub	sp, #8
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d101      	bne.n	800951a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009516:	2301      	movs	r3, #1
 8009518:	e041      	b.n	800959e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009520:	b2db      	uxtb	r3, r3
 8009522:	2b00      	cmp	r3, #0
 8009524:	d106      	bne.n	8009534 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2200      	movs	r2, #0
 800952a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f000 f839 	bl	80095a6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2202      	movs	r2, #2
 8009538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681a      	ldr	r2, [r3, #0]
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	3304      	adds	r3, #4
 8009544:	4619      	mov	r1, r3
 8009546:	4610      	mov	r0, r2
 8009548:	f000 f9c2 	bl	80098d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2201      	movs	r2, #1
 8009550:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2201      	movs	r2, #1
 8009558:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2201      	movs	r2, #1
 8009560:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2201      	movs	r2, #1
 8009568:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2201      	movs	r2, #1
 8009570:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2201      	movs	r2, #1
 8009578:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2201      	movs	r2, #1
 8009580:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2201      	movs	r2, #1
 8009588:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2201      	movs	r2, #1
 8009590:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2201      	movs	r2, #1
 8009598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800959c:	2300      	movs	r3, #0
}
 800959e:	4618      	mov	r0, r3
 80095a0:	3708      	adds	r7, #8
 80095a2:	46bd      	mov	sp, r7
 80095a4:	bd80      	pop	{r7, pc}

080095a6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80095a6:	b480      	push	{r7}
 80095a8:	b083      	sub	sp, #12
 80095aa:	af00      	add	r7, sp, #0
 80095ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80095ae:	bf00      	nop
 80095b0:	370c      	adds	r7, #12
 80095b2:	46bd      	mov	sp, r7
 80095b4:	bc80      	pop	{r7}
 80095b6:	4770      	bx	lr

080095b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80095b8:	b480      	push	{r7}
 80095ba:	b085      	sub	sp, #20
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80095c6:	b2db      	uxtb	r3, r3
 80095c8:	2b01      	cmp	r3, #1
 80095ca:	d001      	beq.n	80095d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80095cc:	2301      	movs	r3, #1
 80095ce:	e044      	b.n	800965a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2202      	movs	r2, #2
 80095d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	68da      	ldr	r2, [r3, #12]
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	f042 0201 	orr.w	r2, r2, #1
 80095e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	4a1d      	ldr	r2, [pc, #116]	; (8009664 <HAL_TIM_Base_Start_IT+0xac>)
 80095ee:	4293      	cmp	r3, r2
 80095f0:	d018      	beq.n	8009624 <HAL_TIM_Base_Start_IT+0x6c>
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	4a1c      	ldr	r2, [pc, #112]	; (8009668 <HAL_TIM_Base_Start_IT+0xb0>)
 80095f8:	4293      	cmp	r3, r2
 80095fa:	d013      	beq.n	8009624 <HAL_TIM_Base_Start_IT+0x6c>
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009604:	d00e      	beq.n	8009624 <HAL_TIM_Base_Start_IT+0x6c>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	4a18      	ldr	r2, [pc, #96]	; (800966c <HAL_TIM_Base_Start_IT+0xb4>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d009      	beq.n	8009624 <HAL_TIM_Base_Start_IT+0x6c>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4a16      	ldr	r2, [pc, #88]	; (8009670 <HAL_TIM_Base_Start_IT+0xb8>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d004      	beq.n	8009624 <HAL_TIM_Base_Start_IT+0x6c>
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	4a15      	ldr	r2, [pc, #84]	; (8009674 <HAL_TIM_Base_Start_IT+0xbc>)
 8009620:	4293      	cmp	r3, r2
 8009622:	d111      	bne.n	8009648 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	689b      	ldr	r3, [r3, #8]
 800962a:	f003 0307 	and.w	r3, r3, #7
 800962e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	2b06      	cmp	r3, #6
 8009634:	d010      	beq.n	8009658 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	681a      	ldr	r2, [r3, #0]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f042 0201 	orr.w	r2, r2, #1
 8009644:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009646:	e007      	b.n	8009658 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	681a      	ldr	r2, [r3, #0]
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	f042 0201 	orr.w	r2, r2, #1
 8009656:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009658:	2300      	movs	r3, #0
}
 800965a:	4618      	mov	r0, r3
 800965c:	3714      	adds	r7, #20
 800965e:	46bd      	mov	sp, r7
 8009660:	bc80      	pop	{r7}
 8009662:	4770      	bx	lr
 8009664:	40012c00 	.word	0x40012c00
 8009668:	40013400 	.word	0x40013400
 800966c:	40000400 	.word	0x40000400
 8009670:	40000800 	.word	0x40000800
 8009674:	40000c00 	.word	0x40000c00

08009678 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b082      	sub	sp, #8
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	691b      	ldr	r3, [r3, #16]
 8009686:	f003 0302 	and.w	r3, r3, #2
 800968a:	2b02      	cmp	r3, #2
 800968c:	d122      	bne.n	80096d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	68db      	ldr	r3, [r3, #12]
 8009694:	f003 0302 	and.w	r3, r3, #2
 8009698:	2b02      	cmp	r3, #2
 800969a:	d11b      	bne.n	80096d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f06f 0202 	mvn.w	r2, #2
 80096a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2201      	movs	r2, #1
 80096aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	699b      	ldr	r3, [r3, #24]
 80096b2:	f003 0303 	and.w	r3, r3, #3
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d003      	beq.n	80096c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80096ba:	6878      	ldr	r0, [r7, #4]
 80096bc:	f000 f8ed 	bl	800989a <HAL_TIM_IC_CaptureCallback>
 80096c0:	e005      	b.n	80096ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f000 f8e0 	bl	8009888 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096c8:	6878      	ldr	r0, [r7, #4]
 80096ca:	f000 f8ef 	bl	80098ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	2200      	movs	r2, #0
 80096d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	691b      	ldr	r3, [r3, #16]
 80096da:	f003 0304 	and.w	r3, r3, #4
 80096de:	2b04      	cmp	r3, #4
 80096e0:	d122      	bne.n	8009728 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	68db      	ldr	r3, [r3, #12]
 80096e8:	f003 0304 	and.w	r3, r3, #4
 80096ec:	2b04      	cmp	r3, #4
 80096ee:	d11b      	bne.n	8009728 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	f06f 0204 	mvn.w	r2, #4
 80096f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2202      	movs	r2, #2
 80096fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	699b      	ldr	r3, [r3, #24]
 8009706:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800970a:	2b00      	cmp	r3, #0
 800970c:	d003      	beq.n	8009716 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800970e:	6878      	ldr	r0, [r7, #4]
 8009710:	f000 f8c3 	bl	800989a <HAL_TIM_IC_CaptureCallback>
 8009714:	e005      	b.n	8009722 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009716:	6878      	ldr	r0, [r7, #4]
 8009718:	f000 f8b6 	bl	8009888 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800971c:	6878      	ldr	r0, [r7, #4]
 800971e:	f000 f8c5 	bl	80098ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2200      	movs	r2, #0
 8009726:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	691b      	ldr	r3, [r3, #16]
 800972e:	f003 0308 	and.w	r3, r3, #8
 8009732:	2b08      	cmp	r3, #8
 8009734:	d122      	bne.n	800977c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	68db      	ldr	r3, [r3, #12]
 800973c:	f003 0308 	and.w	r3, r3, #8
 8009740:	2b08      	cmp	r3, #8
 8009742:	d11b      	bne.n	800977c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	f06f 0208 	mvn.w	r2, #8
 800974c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2204      	movs	r2, #4
 8009752:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	69db      	ldr	r3, [r3, #28]
 800975a:	f003 0303 	and.w	r3, r3, #3
 800975e:	2b00      	cmp	r3, #0
 8009760:	d003      	beq.n	800976a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009762:	6878      	ldr	r0, [r7, #4]
 8009764:	f000 f899 	bl	800989a <HAL_TIM_IC_CaptureCallback>
 8009768:	e005      	b.n	8009776 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800976a:	6878      	ldr	r0, [r7, #4]
 800976c:	f000 f88c 	bl	8009888 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f000 f89b 	bl	80098ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2200      	movs	r2, #0
 800977a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	691b      	ldr	r3, [r3, #16]
 8009782:	f003 0310 	and.w	r3, r3, #16
 8009786:	2b10      	cmp	r3, #16
 8009788:	d122      	bne.n	80097d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	68db      	ldr	r3, [r3, #12]
 8009790:	f003 0310 	and.w	r3, r3, #16
 8009794:	2b10      	cmp	r3, #16
 8009796:	d11b      	bne.n	80097d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	f06f 0210 	mvn.w	r2, #16
 80097a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2208      	movs	r2, #8
 80097a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	69db      	ldr	r3, [r3, #28]
 80097ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d003      	beq.n	80097be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80097b6:	6878      	ldr	r0, [r7, #4]
 80097b8:	f000 f86f 	bl	800989a <HAL_TIM_IC_CaptureCallback>
 80097bc:	e005      	b.n	80097ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f000 f862 	bl	8009888 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097c4:	6878      	ldr	r0, [r7, #4]
 80097c6:	f000 f871 	bl	80098ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	2200      	movs	r2, #0
 80097ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	691b      	ldr	r3, [r3, #16]
 80097d6:	f003 0301 	and.w	r3, r3, #1
 80097da:	2b01      	cmp	r3, #1
 80097dc:	d10e      	bne.n	80097fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	68db      	ldr	r3, [r3, #12]
 80097e4:	f003 0301 	and.w	r3, r3, #1
 80097e8:	2b01      	cmp	r3, #1
 80097ea:	d107      	bne.n	80097fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f06f 0201 	mvn.w	r2, #1
 80097f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80097f6:	6878      	ldr	r0, [r7, #4]
 80097f8:	f7fb f948 	bl	8004a8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	691b      	ldr	r3, [r3, #16]
 8009802:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009806:	2b80      	cmp	r3, #128	; 0x80
 8009808:	d10e      	bne.n	8009828 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	68db      	ldr	r3, [r3, #12]
 8009810:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009814:	2b80      	cmp	r3, #128	; 0x80
 8009816:	d107      	bne.n	8009828 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009820:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f000 f8d7 	bl	80099d6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	691b      	ldr	r3, [r3, #16]
 800982e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009832:	2b40      	cmp	r3, #64	; 0x40
 8009834:	d10e      	bne.n	8009854 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	68db      	ldr	r3, [r3, #12]
 800983c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009840:	2b40      	cmp	r3, #64	; 0x40
 8009842:	d107      	bne.n	8009854 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800984c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800984e:	6878      	ldr	r0, [r7, #4]
 8009850:	f000 f835 	bl	80098be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	691b      	ldr	r3, [r3, #16]
 800985a:	f003 0320 	and.w	r3, r3, #32
 800985e:	2b20      	cmp	r3, #32
 8009860:	d10e      	bne.n	8009880 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	68db      	ldr	r3, [r3, #12]
 8009868:	f003 0320 	and.w	r3, r3, #32
 800986c:	2b20      	cmp	r3, #32
 800986e:	d107      	bne.n	8009880 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	f06f 0220 	mvn.w	r2, #32
 8009878:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	f000 f8a2 	bl	80099c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009880:	bf00      	nop
 8009882:	3708      	adds	r7, #8
 8009884:	46bd      	mov	sp, r7
 8009886:	bd80      	pop	{r7, pc}

08009888 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009888:	b480      	push	{r7}
 800988a:	b083      	sub	sp, #12
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009890:	bf00      	nop
 8009892:	370c      	adds	r7, #12
 8009894:	46bd      	mov	sp, r7
 8009896:	bc80      	pop	{r7}
 8009898:	4770      	bx	lr

0800989a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800989a:	b480      	push	{r7}
 800989c:	b083      	sub	sp, #12
 800989e:	af00      	add	r7, sp, #0
 80098a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80098a2:	bf00      	nop
 80098a4:	370c      	adds	r7, #12
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bc80      	pop	{r7}
 80098aa:	4770      	bx	lr

080098ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80098ac:	b480      	push	{r7}
 80098ae:	b083      	sub	sp, #12
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80098b4:	bf00      	nop
 80098b6:	370c      	adds	r7, #12
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bc80      	pop	{r7}
 80098bc:	4770      	bx	lr

080098be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80098be:	b480      	push	{r7}
 80098c0:	b083      	sub	sp, #12
 80098c2:	af00      	add	r7, sp, #0
 80098c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80098c6:	bf00      	nop
 80098c8:	370c      	adds	r7, #12
 80098ca:	46bd      	mov	sp, r7
 80098cc:	bc80      	pop	{r7}
 80098ce:	4770      	bx	lr

080098d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80098d0:	b480      	push	{r7}
 80098d2:	b085      	sub	sp, #20
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
 80098d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	4a33      	ldr	r2, [pc, #204]	; (80099b0 <TIM_Base_SetConfig+0xe0>)
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d013      	beq.n	8009910 <TIM_Base_SetConfig+0x40>
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	4a32      	ldr	r2, [pc, #200]	; (80099b4 <TIM_Base_SetConfig+0xe4>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d00f      	beq.n	8009910 <TIM_Base_SetConfig+0x40>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098f6:	d00b      	beq.n	8009910 <TIM_Base_SetConfig+0x40>
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	4a2f      	ldr	r2, [pc, #188]	; (80099b8 <TIM_Base_SetConfig+0xe8>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d007      	beq.n	8009910 <TIM_Base_SetConfig+0x40>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	4a2e      	ldr	r2, [pc, #184]	; (80099bc <TIM_Base_SetConfig+0xec>)
 8009904:	4293      	cmp	r3, r2
 8009906:	d003      	beq.n	8009910 <TIM_Base_SetConfig+0x40>
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	4a2d      	ldr	r2, [pc, #180]	; (80099c0 <TIM_Base_SetConfig+0xf0>)
 800990c:	4293      	cmp	r3, r2
 800990e:	d108      	bne.n	8009922 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009916:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	685b      	ldr	r3, [r3, #4]
 800991c:	68fa      	ldr	r2, [r7, #12]
 800991e:	4313      	orrs	r3, r2
 8009920:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	4a22      	ldr	r2, [pc, #136]	; (80099b0 <TIM_Base_SetConfig+0xe0>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d013      	beq.n	8009952 <TIM_Base_SetConfig+0x82>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	4a21      	ldr	r2, [pc, #132]	; (80099b4 <TIM_Base_SetConfig+0xe4>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d00f      	beq.n	8009952 <TIM_Base_SetConfig+0x82>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009938:	d00b      	beq.n	8009952 <TIM_Base_SetConfig+0x82>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	4a1e      	ldr	r2, [pc, #120]	; (80099b8 <TIM_Base_SetConfig+0xe8>)
 800993e:	4293      	cmp	r3, r2
 8009940:	d007      	beq.n	8009952 <TIM_Base_SetConfig+0x82>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	4a1d      	ldr	r2, [pc, #116]	; (80099bc <TIM_Base_SetConfig+0xec>)
 8009946:	4293      	cmp	r3, r2
 8009948:	d003      	beq.n	8009952 <TIM_Base_SetConfig+0x82>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	4a1c      	ldr	r2, [pc, #112]	; (80099c0 <TIM_Base_SetConfig+0xf0>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d108      	bne.n	8009964 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009958:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	68db      	ldr	r3, [r3, #12]
 800995e:	68fa      	ldr	r2, [r7, #12]
 8009960:	4313      	orrs	r3, r2
 8009962:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	695b      	ldr	r3, [r3, #20]
 800996e:	4313      	orrs	r3, r2
 8009970:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	68fa      	ldr	r2, [r7, #12]
 8009976:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	689a      	ldr	r2, [r3, #8]
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	681a      	ldr	r2, [r3, #0]
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	4a09      	ldr	r2, [pc, #36]	; (80099b0 <TIM_Base_SetConfig+0xe0>)
 800998c:	4293      	cmp	r3, r2
 800998e:	d003      	beq.n	8009998 <TIM_Base_SetConfig+0xc8>
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	4a08      	ldr	r2, [pc, #32]	; (80099b4 <TIM_Base_SetConfig+0xe4>)
 8009994:	4293      	cmp	r3, r2
 8009996:	d103      	bne.n	80099a0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	691a      	ldr	r2, [r3, #16]
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2201      	movs	r2, #1
 80099a4:	615a      	str	r2, [r3, #20]
}
 80099a6:	bf00      	nop
 80099a8:	3714      	adds	r7, #20
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bc80      	pop	{r7}
 80099ae:	4770      	bx	lr
 80099b0:	40012c00 	.word	0x40012c00
 80099b4:	40013400 	.word	0x40013400
 80099b8:	40000400 	.word	0x40000400
 80099bc:	40000800 	.word	0x40000800
 80099c0:	40000c00 	.word	0x40000c00

080099c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80099c4:	b480      	push	{r7}
 80099c6:	b083      	sub	sp, #12
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80099cc:	bf00      	nop
 80099ce:	370c      	adds	r7, #12
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bc80      	pop	{r7}
 80099d4:	4770      	bx	lr

080099d6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80099d6:	b480      	push	{r7}
 80099d8:	b083      	sub	sp, #12
 80099da:	af00      	add	r7, sp, #0
 80099dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80099de:	bf00      	nop
 80099e0:	370c      	adds	r7, #12
 80099e2:	46bd      	mov	sp, r7
 80099e4:	bc80      	pop	{r7}
 80099e6:	4770      	bx	lr

080099e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b082      	sub	sp, #8
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d101      	bne.n	80099fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80099f6:	2301      	movs	r3, #1
 80099f8:	e03f      	b.n	8009a7a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a00:	b2db      	uxtb	r3, r3
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d106      	bne.n	8009a14 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	f7fb fa14 	bl	8004e3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2224      	movs	r2, #36	; 0x24
 8009a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	68da      	ldr	r2, [r3, #12]
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009a2a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f000 fc25 	bl	800a27c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	691a      	ldr	r2, [r3, #16]
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009a40:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	695a      	ldr	r2, [r3, #20]
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009a50:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	68da      	ldr	r2, [r3, #12]
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009a60:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	2200      	movs	r2, #0
 8009a66:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2220      	movs	r2, #32
 8009a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2220      	movs	r2, #32
 8009a74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009a78:	2300      	movs	r3, #0
}
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	3708      	adds	r7, #8
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bd80      	pop	{r7, pc}

08009a82 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a82:	b580      	push	{r7, lr}
 8009a84:	b08a      	sub	sp, #40	; 0x28
 8009a86:	af02      	add	r7, sp, #8
 8009a88:	60f8      	str	r0, [r7, #12]
 8009a8a:	60b9      	str	r1, [r7, #8]
 8009a8c:	603b      	str	r3, [r7, #0]
 8009a8e:	4613      	mov	r3, r2
 8009a90:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009a92:	2300      	movs	r3, #0
 8009a94:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a9c:	b2db      	uxtb	r3, r3
 8009a9e:	2b20      	cmp	r3, #32
 8009aa0:	d17c      	bne.n	8009b9c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009aa2:	68bb      	ldr	r3, [r7, #8]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d002      	beq.n	8009aae <HAL_UART_Transmit+0x2c>
 8009aa8:	88fb      	ldrh	r3, [r7, #6]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d101      	bne.n	8009ab2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009aae:	2301      	movs	r3, #1
 8009ab0:	e075      	b.n	8009b9e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ab8:	2b01      	cmp	r3, #1
 8009aba:	d101      	bne.n	8009ac0 <HAL_UART_Transmit+0x3e>
 8009abc:	2302      	movs	r3, #2
 8009abe:	e06e      	b.n	8009b9e <HAL_UART_Transmit+0x11c>
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2201      	movs	r2, #1
 8009ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	2200      	movs	r2, #0
 8009acc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2221      	movs	r2, #33	; 0x21
 8009ad2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009ad6:	f7fb fa53 	bl	8004f80 <HAL_GetTick>
 8009ada:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	88fa      	ldrh	r2, [r7, #6]
 8009ae0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	88fa      	ldrh	r2, [r7, #6]
 8009ae6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	689b      	ldr	r3, [r3, #8]
 8009aec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009af0:	d108      	bne.n	8009b04 <HAL_UART_Transmit+0x82>
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	691b      	ldr	r3, [r3, #16]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d104      	bne.n	8009b04 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009afa:	2300      	movs	r3, #0
 8009afc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	61bb      	str	r3, [r7, #24]
 8009b02:	e003      	b.n	8009b0c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009b08:	2300      	movs	r3, #0
 8009b0a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	2200      	movs	r2, #0
 8009b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009b14:	e02a      	b.n	8009b6c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009b16:	683b      	ldr	r3, [r7, #0]
 8009b18:	9300      	str	r3, [sp, #0]
 8009b1a:	697b      	ldr	r3, [r7, #20]
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	2180      	movs	r1, #128	; 0x80
 8009b20:	68f8      	ldr	r0, [r7, #12]
 8009b22:	f000 fa11 	bl	8009f48 <UART_WaitOnFlagUntilTimeout>
 8009b26:	4603      	mov	r3, r0
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d001      	beq.n	8009b30 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009b2c:	2303      	movs	r3, #3
 8009b2e:	e036      	b.n	8009b9e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009b30:	69fb      	ldr	r3, [r7, #28]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d10b      	bne.n	8009b4e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009b36:	69bb      	ldr	r3, [r7, #24]
 8009b38:	881b      	ldrh	r3, [r3, #0]
 8009b3a:	461a      	mov	r2, r3
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009b44:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009b46:	69bb      	ldr	r3, [r7, #24]
 8009b48:	3302      	adds	r3, #2
 8009b4a:	61bb      	str	r3, [r7, #24]
 8009b4c:	e007      	b.n	8009b5e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009b4e:	69fb      	ldr	r3, [r7, #28]
 8009b50:	781a      	ldrb	r2, [r3, #0]
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009b58:	69fb      	ldr	r3, [r7, #28]
 8009b5a:	3301      	adds	r3, #1
 8009b5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009b62:	b29b      	uxth	r3, r3
 8009b64:	3b01      	subs	r3, #1
 8009b66:	b29a      	uxth	r2, r3
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009b70:	b29b      	uxth	r3, r3
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d1cf      	bne.n	8009b16 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	9300      	str	r3, [sp, #0]
 8009b7a:	697b      	ldr	r3, [r7, #20]
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	2140      	movs	r1, #64	; 0x40
 8009b80:	68f8      	ldr	r0, [r7, #12]
 8009b82:	f000 f9e1 	bl	8009f48 <UART_WaitOnFlagUntilTimeout>
 8009b86:	4603      	mov	r3, r0
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d001      	beq.n	8009b90 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009b8c:	2303      	movs	r3, #3
 8009b8e:	e006      	b.n	8009b9e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	2220      	movs	r2, #32
 8009b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009b98:	2300      	movs	r3, #0
 8009b9a:	e000      	b.n	8009b9e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009b9c:	2302      	movs	r3, #2
  }
}
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	3720      	adds	r7, #32
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	bd80      	pop	{r7, pc}
	...

08009ba8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b08a      	sub	sp, #40	; 0x28
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	68db      	ldr	r3, [r3, #12]
 8009bbe:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	695b      	ldr	r3, [r3, #20]
 8009bc6:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8009bc8:	2300      	movs	r3, #0
 8009bca:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8009bcc:	2300      	movs	r3, #0
 8009bce:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bd2:	f003 030f 	and.w	r3, r3, #15
 8009bd6:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8009bd8:	69bb      	ldr	r3, [r7, #24]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d10d      	bne.n	8009bfa <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009be0:	f003 0320 	and.w	r3, r3, #32
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d008      	beq.n	8009bfa <HAL_UART_IRQHandler+0x52>
 8009be8:	6a3b      	ldr	r3, [r7, #32]
 8009bea:	f003 0320 	and.w	r3, r3, #32
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d003      	beq.n	8009bfa <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8009bf2:	6878      	ldr	r0, [r7, #4]
 8009bf4:	f000 fa99 	bl	800a12a <UART_Receive_IT>
      return;
 8009bf8:	e17b      	b.n	8009ef2 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009bfa:	69bb      	ldr	r3, [r7, #24]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	f000 80b1 	beq.w	8009d64 <HAL_UART_IRQHandler+0x1bc>
 8009c02:	69fb      	ldr	r3, [r7, #28]
 8009c04:	f003 0301 	and.w	r3, r3, #1
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d105      	bne.n	8009c18 <HAL_UART_IRQHandler+0x70>
 8009c0c:	6a3b      	ldr	r3, [r7, #32]
 8009c0e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	f000 80a6 	beq.w	8009d64 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c1a:	f003 0301 	and.w	r3, r3, #1
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d00a      	beq.n	8009c38 <HAL_UART_IRQHandler+0x90>
 8009c22:	6a3b      	ldr	r3, [r7, #32]
 8009c24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d005      	beq.n	8009c38 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c30:	f043 0201 	orr.w	r2, r3, #1
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c3a:	f003 0304 	and.w	r3, r3, #4
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d00a      	beq.n	8009c58 <HAL_UART_IRQHandler+0xb0>
 8009c42:	69fb      	ldr	r3, [r7, #28]
 8009c44:	f003 0301 	and.w	r3, r3, #1
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d005      	beq.n	8009c58 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c50:	f043 0202 	orr.w	r2, r3, #2
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c5a:	f003 0302 	and.w	r3, r3, #2
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d00a      	beq.n	8009c78 <HAL_UART_IRQHandler+0xd0>
 8009c62:	69fb      	ldr	r3, [r7, #28]
 8009c64:	f003 0301 	and.w	r3, r3, #1
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d005      	beq.n	8009c78 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c70:	f043 0204 	orr.w	r2, r3, #4
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c7a:	f003 0308 	and.w	r3, r3, #8
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d00f      	beq.n	8009ca2 <HAL_UART_IRQHandler+0xfa>
 8009c82:	6a3b      	ldr	r3, [r7, #32]
 8009c84:	f003 0320 	and.w	r3, r3, #32
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d104      	bne.n	8009c96 <HAL_UART_IRQHandler+0xee>
 8009c8c:	69fb      	ldr	r3, [r7, #28]
 8009c8e:	f003 0301 	and.w	r3, r3, #1
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d005      	beq.n	8009ca2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c9a:	f043 0208 	orr.w	r2, r3, #8
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	f000 811e 	beq.w	8009ee8 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cae:	f003 0320 	and.w	r3, r3, #32
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d007      	beq.n	8009cc6 <HAL_UART_IRQHandler+0x11e>
 8009cb6:	6a3b      	ldr	r3, [r7, #32]
 8009cb8:	f003 0320 	and.w	r3, r3, #32
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d002      	beq.n	8009cc6 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8009cc0:	6878      	ldr	r0, [r7, #4]
 8009cc2:	f000 fa32 	bl	800a12a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	695b      	ldr	r3, [r3, #20]
 8009ccc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	bf14      	ite	ne
 8009cd4:	2301      	movne	r3, #1
 8009cd6:	2300      	moveq	r3, #0
 8009cd8:	b2db      	uxtb	r3, r3
 8009cda:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ce0:	f003 0308 	and.w	r3, r3, #8
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d102      	bne.n	8009cee <HAL_UART_IRQHandler+0x146>
 8009ce8:	697b      	ldr	r3, [r7, #20]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d031      	beq.n	8009d52 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009cee:	6878      	ldr	r0, [r7, #4]
 8009cf0:	f000 f974 	bl	8009fdc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	695b      	ldr	r3, [r3, #20]
 8009cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d023      	beq.n	8009d4a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	695a      	ldr	r2, [r3, #20]
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009d10:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d013      	beq.n	8009d42 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d1e:	4a76      	ldr	r2, [pc, #472]	; (8009ef8 <HAL_UART_IRQHandler+0x350>)
 8009d20:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d26:	4618      	mov	r0, r3
 8009d28:	f7fb fb92 	bl	8005450 <HAL_DMA_Abort_IT>
 8009d2c:	4603      	mov	r3, r0
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d016      	beq.n	8009d60 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d38:	687a      	ldr	r2, [r7, #4]
 8009d3a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009d3c:	4610      	mov	r0, r2
 8009d3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d40:	e00e      	b.n	8009d60 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f000 f8ec 	bl	8009f20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d48:	e00a      	b.n	8009d60 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009d4a:	6878      	ldr	r0, [r7, #4]
 8009d4c:	f000 f8e8 	bl	8009f20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d50:	e006      	b.n	8009d60 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009d52:	6878      	ldr	r0, [r7, #4]
 8009d54:	f000 f8e4 	bl	8009f20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009d5e:	e0c3      	b.n	8009ee8 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d60:	bf00      	nop
    return;
 8009d62:	e0c1      	b.n	8009ee8 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d68:	2b01      	cmp	r3, #1
 8009d6a:	f040 80a1 	bne.w	8009eb0 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8009d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d70:	f003 0310 	and.w	r3, r3, #16
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	f000 809b 	beq.w	8009eb0 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8009d7a:	6a3b      	ldr	r3, [r7, #32]
 8009d7c:	f003 0310 	and.w	r3, r3, #16
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	f000 8095 	beq.w	8009eb0 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009d86:	2300      	movs	r3, #0
 8009d88:	60fb      	str	r3, [r7, #12]
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	60fb      	str	r3, [r7, #12]
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	685b      	ldr	r3, [r3, #4]
 8009d98:	60fb      	str	r3, [r7, #12]
 8009d9a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	695b      	ldr	r3, [r3, #20]
 8009da2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d04e      	beq.n	8009e48 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	685b      	ldr	r3, [r3, #4]
 8009db2:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8009db4:	8a3b      	ldrh	r3, [r7, #16]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	f000 8098 	beq.w	8009eec <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009dc0:	8a3a      	ldrh	r2, [r7, #16]
 8009dc2:	429a      	cmp	r2, r3
 8009dc4:	f080 8092 	bcs.w	8009eec <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	8a3a      	ldrh	r2, [r7, #16]
 8009dcc:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dd2:	699b      	ldr	r3, [r3, #24]
 8009dd4:	2b20      	cmp	r3, #32
 8009dd6:	d02b      	beq.n	8009e30 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	68da      	ldr	r2, [r3, #12]
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009de6:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	695a      	ldr	r2, [r3, #20]
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	f022 0201 	bic.w	r2, r2, #1
 8009df6:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	695a      	ldr	r2, [r3, #20]
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009e06:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2220      	movs	r2, #32
 8009e0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2200      	movs	r2, #0
 8009e14:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	68da      	ldr	r2, [r3, #12]
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f022 0210 	bic.w	r2, r2, #16
 8009e24:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	f7fb fad6 	bl	80053dc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e38:	b29b      	uxth	r3, r3
 8009e3a:	1ad3      	subs	r3, r2, r3
 8009e3c:	b29b      	uxth	r3, r3
 8009e3e:	4619      	mov	r1, r3
 8009e40:	6878      	ldr	r0, [r7, #4]
 8009e42:	f000 f876 	bl	8009f32 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8009e46:	e051      	b.n	8009eec <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e50:	b29b      	uxth	r3, r3
 8009e52:	1ad3      	subs	r3, r2, r3
 8009e54:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e5a:	b29b      	uxth	r3, r3
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d047      	beq.n	8009ef0 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8009e60:	8a7b      	ldrh	r3, [r7, #18]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d044      	beq.n	8009ef0 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	68da      	ldr	r2, [r3, #12]
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009e74:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	695a      	ldr	r2, [r3, #20]
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	f022 0201 	bic.w	r2, r2, #1
 8009e84:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	2220      	movs	r2, #32
 8009e8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	2200      	movs	r2, #0
 8009e92:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	68da      	ldr	r2, [r3, #12]
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f022 0210 	bic.w	r2, r2, #16
 8009ea2:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009ea4:	8a7b      	ldrh	r3, [r7, #18]
 8009ea6:	4619      	mov	r1, r3
 8009ea8:	6878      	ldr	r0, [r7, #4]
 8009eaa:	f000 f842 	bl	8009f32 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8009eae:	e01f      	b.n	8009ef0 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d008      	beq.n	8009ecc <HAL_UART_IRQHandler+0x324>
 8009eba:	6a3b      	ldr	r3, [r7, #32]
 8009ebc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d003      	beq.n	8009ecc <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8009ec4:	6878      	ldr	r0, [r7, #4]
 8009ec6:	f000 f8c9 	bl	800a05c <UART_Transmit_IT>
    return;
 8009eca:	e012      	b.n	8009ef2 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ece:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d00d      	beq.n	8009ef2 <HAL_UART_IRQHandler+0x34a>
 8009ed6:	6a3b      	ldr	r3, [r7, #32]
 8009ed8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d008      	beq.n	8009ef2 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8009ee0:	6878      	ldr	r0, [r7, #4]
 8009ee2:	f000 f90a 	bl	800a0fa <UART_EndTransmit_IT>
    return;
 8009ee6:	e004      	b.n	8009ef2 <HAL_UART_IRQHandler+0x34a>
    return;
 8009ee8:	bf00      	nop
 8009eea:	e002      	b.n	8009ef2 <HAL_UART_IRQHandler+0x34a>
      return;
 8009eec:	bf00      	nop
 8009eee:	e000      	b.n	8009ef2 <HAL_UART_IRQHandler+0x34a>
      return;
 8009ef0:	bf00      	nop
  }
}
 8009ef2:	3728      	adds	r7, #40	; 0x28
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	bd80      	pop	{r7, pc}
 8009ef8:	0800a035 	.word	0x0800a035

08009efc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009efc:	b480      	push	{r7}
 8009efe:	b083      	sub	sp, #12
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009f04:	bf00      	nop
 8009f06:	370c      	adds	r7, #12
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bc80      	pop	{r7}
 8009f0c:	4770      	bx	lr

08009f0e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009f0e:	b480      	push	{r7}
 8009f10:	b083      	sub	sp, #12
 8009f12:	af00      	add	r7, sp, #0
 8009f14:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009f16:	bf00      	nop
 8009f18:	370c      	adds	r7, #12
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	bc80      	pop	{r7}
 8009f1e:	4770      	bx	lr

08009f20 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009f20:	b480      	push	{r7}
 8009f22:	b083      	sub	sp, #12
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009f28:	bf00      	nop
 8009f2a:	370c      	adds	r7, #12
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	bc80      	pop	{r7}
 8009f30:	4770      	bx	lr

08009f32 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009f32:	b480      	push	{r7}
 8009f34:	b083      	sub	sp, #12
 8009f36:	af00      	add	r7, sp, #0
 8009f38:	6078      	str	r0, [r7, #4]
 8009f3a:	460b      	mov	r3, r1
 8009f3c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009f3e:	bf00      	nop
 8009f40:	370c      	adds	r7, #12
 8009f42:	46bd      	mov	sp, r7
 8009f44:	bc80      	pop	{r7}
 8009f46:	4770      	bx	lr

08009f48 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b084      	sub	sp, #16
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	60f8      	str	r0, [r7, #12]
 8009f50:	60b9      	str	r1, [r7, #8]
 8009f52:	603b      	str	r3, [r7, #0]
 8009f54:	4613      	mov	r3, r2
 8009f56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f58:	e02c      	b.n	8009fb4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f5a:	69bb      	ldr	r3, [r7, #24]
 8009f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f60:	d028      	beq.n	8009fb4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009f62:	69bb      	ldr	r3, [r7, #24]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d007      	beq.n	8009f78 <UART_WaitOnFlagUntilTimeout+0x30>
 8009f68:	f7fb f80a 	bl	8004f80 <HAL_GetTick>
 8009f6c:	4602      	mov	r2, r0
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	1ad3      	subs	r3, r2, r3
 8009f72:	69ba      	ldr	r2, [r7, #24]
 8009f74:	429a      	cmp	r2, r3
 8009f76:	d21d      	bcs.n	8009fb4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	68da      	ldr	r2, [r3, #12]
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009f86:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	695a      	ldr	r2, [r3, #20]
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	f022 0201 	bic.w	r2, r2, #1
 8009f96:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	2220      	movs	r2, #32
 8009f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	2220      	movs	r2, #32
 8009fa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	2200      	movs	r2, #0
 8009fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009fb0:	2303      	movs	r3, #3
 8009fb2:	e00f      	b.n	8009fd4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	681a      	ldr	r2, [r3, #0]
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	4013      	ands	r3, r2
 8009fbe:	68ba      	ldr	r2, [r7, #8]
 8009fc0:	429a      	cmp	r2, r3
 8009fc2:	bf0c      	ite	eq
 8009fc4:	2301      	moveq	r3, #1
 8009fc6:	2300      	movne	r3, #0
 8009fc8:	b2db      	uxtb	r3, r3
 8009fca:	461a      	mov	r2, r3
 8009fcc:	79fb      	ldrb	r3, [r7, #7]
 8009fce:	429a      	cmp	r2, r3
 8009fd0:	d0c3      	beq.n	8009f5a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009fd2:	2300      	movs	r3, #0
}
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	3710      	adds	r7, #16
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	bd80      	pop	{r7, pc}

08009fdc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b083      	sub	sp, #12
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	68da      	ldr	r2, [r3, #12]
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009ff2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	695a      	ldr	r2, [r3, #20]
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	f022 0201 	bic.w	r2, r2, #1
 800a002:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a008:	2b01      	cmp	r3, #1
 800a00a:	d107      	bne.n	800a01c <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	68da      	ldr	r2, [r3, #12]
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	f022 0210 	bic.w	r2, r2, #16
 800a01a:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2220      	movs	r2, #32
 800a020:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2200      	movs	r2, #0
 800a028:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a02a:	bf00      	nop
 800a02c:	370c      	adds	r7, #12
 800a02e:	46bd      	mov	sp, r7
 800a030:	bc80      	pop	{r7}
 800a032:	4770      	bx	lr

0800a034 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b084      	sub	sp, #16
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a040:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	2200      	movs	r2, #0
 800a046:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	2200      	movs	r2, #0
 800a04c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a04e:	68f8      	ldr	r0, [r7, #12]
 800a050:	f7ff ff66 	bl	8009f20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a054:	bf00      	nop
 800a056:	3710      	adds	r7, #16
 800a058:	46bd      	mov	sp, r7
 800a05a:	bd80      	pop	{r7, pc}

0800a05c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a05c:	b480      	push	{r7}
 800a05e:	b085      	sub	sp, #20
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a06a:	b2db      	uxtb	r3, r3
 800a06c:	2b21      	cmp	r3, #33	; 0x21
 800a06e:	d13e      	bne.n	800a0ee <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	689b      	ldr	r3, [r3, #8]
 800a074:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a078:	d114      	bne.n	800a0a4 <UART_Transmit_IT+0x48>
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	691b      	ldr	r3, [r3, #16]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d110      	bne.n	800a0a4 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	6a1b      	ldr	r3, [r3, #32]
 800a086:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	881b      	ldrh	r3, [r3, #0]
 800a08c:	461a      	mov	r2, r3
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a096:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	6a1b      	ldr	r3, [r3, #32]
 800a09c:	1c9a      	adds	r2, r3, #2
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	621a      	str	r2, [r3, #32]
 800a0a2:	e008      	b.n	800a0b6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	6a1b      	ldr	r3, [r3, #32]
 800a0a8:	1c59      	adds	r1, r3, #1
 800a0aa:	687a      	ldr	r2, [r7, #4]
 800a0ac:	6211      	str	r1, [r2, #32]
 800a0ae:	781a      	ldrb	r2, [r3, #0]
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a0ba:	b29b      	uxth	r3, r3
 800a0bc:	3b01      	subs	r3, #1
 800a0be:	b29b      	uxth	r3, r3
 800a0c0:	687a      	ldr	r2, [r7, #4]
 800a0c2:	4619      	mov	r1, r3
 800a0c4:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d10f      	bne.n	800a0ea <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	68da      	ldr	r2, [r3, #12]
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a0d8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	68da      	ldr	r2, [r3, #12]
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a0e8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	e000      	b.n	800a0f0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a0ee:	2302      	movs	r3, #2
  }
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	3714      	adds	r7, #20
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	bc80      	pop	{r7}
 800a0f8:	4770      	bx	lr

0800a0fa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a0fa:	b580      	push	{r7, lr}
 800a0fc:	b082      	sub	sp, #8
 800a0fe:	af00      	add	r7, sp, #0
 800a100:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	68da      	ldr	r2, [r3, #12]
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a110:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	2220      	movs	r2, #32
 800a116:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a11a:	6878      	ldr	r0, [r7, #4]
 800a11c:	f7ff feee 	bl	8009efc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a120:	2300      	movs	r3, #0
}
 800a122:	4618      	mov	r0, r3
 800a124:	3708      	adds	r7, #8
 800a126:	46bd      	mov	sp, r7
 800a128:	bd80      	pop	{r7, pc}

0800a12a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a12a:	b580      	push	{r7, lr}
 800a12c:	b086      	sub	sp, #24
 800a12e:	af00      	add	r7, sp, #0
 800a130:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a138:	b2db      	uxtb	r3, r3
 800a13a:	2b22      	cmp	r3, #34	; 0x22
 800a13c:	f040 8099 	bne.w	800a272 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	689b      	ldr	r3, [r3, #8]
 800a144:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a148:	d117      	bne.n	800a17a <UART_Receive_IT+0x50>
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	691b      	ldr	r3, [r3, #16]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d113      	bne.n	800a17a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a152:	2300      	movs	r3, #0
 800a154:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a15a:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	685b      	ldr	r3, [r3, #4]
 800a162:	b29b      	uxth	r3, r3
 800a164:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a168:	b29a      	uxth	r2, r3
 800a16a:	693b      	ldr	r3, [r7, #16]
 800a16c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a172:	1c9a      	adds	r2, r3, #2
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	629a      	str	r2, [r3, #40]	; 0x28
 800a178:	e026      	b.n	800a1c8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a17e:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800a180:	2300      	movs	r3, #0
 800a182:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	689b      	ldr	r3, [r3, #8]
 800a188:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a18c:	d007      	beq.n	800a19e <UART_Receive_IT+0x74>
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	689b      	ldr	r3, [r3, #8]
 800a192:	2b00      	cmp	r3, #0
 800a194:	d10a      	bne.n	800a1ac <UART_Receive_IT+0x82>
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	691b      	ldr	r3, [r3, #16]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d106      	bne.n	800a1ac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	685b      	ldr	r3, [r3, #4]
 800a1a4:	b2da      	uxtb	r2, r3
 800a1a6:	697b      	ldr	r3, [r7, #20]
 800a1a8:	701a      	strb	r2, [r3, #0]
 800a1aa:	e008      	b.n	800a1be <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	685b      	ldr	r3, [r3, #4]
 800a1b2:	b2db      	uxtb	r3, r3
 800a1b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a1b8:	b2da      	uxtb	r2, r3
 800a1ba:	697b      	ldr	r3, [r7, #20]
 800a1bc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1c2:	1c5a      	adds	r2, r3, #1
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a1cc:	b29b      	uxth	r3, r3
 800a1ce:	3b01      	subs	r3, #1
 800a1d0:	b29b      	uxth	r3, r3
 800a1d2:	687a      	ldr	r2, [r7, #4]
 800a1d4:	4619      	mov	r1, r3
 800a1d6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d148      	bne.n	800a26e <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	68da      	ldr	r2, [r3, #12]
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f022 0220 	bic.w	r2, r2, #32
 800a1ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	68da      	ldr	r2, [r3, #12]
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a1fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	695a      	ldr	r2, [r3, #20]
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	f022 0201 	bic.w	r2, r2, #1
 800a20a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2220      	movs	r2, #32
 800a210:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a218:	2b01      	cmp	r3, #1
 800a21a:	d123      	bne.n	800a264 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2200      	movs	r2, #0
 800a220:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	68da      	ldr	r2, [r3, #12]
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	f022 0210 	bic.w	r2, r2, #16
 800a230:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	f003 0310 	and.w	r3, r3, #16
 800a23c:	2b10      	cmp	r3, #16
 800a23e:	d10a      	bne.n	800a256 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a240:	2300      	movs	r3, #0
 800a242:	60fb      	str	r3, [r7, #12]
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	60fb      	str	r3, [r7, #12]
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	685b      	ldr	r3, [r3, #4]
 800a252:	60fb      	str	r3, [r7, #12]
 800a254:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a25a:	4619      	mov	r1, r3
 800a25c:	6878      	ldr	r0, [r7, #4]
 800a25e:	f7ff fe68 	bl	8009f32 <HAL_UARTEx_RxEventCallback>
 800a262:	e002      	b.n	800a26a <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800a264:	6878      	ldr	r0, [r7, #4]
 800a266:	f7ff fe52 	bl	8009f0e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a26a:	2300      	movs	r3, #0
 800a26c:	e002      	b.n	800a274 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800a26e:	2300      	movs	r3, #0
 800a270:	e000      	b.n	800a274 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800a272:	2302      	movs	r3, #2
  }
}
 800a274:	4618      	mov	r0, r3
 800a276:	3718      	adds	r7, #24
 800a278:	46bd      	mov	sp, r7
 800a27a:	bd80      	pop	{r7, pc}

0800a27c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b084      	sub	sp, #16
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	691b      	ldr	r3, [r3, #16]
 800a28a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	68da      	ldr	r2, [r3, #12]
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	430a      	orrs	r2, r1
 800a298:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	689a      	ldr	r2, [r3, #8]
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	691b      	ldr	r3, [r3, #16]
 800a2a2:	431a      	orrs	r2, r3
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	695b      	ldr	r3, [r3, #20]
 800a2a8:	4313      	orrs	r3, r2
 800a2aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	68db      	ldr	r3, [r3, #12]
 800a2b2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800a2b6:	f023 030c 	bic.w	r3, r3, #12
 800a2ba:	687a      	ldr	r2, [r7, #4]
 800a2bc:	6812      	ldr	r2, [r2, #0]
 800a2be:	68b9      	ldr	r1, [r7, #8]
 800a2c0:	430b      	orrs	r3, r1
 800a2c2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	695b      	ldr	r3, [r3, #20]
 800a2ca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	699a      	ldr	r2, [r3, #24]
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	430a      	orrs	r2, r1
 800a2d8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	4a2c      	ldr	r2, [pc, #176]	; (800a390 <UART_SetConfig+0x114>)
 800a2e0:	4293      	cmp	r3, r2
 800a2e2:	d103      	bne.n	800a2ec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800a2e4:	f7ff f8ae 	bl	8009444 <HAL_RCC_GetPCLK2Freq>
 800a2e8:	60f8      	str	r0, [r7, #12]
 800a2ea:	e002      	b.n	800a2f2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800a2ec:	f7ff f896 	bl	800941c <HAL_RCC_GetPCLK1Freq>
 800a2f0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a2f2:	68fa      	ldr	r2, [r7, #12]
 800a2f4:	4613      	mov	r3, r2
 800a2f6:	009b      	lsls	r3, r3, #2
 800a2f8:	4413      	add	r3, r2
 800a2fa:	009a      	lsls	r2, r3, #2
 800a2fc:	441a      	add	r2, r3
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	685b      	ldr	r3, [r3, #4]
 800a302:	009b      	lsls	r3, r3, #2
 800a304:	fbb2 f3f3 	udiv	r3, r2, r3
 800a308:	4a22      	ldr	r2, [pc, #136]	; (800a394 <UART_SetConfig+0x118>)
 800a30a:	fba2 2303 	umull	r2, r3, r2, r3
 800a30e:	095b      	lsrs	r3, r3, #5
 800a310:	0119      	lsls	r1, r3, #4
 800a312:	68fa      	ldr	r2, [r7, #12]
 800a314:	4613      	mov	r3, r2
 800a316:	009b      	lsls	r3, r3, #2
 800a318:	4413      	add	r3, r2
 800a31a:	009a      	lsls	r2, r3, #2
 800a31c:	441a      	add	r2, r3
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	685b      	ldr	r3, [r3, #4]
 800a322:	009b      	lsls	r3, r3, #2
 800a324:	fbb2 f2f3 	udiv	r2, r2, r3
 800a328:	4b1a      	ldr	r3, [pc, #104]	; (800a394 <UART_SetConfig+0x118>)
 800a32a:	fba3 0302 	umull	r0, r3, r3, r2
 800a32e:	095b      	lsrs	r3, r3, #5
 800a330:	2064      	movs	r0, #100	; 0x64
 800a332:	fb00 f303 	mul.w	r3, r0, r3
 800a336:	1ad3      	subs	r3, r2, r3
 800a338:	011b      	lsls	r3, r3, #4
 800a33a:	3332      	adds	r3, #50	; 0x32
 800a33c:	4a15      	ldr	r2, [pc, #84]	; (800a394 <UART_SetConfig+0x118>)
 800a33e:	fba2 2303 	umull	r2, r3, r2, r3
 800a342:	095b      	lsrs	r3, r3, #5
 800a344:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a348:	4419      	add	r1, r3
 800a34a:	68fa      	ldr	r2, [r7, #12]
 800a34c:	4613      	mov	r3, r2
 800a34e:	009b      	lsls	r3, r3, #2
 800a350:	4413      	add	r3, r2
 800a352:	009a      	lsls	r2, r3, #2
 800a354:	441a      	add	r2, r3
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	685b      	ldr	r3, [r3, #4]
 800a35a:	009b      	lsls	r3, r3, #2
 800a35c:	fbb2 f2f3 	udiv	r2, r2, r3
 800a360:	4b0c      	ldr	r3, [pc, #48]	; (800a394 <UART_SetConfig+0x118>)
 800a362:	fba3 0302 	umull	r0, r3, r3, r2
 800a366:	095b      	lsrs	r3, r3, #5
 800a368:	2064      	movs	r0, #100	; 0x64
 800a36a:	fb00 f303 	mul.w	r3, r0, r3
 800a36e:	1ad3      	subs	r3, r2, r3
 800a370:	011b      	lsls	r3, r3, #4
 800a372:	3332      	adds	r3, #50	; 0x32
 800a374:	4a07      	ldr	r2, [pc, #28]	; (800a394 <UART_SetConfig+0x118>)
 800a376:	fba2 2303 	umull	r2, r3, r2, r3
 800a37a:	095b      	lsrs	r3, r3, #5
 800a37c:	f003 020f 	and.w	r2, r3, #15
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	440a      	add	r2, r1
 800a386:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800a388:	bf00      	nop
 800a38a:	3710      	adds	r7, #16
 800a38c:	46bd      	mov	sp, r7
 800a38e:	bd80      	pop	{r7, pc}
 800a390:	40013800 	.word	0x40013800
 800a394:	51eb851f 	.word	0x51eb851f

0800a398 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b084      	sub	sp, #16
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	4603      	mov	r3, r0
 800a3a0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on)
 800a3a2:	4b29      	ldr	r3, [pc, #164]	; (800a448 <set_int_enable+0xb0>)
 800a3a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d01c      	beq.n	800a3e6 <set_int_enable+0x4e>
    {
        if (enable)
 800a3ac:	79fb      	ldrb	r3, [r7, #7]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d002      	beq.n	800a3b8 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 800a3b2:	2302      	movs	r3, #2
 800a3b4:	73fb      	strb	r3, [r7, #15]
 800a3b6:	e001      	b.n	800a3bc <set_int_enable+0x24>
        else
            tmp = 0x00;
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 800a3bc:	4b22      	ldr	r3, [pc, #136]	; (800a448 <set_int_enable+0xb0>)
 800a3be:	685b      	ldr	r3, [r3, #4]
 800a3c0:	7818      	ldrb	r0, [r3, #0]
 800a3c2:	4b21      	ldr	r3, [pc, #132]	; (800a448 <set_int_enable+0xb0>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	7c59      	ldrb	r1, [r3, #17]
 800a3c8:	f107 030f 	add.w	r3, r7, #15
 800a3cc:	2201      	movs	r2, #1
 800a3ce:	f005 f87d 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800a3d2:	4603      	mov	r3, r0
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d002      	beq.n	800a3de <set_int_enable+0x46>
            return -1;
 800a3d8:	f04f 33ff 	mov.w	r3, #4294967295
 800a3dc:	e030      	b.n	800a440 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 800a3de:	7bfa      	ldrb	r2, [r7, #15]
 800a3e0:	4b19      	ldr	r3, [pc, #100]	; (800a448 <set_int_enable+0xb0>)
 800a3e2:	745a      	strb	r2, [r3, #17]
 800a3e4:	e02b      	b.n	800a43e <set_int_enable+0xa6>
    }
    else
    {
        if (!st.chip_cfg.sensors)
 800a3e6:	4b18      	ldr	r3, [pc, #96]	; (800a448 <set_int_enable+0xb0>)
 800a3e8:	7a9b      	ldrb	r3, [r3, #10]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d102      	bne.n	800a3f4 <set_int_enable+0x5c>
            return -1;
 800a3ee:	f04f 33ff 	mov.w	r3, #4294967295
 800a3f2:	e025      	b.n	800a440 <set_int_enable+0xa8>
        if (enable && st.chip_cfg.int_enable)
 800a3f4:	79fb      	ldrb	r3, [r7, #7]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d005      	beq.n	800a406 <set_int_enable+0x6e>
 800a3fa:	4b13      	ldr	r3, [pc, #76]	; (800a448 <set_int_enable+0xb0>)
 800a3fc:	7c5b      	ldrb	r3, [r3, #17]
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d001      	beq.n	800a406 <set_int_enable+0x6e>
            return 0;
 800a402:	2300      	movs	r3, #0
 800a404:	e01c      	b.n	800a440 <set_int_enable+0xa8>
        if (enable)
 800a406:	79fb      	ldrb	r3, [r7, #7]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d002      	beq.n	800a412 <set_int_enable+0x7a>
            tmp = BIT_DATA_RDY_EN;
 800a40c:	2301      	movs	r3, #1
 800a40e:	73fb      	strb	r3, [r7, #15]
 800a410:	e001      	b.n	800a416 <set_int_enable+0x7e>
        else
            tmp = 0x00;
 800a412:	2300      	movs	r3, #0
 800a414:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 800a416:	4b0c      	ldr	r3, [pc, #48]	; (800a448 <set_int_enable+0xb0>)
 800a418:	685b      	ldr	r3, [r3, #4]
 800a41a:	7818      	ldrb	r0, [r3, #0]
 800a41c:	4b0a      	ldr	r3, [pc, #40]	; (800a448 <set_int_enable+0xb0>)
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	7c59      	ldrb	r1, [r3, #17]
 800a422:	f107 030f 	add.w	r3, r7, #15
 800a426:	2201      	movs	r2, #1
 800a428:	f005 f850 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800a42c:	4603      	mov	r3, r0
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d002      	beq.n	800a438 <set_int_enable+0xa0>
            return -1;
 800a432:	f04f 33ff 	mov.w	r3, #4294967295
 800a436:	e003      	b.n	800a440 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 800a438:	7bfa      	ldrb	r2, [r7, #15]
 800a43a:	4b03      	ldr	r3, [pc, #12]	; (800a448 <set_int_enable+0xb0>)
 800a43c:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 800a43e:	2300      	movs	r3, #0
}
 800a440:	4618      	mov	r0, r3
 800a442:	3710      	adds	r7, #16
 800a444:	46bd      	mov	sp, r7
 800a446:	bd80      	pop	{r7, pc}
 800a448:	2000000c 	.word	0x2000000c

0800a44c <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(struct int_param_s *int_param)
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	b084      	sub	sp, #16
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
    unsigned char data[6];

    /* Reset device. */
    data[0] = BIT_RESET;
 800a454:	2380      	movs	r3, #128	; 0x80
 800a456:	723b      	strb	r3, [r7, #8]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 800a458:	4b4f      	ldr	r3, [pc, #316]	; (800a598 <mpu_init+0x14c>)
 800a45a:	685b      	ldr	r3, [r3, #4]
 800a45c:	7818      	ldrb	r0, [r3, #0]
 800a45e:	4b4e      	ldr	r3, [pc, #312]	; (800a598 <mpu_init+0x14c>)
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	7d59      	ldrb	r1, [r3, #21]
 800a464:	f107 0308 	add.w	r3, r7, #8
 800a468:	2201      	movs	r2, #1
 800a46a:	f005 f82f 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800a46e:	4603      	mov	r3, r0
 800a470:	2b00      	cmp	r3, #0
 800a472:	d002      	beq.n	800a47a <mpu_init+0x2e>
        return -1;
 800a474:	f04f 33ff 	mov.w	r3, #4294967295
 800a478:	e08a      	b.n	800a590 <mpu_init+0x144>
    delay_ms(100);
 800a47a:	2064      	movs	r0, #100	; 0x64
 800a47c:	f7fa fd8a 	bl	8004f94 <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 800a480:	2300      	movs	r3, #0
 800a482:	723b      	strb	r3, [r7, #8]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 800a484:	4b44      	ldr	r3, [pc, #272]	; (800a598 <mpu_init+0x14c>)
 800a486:	685b      	ldr	r3, [r3, #4]
 800a488:	7818      	ldrb	r0, [r3, #0]
 800a48a:	4b43      	ldr	r3, [pc, #268]	; (800a598 <mpu_init+0x14c>)
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	7d59      	ldrb	r1, [r3, #21]
 800a490:	f107 0308 	add.w	r3, r7, #8
 800a494:	2201      	movs	r2, #1
 800a496:	f005 f819 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800a49a:	4603      	mov	r3, r0
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d002      	beq.n	800a4a6 <mpu_init+0x5a>
        return -1;
 800a4a0:	f04f 33ff 	mov.w	r3, #4294967295
 800a4a4:	e074      	b.n	800a590 <mpu_init+0x144>

    st.chip_cfg.accel_half = 0;
 800a4a6:	4b3c      	ldr	r3, [pc, #240]	; (800a598 <mpu_init+0x14c>)
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 800a4ac:	4b3a      	ldr	r3, [pc, #232]	; (800a598 <mpu_init+0x14c>)
 800a4ae:	22ff      	movs	r2, #255	; 0xff
 800a4b0:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 800a4b2:	4b39      	ldr	r3, [pc, #228]	; (800a598 <mpu_init+0x14c>)
 800a4b4:	22ff      	movs	r2, #255	; 0xff
 800a4b6:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 800a4b8:	4b37      	ldr	r3, [pc, #220]	; (800a598 <mpu_init+0x14c>)
 800a4ba:	22ff      	movs	r2, #255	; 0xff
 800a4bc:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 800a4be:	4b36      	ldr	r3, [pc, #216]	; (800a598 <mpu_init+0x14c>)
 800a4c0:	22ff      	movs	r2, #255	; 0xff
 800a4c2:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 800a4c4:	4b34      	ldr	r3, [pc, #208]	; (800a598 <mpu_init+0x14c>)
 800a4c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a4ca:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 800a4cc:	4b32      	ldr	r3, [pc, #200]	; (800a598 <mpu_init+0x14c>)
 800a4ce:	22ff      	movs	r2, #255	; 0xff
 800a4d0:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 800a4d2:	4b31      	ldr	r3, [pc, #196]	; (800a598 <mpu_init+0x14c>)
 800a4d4:	22ff      	movs	r2, #255	; 0xff
 800a4d6:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800a4d8:	4b2f      	ldr	r3, [pc, #188]	; (800a598 <mpu_init+0x14c>)
 800a4da:	2201      	movs	r2, #1
 800a4dc:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 800a4de:	4b2e      	ldr	r3, [pc, #184]	; (800a598 <mpu_init+0x14c>)
 800a4e0:	2201      	movs	r2, #1
 800a4e2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    st.chip_cfg.latched_int = 0;
 800a4e6:	4b2c      	ldr	r3, [pc, #176]	; (800a598 <mpu_init+0x14c>)
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    st.chip_cfg.int_motion_only = 0;
 800a4ee:	4b2a      	ldr	r3, [pc, #168]	; (800a598 <mpu_init+0x14c>)
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 800a4f4:	4b28      	ldr	r3, [pc, #160]	; (800a598 <mpu_init+0x14c>)
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 800a4fa:	220c      	movs	r2, #12
 800a4fc:	2100      	movs	r1, #0
 800a4fe:	4827      	ldr	r0, [pc, #156]	; (800a59c <mpu_init+0x150>)
 800a500:	f005 fc75 	bl	800fdee <memset>
    st.chip_cfg.dmp_on = 0;
 800a504:	4b24      	ldr	r3, [pc, #144]	; (800a598 <mpu_init+0x14c>)
 800a506:	2200      	movs	r2, #0
 800a508:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    st.chip_cfg.dmp_loaded = 0;
 800a50c:	4b22      	ldr	r3, [pc, #136]	; (800a598 <mpu_init+0x14c>)
 800a50e:	2200      	movs	r2, #0
 800a510:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 800a514:	4b20      	ldr	r3, [pc, #128]	; (800a598 <mpu_init+0x14c>)
 800a516:	2200      	movs	r2, #0
 800a518:	84da      	strh	r2, [r3, #38]	; 0x26

    if (mpu_set_gyro_fsr(2000))
 800a51a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a51e:	f000 fa57 	bl	800a9d0 <mpu_set_gyro_fsr>
 800a522:	4603      	mov	r3, r0
 800a524:	2b00      	cmp	r3, #0
 800a526:	d002      	beq.n	800a52e <mpu_init+0xe2>
        return -1;
 800a528:	f04f 33ff 	mov.w	r3, #4294967295
 800a52c:	e030      	b.n	800a590 <mpu_init+0x144>
    if (mpu_set_accel_fsr(2))
 800a52e:	2002      	movs	r0, #2
 800a530:	f000 fadc 	bl	800aaec <mpu_set_accel_fsr>
 800a534:	4603      	mov	r3, r0
 800a536:	2b00      	cmp	r3, #0
 800a538:	d002      	beq.n	800a540 <mpu_init+0xf4>
        return -1;
 800a53a:	f04f 33ff 	mov.w	r3, #4294967295
 800a53e:	e027      	b.n	800a590 <mpu_init+0x144>
    if (mpu_set_lpf(42))
 800a540:	202a      	movs	r0, #42	; 0x2a
 800a542:	f000 fb77 	bl	800ac34 <mpu_set_lpf>
 800a546:	4603      	mov	r3, r0
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d002      	beq.n	800a552 <mpu_init+0x106>
        return -1;
 800a54c:	f04f 33ff 	mov.w	r3, #4294967295
 800a550:	e01e      	b.n	800a590 <mpu_init+0x144>
    if (mpu_set_sample_rate(50))
 800a552:	2032      	movs	r0, #50	; 0x32
 800a554:	f000 fbd4 	bl	800ad00 <mpu_set_sample_rate>
 800a558:	4603      	mov	r3, r0
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d002      	beq.n	800a564 <mpu_init+0x118>
        return -1;
 800a55e:	f04f 33ff 	mov.w	r3, #4294967295
 800a562:	e015      	b.n	800a590 <mpu_init+0x144>
    if (mpu_configure_fifo(0))
 800a564:	2000      	movs	r0, #0
 800a566:	f000 fc41 	bl	800adec <mpu_configure_fifo>
 800a56a:	4603      	mov	r3, r0
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d002      	beq.n	800a576 <mpu_init+0x12a>
        return -1;
 800a570:	f04f 33ff 	mov.w	r3, #4294967295
 800a574:	e00c      	b.n	800a590 <mpu_init+0x144>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 800a576:	2000      	movs	r0, #0
 800a578:	f000 fd8e 	bl	800b098 <mpu_set_bypass>
 800a57c:	4603      	mov	r3, r0
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d002      	beq.n	800a588 <mpu_init+0x13c>
        return -1;
 800a582:	f04f 33ff 	mov.w	r3, #4294967295
 800a586:	e003      	b.n	800a590 <mpu_init+0x144>
#endif

    mpu_set_sensors(0);
 800a588:	2000      	movs	r0, #0
 800a58a:	f000 fc81 	bl	800ae90 <mpu_set_sensors>
    return 0;
 800a58e:	2300      	movs	r3, #0
}
 800a590:	4618      	mov	r0, r3
 800a592:	3710      	adds	r7, #16
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}
 800a598:	2000000c 	.word	0x2000000c
 800a59c:	20000022 	.word	0x20000022

0800a5a0 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned short rate)
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b084      	sub	sp, #16
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	4603      	mov	r3, r0
 800a5a8:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    if (rate > 40)
 800a5aa:	88fb      	ldrh	r3, [r7, #6]
 800a5ac:	2b28      	cmp	r3, #40	; 0x28
 800a5ae:	d902      	bls.n	800a5b6 <mpu_lp_accel_mode+0x16>
        return -1;
 800a5b0:	f04f 33ff 	mov.w	r3, #4294967295
 800a5b4:	e06a      	b.n	800a68c <mpu_lp_accel_mode+0xec>

    if (!rate)
 800a5b6:	88fb      	ldrh	r3, [r7, #6]
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d11c      	bne.n	800a5f6 <mpu_lp_accel_mode+0x56>
    {
        mpu_set_int_latched(0);
 800a5bc:	2000      	movs	r0, #0
 800a5be:	f000 fe31 	bl	800b224 <mpu_set_int_latched>
        tmp[0] = 0;
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 800a5c6:	2307      	movs	r3, #7
 800a5c8:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 800a5ca:	4b32      	ldr	r3, [pc, #200]	; (800a694 <mpu_lp_accel_mode+0xf4>)
 800a5cc:	685b      	ldr	r3, [r3, #4]
 800a5ce:	7818      	ldrb	r0, [r3, #0]
 800a5d0:	4b30      	ldr	r3, [pc, #192]	; (800a694 <mpu_lp_accel_mode+0xf4>)
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	7d59      	ldrb	r1, [r3, #21]
 800a5d6:	f107 030c 	add.w	r3, r7, #12
 800a5da:	2202      	movs	r2, #2
 800a5dc:	f004 ff76 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800a5e0:	4603      	mov	r3, r0
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d002      	beq.n	800a5ec <mpu_lp_accel_mode+0x4c>
            return -1;
 800a5e6:	f04f 33ff 	mov.w	r3, #4294967295
 800a5ea:	e04f      	b.n	800a68c <mpu_lp_accel_mode+0xec>
        st.chip_cfg.lp_accel_mode = 0;
 800a5ec:	4b29      	ldr	r3, [pc, #164]	; (800a694 <mpu_lp_accel_mode+0xf4>)
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	751a      	strb	r2, [r3, #20]
        return 0;
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	e04a      	b.n	800a68c <mpu_lp_accel_mode+0xec>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 800a5f6:	2001      	movs	r0, #1
 800a5f8:	f000 fe14 	bl	800b224 <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 800a5fc:	2320      	movs	r3, #32
 800a5fe:	733b      	strb	r3, [r7, #12]
    if (rate == 1)
 800a600:	88fb      	ldrh	r3, [r7, #6]
 800a602:	2b01      	cmp	r3, #1
 800a604:	d105      	bne.n	800a612 <mpu_lp_accel_mode+0x72>
    {
        tmp[1] = INV_LPA_1_25HZ;
 800a606:	2300      	movs	r3, #0
 800a608:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 800a60a:	2005      	movs	r0, #5
 800a60c:	f000 fb12 	bl	800ac34 <mpu_set_lpf>
 800a610:	e016      	b.n	800a640 <mpu_lp_accel_mode+0xa0>
    }
    else if (rate <= 5)
 800a612:	88fb      	ldrh	r3, [r7, #6]
 800a614:	2b05      	cmp	r3, #5
 800a616:	d805      	bhi.n	800a624 <mpu_lp_accel_mode+0x84>
    {
        tmp[1] = INV_LPA_5HZ;
 800a618:	2301      	movs	r3, #1
 800a61a:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 800a61c:	2005      	movs	r0, #5
 800a61e:	f000 fb09 	bl	800ac34 <mpu_set_lpf>
 800a622:	e00d      	b.n	800a640 <mpu_lp_accel_mode+0xa0>
    }
    else if (rate <= 20)
 800a624:	88fb      	ldrh	r3, [r7, #6]
 800a626:	2b14      	cmp	r3, #20
 800a628:	d805      	bhi.n	800a636 <mpu_lp_accel_mode+0x96>
    {
        tmp[1] = INV_LPA_20HZ;
 800a62a:	2302      	movs	r3, #2
 800a62c:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 800a62e:	200a      	movs	r0, #10
 800a630:	f000 fb00 	bl	800ac34 <mpu_set_lpf>
 800a634:	e004      	b.n	800a640 <mpu_lp_accel_mode+0xa0>
    }
    else
    {
        tmp[1] = INV_LPA_40HZ;
 800a636:	2303      	movs	r3, #3
 800a638:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 800a63a:	2014      	movs	r0, #20
 800a63c:	f000 fafa 	bl	800ac34 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 800a640:	7b7b      	ldrb	r3, [r7, #13]
 800a642:	019b      	lsls	r3, r3, #6
 800a644:	b25b      	sxtb	r3, r3
 800a646:	f043 0307 	orr.w	r3, r3, #7
 800a64a:	b25b      	sxtb	r3, r3
 800a64c:	b2db      	uxtb	r3, r3
 800a64e:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 800a650:	4b10      	ldr	r3, [pc, #64]	; (800a694 <mpu_lp_accel_mode+0xf4>)
 800a652:	685b      	ldr	r3, [r3, #4]
 800a654:	7818      	ldrb	r0, [r3, #0]
 800a656:	4b0f      	ldr	r3, [pc, #60]	; (800a694 <mpu_lp_accel_mode+0xf4>)
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	7d59      	ldrb	r1, [r3, #21]
 800a65c:	f107 030c 	add.w	r3, r7, #12
 800a660:	2202      	movs	r2, #2
 800a662:	f004 ff33 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800a666:	4603      	mov	r3, r0
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d002      	beq.n	800a672 <mpu_lp_accel_mode+0xd2>
        return -1;
 800a66c:	f04f 33ff 	mov.w	r3, #4294967295
 800a670:	e00c      	b.n	800a68c <mpu_lp_accel_mode+0xec>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 800a672:	4b08      	ldr	r3, [pc, #32]	; (800a694 <mpu_lp_accel_mode+0xf4>)
 800a674:	2208      	movs	r2, #8
 800a676:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 800a678:	4b06      	ldr	r3, [pc, #24]	; (800a694 <mpu_lp_accel_mode+0xf4>)
 800a67a:	2200      	movs	r2, #0
 800a67c:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 800a67e:	4b05      	ldr	r3, [pc, #20]	; (800a694 <mpu_lp_accel_mode+0xf4>)
 800a680:	2201      	movs	r2, #1
 800a682:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 800a684:	2000      	movs	r0, #0
 800a686:	f000 fbb1 	bl	800adec <mpu_configure_fifo>

    return 0;
 800a68a:	2300      	movs	r3, #0
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	3710      	adds	r7, #16
 800a690:	46bd      	mov	sp, r7
 800a692:	bd80      	pop	{r7, pc}
 800a694:	2000000c 	.word	0x2000000c

0800a698 <mpu_get_temperature>:
 *  @param[out] data        Data in q16 format.
 *  @param[out] timestamp   Timestamp in milliseconds. Null if not needed.
 *  @return     0 if successful.
 */
int mpu_get_temperature(long *data, unsigned long *timestamp)
{
 800a698:	b590      	push	{r4, r7, lr}
 800a69a:	b085      	sub	sp, #20
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
 800a6a0:	6039      	str	r1, [r7, #0]
    unsigned char tmp[2];
    short raw;

    if (!(st.chip_cfg.sensors))
 800a6a2:	4b2d      	ldr	r3, [pc, #180]	; (800a758 <mpu_get_temperature+0xc0>)
 800a6a4:	7a9b      	ldrb	r3, [r3, #10]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d102      	bne.n	800a6b0 <mpu_get_temperature+0x18>
        return -1;
 800a6aa:	f04f 33ff 	mov.w	r3, #4294967295
 800a6ae:	e04f      	b.n	800a750 <mpu_get_temperature+0xb8>

    if (i2c_read(st.hw->addr, st.reg->temp, 2, tmp))
 800a6b0:	4b29      	ldr	r3, [pc, #164]	; (800a758 <mpu_get_temperature+0xc0>)
 800a6b2:	685b      	ldr	r3, [r3, #4]
 800a6b4:	7818      	ldrb	r0, [r3, #0]
 800a6b6:	4b28      	ldr	r3, [pc, #160]	; (800a758 <mpu_get_temperature+0xc0>)
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	7c19      	ldrb	r1, [r3, #16]
 800a6bc:	f107 030c 	add.w	r3, r7, #12
 800a6c0:	2202      	movs	r2, #2
 800a6c2:	f004 feb9 	bl	800f438 <Sensors_I2C_ReadRegister>
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d002      	beq.n	800a6d2 <mpu_get_temperature+0x3a>
        return -1;
 800a6cc:	f04f 33ff 	mov.w	r3, #4294967295
 800a6d0:	e03e      	b.n	800a750 <mpu_get_temperature+0xb8>
    raw = (tmp[0] << 8) | tmp[1];
 800a6d2:	7b3b      	ldrb	r3, [r7, #12]
 800a6d4:	021b      	lsls	r3, r3, #8
 800a6d6:	b21a      	sxth	r2, r3
 800a6d8:	7b7b      	ldrb	r3, [r7, #13]
 800a6da:	b21b      	sxth	r3, r3
 800a6dc:	4313      	orrs	r3, r2
 800a6de:	81fb      	strh	r3, [r7, #14]
    if (timestamp)
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d002      	beq.n	800a6ec <mpu_get_temperature+0x54>
        get_ms(timestamp);
 800a6e6:	6838      	ldr	r0, [r7, #0]
 800a6e8:	f004 ff3a 	bl	800f560 <get_ms_user>

    data[0] = (long)((35 + ((raw - (float)st.hw->temp_offset) / st.hw->temp_sens)) * 65536L);
 800a6ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	f7f9 f8cb 	bl	800388c <__aeabi_i2f>
 800a6f6:	4604      	mov	r4, r0
 800a6f8:	4b17      	ldr	r3, [pc, #92]	; (800a758 <mpu_get_temperature+0xc0>)
 800a6fa:	685b      	ldr	r3, [r3, #4]
 800a6fc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a700:	4618      	mov	r0, r3
 800a702:	f7f9 f8c3 	bl	800388c <__aeabi_i2f>
 800a706:	4603      	mov	r3, r0
 800a708:	4619      	mov	r1, r3
 800a70a:	4620      	mov	r0, r4
 800a70c:	f7f9 f808 	bl	8003720 <__aeabi_fsub>
 800a710:	4603      	mov	r3, r0
 800a712:	461c      	mov	r4, r3
 800a714:	4b10      	ldr	r3, [pc, #64]	; (800a758 <mpu_get_temperature+0xc0>)
 800a716:	685b      	ldr	r3, [r3, #4]
 800a718:	88db      	ldrh	r3, [r3, #6]
 800a71a:	4618      	mov	r0, r3
 800a71c:	f7f9 f8b6 	bl	800388c <__aeabi_i2f>
 800a720:	4603      	mov	r3, r0
 800a722:	4619      	mov	r1, r3
 800a724:	4620      	mov	r0, r4
 800a726:	f7f9 f9b9 	bl	8003a9c <__aeabi_fdiv>
 800a72a:	4603      	mov	r3, r0
 800a72c:	490b      	ldr	r1, [pc, #44]	; (800a75c <mpu_get_temperature+0xc4>)
 800a72e:	4618      	mov	r0, r3
 800a730:	f7f8 fff8 	bl	8003724 <__addsf3>
 800a734:	4603      	mov	r3, r0
 800a736:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 800a73a:	4618      	mov	r0, r3
 800a73c:	f7f9 f8fa 	bl	8003934 <__aeabi_fmul>
 800a740:	4603      	mov	r3, r0
 800a742:	4618      	mov	r0, r3
 800a744:	f7f9 fad2 	bl	8003cec <__aeabi_f2iz>
 800a748:	4602      	mov	r2, r0
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	601a      	str	r2, [r3, #0]
    return 0;
 800a74e:	2300      	movs	r3, #0
}
 800a750:	4618      	mov	r0, r3
 800a752:	3714      	adds	r7, #20
 800a754:	46bd      	mov	sp, r7
 800a756:	bd90      	pop	{r4, r7, pc}
 800a758:	2000000c 	.word	0x2000000c
 800a75c:	420c0000 	.word	0x420c0000

0800a760 <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b082      	sub	sp, #8
 800a764:	af00      	add	r7, sp, #0
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800a766:	4b7e      	ldr	r3, [pc, #504]	; (800a960 <mpu_reset_fifo+0x200>)
 800a768:	7a9b      	ldrb	r3, [r3, #10]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d102      	bne.n	800a774 <mpu_reset_fifo+0x14>
        return -1;
 800a76e:	f04f 33ff 	mov.w	r3, #4294967295
 800a772:	e0f1      	b.n	800a958 <mpu_reset_fifo+0x1f8>

    data = 0;
 800a774:	2300      	movs	r3, #0
 800a776:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 800a778:	4b79      	ldr	r3, [pc, #484]	; (800a960 <mpu_reset_fifo+0x200>)
 800a77a:	685b      	ldr	r3, [r3, #4]
 800a77c:	7818      	ldrb	r0, [r3, #0]
 800a77e:	4b78      	ldr	r3, [pc, #480]	; (800a960 <mpu_reset_fifo+0x200>)
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	7c59      	ldrb	r1, [r3, #17]
 800a784:	1dfb      	adds	r3, r7, #7
 800a786:	2201      	movs	r2, #1
 800a788:	f004 fea0 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800a78c:	4603      	mov	r3, r0
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d002      	beq.n	800a798 <mpu_reset_fifo+0x38>
        return -1;
 800a792:	f04f 33ff 	mov.w	r3, #4294967295
 800a796:	e0df      	b.n	800a958 <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 800a798:	4b71      	ldr	r3, [pc, #452]	; (800a960 <mpu_reset_fifo+0x200>)
 800a79a:	685b      	ldr	r3, [r3, #4]
 800a79c:	7818      	ldrb	r0, [r3, #0]
 800a79e:	4b70      	ldr	r3, [pc, #448]	; (800a960 <mpu_reset_fifo+0x200>)
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	7959      	ldrb	r1, [r3, #5]
 800a7a4:	1dfb      	adds	r3, r7, #7
 800a7a6:	2201      	movs	r2, #1
 800a7a8:	f004 fe90 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800a7ac:	4603      	mov	r3, r0
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d002      	beq.n	800a7b8 <mpu_reset_fifo+0x58>
        return -1;
 800a7b2:	f04f 33ff 	mov.w	r3, #4294967295
 800a7b6:	e0cf      	b.n	800a958 <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 800a7b8:	4b69      	ldr	r3, [pc, #420]	; (800a960 <mpu_reset_fifo+0x200>)
 800a7ba:	685b      	ldr	r3, [r3, #4]
 800a7bc:	7818      	ldrb	r0, [r3, #0]
 800a7be:	4b68      	ldr	r3, [pc, #416]	; (800a960 <mpu_reset_fifo+0x200>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	7919      	ldrb	r1, [r3, #4]
 800a7c4:	1dfb      	adds	r3, r7, #7
 800a7c6:	2201      	movs	r2, #1
 800a7c8:	f004 fe80 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800a7cc:	4603      	mov	r3, r0
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d002      	beq.n	800a7d8 <mpu_reset_fifo+0x78>
        return -1;
 800a7d2:	f04f 33ff 	mov.w	r3, #4294967295
 800a7d6:	e0bf      	b.n	800a958 <mpu_reset_fifo+0x1f8>

    if (st.chip_cfg.dmp_on)
 800a7d8:	4b61      	ldr	r3, [pc, #388]	; (800a960 <mpu_reset_fifo+0x200>)
 800a7da:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d05c      	beq.n	800a89c <mpu_reset_fifo+0x13c>
    {
        data = BIT_FIFO_RST | BIT_DMP_RST;
 800a7e2:	230c      	movs	r3, #12
 800a7e4:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 800a7e6:	4b5e      	ldr	r3, [pc, #376]	; (800a960 <mpu_reset_fifo+0x200>)
 800a7e8:	685b      	ldr	r3, [r3, #4]
 800a7ea:	7818      	ldrb	r0, [r3, #0]
 800a7ec:	4b5c      	ldr	r3, [pc, #368]	; (800a960 <mpu_reset_fifo+0x200>)
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	7919      	ldrb	r1, [r3, #4]
 800a7f2:	1dfb      	adds	r3, r7, #7
 800a7f4:	2201      	movs	r2, #1
 800a7f6:	f004 fe69 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d002      	beq.n	800a806 <mpu_reset_fifo+0xa6>
            return -1;
 800a800:	f04f 33ff 	mov.w	r3, #4294967295
 800a804:	e0a8      	b.n	800a958 <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 800a806:	2032      	movs	r0, #50	; 0x32
 800a808:	f7fa fbc4 	bl	8004f94 <HAL_Delay>
        data = BIT_DMP_EN | BIT_FIFO_EN;
 800a80c:	23c0      	movs	r3, #192	; 0xc0
 800a80e:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 800a810:	4b53      	ldr	r3, [pc, #332]	; (800a960 <mpu_reset_fifo+0x200>)
 800a812:	7a9b      	ldrb	r3, [r3, #10]
 800a814:	f003 0301 	and.w	r3, r3, #1
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d004      	beq.n	800a826 <mpu_reset_fifo+0xc6>
            data |= BIT_AUX_IF_EN;
 800a81c:	79fb      	ldrb	r3, [r7, #7]
 800a81e:	f043 0320 	orr.w	r3, r3, #32
 800a822:	b2db      	uxtb	r3, r3
 800a824:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 800a826:	4b4e      	ldr	r3, [pc, #312]	; (800a960 <mpu_reset_fifo+0x200>)
 800a828:	685b      	ldr	r3, [r3, #4]
 800a82a:	7818      	ldrb	r0, [r3, #0]
 800a82c:	4b4c      	ldr	r3, [pc, #304]	; (800a960 <mpu_reset_fifo+0x200>)
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	7919      	ldrb	r1, [r3, #4]
 800a832:	1dfb      	adds	r3, r7, #7
 800a834:	2201      	movs	r2, #1
 800a836:	f004 fe49 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800a83a:	4603      	mov	r3, r0
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d002      	beq.n	800a846 <mpu_reset_fifo+0xe6>
            return -1;
 800a840:	f04f 33ff 	mov.w	r3, #4294967295
 800a844:	e088      	b.n	800a958 <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.int_enable)
 800a846:	4b46      	ldr	r3, [pc, #280]	; (800a960 <mpu_reset_fifo+0x200>)
 800a848:	7c5b      	ldrb	r3, [r3, #17]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d002      	beq.n	800a854 <mpu_reset_fifo+0xf4>
            data = BIT_DMP_INT_EN;
 800a84e:	2302      	movs	r3, #2
 800a850:	71fb      	strb	r3, [r7, #7]
 800a852:	e001      	b.n	800a858 <mpu_reset_fifo+0xf8>
        else
            data = 0;
 800a854:	2300      	movs	r3, #0
 800a856:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 800a858:	4b41      	ldr	r3, [pc, #260]	; (800a960 <mpu_reset_fifo+0x200>)
 800a85a:	685b      	ldr	r3, [r3, #4]
 800a85c:	7818      	ldrb	r0, [r3, #0]
 800a85e:	4b40      	ldr	r3, [pc, #256]	; (800a960 <mpu_reset_fifo+0x200>)
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	7c59      	ldrb	r1, [r3, #17]
 800a864:	1dfb      	adds	r3, r7, #7
 800a866:	2201      	movs	r2, #1
 800a868:	f004 fe30 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800a86c:	4603      	mov	r3, r0
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d002      	beq.n	800a878 <mpu_reset_fifo+0x118>
            return -1;
 800a872:	f04f 33ff 	mov.w	r3, #4294967295
 800a876:	e06f      	b.n	800a958 <mpu_reset_fifo+0x1f8>
        data = 0;
 800a878:	2300      	movs	r3, #0
 800a87a:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 800a87c:	4b38      	ldr	r3, [pc, #224]	; (800a960 <mpu_reset_fifo+0x200>)
 800a87e:	685b      	ldr	r3, [r3, #4]
 800a880:	7818      	ldrb	r0, [r3, #0]
 800a882:	4b37      	ldr	r3, [pc, #220]	; (800a960 <mpu_reset_fifo+0x200>)
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	7959      	ldrb	r1, [r3, #5]
 800a888:	1dfb      	adds	r3, r7, #7
 800a88a:	2201      	movs	r2, #1
 800a88c:	f004 fe1e 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800a890:	4603      	mov	r3, r0
 800a892:	2b00      	cmp	r3, #0
 800a894:	d05f      	beq.n	800a956 <mpu_reset_fifo+0x1f6>
            return -1;
 800a896:	f04f 33ff 	mov.w	r3, #4294967295
 800a89a:	e05d      	b.n	800a958 <mpu_reset_fifo+0x1f8>
    }
    else
    {
        data = BIT_FIFO_RST;
 800a89c:	2304      	movs	r3, #4
 800a89e:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 800a8a0:	4b2f      	ldr	r3, [pc, #188]	; (800a960 <mpu_reset_fifo+0x200>)
 800a8a2:	685b      	ldr	r3, [r3, #4]
 800a8a4:	7818      	ldrb	r0, [r3, #0]
 800a8a6:	4b2e      	ldr	r3, [pc, #184]	; (800a960 <mpu_reset_fifo+0x200>)
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	7919      	ldrb	r1, [r3, #4]
 800a8ac:	1dfb      	adds	r3, r7, #7
 800a8ae:	2201      	movs	r2, #1
 800a8b0:	f004 fe0c 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800a8b4:	4603      	mov	r3, r0
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d002      	beq.n	800a8c0 <mpu_reset_fifo+0x160>
            return -1;
 800a8ba:	f04f 33ff 	mov.w	r3, #4294967295
 800a8be:	e04b      	b.n	800a958 <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 800a8c0:	4b27      	ldr	r3, [pc, #156]	; (800a960 <mpu_reset_fifo+0x200>)
 800a8c2:	7c9b      	ldrb	r3, [r3, #18]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d105      	bne.n	800a8d4 <mpu_reset_fifo+0x174>
 800a8c8:	4b25      	ldr	r3, [pc, #148]	; (800a960 <mpu_reset_fifo+0x200>)
 800a8ca:	7a9b      	ldrb	r3, [r3, #10]
 800a8cc:	f003 0301 	and.w	r3, r3, #1
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d102      	bne.n	800a8da <mpu_reset_fifo+0x17a>
            data = BIT_FIFO_EN;
 800a8d4:	2340      	movs	r3, #64	; 0x40
 800a8d6:	71fb      	strb	r3, [r7, #7]
 800a8d8:	e001      	b.n	800a8de <mpu_reset_fifo+0x17e>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 800a8da:	2360      	movs	r3, #96	; 0x60
 800a8dc:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 800a8de:	4b20      	ldr	r3, [pc, #128]	; (800a960 <mpu_reset_fifo+0x200>)
 800a8e0:	685b      	ldr	r3, [r3, #4]
 800a8e2:	7818      	ldrb	r0, [r3, #0]
 800a8e4:	4b1e      	ldr	r3, [pc, #120]	; (800a960 <mpu_reset_fifo+0x200>)
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	7919      	ldrb	r1, [r3, #4]
 800a8ea:	1dfb      	adds	r3, r7, #7
 800a8ec:	2201      	movs	r2, #1
 800a8ee:	f004 fded 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800a8f2:	4603      	mov	r3, r0
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d002      	beq.n	800a8fe <mpu_reset_fifo+0x19e>
            return -1;
 800a8f8:	f04f 33ff 	mov.w	r3, #4294967295
 800a8fc:	e02c      	b.n	800a958 <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 800a8fe:	2032      	movs	r0, #50	; 0x32
 800a900:	f7fa fb48 	bl	8004f94 <HAL_Delay>
        if (st.chip_cfg.int_enable)
 800a904:	4b16      	ldr	r3, [pc, #88]	; (800a960 <mpu_reset_fifo+0x200>)
 800a906:	7c5b      	ldrb	r3, [r3, #17]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d002      	beq.n	800a912 <mpu_reset_fifo+0x1b2>
            data = BIT_DATA_RDY_EN;
 800a90c:	2301      	movs	r3, #1
 800a90e:	71fb      	strb	r3, [r7, #7]
 800a910:	e001      	b.n	800a916 <mpu_reset_fifo+0x1b6>
        else
            data = 0;
 800a912:	2300      	movs	r3, #0
 800a914:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 800a916:	4b12      	ldr	r3, [pc, #72]	; (800a960 <mpu_reset_fifo+0x200>)
 800a918:	685b      	ldr	r3, [r3, #4]
 800a91a:	7818      	ldrb	r0, [r3, #0]
 800a91c:	4b10      	ldr	r3, [pc, #64]	; (800a960 <mpu_reset_fifo+0x200>)
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	7c59      	ldrb	r1, [r3, #17]
 800a922:	1dfb      	adds	r3, r7, #7
 800a924:	2201      	movs	r2, #1
 800a926:	f004 fdd1 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800a92a:	4603      	mov	r3, r0
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d002      	beq.n	800a936 <mpu_reset_fifo+0x1d6>
            return -1;
 800a930:	f04f 33ff 	mov.w	r3, #4294967295
 800a934:	e010      	b.n	800a958 <mpu_reset_fifo+0x1f8>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 800a936:	4b0a      	ldr	r3, [pc, #40]	; (800a960 <mpu_reset_fifo+0x200>)
 800a938:	685b      	ldr	r3, [r3, #4]
 800a93a:	7818      	ldrb	r0, [r3, #0]
 800a93c:	4b08      	ldr	r3, [pc, #32]	; (800a960 <mpu_reset_fifo+0x200>)
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	7959      	ldrb	r1, [r3, #5]
 800a942:	4b08      	ldr	r3, [pc, #32]	; (800a964 <mpu_reset_fifo+0x204>)
 800a944:	2201      	movs	r2, #1
 800a946:	f004 fdc1 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800a94a:	4603      	mov	r3, r0
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d002      	beq.n	800a956 <mpu_reset_fifo+0x1f6>
            return -1;
 800a950:	f04f 33ff 	mov.w	r3, #4294967295
 800a954:	e000      	b.n	800a958 <mpu_reset_fifo+0x1f8>
    }
    return 0;
 800a956:	2300      	movs	r3, #0
}
 800a958:	4618      	mov	r0, r3
 800a95a:	3708      	adds	r7, #8
 800a95c:	46bd      	mov	sp, r7
 800a95e:	bd80      	pop	{r7, pc}
 800a960:	2000000c 	.word	0x2000000c
 800a964:	2000001c 	.word	0x2000001c

0800a968 <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 800a968:	b480      	push	{r7}
 800a96a:	b083      	sub	sp, #12
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr)
 800a970:	4b16      	ldr	r3, [pc, #88]	; (800a9cc <mpu_get_gyro_fsr+0x64>)
 800a972:	7a1b      	ldrb	r3, [r3, #8]
 800a974:	2b03      	cmp	r3, #3
 800a976:	d81e      	bhi.n	800a9b6 <mpu_get_gyro_fsr+0x4e>
 800a978:	a201      	add	r2, pc, #4	; (adr r2, 800a980 <mpu_get_gyro_fsr+0x18>)
 800a97a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a97e:	bf00      	nop
 800a980:	0800a991 	.word	0x0800a991
 800a984:	0800a999 	.word	0x0800a999
 800a988:	0800a9a3 	.word	0x0800a9a3
 800a98c:	0800a9ad 	.word	0x0800a9ad
    {
    case INV_FSR_250DPS:
        fsr[0] = 250;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	22fa      	movs	r2, #250	; 0xfa
 800a994:	801a      	strh	r2, [r3, #0]
        break;
 800a996:	e012      	b.n	800a9be <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800a99e:	801a      	strh	r2, [r3, #0]
        break;
 800a9a0:	e00d      	b.n	800a9be <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a9a8:	801a      	strh	r2, [r3, #0]
        break;
 800a9aa:	e008      	b.n	800a9be <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800a9b2:	801a      	strh	r2, [r3, #0]
        break;
 800a9b4:	e003      	b.n	800a9be <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	801a      	strh	r2, [r3, #0]
        break;
 800a9bc:	bf00      	nop
    }
    return 0;
 800a9be:	2300      	movs	r3, #0
}
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	370c      	adds	r7, #12
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	bc80      	pop	{r7}
 800a9c8:	4770      	bx	lr
 800a9ca:	bf00      	nop
 800a9cc:	2000000c 	.word	0x2000000c

0800a9d0 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b084      	sub	sp, #16
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	4603      	mov	r3, r0
 800a9d8:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800a9da:	4b26      	ldr	r3, [pc, #152]	; (800aa74 <mpu_set_gyro_fsr+0xa4>)
 800a9dc:	7a9b      	ldrb	r3, [r3, #10]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d102      	bne.n	800a9e8 <mpu_set_gyro_fsr+0x18>
        return -1;
 800a9e2:	f04f 33ff 	mov.w	r3, #4294967295
 800a9e6:	e041      	b.n	800aa6c <mpu_set_gyro_fsr+0x9c>

    switch (fsr)
 800a9e8:	88fb      	ldrh	r3, [r7, #6]
 800a9ea:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a9ee:	d017      	beq.n	800aa20 <mpu_set_gyro_fsr+0x50>
 800a9f0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a9f4:	dc17      	bgt.n	800aa26 <mpu_set_gyro_fsr+0x56>
 800a9f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a9fa:	d00e      	beq.n	800aa1a <mpu_set_gyro_fsr+0x4a>
 800a9fc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aa00:	dc11      	bgt.n	800aa26 <mpu_set_gyro_fsr+0x56>
 800aa02:	2bfa      	cmp	r3, #250	; 0xfa
 800aa04:	d003      	beq.n	800aa0e <mpu_set_gyro_fsr+0x3e>
 800aa06:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800aa0a:	d003      	beq.n	800aa14 <mpu_set_gyro_fsr+0x44>
 800aa0c:	e00b      	b.n	800aa26 <mpu_set_gyro_fsr+0x56>
    {
    case 250:
        data = INV_FSR_250DPS << 3;
 800aa0e:	2300      	movs	r3, #0
 800aa10:	73fb      	strb	r3, [r7, #15]
        break;
 800aa12:	e00b      	b.n	800aa2c <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 800aa14:	2308      	movs	r3, #8
 800aa16:	73fb      	strb	r3, [r7, #15]
        break;
 800aa18:	e008      	b.n	800aa2c <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 800aa1a:	2310      	movs	r3, #16
 800aa1c:	73fb      	strb	r3, [r7, #15]
        break;
 800aa1e:	e005      	b.n	800aa2c <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 800aa20:	2318      	movs	r3, #24
 800aa22:	73fb      	strb	r3, [r7, #15]
        break;
 800aa24:	e002      	b.n	800aa2c <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 800aa26:	f04f 33ff 	mov.w	r3, #4294967295
 800aa2a:	e01f      	b.n	800aa6c <mpu_set_gyro_fsr+0x9c>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 800aa2c:	4b11      	ldr	r3, [pc, #68]	; (800aa74 <mpu_set_gyro_fsr+0xa4>)
 800aa2e:	7a1a      	ldrb	r2, [r3, #8]
 800aa30:	7bfb      	ldrb	r3, [r7, #15]
 800aa32:	08db      	lsrs	r3, r3, #3
 800aa34:	b2db      	uxtb	r3, r3
 800aa36:	429a      	cmp	r2, r3
 800aa38:	d101      	bne.n	800aa3e <mpu_set_gyro_fsr+0x6e>
        return 0;
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	e016      	b.n	800aa6c <mpu_set_gyro_fsr+0x9c>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 800aa3e:	4b0d      	ldr	r3, [pc, #52]	; (800aa74 <mpu_set_gyro_fsr+0xa4>)
 800aa40:	685b      	ldr	r3, [r3, #4]
 800aa42:	7818      	ldrb	r0, [r3, #0]
 800aa44:	4b0b      	ldr	r3, [pc, #44]	; (800aa74 <mpu_set_gyro_fsr+0xa4>)
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	7999      	ldrb	r1, [r3, #6]
 800aa4a:	f107 030f 	add.w	r3, r7, #15
 800aa4e:	2201      	movs	r2, #1
 800aa50:	f004 fd3c 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800aa54:	4603      	mov	r3, r0
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d002      	beq.n	800aa60 <mpu_set_gyro_fsr+0x90>
        return -1;
 800aa5a:	f04f 33ff 	mov.w	r3, #4294967295
 800aa5e:	e005      	b.n	800aa6c <mpu_set_gyro_fsr+0x9c>
    st.chip_cfg.gyro_fsr = data >> 3;
 800aa60:	7bfb      	ldrb	r3, [r7, #15]
 800aa62:	08db      	lsrs	r3, r3, #3
 800aa64:	b2da      	uxtb	r2, r3
 800aa66:	4b03      	ldr	r3, [pc, #12]	; (800aa74 <mpu_set_gyro_fsr+0xa4>)
 800aa68:	721a      	strb	r2, [r3, #8]
    return 0;
 800aa6a:	2300      	movs	r3, #0
}
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	3710      	adds	r7, #16
 800aa70:	46bd      	mov	sp, r7
 800aa72:	bd80      	pop	{r7, pc}
 800aa74:	2000000c 	.word	0x2000000c

0800aa78 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 800aa78:	b480      	push	{r7}
 800aa7a:	b083      	sub	sp, #12
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr)
 800aa80:	4b19      	ldr	r3, [pc, #100]	; (800aae8 <mpu_get_accel_fsr+0x70>)
 800aa82:	7a5b      	ldrb	r3, [r3, #9]
 800aa84:	2b03      	cmp	r3, #3
 800aa86:	d81b      	bhi.n	800aac0 <mpu_get_accel_fsr+0x48>
 800aa88:	a201      	add	r2, pc, #4	; (adr r2, 800aa90 <mpu_get_accel_fsr+0x18>)
 800aa8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa8e:	bf00      	nop
 800aa90:	0800aaa1 	.word	0x0800aaa1
 800aa94:	0800aaa9 	.word	0x0800aaa9
 800aa98:	0800aab1 	.word	0x0800aab1
 800aa9c:	0800aab9 	.word	0x0800aab9
    {
    case INV_FSR_2G:
        fsr[0] = 2;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	2202      	movs	r2, #2
 800aaa4:	701a      	strb	r2, [r3, #0]
        break;
 800aaa6:	e00e      	b.n	800aac6 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	2204      	movs	r2, #4
 800aaac:	701a      	strb	r2, [r3, #0]
        break;
 800aaae:	e00a      	b.n	800aac6 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	2208      	movs	r2, #8
 800aab4:	701a      	strb	r2, [r3, #0]
        break;
 800aab6:	e006      	b.n	800aac6 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2210      	movs	r2, #16
 800aabc:	701a      	strb	r2, [r3, #0]
        break;
 800aabe:	e002      	b.n	800aac6 <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 800aac0:	f04f 33ff 	mov.w	r3, #4294967295
 800aac4:	e00a      	b.n	800aadc <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 800aac6:	4b08      	ldr	r3, [pc, #32]	; (800aae8 <mpu_get_accel_fsr+0x70>)
 800aac8:	7cdb      	ldrb	r3, [r3, #19]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d005      	beq.n	800aada <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	781b      	ldrb	r3, [r3, #0]
 800aad2:	005b      	lsls	r3, r3, #1
 800aad4:	b2da      	uxtb	r2, r3
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	701a      	strb	r2, [r3, #0]
    return 0;
 800aada:	2300      	movs	r3, #0
}
 800aadc:	4618      	mov	r0, r3
 800aade:	370c      	adds	r7, #12
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bc80      	pop	{r7}
 800aae4:	4770      	bx	lr
 800aae6:	bf00      	nop
 800aae8:	2000000c 	.word	0x2000000c

0800aaec <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b084      	sub	sp, #16
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	4603      	mov	r3, r0
 800aaf4:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800aaf6:	4b30      	ldr	r3, [pc, #192]	; (800abb8 <mpu_set_accel_fsr+0xcc>)
 800aaf8:	7a9b      	ldrb	r3, [r3, #10]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d102      	bne.n	800ab04 <mpu_set_accel_fsr+0x18>
        return -1;
 800aafe:	f04f 33ff 	mov.w	r3, #4294967295
 800ab02:	e054      	b.n	800abae <mpu_set_accel_fsr+0xc2>

    switch (fsr)
 800ab04:	79fb      	ldrb	r3, [r7, #7]
 800ab06:	3b02      	subs	r3, #2
 800ab08:	2b0e      	cmp	r3, #14
 800ab0a:	d82d      	bhi.n	800ab68 <mpu_set_accel_fsr+0x7c>
 800ab0c:	a201      	add	r2, pc, #4	; (adr r2, 800ab14 <mpu_set_accel_fsr+0x28>)
 800ab0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab12:	bf00      	nop
 800ab14:	0800ab51 	.word	0x0800ab51
 800ab18:	0800ab69 	.word	0x0800ab69
 800ab1c:	0800ab57 	.word	0x0800ab57
 800ab20:	0800ab69 	.word	0x0800ab69
 800ab24:	0800ab69 	.word	0x0800ab69
 800ab28:	0800ab69 	.word	0x0800ab69
 800ab2c:	0800ab5d 	.word	0x0800ab5d
 800ab30:	0800ab69 	.word	0x0800ab69
 800ab34:	0800ab69 	.word	0x0800ab69
 800ab38:	0800ab69 	.word	0x0800ab69
 800ab3c:	0800ab69 	.word	0x0800ab69
 800ab40:	0800ab69 	.word	0x0800ab69
 800ab44:	0800ab69 	.word	0x0800ab69
 800ab48:	0800ab69 	.word	0x0800ab69
 800ab4c:	0800ab63 	.word	0x0800ab63
    {
    case 2:
        data = INV_FSR_2G << 3;
 800ab50:	2300      	movs	r3, #0
 800ab52:	73fb      	strb	r3, [r7, #15]
        break;
 800ab54:	e00b      	b.n	800ab6e <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 800ab56:	2308      	movs	r3, #8
 800ab58:	73fb      	strb	r3, [r7, #15]
        break;
 800ab5a:	e008      	b.n	800ab6e <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 800ab5c:	2310      	movs	r3, #16
 800ab5e:	73fb      	strb	r3, [r7, #15]
        break;
 800ab60:	e005      	b.n	800ab6e <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 800ab62:	2318      	movs	r3, #24
 800ab64:	73fb      	strb	r3, [r7, #15]
        break;
 800ab66:	e002      	b.n	800ab6e <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 800ab68:	f04f 33ff 	mov.w	r3, #4294967295
 800ab6c:	e01f      	b.n	800abae <mpu_set_accel_fsr+0xc2>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 800ab6e:	4b12      	ldr	r3, [pc, #72]	; (800abb8 <mpu_set_accel_fsr+0xcc>)
 800ab70:	7a5a      	ldrb	r2, [r3, #9]
 800ab72:	7bfb      	ldrb	r3, [r7, #15]
 800ab74:	08db      	lsrs	r3, r3, #3
 800ab76:	b2db      	uxtb	r3, r3
 800ab78:	429a      	cmp	r2, r3
 800ab7a:	d101      	bne.n	800ab80 <mpu_set_accel_fsr+0x94>
        return 0;
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	e016      	b.n	800abae <mpu_set_accel_fsr+0xc2>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 800ab80:	4b0d      	ldr	r3, [pc, #52]	; (800abb8 <mpu_set_accel_fsr+0xcc>)
 800ab82:	685b      	ldr	r3, [r3, #4]
 800ab84:	7818      	ldrb	r0, [r3, #0]
 800ab86:	4b0c      	ldr	r3, [pc, #48]	; (800abb8 <mpu_set_accel_fsr+0xcc>)
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	79d9      	ldrb	r1, [r3, #7]
 800ab8c:	f107 030f 	add.w	r3, r7, #15
 800ab90:	2201      	movs	r2, #1
 800ab92:	f004 fc9b 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800ab96:	4603      	mov	r3, r0
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d002      	beq.n	800aba2 <mpu_set_accel_fsr+0xb6>
        return -1;
 800ab9c:	f04f 33ff 	mov.w	r3, #4294967295
 800aba0:	e005      	b.n	800abae <mpu_set_accel_fsr+0xc2>
    st.chip_cfg.accel_fsr = data >> 3;
 800aba2:	7bfb      	ldrb	r3, [r7, #15]
 800aba4:	08db      	lsrs	r3, r3, #3
 800aba6:	b2da      	uxtb	r2, r3
 800aba8:	4b03      	ldr	r3, [pc, #12]	; (800abb8 <mpu_set_accel_fsr+0xcc>)
 800abaa:	725a      	strb	r2, [r3, #9]
    return 0;
 800abac:	2300      	movs	r3, #0
}
 800abae:	4618      	mov	r0, r3
 800abb0:	3710      	adds	r7, #16
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd80      	pop	{r7, pc}
 800abb6:	bf00      	nop
 800abb8:	2000000c 	.word	0x2000000c

0800abbc <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 800abbc:	b480      	push	{r7}
 800abbe:	b083      	sub	sp, #12
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf)
 800abc4:	4b1a      	ldr	r3, [pc, #104]	; (800ac30 <mpu_get_lpf+0x74>)
 800abc6:	7adb      	ldrb	r3, [r3, #11]
 800abc8:	3b01      	subs	r3, #1
 800abca:	2b05      	cmp	r3, #5
 800abcc:	d826      	bhi.n	800ac1c <mpu_get_lpf+0x60>
 800abce:	a201      	add	r2, pc, #4	; (adr r2, 800abd4 <mpu_get_lpf+0x18>)
 800abd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abd4:	0800abed 	.word	0x0800abed
 800abd8:	0800abf5 	.word	0x0800abf5
 800abdc:	0800abfd 	.word	0x0800abfd
 800abe0:	0800ac05 	.word	0x0800ac05
 800abe4:	0800ac0d 	.word	0x0800ac0d
 800abe8:	0800ac15 	.word	0x0800ac15
    {
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	22bc      	movs	r2, #188	; 0xbc
 800abf0:	801a      	strh	r2, [r3, #0]
        break;
 800abf2:	e017      	b.n	800ac24 <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	2262      	movs	r2, #98	; 0x62
 800abf8:	801a      	strh	r2, [r3, #0]
        break;
 800abfa:	e013      	b.n	800ac24 <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	222a      	movs	r2, #42	; 0x2a
 800ac00:	801a      	strh	r2, [r3, #0]
        break;
 800ac02:	e00f      	b.n	800ac24 <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	2214      	movs	r2, #20
 800ac08:	801a      	strh	r2, [r3, #0]
        break;
 800ac0a:	e00b      	b.n	800ac24 <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	220a      	movs	r2, #10
 800ac10:	801a      	strh	r2, [r3, #0]
        break;
 800ac12:	e007      	b.n	800ac24 <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	2205      	movs	r2, #5
 800ac18:	801a      	strh	r2, [r3, #0]
        break;
 800ac1a:	e003      	b.n	800ac24 <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2200      	movs	r2, #0
 800ac20:	801a      	strh	r2, [r3, #0]
        break;
 800ac22:	bf00      	nop
    }
    return 0;
 800ac24:	2300      	movs	r3, #0
}
 800ac26:	4618      	mov	r0, r3
 800ac28:	370c      	adds	r7, #12
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	bc80      	pop	{r7}
 800ac2e:	4770      	bx	lr
 800ac30:	2000000c 	.word	0x2000000c

0800ac34 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b084      	sub	sp, #16
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800ac3e:	4b23      	ldr	r3, [pc, #140]	; (800accc <mpu_set_lpf+0x98>)
 800ac40:	7a9b      	ldrb	r3, [r3, #10]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d102      	bne.n	800ac4c <mpu_set_lpf+0x18>
        return -1;
 800ac46:	f04f 33ff 	mov.w	r3, #4294967295
 800ac4a:	e03b      	b.n	800acc4 <mpu_set_lpf+0x90>

    if (lpf >= 188)
 800ac4c:	88fb      	ldrh	r3, [r7, #6]
 800ac4e:	2bbb      	cmp	r3, #187	; 0xbb
 800ac50:	d902      	bls.n	800ac58 <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 800ac52:	2301      	movs	r3, #1
 800ac54:	73fb      	strb	r3, [r7, #15]
 800ac56:	e019      	b.n	800ac8c <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 800ac58:	88fb      	ldrh	r3, [r7, #6]
 800ac5a:	2b61      	cmp	r3, #97	; 0x61
 800ac5c:	d902      	bls.n	800ac64 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 800ac5e:	2302      	movs	r3, #2
 800ac60:	73fb      	strb	r3, [r7, #15]
 800ac62:	e013      	b.n	800ac8c <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 800ac64:	88fb      	ldrh	r3, [r7, #6]
 800ac66:	2b29      	cmp	r3, #41	; 0x29
 800ac68:	d902      	bls.n	800ac70 <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 800ac6a:	2303      	movs	r3, #3
 800ac6c:	73fb      	strb	r3, [r7, #15]
 800ac6e:	e00d      	b.n	800ac8c <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 800ac70:	88fb      	ldrh	r3, [r7, #6]
 800ac72:	2b13      	cmp	r3, #19
 800ac74:	d902      	bls.n	800ac7c <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 800ac76:	2304      	movs	r3, #4
 800ac78:	73fb      	strb	r3, [r7, #15]
 800ac7a:	e007      	b.n	800ac8c <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 800ac7c:	88fb      	ldrh	r3, [r7, #6]
 800ac7e:	2b09      	cmp	r3, #9
 800ac80:	d902      	bls.n	800ac88 <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 800ac82:	2305      	movs	r3, #5
 800ac84:	73fb      	strb	r3, [r7, #15]
 800ac86:	e001      	b.n	800ac8c <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 800ac88:	2306      	movs	r3, #6
 800ac8a:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 800ac8c:	4b0f      	ldr	r3, [pc, #60]	; (800accc <mpu_set_lpf+0x98>)
 800ac8e:	7ada      	ldrb	r2, [r3, #11]
 800ac90:	7bfb      	ldrb	r3, [r7, #15]
 800ac92:	429a      	cmp	r2, r3
 800ac94:	d101      	bne.n	800ac9a <mpu_set_lpf+0x66>
        return 0;
 800ac96:	2300      	movs	r3, #0
 800ac98:	e014      	b.n	800acc4 <mpu_set_lpf+0x90>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 800ac9a:	4b0c      	ldr	r3, [pc, #48]	; (800accc <mpu_set_lpf+0x98>)
 800ac9c:	685b      	ldr	r3, [r3, #4]
 800ac9e:	7818      	ldrb	r0, [r3, #0]
 800aca0:	4b0a      	ldr	r3, [pc, #40]	; (800accc <mpu_set_lpf+0x98>)
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	7899      	ldrb	r1, [r3, #2]
 800aca6:	f107 030f 	add.w	r3, r7, #15
 800acaa:	2201      	movs	r2, #1
 800acac:	f004 fc0e 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800acb0:	4603      	mov	r3, r0
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d002      	beq.n	800acbc <mpu_set_lpf+0x88>
        return -1;
 800acb6:	f04f 33ff 	mov.w	r3, #4294967295
 800acba:	e003      	b.n	800acc4 <mpu_set_lpf+0x90>
    st.chip_cfg.lpf = data;
 800acbc:	7bfa      	ldrb	r2, [r7, #15]
 800acbe:	4b03      	ldr	r3, [pc, #12]	; (800accc <mpu_set_lpf+0x98>)
 800acc0:	72da      	strb	r2, [r3, #11]
    return 0;
 800acc2:	2300      	movs	r3, #0
}
 800acc4:	4618      	mov	r0, r3
 800acc6:	3710      	adds	r7, #16
 800acc8:	46bd      	mov	sp, r7
 800acca:	bd80      	pop	{r7, pc}
 800accc:	2000000c 	.word	0x2000000c

0800acd0 <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 800acd0:	b480      	push	{r7}
 800acd2:	b083      	sub	sp, #12
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 800acd8:	4b08      	ldr	r3, [pc, #32]	; (800acfc <mpu_get_sample_rate+0x2c>)
 800acda:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d002      	beq.n	800ace8 <mpu_get_sample_rate+0x18>
        return -1;
 800ace2:	f04f 33ff 	mov.w	r3, #4294967295
 800ace6:	e004      	b.n	800acf2 <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 800ace8:	4b04      	ldr	r3, [pc, #16]	; (800acfc <mpu_get_sample_rate+0x2c>)
 800acea:	89da      	ldrh	r2, [r3, #14]
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	801a      	strh	r2, [r3, #0]
    return 0;
 800acf0:	2300      	movs	r3, #0
}
 800acf2:	4618      	mov	r0, r3
 800acf4:	370c      	adds	r7, #12
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bc80      	pop	{r7}
 800acfa:	4770      	bx	lr
 800acfc:	2000000c 	.word	0x2000000c

0800ad00 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b084      	sub	sp, #16
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	4603      	mov	r3, r0
 800ad08:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800ad0a:	4b2f      	ldr	r3, [pc, #188]	; (800adc8 <mpu_set_sample_rate+0xc8>)
 800ad0c:	7a9b      	ldrb	r3, [r3, #10]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d102      	bne.n	800ad18 <mpu_set_sample_rate+0x18>
        return -1;
 800ad12:	f04f 33ff 	mov.w	r3, #4294967295
 800ad16:	e052      	b.n	800adbe <mpu_set_sample_rate+0xbe>

    if (st.chip_cfg.dmp_on)
 800ad18:	4b2b      	ldr	r3, [pc, #172]	; (800adc8 <mpu_set_sample_rate+0xc8>)
 800ad1a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d002      	beq.n	800ad28 <mpu_set_sample_rate+0x28>
        return -1;
 800ad22:	f04f 33ff 	mov.w	r3, #4294967295
 800ad26:	e04a      	b.n	800adbe <mpu_set_sample_rate+0xbe>
    else
    {
        if (st.chip_cfg.lp_accel_mode)
 800ad28:	4b27      	ldr	r3, [pc, #156]	; (800adc8 <mpu_set_sample_rate+0xc8>)
 800ad2a:	7d1b      	ldrb	r3, [r3, #20]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d00e      	beq.n	800ad4e <mpu_set_sample_rate+0x4e>
        {
            if (rate && (rate <= 40))
 800ad30:	88fb      	ldrh	r3, [r7, #6]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d008      	beq.n	800ad48 <mpu_set_sample_rate+0x48>
 800ad36:	88fb      	ldrh	r3, [r7, #6]
 800ad38:	2b28      	cmp	r3, #40	; 0x28
 800ad3a:	d805      	bhi.n	800ad48 <mpu_set_sample_rate+0x48>
            {
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 800ad3c:	88fb      	ldrh	r3, [r7, #6]
 800ad3e:	4618      	mov	r0, r3
 800ad40:	f7ff fc2e 	bl	800a5a0 <mpu_lp_accel_mode>
                return 0;
 800ad44:	2300      	movs	r3, #0
 800ad46:	e03a      	b.n	800adbe <mpu_set_sample_rate+0xbe>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 800ad48:	2000      	movs	r0, #0
 800ad4a:	f7ff fc29 	bl	800a5a0 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 800ad4e:	88fb      	ldrh	r3, [r7, #6]
 800ad50:	2b03      	cmp	r3, #3
 800ad52:	d802      	bhi.n	800ad5a <mpu_set_sample_rate+0x5a>
            rate = 4;
 800ad54:	2304      	movs	r3, #4
 800ad56:	80fb      	strh	r3, [r7, #6]
 800ad58:	e006      	b.n	800ad68 <mpu_set_sample_rate+0x68>
        else if (rate > 1000)
 800ad5a:	88fb      	ldrh	r3, [r7, #6]
 800ad5c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ad60:	d902      	bls.n	800ad68 <mpu_set_sample_rate+0x68>
            rate = 1000;
 800ad62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ad66:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 800ad68:	88fb      	ldrh	r3, [r7, #6]
 800ad6a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ad6e:	fb92 f3f3 	sdiv	r3, r2, r3
 800ad72:	b2db      	uxtb	r3, r3
 800ad74:	3b01      	subs	r3, #1
 800ad76:	b2db      	uxtb	r3, r3
 800ad78:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 800ad7a:	4b13      	ldr	r3, [pc, #76]	; (800adc8 <mpu_set_sample_rate+0xc8>)
 800ad7c:	685b      	ldr	r3, [r3, #4]
 800ad7e:	7818      	ldrb	r0, [r3, #0]
 800ad80:	4b11      	ldr	r3, [pc, #68]	; (800adc8 <mpu_set_sample_rate+0xc8>)
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	7859      	ldrb	r1, [r3, #1]
 800ad86:	f107 030f 	add.w	r3, r7, #15
 800ad8a:	2201      	movs	r2, #1
 800ad8c:	f004 fb9e 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800ad90:	4603      	mov	r3, r0
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d002      	beq.n	800ad9c <mpu_set_sample_rate+0x9c>
            return -1;
 800ad96:	f04f 33ff 	mov.w	r3, #4294967295
 800ad9a:	e010      	b.n	800adbe <mpu_set_sample_rate+0xbe>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 800ad9c:	7bfb      	ldrb	r3, [r7, #15]
 800ad9e:	3301      	adds	r3, #1
 800ada0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ada4:	fb92 f3f3 	sdiv	r3, r2, r3
 800ada8:	b29a      	uxth	r2, r3
 800adaa:	4b07      	ldr	r3, [pc, #28]	; (800adc8 <mpu_set_sample_rate+0xc8>)
 800adac:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 800adae:	4b06      	ldr	r3, [pc, #24]	; (800adc8 <mpu_set_sample_rate+0xc8>)
 800adb0:	89db      	ldrh	r3, [r3, #14]
 800adb2:	085b      	lsrs	r3, r3, #1
 800adb4:	b29b      	uxth	r3, r3
 800adb6:	4618      	mov	r0, r3
 800adb8:	f7ff ff3c 	bl	800ac34 <mpu_set_lpf>
        return 0;
 800adbc:	2300      	movs	r3, #0
    }
}
 800adbe:	4618      	mov	r0, r3
 800adc0:	3710      	adds	r7, #16
 800adc2:	46bd      	mov	sp, r7
 800adc4:	bd80      	pop	{r7, pc}
 800adc6:	bf00      	nop
 800adc8:	2000000c 	.word	0x2000000c

0800adcc <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 800adcc:	b480      	push	{r7}
 800adce:	b083      	sub	sp, #12
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 800add4:	4b04      	ldr	r3, [pc, #16]	; (800ade8 <mpu_get_fifo_config+0x1c>)
 800add6:	7c1a      	ldrb	r2, [r3, #16]
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	701a      	strb	r2, [r3, #0]
    return 0;
 800addc:	2300      	movs	r3, #0
}
 800adde:	4618      	mov	r0, r3
 800ade0:	370c      	adds	r7, #12
 800ade2:	46bd      	mov	sp, r7
 800ade4:	bc80      	pop	{r7}
 800ade6:	4770      	bx	lr
 800ade8:	2000000c 	.word	0x2000000c

0800adec <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b084      	sub	sp, #16
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	4603      	mov	r3, r0
 800adf4:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 800adf6:	2300      	movs	r3, #0
 800adf8:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 800adfa:	79fb      	ldrb	r3, [r7, #7]
 800adfc:	f023 0301 	bic.w	r3, r3, #1
 800ae00:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 800ae02:	4b22      	ldr	r3, [pc, #136]	; (800ae8c <mpu_configure_fifo+0xa0>)
 800ae04:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d001      	beq.n	800ae10 <mpu_configure_fifo+0x24>
        return 0;
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	e038      	b.n	800ae82 <mpu_configure_fifo+0x96>
    else
    {
        if (!(st.chip_cfg.sensors))
 800ae10:	4b1e      	ldr	r3, [pc, #120]	; (800ae8c <mpu_configure_fifo+0xa0>)
 800ae12:	7a9b      	ldrb	r3, [r3, #10]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d102      	bne.n	800ae1e <mpu_configure_fifo+0x32>
            return -1;
 800ae18:	f04f 33ff 	mov.w	r3, #4294967295
 800ae1c:	e031      	b.n	800ae82 <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 800ae1e:	4b1b      	ldr	r3, [pc, #108]	; (800ae8c <mpu_configure_fifo+0xa0>)
 800ae20:	7c1b      	ldrb	r3, [r3, #16]
 800ae22:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 800ae24:	4b19      	ldr	r3, [pc, #100]	; (800ae8c <mpu_configure_fifo+0xa0>)
 800ae26:	7a9a      	ldrb	r2, [r3, #10]
 800ae28:	79fb      	ldrb	r3, [r7, #7]
 800ae2a:	4013      	ands	r3, r2
 800ae2c:	b2da      	uxtb	r2, r3
 800ae2e:	4b17      	ldr	r3, [pc, #92]	; (800ae8c <mpu_configure_fifo+0xa0>)
 800ae30:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 800ae32:	4b16      	ldr	r3, [pc, #88]	; (800ae8c <mpu_configure_fifo+0xa0>)
 800ae34:	7c1b      	ldrb	r3, [r3, #16]
 800ae36:	79fa      	ldrb	r2, [r7, #7]
 800ae38:	429a      	cmp	r2, r3
 800ae3a:	d003      	beq.n	800ae44 <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 800ae3c:	f04f 33ff 	mov.w	r3, #4294967295
 800ae40:	60fb      	str	r3, [r7, #12]
 800ae42:	e001      	b.n	800ae48 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 800ae44:	2300      	movs	r3, #0
 800ae46:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 800ae48:	79fb      	ldrb	r3, [r7, #7]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d103      	bne.n	800ae56 <mpu_configure_fifo+0x6a>
 800ae4e:	4b0f      	ldr	r3, [pc, #60]	; (800ae8c <mpu_configure_fifo+0xa0>)
 800ae50:	7d1b      	ldrb	r3, [r3, #20]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d003      	beq.n	800ae5e <mpu_configure_fifo+0x72>
            set_int_enable(1);
 800ae56:	2001      	movs	r0, #1
 800ae58:	f7ff fa9e 	bl	800a398 <set_int_enable>
 800ae5c:	e002      	b.n	800ae64 <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 800ae5e:	2000      	movs	r0, #0
 800ae60:	f7ff fa9a 	bl	800a398 <set_int_enable>
        if (sensors)
 800ae64:	79fb      	ldrb	r3, [r7, #7]
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d00a      	beq.n	800ae80 <mpu_configure_fifo+0x94>
        {
            if (mpu_reset_fifo())
 800ae6a:	f7ff fc79 	bl	800a760 <mpu_reset_fifo>
 800ae6e:	4603      	mov	r3, r0
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d005      	beq.n	800ae80 <mpu_configure_fifo+0x94>
            {
                st.chip_cfg.fifo_enable = prev;
 800ae74:	4a05      	ldr	r2, [pc, #20]	; (800ae8c <mpu_configure_fifo+0xa0>)
 800ae76:	7afb      	ldrb	r3, [r7, #11]
 800ae78:	7413      	strb	r3, [r2, #16]
                return -1;
 800ae7a:	f04f 33ff 	mov.w	r3, #4294967295
 800ae7e:	e000      	b.n	800ae82 <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 800ae80:	68fb      	ldr	r3, [r7, #12]
}
 800ae82:	4618      	mov	r0, r3
 800ae84:	3710      	adds	r7, #16
 800ae86:	46bd      	mov	sp, r7
 800ae88:	bd80      	pop	{r7, pc}
 800ae8a:	bf00      	nop
 800ae8c:	2000000c 	.word	0x2000000c

0800ae90 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b084      	sub	sp, #16
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	4603      	mov	r3, r0
 800ae98:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 800ae9a:	79fb      	ldrb	r3, [r7, #7]
 800ae9c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d002      	beq.n	800aeaa <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 800aea4:	2301      	movs	r3, #1
 800aea6:	73fb      	strb	r3, [r7, #15]
 800aea8:	e007      	b.n	800aeba <mpu_set_sensors+0x2a>
    else if (sensors)
 800aeaa:	79fb      	ldrb	r3, [r7, #7]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d002      	beq.n	800aeb6 <mpu_set_sensors+0x26>
        data = 0;
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	73fb      	strb	r3, [r7, #15]
 800aeb4:	e001      	b.n	800aeba <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 800aeb6:	2340      	movs	r3, #64	; 0x40
 800aeb8:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data))
 800aeba:	4b37      	ldr	r3, [pc, #220]	; (800af98 <mpu_set_sensors+0x108>)
 800aebc:	685b      	ldr	r3, [r3, #4]
 800aebe:	7818      	ldrb	r0, [r3, #0]
 800aec0:	4b35      	ldr	r3, [pc, #212]	; (800af98 <mpu_set_sensors+0x108>)
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	7d59      	ldrb	r1, [r3, #21]
 800aec6:	f107 030f 	add.w	r3, r7, #15
 800aeca:	2201      	movs	r2, #1
 800aecc:	f004 fafe 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800aed0:	4603      	mov	r3, r0
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d005      	beq.n	800aee2 <mpu_set_sensors+0x52>
    {
        st.chip_cfg.sensors = 0;
 800aed6:	4b30      	ldr	r3, [pc, #192]	; (800af98 <mpu_set_sensors+0x108>)
 800aed8:	2200      	movs	r2, #0
 800aeda:	729a      	strb	r2, [r3, #10]
        return -1;
 800aedc:	f04f 33ff 	mov.w	r3, #4294967295
 800aee0:	e056      	b.n	800af90 <mpu_set_sensors+0x100>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 800aee2:	7bfb      	ldrb	r3, [r7, #15]
 800aee4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aee8:	b2da      	uxtb	r2, r3
 800aeea:	4b2b      	ldr	r3, [pc, #172]	; (800af98 <mpu_set_sensors+0x108>)
 800aeec:	731a      	strb	r2, [r3, #12]

    data = 0;
 800aeee:	2300      	movs	r3, #0
 800aef0:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 800aef2:	79fb      	ldrb	r3, [r7, #7]
 800aef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d104      	bne.n	800af06 <mpu_set_sensors+0x76>
        data |= BIT_STBY_XG;
 800aefc:	7bfb      	ldrb	r3, [r7, #15]
 800aefe:	f043 0304 	orr.w	r3, r3, #4
 800af02:	b2db      	uxtb	r3, r3
 800af04:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 800af06:	79fb      	ldrb	r3, [r7, #7]
 800af08:	f003 0320 	and.w	r3, r3, #32
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d104      	bne.n	800af1a <mpu_set_sensors+0x8a>
        data |= BIT_STBY_YG;
 800af10:	7bfb      	ldrb	r3, [r7, #15]
 800af12:	f043 0302 	orr.w	r3, r3, #2
 800af16:	b2db      	uxtb	r3, r3
 800af18:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 800af1a:	79fb      	ldrb	r3, [r7, #7]
 800af1c:	f003 0310 	and.w	r3, r3, #16
 800af20:	2b00      	cmp	r3, #0
 800af22:	d104      	bne.n	800af2e <mpu_set_sensors+0x9e>
        data |= BIT_STBY_ZG;
 800af24:	7bfb      	ldrb	r3, [r7, #15]
 800af26:	f043 0301 	orr.w	r3, r3, #1
 800af2a:	b2db      	uxtb	r3, r3
 800af2c:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 800af2e:	79fb      	ldrb	r3, [r7, #7]
 800af30:	f003 0308 	and.w	r3, r3, #8
 800af34:	2b00      	cmp	r3, #0
 800af36:	d104      	bne.n	800af42 <mpu_set_sensors+0xb2>
        data |= BIT_STBY_XYZA;
 800af38:	7bfb      	ldrb	r3, [r7, #15]
 800af3a:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 800af3e:	b2db      	uxtb	r3, r3
 800af40:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data))
 800af42:	4b15      	ldr	r3, [pc, #84]	; (800af98 <mpu_set_sensors+0x108>)
 800af44:	685b      	ldr	r3, [r3, #4]
 800af46:	7818      	ldrb	r0, [r3, #0]
 800af48:	4b13      	ldr	r3, [pc, #76]	; (800af98 <mpu_set_sensors+0x108>)
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	7d99      	ldrb	r1, [r3, #22]
 800af4e:	f107 030f 	add.w	r3, r7, #15
 800af52:	2201      	movs	r2, #1
 800af54:	f004 faba 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800af58:	4603      	mov	r3, r0
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d005      	beq.n	800af6a <mpu_set_sensors+0xda>
    {
        st.chip_cfg.sensors = 0;
 800af5e:	4b0e      	ldr	r3, [pc, #56]	; (800af98 <mpu_set_sensors+0x108>)
 800af60:	2200      	movs	r2, #0
 800af62:	729a      	strb	r2, [r3, #10]
        return -1;
 800af64:	f04f 33ff 	mov.w	r3, #4294967295
 800af68:	e012      	b.n	800af90 <mpu_set_sensors+0x100>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 800af6a:	79fb      	ldrb	r3, [r7, #7]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d005      	beq.n	800af7c <mpu_set_sensors+0xec>
 800af70:	79fb      	ldrb	r3, [r7, #7]
 800af72:	2b08      	cmp	r3, #8
 800af74:	d002      	beq.n	800af7c <mpu_set_sensors+0xec>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 800af76:	2000      	movs	r0, #0
 800af78:	f000 f954 	bl	800b224 <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 800af7c:	4a06      	ldr	r2, [pc, #24]	; (800af98 <mpu_set_sensors+0x108>)
 800af7e:	79fb      	ldrb	r3, [r7, #7]
 800af80:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 800af82:	4b05      	ldr	r3, [pc, #20]	; (800af98 <mpu_set_sensors+0x108>)
 800af84:	2200      	movs	r2, #0
 800af86:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 800af88:	2032      	movs	r0, #50	; 0x32
 800af8a:	f7fa f803 	bl	8004f94 <HAL_Delay>
    return 0;
 800af8e:	2300      	movs	r3, #0
}
 800af90:	4618      	mov	r0, r3
 800af92:	3710      	adds	r7, #16
 800af94:	46bd      	mov	sp, r7
 800af96:	bd80      	pop	{r7, pc}
 800af98:	2000000c 	.word	0x2000000c

0800af9c <mpu_read_fifo_stream>:
 *  @param[in]  length  Length of one FIFO packet.
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data, unsigned char *more)
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b086      	sub	sp, #24
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	4603      	mov	r3, r0
 800afa4:	60b9      	str	r1, [r7, #8]
 800afa6:	607a      	str	r2, [r7, #4]
 800afa8:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 800afaa:	4b3a      	ldr	r3, [pc, #232]	; (800b094 <mpu_read_fifo_stream+0xf8>)
 800afac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d102      	bne.n	800afba <mpu_read_fifo_stream+0x1e>
        return -1;
 800afb4:	f04f 33ff 	mov.w	r3, #4294967295
 800afb8:	e067      	b.n	800b08a <mpu_read_fifo_stream+0xee>
    if (!st.chip_cfg.sensors)
 800afba:	4b36      	ldr	r3, [pc, #216]	; (800b094 <mpu_read_fifo_stream+0xf8>)
 800afbc:	7a9b      	ldrb	r3, [r3, #10]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d102      	bne.n	800afc8 <mpu_read_fifo_stream+0x2c>
        return -1;
 800afc2:	f04f 33ff 	mov.w	r3, #4294967295
 800afc6:	e060      	b.n	800b08a <mpu_read_fifo_stream+0xee>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 800afc8:	4b32      	ldr	r3, [pc, #200]	; (800b094 <mpu_read_fifo_stream+0xf8>)
 800afca:	685b      	ldr	r3, [r3, #4]
 800afcc:	7818      	ldrb	r0, [r3, #0]
 800afce:	4b31      	ldr	r3, [pc, #196]	; (800b094 <mpu_read_fifo_stream+0xf8>)
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	7b19      	ldrb	r1, [r3, #12]
 800afd4:	f107 0314 	add.w	r3, r7, #20
 800afd8:	2202      	movs	r2, #2
 800afda:	f004 fa2d 	bl	800f438 <Sensors_I2C_ReadRegister>
 800afde:	4603      	mov	r3, r0
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d002      	beq.n	800afea <mpu_read_fifo_stream+0x4e>
        return -1;
 800afe4:	f04f 33ff 	mov.w	r3, #4294967295
 800afe8:	e04f      	b.n	800b08a <mpu_read_fifo_stream+0xee>
    fifo_count = (tmp[0] << 8) | tmp[1];
 800afea:	7d3b      	ldrb	r3, [r7, #20]
 800afec:	021b      	lsls	r3, r3, #8
 800afee:	b21a      	sxth	r2, r3
 800aff0:	7d7b      	ldrb	r3, [r7, #21]
 800aff2:	b21b      	sxth	r3, r3
 800aff4:	4313      	orrs	r3, r2
 800aff6:	b21b      	sxth	r3, r3
 800aff8:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length)
 800affa:	8afa      	ldrh	r2, [r7, #22]
 800affc:	89fb      	ldrh	r3, [r7, #14]
 800affe:	429a      	cmp	r2, r3
 800b000:	d205      	bcs.n	800b00e <mpu_read_fifo_stream+0x72>
    {
        more[0] = 0;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	2200      	movs	r2, #0
 800b006:	701a      	strb	r2, [r3, #0]
        return -1;
 800b008:	f04f 33ff 	mov.w	r3, #4294967295
 800b00c:	e03d      	b.n	800b08a <mpu_read_fifo_stream+0xee>
    }
    if (fifo_count > (st.hw->max_fifo >> 1))
 800b00e:	4b21      	ldr	r3, [pc, #132]	; (800b094 <mpu_read_fifo_stream+0xf8>)
 800b010:	685b      	ldr	r3, [r3, #4]
 800b012:	885b      	ldrh	r3, [r3, #2]
 800b014:	085b      	lsrs	r3, r3, #1
 800b016:	b29b      	uxth	r3, r3
 800b018:	8afa      	ldrh	r2, [r7, #22]
 800b01a:	429a      	cmp	r2, r3
 800b01c:	d91a      	bls.n	800b054 <mpu_read_fifo_stream+0xb8>
    {
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 800b01e:	4b1d      	ldr	r3, [pc, #116]	; (800b094 <mpu_read_fifo_stream+0xf8>)
 800b020:	685b      	ldr	r3, [r3, #4]
 800b022:	7818      	ldrb	r0, [r3, #0]
 800b024:	4b1b      	ldr	r3, [pc, #108]	; (800b094 <mpu_read_fifo_stream+0xf8>)
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	7cd9      	ldrb	r1, [r3, #19]
 800b02a:	f107 0314 	add.w	r3, r7, #20
 800b02e:	2201      	movs	r2, #1
 800b030:	f004 fa02 	bl	800f438 <Sensors_I2C_ReadRegister>
 800b034:	4603      	mov	r3, r0
 800b036:	2b00      	cmp	r3, #0
 800b038:	d002      	beq.n	800b040 <mpu_read_fifo_stream+0xa4>
            return -1;
 800b03a:	f04f 33ff 	mov.w	r3, #4294967295
 800b03e:	e024      	b.n	800b08a <mpu_read_fifo_stream+0xee>
        if (tmp[0] & BIT_FIFO_OVERFLOW)
 800b040:	7d3b      	ldrb	r3, [r7, #20]
 800b042:	f003 0310 	and.w	r3, r3, #16
 800b046:	2b00      	cmp	r3, #0
 800b048:	d004      	beq.n	800b054 <mpu_read_fifo_stream+0xb8>
        {
            mpu_reset_fifo();
 800b04a:	f7ff fb89 	bl	800a760 <mpu_reset_fifo>
            return -2;
 800b04e:	f06f 0301 	mvn.w	r3, #1
 800b052:	e01a      	b.n	800b08a <mpu_read_fifo_stream+0xee>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 800b054:	4b0f      	ldr	r3, [pc, #60]	; (800b094 <mpu_read_fifo_stream+0xf8>)
 800b056:	685b      	ldr	r3, [r3, #4]
 800b058:	7818      	ldrb	r0, [r3, #0]
 800b05a:	4b0e      	ldr	r3, [pc, #56]	; (800b094 <mpu_read_fifo_stream+0xf8>)
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	7b59      	ldrb	r1, [r3, #13]
 800b060:	89fa      	ldrh	r2, [r7, #14]
 800b062:	68bb      	ldr	r3, [r7, #8]
 800b064:	f004 f9e8 	bl	800f438 <Sensors_I2C_ReadRegister>
 800b068:	4603      	mov	r3, r0
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d002      	beq.n	800b074 <mpu_read_fifo_stream+0xd8>
        return -1;
 800b06e:	f04f 33ff 	mov.w	r3, #4294967295
 800b072:	e00a      	b.n	800b08a <mpu_read_fifo_stream+0xee>
    more[0] = fifo_count / length - 1;
 800b074:	8afa      	ldrh	r2, [r7, #22]
 800b076:	89fb      	ldrh	r3, [r7, #14]
 800b078:	fbb2 f3f3 	udiv	r3, r2, r3
 800b07c:	b29b      	uxth	r3, r3
 800b07e:	b2db      	uxtb	r3, r3
 800b080:	3b01      	subs	r3, #1
 800b082:	b2da      	uxtb	r2, r3
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	701a      	strb	r2, [r3, #0]
    return 0;
 800b088:	2300      	movs	r3, #0
}
 800b08a:	4618      	mov	r0, r3
 800b08c:	3718      	adds	r7, #24
 800b08e:	46bd      	mov	sp, r7
 800b090:	bd80      	pop	{r7, pc}
 800b092:	bf00      	nop
 800b094:	2000000c 	.word	0x2000000c

0800b098 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b084      	sub	sp, #16
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	4603      	mov	r3, r0
 800b0a0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 800b0a2:	4b5f      	ldr	r3, [pc, #380]	; (800b220 <mpu_set_bypass+0x188>)
 800b0a4:	7c9b      	ldrb	r3, [r3, #18]
 800b0a6:	79fa      	ldrb	r2, [r7, #7]
 800b0a8:	429a      	cmp	r2, r3
 800b0aa:	d101      	bne.n	800b0b0 <mpu_set_bypass+0x18>
        return 0;
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	e0b2      	b.n	800b216 <mpu_set_bypass+0x17e>

    if (bypass_on)
 800b0b0:	79fb      	ldrb	r3, [r7, #7]
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d050      	beq.n	800b158 <mpu_set_bypass+0xc0>
    {
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800b0b6:	4b5a      	ldr	r3, [pc, #360]	; (800b220 <mpu_set_bypass+0x188>)
 800b0b8:	685b      	ldr	r3, [r3, #4]
 800b0ba:	7818      	ldrb	r0, [r3, #0]
 800b0bc:	4b58      	ldr	r3, [pc, #352]	; (800b220 <mpu_set_bypass+0x188>)
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	7919      	ldrb	r1, [r3, #4]
 800b0c2:	f107 030f 	add.w	r3, r7, #15
 800b0c6:	2201      	movs	r2, #1
 800b0c8:	f004 f9b6 	bl	800f438 <Sensors_I2C_ReadRegister>
 800b0cc:	4603      	mov	r3, r0
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d002      	beq.n	800b0d8 <mpu_set_bypass+0x40>
            return -1;
 800b0d2:	f04f 33ff 	mov.w	r3, #4294967295
 800b0d6:	e09e      	b.n	800b216 <mpu_set_bypass+0x17e>
        tmp &= ~BIT_AUX_IF_EN;
 800b0d8:	7bfb      	ldrb	r3, [r7, #15]
 800b0da:	f023 0320 	bic.w	r3, r3, #32
 800b0de:	b2db      	uxtb	r3, r3
 800b0e0:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800b0e2:	4b4f      	ldr	r3, [pc, #316]	; (800b220 <mpu_set_bypass+0x188>)
 800b0e4:	685b      	ldr	r3, [r3, #4]
 800b0e6:	7818      	ldrb	r0, [r3, #0]
 800b0e8:	4b4d      	ldr	r3, [pc, #308]	; (800b220 <mpu_set_bypass+0x188>)
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	7919      	ldrb	r1, [r3, #4]
 800b0ee:	f107 030f 	add.w	r3, r7, #15
 800b0f2:	2201      	movs	r2, #1
 800b0f4:	f004 f9ea 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d002      	beq.n	800b104 <mpu_set_bypass+0x6c>
            return -1;
 800b0fe:	f04f 33ff 	mov.w	r3, #4294967295
 800b102:	e088      	b.n	800b216 <mpu_set_bypass+0x17e>
        delay_ms(3);
 800b104:	2003      	movs	r0, #3
 800b106:	f7f9 ff45 	bl	8004f94 <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 800b10a:	2302      	movs	r3, #2
 800b10c:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 800b10e:	4b44      	ldr	r3, [pc, #272]	; (800b220 <mpu_set_bypass+0x188>)
 800b110:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800b114:	2b00      	cmp	r3, #0
 800b116:	d004      	beq.n	800b122 <mpu_set_bypass+0x8a>
            tmp |= BIT_ACTL;
 800b118:	7bfb      	ldrb	r3, [r7, #15]
 800b11a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b11e:	b2db      	uxtb	r3, r3
 800b120:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 800b122:	4b3f      	ldr	r3, [pc, #252]	; (800b220 <mpu_set_bypass+0x188>)
 800b124:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d004      	beq.n	800b136 <mpu_set_bypass+0x9e>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 800b12c:	7bfb      	ldrb	r3, [r7, #15]
 800b12e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800b132:	b2db      	uxtb	r3, r3
 800b134:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800b136:	4b3a      	ldr	r3, [pc, #232]	; (800b220 <mpu_set_bypass+0x188>)
 800b138:	685b      	ldr	r3, [r3, #4]
 800b13a:	7818      	ldrb	r0, [r3, #0]
 800b13c:	4b38      	ldr	r3, [pc, #224]	; (800b220 <mpu_set_bypass+0x188>)
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	7dd9      	ldrb	r1, [r3, #23]
 800b142:	f107 030f 	add.w	r3, r7, #15
 800b146:	2201      	movs	r2, #1
 800b148:	f004 f9c0 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800b14c:	4603      	mov	r3, r0
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d05d      	beq.n	800b20e <mpu_set_bypass+0x176>
            return -1;
 800b152:	f04f 33ff 	mov.w	r3, #4294967295
 800b156:	e05e      	b.n	800b216 <mpu_set_bypass+0x17e>
    }
    else
    {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800b158:	4b31      	ldr	r3, [pc, #196]	; (800b220 <mpu_set_bypass+0x188>)
 800b15a:	685b      	ldr	r3, [r3, #4]
 800b15c:	7818      	ldrb	r0, [r3, #0]
 800b15e:	4b30      	ldr	r3, [pc, #192]	; (800b220 <mpu_set_bypass+0x188>)
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	7919      	ldrb	r1, [r3, #4]
 800b164:	f107 030f 	add.w	r3, r7, #15
 800b168:	2201      	movs	r2, #1
 800b16a:	f004 f965 	bl	800f438 <Sensors_I2C_ReadRegister>
 800b16e:	4603      	mov	r3, r0
 800b170:	2b00      	cmp	r3, #0
 800b172:	d002      	beq.n	800b17a <mpu_set_bypass+0xe2>
            return -1;
 800b174:	f04f 33ff 	mov.w	r3, #4294967295
 800b178:	e04d      	b.n	800b216 <mpu_set_bypass+0x17e>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 800b17a:	4b29      	ldr	r3, [pc, #164]	; (800b220 <mpu_set_bypass+0x188>)
 800b17c:	7a9b      	ldrb	r3, [r3, #10]
 800b17e:	f003 0301 	and.w	r3, r3, #1
 800b182:	2b00      	cmp	r3, #0
 800b184:	d005      	beq.n	800b192 <mpu_set_bypass+0xfa>
            tmp |= BIT_AUX_IF_EN;
 800b186:	7bfb      	ldrb	r3, [r7, #15]
 800b188:	f043 0320 	orr.w	r3, r3, #32
 800b18c:	b2db      	uxtb	r3, r3
 800b18e:	73fb      	strb	r3, [r7, #15]
 800b190:	e004      	b.n	800b19c <mpu_set_bypass+0x104>
        else
            tmp &= ~BIT_AUX_IF_EN;
 800b192:	7bfb      	ldrb	r3, [r7, #15]
 800b194:	f023 0320 	bic.w	r3, r3, #32
 800b198:	b2db      	uxtb	r3, r3
 800b19a:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800b19c:	4b20      	ldr	r3, [pc, #128]	; (800b220 <mpu_set_bypass+0x188>)
 800b19e:	685b      	ldr	r3, [r3, #4]
 800b1a0:	7818      	ldrb	r0, [r3, #0]
 800b1a2:	4b1f      	ldr	r3, [pc, #124]	; (800b220 <mpu_set_bypass+0x188>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	7919      	ldrb	r1, [r3, #4]
 800b1a8:	f107 030f 	add.w	r3, r7, #15
 800b1ac:	2201      	movs	r2, #1
 800b1ae:	f004 f98d 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800b1b2:	4603      	mov	r3, r0
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d002      	beq.n	800b1be <mpu_set_bypass+0x126>
            return -1;
 800b1b8:	f04f 33ff 	mov.w	r3, #4294967295
 800b1bc:	e02b      	b.n	800b216 <mpu_set_bypass+0x17e>
        delay_ms(3);
 800b1be:	2003      	movs	r0, #3
 800b1c0:	f7f9 fee8 	bl	8004f94 <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 800b1c4:	4b16      	ldr	r3, [pc, #88]	; (800b220 <mpu_set_bypass+0x188>)
 800b1c6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d002      	beq.n	800b1d4 <mpu_set_bypass+0x13c>
            tmp = BIT_ACTL;
 800b1ce:	2380      	movs	r3, #128	; 0x80
 800b1d0:	73fb      	strb	r3, [r7, #15]
 800b1d2:	e001      	b.n	800b1d8 <mpu_set_bypass+0x140>
        else
            tmp = 0;
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 800b1d8:	4b11      	ldr	r3, [pc, #68]	; (800b220 <mpu_set_bypass+0x188>)
 800b1da:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d004      	beq.n	800b1ec <mpu_set_bypass+0x154>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 800b1e2:	7bfb      	ldrb	r3, [r7, #15]
 800b1e4:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800b1e8:	b2db      	uxtb	r3, r3
 800b1ea:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800b1ec:	4b0c      	ldr	r3, [pc, #48]	; (800b220 <mpu_set_bypass+0x188>)
 800b1ee:	685b      	ldr	r3, [r3, #4]
 800b1f0:	7818      	ldrb	r0, [r3, #0]
 800b1f2:	4b0b      	ldr	r3, [pc, #44]	; (800b220 <mpu_set_bypass+0x188>)
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	7dd9      	ldrb	r1, [r3, #23]
 800b1f8:	f107 030f 	add.w	r3, r7, #15
 800b1fc:	2201      	movs	r2, #1
 800b1fe:	f004 f965 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800b202:	4603      	mov	r3, r0
 800b204:	2b00      	cmp	r3, #0
 800b206:	d002      	beq.n	800b20e <mpu_set_bypass+0x176>
            return -1;
 800b208:	f04f 33ff 	mov.w	r3, #4294967295
 800b20c:	e003      	b.n	800b216 <mpu_set_bypass+0x17e>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 800b20e:	4a04      	ldr	r2, [pc, #16]	; (800b220 <mpu_set_bypass+0x188>)
 800b210:	79fb      	ldrb	r3, [r7, #7]
 800b212:	7493      	strb	r3, [r2, #18]
    return 0;
 800b214:	2300      	movs	r3, #0
}
 800b216:	4618      	mov	r0, r3
 800b218:	3710      	adds	r7, #16
 800b21a:	46bd      	mov	sp, r7
 800b21c:	bd80      	pop	{r7, pc}
 800b21e:	bf00      	nop
 800b220:	2000000c 	.word	0x2000000c

0800b224 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 800b224:	b580      	push	{r7, lr}
 800b226:	b084      	sub	sp, #16
 800b228:	af00      	add	r7, sp, #0
 800b22a:	4603      	mov	r3, r0
 800b22c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 800b22e:	4b1e      	ldr	r3, [pc, #120]	; (800b2a8 <mpu_set_int_latched+0x84>)
 800b230:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800b234:	79fa      	ldrb	r2, [r7, #7]
 800b236:	429a      	cmp	r2, r3
 800b238:	d101      	bne.n	800b23e <mpu_set_int_latched+0x1a>
        return 0;
 800b23a:	2300      	movs	r3, #0
 800b23c:	e030      	b.n	800b2a0 <mpu_set_int_latched+0x7c>

    if (enable)
 800b23e:	79fb      	ldrb	r3, [r7, #7]
 800b240:	2b00      	cmp	r3, #0
 800b242:	d002      	beq.n	800b24a <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 800b244:	2330      	movs	r3, #48	; 0x30
 800b246:	73fb      	strb	r3, [r7, #15]
 800b248:	e001      	b.n	800b24e <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 800b24a:	2300      	movs	r3, #0
 800b24c:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 800b24e:	4b16      	ldr	r3, [pc, #88]	; (800b2a8 <mpu_set_int_latched+0x84>)
 800b250:	7c9b      	ldrb	r3, [r3, #18]
 800b252:	2b00      	cmp	r3, #0
 800b254:	d004      	beq.n	800b260 <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 800b256:	7bfb      	ldrb	r3, [r7, #15]
 800b258:	f043 0302 	orr.w	r3, r3, #2
 800b25c:	b2db      	uxtb	r3, r3
 800b25e:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 800b260:	4b11      	ldr	r3, [pc, #68]	; (800b2a8 <mpu_set_int_latched+0x84>)
 800b262:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800b266:	2b00      	cmp	r3, #0
 800b268:	d004      	beq.n	800b274 <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 800b26a:	7bfb      	ldrb	r3, [r7, #15]
 800b26c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b270:	b2db      	uxtb	r3, r3
 800b272:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800b274:	4b0c      	ldr	r3, [pc, #48]	; (800b2a8 <mpu_set_int_latched+0x84>)
 800b276:	685b      	ldr	r3, [r3, #4]
 800b278:	7818      	ldrb	r0, [r3, #0]
 800b27a:	4b0b      	ldr	r3, [pc, #44]	; (800b2a8 <mpu_set_int_latched+0x84>)
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	7dd9      	ldrb	r1, [r3, #23]
 800b280:	f107 030f 	add.w	r3, r7, #15
 800b284:	2201      	movs	r2, #1
 800b286:	f004 f921 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800b28a:	4603      	mov	r3, r0
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d002      	beq.n	800b296 <mpu_set_int_latched+0x72>
        return -1;
 800b290:	f04f 33ff 	mov.w	r3, #4294967295
 800b294:	e004      	b.n	800b2a0 <mpu_set_int_latched+0x7c>
    st.chip_cfg.latched_int = enable;
 800b296:	4a04      	ldr	r2, [pc, #16]	; (800b2a8 <mpu_set_int_latched+0x84>)
 800b298:	79fb      	ldrb	r3, [r7, #7]
 800b29a:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
    return 0;
 800b29e:	2300      	movs	r3, #0
}
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	3710      	adds	r7, #16
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	bd80      	pop	{r7, pc}
 800b2a8:	2000000c 	.word	0x2000000c

0800b2ac <mpu_write_mem>:
 *  @param[in]  length      Number of bytes to write.
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length, unsigned char *data)
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b084      	sub	sp, #16
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	4603      	mov	r3, r0
 800b2b4:	603a      	str	r2, [r7, #0]
 800b2b6:	80fb      	strh	r3, [r7, #6]
 800b2b8:	460b      	mov	r3, r1
 800b2ba:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 800b2bc:	683b      	ldr	r3, [r7, #0]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d102      	bne.n	800b2c8 <mpu_write_mem+0x1c>
        return -1;
 800b2c2:	f04f 33ff 	mov.w	r3, #4294967295
 800b2c6:	e03c      	b.n	800b342 <mpu_write_mem+0x96>
    if (!st.chip_cfg.sensors)
 800b2c8:	4b20      	ldr	r3, [pc, #128]	; (800b34c <mpu_write_mem+0xa0>)
 800b2ca:	7a9b      	ldrb	r3, [r3, #10]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d102      	bne.n	800b2d6 <mpu_write_mem+0x2a>
        return -1;
 800b2d0:	f04f 33ff 	mov.w	r3, #4294967295
 800b2d4:	e035      	b.n	800b342 <mpu_write_mem+0x96>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 800b2d6:	88fb      	ldrh	r3, [r7, #6]
 800b2d8:	0a1b      	lsrs	r3, r3, #8
 800b2da:	b29b      	uxth	r3, r3
 800b2dc:	b2db      	uxtb	r3, r3
 800b2de:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 800b2e0:	88fb      	ldrh	r3, [r7, #6]
 800b2e2:	b2db      	uxtb	r3, r3
 800b2e4:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 800b2e6:	7b7b      	ldrb	r3, [r7, #13]
 800b2e8:	461a      	mov	r2, r3
 800b2ea:	88bb      	ldrh	r3, [r7, #4]
 800b2ec:	4413      	add	r3, r2
 800b2ee:	4a17      	ldr	r2, [pc, #92]	; (800b34c <mpu_write_mem+0xa0>)
 800b2f0:	6852      	ldr	r2, [r2, #4]
 800b2f2:	8952      	ldrh	r2, [r2, #10]
 800b2f4:	4293      	cmp	r3, r2
 800b2f6:	dd02      	ble.n	800b2fe <mpu_write_mem+0x52>
        return -1;
 800b2f8:	f04f 33ff 	mov.w	r3, #4294967295
 800b2fc:	e021      	b.n	800b342 <mpu_write_mem+0x96>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 800b2fe:	4b13      	ldr	r3, [pc, #76]	; (800b34c <mpu_write_mem+0xa0>)
 800b300:	685b      	ldr	r3, [r3, #4]
 800b302:	7818      	ldrb	r0, [r3, #0]
 800b304:	4b11      	ldr	r3, [pc, #68]	; (800b34c <mpu_write_mem+0xa0>)
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	7ed9      	ldrb	r1, [r3, #27]
 800b30a:	f107 030c 	add.w	r3, r7, #12
 800b30e:	2202      	movs	r2, #2
 800b310:	f004 f8dc 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800b314:	4603      	mov	r3, r0
 800b316:	2b00      	cmp	r3, #0
 800b318:	d002      	beq.n	800b320 <mpu_write_mem+0x74>
        return -1;
 800b31a:	f04f 33ff 	mov.w	r3, #4294967295
 800b31e:	e010      	b.n	800b342 <mpu_write_mem+0x96>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 800b320:	4b0a      	ldr	r3, [pc, #40]	; (800b34c <mpu_write_mem+0xa0>)
 800b322:	685b      	ldr	r3, [r3, #4]
 800b324:	7818      	ldrb	r0, [r3, #0]
 800b326:	4b09      	ldr	r3, [pc, #36]	; (800b34c <mpu_write_mem+0xa0>)
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	7e19      	ldrb	r1, [r3, #24]
 800b32c:	88ba      	ldrh	r2, [r7, #4]
 800b32e:	683b      	ldr	r3, [r7, #0]
 800b330:	f004 f8cc 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800b334:	4603      	mov	r3, r0
 800b336:	2b00      	cmp	r3, #0
 800b338:	d002      	beq.n	800b340 <mpu_write_mem+0x94>
        return -1;
 800b33a:	f04f 33ff 	mov.w	r3, #4294967295
 800b33e:	e000      	b.n	800b342 <mpu_write_mem+0x96>
    return 0;
 800b340:	2300      	movs	r3, #0
}
 800b342:	4618      	mov	r0, r3
 800b344:	3710      	adds	r7, #16
 800b346:	46bd      	mov	sp, r7
 800b348:	bd80      	pop	{r7, pc}
 800b34a:	bf00      	nop
 800b34c:	2000000c 	.word	0x2000000c

0800b350 <mpu_read_mem>:
 *  @param[in]  length      Number of bytes to read.
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length, unsigned char *data)
{
 800b350:	b580      	push	{r7, lr}
 800b352:	b084      	sub	sp, #16
 800b354:	af00      	add	r7, sp, #0
 800b356:	4603      	mov	r3, r0
 800b358:	603a      	str	r2, [r7, #0]
 800b35a:	80fb      	strh	r3, [r7, #6]
 800b35c:	460b      	mov	r3, r1
 800b35e:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	2b00      	cmp	r3, #0
 800b364:	d102      	bne.n	800b36c <mpu_read_mem+0x1c>
        return -1;
 800b366:	f04f 33ff 	mov.w	r3, #4294967295
 800b36a:	e03c      	b.n	800b3e6 <mpu_read_mem+0x96>
    if (!st.chip_cfg.sensors)
 800b36c:	4b20      	ldr	r3, [pc, #128]	; (800b3f0 <mpu_read_mem+0xa0>)
 800b36e:	7a9b      	ldrb	r3, [r3, #10]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d102      	bne.n	800b37a <mpu_read_mem+0x2a>
        return -1;
 800b374:	f04f 33ff 	mov.w	r3, #4294967295
 800b378:	e035      	b.n	800b3e6 <mpu_read_mem+0x96>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 800b37a:	88fb      	ldrh	r3, [r7, #6]
 800b37c:	0a1b      	lsrs	r3, r3, #8
 800b37e:	b29b      	uxth	r3, r3
 800b380:	b2db      	uxtb	r3, r3
 800b382:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 800b384:	88fb      	ldrh	r3, [r7, #6]
 800b386:	b2db      	uxtb	r3, r3
 800b388:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 800b38a:	7b7b      	ldrb	r3, [r7, #13]
 800b38c:	461a      	mov	r2, r3
 800b38e:	88bb      	ldrh	r3, [r7, #4]
 800b390:	4413      	add	r3, r2
 800b392:	4a17      	ldr	r2, [pc, #92]	; (800b3f0 <mpu_read_mem+0xa0>)
 800b394:	6852      	ldr	r2, [r2, #4]
 800b396:	8952      	ldrh	r2, [r2, #10]
 800b398:	4293      	cmp	r3, r2
 800b39a:	dd02      	ble.n	800b3a2 <mpu_read_mem+0x52>
        return -1;
 800b39c:	f04f 33ff 	mov.w	r3, #4294967295
 800b3a0:	e021      	b.n	800b3e6 <mpu_read_mem+0x96>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 800b3a2:	4b13      	ldr	r3, [pc, #76]	; (800b3f0 <mpu_read_mem+0xa0>)
 800b3a4:	685b      	ldr	r3, [r3, #4]
 800b3a6:	7818      	ldrb	r0, [r3, #0]
 800b3a8:	4b11      	ldr	r3, [pc, #68]	; (800b3f0 <mpu_read_mem+0xa0>)
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	7ed9      	ldrb	r1, [r3, #27]
 800b3ae:	f107 030c 	add.w	r3, r7, #12
 800b3b2:	2202      	movs	r2, #2
 800b3b4:	f004 f88a 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800b3b8:	4603      	mov	r3, r0
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d002      	beq.n	800b3c4 <mpu_read_mem+0x74>
        return -1;
 800b3be:	f04f 33ff 	mov.w	r3, #4294967295
 800b3c2:	e010      	b.n	800b3e6 <mpu_read_mem+0x96>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 800b3c4:	4b0a      	ldr	r3, [pc, #40]	; (800b3f0 <mpu_read_mem+0xa0>)
 800b3c6:	685b      	ldr	r3, [r3, #4]
 800b3c8:	7818      	ldrb	r0, [r3, #0]
 800b3ca:	4b09      	ldr	r3, [pc, #36]	; (800b3f0 <mpu_read_mem+0xa0>)
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	7e19      	ldrb	r1, [r3, #24]
 800b3d0:	88ba      	ldrh	r2, [r7, #4]
 800b3d2:	683b      	ldr	r3, [r7, #0]
 800b3d4:	f004 f830 	bl	800f438 <Sensors_I2C_ReadRegister>
 800b3d8:	4603      	mov	r3, r0
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d002      	beq.n	800b3e4 <mpu_read_mem+0x94>
        return -1;
 800b3de:	f04f 33ff 	mov.w	r3, #4294967295
 800b3e2:	e000      	b.n	800b3e6 <mpu_read_mem+0x96>
    return 0;
 800b3e4:	2300      	movs	r3, #0
}
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	3710      	adds	r7, #16
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd80      	pop	{r7, pc}
 800b3ee:	bf00      	nop
 800b3f0:	2000000c 	.word	0x2000000c

0800b3f4 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware, unsigned short start_addr,
                      unsigned short sample_rate)
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b08a      	sub	sp, #40	; 0x28
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	60b9      	str	r1, [r7, #8]
 800b3fc:	4611      	mov	r1, r2
 800b3fe:	461a      	mov	r2, r3
 800b400:	4603      	mov	r3, r0
 800b402:	81fb      	strh	r3, [r7, #14]
 800b404:	460b      	mov	r3, r1
 800b406:	81bb      	strh	r3, [r7, #12]
 800b408:	4613      	mov	r3, r2
 800b40a:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 800b40c:	4b37      	ldr	r3, [pc, #220]	; (800b4ec <mpu_load_firmware+0xf8>)
 800b40e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800b412:	2b00      	cmp	r3, #0
 800b414:	d002      	beq.n	800b41c <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 800b416:	f04f 33ff 	mov.w	r3, #4294967295
 800b41a:	e062      	b.n	800b4e2 <mpu_load_firmware+0xee>

    if (!firmware)
 800b41c:	68bb      	ldr	r3, [r7, #8]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d102      	bne.n	800b428 <mpu_load_firmware+0x34>
        return -1;
 800b422:	f04f 33ff 	mov.w	r3, #4294967295
 800b426:	e05c      	b.n	800b4e2 <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write)
 800b428:	2300      	movs	r3, #0
 800b42a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800b42c:	e034      	b.n	800b498 <mpu_load_firmware+0xa4>
    {
        this_write = min(LOAD_CHUNK, length - ii);
 800b42e:	89fa      	ldrh	r2, [r7, #14]
 800b430:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b432:	1ad3      	subs	r3, r2, r3
 800b434:	2b10      	cmp	r3, #16
 800b436:	bfa8      	it	ge
 800b438:	2310      	movge	r3, #16
 800b43a:	84bb      	strh	r3, [r7, #36]	; 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char *)&firmware[ii]))
 800b43c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b43e:	68ba      	ldr	r2, [r7, #8]
 800b440:	441a      	add	r2, r3
 800b442:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 800b444:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b446:	4618      	mov	r0, r3
 800b448:	f7ff ff30 	bl	800b2ac <mpu_write_mem>
 800b44c:	4603      	mov	r3, r0
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d002      	beq.n	800b458 <mpu_load_firmware+0x64>
            return -1;
 800b452:	f04f 33ff 	mov.w	r3, #4294967295
 800b456:	e044      	b.n	800b4e2 <mpu_load_firmware+0xee>
        if (mpu_read_mem(ii, this_write, cur))
 800b458:	f107 0214 	add.w	r2, r7, #20
 800b45c:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 800b45e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b460:	4618      	mov	r0, r3
 800b462:	f7ff ff75 	bl	800b350 <mpu_read_mem>
 800b466:	4603      	mov	r3, r0
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d002      	beq.n	800b472 <mpu_load_firmware+0x7e>
            return -1;
 800b46c:	f04f 33ff 	mov.w	r3, #4294967295
 800b470:	e037      	b.n	800b4e2 <mpu_load_firmware+0xee>
        if (memcmp(firmware + ii, cur, this_write))
 800b472:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b474:	68ba      	ldr	r2, [r7, #8]
 800b476:	4413      	add	r3, r2
 800b478:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b47a:	f107 0114 	add.w	r1, r7, #20
 800b47e:	4618      	mov	r0, r3
 800b480:	f004 fc7f 	bl	800fd82 <memcmp>
 800b484:	4603      	mov	r3, r0
 800b486:	2b00      	cmp	r3, #0
 800b488:	d002      	beq.n	800b490 <mpu_load_firmware+0x9c>
            return -2;
 800b48a:	f06f 0301 	mvn.w	r3, #1
 800b48e:	e028      	b.n	800b4e2 <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write)
 800b490:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800b492:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b494:	4413      	add	r3, r2
 800b496:	84fb      	strh	r3, [r7, #38]	; 0x26
 800b498:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800b49a:	89fb      	ldrh	r3, [r7, #14]
 800b49c:	429a      	cmp	r2, r3
 800b49e:	d3c6      	bcc.n	800b42e <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 800b4a0:	89bb      	ldrh	r3, [r7, #12]
 800b4a2:	0a1b      	lsrs	r3, r3, #8
 800b4a4:	b29b      	uxth	r3, r3
 800b4a6:	b2db      	uxtb	r3, r3
 800b4a8:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 800b4aa:	89bb      	ldrh	r3, [r7, #12]
 800b4ac:	b2db      	uxtb	r3, r3
 800b4ae:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 800b4b0:	4b0e      	ldr	r3, [pc, #56]	; (800b4ec <mpu_load_firmware+0xf8>)
 800b4b2:	685b      	ldr	r3, [r3, #4]
 800b4b4:	7818      	ldrb	r0, [r3, #0]
 800b4b6:	4b0d      	ldr	r3, [pc, #52]	; (800b4ec <mpu_load_firmware+0xf8>)
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	7f59      	ldrb	r1, [r3, #29]
 800b4bc:	f107 0310 	add.w	r3, r7, #16
 800b4c0:	2202      	movs	r2, #2
 800b4c2:	f004 f803 	bl	800f4cc <Sensors_I2C_WriteRegister>
 800b4c6:	4603      	mov	r3, r0
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d002      	beq.n	800b4d2 <mpu_load_firmware+0xde>
        return -1;
 800b4cc:	f04f 33ff 	mov.w	r3, #4294967295
 800b4d0:	e007      	b.n	800b4e2 <mpu_load_firmware+0xee>

    st.chip_cfg.dmp_loaded = 1;
 800b4d2:	4b06      	ldr	r3, [pc, #24]	; (800b4ec <mpu_load_firmware+0xf8>)
 800b4d4:	2201      	movs	r2, #1
 800b4d6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 800b4da:	4a04      	ldr	r2, [pc, #16]	; (800b4ec <mpu_load_firmware+0xf8>)
 800b4dc:	88fb      	ldrh	r3, [r7, #6]
 800b4de:	84d3      	strh	r3, [r2, #38]	; 0x26
    return 0;
 800b4e0:	2300      	movs	r3, #0
}
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	3728      	adds	r7, #40	; 0x28
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	bd80      	pop	{r7, pc}
 800b4ea:	bf00      	nop
 800b4ec:	2000000c 	.word	0x2000000c

0800b4f0 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b084      	sub	sp, #16
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	4603      	mov	r3, r0
 800b4f8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 800b4fa:	4b26      	ldr	r3, [pc, #152]	; (800b594 <mpu_set_dmp_state+0xa4>)
 800b4fc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b500:	79fa      	ldrb	r2, [r7, #7]
 800b502:	429a      	cmp	r2, r3
 800b504:	d101      	bne.n	800b50a <mpu_set_dmp_state+0x1a>
        return 0;
 800b506:	2300      	movs	r3, #0
 800b508:	e040      	b.n	800b58c <mpu_set_dmp_state+0x9c>

    if (enable)
 800b50a:	79fb      	ldrb	r3, [r7, #7]
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d027      	beq.n	800b560 <mpu_set_dmp_state+0x70>
    {
        if (!st.chip_cfg.dmp_loaded)
 800b510:	4b20      	ldr	r3, [pc, #128]	; (800b594 <mpu_set_dmp_state+0xa4>)
 800b512:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800b516:	2b00      	cmp	r3, #0
 800b518:	d102      	bne.n	800b520 <mpu_set_dmp_state+0x30>
            return -1;
 800b51a:	f04f 33ff 	mov.w	r3, #4294967295
 800b51e:	e035      	b.n	800b58c <mpu_set_dmp_state+0x9c>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 800b520:	2000      	movs	r0, #0
 800b522:	f7fe ff39 	bl	800a398 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 800b526:	2000      	movs	r0, #0
 800b528:	f7ff fdb6 	bl	800b098 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 800b52c:	4b19      	ldr	r3, [pc, #100]	; (800b594 <mpu_set_dmp_state+0xa4>)
 800b52e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b530:	4618      	mov	r0, r3
 800b532:	f7ff fbe5 	bl	800ad00 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 800b536:	2300      	movs	r3, #0
 800b538:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 800b53a:	4b16      	ldr	r3, [pc, #88]	; (800b594 <mpu_set_dmp_state+0xa4>)
 800b53c:	685b      	ldr	r3, [r3, #4]
 800b53e:	7818      	ldrb	r0, [r3, #0]
 800b540:	f107 030f 	add.w	r3, r7, #15
 800b544:	2201      	movs	r2, #1
 800b546:	2123      	movs	r1, #35	; 0x23
 800b548:	f003 ffc0 	bl	800f4cc <Sensors_I2C_WriteRegister>
        st.chip_cfg.dmp_on = 1;
 800b54c:	4b11      	ldr	r3, [pc, #68]	; (800b594 <mpu_set_dmp_state+0xa4>)
 800b54e:	2201      	movs	r2, #1
 800b550:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 800b554:	2001      	movs	r0, #1
 800b556:	f7fe ff1f 	bl	800a398 <set_int_enable>
        mpu_reset_fifo();
 800b55a:	f7ff f901 	bl	800a760 <mpu_reset_fifo>
 800b55e:	e014      	b.n	800b58a <mpu_set_dmp_state+0x9a>
    }
    else
    {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 800b560:	2000      	movs	r0, #0
 800b562:	f7fe ff19 	bl	800a398 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 800b566:	4b0b      	ldr	r3, [pc, #44]	; (800b594 <mpu_set_dmp_state+0xa4>)
 800b568:	7c1b      	ldrb	r3, [r3, #16]
 800b56a:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 800b56c:	4b09      	ldr	r3, [pc, #36]	; (800b594 <mpu_set_dmp_state+0xa4>)
 800b56e:	685b      	ldr	r3, [r3, #4]
 800b570:	7818      	ldrb	r0, [r3, #0]
 800b572:	f107 030f 	add.w	r3, r7, #15
 800b576:	2201      	movs	r2, #1
 800b578:	2123      	movs	r1, #35	; 0x23
 800b57a:	f003 ffa7 	bl	800f4cc <Sensors_I2C_WriteRegister>
        st.chip_cfg.dmp_on = 0;
 800b57e:	4b05      	ldr	r3, [pc, #20]	; (800b594 <mpu_set_dmp_state+0xa4>)
 800b580:	2200      	movs	r2, #0
 800b582:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        mpu_reset_fifo();
 800b586:	f7ff f8eb 	bl	800a760 <mpu_reset_fifo>
    }
    return 0;
 800b58a:	2300      	movs	r3, #0
}
 800b58c:	4618      	mov	r0, r3
 800b58e:	3710      	adds	r7, #16
 800b590:	46bd      	mov	sp, r7
 800b592:	bd80      	pop	{r7, pc}
 800b594:	2000000c 	.word	0x2000000c

0800b598 <mpu_lp_motion_interrupt>:
 *                          exceed @e thresh before motion is reported.
 *  @param[in]  lpa_freq    Minimum sampling rate, or zero to disable.
 *  @return     0 if successful.
 */
int mpu_lp_motion_interrupt(unsigned short thresh, unsigned char time, unsigned short lpa_freq)
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	b084      	sub	sp, #16
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	4603      	mov	r3, r0
 800b5a0:	80fb      	strh	r3, [r7, #6]
 800b5a2:	460b      	mov	r3, r1
 800b5a4:	717b      	strb	r3, [r7, #5]
 800b5a6:	4613      	mov	r3, r2
 800b5a8:	807b      	strh	r3, [r7, #2]

#if defined MPU6500
    unsigned char data[3];
#endif
    if (lpa_freq)
 800b5aa:	887b      	ldrh	r3, [r7, #2]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d02d      	beq.n	800b60c <mpu_lp_motion_interrupt+0x74>
            thresh_hw = 1;
        else
            thresh_hw = thresh >> 2;
#endif

        if (!time)
 800b5b0:	797b      	ldrb	r3, [r7, #5]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d101      	bne.n	800b5ba <mpu_lp_motion_interrupt+0x22>
            /* Minimum duration must be 1ms. */
            time = 1;
 800b5b6:	2301      	movs	r3, #1
 800b5b8:	717b      	strb	r3, [r7, #5]
             * function can safely exit.
             */
            return -1;
#endif

        if (!st.chip_cfg.int_motion_only)
 800b5ba:	4b41      	ldr	r3, [pc, #260]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b5bc:	7d5b      	ldrb	r3, [r3, #21]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d139      	bne.n	800b636 <mpu_lp_motion_interrupt+0x9e>
        {
            /* Store current settings for later. */
            if (st.chip_cfg.dmp_on)
 800b5c2:	4b3f      	ldr	r3, [pc, #252]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b5c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d007      	beq.n	800b5dc <mpu_lp_motion_interrupt+0x44>
            {
                mpu_set_dmp_state(0);
 800b5cc:	2000      	movs	r0, #0
 800b5ce:	f7ff ff8f 	bl	800b4f0 <mpu_set_dmp_state>
                st.chip_cfg.cache.dmp_on = 1;
 800b5d2:	4b3b      	ldr	r3, [pc, #236]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b5d4:	2201      	movs	r2, #1
 800b5d6:	f883 2020 	strb.w	r2, [r3, #32]
 800b5da:	e003      	b.n	800b5e4 <mpu_lp_motion_interrupt+0x4c>
            }
            else
                st.chip_cfg.cache.dmp_on = 0;
 800b5dc:	4b38      	ldr	r3, [pc, #224]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b5de:	2200      	movs	r2, #0
 800b5e0:	f883 2020 	strb.w	r2, [r3, #32]
            mpu_get_gyro_fsr(&st.chip_cfg.cache.gyro_fsr);
 800b5e4:	4837      	ldr	r0, [pc, #220]	; (800b6c4 <mpu_lp_motion_interrupt+0x12c>)
 800b5e6:	f7ff f9bf 	bl	800a968 <mpu_get_gyro_fsr>
            mpu_get_accel_fsr(&st.chip_cfg.cache.accel_fsr);
 800b5ea:	4837      	ldr	r0, [pc, #220]	; (800b6c8 <mpu_lp_motion_interrupt+0x130>)
 800b5ec:	f7ff fa44 	bl	800aa78 <mpu_get_accel_fsr>
            mpu_get_lpf(&st.chip_cfg.cache.lpf);
 800b5f0:	4836      	ldr	r0, [pc, #216]	; (800b6cc <mpu_lp_motion_interrupt+0x134>)
 800b5f2:	f7ff fae3 	bl	800abbc <mpu_get_lpf>
            mpu_get_sample_rate(&st.chip_cfg.cache.sample_rate);
 800b5f6:	4836      	ldr	r0, [pc, #216]	; (800b6d0 <mpu_lp_motion_interrupt+0x138>)
 800b5f8:	f7ff fb6a 	bl	800acd0 <mpu_get_sample_rate>
            st.chip_cfg.cache.sensors_on = st.chip_cfg.sensors;
 800b5fc:	4b30      	ldr	r3, [pc, #192]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b5fe:	7a9a      	ldrb	r2, [r3, #10]
 800b600:	4b2f      	ldr	r3, [pc, #188]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b602:	779a      	strb	r2, [r3, #30]
            mpu_get_fifo_config(&st.chip_cfg.cache.fifo_sensors);
 800b604:	4833      	ldr	r0, [pc, #204]	; (800b6d4 <mpu_lp_motion_interrupt+0x13c>)
 800b606:	f7ff fbe1 	bl	800adcc <mpu_get_fifo_config>
 800b60a:	e014      	b.n	800b636 <mpu_lp_motion_interrupt+0x9e>
    }
    else
    {
        /* Don't "restore" the previous state if no state has been saved. */
        unsigned int ii;
        char *cache_ptr = (char *)&st.chip_cfg.cache;
 800b60c:	4b2d      	ldr	r3, [pc, #180]	; (800b6c4 <mpu_lp_motion_interrupt+0x12c>)
 800b60e:	60bb      	str	r3, [r7, #8]
        for (ii = 0; ii < sizeof(st.chip_cfg.cache); ii++)
 800b610:	2300      	movs	r3, #0
 800b612:	60fb      	str	r3, [r7, #12]
 800b614:	e008      	b.n	800b628 <mpu_lp_motion_interrupt+0x90>
        {
            if (cache_ptr[ii] != 0)
 800b616:	68ba      	ldr	r2, [r7, #8]
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	4413      	add	r3, r2
 800b61c:	781b      	ldrb	r3, [r3, #0]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d108      	bne.n	800b634 <mpu_lp_motion_interrupt+0x9c>
        for (ii = 0; ii < sizeof(st.chip_cfg.cache); ii++)
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	3301      	adds	r3, #1
 800b626:	60fb      	str	r3, [r7, #12]
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	2b0b      	cmp	r3, #11
 800b62c:	d9f3      	bls.n	800b616 <mpu_lp_motion_interrupt+0x7e>
                goto lp_int_restore;
        }
        /* If we reach this point, motion interrupt mode hasn't been used yet. */
        return -1;
 800b62e:	f04f 33ff 	mov.w	r3, #4294967295
 800b632:	e040      	b.n	800b6b6 <mpu_lp_motion_interrupt+0x11e>
                goto lp_int_restore;
 800b634:	bf00      	nop
    }
lp_int_restore:
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 800b636:	4b22      	ldr	r3, [pc, #136]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b638:	22ff      	movs	r2, #255	; 0xff
 800b63a:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 800b63c:	4b20      	ldr	r3, [pc, #128]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b63e:	22ff      	movs	r2, #255	; 0xff
 800b640:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 800b642:	4b1f      	ldr	r3, [pc, #124]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b644:	22ff      	movs	r2, #255	; 0xff
 800b646:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 800b648:	4b1d      	ldr	r3, [pc, #116]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b64a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b64e:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 800b650:	4b1b      	ldr	r3, [pc, #108]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b652:	22ff      	movs	r2, #255	; 0xff
 800b654:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 800b656:	4b1a      	ldr	r3, [pc, #104]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b658:	22ff      	movs	r2, #255	; 0xff
 800b65a:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800b65c:	4b18      	ldr	r3, [pc, #96]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b65e:	2201      	movs	r2, #1
 800b660:	731a      	strb	r2, [r3, #12]
    mpu_set_sensors(st.chip_cfg.cache.sensors_on);
 800b662:	4b17      	ldr	r3, [pc, #92]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b664:	7f9b      	ldrb	r3, [r3, #30]
 800b666:	4618      	mov	r0, r3
 800b668:	f7ff fc12 	bl	800ae90 <mpu_set_sensors>
    mpu_set_gyro_fsr(st.chip_cfg.cache.gyro_fsr);
 800b66c:	4b14      	ldr	r3, [pc, #80]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b66e:	8adb      	ldrh	r3, [r3, #22]
 800b670:	4618      	mov	r0, r3
 800b672:	f7ff f9ad 	bl	800a9d0 <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(st.chip_cfg.cache.accel_fsr);
 800b676:	4b12      	ldr	r3, [pc, #72]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b678:	7e1b      	ldrb	r3, [r3, #24]
 800b67a:	4618      	mov	r0, r3
 800b67c:	f7ff fa36 	bl	800aaec <mpu_set_accel_fsr>
    mpu_set_lpf(st.chip_cfg.cache.lpf);
 800b680:	4b0f      	ldr	r3, [pc, #60]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b682:	8b5b      	ldrh	r3, [r3, #26]
 800b684:	4618      	mov	r0, r3
 800b686:	f7ff fad5 	bl	800ac34 <mpu_set_lpf>
    mpu_set_sample_rate(st.chip_cfg.cache.sample_rate);
 800b68a:	4b0d      	ldr	r3, [pc, #52]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b68c:	8b9b      	ldrh	r3, [r3, #28]
 800b68e:	4618      	mov	r0, r3
 800b690:	f7ff fb36 	bl	800ad00 <mpu_set_sample_rate>
    mpu_configure_fifo(st.chip_cfg.cache.fifo_sensors);
 800b694:	4b0a      	ldr	r3, [pc, #40]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b696:	7fdb      	ldrb	r3, [r3, #31]
 800b698:	4618      	mov	r0, r3
 800b69a:	f7ff fba7 	bl	800adec <mpu_configure_fifo>

    if (st.chip_cfg.cache.dmp_on)
 800b69e:	4b08      	ldr	r3, [pc, #32]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b6a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d002      	beq.n	800b6ae <mpu_lp_motion_interrupt+0x116>
        mpu_set_dmp_state(1);
 800b6a8:	2001      	movs	r0, #1
 800b6aa:	f7ff ff21 	bl	800b4f0 <mpu_set_dmp_state>
    data[0] = 0;
    if (i2c_write(st.hw->addr, st.reg->accel_intel, 1, data))
        goto lp_int_restore;
#endif

    st.chip_cfg.int_motion_only = 0;
 800b6ae:	4b04      	ldr	r3, [pc, #16]	; (800b6c0 <mpu_lp_motion_interrupt+0x128>)
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	755a      	strb	r2, [r3, #21]
    return 0;
 800b6b4:	2300      	movs	r3, #0
}
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	3710      	adds	r7, #16
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	bd80      	pop	{r7, pc}
 800b6be:	bf00      	nop
 800b6c0:	2000000c 	.word	0x2000000c
 800b6c4:	20000022 	.word	0x20000022
 800b6c8:	20000024 	.word	0x20000024
 800b6cc:	20000026 	.word	0x20000026
 800b6d0:	20000028 	.word	0x20000028
 800b6d4:	2000002b 	.word	0x2000002b

0800b6d8 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress, DMP_SAMPLE_RATE);
 800b6dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b6e0:	23c8      	movs	r3, #200	; 0xc8
 800b6e2:	4904      	ldr	r1, [pc, #16]	; (800b6f4 <dmp_load_motion_driver_firmware+0x1c>)
 800b6e4:	f640 30f6 	movw	r0, #3062	; 0xbf6
 800b6e8:	f7ff fe84 	bl	800b3f4 <mpu_load_firmware>
 800b6ec:	4603      	mov	r3, r0
}
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	bd80      	pop	{r7, pc}
 800b6f2:	bf00      	nop
 800b6f4:	08015fc8 	.word	0x08015fc8

0800b6f8 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b088      	sub	sp, #32
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	4603      	mov	r3, r0
 800b700:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 800b702:	4a71      	ldr	r2, [pc, #452]	; (800b8c8 <dmp_set_orientation+0x1d0>)
 800b704:	f107 0314 	add.w	r3, r7, #20
 800b708:	6812      	ldr	r2, [r2, #0]
 800b70a:	4611      	mov	r1, r2
 800b70c:	8019      	strh	r1, [r3, #0]
 800b70e:	3302      	adds	r3, #2
 800b710:	0c12      	lsrs	r2, r2, #16
 800b712:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 800b714:	4a6d      	ldr	r2, [pc, #436]	; (800b8cc <dmp_set_orientation+0x1d4>)
 800b716:	f107 0310 	add.w	r3, r7, #16
 800b71a:	6812      	ldr	r2, [r2, #0]
 800b71c:	4611      	mov	r1, r2
 800b71e:	8019      	strh	r1, [r3, #0]
 800b720:	3302      	adds	r3, #2
 800b722:	0c12      	lsrs	r2, r2, #16
 800b724:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 800b726:	4a6a      	ldr	r2, [pc, #424]	; (800b8d0 <dmp_set_orientation+0x1d8>)
 800b728:	f107 030c 	add.w	r3, r7, #12
 800b72c:	6812      	ldr	r2, [r2, #0]
 800b72e:	4611      	mov	r1, r2
 800b730:	8019      	strh	r1, [r3, #0]
 800b732:	3302      	adds	r3, #2
 800b734:	0c12      	lsrs	r2, r2, #16
 800b736:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 800b738:	4a66      	ldr	r2, [pc, #408]	; (800b8d4 <dmp_set_orientation+0x1dc>)
 800b73a:	f107 0308 	add.w	r3, r7, #8
 800b73e:	6812      	ldr	r2, [r2, #0]
 800b740:	4611      	mov	r1, r2
 800b742:	8019      	strh	r1, [r3, #0]
 800b744:	3302      	adds	r3, #2
 800b746:	0c12      	lsrs	r2, r2, #16
 800b748:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 800b74a:	88fb      	ldrh	r3, [r7, #6]
 800b74c:	f003 0303 	and.w	r3, r3, #3
 800b750:	f107 0220 	add.w	r2, r7, #32
 800b754:	4413      	add	r3, r2
 800b756:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800b75a:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 800b75c:	88fb      	ldrh	r3, [r7, #6]
 800b75e:	08db      	lsrs	r3, r3, #3
 800b760:	b29b      	uxth	r3, r3
 800b762:	f003 0303 	and.w	r3, r3, #3
 800b766:	f107 0220 	add.w	r2, r7, #32
 800b76a:	4413      	add	r3, r2
 800b76c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800b770:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 800b772:	88fb      	ldrh	r3, [r7, #6]
 800b774:	099b      	lsrs	r3, r3, #6
 800b776:	b29b      	uxth	r3, r3
 800b778:	f003 0303 	and.w	r3, r3, #3
 800b77c:	f107 0220 	add.w	r2, r7, #32
 800b780:	4413      	add	r3, r2
 800b782:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800b786:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 800b788:	88fb      	ldrh	r3, [r7, #6]
 800b78a:	f003 0303 	and.w	r3, r3, #3
 800b78e:	f107 0220 	add.w	r2, r7, #32
 800b792:	4413      	add	r3, r2
 800b794:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800b798:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 800b79a:	88fb      	ldrh	r3, [r7, #6]
 800b79c:	08db      	lsrs	r3, r3, #3
 800b79e:	b29b      	uxth	r3, r3
 800b7a0:	f003 0303 	and.w	r3, r3, #3
 800b7a4:	f107 0220 	add.w	r2, r7, #32
 800b7a8:	4413      	add	r3, r2
 800b7aa:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800b7ae:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 800b7b0:	88fb      	ldrh	r3, [r7, #6]
 800b7b2:	099b      	lsrs	r3, r3, #6
 800b7b4:	b29b      	uxth	r3, r3
 800b7b6:	f003 0303 	and.w	r3, r3, #3
 800b7ba:	f107 0220 	add.w	r2, r7, #32
 800b7be:	4413      	add	r3, r2
 800b7c0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800b7c4:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 800b7c6:	f107 031c 	add.w	r3, r7, #28
 800b7ca:	461a      	mov	r2, r3
 800b7cc:	2103      	movs	r1, #3
 800b7ce:	f240 4026 	movw	r0, #1062	; 0x426
 800b7d2:	f7ff fd6b 	bl	800b2ac <mpu_write_mem>
 800b7d6:	4603      	mov	r3, r0
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d002      	beq.n	800b7e2 <dmp_set_orientation+0xea>
        return -1;
 800b7dc:	f04f 33ff 	mov.w	r3, #4294967295
 800b7e0:	e06e      	b.n	800b8c0 <dmp_set_orientation+0x1c8>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 800b7e2:	f107 0318 	add.w	r3, r7, #24
 800b7e6:	461a      	mov	r2, r3
 800b7e8:	2103      	movs	r1, #3
 800b7ea:	f240 402a 	movw	r0, #1066	; 0x42a
 800b7ee:	f7ff fd5d 	bl	800b2ac <mpu_write_mem>
 800b7f2:	4603      	mov	r3, r0
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d002      	beq.n	800b7fe <dmp_set_orientation+0x106>
        return -1;
 800b7f8:	f04f 33ff 	mov.w	r3, #4294967295
 800b7fc:	e060      	b.n	800b8c0 <dmp_set_orientation+0x1c8>

    memcpy(gyro_regs, gyro_sign, 3);
 800b7fe:	f107 031c 	add.w	r3, r7, #28
 800b802:	f107 020c 	add.w	r2, r7, #12
 800b806:	6812      	ldr	r2, [r2, #0]
 800b808:	4611      	mov	r1, r2
 800b80a:	8019      	strh	r1, [r3, #0]
 800b80c:	3302      	adds	r3, #2
 800b80e:	0c12      	lsrs	r2, r2, #16
 800b810:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 800b812:	f107 0318 	add.w	r3, r7, #24
 800b816:	f107 0208 	add.w	r2, r7, #8
 800b81a:	6812      	ldr	r2, [r2, #0]
 800b81c:	4611      	mov	r1, r2
 800b81e:	8019      	strh	r1, [r3, #0]
 800b820:	3302      	adds	r3, #2
 800b822:	0c12      	lsrs	r2, r2, #16
 800b824:	701a      	strb	r2, [r3, #0]
    if (orient & 4)
 800b826:	88fb      	ldrh	r3, [r7, #6]
 800b828:	f003 0304 	and.w	r3, r3, #4
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d009      	beq.n	800b844 <dmp_set_orientation+0x14c>
    {
        gyro_regs[0] |= 1;
 800b830:	7f3b      	ldrb	r3, [r7, #28]
 800b832:	f043 0301 	orr.w	r3, r3, #1
 800b836:	b2db      	uxtb	r3, r3
 800b838:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 800b83a:	7e3b      	ldrb	r3, [r7, #24]
 800b83c:	f043 0301 	orr.w	r3, r3, #1
 800b840:	b2db      	uxtb	r3, r3
 800b842:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20)
 800b844:	88fb      	ldrh	r3, [r7, #6]
 800b846:	f003 0320 	and.w	r3, r3, #32
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d009      	beq.n	800b862 <dmp_set_orientation+0x16a>
    {
        gyro_regs[1] |= 1;
 800b84e:	7f7b      	ldrb	r3, [r7, #29]
 800b850:	f043 0301 	orr.w	r3, r3, #1
 800b854:	b2db      	uxtb	r3, r3
 800b856:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 800b858:	7e7b      	ldrb	r3, [r7, #25]
 800b85a:	f043 0301 	orr.w	r3, r3, #1
 800b85e:	b2db      	uxtb	r3, r3
 800b860:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100)
 800b862:	88fb      	ldrh	r3, [r7, #6]
 800b864:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d009      	beq.n	800b880 <dmp_set_orientation+0x188>
    {
        gyro_regs[2] |= 1;
 800b86c:	7fbb      	ldrb	r3, [r7, #30]
 800b86e:	f043 0301 	orr.w	r3, r3, #1
 800b872:	b2db      	uxtb	r3, r3
 800b874:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 800b876:	7ebb      	ldrb	r3, [r7, #26]
 800b878:	f043 0301 	orr.w	r3, r3, #1
 800b87c:	b2db      	uxtb	r3, r3
 800b87e:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 800b880:	f107 031c 	add.w	r3, r7, #28
 800b884:	461a      	mov	r2, r3
 800b886:	2103      	movs	r1, #3
 800b888:	f44f 6088 	mov.w	r0, #1088	; 0x440
 800b88c:	f7ff fd0e 	bl	800b2ac <mpu_write_mem>
 800b890:	4603      	mov	r3, r0
 800b892:	2b00      	cmp	r3, #0
 800b894:	d002      	beq.n	800b89c <dmp_set_orientation+0x1a4>
        return -1;
 800b896:	f04f 33ff 	mov.w	r3, #4294967295
 800b89a:	e011      	b.n	800b8c0 <dmp_set_orientation+0x1c8>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 800b89c:	f107 0318 	add.w	r3, r7, #24
 800b8a0:	461a      	mov	r2, r3
 800b8a2:	2103      	movs	r1, #3
 800b8a4:	f240 4031 	movw	r0, #1073	; 0x431
 800b8a8:	f7ff fd00 	bl	800b2ac <mpu_write_mem>
 800b8ac:	4603      	mov	r3, r0
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d002      	beq.n	800b8b8 <dmp_set_orientation+0x1c0>
        return -1;
 800b8b2:	f04f 33ff 	mov.w	r3, #4294967295
 800b8b6:	e003      	b.n	800b8c0 <dmp_set_orientation+0x1c8>
    dmp.orient = orient;
 800b8b8:	4a07      	ldr	r2, [pc, #28]	; (800b8d8 <dmp_set_orientation+0x1e0>)
 800b8ba:	88fb      	ldrh	r3, [r7, #6]
 800b8bc:	8113      	strh	r3, [r2, #8]
    return 0;
 800b8be:	2300      	movs	r3, #0
}
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	3720      	adds	r7, #32
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	bd80      	pop	{r7, pc}
 800b8c8:	08015da0 	.word	0x08015da0
 800b8cc:	08015da4 	.word	0x08015da4
 800b8d0:	08015da8 	.word	0x08015da8
 800b8d4:	08015dac 	.word	0x08015dac
 800b8d8:	20000584 	.word	0x20000584

0800b8dc <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b088      	sub	sp, #32
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	4603      	mov	r3, r0
 800b8e4:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB, 0xc4, DINAAA, DINAF1,
 800b8e6:	4a1f      	ldr	r2, [pc, #124]	; (800b964 <dmp_set_fifo_rate+0x88>)
 800b8e8:	f107 0310 	add.w	r3, r7, #16
 800b8ec:	ca07      	ldmia	r2, {r0, r1, r2}
 800b8ee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                                        DINADF, DINADF, 0xBB,   0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 800b8f2:	88fb      	ldrh	r3, [r7, #6]
 800b8f4:	2bc8      	cmp	r3, #200	; 0xc8
 800b8f6:	d902      	bls.n	800b8fe <dmp_set_fifo_rate+0x22>
        return -1;
 800b8f8:	f04f 33ff 	mov.w	r3, #4294967295
 800b8fc:	e02e      	b.n	800b95c <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 800b8fe:	88fb      	ldrh	r3, [r7, #6]
 800b900:	22c8      	movs	r2, #200	; 0xc8
 800b902:	fb92 f3f3 	sdiv	r3, r2, r3
 800b906:	b29b      	uxth	r3, r3
 800b908:	3b01      	subs	r3, #1
 800b90a:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 800b90c:	8bfb      	ldrh	r3, [r7, #30]
 800b90e:	0a1b      	lsrs	r3, r3, #8
 800b910:	b29b      	uxth	r3, r3
 800b912:	b2db      	uxtb	r3, r3
 800b914:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 800b916:	8bfb      	ldrh	r3, [r7, #30]
 800b918:	b2db      	uxtb	r3, r3
 800b91a:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 800b91c:	f107 0308 	add.w	r3, r7, #8
 800b920:	461a      	mov	r2, r3
 800b922:	2102      	movs	r1, #2
 800b924:	f240 2016 	movw	r0, #534	; 0x216
 800b928:	f7ff fcc0 	bl	800b2ac <mpu_write_mem>
 800b92c:	4603      	mov	r3, r0
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d002      	beq.n	800b938 <dmp_set_fifo_rate+0x5c>
        return -1;
 800b932:	f04f 33ff 	mov.w	r3, #4294967295
 800b936:	e011      	b.n	800b95c <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char *)regs_end))
 800b938:	f107 0310 	add.w	r3, r7, #16
 800b93c:	461a      	mov	r2, r3
 800b93e:	210c      	movs	r1, #12
 800b940:	f640 20c1 	movw	r0, #2753	; 0xac1
 800b944:	f7ff fcb2 	bl	800b2ac <mpu_write_mem>
 800b948:	4603      	mov	r3, r0
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d002      	beq.n	800b954 <dmp_set_fifo_rate+0x78>
        return -1;
 800b94e:	f04f 33ff 	mov.w	r3, #4294967295
 800b952:	e003      	b.n	800b95c <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 800b954:	4a04      	ldr	r2, [pc, #16]	; (800b968 <dmp_set_fifo_rate+0x8c>)
 800b956:	88fb      	ldrh	r3, [r7, #6]
 800b958:	8193      	strh	r3, [r2, #12]
    return 0;
 800b95a:	2300      	movs	r3, #0
}
 800b95c:	4618      	mov	r0, r3
 800b95e:	3720      	adds	r7, #32
 800b960:	46bd      	mov	sp, r7
 800b962:	bd80      	pop	{r7, pc}
 800b964:	08015db0 	.word	0x08015db0
 800b968:	20000584 	.word	0x20000584

0800b96c <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b086      	sub	sp, #24
 800b970:	af00      	add	r7, sp, #0
 800b972:	4603      	mov	r3, r0
 800b974:	460a      	mov	r2, r1
 800b976:	71fb      	strb	r3, [r7, #7]
 800b978:	4613      	mov	r3, r2
 800b97a:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 800b97c:	79fb      	ldrb	r3, [r7, #7]
 800b97e:	f003 0307 	and.w	r3, r3, #7
 800b982:	2b00      	cmp	r3, #0
 800b984:	d003      	beq.n	800b98e <dmp_set_tap_thresh+0x22>
 800b986:	88bb      	ldrh	r3, [r7, #4]
 800b988:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b98c:	d902      	bls.n	800b994 <dmp_set_tap_thresh+0x28>
        return -1;
 800b98e:	f04f 33ff 	mov.w	r3, #4294967295
 800b992:	e107      	b.n	800bba4 <dmp_set_tap_thresh+0x238>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 800b994:	88bb      	ldrh	r3, [r7, #4]
 800b996:	4618      	mov	r0, r3
 800b998:	f7f7 ff74 	bl	8003884 <__aeabi_ui2f>
 800b99c:	4603      	mov	r3, r0
 800b99e:	4983      	ldr	r1, [pc, #524]	; (800bbac <dmp_set_tap_thresh+0x240>)
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	f7f8 f87b 	bl	8003a9c <__aeabi_fdiv>
 800b9a6:	4603      	mov	r3, r0
 800b9a8:	613b      	str	r3, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 800b9aa:	f107 030b 	add.w	r3, r7, #11
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	f7ff f862 	bl	800aa78 <mpu_get_accel_fsr>
    switch (accel_fsr)
 800b9b4:	7afb      	ldrb	r3, [r7, #11]
 800b9b6:	3b02      	subs	r3, #2
 800b9b8:	2b0e      	cmp	r3, #14
 800b9ba:	d879      	bhi.n	800bab0 <dmp_set_tap_thresh+0x144>
 800b9bc:	a201      	add	r2, pc, #4	; (adr r2, 800b9c4 <dmp_set_tap_thresh+0x58>)
 800b9be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9c2:	bf00      	nop
 800b9c4:	0800ba01 	.word	0x0800ba01
 800b9c8:	0800bab1 	.word	0x0800bab1
 800b9cc:	0800ba2d 	.word	0x0800ba2d
 800b9d0:	0800bab1 	.word	0x0800bab1
 800b9d4:	0800bab1 	.word	0x0800bab1
 800b9d8:	0800bab1 	.word	0x0800bab1
 800b9dc:	0800ba59 	.word	0x0800ba59
 800b9e0:	0800bab1 	.word	0x0800bab1
 800b9e4:	0800bab1 	.word	0x0800bab1
 800b9e8:	0800bab1 	.word	0x0800bab1
 800b9ec:	0800bab1 	.word	0x0800bab1
 800b9f0:	0800bab1 	.word	0x0800bab1
 800b9f4:	0800bab1 	.word	0x0800bab1
 800b9f8:	0800bab1 	.word	0x0800bab1
 800b9fc:	0800ba85 	.word	0x0800ba85
    {
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 800ba00:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 800ba04:	6938      	ldr	r0, [r7, #16]
 800ba06:	f7f7 ff95 	bl	8003934 <__aeabi_fmul>
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	4618      	mov	r0, r3
 800ba0e:	f7f8 f993 	bl	8003d38 <__aeabi_f2uiz>
 800ba12:	4603      	mov	r3, r0
 800ba14:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 800ba16:	4966      	ldr	r1, [pc, #408]	; (800bbb0 <dmp_set_tap_thresh+0x244>)
 800ba18:	6938      	ldr	r0, [r7, #16]
 800ba1a:	f7f7 ff8b 	bl	8003934 <__aeabi_fmul>
 800ba1e:	4603      	mov	r3, r0
 800ba20:	4618      	mov	r0, r3
 800ba22:	f7f8 f989 	bl	8003d38 <__aeabi_f2uiz>
 800ba26:	4603      	mov	r3, r0
 800ba28:	82bb      	strh	r3, [r7, #20]
        break;
 800ba2a:	e044      	b.n	800bab6 <dmp_set_tap_thresh+0x14a>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 800ba2c:	f04f 418c 	mov.w	r1, #1174405120	; 0x46000000
 800ba30:	6938      	ldr	r0, [r7, #16]
 800ba32:	f7f7 ff7f 	bl	8003934 <__aeabi_fmul>
 800ba36:	4603      	mov	r3, r0
 800ba38:	4618      	mov	r0, r3
 800ba3a:	f7f8 f97d 	bl	8003d38 <__aeabi_f2uiz>
 800ba3e:	4603      	mov	r3, r0
 800ba40:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 800ba42:	495c      	ldr	r1, [pc, #368]	; (800bbb4 <dmp_set_tap_thresh+0x248>)
 800ba44:	6938      	ldr	r0, [r7, #16]
 800ba46:	f7f7 ff75 	bl	8003934 <__aeabi_fmul>
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	4618      	mov	r0, r3
 800ba4e:	f7f8 f973 	bl	8003d38 <__aeabi_f2uiz>
 800ba52:	4603      	mov	r3, r0
 800ba54:	82bb      	strh	r3, [r7, #20]
        break;
 800ba56:	e02e      	b.n	800bab6 <dmp_set_tap_thresh+0x14a>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 800ba58:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 800ba5c:	6938      	ldr	r0, [r7, #16]
 800ba5e:	f7f7 ff69 	bl	8003934 <__aeabi_fmul>
 800ba62:	4603      	mov	r3, r0
 800ba64:	4618      	mov	r0, r3
 800ba66:	f7f8 f967 	bl	8003d38 <__aeabi_f2uiz>
 800ba6a:	4603      	mov	r3, r0
 800ba6c:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 800ba6e:	4952      	ldr	r1, [pc, #328]	; (800bbb8 <dmp_set_tap_thresh+0x24c>)
 800ba70:	6938      	ldr	r0, [r7, #16]
 800ba72:	f7f7 ff5f 	bl	8003934 <__aeabi_fmul>
 800ba76:	4603      	mov	r3, r0
 800ba78:	4618      	mov	r0, r3
 800ba7a:	f7f8 f95d 	bl	8003d38 <__aeabi_f2uiz>
 800ba7e:	4603      	mov	r3, r0
 800ba80:	82bb      	strh	r3, [r7, #20]
        break;
 800ba82:	e018      	b.n	800bab6 <dmp_set_tap_thresh+0x14a>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 800ba84:	f04f 418a 	mov.w	r1, #1157627904	; 0x45000000
 800ba88:	6938      	ldr	r0, [r7, #16]
 800ba8a:	f7f7 ff53 	bl	8003934 <__aeabi_fmul>
 800ba8e:	4603      	mov	r3, r0
 800ba90:	4618      	mov	r0, r3
 800ba92:	f7f8 f951 	bl	8003d38 <__aeabi_f2uiz>
 800ba96:	4603      	mov	r3, r0
 800ba98:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 800ba9a:	4948      	ldr	r1, [pc, #288]	; (800bbbc <dmp_set_tap_thresh+0x250>)
 800ba9c:	6938      	ldr	r0, [r7, #16]
 800ba9e:	f7f7 ff49 	bl	8003934 <__aeabi_fmul>
 800baa2:	4603      	mov	r3, r0
 800baa4:	4618      	mov	r0, r3
 800baa6:	f7f8 f947 	bl	8003d38 <__aeabi_f2uiz>
 800baaa:	4603      	mov	r3, r0
 800baac:	82bb      	strh	r3, [r7, #20]
        break;
 800baae:	e002      	b.n	800bab6 <dmp_set_tap_thresh+0x14a>
    default:
        return -1;
 800bab0:	f04f 33ff 	mov.w	r3, #4294967295
 800bab4:	e076      	b.n	800bba4 <dmp_set_tap_thresh+0x238>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 800bab6:	8afb      	ldrh	r3, [r7, #22]
 800bab8:	0a1b      	lsrs	r3, r3, #8
 800baba:	b29b      	uxth	r3, r3
 800babc:	b2db      	uxtb	r3, r3
 800babe:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 800bac0:	8afb      	ldrh	r3, [r7, #22]
 800bac2:	b2db      	uxtb	r3, r3
 800bac4:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 800bac6:	8abb      	ldrh	r3, [r7, #20]
 800bac8:	0a1b      	lsrs	r3, r3, #8
 800baca:	b29b      	uxth	r3, r3
 800bacc:	b2db      	uxtb	r3, r3
 800bace:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 800bad0:	8abb      	ldrh	r3, [r7, #20]
 800bad2:	b2db      	uxtb	r3, r3
 800bad4:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 800bad6:	79fb      	ldrb	r3, [r7, #7]
 800bad8:	f003 0301 	and.w	r3, r3, #1
 800badc:	2b00      	cmp	r3, #0
 800bade:	d01c      	beq.n	800bb1a <dmp_set_tap_thresh+0x1ae>
    {
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 800bae0:	f107 030c 	add.w	r3, r7, #12
 800bae4:	461a      	mov	r2, r3
 800bae6:	2102      	movs	r1, #2
 800bae8:	f44f 70ea 	mov.w	r0, #468	; 0x1d4
 800baec:	f7ff fbde 	bl	800b2ac <mpu_write_mem>
 800baf0:	4603      	mov	r3, r0
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d002      	beq.n	800bafc <dmp_set_tap_thresh+0x190>
            return -1;
 800baf6:	f04f 33ff 	mov.w	r3, #4294967295
 800bafa:	e053      	b.n	800bba4 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_36, 2, tmp + 2))
 800bafc:	f107 030c 	add.w	r3, r7, #12
 800bb00:	3302      	adds	r3, #2
 800bb02:	461a      	mov	r2, r3
 800bb04:	2102      	movs	r1, #2
 800bb06:	f44f 7092 	mov.w	r0, #292	; 0x124
 800bb0a:	f7ff fbcf 	bl	800b2ac <mpu_write_mem>
 800bb0e:	4603      	mov	r3, r0
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d002      	beq.n	800bb1a <dmp_set_tap_thresh+0x1ae>
            return -1;
 800bb14:	f04f 33ff 	mov.w	r3, #4294967295
 800bb18:	e044      	b.n	800bba4 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Y)
 800bb1a:	79fb      	ldrb	r3, [r7, #7]
 800bb1c:	f003 0302 	and.w	r3, r3, #2
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d01c      	beq.n	800bb5e <dmp_set_tap_thresh+0x1f2>
    {
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 800bb24:	f107 030c 	add.w	r3, r7, #12
 800bb28:	461a      	mov	r2, r3
 800bb2a:	2102      	movs	r1, #2
 800bb2c:	f44f 70ec 	mov.w	r0, #472	; 0x1d8
 800bb30:	f7ff fbbc 	bl	800b2ac <mpu_write_mem>
 800bb34:	4603      	mov	r3, r0
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d002      	beq.n	800bb40 <dmp_set_tap_thresh+0x1d4>
            return -1;
 800bb3a:	f04f 33ff 	mov.w	r3, #4294967295
 800bb3e:	e031      	b.n	800bba4 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_40, 2, tmp + 2))
 800bb40:	f107 030c 	add.w	r3, r7, #12
 800bb44:	3302      	adds	r3, #2
 800bb46:	461a      	mov	r2, r3
 800bb48:	2102      	movs	r1, #2
 800bb4a:	f44f 7094 	mov.w	r0, #296	; 0x128
 800bb4e:	f7ff fbad 	bl	800b2ac <mpu_write_mem>
 800bb52:	4603      	mov	r3, r0
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d002      	beq.n	800bb5e <dmp_set_tap_thresh+0x1f2>
            return -1;
 800bb58:	f04f 33ff 	mov.w	r3, #4294967295
 800bb5c:	e022      	b.n	800bba4 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Z)
 800bb5e:	79fb      	ldrb	r3, [r7, #7]
 800bb60:	f003 0304 	and.w	r3, r3, #4
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d01c      	beq.n	800bba2 <dmp_set_tap_thresh+0x236>
    {
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 800bb68:	f107 030c 	add.w	r3, r7, #12
 800bb6c:	461a      	mov	r2, r3
 800bb6e:	2102      	movs	r1, #2
 800bb70:	f44f 70ee 	mov.w	r0, #476	; 0x1dc
 800bb74:	f7ff fb9a 	bl	800b2ac <mpu_write_mem>
 800bb78:	4603      	mov	r3, r0
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d002      	beq.n	800bb84 <dmp_set_tap_thresh+0x218>
            return -1;
 800bb7e:	f04f 33ff 	mov.w	r3, #4294967295
 800bb82:	e00f      	b.n	800bba4 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_44, 2, tmp + 2))
 800bb84:	f107 030c 	add.w	r3, r7, #12
 800bb88:	3302      	adds	r3, #2
 800bb8a:	461a      	mov	r2, r3
 800bb8c:	2102      	movs	r1, #2
 800bb8e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800bb92:	f7ff fb8b 	bl	800b2ac <mpu_write_mem>
 800bb96:	4603      	mov	r3, r0
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d002      	beq.n	800bba2 <dmp_set_tap_thresh+0x236>
            return -1;
 800bb9c:	f04f 33ff 	mov.w	r3, #4294967295
 800bba0:	e000      	b.n	800bba4 <dmp_set_tap_thresh+0x238>
    }
    return 0;
 800bba2:	2300      	movs	r3, #0
}
 800bba4:	4618      	mov	r0, r3
 800bba6:	3718      	adds	r7, #24
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	bd80      	pop	{r7, pc}
 800bbac:	43480000 	.word	0x43480000
 800bbb0:	46400000 	.word	0x46400000
 800bbb4:	45c00000 	.word	0x45c00000
 800bbb8:	45400000 	.word	0x45400000
 800bbbc:	44c00000 	.word	0x44c00000

0800bbc0 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	b084      	sub	sp, #16
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	4603      	mov	r3, r0
 800bbc8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 800bbca:	2300      	movs	r3, #0
 800bbcc:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 800bbce:	79fb      	ldrb	r3, [r7, #7]
 800bbd0:	f003 0301 	and.w	r3, r3, #1
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d004      	beq.n	800bbe2 <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 800bbd8:	7bfb      	ldrb	r3, [r7, #15]
 800bbda:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800bbde:	b2db      	uxtb	r3, r3
 800bbe0:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 800bbe2:	79fb      	ldrb	r3, [r7, #7]
 800bbe4:	f003 0302 	and.w	r3, r3, #2
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d004      	beq.n	800bbf6 <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 800bbec:	7bfb      	ldrb	r3, [r7, #15]
 800bbee:	f043 030c 	orr.w	r3, r3, #12
 800bbf2:	b2db      	uxtb	r3, r3
 800bbf4:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 800bbf6:	79fb      	ldrb	r3, [r7, #7]
 800bbf8:	f003 0304 	and.w	r3, r3, #4
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d004      	beq.n	800bc0a <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 800bc00:	7bfb      	ldrb	r3, [r7, #15]
 800bc02:	f043 0303 	orr.w	r3, r3, #3
 800bc06:	b2db      	uxtb	r3, r3
 800bc08:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 800bc0a:	f107 030f 	add.w	r3, r7, #15
 800bc0e:	461a      	mov	r2, r3
 800bc10:	2101      	movs	r1, #1
 800bc12:	f44f 70a4 	mov.w	r0, #328	; 0x148
 800bc16:	f7ff fb49 	bl	800b2ac <mpu_write_mem>
 800bc1a:	4603      	mov	r3, r0
}
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	3710      	adds	r7, #16
 800bc20:	46bd      	mov	sp, r7
 800bc22:	bd80      	pop	{r7, pc}

0800bc24 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 800bc24:	b580      	push	{r7, lr}
 800bc26:	b084      	sub	sp, #16
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 800bc2e:	79fb      	ldrb	r3, [r7, #7]
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d102      	bne.n	800bc3a <dmp_set_tap_count+0x16>
        min_taps = 1;
 800bc34:	2301      	movs	r3, #1
 800bc36:	71fb      	strb	r3, [r7, #7]
 800bc38:	e004      	b.n	800bc44 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 800bc3a:	79fb      	ldrb	r3, [r7, #7]
 800bc3c:	2b04      	cmp	r3, #4
 800bc3e:	d901      	bls.n	800bc44 <dmp_set_tap_count+0x20>
        min_taps = 4;
 800bc40:	2304      	movs	r3, #4
 800bc42:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 800bc44:	79fb      	ldrb	r3, [r7, #7]
 800bc46:	3b01      	subs	r3, #1
 800bc48:	b2db      	uxtb	r3, r3
 800bc4a:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 800bc4c:	f107 030f 	add.w	r3, r7, #15
 800bc50:	461a      	mov	r2, r3
 800bc52:	2101      	movs	r1, #1
 800bc54:	f240 104f 	movw	r0, #335	; 0x14f
 800bc58:	f7ff fb28 	bl	800b2ac <mpu_write_mem>
 800bc5c:	4603      	mov	r3, r0
}
 800bc5e:	4618      	mov	r0, r3
 800bc60:	3710      	adds	r7, #16
 800bc62:	46bd      	mov	sp, r7
 800bc64:	bd80      	pop	{r7, pc}
	...

0800bc68 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b084      	sub	sp, #16
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	4603      	mov	r3, r0
 800bc70:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800bc72:	88fb      	ldrh	r3, [r7, #6]
 800bc74:	4a0c      	ldr	r2, [pc, #48]	; (800bca8 <dmp_set_tap_time+0x40>)
 800bc76:	fba2 2303 	umull	r2, r3, r2, r3
 800bc7a:	089b      	lsrs	r3, r3, #2
 800bc7c:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 800bc7e:	89fb      	ldrh	r3, [r7, #14]
 800bc80:	0a1b      	lsrs	r3, r3, #8
 800bc82:	b29b      	uxth	r3, r3
 800bc84:	b2db      	uxtb	r3, r3
 800bc86:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 800bc88:	89fb      	ldrh	r3, [r7, #14]
 800bc8a:	b2db      	uxtb	r3, r3
 800bc8c:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 800bc8e:	f107 030c 	add.w	r3, r7, #12
 800bc92:	461a      	mov	r2, r3
 800bc94:	2102      	movs	r1, #2
 800bc96:	f44f 70ef 	mov.w	r0, #478	; 0x1de
 800bc9a:	f7ff fb07 	bl	800b2ac <mpu_write_mem>
 800bc9e:	4603      	mov	r3, r0
}
 800bca0:	4618      	mov	r0, r3
 800bca2:	3710      	adds	r7, #16
 800bca4:	46bd      	mov	sp, r7
 800bca6:	bd80      	pop	{r7, pc}
 800bca8:	cccccccd 	.word	0xcccccccd

0800bcac <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b084      	sub	sp, #16
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	4603      	mov	r3, r0
 800bcb4:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800bcb6:	88fb      	ldrh	r3, [r7, #6]
 800bcb8:	4a0c      	ldr	r2, [pc, #48]	; (800bcec <dmp_set_tap_time_multi+0x40>)
 800bcba:	fba2 2303 	umull	r2, r3, r2, r3
 800bcbe:	089b      	lsrs	r3, r3, #2
 800bcc0:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 800bcc2:	89fb      	ldrh	r3, [r7, #14]
 800bcc4:	0a1b      	lsrs	r3, r3, #8
 800bcc6:	b29b      	uxth	r3, r3
 800bcc8:	b2db      	uxtb	r3, r3
 800bcca:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 800bccc:	89fb      	ldrh	r3, [r7, #14]
 800bcce:	b2db      	uxtb	r3, r3
 800bcd0:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 800bcd2:	f107 030c 	add.w	r3, r7, #12
 800bcd6:	461a      	mov	r2, r3
 800bcd8:	2102      	movs	r1, #2
 800bcda:	f44f 70ed 	mov.w	r0, #474	; 0x1da
 800bcde:	f7ff fae5 	bl	800b2ac <mpu_write_mem>
 800bce2:	4603      	mov	r3, r0
}
 800bce4:	4618      	mov	r0, r3
 800bce6:	3710      	adds	r7, #16
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}
 800bcec:	cccccccd 	.word	0xcccccccd

0800bcf0 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 800bcf0:	b580      	push	{r7, lr}
 800bcf2:	b084      	sub	sp, #16
 800bcf4:	af00      	add	r7, sp, #0
 800bcf6:	6078      	str	r0, [r7, #4]
 800bcf8:	460b      	mov	r3, r1
 800bcfa:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	4a13      	ldr	r2, [pc, #76]	; (800bd4c <dmp_set_shake_reject_thresh+0x5c>)
 800bd00:	fb82 1203 	smull	r1, r2, r2, r3
 800bd04:	1192      	asrs	r2, r2, #6
 800bd06:	17db      	asrs	r3, r3, #31
 800bd08:	1ad3      	subs	r3, r2, r3
 800bd0a:	887a      	ldrh	r2, [r7, #2]
 800bd0c:	fb02 f303 	mul.w	r3, r2, r3
 800bd10:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	161b      	asrs	r3, r3, #24
 800bd16:	b2db      	uxtb	r3, r3
 800bd18:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	141b      	asrs	r3, r3, #16
 800bd1e:	b2db      	uxtb	r3, r3
 800bd20:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	121b      	asrs	r3, r3, #8
 800bd26:	b2db      	uxtb	r3, r3
 800bd28:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	b2db      	uxtb	r3, r3
 800bd2e:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 800bd30:	f107 0308 	add.w	r3, r7, #8
 800bd34:	461a      	mov	r2, r3
 800bd36:	2104      	movs	r1, #4
 800bd38:	f44f 70ae 	mov.w	r0, #348	; 0x15c
 800bd3c:	f7ff fab6 	bl	800b2ac <mpu_write_mem>
 800bd40:	4603      	mov	r3, r0
}
 800bd42:	4618      	mov	r0, r3
 800bd44:	3710      	adds	r7, #16
 800bd46:	46bd      	mov	sp, r7
 800bd48:	bd80      	pop	{r7, pc}
 800bd4a:	bf00      	nop
 800bd4c:	10624dd3 	.word	0x10624dd3

0800bd50 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 800bd50:	b580      	push	{r7, lr}
 800bd52:	b084      	sub	sp, #16
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	4603      	mov	r3, r0
 800bd58:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 800bd5a:	88fb      	ldrh	r3, [r7, #6]
 800bd5c:	4a0c      	ldr	r2, [pc, #48]	; (800bd90 <dmp_set_shake_reject_time+0x40>)
 800bd5e:	fba2 2303 	umull	r2, r3, r2, r3
 800bd62:	089b      	lsrs	r3, r3, #2
 800bd64:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 800bd66:	88fb      	ldrh	r3, [r7, #6]
 800bd68:	0a1b      	lsrs	r3, r3, #8
 800bd6a:	b29b      	uxth	r3, r3
 800bd6c:	b2db      	uxtb	r3, r3
 800bd6e:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 800bd70:	88fb      	ldrh	r3, [r7, #6]
 800bd72:	b2db      	uxtb	r3, r3
 800bd74:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90, 2, tmp);
 800bd76:	f107 030c 	add.w	r3, r7, #12
 800bd7a:	461a      	mov	r2, r3
 800bd7c:	2102      	movs	r1, #2
 800bd7e:	f44f 70ad 	mov.w	r0, #346	; 0x15a
 800bd82:	f7ff fa93 	bl	800b2ac <mpu_write_mem>
 800bd86:	4603      	mov	r3, r0
}
 800bd88:	4618      	mov	r0, r3
 800bd8a:	3710      	adds	r7, #16
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	bd80      	pop	{r7, pc}
 800bd90:	cccccccd 	.word	0xcccccccd

0800bd94 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	b084      	sub	sp, #16
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 800bd9e:	88fb      	ldrh	r3, [r7, #6]
 800bda0:	4a0c      	ldr	r2, [pc, #48]	; (800bdd4 <dmp_set_shake_reject_timeout+0x40>)
 800bda2:	fba2 2303 	umull	r2, r3, r2, r3
 800bda6:	089b      	lsrs	r3, r3, #2
 800bda8:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 800bdaa:	88fb      	ldrh	r3, [r7, #6]
 800bdac:	0a1b      	lsrs	r3, r3, #8
 800bdae:	b29b      	uxth	r3, r3
 800bdb0:	b2db      	uxtb	r3, r3
 800bdb2:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 800bdb4:	88fb      	ldrh	r3, [r7, #6]
 800bdb6:	b2db      	uxtb	r3, r3
 800bdb8:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88, 2, tmp);
 800bdba:	f107 030c 	add.w	r3, r7, #12
 800bdbe:	461a      	mov	r2, r3
 800bdc0:	2102      	movs	r1, #2
 800bdc2:	f44f 70ac 	mov.w	r0, #344	; 0x158
 800bdc6:	f7ff fa71 	bl	800b2ac <mpu_write_mem>
 800bdca:	4603      	mov	r3, r0
}
 800bdcc:	4618      	mov	r0, r3
 800bdce:	3710      	adds	r7, #16
 800bdd0:	46bd      	mov	sp, r7
 800bdd2:	bd80      	pop	{r7, pc}
 800bdd4:	cccccccd 	.word	0xcccccccd

0800bdd8 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b086      	sub	sp, #24
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	4603      	mov	r3, r0
 800bde0:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 800bde2:	2302      	movs	r3, #2
 800bde4:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 800bde6:	23ca      	movs	r3, #202	; 0xca
 800bde8:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 800bdea:	23e3      	movs	r3, #227	; 0xe3
 800bdec:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 800bdee:	2309      	movs	r3, #9
 800bdf0:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 800bdf2:	f107 030c 	add.w	r3, r7, #12
 800bdf6:	461a      	mov	r2, r3
 800bdf8:	2104      	movs	r1, #4
 800bdfa:	2068      	movs	r0, #104	; 0x68
 800bdfc:	f7ff fa56 	bl	800b2ac <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 800be00:	23a3      	movs	r3, #163	; 0xa3
 800be02:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 800be04:	88fb      	ldrh	r3, [r7, #6]
 800be06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d006      	beq.n	800be1c <dmp_enable_feature+0x44>
    {
        tmp[1] = 0xC0;
 800be0e:	23c0      	movs	r3, #192	; 0xc0
 800be10:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 800be12:	23c8      	movs	r3, #200	; 0xc8
 800be14:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 800be16:	23c2      	movs	r3, #194	; 0xc2
 800be18:	73fb      	strb	r3, [r7, #15]
 800be1a:	e005      	b.n	800be28 <dmp_enable_feature+0x50>
    }
    else
    {
        tmp[1] = 0xA3;
 800be1c:	23a3      	movs	r3, #163	; 0xa3
 800be1e:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 800be20:	23a3      	movs	r3, #163	; 0xa3
 800be22:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 800be24:	23a3      	movs	r3, #163	; 0xa3
 800be26:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 800be28:	88fb      	ldrh	r3, [r7, #6]
 800be2a:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d006      	beq.n	800be40 <dmp_enable_feature+0x68>
    {
        tmp[4] = 0xC4;
 800be32:	23c4      	movs	r3, #196	; 0xc4
 800be34:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 800be36:	23cc      	movs	r3, #204	; 0xcc
 800be38:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 800be3a:	23c6      	movs	r3, #198	; 0xc6
 800be3c:	74bb      	strb	r3, [r7, #18]
 800be3e:	e005      	b.n	800be4c <dmp_enable_feature+0x74>
    }
    else
    {
        tmp[4] = 0xA3;
 800be40:	23a3      	movs	r3, #163	; 0xa3
 800be42:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 800be44:	23a3      	movs	r3, #163	; 0xa3
 800be46:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 800be48:	23a3      	movs	r3, #163	; 0xa3
 800be4a:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 800be4c:	23a3      	movs	r3, #163	; 0xa3
 800be4e:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 800be50:	23a3      	movs	r3, #163	; 0xa3
 800be52:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 800be54:	23a3      	movs	r3, #163	; 0xa3
 800be56:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15, 10, tmp);
 800be58:	f107 030c 	add.w	r3, r7, #12
 800be5c:	461a      	mov	r2, r3
 800be5e:	210a      	movs	r1, #10
 800be60:	f640 20a7 	movw	r0, #2727	; 0xaa7
 800be64:	f7ff fa22 	bl	800b2ac <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800be68:	88fb      	ldrh	r3, [r7, #6]
 800be6a:	f003 0303 	and.w	r3, r3, #3
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d002      	beq.n	800be78 <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 800be72:	2320      	movs	r3, #32
 800be74:	733b      	strb	r3, [r7, #12]
 800be76:	e001      	b.n	800be7c <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 800be78:	23d8      	movs	r3, #216	; 0xd8
 800be7a:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27, 1, tmp);
 800be7c:	f107 030c 	add.w	r3, r7, #12
 800be80:	461a      	mov	r2, r3
 800be82:	2101      	movs	r1, #1
 800be84:	f640 20b6 	movw	r0, #2742	; 0xab6
 800be88:	f7ff fa10 	bl	800b2ac <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 800be8c:	88fb      	ldrh	r3, [r7, #6]
 800be8e:	f003 0320 	and.w	r3, r3, #32
 800be92:	2b00      	cmp	r3, #0
 800be94:	d003      	beq.n	800be9e <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 800be96:	2001      	movs	r0, #1
 800be98:	f000 f8c6 	bl	800c028 <dmp_enable_gyro_cal>
 800be9c:	e002      	b.n	800bea4 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 800be9e:	2000      	movs	r0, #0
 800bea0:	f000 f8c2 	bl	800c028 <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 800bea4:	88fb      	ldrh	r3, [r7, #6]
 800bea6:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d01d      	beq.n	800beea <dmp_enable_feature+0x112>
    {
        if (mask & DMP_FEATURE_SEND_CAL_GYRO)
 800beae:	88fb      	ldrh	r3, [r7, #6]
 800beb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d008      	beq.n	800beca <dmp_enable_feature+0xf2>
        {
            tmp[0] = 0xB2;
 800beb8:	23b2      	movs	r3, #178	; 0xb2
 800beba:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 800bebc:	238b      	movs	r3, #139	; 0x8b
 800bebe:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 800bec0:	23b6      	movs	r3, #182	; 0xb6
 800bec2:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 800bec4:	239b      	movs	r3, #155	; 0x9b
 800bec6:	73fb      	strb	r3, [r7, #15]
 800bec8:	e007      	b.n	800beda <dmp_enable_feature+0x102>
        }
        else
        {
            tmp[0] = DINAC0;
 800beca:	23b0      	movs	r3, #176	; 0xb0
 800becc:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 800bece:	2380      	movs	r3, #128	; 0x80
 800bed0:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 800bed2:	23b4      	movs	r3, #180	; 0xb4
 800bed4:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 800bed6:	2390      	movs	r3, #144	; 0x90
 800bed8:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 800beda:	f107 030c 	add.w	r3, r7, #12
 800bede:	461a      	mov	r2, r3
 800bee0:	2104      	movs	r1, #4
 800bee2:	f640 20a2 	movw	r0, #2722	; 0xaa2
 800bee6:	f7ff f9e1 	bl	800b2ac <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP)
 800beea:	88fb      	ldrh	r3, [r7, #6]
 800beec:	f003 0301 	and.w	r3, r3, #1
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d025      	beq.n	800bf40 <dmp_enable_feature+0x168>
    {
        /* Enable tap. */
        tmp[0] = 0xF8;
 800bef4:	23f8      	movs	r3, #248	; 0xf8
 800bef6:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 800bef8:	f107 030c 	add.w	r3, r7, #12
 800befc:	461a      	mov	r2, r3
 800befe:	2101      	movs	r1, #1
 800bf00:	f44f 600b 	mov.w	r0, #2224	; 0x8b0
 800bf04:	f7ff f9d2 	bl	800b2ac <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 800bf08:	21fa      	movs	r1, #250	; 0xfa
 800bf0a:	2007      	movs	r0, #7
 800bf0c:	f7ff fd2e 	bl	800b96c <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 800bf10:	2007      	movs	r0, #7
 800bf12:	f7ff fe55 	bl	800bbc0 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 800bf16:	2001      	movs	r0, #1
 800bf18:	f7ff fe84 	bl	800bc24 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 800bf1c:	2064      	movs	r0, #100	; 0x64
 800bf1e:	f7ff fea3 	bl	800bc68 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 800bf22:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800bf26:	f7ff fec1 	bl	800bcac <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 800bf2a:	21c8      	movs	r1, #200	; 0xc8
 800bf2c:	483c      	ldr	r0, [pc, #240]	; (800c020 <dmp_enable_feature+0x248>)
 800bf2e:	f7ff fedf 	bl	800bcf0 <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 800bf32:	2028      	movs	r0, #40	; 0x28
 800bf34:	f7ff ff0c 	bl	800bd50 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 800bf38:	200a      	movs	r0, #10
 800bf3a:	f7ff ff2b 	bl	800bd94 <dmp_set_shake_reject_timeout>
 800bf3e:	e009      	b.n	800bf54 <dmp_enable_feature+0x17c>
    }
    else
    {
        tmp[0] = 0xD8;
 800bf40:	23d8      	movs	r3, #216	; 0xd8
 800bf42:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 800bf44:	f107 030c 	add.w	r3, r7, #12
 800bf48:	461a      	mov	r2, r3
 800bf4a:	2101      	movs	r1, #1
 800bf4c:	f44f 600b 	mov.w	r0, #2224	; 0x8b0
 800bf50:	f7ff f9ac 	bl	800b2ac <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT)
 800bf54:	88fb      	ldrh	r3, [r7, #6]
 800bf56:	f003 0302 	and.w	r3, r3, #2
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d002      	beq.n	800bf64 <dmp_enable_feature+0x18c>
    {
        tmp[0] = 0xD9;
 800bf5e:	23d9      	movs	r3, #217	; 0xd9
 800bf60:	733b      	strb	r3, [r7, #12]
 800bf62:	e001      	b.n	800bf68 <dmp_enable_feature+0x190>
    }
    else
        tmp[0] = 0xD8;
 800bf64:	23d8      	movs	r3, #216	; 0xd8
 800bf66:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 800bf68:	f107 030c 	add.w	r3, r7, #12
 800bf6c:	461a      	mov	r2, r3
 800bf6e:	2101      	movs	r1, #1
 800bf70:	f240 703d 	movw	r0, #1853	; 0x73d
 800bf74:	f7ff f99a 	bl	800b2ac <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 800bf78:	88fb      	ldrh	r3, [r7, #6]
 800bf7a:	f003 0304 	and.w	r3, r3, #4
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d003      	beq.n	800bf8a <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 800bf82:	2001      	movs	r0, #1
 800bf84:	f000 f880 	bl	800c088 <dmp_enable_lp_quat>
 800bf88:	e002      	b.n	800bf90 <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 800bf8a:	2000      	movs	r0, #0
 800bf8c:	f000 f87c 	bl	800c088 <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 800bf90:	88fb      	ldrh	r3, [r7, #6]
 800bf92:	f003 0310 	and.w	r3, r3, #16
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d003      	beq.n	800bfa2 <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 800bf9a:	2001      	movs	r0, #1
 800bf9c:	f000 f89b 	bl	800c0d6 <dmp_enable_6x_lp_quat>
 800bfa0:	e002      	b.n	800bfa8 <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 800bfa2:	2000      	movs	r0, #0
 800bfa4:	f000 f897 	bl	800c0d6 <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 800bfa8:	88fb      	ldrh	r3, [r7, #6]
 800bfaa:	f043 0308 	orr.w	r3, r3, #8
 800bfae:	b29a      	uxth	r2, r3
 800bfb0:	4b1c      	ldr	r3, [pc, #112]	; (800c024 <dmp_enable_feature+0x24c>)
 800bfb2:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 800bfb4:	f7fe fbd4 	bl	800a760 <mpu_reset_fifo>

    dmp.packet_length = 0;
 800bfb8:	4b1a      	ldr	r3, [pc, #104]	; (800c024 <dmp_enable_feature+0x24c>)
 800bfba:	2200      	movs	r2, #0
 800bfbc:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 800bfbe:	88fb      	ldrh	r3, [r7, #6]
 800bfc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d005      	beq.n	800bfd4 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 800bfc8:	4b16      	ldr	r3, [pc, #88]	; (800c024 <dmp_enable_feature+0x24c>)
 800bfca:	7b9b      	ldrb	r3, [r3, #14]
 800bfcc:	3306      	adds	r3, #6
 800bfce:	b2da      	uxtb	r2, r3
 800bfd0:	4b14      	ldr	r3, [pc, #80]	; (800c024 <dmp_enable_feature+0x24c>)
 800bfd2:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 800bfd4:	88fb      	ldrh	r3, [r7, #6]
 800bfd6:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d005      	beq.n	800bfea <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 800bfde:	4b11      	ldr	r3, [pc, #68]	; (800c024 <dmp_enable_feature+0x24c>)
 800bfe0:	7b9b      	ldrb	r3, [r3, #14]
 800bfe2:	3306      	adds	r3, #6
 800bfe4:	b2da      	uxtb	r2, r3
 800bfe6:	4b0f      	ldr	r3, [pc, #60]	; (800c024 <dmp_enable_feature+0x24c>)
 800bfe8:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 800bfea:	88fb      	ldrh	r3, [r7, #6]
 800bfec:	f003 0314 	and.w	r3, r3, #20
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d005      	beq.n	800c000 <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 800bff4:	4b0b      	ldr	r3, [pc, #44]	; (800c024 <dmp_enable_feature+0x24c>)
 800bff6:	7b9b      	ldrb	r3, [r3, #14]
 800bff8:	3310      	adds	r3, #16
 800bffa:	b2da      	uxtb	r2, r3
 800bffc:	4b09      	ldr	r3, [pc, #36]	; (800c024 <dmp_enable_feature+0x24c>)
 800bffe:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800c000:	88fb      	ldrh	r3, [r7, #6]
 800c002:	f003 0303 	and.w	r3, r3, #3
 800c006:	2b00      	cmp	r3, #0
 800c008:	d005      	beq.n	800c016 <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 800c00a:	4b06      	ldr	r3, [pc, #24]	; (800c024 <dmp_enable_feature+0x24c>)
 800c00c:	7b9b      	ldrb	r3, [r3, #14]
 800c00e:	3304      	adds	r3, #4
 800c010:	b2da      	uxtb	r2, r3
 800c012:	4b04      	ldr	r3, [pc, #16]	; (800c024 <dmp_enable_feature+0x24c>)
 800c014:	739a      	strb	r2, [r3, #14]

    return 0;
 800c016:	2300      	movs	r3, #0
}
 800c018:	4618      	mov	r0, r3
 800c01a:	3718      	adds	r7, #24
 800c01c:	46bd      	mov	sp, r7
 800c01e:	bd80      	pop	{r7, pc}
 800c020:	02cae309 	.word	0x02cae309
 800c024:	20000584 	.word	0x20000584

0800c028 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 800c028:	b580      	push	{r7, lr}
 800c02a:	b088      	sub	sp, #32
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	4603      	mov	r3, r0
 800c030:	71fb      	strb	r3, [r7, #7]
    if (enable)
 800c032:	79fb      	ldrb	r3, [r7, #7]
 800c034:	2b00      	cmp	r3, #0
 800c036:	d00f      	beq.n	800c058 <dmp_enable_gyro_cal+0x30>
    {
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 800c038:	4a11      	ldr	r2, [pc, #68]	; (800c080 <dmp_enable_gyro_cal+0x58>)
 800c03a:	f107 0314 	add.w	r3, r7, #20
 800c03e:	ca07      	ldmia	r2, {r0, r1, r2}
 800c040:	c303      	stmia	r3!, {r0, r1}
 800c042:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 800c044:	f107 0314 	add.w	r3, r7, #20
 800c048:	461a      	mov	r2, r3
 800c04a:	2109      	movs	r1, #9
 800c04c:	f44f 6097 	mov.w	r0, #1208	; 0x4b8
 800c050:	f7ff f92c 	bl	800b2ac <mpu_write_mem>
 800c054:	4603      	mov	r3, r0
 800c056:	e00e      	b.n	800c076 <dmp_enable_gyro_cal+0x4e>
    }
    else
    {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 800c058:	4a0a      	ldr	r2, [pc, #40]	; (800c084 <dmp_enable_gyro_cal+0x5c>)
 800c05a:	f107 0308 	add.w	r3, r7, #8
 800c05e:	ca07      	ldmia	r2, {r0, r1, r2}
 800c060:	c303      	stmia	r3!, {r0, r1}
 800c062:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 800c064:	f107 0308 	add.w	r3, r7, #8
 800c068:	461a      	mov	r2, r3
 800c06a:	2109      	movs	r1, #9
 800c06c:	f44f 6097 	mov.w	r0, #1208	; 0x4b8
 800c070:	f7ff f91c 	bl	800b2ac <mpu_write_mem>
 800c074:	4603      	mov	r3, r0
    }
}
 800c076:	4618      	mov	r0, r3
 800c078:	3720      	adds	r7, #32
 800c07a:	46bd      	mov	sp, r7
 800c07c:	bd80      	pop	{r7, pc}
 800c07e:	bf00      	nop
 800c080:	08015dbc 	.word	0x08015dbc
 800c084:	08015dc8 	.word	0x08015dc8

0800c088 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 800c088:	b580      	push	{r7, lr}
 800c08a:	b084      	sub	sp, #16
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	4603      	mov	r3, r0
 800c090:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable)
 800c092:	79fb      	ldrb	r3, [r7, #7]
 800c094:	2b00      	cmp	r3, #0
 800c096:	d008      	beq.n	800c0aa <dmp_enable_lp_quat+0x22>
    {
        regs[0] = DINBC0;
 800c098:	23c0      	movs	r3, #192	; 0xc0
 800c09a:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 800c09c:	23c2      	movs	r3, #194	; 0xc2
 800c09e:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 800c0a0:	23c4      	movs	r3, #196	; 0xc4
 800c0a2:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 800c0a4:	23c6      	movs	r3, #198	; 0xc6
 800c0a6:	73fb      	strb	r3, [r7, #15]
 800c0a8:	e006      	b.n	800c0b8 <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 800c0aa:	f107 030c 	add.w	r3, r7, #12
 800c0ae:	2204      	movs	r2, #4
 800c0b0:	218b      	movs	r1, #139	; 0x8b
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	f003 fe9b 	bl	800fdee <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 800c0b8:	f107 030c 	add.w	r3, r7, #12
 800c0bc:	461a      	mov	r2, r3
 800c0be:	2104      	movs	r1, #4
 800c0c0:	f640 2098 	movw	r0, #2712	; 0xa98
 800c0c4:	f7ff f8f2 	bl	800b2ac <mpu_write_mem>

    return mpu_reset_fifo();
 800c0c8:	f7fe fb4a 	bl	800a760 <mpu_reset_fifo>
 800c0cc:	4603      	mov	r3, r0
}
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	3710      	adds	r7, #16
 800c0d2:	46bd      	mov	sp, r7
 800c0d4:	bd80      	pop	{r7, pc}

0800c0d6 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 800c0d6:	b580      	push	{r7, lr}
 800c0d8:	b084      	sub	sp, #16
 800c0da:	af00      	add	r7, sp, #0
 800c0dc:	4603      	mov	r3, r0
 800c0de:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable)
 800c0e0:	79fb      	ldrb	r3, [r7, #7]
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d008      	beq.n	800c0f8 <dmp_enable_6x_lp_quat+0x22>
    {
        regs[0] = DINA20;
 800c0e6:	2320      	movs	r3, #32
 800c0e8:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 800c0ea:	2328      	movs	r3, #40	; 0x28
 800c0ec:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 800c0ee:	2330      	movs	r3, #48	; 0x30
 800c0f0:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 800c0f2:	2338      	movs	r3, #56	; 0x38
 800c0f4:	73fb      	strb	r3, [r7, #15]
 800c0f6:	e006      	b.n	800c106 <dmp_enable_6x_lp_quat+0x30>
    }
    else
        memset(regs, 0xA3, 4);
 800c0f8:	f107 030c 	add.w	r3, r7, #12
 800c0fc:	2204      	movs	r2, #4
 800c0fe:	21a3      	movs	r1, #163	; 0xa3
 800c100:	4618      	mov	r0, r3
 800c102:	f003 fe74 	bl	800fdee <memset>

    mpu_write_mem(CFG_8, 4, regs);
 800c106:	f107 030c 	add.w	r3, r7, #12
 800c10a:	461a      	mov	r2, r3
 800c10c:	2104      	movs	r1, #4
 800c10e:	f640 209e 	movw	r0, #2718	; 0xa9e
 800c112:	f7ff f8cb 	bl	800b2ac <mpu_write_mem>

    return mpu_reset_fifo();
 800c116:	f7fe fb23 	bl	800a760 <mpu_reset_fifo>
 800c11a:	4603      	mov	r3, r0
}
 800c11c:	4618      	mov	r0, r3
 800c11e:	3710      	adds	r7, #16
 800c120:	46bd      	mov	sp, r7
 800c122:	bd80      	pop	{r7, pc}

0800c124 <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 800c124:	b580      	push	{r7, lr}
 800c126:	b084      	sub	sp, #16
 800c128:	af00      	add	r7, sp, #0
 800c12a:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	3303      	adds	r3, #3
 800c130:	781b      	ldrb	r3, [r3, #0]
 800c132:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c136:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	3303      	adds	r3, #3
 800c13c:	781b      	ldrb	r3, [r3, #0]
 800c13e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c142:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP)
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	3301      	adds	r3, #1
 800c148:	781b      	ldrb	r3, [r3, #0]
 800c14a:	f003 0301 	and.w	r3, r3, #1
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d012      	beq.n	800c178 <decode_gesture+0x54>
    {
        unsigned char direction, count;
        direction = tap >> 3;
 800c152:	7bbb      	ldrb	r3, [r7, #14]
 800c154:	08db      	lsrs	r3, r3, #3
 800c156:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 800c158:	7bbb      	ldrb	r3, [r7, #14]
 800c15a:	f003 0307 	and.w	r3, r3, #7
 800c15e:	b2db      	uxtb	r3, r3
 800c160:	3301      	adds	r3, #1
 800c162:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 800c164:	4b10      	ldr	r3, [pc, #64]	; (800c1a8 <decode_gesture+0x84>)
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d005      	beq.n	800c178 <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 800c16c:	4b0e      	ldr	r3, [pc, #56]	; (800c1a8 <decode_gesture+0x84>)
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	7b39      	ldrb	r1, [r7, #12]
 800c172:	7b7a      	ldrb	r2, [r7, #13]
 800c174:	4610      	mov	r0, r2
 800c176:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT)
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	3301      	adds	r3, #1
 800c17c:	781b      	ldrb	r3, [r3, #0]
 800c17e:	f003 0308 	and.w	r3, r3, #8
 800c182:	2b00      	cmp	r3, #0
 800c184:	d00a      	beq.n	800c19c <decode_gesture+0x78>
    {
        if (dmp.android_orient_cb)
 800c186:	4b08      	ldr	r3, [pc, #32]	; (800c1a8 <decode_gesture+0x84>)
 800c188:	685b      	ldr	r3, [r3, #4]
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d006      	beq.n	800c19c <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 800c18e:	4b06      	ldr	r3, [pc, #24]	; (800c1a8 <decode_gesture+0x84>)
 800c190:	685b      	ldr	r3, [r3, #4]
 800c192:	7bfa      	ldrb	r2, [r7, #15]
 800c194:	0992      	lsrs	r2, r2, #6
 800c196:	b2d2      	uxtb	r2, r2
 800c198:	4610      	mov	r0, r2
 800c19a:	4798      	blx	r3
    }

    return 0;
 800c19c:	2300      	movs	r3, #0
}
 800c19e:	4618      	mov	r0, r3
 800c1a0:	3710      	adds	r7, #16
 800c1a2:	46bd      	mov	sp, r7
 800c1a4:	bd80      	pop	{r7, pc}
 800c1a6:	bf00      	nop
 800c1a8:	20000584 	.word	0x20000584

0800c1ac <dmp_read_fifo>:
 *  @param[out] sensors     Mask of sensors read from FIFO.
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat, unsigned long *timestamp, short *sensors, unsigned char *more)
{
 800c1ac:	b580      	push	{r7, lr}
 800c1ae:	b092      	sub	sp, #72	; 0x48
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	60f8      	str	r0, [r7, #12]
 800c1b4:	60b9      	str	r1, [r7, #8]
 800c1b6:	607a      	str	r2, [r7, #4]
 800c1b8:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* TODO: sensors[0] only changes when dmp_enable_feature is called. We can
     * cache this value and save some cycles.
     */
    sensors[0] = 0;
 800c1c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 800c1c6:	4bb4      	ldr	r3, [pc, #720]	; (800c498 <dmp_read_fifo+0x2ec>)
 800c1c8:	7b9b      	ldrb	r3, [r3, #14]
 800c1ca:	b29b      	uxth	r3, r3
 800c1cc:	f107 0120 	add.w	r1, r7, #32
 800c1d0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c1d2:	4618      	mov	r0, r3
 800c1d4:	f7fe fee2 	bl	800af9c <mpu_read_fifo_stream>
 800c1d8:	4603      	mov	r3, r0
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d002      	beq.n	800c1e4 <dmp_read_fifo+0x38>
        return -1;
 800c1de:	f04f 33ff 	mov.w	r3, #4294967295
 800c1e2:	e154      	b.n	800c48e <dmp_read_fifo+0x2e2>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 800c1e4:	4bac      	ldr	r3, [pc, #688]	; (800c498 <dmp_read_fifo+0x2ec>)
 800c1e6:	895b      	ldrh	r3, [r3, #10]
 800c1e8:	f003 0314 	and.w	r3, r3, #20
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	f000 808a 	beq.w	800c306 <dmp_read_fifo+0x15a>
    {
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) | ((long)fifo_data[2] << 8) | fifo_data[3];
 800c1f2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c1f6:	061a      	lsls	r2, r3, #24
 800c1f8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800c1fc:	041b      	lsls	r3, r3, #16
 800c1fe:	431a      	orrs	r2, r3
 800c200:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800c204:	021b      	lsls	r3, r3, #8
 800c206:	4313      	orrs	r3, r2
 800c208:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800c20c:	431a      	orrs	r2, r3
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) | ((long)fifo_data[6] << 8) | fifo_data[7];
 800c212:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c216:	061a      	lsls	r2, r3, #24
 800c218:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800c21c:	041b      	lsls	r3, r3, #16
 800c21e:	431a      	orrs	r2, r3
 800c220:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c224:	021b      	lsls	r3, r3, #8
 800c226:	431a      	orrs	r2, r3
 800c228:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c22c:	4619      	mov	r1, r3
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	3304      	adds	r3, #4
 800c232:	430a      	orrs	r2, r1
 800c234:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) | ((long)fifo_data[10] << 8) | fifo_data[11];
 800c236:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c23a:	061a      	lsls	r2, r3, #24
 800c23c:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800c240:	041b      	lsls	r3, r3, #16
 800c242:	431a      	orrs	r2, r3
 800c244:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800c248:	021b      	lsls	r3, r3, #8
 800c24a:	431a      	orrs	r2, r3
 800c24c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c250:	4619      	mov	r1, r3
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	3308      	adds	r3, #8
 800c256:	430a      	orrs	r2, r1
 800c258:	601a      	str	r2, [r3, #0]
        quat[3] =
            ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) | ((long)fifo_data[14] << 8) | fifo_data[15];
 800c25a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c25e:	061a      	lsls	r2, r3, #24
 800c260:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800c264:	041b      	lsls	r3, r3, #16
 800c266:	431a      	orrs	r2, r3
 800c268:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800c26c:	021b      	lsls	r3, r3, #8
 800c26e:	431a      	orrs	r2, r3
 800c270:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c274:	4619      	mov	r1, r3
        quat[3] =
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	330c      	adds	r3, #12
            ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) | ((long)fifo_data[14] << 8) | fifo_data[15];
 800c27a:	430a      	orrs	r2, r1
        quat[3] =
 800c27c:	601a      	str	r2, [r3, #0]
        ii += 16;
 800c27e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c282:	3310      	adds	r3, #16
 800c284:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	141b      	asrs	r3, r3, #16
 800c28e:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	3304      	adds	r3, #4
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	141b      	asrs	r3, r3, #16
 800c298:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	3308      	adds	r3, #8
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	141b      	asrs	r3, r3, #16
 800c2a2:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	330c      	adds	r3, #12
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	141b      	asrs	r3, r3, #16
 800c2ac:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] + quat_q14[2] * quat_q14[2] +
 800c2ae:	693b      	ldr	r3, [r7, #16]
 800c2b0:	693a      	ldr	r2, [r7, #16]
 800c2b2:	fb02 f203 	mul.w	r2, r2, r3
 800c2b6:	697b      	ldr	r3, [r7, #20]
 800c2b8:	6979      	ldr	r1, [r7, #20]
 800c2ba:	fb01 f303 	mul.w	r3, r1, r3
 800c2be:	441a      	add	r2, r3
 800c2c0:	69bb      	ldr	r3, [r7, #24]
 800c2c2:	69b9      	ldr	r1, [r7, #24]
 800c2c4:	fb01 f303 	mul.w	r3, r1, r3
 800c2c8:	441a      	add	r2, r3
                      quat_q14[3] * quat_q14[3];
 800c2ca:	69fb      	ldr	r3, [r7, #28]
 800c2cc:	69f9      	ldr	r1, [r7, #28]
 800c2ce:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] + quat_q14[2] * quat_q14[2] +
 800c2d2:	4413      	add	r3, r2
 800c2d4:	643b      	str	r3, [r7, #64]	; 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) || (quat_mag_sq > QUAT_MAG_SQ_MAX))
 800c2d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c2d8:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800c2dc:	db03      	blt.n	800c2e6 <dmp_read_fifo+0x13a>
 800c2de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c2e0:	f1b3 5f88 	cmp.w	r3, #285212672	; 0x11000000
 800c2e4:	dd07      	ble.n	800c2f6 <dmp_read_fifo+0x14a>
        {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 800c2e6:	f7fe fa3b 	bl	800a760 <mpu_reset_fifo>
            sensors[0] = 0;
 800c2ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c2ec:	2200      	movs	r2, #0
 800c2ee:	801a      	strh	r2, [r3, #0]
            return -1;
 800c2f0:	f04f 33ff 	mov.w	r3, #4294967295
 800c2f4:	e0cb      	b.n	800c48e <dmp_read_fifo+0x2e2>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 800c2f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c2f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c2fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c300:	b21a      	sxth	r2, r3
 800c302:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c304:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL)
 800c306:	4b64      	ldr	r3, [pc, #400]	; (800c498 <dmp_read_fifo+0x2ec>)
 800c308:	895b      	ldrh	r3, [r3, #10]
 800c30a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d052      	beq.n	800c3b8 <dmp_read_fifo+0x20c>
    {
        accel[0] = ((short)fifo_data[ii + 0] << 8) | fifo_data[ii + 1];
 800c312:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c316:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c31a:	4413      	add	r3, r2
 800c31c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800c320:	021b      	lsls	r3, r3, #8
 800c322:	b21a      	sxth	r2, r3
 800c324:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c328:	3301      	adds	r3, #1
 800c32a:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800c32e:	440b      	add	r3, r1
 800c330:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800c334:	b21b      	sxth	r3, r3
 800c336:	4313      	orrs	r3, r2
 800c338:	b21a      	sxth	r2, r3
 800c33a:	68bb      	ldr	r3, [r7, #8]
 800c33c:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii + 2] << 8) | fifo_data[ii + 3];
 800c33e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c342:	3302      	adds	r3, #2
 800c344:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c348:	4413      	add	r3, r2
 800c34a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800c34e:	021b      	lsls	r3, r3, #8
 800c350:	b219      	sxth	r1, r3
 800c352:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c356:	3303      	adds	r3, #3
 800c358:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c35c:	4413      	add	r3, r2
 800c35e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800c362:	b21a      	sxth	r2, r3
 800c364:	68bb      	ldr	r3, [r7, #8]
 800c366:	3302      	adds	r3, #2
 800c368:	430a      	orrs	r2, r1
 800c36a:	b212      	sxth	r2, r2
 800c36c:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii + 4] << 8) | fifo_data[ii + 5];
 800c36e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c372:	3304      	adds	r3, #4
 800c374:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c378:	4413      	add	r3, r2
 800c37a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800c37e:	021b      	lsls	r3, r3, #8
 800c380:	b219      	sxth	r1, r3
 800c382:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c386:	3305      	adds	r3, #5
 800c388:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c38c:	4413      	add	r3, r2
 800c38e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800c392:	b21a      	sxth	r2, r3
 800c394:	68bb      	ldr	r3, [r7, #8]
 800c396:	3304      	adds	r3, #4
 800c398:	430a      	orrs	r2, r1
 800c39a:	b212      	sxth	r2, r2
 800c39c:	801a      	strh	r2, [r3, #0]
        ii += 6;
 800c39e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c3a2:	3306      	adds	r3, #6
 800c3a4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 800c3a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c3aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c3ae:	f043 0308 	orr.w	r3, r3, #8
 800c3b2:	b21a      	sxth	r2, r3
 800c3b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c3b6:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO)
 800c3b8:	4b37      	ldr	r3, [pc, #220]	; (800c498 <dmp_read_fifo+0x2ec>)
 800c3ba:	895b      	ldrh	r3, [r3, #10]
 800c3bc:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d052      	beq.n	800c46a <dmp_read_fifo+0x2be>
    {
        gyro[0] = ((short)fifo_data[ii + 0] << 8) | fifo_data[ii + 1];
 800c3c4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c3c8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c3cc:	4413      	add	r3, r2
 800c3ce:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800c3d2:	021b      	lsls	r3, r3, #8
 800c3d4:	b21a      	sxth	r2, r3
 800c3d6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c3da:	3301      	adds	r3, #1
 800c3dc:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800c3e0:	440b      	add	r3, r1
 800c3e2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800c3e6:	b21b      	sxth	r3, r3
 800c3e8:	4313      	orrs	r3, r2
 800c3ea:	b21a      	sxth	r2, r3
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii + 2] << 8) | fifo_data[ii + 3];
 800c3f0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c3f4:	3302      	adds	r3, #2
 800c3f6:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c3fa:	4413      	add	r3, r2
 800c3fc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800c400:	021b      	lsls	r3, r3, #8
 800c402:	b219      	sxth	r1, r3
 800c404:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c408:	3303      	adds	r3, #3
 800c40a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c40e:	4413      	add	r3, r2
 800c410:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800c414:	b21a      	sxth	r2, r3
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	3302      	adds	r3, #2
 800c41a:	430a      	orrs	r2, r1
 800c41c:	b212      	sxth	r2, r2
 800c41e:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii + 4] << 8) | fifo_data[ii + 5];
 800c420:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c424:	3304      	adds	r3, #4
 800c426:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c42a:	4413      	add	r3, r2
 800c42c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800c430:	021b      	lsls	r3, r3, #8
 800c432:	b219      	sxth	r1, r3
 800c434:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c438:	3305      	adds	r3, #5
 800c43a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c43e:	4413      	add	r3, r2
 800c440:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800c444:	b21a      	sxth	r2, r3
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	3304      	adds	r3, #4
 800c44a:	430a      	orrs	r2, r1
 800c44c:	b212      	sxth	r2, r2
 800c44e:	801a      	strh	r2, [r3, #0]
        ii += 6;
 800c450:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c454:	3306      	adds	r3, #6
 800c456:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        sensors[0] |= INV_XYZ_GYRO;
 800c45a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c45c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c460:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800c464:	b21a      	sxth	r2, r3
 800c466:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c468:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800c46a:	4b0b      	ldr	r3, [pc, #44]	; (800c498 <dmp_read_fifo+0x2ec>)
 800c46c:	895b      	ldrh	r3, [r3, #10]
 800c46e:	f003 0303 	and.w	r3, r3, #3
 800c472:	2b00      	cmp	r3, #0
 800c474:	d007      	beq.n	800c486 <dmp_read_fifo+0x2da>
        decode_gesture(fifo_data + ii);
 800c476:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c47a:	f107 0220 	add.w	r2, r7, #32
 800c47e:	4413      	add	r3, r2
 800c480:	4618      	mov	r0, r3
 800c482:	f7ff fe4f 	bl	800c124 <decode_gesture>

    get_ms(timestamp);
 800c486:	6838      	ldr	r0, [r7, #0]
 800c488:	f003 f86a 	bl	800f560 <get_ms_user>
    return 0;
 800c48c:	2300      	movs	r3, #0
}
 800c48e:	4618      	mov	r0, r3
 800c490:	3748      	adds	r7, #72	; 0x48
 800c492:	46bd      	mov	sp, r7
 800c494:	bd80      	pop	{r7, pc}
 800c496:	bf00      	nop
 800c498:	20000584 	.word	0x20000584

0800c49c <inv_get_sensor_type_accel>:
 *                          to 3 (most accurate).
 *  @param[out] timestamp   The time in milliseconds when this sensor was read.
 *  @return     1 if data was updated.
 */
int inv_get_sensor_type_accel(long *data, int8_t *accuracy, inv_time_t *timestamp)
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b084      	sub	sp, #16
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	60f8      	str	r0, [r7, #12]
 800c4a4:	60b9      	str	r1, [r7, #8]
 800c4a6:	607a      	str	r2, [r7, #4]
    inv_get_accel_set(data, accuracy, timestamp);
 800c4a8:	687a      	ldr	r2, [r7, #4]
 800c4aa:	68b9      	ldr	r1, [r7, #8]
 800c4ac:	68f8      	ldr	r0, [r7, #12]
 800c4ae:	f000 ffab 	bl	800d408 <inv_get_accel_set>
    if (eMPL_out.accel_status & INV_NEW_DATA)
 800c4b2:	4b06      	ldr	r3, [pc, #24]	; (800c4cc <inv_get_sensor_type_accel+0x30>)
 800c4b4:	699b      	ldr	r3, [r3, #24]
 800c4b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d001      	beq.n	800c4c2 <inv_get_sensor_type_accel+0x26>
        return 1;
 800c4be:	2301      	movs	r3, #1
 800c4c0:	e000      	b.n	800c4c4 <inv_get_sensor_type_accel+0x28>
    else
        return 0;
 800c4c2:	2300      	movs	r3, #0
}
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	3710      	adds	r7, #16
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	bd80      	pop	{r7, pc}
 800c4cc:	20000594 	.word	0x20000594

0800c4d0 <inv_get_sensor_type_gyro>:
 *                          to 3 (most accurate).
 *  @param[out] timestamp   The time in milliseconds when this sensor was read.
 *  @return     1 if data was updated.
 */
int inv_get_sensor_type_gyro(long *data, int8_t *accuracy, inv_time_t *timestamp)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b084      	sub	sp, #16
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	60f8      	str	r0, [r7, #12]
 800c4d8:	60b9      	str	r1, [r7, #8]
 800c4da:	607a      	str	r2, [r7, #4]
    inv_get_gyro_set(data, accuracy, timestamp);
 800c4dc:	687a      	ldr	r2, [r7, #4]
 800c4de:	68b9      	ldr	r1, [r7, #8]
 800c4e0:	68f8      	ldr	r0, [r7, #12]
 800c4e2:	f000 ffb7 	bl	800d454 <inv_get_gyro_set>
    if (eMPL_out.gyro_status & INV_NEW_DATA)
 800c4e6:	4b06      	ldr	r3, [pc, #24]	; (800c500 <inv_get_sensor_type_gyro+0x30>)
 800c4e8:	695b      	ldr	r3, [r3, #20]
 800c4ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d001      	beq.n	800c4f6 <inv_get_sensor_type_gyro+0x26>
        return 1;
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	e000      	b.n	800c4f8 <inv_get_sensor_type_gyro+0x28>
    else
        return 0;
 800c4f6:	2300      	movs	r3, #0
}
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	3710      	adds	r7, #16
 800c4fc:	46bd      	mov	sp, r7
 800c4fe:	bd80      	pop	{r7, pc}
 800c500:	20000594 	.word	0x20000594

0800c504 <inv_get_sensor_type_euler>:
 *                          to 3 (most accurate).
 *  @param[out] timestamp   The time in milliseconds when this sensor was read.
 *  @return     1 if data was updated.
 */
int inv_get_sensor_type_euler(long *data, int8_t *accuracy, inv_time_t *timestamp)
{
 800c504:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c506:	b095      	sub	sp, #84	; 0x54
 800c508:	af00      	add	r7, sp, #0
 800c50a:	60f8      	str	r0, [r7, #12]
 800c50c:	60b9      	str	r1, [r7, #8]
 800c50e:	607a      	str	r2, [r7, #4]
    long t1, t2, t3;
    long q00, q01, q02, q03, q11, q12, q13, q22, q23, q33;
    float values[3];

    q00 = inv_q29_mult(eMPL_out.quat[0], eMPL_out.quat[0]);
 800c510:	4b69      	ldr	r3, [pc, #420]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	4a68      	ldr	r2, [pc, #416]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c516:	6812      	ldr	r2, [r2, #0]
 800c518:	4611      	mov	r1, r2
 800c51a:	4618      	mov	r0, r3
 800c51c:	f001 fcc6 	bl	800deac <inv_q29_mult>
 800c520:	64f8      	str	r0, [r7, #76]	; 0x4c
    q01 = inv_q29_mult(eMPL_out.quat[0], eMPL_out.quat[1]);
 800c522:	4b65      	ldr	r3, [pc, #404]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	4a64      	ldr	r2, [pc, #400]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c528:	6852      	ldr	r2, [r2, #4]
 800c52a:	4611      	mov	r1, r2
 800c52c:	4618      	mov	r0, r3
 800c52e:	f001 fcbd 	bl	800deac <inv_q29_mult>
 800c532:	64b8      	str	r0, [r7, #72]	; 0x48
    q02 = inv_q29_mult(eMPL_out.quat[0], eMPL_out.quat[2]);
 800c534:	4b60      	ldr	r3, [pc, #384]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	4a5f      	ldr	r2, [pc, #380]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c53a:	6892      	ldr	r2, [r2, #8]
 800c53c:	4611      	mov	r1, r2
 800c53e:	4618      	mov	r0, r3
 800c540:	f001 fcb4 	bl	800deac <inv_q29_mult>
 800c544:	6478      	str	r0, [r7, #68]	; 0x44
    q03 = inv_q29_mult(eMPL_out.quat[0], eMPL_out.quat[3]);
 800c546:	4b5c      	ldr	r3, [pc, #368]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	4a5b      	ldr	r2, [pc, #364]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c54c:	68d2      	ldr	r2, [r2, #12]
 800c54e:	4611      	mov	r1, r2
 800c550:	4618      	mov	r0, r3
 800c552:	f001 fcab 	bl	800deac <inv_q29_mult>
 800c556:	6438      	str	r0, [r7, #64]	; 0x40
    q11 = inv_q29_mult(eMPL_out.quat[1], eMPL_out.quat[1]);
 800c558:	4b57      	ldr	r3, [pc, #348]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c55a:	685b      	ldr	r3, [r3, #4]
 800c55c:	4a56      	ldr	r2, [pc, #344]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c55e:	6852      	ldr	r2, [r2, #4]
 800c560:	4611      	mov	r1, r2
 800c562:	4618      	mov	r0, r3
 800c564:	f001 fca2 	bl	800deac <inv_q29_mult>
 800c568:	63f8      	str	r0, [r7, #60]	; 0x3c
    q12 = inv_q29_mult(eMPL_out.quat[1], eMPL_out.quat[2]);
 800c56a:	4b53      	ldr	r3, [pc, #332]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c56c:	685b      	ldr	r3, [r3, #4]
 800c56e:	4a52      	ldr	r2, [pc, #328]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c570:	6892      	ldr	r2, [r2, #8]
 800c572:	4611      	mov	r1, r2
 800c574:	4618      	mov	r0, r3
 800c576:	f001 fc99 	bl	800deac <inv_q29_mult>
 800c57a:	63b8      	str	r0, [r7, #56]	; 0x38
    q13 = inv_q29_mult(eMPL_out.quat[1], eMPL_out.quat[3]);
 800c57c:	4b4e      	ldr	r3, [pc, #312]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c57e:	685b      	ldr	r3, [r3, #4]
 800c580:	4a4d      	ldr	r2, [pc, #308]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c582:	68d2      	ldr	r2, [r2, #12]
 800c584:	4611      	mov	r1, r2
 800c586:	4618      	mov	r0, r3
 800c588:	f001 fc90 	bl	800deac <inv_q29_mult>
 800c58c:	6378      	str	r0, [r7, #52]	; 0x34
    q22 = inv_q29_mult(eMPL_out.quat[2], eMPL_out.quat[2]);
 800c58e:	4b4a      	ldr	r3, [pc, #296]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c590:	689b      	ldr	r3, [r3, #8]
 800c592:	4a49      	ldr	r2, [pc, #292]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c594:	6892      	ldr	r2, [r2, #8]
 800c596:	4611      	mov	r1, r2
 800c598:	4618      	mov	r0, r3
 800c59a:	f001 fc87 	bl	800deac <inv_q29_mult>
 800c59e:	6338      	str	r0, [r7, #48]	; 0x30
    q23 = inv_q29_mult(eMPL_out.quat[2], eMPL_out.quat[3]);
 800c5a0:	4b45      	ldr	r3, [pc, #276]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c5a2:	689b      	ldr	r3, [r3, #8]
 800c5a4:	4a44      	ldr	r2, [pc, #272]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c5a6:	68d2      	ldr	r2, [r2, #12]
 800c5a8:	4611      	mov	r1, r2
 800c5aa:	4618      	mov	r0, r3
 800c5ac:	f001 fc7e 	bl	800deac <inv_q29_mult>
 800c5b0:	62f8      	str	r0, [r7, #44]	; 0x2c
    q33 = inv_q29_mult(eMPL_out.quat[3], eMPL_out.quat[3]);
 800c5b2:	4b41      	ldr	r3, [pc, #260]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c5b4:	68db      	ldr	r3, [r3, #12]
 800c5b6:	4a40      	ldr	r2, [pc, #256]	; (800c6b8 <inv_get_sensor_type_euler+0x1b4>)
 800c5b8:	68d2      	ldr	r2, [r2, #12]
 800c5ba:	4611      	mov	r1, r2
 800c5bc:	4618      	mov	r0, r3
 800c5be:	f001 fc75 	bl	800deac <inv_q29_mult>
 800c5c2:	62b8      	str	r0, [r7, #40]	; 0x28

    /* X component of the Ybody axis in World frame */
    t1 = q12 - q03;
 800c5c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c5c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c5c8:	1ad3      	subs	r3, r2, r3
 800c5ca:	627b      	str	r3, [r7, #36]	; 0x24

    /* Y component of the Ybody axis in World frame */
    t2 = q22 + q00 - (1L << 30);
 800c5cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c5ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c5d0:	4413      	add	r3, r2
 800c5d2:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800c5d6:	623b      	str	r3, [r7, #32]
    values[2] = -atan2f((float)t1, (float)t2) * 180.f / (float)M_PI;
 800c5d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c5da:	f7f7 f957 	bl	800388c <__aeabi_i2f>
 800c5de:	4604      	mov	r4, r0
 800c5e0:	6a38      	ldr	r0, [r7, #32]
 800c5e2:	f7f7 f953 	bl	800388c <__aeabi_i2f>
 800c5e6:	4603      	mov	r3, r0
 800c5e8:	4619      	mov	r1, r3
 800c5ea:	4620      	mov	r0, r4
 800c5ec:	f008 f834 	bl	8014658 <atan2f>
 800c5f0:	4603      	mov	r3, r0
 800c5f2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800c5f6:	4931      	ldr	r1, [pc, #196]	; (800c6bc <inv_get_sensor_type_euler+0x1b8>)
 800c5f8:	4618      	mov	r0, r3
 800c5fa:	f7f7 f99b 	bl	8003934 <__aeabi_fmul>
 800c5fe:	4603      	mov	r3, r0
 800c600:	492f      	ldr	r1, [pc, #188]	; (800c6c0 <inv_get_sensor_type_euler+0x1bc>)
 800c602:	4618      	mov	r0, r3
 800c604:	f7f7 fa4a 	bl	8003a9c <__aeabi_fdiv>
 800c608:	4603      	mov	r3, r0
 800c60a:	61bb      	str	r3, [r7, #24]

    /* Z component of the Ybody axis in World frame */
    t3 = q23 + q01;
 800c60c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c60e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c610:	4413      	add	r3, r2
 800c612:	61fb      	str	r3, [r7, #28]
    values[0] = atan2f((float)t3, sqrtf((float)t1 * t1 + (float)t2 * t2)) * 180.f / (float)M_PI;
 800c614:	69f8      	ldr	r0, [r7, #28]
 800c616:	f7f7 f939 	bl	800388c <__aeabi_i2f>
 800c61a:	4604      	mov	r4, r0
 800c61c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c61e:	f7f7 f935 	bl	800388c <__aeabi_i2f>
 800c622:	4605      	mov	r5, r0
 800c624:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c626:	f7f7 f931 	bl	800388c <__aeabi_i2f>
 800c62a:	4603      	mov	r3, r0
 800c62c:	4619      	mov	r1, r3
 800c62e:	4628      	mov	r0, r5
 800c630:	f7f7 f980 	bl	8003934 <__aeabi_fmul>
 800c634:	4603      	mov	r3, r0
 800c636:	461e      	mov	r6, r3
 800c638:	6a38      	ldr	r0, [r7, #32]
 800c63a:	f7f7 f927 	bl	800388c <__aeabi_i2f>
 800c63e:	4605      	mov	r5, r0
 800c640:	6a38      	ldr	r0, [r7, #32]
 800c642:	f7f7 f923 	bl	800388c <__aeabi_i2f>
 800c646:	4603      	mov	r3, r0
 800c648:	4619      	mov	r1, r3
 800c64a:	4628      	mov	r0, r5
 800c64c:	f7f7 f972 	bl	8003934 <__aeabi_fmul>
 800c650:	4603      	mov	r3, r0
 800c652:	4619      	mov	r1, r3
 800c654:	4630      	mov	r0, r6
 800c656:	f7f7 f865 	bl	8003724 <__addsf3>
 800c65a:	4603      	mov	r3, r0
 800c65c:	4618      	mov	r0, r3
 800c65e:	f007 fffd 	bl	801465c <sqrtf>
 800c662:	4603      	mov	r3, r0
 800c664:	4619      	mov	r1, r3
 800c666:	4620      	mov	r0, r4
 800c668:	f007 fff6 	bl	8014658 <atan2f>
 800c66c:	4603      	mov	r3, r0
 800c66e:	4913      	ldr	r1, [pc, #76]	; (800c6bc <inv_get_sensor_type_euler+0x1b8>)
 800c670:	4618      	mov	r0, r3
 800c672:	f7f7 f95f 	bl	8003934 <__aeabi_fmul>
 800c676:	4603      	mov	r3, r0
 800c678:	4911      	ldr	r1, [pc, #68]	; (800c6c0 <inv_get_sensor_type_euler+0x1bc>)
 800c67a:	4618      	mov	r0, r3
 800c67c:	f7f7 fa0e 	bl	8003a9c <__aeabi_fdiv>
 800c680:	4603      	mov	r3, r0
 800c682:	613b      	str	r3, [r7, #16]
    /* Z component of the Zbody axis in World frame */
    t2 = q33 + q00 - (1L << 30);
 800c684:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c686:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c688:	4413      	add	r3, r2
 800c68a:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800c68e:	623b      	str	r3, [r7, #32]
    if (t2 < 0)
 800c690:	6a3b      	ldr	r3, [r7, #32]
 800c692:	2b00      	cmp	r3, #0
 800c694:	da1d      	bge.n	800c6d2 <inv_get_sensor_type_euler+0x1ce>
    {
        if (values[0] >= 0)
 800c696:	693b      	ldr	r3, [r7, #16]
 800c698:	f04f 0100 	mov.w	r1, #0
 800c69c:	4618      	mov	r0, r3
 800c69e:	f7f7 fafb 	bl	8003c98 <__aeabi_fcmpge>
 800c6a2:	4603      	mov	r3, r0
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d00d      	beq.n	800c6c4 <inv_get_sensor_type_euler+0x1c0>
            values[0] = 180.f - values[0];
 800c6a8:	693b      	ldr	r3, [r7, #16]
 800c6aa:	4619      	mov	r1, r3
 800c6ac:	4803      	ldr	r0, [pc, #12]	; (800c6bc <inv_get_sensor_type_euler+0x1b8>)
 800c6ae:	f7f7 f837 	bl	8003720 <__aeabi_fsub>
 800c6b2:	4603      	mov	r3, r0
 800c6b4:	613b      	str	r3, [r7, #16]
 800c6b6:	e00c      	b.n	800c6d2 <inv_get_sensor_type_euler+0x1ce>
 800c6b8:	20000594 	.word	0x20000594
 800c6bc:	43340000 	.word	0x43340000
 800c6c0:	40490fdb 	.word	0x40490fdb
        else
            values[0] = -180.f - values[0];
 800c6c4:	693b      	ldr	r3, [r7, #16]
 800c6c6:	4619      	mov	r1, r3
 800c6c8:	4848      	ldr	r0, [pc, #288]	; (800c7ec <inv_get_sensor_type_euler+0x2e8>)
 800c6ca:	f7f7 f829 	bl	8003720 <__aeabi_fsub>
 800c6ce:	4603      	mov	r3, r0
 800c6d0:	613b      	str	r3, [r7, #16]
    }

    /* X component of the Xbody axis in World frame */
    t1 = q11 + q00 - (1L << 30);
 800c6d2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c6d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c6d6:	4413      	add	r3, r2
 800c6d8:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800c6dc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Y component of the Xbody axis in World frame */
    t2 = q12 + q03;
 800c6de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c6e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c6e2:	4413      	add	r3, r2
 800c6e4:	623b      	str	r3, [r7, #32]
    /* Z component of the Xbody axis in World frame */
    t3 = q13 - q02;
 800c6e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c6e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c6ea:	1ad3      	subs	r3, r2, r3
 800c6ec:	61fb      	str	r3, [r7, #28]

    values[1] = (atan2f((float)(q33 + q00 - (1L << 30)), (float)(q13 - q02)) * 180.f / (float)M_PI - 90);
 800c6ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c6f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c6f2:	4413      	add	r3, r2
 800c6f4:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	f7f7 f8c7 	bl	800388c <__aeabi_i2f>
 800c6fe:	4604      	mov	r4, r0
 800c700:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c702:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c704:	1ad3      	subs	r3, r2, r3
 800c706:	4618      	mov	r0, r3
 800c708:	f7f7 f8c0 	bl	800388c <__aeabi_i2f>
 800c70c:	4603      	mov	r3, r0
 800c70e:	4619      	mov	r1, r3
 800c710:	4620      	mov	r0, r4
 800c712:	f007 ffa1 	bl	8014658 <atan2f>
 800c716:	4603      	mov	r3, r0
 800c718:	4935      	ldr	r1, [pc, #212]	; (800c7f0 <inv_get_sensor_type_euler+0x2ec>)
 800c71a:	4618      	mov	r0, r3
 800c71c:	f7f7 f90a 	bl	8003934 <__aeabi_fmul>
 800c720:	4603      	mov	r3, r0
 800c722:	4934      	ldr	r1, [pc, #208]	; (800c7f4 <inv_get_sensor_type_euler+0x2f0>)
 800c724:	4618      	mov	r0, r3
 800c726:	f7f7 f9b9 	bl	8003a9c <__aeabi_fdiv>
 800c72a:	4603      	mov	r3, r0
 800c72c:	4932      	ldr	r1, [pc, #200]	; (800c7f8 <inv_get_sensor_type_euler+0x2f4>)
 800c72e:	4618      	mov	r0, r3
 800c730:	f7f6 fff6 	bl	8003720 <__aeabi_fsub>
 800c734:	4603      	mov	r3, r0
 800c736:	617b      	str	r3, [r7, #20]
    if (values[1] >= 90)
 800c738:	697b      	ldr	r3, [r7, #20]
 800c73a:	492f      	ldr	r1, [pc, #188]	; (800c7f8 <inv_get_sensor_type_euler+0x2f4>)
 800c73c:	4618      	mov	r0, r3
 800c73e:	f7f7 faab 	bl	8003c98 <__aeabi_fcmpge>
 800c742:	4603      	mov	r3, r0
 800c744:	2b00      	cmp	r3, #0
 800c746:	d006      	beq.n	800c756 <inv_get_sensor_type_euler+0x252>
        values[1] = 180 - values[1];
 800c748:	697b      	ldr	r3, [r7, #20]
 800c74a:	4619      	mov	r1, r3
 800c74c:	4828      	ldr	r0, [pc, #160]	; (800c7f0 <inv_get_sensor_type_euler+0x2ec>)
 800c74e:	f7f6 ffe7 	bl	8003720 <__aeabi_fsub>
 800c752:	4603      	mov	r3, r0
 800c754:	617b      	str	r3, [r7, #20]

    if (values[1] < -90)
 800c756:	697b      	ldr	r3, [r7, #20]
 800c758:	4928      	ldr	r1, [pc, #160]	; (800c7fc <inv_get_sensor_type_euler+0x2f8>)
 800c75a:	4618      	mov	r0, r3
 800c75c:	f7f7 fa88 	bl	8003c70 <__aeabi_fcmplt>
 800c760:	4603      	mov	r3, r0
 800c762:	2b00      	cmp	r3, #0
 800c764:	d006      	beq.n	800c774 <inv_get_sensor_type_euler+0x270>
        values[1] = -180 - values[1];
 800c766:	697b      	ldr	r3, [r7, #20]
 800c768:	4619      	mov	r1, r3
 800c76a:	4820      	ldr	r0, [pc, #128]	; (800c7ec <inv_get_sensor_type_euler+0x2e8>)
 800c76c:	f7f6 ffd8 	bl	8003720 <__aeabi_fsub>
 800c770:	4603      	mov	r3, r0
 800c772:	617b      	str	r3, [r7, #20]
    data[0] = (long)(values[0] * 65536.f);
 800c774:	693b      	ldr	r3, [r7, #16]
 800c776:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 800c77a:	4618      	mov	r0, r3
 800c77c:	f7f7 f8da 	bl	8003934 <__aeabi_fmul>
 800c780:	4603      	mov	r3, r0
 800c782:	4618      	mov	r0, r3
 800c784:	f7f7 fab2 	bl	8003cec <__aeabi_f2iz>
 800c788:	4602      	mov	r2, r0
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	601a      	str	r2, [r3, #0]
    data[1] = (long)(values[1] * 65536.f);
 800c78e:	697b      	ldr	r3, [r7, #20]
 800c790:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 800c794:	4618      	mov	r0, r3
 800c796:	f7f7 f8cd 	bl	8003934 <__aeabi_fmul>
 800c79a:	4603      	mov	r3, r0
 800c79c:	461a      	mov	r2, r3
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	1d1c      	adds	r4, r3, #4
 800c7a2:	4610      	mov	r0, r2
 800c7a4:	f7f7 faa2 	bl	8003cec <__aeabi_f2iz>
 800c7a8:	4603      	mov	r3, r0
 800c7aa:	6023      	str	r3, [r4, #0]
    data[2] = (long)(values[2] * 65536.f);
 800c7ac:	69bb      	ldr	r3, [r7, #24]
 800c7ae:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	f7f7 f8be 	bl	8003934 <__aeabi_fmul>
 800c7b8:	4603      	mov	r3, r0
 800c7ba:	461a      	mov	r2, r3
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	f103 0408 	add.w	r4, r3, #8
 800c7c2:	4610      	mov	r0, r2
 800c7c4:	f7f7 fa92 	bl	8003cec <__aeabi_f2iz>
 800c7c8:	4603      	mov	r3, r0
 800c7ca:	6023      	str	r3, [r4, #0]

    accuracy[0] = eMPL_out.quat_accuracy;
 800c7cc:	4b0c      	ldr	r3, [pc, #48]	; (800c800 <inv_get_sensor_type_euler+0x2fc>)
 800c7ce:	691b      	ldr	r3, [r3, #16]
 800c7d0:	b25a      	sxtb	r2, r3
 800c7d2:	68bb      	ldr	r3, [r7, #8]
 800c7d4:	701a      	strb	r2, [r3, #0]
    timestamp[0] = eMPL_out.nine_axis_timestamp;
 800c7d6:	4b0a      	ldr	r3, [pc, #40]	; (800c800 <inv_get_sensor_type_euler+0x2fc>)
 800c7d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	601a      	str	r2, [r3, #0]
    return eMPL_out.nine_axis_status;
 800c7de:	4b08      	ldr	r3, [pc, #32]	; (800c800 <inv_get_sensor_type_euler+0x2fc>)
 800c7e0:	6a1b      	ldr	r3, [r3, #32]
}
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	3754      	adds	r7, #84	; 0x54
 800c7e6:	46bd      	mov	sp, r7
 800c7e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7ea:	bf00      	nop
 800c7ec:	c3340000 	.word	0xc3340000
 800c7f0:	43340000 	.word	0x43340000
 800c7f4:	40490fdb 	.word	0x40490fdb
 800c7f8:	42b40000 	.word	0x42b40000
 800c7fc:	c2b40000 	.word	0xc2b40000
 800c800:	20000594 	.word	0x20000594

0800c804 <inv_generate_eMPL_outputs>:
    timestamp[0] = eMPL_out.nine_axis_timestamp;
    return eMPL_out.nine_axis_status;
}

static inv_error_t inv_generate_eMPL_outputs(struct inv_sensor_cal_t *sensor_cal)
{
 800c804:	b580      	push	{r7, lr}
 800c806:	b084      	sub	sp, #16
 800c808:	af00      	add	r7, sp, #0
 800c80a:	6078      	str	r0, [r7, #4]
    int use_sensor;
    long sr = 1000;
 800c80c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c810:	60bb      	str	r3, [r7, #8]
    inv_get_quaternion_set(eMPL_out.quat, &eMPL_out.quat_accuracy, &eMPL_out.nine_axis_timestamp);
 800c812:	4a4c      	ldr	r2, [pc, #304]	; (800c944 <inv_generate_eMPL_outputs+0x140>)
 800c814:	494c      	ldr	r1, [pc, #304]	; (800c948 <inv_generate_eMPL_outputs+0x144>)
 800c816:	484d      	ldr	r0, [pc, #308]	; (800c94c <inv_generate_eMPL_outputs+0x148>)
 800c818:	f002 fc22 	bl	800f060 <inv_get_quaternion_set>
    eMPL_out.gyro_status = sensor_cal->gyro.status;
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c820:	4a4a      	ldr	r2, [pc, #296]	; (800c94c <inv_generate_eMPL_outputs+0x148>)
 800c822:	6153      	str	r3, [r2, #20]
    eMPL_out.accel_status = sensor_cal->accel.status;
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c828:	4a48      	ldr	r2, [pc, #288]	; (800c94c <inv_generate_eMPL_outputs+0x148>)
 800c82a:	6193      	str	r3, [r2, #24]
    eMPL_out.compass_status = sensor_cal->compass.status;
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800c832:	4a46      	ldr	r2, [pc, #280]	; (800c94c <inv_generate_eMPL_outputs+0x148>)
 800c834:	61d3      	str	r3, [r2, #28]

    /* Find the highest sample rate and tie sensor fusion timestamps to that one. */
    if (sensor_cal->gyro.status & INV_SENSOR_ON)
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c83a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d004      	beq.n	800c84c <inv_generate_eMPL_outputs+0x48>
    {
        sr = sensor_cal->gyro.sample_rate_ms;
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c846:	60bb      	str	r3, [r7, #8]
        use_sensor = 0;
 800c848:	2300      	movs	r3, #0
 800c84a:	60fb      	str	r3, [r7, #12]
    }
    if ((sensor_cal->accel.status & INV_SENSOR_ON) && (sr > sensor_cal->accel.sample_rate_ms))
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c854:	2b00      	cmp	r3, #0
 800c856:	d009      	beq.n	800c86c <inv_generate_eMPL_outputs+0x68>
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c85c:	68ba      	ldr	r2, [r7, #8]
 800c85e:	429a      	cmp	r2, r3
 800c860:	dd04      	ble.n	800c86c <inv_generate_eMPL_outputs+0x68>
    {
        sr = sensor_cal->accel.sample_rate_ms;
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c866:	60bb      	str	r3, [r7, #8]
        use_sensor = 1;
 800c868:	2301      	movs	r3, #1
 800c86a:	60fb      	str	r3, [r7, #12]
    }
    if ((sensor_cal->compass.status & INV_SENSOR_ON) && (sr > sensor_cal->compass.sample_rate_ms))
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800c872:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c876:	2b00      	cmp	r3, #0
 800c878:	d00b      	beq.n	800c892 <inv_generate_eMPL_outputs+0x8e>
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800c880:	68ba      	ldr	r2, [r7, #8]
 800c882:	429a      	cmp	r2, r3
 800c884:	dd05      	ble.n	800c892 <inv_generate_eMPL_outputs+0x8e>
    {
        sr = sensor_cal->compass.sample_rate_ms;
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800c88c:	60bb      	str	r3, [r7, #8]
        use_sensor = 2;
 800c88e:	2302      	movs	r3, #2
 800c890:	60fb      	str	r3, [r7, #12]
    }
    if ((sensor_cal->quat.status & INV_SENSOR_ON) && (sr > sensor_cal->quat.sample_rate_ms))
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800c898:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d00b      	beq.n	800c8b8 <inv_generate_eMPL_outputs+0xb4>
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800c8a6:	68ba      	ldr	r2, [r7, #8]
 800c8a8:	429a      	cmp	r2, r3
 800c8aa:	dd05      	ble.n	800c8b8 <inv_generate_eMPL_outputs+0xb4>
    {
        sr = sensor_cal->quat.sample_rate_ms;
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800c8b2:	60bb      	str	r3, [r7, #8]
        use_sensor = 3;
 800c8b4:	2303      	movs	r3, #3
 800c8b6:	60fb      	str	r3, [r7, #12]
    }

    switch (use_sensor)
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	2b03      	cmp	r3, #3
 800c8bc:	d02e      	beq.n	800c91c <inv_generate_eMPL_outputs+0x118>
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	2b03      	cmp	r3, #3
 800c8c2:	dc05      	bgt.n	800c8d0 <inv_generate_eMPL_outputs+0xcc>
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	2b01      	cmp	r3, #1
 800c8c8:	d00e      	beq.n	800c8e8 <inv_generate_eMPL_outputs+0xe4>
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	2b02      	cmp	r3, #2
 800c8ce:	d017      	beq.n	800c900 <inv_generate_eMPL_outputs+0xfc>
    {
    default:
    case 0:
        eMPL_out.nine_axis_status = (sensor_cal->gyro.status & INV_NEW_DATA) ? 1 : 0;
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8d4:	119b      	asrs	r3, r3, #6
 800c8d6:	f003 0301 	and.w	r3, r3, #1
 800c8da:	4a1c      	ldr	r2, [pc, #112]	; (800c94c <inv_generate_eMPL_outputs+0x148>)
 800c8dc:	6213      	str	r3, [r2, #32]
        eMPL_out.nine_axis_timestamp = sensor_cal->gyro.timestamp;
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8e2:	4a1a      	ldr	r2, [pc, #104]	; (800c94c <inv_generate_eMPL_outputs+0x148>)
 800c8e4:	6253      	str	r3, [r2, #36]	; 0x24
        break;
 800c8e6:	e027      	b.n	800c938 <inv_generate_eMPL_outputs+0x134>
    case 1:
        eMPL_out.nine_axis_status = (sensor_cal->accel.status & INV_NEW_DATA) ? 1 : 0;
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c8ec:	119b      	asrs	r3, r3, #6
 800c8ee:	f003 0301 	and.w	r3, r3, #1
 800c8f2:	4a16      	ldr	r2, [pc, #88]	; (800c94c <inv_generate_eMPL_outputs+0x148>)
 800c8f4:	6213      	str	r3, [r2, #32]
        eMPL_out.nine_axis_timestamp = sensor_cal->accel.timestamp;
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c8fa:	4a14      	ldr	r2, [pc, #80]	; (800c94c <inv_generate_eMPL_outputs+0x148>)
 800c8fc:	6253      	str	r3, [r2, #36]	; 0x24
        break;
 800c8fe:	e01b      	b.n	800c938 <inv_generate_eMPL_outputs+0x134>
    case 2:
        eMPL_out.nine_axis_status = (sensor_cal->compass.status & INV_NEW_DATA) ? 1 : 0;
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800c906:	119b      	asrs	r3, r3, #6
 800c908:	f003 0301 	and.w	r3, r3, #1
 800c90c:	4a0f      	ldr	r2, [pc, #60]	; (800c94c <inv_generate_eMPL_outputs+0x148>)
 800c90e:	6213      	str	r3, [r2, #32]
        eMPL_out.nine_axis_timestamp = sensor_cal->compass.timestamp;
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800c916:	4a0d      	ldr	r2, [pc, #52]	; (800c94c <inv_generate_eMPL_outputs+0x148>)
 800c918:	6253      	str	r3, [r2, #36]	; 0x24
        break;
 800c91a:	e00d      	b.n	800c938 <inv_generate_eMPL_outputs+0x134>
    case 3:
        eMPL_out.nine_axis_status = (sensor_cal->quat.status & INV_NEW_DATA) ? 1 : 0;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800c922:	119b      	asrs	r3, r3, #6
 800c924:	f003 0301 	and.w	r3, r3, #1
 800c928:	4a08      	ldr	r2, [pc, #32]	; (800c94c <inv_generate_eMPL_outputs+0x148>)
 800c92a:	6213      	str	r3, [r2, #32]
        eMPL_out.nine_axis_timestamp = sensor_cal->quat.timestamp;
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800c932:	4a06      	ldr	r2, [pc, #24]	; (800c94c <inv_generate_eMPL_outputs+0x148>)
 800c934:	6253      	str	r3, [r2, #36]	; 0x24
        break;
 800c936:	bf00      	nop
    }

    return INV_SUCCESS;
 800c938:	2300      	movs	r3, #0
}
 800c93a:	4618      	mov	r0, r3
 800c93c:	3710      	adds	r7, #16
 800c93e:	46bd      	mov	sp, r7
 800c940:	bd80      	pop	{r7, pc}
 800c942:	bf00      	nop
 800c944:	200005b8 	.word	0x200005b8
 800c948:	200005a4 	.word	0x200005a4
 800c94c:	20000594 	.word	0x20000594

0800c950 <inv_start_eMPL_outputs>:

inv_error_t inv_start_eMPL_outputs(void)
{
 800c950:	b580      	push	{r7, lr}
 800c952:	af00      	add	r7, sp, #0
    return inv_register_data_cb(inv_generate_eMPL_outputs, INV_PRIORITY_EMPL_OUTPUTS,
 800c954:	2207      	movs	r2, #7
 800c956:	f240 3183 	movw	r1, #899	; 0x383
 800c95a:	4803      	ldr	r0, [pc, #12]	; (800c968 <inv_start_eMPL_outputs+0x18>)
 800c95c:	f000 fb5c 	bl	800d018 <inv_register_data_cb>
 800c960:	4603      	mov	r3, r0
                                INV_GYRO_NEW | INV_ACCEL_NEW | INV_MAG_NEW);

}
 800c962:	4618      	mov	r0, r3
 800c964:	bd80      	pop	{r7, pc}
 800c966:	bf00      	nop
 800c968:	0800c805 	.word	0x0800c805

0800c96c <inv_init_eMPL_outputs>:
{
    return inv_unregister_data_cb(inv_generate_eMPL_outputs);
}

static inv_error_t inv_init_eMPL_outputs(void)
{
 800c96c:	b580      	push	{r7, lr}
 800c96e:	af00      	add	r7, sp, #0
    memset(&eMPL_out, 0, sizeof(eMPL_out));
 800c970:	2228      	movs	r2, #40	; 0x28
 800c972:	2100      	movs	r1, #0
 800c974:	4802      	ldr	r0, [pc, #8]	; (800c980 <inv_init_eMPL_outputs+0x14>)
 800c976:	f003 fa3a 	bl	800fdee <memset>
    return INV_SUCCESS;
 800c97a:	2300      	movs	r3, #0
}
 800c97c:	4618      	mov	r0, r3
 800c97e:	bd80      	pop	{r7, pc}
 800c980:	20000594 	.word	0x20000594

0800c984 <inv_enable_eMPL_outputs>:

/**
 *  @brief  Turns on creation and storage of HAL type results.
 */
inv_error_t inv_enable_eMPL_outputs(void)
{
 800c984:	b580      	push	{r7, lr}
 800c986:	b082      	sub	sp, #8
 800c988:	af00      	add	r7, sp, #0
    inv_error_t result;
    result = inv_init_eMPL_outputs();
 800c98a:	f7ff ffef 	bl	800c96c <inv_init_eMPL_outputs>
 800c98e:	6078      	str	r0, [r7, #4]
    if (result)
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	2b00      	cmp	r3, #0
 800c994:	d001      	beq.n	800c99a <inv_enable_eMPL_outputs+0x16>
        return result;
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	e003      	b.n	800c9a2 <inv_enable_eMPL_outputs+0x1e>
    return inv_register_mpl_start_notification(inv_start_eMPL_outputs);
 800c99a:	4804      	ldr	r0, [pc, #16]	; (800c9ac <inv_enable_eMPL_outputs+0x28>)
 800c99c:	f002 fc8a 	bl	800f2b4 <inv_register_mpl_start_notification>
 800c9a0:	4603      	mov	r3, r0
}
 800c9a2:	4618      	mov	r0, r3
 800c9a4:	3708      	adds	r7, #8
 800c9a6:	46bd      	mov	sp, r7
 800c9a8:	bd80      	pop	{r7, pc}
 800c9aa:	bf00      	nop
 800c9ac:	0800c951 	.word	0x0800c951

0800c9b0 <inv_db_load_func>:
}
#endif

/** This function receives the data that was stored in non-volatile memory between power off */
static inv_error_t inv_db_load_func(const unsigned char *data)
{
 800c9b0:	b580      	push	{r7, lr}
 800c9b2:	b082      	sub	sp, #8
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	6078      	str	r0, [r7, #4]
    memcpy(&inv_data_builder.save, data, sizeof(inv_data_builder.save));
 800c9b8:	2248      	movs	r2, #72	; 0x48
 800c9ba:	6879      	ldr	r1, [r7, #4]
 800c9bc:	480f      	ldr	r0, [pc, #60]	; (800c9fc <inv_db_load_func+0x4c>)
 800c9be:	f003 f9ee 	bl	800fd9e <memcpy>
    // copy in the saved accuracy in the actual sensors accuracy
    sensors.gyro.accuracy = inv_data_builder.save.gyro_accuracy;
 800c9c2:	4b0f      	ldr	r3, [pc, #60]	; (800ca00 <inv_db_load_func+0x50>)
 800c9c4:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800c9c8:	4a0e      	ldr	r2, [pc, #56]	; (800ca04 <inv_db_load_func+0x54>)
 800c9ca:	6353      	str	r3, [r2, #52]	; 0x34
    sensors.accel.accuracy = inv_data_builder.save.accel_accuracy;
 800c9cc:	4b0c      	ldr	r3, [pc, #48]	; (800ca00 <inv_db_load_func+0x50>)
 800c9ce:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 800c9d2:	4a0c      	ldr	r2, [pc, #48]	; (800ca04 <inv_db_load_func+0x54>)
 800c9d4:	6793      	str	r3, [r2, #120]	; 0x78
    sensors.compass.accuracy = inv_data_builder.save.compass_accuracy;
 800c9d6:	4b0a      	ldr	r3, [pc, #40]	; (800ca00 <inv_db_load_func+0x50>)
 800c9d8:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800c9dc:	4a09      	ldr	r2, [pc, #36]	; (800ca04 <inv_db_load_func+0x54>)
 800c9de:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc
    // TODO
    if (sensors.compass.accuracy == 3)
 800c9e2:	4b08      	ldr	r3, [pc, #32]	; (800ca04 <inv_db_load_func+0x54>)
 800c9e4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800c9e8:	2b03      	cmp	r3, #3
 800c9ea:	d102      	bne.n	800c9f2 <inv_db_load_func+0x42>
    {
        inv_set_compass_bias_found(1);
 800c9ec:	2001      	movs	r0, #1
 800c9ee:	f002 fbd5 	bl	800f19c <inv_set_compass_bias_found>
    }
    return INV_SUCCESS;
 800c9f2:	2300      	movs	r3, #0
}
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	3708      	adds	r7, #8
 800c9f8:	46bd      	mov	sp, r7
 800c9fa:	bd80      	pop	{r7, pc}
 800c9fc:	200006b0 	.word	0x200006b0
 800ca00:	200005bc 	.word	0x200005bc
 800ca04:	20001058 	.word	0x20001058

0800ca08 <inv_db_save_func>:

/** This function returns the data to be stored in non-volatile memory between power off */
static inv_error_t inv_db_save_func(unsigned char *data)
{
 800ca08:	b580      	push	{r7, lr}
 800ca0a:	b082      	sub	sp, #8
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	6078      	str	r0, [r7, #4]
    memcpy(data, &inv_data_builder.save, sizeof(inv_data_builder.save));
 800ca10:	2248      	movs	r2, #72	; 0x48
 800ca12:	4904      	ldr	r1, [pc, #16]	; (800ca24 <inv_db_save_func+0x1c>)
 800ca14:	6878      	ldr	r0, [r7, #4]
 800ca16:	f003 f9c2 	bl	800fd9e <memcpy>
    return INV_SUCCESS;
 800ca1a:	2300      	movs	r3, #0
}
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	3708      	adds	r7, #8
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bd80      	pop	{r7, pc}
 800ca24:	200006b0 	.word	0x200006b0

0800ca28 <inv_init_data_builder>:

/** Initialize the data builder
 */
inv_error_t inv_init_data_builder(void)
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	af00      	add	r7, sp, #0
    /* TODO: Hardcode temperature scale/offset here. */
    memset(&inv_data_builder, 0, sizeof(inv_data_builder));
 800ca2c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800ca30:	2100      	movs	r1, #0
 800ca32:	480a      	ldr	r0, [pc, #40]	; (800ca5c <inv_init_data_builder+0x34>)
 800ca34:	f003 f9db 	bl	800fdee <memset>
    memset(&sensors, 0, sizeof(sensors));
 800ca38:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800ca3c:	2100      	movs	r1, #0
 800ca3e:	4808      	ldr	r0, [pc, #32]	; (800ca60 <inv_init_data_builder+0x38>)
 800ca40:	f003 f9d5 	bl	800fdee <memset>

    // disable the soft iron transform process
    inv_reset_compass_soft_iron_matrix();
 800ca44:	f000 fd90 	bl	800d568 <inv_reset_compass_soft_iron_matrix>

    return inv_register_load_store(inv_db_load_func, inv_db_save_func, sizeof(inv_data_builder.save), INV_DB_SAVE_KEY);
 800ca48:	f24d 0393 	movw	r3, #53395	; 0xd093
 800ca4c:	2248      	movs	r2, #72	; 0x48
 800ca4e:	4905      	ldr	r1, [pc, #20]	; (800ca64 <inv_init_data_builder+0x3c>)
 800ca50:	4805      	ldr	r0, [pc, #20]	; (800ca68 <inv_init_data_builder+0x40>)
 800ca52:	f002 fc83 	bl	800f35c <inv_register_load_store>
 800ca56:	4603      	mov	r3, r0
}
 800ca58:	4618      	mov	r0, r3
 800ca5a:	bd80      	pop	{r7, pc}
 800ca5c:	200005bc 	.word	0x200005bc
 800ca60:	20001058 	.word	0x20001058
 800ca64:	0800ca09 	.word	0x0800ca09
 800ca68:	0800c9b1 	.word	0x0800c9b1

0800ca6c <set_sensor_orientation_and_scale>:
 * @param[in] orientation Orientation description of how part is mounted.
 * @param[in] sensitivity A Scale factor to convert from hardware units to
 *            standard units (dps, uT, g).
 */
void set_sensor_orientation_and_scale(struct inv_single_sensor_t *sensor, int orientation, long sensitivity)
{
 800ca6c:	b480      	push	{r7}
 800ca6e:	b085      	sub	sp, #20
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	60f8      	str	r0, [r7, #12]
 800ca74:	60b9      	str	r1, [r7, #8]
 800ca76:	607a      	str	r2, [r7, #4]
    sensor->sensitivity = sensitivity;
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	687a      	ldr	r2, [r7, #4]
 800ca7c:	625a      	str	r2, [r3, #36]	; 0x24
    sensor->orientation = orientation;
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	68ba      	ldr	r2, [r7, #8]
 800ca82:	601a      	str	r2, [r3, #0]
}
 800ca84:	bf00      	nop
 800ca86:	3714      	adds	r7, #20
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	bc80      	pop	{r7}
 800ca8c:	4770      	bx	lr
	...

0800ca90 <inv_set_gyro_orientation_and_scale>:
 * @param[in] sensitivity A scale factor to convert device units to degrees per second scaled by 2^16
 *            such that degrees_per_second  = device_units * sensitivity / 2^30. Typically
 *            it works out to be the maximum rate * 2^15.
 */
void inv_set_gyro_orientation_and_scale(int orientation, long sensitivity)
{
 800ca90:	b580      	push	{r7, lr}
 800ca92:	b082      	sub	sp, #8
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	6078      	str	r0, [r7, #4]
 800ca98:	6039      	str	r1, [r7, #0]
        fwrite(&type, sizeof(type), 1, inv_data_builder.file);
        fwrite(&orientation, sizeof(orientation), 1, inv_data_builder.file);
        fwrite(&sensitivity, sizeof(sensitivity), 1, inv_data_builder.file);
    }
#endif
    set_sensor_orientation_and_scale(&sensors.gyro, orientation, sensitivity);
 800ca9a:	683a      	ldr	r2, [r7, #0]
 800ca9c:	6879      	ldr	r1, [r7, #4]
 800ca9e:	4803      	ldr	r0, [pc, #12]	; (800caac <inv_set_gyro_orientation_and_scale+0x1c>)
 800caa0:	f7ff ffe4 	bl	800ca6c <set_sensor_orientation_and_scale>
}
 800caa4:	bf00      	nop
 800caa6:	3708      	adds	r7, #8
 800caa8:	46bd      	mov	sp, r7
 800caaa:	bd80      	pop	{r7, pc}
 800caac:	20001058 	.word	0x20001058

0800cab0 <inv_set_gyro_sample_rate>:

/** Set Gyro Sample rate in micro seconds.
 * @param[in] sample_rate_us Set Gyro Sample rate in us
 */
void inv_set_gyro_sample_rate(long sample_rate_us)
{
 800cab0:	b480      	push	{r7}
 800cab2:	b083      	sub	sp, #12
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	6078      	str	r0, [r7, #4]
        int type = PLAYBACK_DBG_TYPE_G_SAMPLE_RATE;
        fwrite(&type, sizeof(type), 1, inv_data_builder.file);
        fwrite(&sample_rate_us, sizeof(sample_rate_us), 1, inv_data_builder.file);
    }
#endif
    sensors.gyro.sample_rate_us = sample_rate_us;
 800cab8:	4a0d      	ldr	r2, [pc, #52]	; (800caf0 <inv_set_gyro_sample_rate+0x40>)
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	6293      	str	r3, [r2, #40]	; 0x28
    sensors.gyro.sample_rate_ms = sample_rate_us / 1000;
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	4a0c      	ldr	r2, [pc, #48]	; (800caf4 <inv_set_gyro_sample_rate+0x44>)
 800cac2:	fb82 1203 	smull	r1, r2, r2, r3
 800cac6:	1192      	asrs	r2, r2, #6
 800cac8:	17db      	asrs	r3, r3, #31
 800caca:	1ad3      	subs	r3, r2, r3
 800cacc:	4a08      	ldr	r2, [pc, #32]	; (800caf0 <inv_set_gyro_sample_rate+0x40>)
 800cace:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (sensors.gyro.bandwidth == 0)
 800cad0:	4b07      	ldr	r3, [pc, #28]	; (800caf0 <inv_set_gyro_sample_rate+0x40>)
 800cad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d105      	bne.n	800cae4 <inv_set_gyro_sample_rate+0x34>
    {
        sensors.gyro.bandwidth = (int)(1000000L / sample_rate_us);
 800cad8:	4a07      	ldr	r2, [pc, #28]	; (800caf8 <inv_set_gyro_sample_rate+0x48>)
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	fb92 f3f3 	sdiv	r3, r2, r3
 800cae0:	4a03      	ldr	r2, [pc, #12]	; (800caf0 <inv_set_gyro_sample_rate+0x40>)
 800cae2:	6413      	str	r3, [r2, #64]	; 0x40
    }
}
 800cae4:	bf00      	nop
 800cae6:	370c      	adds	r7, #12
 800cae8:	46bd      	mov	sp, r7
 800caea:	bc80      	pop	{r7}
 800caec:	4770      	bx	lr
 800caee:	bf00      	nop
 800caf0:	20001058 	.word	0x20001058
 800caf4:	10624dd3 	.word	0x10624dd3
 800caf8:	000f4240 	.word	0x000f4240

0800cafc <inv_set_accel_sample_rate>:

/** Set Accel Sample rate in micro seconds.
 * @param[in] sample_rate_us Set Accel Sample rate in us
 */
void inv_set_accel_sample_rate(long sample_rate_us)
{
 800cafc:	b480      	push	{r7}
 800cafe:	b083      	sub	sp, #12
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	6078      	str	r0, [r7, #4]
        int type = PLAYBACK_DBG_TYPE_A_SAMPLE_RATE;
        fwrite(&type, sizeof(type), 1, inv_data_builder.file);
        fwrite(&sample_rate_us, sizeof(sample_rate_us), 1, inv_data_builder.file);
    }
#endif
    sensors.accel.sample_rate_us = sample_rate_us;
 800cb04:	4a0e      	ldr	r2, [pc, #56]	; (800cb40 <inv_set_accel_sample_rate+0x44>)
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	66d3      	str	r3, [r2, #108]	; 0x6c
    sensors.accel.sample_rate_ms = sample_rate_us / 1000;
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	4a0d      	ldr	r2, [pc, #52]	; (800cb44 <inv_set_accel_sample_rate+0x48>)
 800cb0e:	fb82 1203 	smull	r1, r2, r2, r3
 800cb12:	1192      	asrs	r2, r2, #6
 800cb14:	17db      	asrs	r3, r3, #31
 800cb16:	1ad3      	subs	r3, r2, r3
 800cb18:	4a09      	ldr	r2, [pc, #36]	; (800cb40 <inv_set_accel_sample_rate+0x44>)
 800cb1a:	6713      	str	r3, [r2, #112]	; 0x70
    if (sensors.accel.bandwidth == 0)
 800cb1c:	4b08      	ldr	r3, [pc, #32]	; (800cb40 <inv_set_accel_sample_rate+0x44>)
 800cb1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d106      	bne.n	800cb34 <inv_set_accel_sample_rate+0x38>
    {
        sensors.accel.bandwidth = (int)(1000000L / sample_rate_us);
 800cb26:	4a08      	ldr	r2, [pc, #32]	; (800cb48 <inv_set_accel_sample_rate+0x4c>)
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	fb92 f3f3 	sdiv	r3, r2, r3
 800cb2e:	4a04      	ldr	r2, [pc, #16]	; (800cb40 <inv_set_accel_sample_rate+0x44>)
 800cb30:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }
}
 800cb34:	bf00      	nop
 800cb36:	370c      	adds	r7, #12
 800cb38:	46bd      	mov	sp, r7
 800cb3a:	bc80      	pop	{r7}
 800cb3c:	4770      	bx	lr
 800cb3e:	bf00      	nop
 800cb40:	20001058 	.word	0x20001058
 800cb44:	10624dd3 	.word	0x10624dd3
 800cb48:	000f4240 	.word	0x000f4240

0800cb4c <inv_get_compass_on>:

/** Helper function stating whether the compass is on or off.
 * @return TRUE if compass if on, 0 if compass if off
 */
int inv_get_compass_on()
{
 800cb4c:	b480      	push	{r7}
 800cb4e:	af00      	add	r7, sp, #0
    return (sensors.compass.status & INV_SENSOR_ON) == INV_SENSOR_ON;
 800cb50:	4b06      	ldr	r3, [pc, #24]	; (800cb6c <inv_get_compass_on+0x20>)
 800cb52:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800cb56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	bf14      	ite	ne
 800cb5e:	2301      	movne	r3, #1
 800cb60:	2300      	moveq	r3, #0
 800cb62:	b2db      	uxtb	r3, r3
}
 800cb64:	4618      	mov	r0, r3
 800cb66:	46bd      	mov	sp, r7
 800cb68:	bc80      	pop	{r7}
 800cb6a:	4770      	bx	lr
 800cb6c:	20001058 	.word	0x20001058

0800cb70 <inv_get_gyro_on>:

/** Helper function stating whether the gyro is on or off.
 * @return TRUE if gyro if on, 0 if gyro if off
 */
int inv_get_gyro_on()
{
 800cb70:	b480      	push	{r7}
 800cb72:	af00      	add	r7, sp, #0
    return (sensors.gyro.status & INV_SENSOR_ON) == INV_SENSOR_ON;
 800cb74:	4b06      	ldr	r3, [pc, #24]	; (800cb90 <inv_get_gyro_on+0x20>)
 800cb76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	bf14      	ite	ne
 800cb80:	2301      	movne	r3, #1
 800cb82:	2300      	moveq	r3, #0
 800cb84:	b2db      	uxtb	r3, r3
}
 800cb86:	4618      	mov	r0, r3
 800cb88:	46bd      	mov	sp, r7
 800cb8a:	bc80      	pop	{r7}
 800cb8c:	4770      	bx	lr
 800cb8e:	bf00      	nop
 800cb90:	20001058 	.word	0x20001058

0800cb94 <inv_get_accel_on>:

/** Helper function stating whether the acceleromter is on or off.
 * @return TRUE if accel if on, 0 if accel if off
 */
int inv_get_accel_on()
{
 800cb94:	b480      	push	{r7}
 800cb96:	af00      	add	r7, sp, #0
    return (sensors.accel.status & INV_SENSOR_ON) == INV_SENSOR_ON;
 800cb98:	4b06      	ldr	r3, [pc, #24]	; (800cbb4 <inv_get_accel_on+0x20>)
 800cb9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cb9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	bf14      	ite	ne
 800cba4:	2301      	movne	r3, #1
 800cba6:	2300      	moveq	r3, #0
 800cba8:	b2db      	uxtb	r3, r3
}
 800cbaa:	4618      	mov	r0, r3
 800cbac:	46bd      	mov	sp, r7
 800cbae:	bc80      	pop	{r7}
 800cbb0:	4770      	bx	lr
 800cbb2:	bf00      	nop
 800cbb4:	20001058 	.word	0x20001058

0800cbb8 <inv_get_last_timestamp>:
/** Get last timestamp across all 3 sensors that are on.
 * This find out which timestamp has the largest value for sensors that are on.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_time_t inv_get_last_timestamp()
{
 800cbb8:	b480      	push	{r7}
 800cbba:	b083      	sub	sp, #12
 800cbbc:	af00      	add	r7, sp, #0
    inv_time_t timestamp = 0;
 800cbbe:	2300      	movs	r3, #0
 800cbc0:	607b      	str	r3, [r7, #4]
    if (sensors.accel.status & INV_SENSOR_ON)
 800cbc2:	4b1f      	ldr	r3, [pc, #124]	; (800cc40 <inv_get_last_timestamp+0x88>)
 800cbc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cbc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d002      	beq.n	800cbd4 <inv_get_last_timestamp+0x1c>
    {
        timestamp = sensors.accel.timestamp;
 800cbce:	4b1c      	ldr	r3, [pc, #112]	; (800cc40 <inv_get_last_timestamp+0x88>)
 800cbd0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cbd2:	607b      	str	r3, [r7, #4]
    }
    if (sensors.gyro.status & INV_SENSOR_ON)
 800cbd4:	4b1a      	ldr	r3, [pc, #104]	; (800cc40 <inv_get_last_timestamp+0x88>)
 800cbd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d007      	beq.n	800cbf0 <inv_get_last_timestamp+0x38>
    {
        if (timestamp < sensors.gyro.timestamp)
 800cbe0:	4b17      	ldr	r3, [pc, #92]	; (800cc40 <inv_get_last_timestamp+0x88>)
 800cbe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cbe4:	687a      	ldr	r2, [r7, #4]
 800cbe6:	429a      	cmp	r2, r3
 800cbe8:	d202      	bcs.n	800cbf0 <inv_get_last_timestamp+0x38>
        {
            timestamp = sensors.gyro.timestamp;
 800cbea:	4b15      	ldr	r3, [pc, #84]	; (800cc40 <inv_get_last_timestamp+0x88>)
 800cbec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cbee:	607b      	str	r3, [r7, #4]
        }
    }
    if (sensors.compass.status & INV_SENSOR_ON)
 800cbf0:	4b13      	ldr	r3, [pc, #76]	; (800cc40 <inv_get_last_timestamp+0x88>)
 800cbf2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800cbf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d009      	beq.n	800cc12 <inv_get_last_timestamp+0x5a>
    {
        if (timestamp < sensors.compass.timestamp)
 800cbfe:	4b10      	ldr	r3, [pc, #64]	; (800cc40 <inv_get_last_timestamp+0x88>)
 800cc00:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800cc04:	687a      	ldr	r2, [r7, #4]
 800cc06:	429a      	cmp	r2, r3
 800cc08:	d203      	bcs.n	800cc12 <inv_get_last_timestamp+0x5a>
        {
            timestamp = sensors.compass.timestamp;
 800cc0a:	4b0d      	ldr	r3, [pc, #52]	; (800cc40 <inv_get_last_timestamp+0x88>)
 800cc0c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800cc10:	607b      	str	r3, [r7, #4]
        }
    }
    if (sensors.temp.status & INV_SENSOR_ON)
 800cc12:	4b0b      	ldr	r3, [pc, #44]	; (800cc40 <inv_get_last_timestamp+0x88>)
 800cc14:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800cc18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d009      	beq.n	800cc34 <inv_get_last_timestamp+0x7c>
    {
        if (timestamp < sensors.temp.timestamp)
 800cc20:	4b07      	ldr	r3, [pc, #28]	; (800cc40 <inv_get_last_timestamp+0x88>)
 800cc22:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800cc26:	687a      	ldr	r2, [r7, #4]
 800cc28:	429a      	cmp	r2, r3
 800cc2a:	d203      	bcs.n	800cc34 <inv_get_last_timestamp+0x7c>
            timestamp = sensors.temp.timestamp;
 800cc2c:	4b04      	ldr	r3, [pc, #16]	; (800cc40 <inv_get_last_timestamp+0x88>)
 800cc2e:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800cc32:	607b      	str	r3, [r7, #4]
    }
    return timestamp;
 800cc34:	687b      	ldr	r3, [r7, #4]
}
 800cc36:	4618      	mov	r0, r3
 800cc38:	370c      	adds	r7, #12
 800cc3a:	46bd      	mov	sp, r7
 800cc3c:	bc80      	pop	{r7}
 800cc3e:	4770      	bx	lr
 800cc40:	20001058 	.word	0x20001058

0800cc44 <inv_set_accel_orientation_and_scale>:
 * @param[in] sensitivity A scale factor to convert device units to g's
 *            such that g's = device_units * sensitivity / 2^30. Typically
 *            it works out to be the maximum g_value * 2^15.
 */
void inv_set_accel_orientation_and_scale(int orientation, long sensitivity)
{
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b082      	sub	sp, #8
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	6078      	str	r0, [r7, #4]
 800cc4c:	6039      	str	r1, [r7, #0]
        fwrite(&type, sizeof(type), 1, inv_data_builder.file);
        fwrite(&orientation, sizeof(orientation), 1, inv_data_builder.file);
        fwrite(&sensitivity, sizeof(sensitivity), 1, inv_data_builder.file);
    }
#endif
    set_sensor_orientation_and_scale(&sensors.accel, orientation, sensitivity);
 800cc4e:	683a      	ldr	r2, [r7, #0]
 800cc50:	6879      	ldr	r1, [r7, #4]
 800cc52:	4803      	ldr	r0, [pc, #12]	; (800cc60 <inv_set_accel_orientation_and_scale+0x1c>)
 800cc54:	f7ff ff0a 	bl	800ca6c <set_sensor_orientation_and_scale>
}
 800cc58:	bf00      	nop
 800cc5a:	3708      	adds	r7, #8
 800cc5c:	46bd      	mov	sp, r7
 800cc5e:	bd80      	pop	{r7, pc}
 800cc60:	2000109c 	.word	0x2000109c

0800cc64 <inv_apply_calibration>:
 * @param[in,out] sensor structure to modify
 * @param[in] bias bias in the mounting frame, in hardware units scaled by
 *                 2^16. Length 3.
 */
void inv_apply_calibration(struct inv_single_sensor_t *sensor, const long *bias)
{
 800cc64:	b580      	push	{r7, lr}
 800cc66:	b086      	sub	sp, #24
 800cc68:	af00      	add	r7, sp, #0
 800cc6a:	6078      	str	r0, [r7, #4]
 800cc6c:	6039      	str	r1, [r7, #0]
    long raw32[3];

    // Convert raw to calibrated
    raw32[0] = (long)sensor->raw[0] << 15;
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800cc74:	03db      	lsls	r3, r3, #15
 800cc76:	60fb      	str	r3, [r7, #12]
    raw32[1] = (long)sensor->raw[1] << 15;
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800cc7e:	03db      	lsls	r3, r3, #15
 800cc80:	613b      	str	r3, [r7, #16]
    raw32[2] = (long)sensor->raw[2] << 15;
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800cc88:	03db      	lsls	r3, r3, #15
 800cc8a:	617b      	str	r3, [r7, #20]

    inv_convert_to_body_with_scale(sensor->orientation, sensor->sensitivity << 1, raw32, sensor->raw_scaled);
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	b298      	uxth	r0, r3
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc96:	0059      	lsls	r1, r3, #1
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	330c      	adds	r3, #12
 800cc9c:	f107 020c 	add.w	r2, r7, #12
 800cca0:	f001 ff31 	bl	800eb06 <inv_convert_to_body_with_scale>

    raw32[0] -= bias[0] >> 1;
 800cca4:	68fa      	ldr	r2, [r7, #12]
 800cca6:	683b      	ldr	r3, [r7, #0]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	105b      	asrs	r3, r3, #1
 800ccac:	1ad3      	subs	r3, r2, r3
 800ccae:	60fb      	str	r3, [r7, #12]
    raw32[1] -= bias[1] >> 1;
 800ccb0:	693a      	ldr	r2, [r7, #16]
 800ccb2:	683b      	ldr	r3, [r7, #0]
 800ccb4:	3304      	adds	r3, #4
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	105b      	asrs	r3, r3, #1
 800ccba:	1ad3      	subs	r3, r2, r3
 800ccbc:	613b      	str	r3, [r7, #16]
    raw32[2] -= bias[2] >> 1;
 800ccbe:	697a      	ldr	r2, [r7, #20]
 800ccc0:	683b      	ldr	r3, [r7, #0]
 800ccc2:	3308      	adds	r3, #8
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	105b      	asrs	r3, r3, #1
 800ccc8:	1ad3      	subs	r3, r2, r3
 800ccca:	617b      	str	r3, [r7, #20]

    inv_convert_to_body_with_scale(sensor->orientation, sensor->sensitivity << 1, raw32, sensor->calibrated);
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	b298      	uxth	r0, r3
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ccd6:	0059      	lsls	r1, r3, #1
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	3318      	adds	r3, #24
 800ccdc:	f107 020c 	add.w	r2, r7, #12
 800cce0:	f001 ff11 	bl	800eb06 <inv_convert_to_body_with_scale>

    sensor->status |= INV_CALIBRATED;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cce8:	f043 0220 	orr.w	r2, r3, #32
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	631a      	str	r2, [r3, #48]	; 0x30
}
 800ccf0:	bf00      	nop
 800ccf2:	3718      	adds	r7, #24
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	bd80      	pop	{r7, pc}

0800ccf8 <inv_set_compass_disturbance>:

/** Set the state of a compass disturbance
 * @param[in] dist 1=disturbance, 0=no disturbance
 */
void inv_set_compass_disturbance(int dist)
{
 800ccf8:	b480      	push	{r7}
 800ccfa:	b083      	sub	sp, #12
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	6078      	str	r0, [r7, #4]
    inv_data_builder.compass_disturbance = dist;
 800cd00:	4a04      	ldr	r2, [pc, #16]	; (800cd14 <inv_set_compass_disturbance+0x1c>)
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	f8c2 313c 	str.w	r3, [r2, #316]	; 0x13c
}
 800cd08:	bf00      	nop
 800cd0a:	370c      	adds	r7, #12
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	bc80      	pop	{r7}
 800cd10:	4770      	bx	lr
 800cd12:	bf00      	nop
 800cd14:	200005bc 	.word	0x200005bc

0800cd18 <inv_set_gyro_bias>:
 * @param[in] bias Gyro bias in hardware units scaled by 2^16. In chip mounting frame.
 *            Length 3.
 * @param[in] accuracy Accuracy of bias. 0 = least accurate, 3 = most accurate.
 */
void inv_set_gyro_bias(const long *bias, int accuracy)
{
 800cd18:	b580      	push	{r7, lr}
 800cd1a:	b082      	sub	sp, #8
 800cd1c:	af00      	add	r7, sp, #0
 800cd1e:	6078      	str	r0, [r7, #4]
 800cd20:	6039      	str	r1, [r7, #0]
    if (bias != NULL)
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d010      	beq.n	800cd4a <inv_set_gyro_bias+0x32>
    {
        if (memcmp(inv_data_builder.save.gyro_bias, bias, sizeof(inv_data_builder.save.gyro_bias)))
 800cd28:	220c      	movs	r2, #12
 800cd2a:	6879      	ldr	r1, [r7, #4]
 800cd2c:	4819      	ldr	r0, [pc, #100]	; (800cd94 <inv_set_gyro_bias+0x7c>)
 800cd2e:	f003 f828 	bl	800fd82 <memcmp>
 800cd32:	4603      	mov	r3, r0
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d008      	beq.n	800cd4a <inv_set_gyro_bias+0x32>
        {
            memcpy(inv_data_builder.save.gyro_bias, bias, sizeof(inv_data_builder.save.gyro_bias));
 800cd38:	220c      	movs	r2, #12
 800cd3a:	6879      	ldr	r1, [r7, #4]
 800cd3c:	4815      	ldr	r0, [pc, #84]	; (800cd94 <inv_set_gyro_bias+0x7c>)
 800cd3e:	f003 f82e 	bl	800fd9e <memcpy>
            inv_apply_calibration(&sensors.gyro, inv_data_builder.save.gyro_bias);
 800cd42:	4914      	ldr	r1, [pc, #80]	; (800cd94 <inv_set_gyro_bias+0x7c>)
 800cd44:	4814      	ldr	r0, [pc, #80]	; (800cd98 <inv_set_gyro_bias+0x80>)
 800cd46:	f7ff ff8d 	bl	800cc64 <inv_apply_calibration>
        }
    }
    sensors.gyro.accuracy = accuracy;
 800cd4a:	4a13      	ldr	r2, [pc, #76]	; (800cd98 <inv_set_gyro_bias+0x80>)
 800cd4c:	683b      	ldr	r3, [r7, #0]
 800cd4e:	6353      	str	r3, [r2, #52]	; 0x34
    inv_data_builder.save.gyro_accuracy = accuracy;
 800cd50:	4a12      	ldr	r2, [pc, #72]	; (800cd9c <inv_set_gyro_bias+0x84>)
 800cd52:	683b      	ldr	r3, [r7, #0]
 800cd54:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

    /* TODO: What should we do if there's no temperature data? */
    if (sensors.temp.calibrated[0])
 800cd58:	4b0f      	ldr	r3, [pc, #60]	; (800cd98 <inv_set_gyro_bias+0x80>)
 800cd5a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d006      	beq.n	800cd70 <inv_set_gyro_bias+0x58>
        inv_data_builder.save.gyro_temp = sensors.temp.calibrated[0];
 800cd62:	4b0d      	ldr	r3, [pc, #52]	; (800cd98 <inv_set_gyro_bias+0x80>)
 800cd64:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800cd68:	4a0c      	ldr	r2, [pc, #48]	; (800cd9c <inv_set_gyro_bias+0x84>)
 800cd6a:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
 800cd6e:	e004      	b.n	800cd7a <inv_set_gyro_bias+0x62>
    else
        /* Set to 27 deg C for now until we've got a better solution. */
        inv_data_builder.save.gyro_temp = 1769472L;
 800cd70:	4b0a      	ldr	r3, [pc, #40]	; (800cd9c <inv_set_gyro_bias+0x84>)
 800cd72:	f44f 12d8 	mov.w	r2, #1769472	; 0x1b0000
 800cd76:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    inv_set_message(INV_MSG_NEW_GB_EVENT, INV_MSG_NEW_GB_EVENT, 0);
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	2104      	movs	r1, #4
 800cd7e:	2004      	movs	r0, #4
 800cd80:	f000 ffbe 	bl	800dd00 <inv_set_message>

    /* TODO: this flag works around the synchronization problem seen with using
       the user-exposed message layer to signal the temperature compensation
       module that gyro biases were set.
       A better, cleaner method is certainly needed. */
    inv_data_builder.save.gyro_bias_tc_set = true;
 800cd84:	4b05      	ldr	r3, [pc, #20]	; (800cd9c <inv_set_gyro_bias+0x84>)
 800cd86:	2201      	movs	r2, #1
 800cd88:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
}
 800cd8c:	bf00      	nop
 800cd8e:	3708      	adds	r7, #8
 800cd90:	46bd      	mov	sp, r7
 800cd92:	bd80      	pop	{r7, pc}
 800cd94:	200006bc 	.word	0x200006bc
 800cd98:	20001058 	.word	0x20001058
 800cd9c:	200005bc 	.word	0x200005bc

0800cda0 <inv_get_gyro_bias_tc_set>:
 *          The flag clear automatically after is read.
 *  @return true if the flag was set, indicating gyro biases were set.
 *          false if the flag was not set.
 */
int inv_get_gyro_bias_tc_set(void)
{
 800cda0:	b480      	push	{r7}
 800cda2:	b083      	sub	sp, #12
 800cda4:	af00      	add	r7, sp, #0
    int flag = (inv_data_builder.save.gyro_bias_tc_set == true);
 800cda6:	4b09      	ldr	r3, [pc, #36]	; (800cdcc <inv_get_gyro_bias_tc_set+0x2c>)
 800cda8:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800cdac:	2b01      	cmp	r3, #1
 800cdae:	bf0c      	ite	eq
 800cdb0:	2301      	moveq	r3, #1
 800cdb2:	2300      	movne	r3, #0
 800cdb4:	b2db      	uxtb	r3, r3
 800cdb6:	607b      	str	r3, [r7, #4]
    inv_data_builder.save.gyro_bias_tc_set = false;
 800cdb8:	4b04      	ldr	r3, [pc, #16]	; (800cdcc <inv_get_gyro_bias_tc_set+0x2c>)
 800cdba:	2200      	movs	r2, #0
 800cdbc:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    return flag;
 800cdc0:	687b      	ldr	r3, [r7, #4]
}
 800cdc2:	4618      	mov	r0, r3
 800cdc4:	370c      	adds	r7, #12
 800cdc6:	46bd      	mov	sp, r7
 800cdc8:	bc80      	pop	{r7}
 800cdca:	4770      	bx	lr
 800cdcc:	200005bc 	.word	0x200005bc

0800cdd0 <inv_get_gyro_bias>:
 *              Length 3.
 *  @param[in] temp
 *              Tempearature in degrees C.
 */
void inv_get_gyro_bias(long *bias, long *temp)
{
 800cdd0:	b580      	push	{r7, lr}
 800cdd2:	b082      	sub	sp, #8
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	6078      	str	r0, [r7, #4]
 800cdd8:	6039      	str	r1, [r7, #0]
    if (bias != NULL)
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d004      	beq.n	800cdea <inv_get_gyro_bias+0x1a>
        memcpy(bias, inv_data_builder.save.gyro_bias, sizeof(inv_data_builder.save.gyro_bias));
 800cde0:	220c      	movs	r2, #12
 800cde2:	4908      	ldr	r1, [pc, #32]	; (800ce04 <inv_get_gyro_bias+0x34>)
 800cde4:	6878      	ldr	r0, [r7, #4]
 800cde6:	f002 ffda 	bl	800fd9e <memcpy>
    if (temp != NULL)
 800cdea:	683b      	ldr	r3, [r7, #0]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d004      	beq.n	800cdfa <inv_get_gyro_bias+0x2a>
        temp[0] = inv_data_builder.save.gyro_temp;
 800cdf0:	4b05      	ldr	r3, [pc, #20]	; (800ce08 <inv_get_gyro_bias+0x38>)
 800cdf2:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	601a      	str	r2, [r3, #0]
}
 800cdfa:	bf00      	nop
 800cdfc:	3708      	adds	r7, #8
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	bd80      	pop	{r7, pc}
 800ce02:	bf00      	nop
 800ce04:	200006bc 	.word	0x200006bc
 800ce08:	200005bc 	.word	0x200005bc

0800ce0c <inv_build_accel>:
 *  @param[in]  timestamp
 *              Monotonic time stamp, for Android it's in nanoseconds.
 *  @return     Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_build_accel(const long *accel, int status, inv_time_t timestamp)
{
 800ce0c:	b580      	push	{r7, lr}
 800ce0e:	b084      	sub	sp, #16
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	60f8      	str	r0, [r7, #12]
 800ce14:	60b9      	str	r1, [r7, #8]
 800ce16:	607a      	str	r2, [r7, #4]
        fwrite(accel, sizeof(accel[0]), 3, inv_data_builder.file);
        fwrite(&timestamp, sizeof(timestamp), 1, inv_data_builder.file);
    }
#endif

    if ((status & INV_CALIBRATED) == 0)
 800ce18:	68bb      	ldr	r3, [r7, #8]
 800ce1a:	f003 0320 	and.w	r3, r3, #32
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d11e      	bne.n	800ce60 <inv_build_accel+0x54>
    {
        sensors.accel.raw[0] = (short)accel[0];
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	b21a      	sxth	r2, r3
 800ce28:	4b25      	ldr	r3, [pc, #148]	; (800cec0 <inv_build_accel+0xb4>)
 800ce2a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        sensors.accel.raw[1] = (short)accel[1];
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	3304      	adds	r3, #4
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	b21a      	sxth	r2, r3
 800ce36:	4b22      	ldr	r3, [pc, #136]	; (800cec0 <inv_build_accel+0xb4>)
 800ce38:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
        sensors.accel.raw[2] = (short)accel[2];
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	3308      	adds	r3, #8
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	b21a      	sxth	r2, r3
 800ce44:	4b1e      	ldr	r3, [pc, #120]	; (800cec0 <inv_build_accel+0xb4>)
 800ce46:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
        sensors.accel.status |= INV_RAW_DATA;
 800ce4a:	4b1d      	ldr	r3, [pc, #116]	; (800cec0 <inv_build_accel+0xb4>)
 800ce4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ce4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ce52:	4a1b      	ldr	r2, [pc, #108]	; (800cec0 <inv_build_accel+0xb4>)
 800ce54:	6753      	str	r3, [r2, #116]	; 0x74
        inv_apply_calibration(&sensors.accel, inv_data_builder.save.accel_bias);
 800ce56:	491b      	ldr	r1, [pc, #108]	; (800cec4 <inv_build_accel+0xb8>)
 800ce58:	481b      	ldr	r0, [pc, #108]	; (800cec8 <inv_build_accel+0xbc>)
 800ce5a:	f7ff ff03 	bl	800cc64 <inv_apply_calibration>
 800ce5e:	e01c      	b.n	800ce9a <inv_build_accel+0x8e>
    }
    else
    {
        sensors.accel.calibrated[0] = accel[0];
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	4a16      	ldr	r2, [pc, #88]	; (800cec0 <inv_build_accel+0xb4>)
 800ce66:	65d3      	str	r3, [r2, #92]	; 0x5c
        sensors.accel.calibrated[1] = accel[1];
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	685b      	ldr	r3, [r3, #4]
 800ce6c:	4a14      	ldr	r2, [pc, #80]	; (800cec0 <inv_build_accel+0xb4>)
 800ce6e:	6613      	str	r3, [r2, #96]	; 0x60
        sensors.accel.calibrated[2] = accel[2];
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	689b      	ldr	r3, [r3, #8]
 800ce74:	4a12      	ldr	r2, [pc, #72]	; (800cec0 <inv_build_accel+0xb4>)
 800ce76:	6653      	str	r3, [r2, #100]	; 0x64
        sensors.accel.status |= INV_CALIBRATED;
 800ce78:	4b11      	ldr	r3, [pc, #68]	; (800cec0 <inv_build_accel+0xb4>)
 800ce7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ce7c:	f043 0320 	orr.w	r3, r3, #32
 800ce80:	4a0f      	ldr	r2, [pc, #60]	; (800cec0 <inv_build_accel+0xb4>)
 800ce82:	6753      	str	r3, [r2, #116]	; 0x74
        sensors.accel.accuracy = status & 3;
 800ce84:	68bb      	ldr	r3, [r7, #8]
 800ce86:	f003 0303 	and.w	r3, r3, #3
 800ce8a:	4a0d      	ldr	r2, [pc, #52]	; (800cec0 <inv_build_accel+0xb4>)
 800ce8c:	6793      	str	r3, [r2, #120]	; 0x78
        inv_data_builder.save.accel_accuracy = status & 3;
 800ce8e:	68bb      	ldr	r3, [r7, #8]
 800ce90:	f003 0303 	and.w	r3, r3, #3
 800ce94:	4a0d      	ldr	r2, [pc, #52]	; (800cecc <inv_build_accel+0xc0>)
 800ce96:	f8c2 3134 	str.w	r3, [r2, #308]	; 0x134
    }
    sensors.accel.status |= INV_NEW_DATA | INV_SENSOR_ON;
 800ce9a:	4b09      	ldr	r3, [pc, #36]	; (800cec0 <inv_build_accel+0xb4>)
 800ce9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ce9e:	f443 73a0 	orr.w	r3, r3, #320	; 0x140
 800cea2:	4a07      	ldr	r2, [pc, #28]	; (800cec0 <inv_build_accel+0xb4>)
 800cea4:	6753      	str	r3, [r2, #116]	; 0x74
    sensors.accel.timestamp_prev = sensors.accel.timestamp;
 800cea6:	4b06      	ldr	r3, [pc, #24]	; (800cec0 <inv_build_accel+0xb4>)
 800cea8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ceaa:	4a05      	ldr	r2, [pc, #20]	; (800cec0 <inv_build_accel+0xb4>)
 800ceac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    sensors.accel.timestamp = timestamp;
 800ceb0:	4a03      	ldr	r2, [pc, #12]	; (800cec0 <inv_build_accel+0xb4>)
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	67d3      	str	r3, [r2, #124]	; 0x7c

    return INV_SUCCESS;
 800ceb6:	2300      	movs	r3, #0
}
 800ceb8:	4618      	mov	r0, r3
 800ceba:	3710      	adds	r7, #16
 800cebc:	46bd      	mov	sp, r7
 800cebe:	bd80      	pop	{r7, pc}
 800cec0:	20001058 	.word	0x20001058
 800cec4:	200006d0 	.word	0x200006d0
 800cec8:	2000109c 	.word	0x2000109c
 800cecc:	200005bc 	.word	0x200005bc

0800ced0 <inv_build_gyro>:
 * @param[in] timestamp Monotonic time stamp, for Android it's in nanoseconds.
 * @param[out] executed Set to 1 if data processing was done.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_build_gyro(const short *gyro, inv_time_t timestamp)
{
 800ced0:	b580      	push	{r7, lr}
 800ced2:	b082      	sub	sp, #8
 800ced4:	af00      	add	r7, sp, #0
 800ced6:	6078      	str	r0, [r7, #4]
 800ced8:	6039      	str	r1, [r7, #0]
        fwrite(gyro, sizeof(gyro[0]), 3, inv_data_builder.file);
        fwrite(&timestamp, sizeof(timestamp), 1, inv_data_builder.file);
    }
#endif

    memcpy(sensors.gyro.raw, gyro, 3 * sizeof(short));
 800ceda:	2206      	movs	r2, #6
 800cedc:	6879      	ldr	r1, [r7, #4]
 800cede:	480c      	ldr	r0, [pc, #48]	; (800cf10 <inv_build_gyro+0x40>)
 800cee0:	f002 ff5d 	bl	800fd9e <memcpy>
    sensors.gyro.status |= INV_NEW_DATA | INV_RAW_DATA | INV_SENSOR_ON;
 800cee4:	4b0b      	ldr	r3, [pc, #44]	; (800cf14 <inv_build_gyro+0x44>)
 800cee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cee8:	f443 73e0 	orr.w	r3, r3, #448	; 0x1c0
 800ceec:	4a09      	ldr	r2, [pc, #36]	; (800cf14 <inv_build_gyro+0x44>)
 800ceee:	6313      	str	r3, [r2, #48]	; 0x30
    sensors.gyro.timestamp_prev = sensors.gyro.timestamp;
 800cef0:	4b08      	ldr	r3, [pc, #32]	; (800cf14 <inv_build_gyro+0x44>)
 800cef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cef4:	4a07      	ldr	r2, [pc, #28]	; (800cf14 <inv_build_gyro+0x44>)
 800cef6:	63d3      	str	r3, [r2, #60]	; 0x3c
    sensors.gyro.timestamp = timestamp;
 800cef8:	4a06      	ldr	r2, [pc, #24]	; (800cf14 <inv_build_gyro+0x44>)
 800cefa:	683b      	ldr	r3, [r7, #0]
 800cefc:	6393      	str	r3, [r2, #56]	; 0x38
    inv_apply_calibration(&sensors.gyro, inv_data_builder.save.gyro_bias);
 800cefe:	4906      	ldr	r1, [pc, #24]	; (800cf18 <inv_build_gyro+0x48>)
 800cf00:	4804      	ldr	r0, [pc, #16]	; (800cf14 <inv_build_gyro+0x44>)
 800cf02:	f7ff feaf 	bl	800cc64 <inv_apply_calibration>

    return INV_SUCCESS;
 800cf06:	2300      	movs	r3, #0
}
 800cf08:	4618      	mov	r0, r3
 800cf0a:	3708      	adds	r7, #8
 800cf0c:	46bd      	mov	sp, r7
 800cf0e:	bd80      	pop	{r7, pc}
 800cf10:	2000105c 	.word	0x2000105c
 800cf14:	20001058 	.word	0x20001058
 800cf18:	200006bc 	.word	0x200006bc

0800cf1c <inv_build_temp>:
 *  @param[in]  timestamp   Monotonic time stamp; for Android it's in
 *                          nanoseconds.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_build_temp(const long temp, inv_time_t timestamp)
{
 800cf1c:	b480      	push	{r7}
 800cf1e:	b083      	sub	sp, #12
 800cf20:	af00      	add	r7, sp, #0
 800cf22:	6078      	str	r0, [r7, #4]
 800cf24:	6039      	str	r1, [r7, #0]
        fwrite(&type, sizeof(type), 1, inv_data_builder.file);
        fwrite(&temp, sizeof(temp), 1, inv_data_builder.file);
        fwrite(&timestamp, sizeof(timestamp), 1, inv_data_builder.file);
    }
#endif
    sensors.temp.calibrated[0] = temp;
 800cf26:	4a0e      	ldr	r2, [pc, #56]	; (800cf60 <inv_build_temp+0x44>)
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
    sensors.temp.status |= INV_NEW_DATA | INV_RAW_DATA | INV_SENSOR_ON;
 800cf2e:	4b0c      	ldr	r3, [pc, #48]	; (800cf60 <inv_build_temp+0x44>)
 800cf30:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800cf34:	f443 73e0 	orr.w	r3, r3, #448	; 0x1c0
 800cf38:	4a09      	ldr	r2, [pc, #36]	; (800cf60 <inv_build_temp+0x44>)
 800cf3a:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    sensors.temp.timestamp_prev = sensors.temp.timestamp;
 800cf3e:	4b08      	ldr	r3, [pc, #32]	; (800cf60 <inv_build_temp+0x44>)
 800cf40:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800cf44:	4a06      	ldr	r2, [pc, #24]	; (800cf60 <inv_build_temp+0x44>)
 800cf46:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
    sensors.temp.timestamp = timestamp;
 800cf4a:	4a05      	ldr	r2, [pc, #20]	; (800cf60 <inv_build_temp+0x44>)
 800cf4c:	683b      	ldr	r3, [r7, #0]
 800cf4e:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    /* TODO: Apply scale, remove offset. */

    return INV_SUCCESS;
 800cf52:	2300      	movs	r3, #0
}
 800cf54:	4618      	mov	r0, r3
 800cf56:	370c      	adds	r7, #12
 800cf58:	46bd      	mov	sp, r7
 800cf5a:	bc80      	pop	{r7}
 800cf5c:	4770      	bx	lr
 800cf5e:	bf00      	nop
 800cf60:	20001058 	.word	0x20001058

0800cf64 <inv_build_quat>:
 *                         nanoseconds.
 * @param[out] executed Set to 1 if data processing was done.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_build_quat(const long *quat, int status, inv_time_t timestamp)
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b084      	sub	sp, #16
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	60f8      	str	r0, [r7, #12]
 800cf6c:	60b9      	str	r1, [r7, #8]
 800cf6e:	607a      	str	r2, [r7, #4]
        fwrite(quat, sizeof(quat[0]), 4, inv_data_builder.file);
        fwrite(&timestamp, sizeof(timestamp), 1, inv_data_builder.file);
    }
#endif

    memcpy(sensors.quat.raw, quat, sizeof(sensors.quat.raw));
 800cf70:	2210      	movs	r2, #16
 800cf72:	68f9      	ldr	r1, [r7, #12]
 800cf74:	480e      	ldr	r0, [pc, #56]	; (800cfb0 <inv_build_quat+0x4c>)
 800cf76:	f002 ff12 	bl	800fd9e <memcpy>
    sensors.quat.timestamp = timestamp;
 800cf7a:	4a0e      	ldr	r2, [pc, #56]	; (800cfb4 <inv_build_quat+0x50>)
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    sensors.quat.status |= INV_NEW_DATA | INV_RAW_DATA | INV_SENSOR_ON;
 800cf82:	4b0c      	ldr	r3, [pc, #48]	; (800cfb4 <inv_build_quat+0x50>)
 800cf84:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800cf88:	f443 73e0 	orr.w	r3, r3, #448	; 0x1c0
 800cf8c:	4a09      	ldr	r2, [pc, #36]	; (800cfb4 <inv_build_quat+0x50>)
 800cf8e:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
    sensors.quat.status |= (INV_BIAS_APPLIED & status);
 800cf92:	4b08      	ldr	r3, [pc, #32]	; (800cfb4 <inv_build_quat+0x50>)
 800cf94:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
 800cf98:	68bb      	ldr	r3, [r7, #8]
 800cf9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800cf9e:	4313      	orrs	r3, r2
 800cfa0:	4a04      	ldr	r2, [pc, #16]	; (800cfb4 <inv_build_quat+0x50>)
 800cfa2:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120

    return INV_SUCCESS;
 800cfa6:	2300      	movs	r3, #0
}
 800cfa8:	4618      	mov	r0, r3
 800cfaa:	3710      	adds	r7, #16
 800cfac:	46bd      	mov	sp, r7
 800cfae:	bd80      	pop	{r7, pc}
 800cfb0:	20001168 	.word	0x20001168
 800cfb4:	20001058 	.word	0x20001058

0800cfb8 <inv_accel_was_turned_off>:

/** This should be called when the accel has been turned off. This is so
 * that we will know if the data is contiguous.
 */
void inv_accel_was_turned_off()
{
 800cfb8:	b480      	push	{r7}
 800cfba:	af00      	add	r7, sp, #0
    sensors.accel.status = 0;
 800cfbc:	4b03      	ldr	r3, [pc, #12]	; (800cfcc <inv_accel_was_turned_off+0x14>)
 800cfbe:	2200      	movs	r2, #0
 800cfc0:	675a      	str	r2, [r3, #116]	; 0x74
}
 800cfc2:	bf00      	nop
 800cfc4:	46bd      	mov	sp, r7
 800cfc6:	bc80      	pop	{r7}
 800cfc8:	4770      	bx	lr
 800cfca:	bf00      	nop
 800cfcc:	20001058 	.word	0x20001058

0800cfd0 <inv_compass_was_turned_off>:

/** This should be called when the compass has been turned off. This is so
 * that we will know if the data is contiguous.
 */
void inv_compass_was_turned_off()
{
 800cfd0:	b480      	push	{r7}
 800cfd2:	af00      	add	r7, sp, #0
    sensors.compass.status = 0;
 800cfd4:	4b03      	ldr	r3, [pc, #12]	; (800cfe4 <inv_compass_was_turned_off+0x14>)
 800cfd6:	2200      	movs	r2, #0
 800cfd8:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
}
 800cfdc:	bf00      	nop
 800cfde:	46bd      	mov	sp, r7
 800cfe0:	bc80      	pop	{r7}
 800cfe2:	4770      	bx	lr
 800cfe4:	20001058 	.word	0x20001058

0800cfe8 <inv_quaternion_sensor_was_turned_off>:

/** This should be called when the quaternion data from the DMP has been turned off. This is so
 * that we will know if the data is contiguous.
 */
void inv_quaternion_sensor_was_turned_off(void)
{
 800cfe8:	b480      	push	{r7}
 800cfea:	af00      	add	r7, sp, #0
    sensors.quat.status = 0;
 800cfec:	4b03      	ldr	r3, [pc, #12]	; (800cffc <inv_quaternion_sensor_was_turned_off+0x14>)
 800cfee:	2200      	movs	r2, #0
 800cff0:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 800cff4:	bf00      	nop
 800cff6:	46bd      	mov	sp, r7
 800cff8:	bc80      	pop	{r7}
 800cffa:	4770      	bx	lr
 800cffc:	20001058 	.word	0x20001058

0800d000 <inv_gyro_was_turned_off>:

/** This should be called when the gyro has been turned off. This is so
 * that we will know if the data is contiguous.
 */
void inv_gyro_was_turned_off()
{
 800d000:	b480      	push	{r7}
 800d002:	af00      	add	r7, sp, #0
    sensors.gyro.status = 0;
 800d004:	4b03      	ldr	r3, [pc, #12]	; (800d014 <inv_gyro_was_turned_off+0x14>)
 800d006:	2200      	movs	r2, #0
 800d008:	631a      	str	r2, [r3, #48]	; 0x30
}
 800d00a:	bf00      	nop
 800d00c:	46bd      	mov	sp, r7
 800d00e:	bc80      	pop	{r7}
 800d010:	4770      	bx	lr
 800d012:	bf00      	nop
 800d014:	20001058 	.word	0x20001058

0800d018 <inv_register_data_cb>:
 *            gyro data, INV_MAG_NEW = compass data. So passing in
 *            INV_ACCEL_NEW | INV_MAG_NEW, a
 *            callback would be generated if there was new magnetomer data OR new accel data.
 */
inv_error_t inv_register_data_cb(inv_error_t (*func)(struct inv_sensor_cal_t *data), int priority, int sensor_type)
{
 800d018:	b580      	push	{r7, lr}
 800d01a:	b088      	sub	sp, #32
 800d01c:	af00      	add	r7, sp, #0
 800d01e:	60f8      	str	r0, [r7, #12]
 800d020:	60b9      	str	r1, [r7, #8]
 800d022:	607a      	str	r2, [r7, #4]
    inv_error_t result = INV_SUCCESS;
 800d024:	2300      	movs	r3, #0
 800d026:	61fb      	str	r3, [r7, #28]
    int kk, nn;

    // Make sure we haven't registered this function already
    // Or used the same priority
    for (kk = 0; kk < inv_data_builder.num_cb; ++kk)
 800d028:	2300      	movs	r3, #0
 800d02a:	61bb      	str	r3, [r7, #24]
 800d02c:	e01c      	b.n	800d068 <inv_register_data_cb+0x50>
    {
        if ((inv_data_builder.process[kk].func == func) || (inv_data_builder.process[kk].priority == priority))
 800d02e:	4949      	ldr	r1, [pc, #292]	; (800d154 <inv_register_data_cb+0x13c>)
 800d030:	69ba      	ldr	r2, [r7, #24]
 800d032:	4613      	mov	r3, r2
 800d034:	005b      	lsls	r3, r3, #1
 800d036:	4413      	add	r3, r2
 800d038:	009b      	lsls	r3, r3, #2
 800d03a:	440b      	add	r3, r1
 800d03c:	3304      	adds	r3, #4
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	68fa      	ldr	r2, [r7, #12]
 800d042:	429a      	cmp	r2, r3
 800d044:	d00b      	beq.n	800d05e <inv_register_data_cb+0x46>
 800d046:	4943      	ldr	r1, [pc, #268]	; (800d154 <inv_register_data_cb+0x13c>)
 800d048:	69ba      	ldr	r2, [r7, #24]
 800d04a:	4613      	mov	r3, r2
 800d04c:	005b      	lsls	r3, r3, #1
 800d04e:	4413      	add	r3, r2
 800d050:	009b      	lsls	r3, r3, #2
 800d052:	440b      	add	r3, r1
 800d054:	3308      	adds	r3, #8
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	68ba      	ldr	r2, [r7, #8]
 800d05a:	429a      	cmp	r2, r3
 800d05c:	d101      	bne.n	800d062 <inv_register_data_cb+0x4a>
        {
            return INV_ERROR_INVALID_PARAMETER; // fixme give a warning
 800d05e:	2316      	movs	r3, #22
 800d060:	e074      	b.n	800d14c <inv_register_data_cb+0x134>
    for (kk = 0; kk < inv_data_builder.num_cb; ++kk)
 800d062:	69bb      	ldr	r3, [r7, #24]
 800d064:	3301      	adds	r3, #1
 800d066:	61bb      	str	r3, [r7, #24]
 800d068:	4b3a      	ldr	r3, [pc, #232]	; (800d154 <inv_register_data_cb+0x13c>)
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	69ba      	ldr	r2, [r7, #24]
 800d06e:	429a      	cmp	r2, r3
 800d070:	dbdd      	blt.n	800d02e <inv_register_data_cb+0x16>
        }
    }

    // Make sure we have not filled up our number of allowable callbacks
    if (inv_data_builder.num_cb <= INV_MAX_DATA_CB - 1)
 800d072:	4b38      	ldr	r3, [pc, #224]	; (800d154 <inv_register_data_cb+0x13c>)
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	2b13      	cmp	r3, #19
 800d078:	dc62      	bgt.n	800d140 <inv_register_data_cb+0x128>
    {
        kk = 0;
 800d07a:	2300      	movs	r3, #0
 800d07c:	61bb      	str	r3, [r7, #24]
        if (inv_data_builder.num_cb != 0)
 800d07e:	4b35      	ldr	r3, [pc, #212]	; (800d154 <inv_register_data_cb+0x13c>)
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d038      	beq.n	800d0f8 <inv_register_data_cb+0xe0>
        {
            // set kk to be where this new callback goes in the array
            while ((kk < inv_data_builder.num_cb) && (inv_data_builder.process[kk].priority < priority))
 800d086:	e002      	b.n	800d08e <inv_register_data_cb+0x76>
            {
                kk++;
 800d088:	69bb      	ldr	r3, [r7, #24]
 800d08a:	3301      	adds	r3, #1
 800d08c:	61bb      	str	r3, [r7, #24]
            while ((kk < inv_data_builder.num_cb) && (inv_data_builder.process[kk].priority < priority))
 800d08e:	4b31      	ldr	r3, [pc, #196]	; (800d154 <inv_register_data_cb+0x13c>)
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	69ba      	ldr	r2, [r7, #24]
 800d094:	429a      	cmp	r2, r3
 800d096:	da0b      	bge.n	800d0b0 <inv_register_data_cb+0x98>
 800d098:	492e      	ldr	r1, [pc, #184]	; (800d154 <inv_register_data_cb+0x13c>)
 800d09a:	69ba      	ldr	r2, [r7, #24]
 800d09c:	4613      	mov	r3, r2
 800d09e:	005b      	lsls	r3, r3, #1
 800d0a0:	4413      	add	r3, r2
 800d0a2:	009b      	lsls	r3, r3, #2
 800d0a4:	440b      	add	r3, r1
 800d0a6:	3308      	adds	r3, #8
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	68ba      	ldr	r2, [r7, #8]
 800d0ac:	429a      	cmp	r2, r3
 800d0ae:	dceb      	bgt.n	800d088 <inv_register_data_cb+0x70>
            }
            if (kk != inv_data_builder.num_cb)
 800d0b0:	4b28      	ldr	r3, [pc, #160]	; (800d154 <inv_register_data_cb+0x13c>)
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	69ba      	ldr	r2, [r7, #24]
 800d0b6:	429a      	cmp	r2, r3
 800d0b8:	d01e      	beq.n	800d0f8 <inv_register_data_cb+0xe0>
            {
                // We need to move the others
                for (nn = inv_data_builder.num_cb; nn > kk; --nn)
 800d0ba:	4b26      	ldr	r3, [pc, #152]	; (800d154 <inv_register_data_cb+0x13c>)
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	617b      	str	r3, [r7, #20]
 800d0c0:	e016      	b.n	800d0f0 <inv_register_data_cb+0xd8>
                {
                    inv_data_builder.process[nn] = inv_data_builder.process[nn - 1];
 800d0c2:	697b      	ldr	r3, [r7, #20]
 800d0c4:	1e5a      	subs	r2, r3, #1
 800d0c6:	4823      	ldr	r0, [pc, #140]	; (800d154 <inv_register_data_cb+0x13c>)
 800d0c8:	6979      	ldr	r1, [r7, #20]
 800d0ca:	460b      	mov	r3, r1
 800d0cc:	005b      	lsls	r3, r3, #1
 800d0ce:	440b      	add	r3, r1
 800d0d0:	009b      	lsls	r3, r3, #2
 800d0d2:	18c1      	adds	r1, r0, r3
 800d0d4:	481f      	ldr	r0, [pc, #124]	; (800d154 <inv_register_data_cb+0x13c>)
 800d0d6:	4613      	mov	r3, r2
 800d0d8:	005b      	lsls	r3, r3, #1
 800d0da:	4413      	add	r3, r2
 800d0dc:	009b      	lsls	r3, r3, #2
 800d0de:	18c2      	adds	r2, r0, r3
 800d0e0:	1d0b      	adds	r3, r1, #4
 800d0e2:	3204      	adds	r2, #4
 800d0e4:	ca07      	ldmia	r2, {r0, r1, r2}
 800d0e6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                for (nn = inv_data_builder.num_cb; nn > kk; --nn)
 800d0ea:	697b      	ldr	r3, [r7, #20]
 800d0ec:	3b01      	subs	r3, #1
 800d0ee:	617b      	str	r3, [r7, #20]
 800d0f0:	697a      	ldr	r2, [r7, #20]
 800d0f2:	69bb      	ldr	r3, [r7, #24]
 800d0f4:	429a      	cmp	r2, r3
 800d0f6:	dce4      	bgt.n	800d0c2 <inv_register_data_cb+0xaa>
                }
            }
        }
        // Add new callback
        inv_data_builder.process[kk].func = func;
 800d0f8:	4916      	ldr	r1, [pc, #88]	; (800d154 <inv_register_data_cb+0x13c>)
 800d0fa:	69ba      	ldr	r2, [r7, #24]
 800d0fc:	4613      	mov	r3, r2
 800d0fe:	005b      	lsls	r3, r3, #1
 800d100:	4413      	add	r3, r2
 800d102:	009b      	lsls	r3, r3, #2
 800d104:	440b      	add	r3, r1
 800d106:	3304      	adds	r3, #4
 800d108:	68fa      	ldr	r2, [r7, #12]
 800d10a:	601a      	str	r2, [r3, #0]
        inv_data_builder.process[kk].priority = priority;
 800d10c:	4911      	ldr	r1, [pc, #68]	; (800d154 <inv_register_data_cb+0x13c>)
 800d10e:	69ba      	ldr	r2, [r7, #24]
 800d110:	4613      	mov	r3, r2
 800d112:	005b      	lsls	r3, r3, #1
 800d114:	4413      	add	r3, r2
 800d116:	009b      	lsls	r3, r3, #2
 800d118:	440b      	add	r3, r1
 800d11a:	3308      	adds	r3, #8
 800d11c:	68ba      	ldr	r2, [r7, #8]
 800d11e:	601a      	str	r2, [r3, #0]
        inv_data_builder.process[kk].data_required = sensor_type;
 800d120:	490c      	ldr	r1, [pc, #48]	; (800d154 <inv_register_data_cb+0x13c>)
 800d122:	69ba      	ldr	r2, [r7, #24]
 800d124:	4613      	mov	r3, r2
 800d126:	005b      	lsls	r3, r3, #1
 800d128:	4413      	add	r3, r2
 800d12a:	009b      	lsls	r3, r3, #2
 800d12c:	440b      	add	r3, r1
 800d12e:	330c      	adds	r3, #12
 800d130:	687a      	ldr	r2, [r7, #4]
 800d132:	601a      	str	r2, [r3, #0]
        inv_data_builder.num_cb++;
 800d134:	4b07      	ldr	r3, [pc, #28]	; (800d154 <inv_register_data_cb+0x13c>)
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	3301      	adds	r3, #1
 800d13a:	4a06      	ldr	r2, [pc, #24]	; (800d154 <inv_register_data_cb+0x13c>)
 800d13c:	6013      	str	r3, [r2, #0]
 800d13e:	e004      	b.n	800d14a <inv_register_data_cb+0x132>
    }
    else
    {
        MPL_LOGE("Unable to add feature callback as too many were already registered\n");
 800d140:	4805      	ldr	r0, [pc, #20]	; (800d158 <inv_register_data_cb+0x140>)
 800d142:	f003 fdaf 	bl	8010ca4 <puts>
        result = INV_ERROR_MEMORY_EXAUSTED;
 800d146:	230c      	movs	r3, #12
 800d148:	61fb      	str	r3, [r7, #28]
    }

    return result;
 800d14a:	69fb      	ldr	r3, [r7, #28]
}
 800d14c:	4618      	mov	r0, r3
 800d14e:	3720      	adds	r7, #32
 800d150:	46bd      	mov	sp, r7
 800d152:	bd80      	pop	{r7, pc}
 800d154:	200005bc 	.word	0x200005bc
 800d158:	08015dec 	.word	0x08015dec

0800d15c <inv_unregister_data_cb>:
 *            gyro data, INV_MAG_NEW = compass data. So passing in
 *            INV_ACCEL_NEW | INV_MAG_NEW, a
 *            callback would be generated if there was new magnetomer data OR new accel data.
 */
inv_error_t inv_unregister_data_cb(inv_error_t (*func)(struct inv_sensor_cal_t *data))
{
 800d15c:	b480      	push	{r7}
 800d15e:	b085      	sub	sp, #20
 800d160:	af00      	add	r7, sp, #0
 800d162:	6078      	str	r0, [r7, #4]
    int kk, nn;

    for (kk = 0; kk < inv_data_builder.num_cb; ++kk)
 800d164:	2300      	movs	r3, #0
 800d166:	60fb      	str	r3, [r7, #12]
 800d168:	e035      	b.n	800d1d6 <inv_unregister_data_cb+0x7a>
    {
        if (inv_data_builder.process[kk].func == func)
 800d16a:	4920      	ldr	r1, [pc, #128]	; (800d1ec <inv_unregister_data_cb+0x90>)
 800d16c:	68fa      	ldr	r2, [r7, #12]
 800d16e:	4613      	mov	r3, r2
 800d170:	005b      	lsls	r3, r3, #1
 800d172:	4413      	add	r3, r2
 800d174:	009b      	lsls	r3, r3, #2
 800d176:	440b      	add	r3, r1
 800d178:	3304      	adds	r3, #4
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	687a      	ldr	r2, [r7, #4]
 800d17e:	429a      	cmp	r2, r3
 800d180:	d126      	bne.n	800d1d0 <inv_unregister_data_cb+0x74>
        {
            // Delete this callback
            for (nn = kk + 1; nn < inv_data_builder.num_cb; ++nn)
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	3301      	adds	r3, #1
 800d186:	60bb      	str	r3, [r7, #8]
 800d188:	e016      	b.n	800d1b8 <inv_unregister_data_cb+0x5c>
            {
                inv_data_builder.process[nn - 1] = inv_data_builder.process[nn];
 800d18a:	68bb      	ldr	r3, [r7, #8]
 800d18c:	1e5a      	subs	r2, r3, #1
 800d18e:	4917      	ldr	r1, [pc, #92]	; (800d1ec <inv_unregister_data_cb+0x90>)
 800d190:	4613      	mov	r3, r2
 800d192:	005b      	lsls	r3, r3, #1
 800d194:	4413      	add	r3, r2
 800d196:	009b      	lsls	r3, r3, #2
 800d198:	4419      	add	r1, r3
 800d19a:	4814      	ldr	r0, [pc, #80]	; (800d1ec <inv_unregister_data_cb+0x90>)
 800d19c:	68ba      	ldr	r2, [r7, #8]
 800d19e:	4613      	mov	r3, r2
 800d1a0:	005b      	lsls	r3, r3, #1
 800d1a2:	4413      	add	r3, r2
 800d1a4:	009b      	lsls	r3, r3, #2
 800d1a6:	18c2      	adds	r2, r0, r3
 800d1a8:	1d0b      	adds	r3, r1, #4
 800d1aa:	3204      	adds	r2, #4
 800d1ac:	ca07      	ldmia	r2, {r0, r1, r2}
 800d1ae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            for (nn = kk + 1; nn < inv_data_builder.num_cb; ++nn)
 800d1b2:	68bb      	ldr	r3, [r7, #8]
 800d1b4:	3301      	adds	r3, #1
 800d1b6:	60bb      	str	r3, [r7, #8]
 800d1b8:	4b0c      	ldr	r3, [pc, #48]	; (800d1ec <inv_unregister_data_cb+0x90>)
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	68ba      	ldr	r2, [r7, #8]
 800d1be:	429a      	cmp	r2, r3
 800d1c0:	dbe3      	blt.n	800d18a <inv_unregister_data_cb+0x2e>
            }
            inv_data_builder.num_cb--;
 800d1c2:	4b0a      	ldr	r3, [pc, #40]	; (800d1ec <inv_unregister_data_cb+0x90>)
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	3b01      	subs	r3, #1
 800d1c8:	4a08      	ldr	r2, [pc, #32]	; (800d1ec <inv_unregister_data_cb+0x90>)
 800d1ca:	6013      	str	r3, [r2, #0]
            return INV_SUCCESS;
 800d1cc:	2300      	movs	r3, #0
 800d1ce:	e008      	b.n	800d1e2 <inv_unregister_data_cb+0x86>
    for (kk = 0; kk < inv_data_builder.num_cb; ++kk)
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	3301      	adds	r3, #1
 800d1d4:	60fb      	str	r3, [r7, #12]
 800d1d6:	4b05      	ldr	r3, [pc, #20]	; (800d1ec <inv_unregister_data_cb+0x90>)
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	68fa      	ldr	r2, [r7, #12]
 800d1dc:	429a      	cmp	r2, r3
 800d1de:	dbc4      	blt.n	800d16a <inv_unregister_data_cb+0xe>
        }
    }

    return INV_SUCCESS; // We did not find the callback
 800d1e0:	2300      	movs	r3, #0
}
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	3714      	adds	r7, #20
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	bc80      	pop	{r7}
 800d1ea:	4770      	bx	lr
 800d1ec:	200005bc 	.word	0x200005bc

0800d1f0 <inv_execute_on_data>:
 * It will process the data it has received and update all the internal states
 * and features that have been turned on.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_execute_on_data(void)
{
 800d1f0:	b580      	push	{r7, lr}
 800d1f2:	b084      	sub	sp, #16
 800d1f4:	af00      	add	r7, sp, #0
        int type = PLAYBACK_DBG_TYPE_EXECUTE;
        fwrite(&type, sizeof(type), 1, inv_data_builder.file);
    }
#endif
    // Determine what new data we have
    mode = 0;
 800d1f6:	2300      	movs	r3, #0
 800d1f8:	607b      	str	r3, [r7, #4]
    if (sensors.gyro.status & INV_NEW_DATA)
 800d1fa:	4b35      	ldr	r3, [pc, #212]	; (800d2d0 <inv_execute_on_data+0xe0>)
 800d1fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d1fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d202:	2b00      	cmp	r3, #0
 800d204:	d003      	beq.n	800d20e <inv_execute_on_data+0x1e>
        mode |= INV_GYRO_NEW;
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	f043 0302 	orr.w	r3, r3, #2
 800d20c:	607b      	str	r3, [r7, #4]
    if (sensors.accel.status & INV_NEW_DATA)
 800d20e:	4b30      	ldr	r3, [pc, #192]	; (800d2d0 <inv_execute_on_data+0xe0>)
 800d210:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d212:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d216:	2b00      	cmp	r3, #0
 800d218:	d003      	beq.n	800d222 <inv_execute_on_data+0x32>
        mode |= INV_ACCEL_NEW;
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	f043 0301 	orr.w	r3, r3, #1
 800d220:	607b      	str	r3, [r7, #4]
    if (sensors.compass.status & INV_NEW_DATA)
 800d222:	4b2b      	ldr	r3, [pc, #172]	; (800d2d0 <inv_execute_on_data+0xe0>)
 800d224:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800d228:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d003      	beq.n	800d238 <inv_execute_on_data+0x48>
        mode |= INV_MAG_NEW;
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	f043 0304 	orr.w	r3, r3, #4
 800d236:	607b      	str	r3, [r7, #4]
    if (sensors.temp.status & INV_NEW_DATA)
 800d238:	4b25      	ldr	r3, [pc, #148]	; (800d2d0 <inv_execute_on_data+0xe0>)
 800d23a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800d23e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d242:	2b00      	cmp	r3, #0
 800d244:	d003      	beq.n	800d24e <inv_execute_on_data+0x5e>
        mode |= INV_TEMP_NEW;
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	f043 0308 	orr.w	r3, r3, #8
 800d24c:	607b      	str	r3, [r7, #4]
    if (sensors.quat.status & INV_NEW_DATA)
 800d24e:	4b20      	ldr	r3, [pc, #128]	; (800d2d0 <inv_execute_on_data+0xe0>)
 800d250:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800d254:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d003      	beq.n	800d264 <inv_execute_on_data+0x74>
        mode |= INV_QUAT_NEW;
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	f043 0310 	orr.w	r3, r3, #16
 800d262:	607b      	str	r3, [r7, #4]

    first_error = INV_SUCCESS;
 800d264:	2300      	movs	r3, #0
 800d266:	60fb      	str	r3, [r7, #12]

    for (kk = 0; kk < inv_data_builder.num_cb; ++kk)
 800d268:	2300      	movs	r3, #0
 800d26a:	60bb      	str	r3, [r7, #8]
 800d26c:	e023      	b.n	800d2b6 <inv_execute_on_data+0xc6>
    {
        if (mode & inv_data_builder.process[kk].data_required)
 800d26e:	4919      	ldr	r1, [pc, #100]	; (800d2d4 <inv_execute_on_data+0xe4>)
 800d270:	68ba      	ldr	r2, [r7, #8]
 800d272:	4613      	mov	r3, r2
 800d274:	005b      	lsls	r3, r3, #1
 800d276:	4413      	add	r3, r2
 800d278:	009b      	lsls	r3, r3, #2
 800d27a:	440b      	add	r3, r1
 800d27c:	330c      	adds	r3, #12
 800d27e:	681a      	ldr	r2, [r3, #0]
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	4013      	ands	r3, r2
 800d284:	2b00      	cmp	r3, #0
 800d286:	d013      	beq.n	800d2b0 <inv_execute_on_data+0xc0>
        {
            result = inv_data_builder.process[kk].func(&sensors);
 800d288:	4912      	ldr	r1, [pc, #72]	; (800d2d4 <inv_execute_on_data+0xe4>)
 800d28a:	68ba      	ldr	r2, [r7, #8]
 800d28c:	4613      	mov	r3, r2
 800d28e:	005b      	lsls	r3, r3, #1
 800d290:	4413      	add	r3, r2
 800d292:	009b      	lsls	r3, r3, #2
 800d294:	440b      	add	r3, r1
 800d296:	3304      	adds	r3, #4
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	480d      	ldr	r0, [pc, #52]	; (800d2d0 <inv_execute_on_data+0xe0>)
 800d29c:	4798      	blx	r3
 800d29e:	6038      	str	r0, [r7, #0]
            if (result && !first_error)
 800d2a0:	683b      	ldr	r3, [r7, #0]
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d004      	beq.n	800d2b0 <inv_execute_on_data+0xc0>
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d101      	bne.n	800d2b0 <inv_execute_on_data+0xc0>
            {
                first_error = result;
 800d2ac:	683b      	ldr	r3, [r7, #0]
 800d2ae:	60fb      	str	r3, [r7, #12]
    for (kk = 0; kk < inv_data_builder.num_cb; ++kk)
 800d2b0:	68bb      	ldr	r3, [r7, #8]
 800d2b2:	3301      	adds	r3, #1
 800d2b4:	60bb      	str	r3, [r7, #8]
 800d2b6:	4b07      	ldr	r3, [pc, #28]	; (800d2d4 <inv_execute_on_data+0xe4>)
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	68ba      	ldr	r2, [r7, #8]
 800d2bc:	429a      	cmp	r2, r3
 800d2be:	dbd6      	blt.n	800d26e <inv_execute_on_data+0x7e>
            }
        }
    }

    inv_set_contiguous();
 800d2c0:	f000 f80a 	bl	800d2d8 <inv_set_contiguous>

    return first_error;
 800d2c4:	68fb      	ldr	r3, [r7, #12]
}
 800d2c6:	4618      	mov	r0, r3
 800d2c8:	3710      	adds	r7, #16
 800d2ca:	46bd      	mov	sp, r7
 800d2cc:	bd80      	pop	{r7, pc}
 800d2ce:	bf00      	nop
 800d2d0:	20001058 	.word	0x20001058
 800d2d4:	200005bc 	.word	0x200005bc

0800d2d8 <inv_set_contiguous>:

/** Cleans up status bits after running all the callbacks. It sets the contiguous flag.
 *
 */
static void inv_set_contiguous(void)
{
 800d2d8:	b480      	push	{r7}
 800d2da:	b083      	sub	sp, #12
 800d2dc:	af00      	add	r7, sp, #0
    inv_time_t current_time = 0;
 800d2de:	2300      	movs	r3, #0
 800d2e0:	607b      	str	r3, [r7, #4]
    if (sensors.gyro.status & INV_NEW_DATA)
 800d2e2:	4b48      	ldr	r3, [pc, #288]	; (800d404 <inv_set_contiguous+0x12c>)
 800d2e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d008      	beq.n	800d300 <inv_set_contiguous+0x28>
    {
        sensors.gyro.status |= INV_CONTIGUOUS;
 800d2ee:	4b45      	ldr	r3, [pc, #276]	; (800d404 <inv_set_contiguous+0x12c>)
 800d2f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2f2:	f043 0310 	orr.w	r3, r3, #16
 800d2f6:	4a43      	ldr	r2, [pc, #268]	; (800d404 <inv_set_contiguous+0x12c>)
 800d2f8:	6313      	str	r3, [r2, #48]	; 0x30
        current_time = sensors.gyro.timestamp;
 800d2fa:	4b42      	ldr	r3, [pc, #264]	; (800d404 <inv_set_contiguous+0x12c>)
 800d2fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2fe:	607b      	str	r3, [r7, #4]
    }
    if (sensors.accel.status & INV_NEW_DATA)
 800d300:	4b40      	ldr	r3, [pc, #256]	; (800d404 <inv_set_contiguous+0x12c>)
 800d302:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d00c      	beq.n	800d326 <inv_set_contiguous+0x4e>
    {
        sensors.accel.status |= INV_CONTIGUOUS;
 800d30c:	4b3d      	ldr	r3, [pc, #244]	; (800d404 <inv_set_contiguous+0x12c>)
 800d30e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d310:	f043 0310 	orr.w	r3, r3, #16
 800d314:	4a3b      	ldr	r2, [pc, #236]	; (800d404 <inv_set_contiguous+0x12c>)
 800d316:	6753      	str	r3, [r2, #116]	; 0x74
        current_time = MAX(current_time, sensors.accel.timestamp);
 800d318:	4b3a      	ldr	r3, [pc, #232]	; (800d404 <inv_set_contiguous+0x12c>)
 800d31a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d31c:	687a      	ldr	r2, [r7, #4]
 800d31e:	4293      	cmp	r3, r2
 800d320:	bf38      	it	cc
 800d322:	4613      	movcc	r3, r2
 800d324:	607b      	str	r3, [r7, #4]
    }
    if (sensors.compass.status & INV_NEW_DATA)
 800d326:	4b37      	ldr	r3, [pc, #220]	; (800d404 <inv_set_contiguous+0x12c>)
 800d328:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800d32c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d330:	2b00      	cmp	r3, #0
 800d332:	d00f      	beq.n	800d354 <inv_set_contiguous+0x7c>
    {
        sensors.compass.status |= INV_CONTIGUOUS;
 800d334:	4b33      	ldr	r3, [pc, #204]	; (800d404 <inv_set_contiguous+0x12c>)
 800d336:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800d33a:	f043 0310 	orr.w	r3, r3, #16
 800d33e:	4a31      	ldr	r2, [pc, #196]	; (800d404 <inv_set_contiguous+0x12c>)
 800d340:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
        current_time = MAX(current_time, sensors.compass.timestamp);
 800d344:	4b2f      	ldr	r3, [pc, #188]	; (800d404 <inv_set_contiguous+0x12c>)
 800d346:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800d34a:	687a      	ldr	r2, [r7, #4]
 800d34c:	4293      	cmp	r3, r2
 800d34e:	bf38      	it	cc
 800d350:	4613      	movcc	r3, r2
 800d352:	607b      	str	r3, [r7, #4]
    }
    if (sensors.temp.status & INV_NEW_DATA)
 800d354:	4b2b      	ldr	r3, [pc, #172]	; (800d404 <inv_set_contiguous+0x12c>)
 800d356:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800d35a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d00f      	beq.n	800d382 <inv_set_contiguous+0xaa>
    {
        sensors.temp.status |= INV_CONTIGUOUS;
 800d362:	4b28      	ldr	r3, [pc, #160]	; (800d404 <inv_set_contiguous+0x12c>)
 800d364:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800d368:	f043 0310 	orr.w	r3, r3, #16
 800d36c:	4a25      	ldr	r2, [pc, #148]	; (800d404 <inv_set_contiguous+0x12c>)
 800d36e:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
        current_time = MAX(current_time, sensors.temp.timestamp);
 800d372:	4b24      	ldr	r3, [pc, #144]	; (800d404 <inv_set_contiguous+0x12c>)
 800d374:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800d378:	687a      	ldr	r2, [r7, #4]
 800d37a:	4293      	cmp	r3, r2
 800d37c:	bf38      	it	cc
 800d37e:	4613      	movcc	r3, r2
 800d380:	607b      	str	r3, [r7, #4]
    }
    if (sensors.quat.status & INV_NEW_DATA)
 800d382:	4b20      	ldr	r3, [pc, #128]	; (800d404 <inv_set_contiguous+0x12c>)
 800d384:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800d388:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d00f      	beq.n	800d3b0 <inv_set_contiguous+0xd8>
    {
        sensors.quat.status |= INV_CONTIGUOUS;
 800d390:	4b1c      	ldr	r3, [pc, #112]	; (800d404 <inv_set_contiguous+0x12c>)
 800d392:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800d396:	f043 0310 	orr.w	r3, r3, #16
 800d39a:	4a1a      	ldr	r2, [pc, #104]	; (800d404 <inv_set_contiguous+0x12c>)
 800d39c:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
        current_time = MAX(current_time, sensors.quat.timestamp);
 800d3a0:	4b18      	ldr	r3, [pc, #96]	; (800d404 <inv_set_contiguous+0x12c>)
 800d3a2:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800d3a6:	687a      	ldr	r2, [r7, #4]
 800d3a8:	4293      	cmp	r3, r2
 800d3aa:	bf38      	it	cc
 800d3ac:	4613      	movcc	r3, r2
 800d3ae:	607b      	str	r3, [r7, #4]
    if (inv_delta_time_ms(current_time, sensors.temp.timestamp) >= 2000)
        inv_temperature_was_turned_off();
#endif

    /* clear bits */
    sensors.gyro.status &= ~INV_NEW_DATA;
 800d3b0:	4b14      	ldr	r3, [pc, #80]	; (800d404 <inv_set_contiguous+0x12c>)
 800d3b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d3b8:	4a12      	ldr	r2, [pc, #72]	; (800d404 <inv_set_contiguous+0x12c>)
 800d3ba:	6313      	str	r3, [r2, #48]	; 0x30
    sensors.accel.status &= ~INV_NEW_DATA;
 800d3bc:	4b11      	ldr	r3, [pc, #68]	; (800d404 <inv_set_contiguous+0x12c>)
 800d3be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d3c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d3c4:	4a0f      	ldr	r2, [pc, #60]	; (800d404 <inv_set_contiguous+0x12c>)
 800d3c6:	6753      	str	r3, [r2, #116]	; 0x74
    sensors.compass.status &= ~INV_NEW_DATA;
 800d3c8:	4b0e      	ldr	r3, [pc, #56]	; (800d404 <inv_set_contiguous+0x12c>)
 800d3ca:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800d3ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d3d2:	4a0c      	ldr	r2, [pc, #48]	; (800d404 <inv_set_contiguous+0x12c>)
 800d3d4:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
    sensors.temp.status &= ~INV_NEW_DATA;
 800d3d8:	4b0a      	ldr	r3, [pc, #40]	; (800d404 <inv_set_contiguous+0x12c>)
 800d3da:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800d3de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d3e2:	4a08      	ldr	r2, [pc, #32]	; (800d404 <inv_set_contiguous+0x12c>)
 800d3e4:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    sensors.quat.status &= ~INV_NEW_DATA;
 800d3e8:	4b06      	ldr	r3, [pc, #24]	; (800d404 <inv_set_contiguous+0x12c>)
 800d3ea:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800d3ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d3f2:	4a04      	ldr	r2, [pc, #16]	; (800d404 <inv_set_contiguous+0x12c>)
 800d3f4:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
}
 800d3f8:	bf00      	nop
 800d3fa:	370c      	adds	r7, #12
 800d3fc:	46bd      	mov	sp, r7
 800d3fe:	bc80      	pop	{r7}
 800d400:	4770      	bx	lr
 800d402:	bf00      	nop
 800d404:	20001058 	.word	0x20001058

0800d408 <inv_get_accel_set>:
 * @param[out] data Accel Data where 1g = 2^16
 * @param[out] accuracy Accuracy 0 being not accurate, and 3 being most accurate.
 * @param[out] timestamp The timestamp of the data sample.
 */
void inv_get_accel_set(long *data, int8_t *accuracy, inv_time_t *timestamp)
{
 800d408:	b580      	push	{r7, lr}
 800d40a:	b084      	sub	sp, #16
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	60f8      	str	r0, [r7, #12]
 800d410:	60b9      	str	r1, [r7, #8]
 800d412:	607a      	str	r2, [r7, #4]
    if (data != NULL)
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	2b00      	cmp	r3, #0
 800d418:	d004      	beq.n	800d424 <inv_get_accel_set+0x1c>
    {
        memcpy(data, sensors.accel.calibrated, sizeof(sensors.accel.calibrated));
 800d41a:	220c      	movs	r2, #12
 800d41c:	490b      	ldr	r1, [pc, #44]	; (800d44c <inv_get_accel_set+0x44>)
 800d41e:	68f8      	ldr	r0, [r7, #12]
 800d420:	f002 fcbd 	bl	800fd9e <memcpy>
    }
    if (timestamp != NULL)
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d003      	beq.n	800d432 <inv_get_accel_set+0x2a>
    {
        *timestamp = sensors.accel.timestamp;
 800d42a:	4b09      	ldr	r3, [pc, #36]	; (800d450 <inv_get_accel_set+0x48>)
 800d42c:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	601a      	str	r2, [r3, #0]
    }
    if (accuracy != NULL)
 800d432:	68bb      	ldr	r3, [r7, #8]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d004      	beq.n	800d442 <inv_get_accel_set+0x3a>
    {
        *accuracy = sensors.accel.accuracy;
 800d438:	4b05      	ldr	r3, [pc, #20]	; (800d450 <inv_get_accel_set+0x48>)
 800d43a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d43c:	b25a      	sxtb	r2, r3
 800d43e:	68bb      	ldr	r3, [r7, #8]
 800d440:	701a      	strb	r2, [r3, #0]
    }
}
 800d442:	bf00      	nop
 800d444:	3710      	adds	r7, #16
 800d446:	46bd      	mov	sp, r7
 800d448:	bd80      	pop	{r7, pc}
 800d44a:	bf00      	nop
 800d44c:	200010b4 	.word	0x200010b4
 800d450:	20001058 	.word	0x20001058

0800d454 <inv_get_gyro_set>:
 * @param[out] data Gyro Data where 1 dps = 2^16
 * @param[out] accuracy Accuracy 0 being not accurate, and 3 being most accurate.
 * @param[out] timestamp The timestamp of the data sample.
 */
void inv_get_gyro_set(long *data, int8_t *accuracy, inv_time_t *timestamp)
{
 800d454:	b580      	push	{r7, lr}
 800d456:	b084      	sub	sp, #16
 800d458:	af00      	add	r7, sp, #0
 800d45a:	60f8      	str	r0, [r7, #12]
 800d45c:	60b9      	str	r1, [r7, #8]
 800d45e:	607a      	str	r2, [r7, #4]
    memcpy(data, sensors.gyro.calibrated, sizeof(sensors.gyro.calibrated));
 800d460:	220c      	movs	r2, #12
 800d462:	490b      	ldr	r1, [pc, #44]	; (800d490 <inv_get_gyro_set+0x3c>)
 800d464:	68f8      	ldr	r0, [r7, #12]
 800d466:	f002 fc9a 	bl	800fd9e <memcpy>
    if (timestamp != NULL)
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d003      	beq.n	800d478 <inv_get_gyro_set+0x24>
    {
        *timestamp = sensors.gyro.timestamp;
 800d470:	4b08      	ldr	r3, [pc, #32]	; (800d494 <inv_get_gyro_set+0x40>)
 800d472:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	601a      	str	r2, [r3, #0]
    }
    if (accuracy != NULL)
 800d478:	68bb      	ldr	r3, [r7, #8]
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d004      	beq.n	800d488 <inv_get_gyro_set+0x34>
    {
        *accuracy = sensors.gyro.accuracy;
 800d47e:	4b05      	ldr	r3, [pc, #20]	; (800d494 <inv_get_gyro_set+0x40>)
 800d480:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d482:	b25a      	sxtb	r2, r3
 800d484:	68bb      	ldr	r3, [r7, #8]
 800d486:	701a      	strb	r2, [r3, #0]
    }
}
 800d488:	bf00      	nop
 800d48a:	3710      	adds	r7, #16
 800d48c:	46bd      	mov	sp, r7
 800d48e:	bd80      	pop	{r7, pc}
 800d490:	20001070 	.word	0x20001070
 800d494:	20001058 	.word	0x20001058

0800d498 <inv_get_gyro>:

/** Get's latest gyro data.
 * @param[out] gyro Gyro Data, Length 3. 1 dps = 2^16.
 */
void inv_get_gyro(long *gyro)
{
 800d498:	b580      	push	{r7, lr}
 800d49a:	b082      	sub	sp, #8
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	6078      	str	r0, [r7, #4]
    memcpy(gyro, sensors.gyro.calibrated, sizeof(sensors.gyro.calibrated));
 800d4a0:	220c      	movs	r2, #12
 800d4a2:	4904      	ldr	r1, [pc, #16]	; (800d4b4 <inv_get_gyro+0x1c>)
 800d4a4:	6878      	ldr	r0, [r7, #4]
 800d4a6:	f002 fc7a 	bl	800fd9e <memcpy>
}
 800d4aa:	bf00      	nop
 800d4ac:	3708      	adds	r7, #8
 800d4ae:	46bd      	mov	sp, r7
 800d4b0:	bd80      	pop	{r7, pc}
 800d4b2:	bf00      	nop
 800d4b4:	20001070 	.word	0x20001070

0800d4b8 <inv_get_compass_set>:
 * @param[out] data Compass Data where 1 uT = 2^16
 * @param[out] accuracy Accuracy 0 being not accurate, and 3 being most accurate.
 * @param[out] timestamp The timestamp of the data sample.
 */
void inv_get_compass_set(long *data, int8_t *accuracy, inv_time_t *timestamp)
{
 800d4b8:	b580      	push	{r7, lr}
 800d4ba:	b084      	sub	sp, #16
 800d4bc:	af00      	add	r7, sp, #0
 800d4be:	60f8      	str	r0, [r7, #12]
 800d4c0:	60b9      	str	r1, [r7, #8]
 800d4c2:	607a      	str	r2, [r7, #4]
    memcpy(data, sensors.compass.calibrated, sizeof(sensors.compass.calibrated));
 800d4c4:	220c      	movs	r2, #12
 800d4c6:	4911      	ldr	r1, [pc, #68]	; (800d50c <inv_get_compass_set+0x54>)
 800d4c8:	68f8      	ldr	r0, [r7, #12]
 800d4ca:	f002 fc68 	bl	800fd9e <memcpy>
    if (timestamp != NULL)
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d004      	beq.n	800d4de <inv_get_compass_set+0x26>
    {
        *timestamp = sensors.compass.timestamp;
 800d4d4:	4b0e      	ldr	r3, [pc, #56]	; (800d510 <inv_get_compass_set+0x58>)
 800d4d6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	601a      	str	r2, [r3, #0]
    }
    if (accuracy != NULL)
 800d4de:	68bb      	ldr	r3, [r7, #8]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d00e      	beq.n	800d502 <inv_get_compass_set+0x4a>
    {
        if (inv_data_builder.compass_disturbance)
 800d4e4:	4b0b      	ldr	r3, [pc, #44]	; (800d514 <inv_get_compass_set+0x5c>)
 800d4e6:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d003      	beq.n	800d4f6 <inv_get_compass_set+0x3e>
            *accuracy = 0;
 800d4ee:	68bb      	ldr	r3, [r7, #8]
 800d4f0:	2200      	movs	r2, #0
 800d4f2:	701a      	strb	r2, [r3, #0]
        else
            *accuracy = sensors.compass.accuracy;
    }
}
 800d4f4:	e005      	b.n	800d502 <inv_get_compass_set+0x4a>
            *accuracy = sensors.compass.accuracy;
 800d4f6:	4b06      	ldr	r3, [pc, #24]	; (800d510 <inv_get_compass_set+0x58>)
 800d4f8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800d4fc:	b25a      	sxtb	r2, r3
 800d4fe:	68bb      	ldr	r3, [r7, #8]
 800d500:	701a      	strb	r2, [r3, #0]
}
 800d502:	bf00      	nop
 800d504:	3710      	adds	r7, #16
 800d506:	46bd      	mov	sp, r7
 800d508:	bd80      	pop	{r7, pc}
 800d50a:	bf00      	nop
 800d50c:	200010f8 	.word	0x200010f8
 800d510:	20001058 	.word	0x20001058
 800d514:	200005bc 	.word	0x200005bc

0800d518 <inv_get_gyro_accuracy>:

/** Returns accuracy of gyro.
 * @return Accuracy of gyro with 0 being not accurate, and 3 being most accurate.
 */
int inv_get_gyro_accuracy(void)
{
 800d518:	b480      	push	{r7}
 800d51a:	af00      	add	r7, sp, #0
    return sensors.gyro.accuracy;
 800d51c:	4b02      	ldr	r3, [pc, #8]	; (800d528 <inv_get_gyro_accuracy+0x10>)
 800d51e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 800d520:	4618      	mov	r0, r3
 800d522:	46bd      	mov	sp, r7
 800d524:	bc80      	pop	{r7}
 800d526:	4770      	bx	lr
 800d528:	20001058 	.word	0x20001058

0800d52c <inv_get_mag_accuracy>:

/** Returns accuracy of compass.
 * @return Accuracy of compass with 0 being not accurate, and 3 being most accurate.
 */
int inv_get_mag_accuracy(void)
{
 800d52c:	b480      	push	{r7}
 800d52e:	af00      	add	r7, sp, #0
    if (inv_data_builder.compass_disturbance)
 800d530:	4b06      	ldr	r3, [pc, #24]	; (800d54c <inv_get_mag_accuracy+0x20>)
 800d532:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 800d536:	2b00      	cmp	r3, #0
 800d538:	d001      	beq.n	800d53e <inv_get_mag_accuracy+0x12>
        return 0;
 800d53a:	2300      	movs	r3, #0
 800d53c:	e002      	b.n	800d544 <inv_get_mag_accuracy+0x18>
    return sensors.compass.accuracy;
 800d53e:	4b04      	ldr	r3, [pc, #16]	; (800d550 <inv_get_mag_accuracy+0x24>)
 800d540:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
}
 800d544:	4618      	mov	r0, r3
 800d546:	46bd      	mov	sp, r7
 800d548:	bc80      	pop	{r7}
 800d54a:	4770      	bx	lr
 800d54c:	200005bc 	.word	0x200005bc
 800d550:	20001058 	.word	0x20001058

0800d554 <inv_get_accel_accuracy>:

/** Returns accuracy of accel.
 * @return Accuracy of accel with 0 being not accurate, and 3 being most accurate.
 */
int inv_get_accel_accuracy(void)
{
 800d554:	b480      	push	{r7}
 800d556:	af00      	add	r7, sp, #0
    return sensors.accel.accuracy;
 800d558:	4b02      	ldr	r3, [pc, #8]	; (800d564 <inv_get_accel_accuracy+0x10>)
 800d55a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
}
 800d55c:	4618      	mov	r0, r3
 800d55e:	46bd      	mov	sp, r7
 800d560:	bc80      	pop	{r7}
 800d562:	4770      	bx	lr
 800d564:	20001058 	.word	0x20001058

0800d568 <inv_reset_compass_soft_iron_matrix>:

/** This subroutine resets the the soft iron transformation to unity matrix and
 * disable the soft iron transformation process by default.
 */
void inv_reset_compass_soft_iron_matrix(void)
{
 800d568:	b580      	push	{r7, lr}
 800d56a:	b082      	sub	sp, #8
 800d56c:	af00      	add	r7, sp, #0
    int i;
    for (i = 0; i < 9; i++)
 800d56e:	2300      	movs	r3, #0
 800d570:	607b      	str	r3, [r7, #4]
 800d572:	e00a      	b.n	800d58a <inv_reset_compass_soft_iron_matrix+0x22>
    {
        sensors.soft_iron.matrix_f[i] = 0.0f;
 800d574:	4a19      	ldr	r2, [pc, #100]	; (800d5dc <inv_reset_compass_soft_iron_matrix+0x74>)
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	335a      	adds	r3, #90	; 0x5a
 800d57a:	009b      	lsls	r3, r3, #2
 800d57c:	4413      	add	r3, r2
 800d57e:	f04f 0200 	mov.w	r2, #0
 800d582:	605a      	str	r2, [r3, #4]
    for (i = 0; i < 9; i++)
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	3301      	adds	r3, #1
 800d588:	607b      	str	r3, [r7, #4]
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	2b08      	cmp	r3, #8
 800d58e:	ddf1      	ble.n	800d574 <inv_reset_compass_soft_iron_matrix+0xc>
    }

    memset(&sensors.soft_iron.matrix_d, 0, sizeof(sensors.soft_iron.matrix_d));
 800d590:	2224      	movs	r2, #36	; 0x24
 800d592:	2100      	movs	r1, #0
 800d594:	4812      	ldr	r0, [pc, #72]	; (800d5e0 <inv_reset_compass_soft_iron_matrix+0x78>)
 800d596:	f002 fc2a 	bl	800fdee <memset>

    for (i = 0; i < 3; i++)
 800d59a:	2300      	movs	r3, #0
 800d59c:	607b      	str	r3, [r7, #4]
 800d59e:	e013      	b.n	800d5c8 <inv_reset_compass_soft_iron_matrix+0x60>
    {
        // set the floating point matrix
        sensors.soft_iron.matrix_f[i * 4] = 1.0;
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	009b      	lsls	r3, r3, #2
 800d5a4:	4a0d      	ldr	r2, [pc, #52]	; (800d5dc <inv_reset_compass_soft_iron_matrix+0x74>)
 800d5a6:	335a      	adds	r3, #90	; 0x5a
 800d5a8:	009b      	lsls	r3, r3, #2
 800d5aa:	4413      	add	r3, r2
 800d5ac:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800d5b0:	605a      	str	r2, [r3, #4]
        // set the fixed point matrix
        sensors.soft_iron.matrix_d[i * 4] = ROT_MATRIX_SCALE_LONG;
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	009b      	lsls	r3, r3, #2
 800d5b6:	4a09      	ldr	r2, [pc, #36]	; (800d5dc <inv_reset_compass_soft_iron_matrix+0x74>)
 800d5b8:	3352      	adds	r3, #82	; 0x52
 800d5ba:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800d5be:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (i = 0; i < 3; i++)
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	3301      	adds	r3, #1
 800d5c6:	607b      	str	r3, [r7, #4]
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	2b02      	cmp	r3, #2
 800d5cc:	dde8      	ble.n	800d5a0 <inv_reset_compass_soft_iron_matrix+0x38>
    }

    inv_disable_compass_soft_iron_matrix();
 800d5ce:	f000 f809 	bl	800d5e4 <inv_disable_compass_soft_iron_matrix>
}
 800d5d2:	bf00      	nop
 800d5d4:	3708      	adds	r7, #8
 800d5d6:	46bd      	mov	sp, r7
 800d5d8:	bd80      	pop	{r7, pc}
 800d5da:	bf00      	nop
 800d5dc:	20001058 	.word	0x20001058
 800d5e0:	200011a0 	.word	0x200011a0

0800d5e4 <inv_disable_compass_soft_iron_matrix>:
}

/** This subroutine disables the the soft iron transformation process.
 */
void inv_disable_compass_soft_iron_matrix(void)
{
 800d5e4:	b480      	push	{r7}
 800d5e6:	af00      	add	r7, sp, #0
    sensors.soft_iron.enable = 0;
 800d5e8:	4b03      	ldr	r3, [pc, #12]	; (800d5f8 <inv_disable_compass_soft_iron_matrix+0x14>)
 800d5ea:	2200      	movs	r2, #0
 800d5ec:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
}
 800d5f0:	bf00      	nop
 800d5f2:	46bd      	mov	sp, r7
 800d5f4:	bc80      	pop	{r7}
 800d5f6:	4770      	bx	lr
 800d5f8:	20001058 	.word	0x20001058

0800d5fc <inv_get_sensor_type_accelerometer>:
 * @param[out] timestamp The timestamp for this sensor. Derived from the timestamp sent to
 *             inv_build_accel().
 * @return     Returns 1 if the data was updated or 0 if it was not updated.
 */
int inv_get_sensor_type_accelerometer(float *values, int8_t *accuracy, inv_time_t *timestamp)
{
 800d5fc:	b590      	push	{r4, r7, lr}
 800d5fe:	b089      	sub	sp, #36	; 0x24
 800d600:	af00      	add	r7, sp, #0
 800d602:	60f8      	str	r0, [r7, #12]
 800d604:	60b9      	str	r1, [r7, #8]
 800d606:	607a      	str	r2, [r7, #4]
    int status;
    /* Converts fixed point to m/s^2. Fixed point has 1g = 2^16.
     * So this 9.80665 / 2^16 */
#define ACCEL_CONVERSION 0.000149637603759766f
    long accel[3];
    inv_get_accel_set(accel, accuracy, timestamp);
 800d608:	f107 0310 	add.w	r3, r7, #16
 800d60c:	687a      	ldr	r2, [r7, #4]
 800d60e:	68b9      	ldr	r1, [r7, #8]
 800d610:	4618      	mov	r0, r3
 800d612:	f7ff fef9 	bl	800d408 <inv_get_accel_set>
    values[0] = accel[0] * ACCEL_CONVERSION;
 800d616:	693b      	ldr	r3, [r7, #16]
 800d618:	4618      	mov	r0, r3
 800d61a:	f7f6 f937 	bl	800388c <__aeabi_i2f>
 800d61e:	4603      	mov	r3, r0
 800d620:	4919      	ldr	r1, [pc, #100]	; (800d688 <inv_get_sensor_type_accelerometer+0x8c>)
 800d622:	4618      	mov	r0, r3
 800d624:	f7f6 f986 	bl	8003934 <__aeabi_fmul>
 800d628:	4603      	mov	r3, r0
 800d62a:	461a      	mov	r2, r3
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	601a      	str	r2, [r3, #0]
    values[1] = accel[1] * ACCEL_CONVERSION;
 800d630:	697b      	ldr	r3, [r7, #20]
 800d632:	4618      	mov	r0, r3
 800d634:	f7f6 f92a 	bl	800388c <__aeabi_i2f>
 800d638:	4602      	mov	r2, r0
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	1d1c      	adds	r4, r3, #4
 800d63e:	4912      	ldr	r1, [pc, #72]	; (800d688 <inv_get_sensor_type_accelerometer+0x8c>)
 800d640:	4610      	mov	r0, r2
 800d642:	f7f6 f977 	bl	8003934 <__aeabi_fmul>
 800d646:	4603      	mov	r3, r0
 800d648:	6023      	str	r3, [r4, #0]
    values[2] = accel[2] * ACCEL_CONVERSION;
 800d64a:	69bb      	ldr	r3, [r7, #24]
 800d64c:	4618      	mov	r0, r3
 800d64e:	f7f6 f91d 	bl	800388c <__aeabi_i2f>
 800d652:	4602      	mov	r2, r0
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	f103 0408 	add.w	r4, r3, #8
 800d65a:	490b      	ldr	r1, [pc, #44]	; (800d688 <inv_get_sensor_type_accelerometer+0x8c>)
 800d65c:	4610      	mov	r0, r2
 800d65e:	f7f6 f969 	bl	8003934 <__aeabi_fmul>
 800d662:	4603      	mov	r3, r0
 800d664:	6023      	str	r3, [r4, #0]
    if (hal_out.accel_status & INV_NEW_DATA)
 800d666:	4b09      	ldr	r3, [pc, #36]	; (800d68c <inv_get_sensor_type_accelerometer+0x90>)
 800d668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d66a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d002      	beq.n	800d678 <inv_get_sensor_type_accelerometer+0x7c>
        status = 1;
 800d672:	2301      	movs	r3, #1
 800d674:	61fb      	str	r3, [r7, #28]
 800d676:	e001      	b.n	800d67c <inv_get_sensor_type_accelerometer+0x80>
    else
        status = 0;
 800d678:	2300      	movs	r3, #0
 800d67a:	61fb      	str	r3, [r7, #28]
    return status;
 800d67c:	69fb      	ldr	r3, [r7, #28]
}
 800d67e:	4618      	mov	r0, r3
 800d680:	3724      	adds	r7, #36	; 0x24
 800d682:	46bd      	mov	sp, r7
 800d684:	bd90      	pop	{r4, r7, pc}
 800d686:	bf00      	nop
 800d688:	391ce80a 	.word	0x391ce80a
 800d68c:	200006fc 	.word	0x200006fc

0800d690 <inv_get_sensor_type_linear_acceleration>:
 * @param[out] timestamp The timestamp for this sensor. Derived from the timestamp sent to
 *             inv_build_accel().
 * @return     Returns 1 if the data was updated or 0 if it was not updated.
 */
int inv_get_sensor_type_linear_acceleration(float *values, int8_t *accuracy, inv_time_t *timestamp)
{
 800d690:	b590      	push	{r4, r7, lr}
 800d692:	b08b      	sub	sp, #44	; 0x2c
 800d694:	af00      	add	r7, sp, #0
 800d696:	60f8      	str	r0, [r7, #12]
 800d698:	60b9      	str	r1, [r7, #8]
 800d69a:	607a      	str	r2, [r7, #4]
    long gravity[3], accel[3];

    inv_get_accel_set(accel, accuracy, timestamp);
 800d69c:	f107 0310 	add.w	r3, r7, #16
 800d6a0:	687a      	ldr	r2, [r7, #4]
 800d6a2:	68b9      	ldr	r1, [r7, #8]
 800d6a4:	4618      	mov	r0, r3
 800d6a6:	f7ff feaf 	bl	800d408 <inv_get_accel_set>
    inv_get_gravity(gravity);
 800d6aa:	f107 031c 	add.w	r3, r7, #28
 800d6ae:	4618      	mov	r0, r3
 800d6b0:	f001 fc52 	bl	800ef58 <inv_get_gravity>
    accel[0] -= gravity[0] >> 14;
 800d6b4:	693a      	ldr	r2, [r7, #16]
 800d6b6:	69fb      	ldr	r3, [r7, #28]
 800d6b8:	139b      	asrs	r3, r3, #14
 800d6ba:	1ad3      	subs	r3, r2, r3
 800d6bc:	613b      	str	r3, [r7, #16]
    accel[1] -= gravity[1] >> 14;
 800d6be:	697a      	ldr	r2, [r7, #20]
 800d6c0:	6a3b      	ldr	r3, [r7, #32]
 800d6c2:	139b      	asrs	r3, r3, #14
 800d6c4:	1ad3      	subs	r3, r2, r3
 800d6c6:	617b      	str	r3, [r7, #20]
    accel[2] -= gravity[2] >> 14;
 800d6c8:	69ba      	ldr	r2, [r7, #24]
 800d6ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6cc:	139b      	asrs	r3, r3, #14
 800d6ce:	1ad3      	subs	r3, r2, r3
 800d6d0:	61bb      	str	r3, [r7, #24]
    values[0] = accel[0] * ACCEL_CONVERSION;
 800d6d2:	693b      	ldr	r3, [r7, #16]
 800d6d4:	4618      	mov	r0, r3
 800d6d6:	f7f6 f8d9 	bl	800388c <__aeabi_i2f>
 800d6da:	4603      	mov	r3, r0
 800d6dc:	4913      	ldr	r1, [pc, #76]	; (800d72c <inv_get_sensor_type_linear_acceleration+0x9c>)
 800d6de:	4618      	mov	r0, r3
 800d6e0:	f7f6 f928 	bl	8003934 <__aeabi_fmul>
 800d6e4:	4603      	mov	r3, r0
 800d6e6:	461a      	mov	r2, r3
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	601a      	str	r2, [r3, #0]
    values[1] = accel[1] * ACCEL_CONVERSION;
 800d6ec:	697b      	ldr	r3, [r7, #20]
 800d6ee:	4618      	mov	r0, r3
 800d6f0:	f7f6 f8cc 	bl	800388c <__aeabi_i2f>
 800d6f4:	4602      	mov	r2, r0
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	1d1c      	adds	r4, r3, #4
 800d6fa:	490c      	ldr	r1, [pc, #48]	; (800d72c <inv_get_sensor_type_linear_acceleration+0x9c>)
 800d6fc:	4610      	mov	r0, r2
 800d6fe:	f7f6 f919 	bl	8003934 <__aeabi_fmul>
 800d702:	4603      	mov	r3, r0
 800d704:	6023      	str	r3, [r4, #0]
    values[2] = accel[2] * ACCEL_CONVERSION;
 800d706:	69bb      	ldr	r3, [r7, #24]
 800d708:	4618      	mov	r0, r3
 800d70a:	f7f6 f8bf 	bl	800388c <__aeabi_i2f>
 800d70e:	4602      	mov	r2, r0
 800d710:	68fb      	ldr	r3, [r7, #12]
 800d712:	f103 0408 	add.w	r4, r3, #8
 800d716:	4905      	ldr	r1, [pc, #20]	; (800d72c <inv_get_sensor_type_linear_acceleration+0x9c>)
 800d718:	4610      	mov	r0, r2
 800d71a:	f7f6 f90b 	bl	8003934 <__aeabi_fmul>
 800d71e:	4603      	mov	r3, r0
 800d720:	6023      	str	r3, [r4, #0]

    return 1;
 800d722:	2301      	movs	r3, #1
}
 800d724:	4618      	mov	r0, r3
 800d726:	372c      	adds	r7, #44	; 0x2c
 800d728:	46bd      	mov	sp, r7
 800d72a:	bd90      	pop	{r4, r7, pc}
 800d72c:	391ce80a 	.word	0x391ce80a

0800d730 <inv_get_sensor_type_gyroscope>:
 * @param[out] timestamp The timestamp for this sensor. Derived from the timestamp sent to
 *             inv_build_gyro().
 * @return     Returns 1 if the data was updated or 0 if it was not updated.
 */
int inv_get_sensor_type_gyroscope(float *values, int8_t *accuracy, inv_time_t *timestamp)
{
 800d730:	b590      	push	{r4, r7, lr}
 800d732:	b089      	sub	sp, #36	; 0x24
 800d734:	af00      	add	r7, sp, #0
 800d736:	60f8      	str	r0, [r7, #12]
 800d738:	60b9      	str	r1, [r7, #8]
 800d73a:	607a      	str	r2, [r7, #4]
    long gyro[3];
    int status;

    inv_get_gyro_set(gyro, accuracy, timestamp);
 800d73c:	f107 0310 	add.w	r3, r7, #16
 800d740:	687a      	ldr	r2, [r7, #4]
 800d742:	68b9      	ldr	r1, [r7, #8]
 800d744:	4618      	mov	r0, r3
 800d746:	f7ff fe85 	bl	800d454 <inv_get_gyro_set>
    values[0] = gyro[0] * GYRO_CONVERSION;
 800d74a:	693b      	ldr	r3, [r7, #16]
 800d74c:	4618      	mov	r0, r3
 800d74e:	f7f6 f89d 	bl	800388c <__aeabi_i2f>
 800d752:	4603      	mov	r3, r0
 800d754:	4919      	ldr	r1, [pc, #100]	; (800d7bc <inv_get_sensor_type_gyroscope+0x8c>)
 800d756:	4618      	mov	r0, r3
 800d758:	f7f6 f8ec 	bl	8003934 <__aeabi_fmul>
 800d75c:	4603      	mov	r3, r0
 800d75e:	461a      	mov	r2, r3
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	601a      	str	r2, [r3, #0]
    values[1] = gyro[1] * GYRO_CONVERSION;
 800d764:	697b      	ldr	r3, [r7, #20]
 800d766:	4618      	mov	r0, r3
 800d768:	f7f6 f890 	bl	800388c <__aeabi_i2f>
 800d76c:	4602      	mov	r2, r0
 800d76e:	68fb      	ldr	r3, [r7, #12]
 800d770:	1d1c      	adds	r4, r3, #4
 800d772:	4912      	ldr	r1, [pc, #72]	; (800d7bc <inv_get_sensor_type_gyroscope+0x8c>)
 800d774:	4610      	mov	r0, r2
 800d776:	f7f6 f8dd 	bl	8003934 <__aeabi_fmul>
 800d77a:	4603      	mov	r3, r0
 800d77c:	6023      	str	r3, [r4, #0]
    values[2] = gyro[2] * GYRO_CONVERSION;
 800d77e:	69bb      	ldr	r3, [r7, #24]
 800d780:	4618      	mov	r0, r3
 800d782:	f7f6 f883 	bl	800388c <__aeabi_i2f>
 800d786:	4602      	mov	r2, r0
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	f103 0408 	add.w	r4, r3, #8
 800d78e:	490b      	ldr	r1, [pc, #44]	; (800d7bc <inv_get_sensor_type_gyroscope+0x8c>)
 800d790:	4610      	mov	r0, r2
 800d792:	f7f6 f8cf 	bl	8003934 <__aeabi_fmul>
 800d796:	4603      	mov	r3, r0
 800d798:	6023      	str	r3, [r4, #0]
    if (hal_out.gyro_status & INV_NEW_DATA)
 800d79a:	4b09      	ldr	r3, [pc, #36]	; (800d7c0 <inv_get_sensor_type_gyroscope+0x90>)
 800d79c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d79e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d002      	beq.n	800d7ac <inv_get_sensor_type_gyroscope+0x7c>
        status = 1;
 800d7a6:	2301      	movs	r3, #1
 800d7a8:	61fb      	str	r3, [r7, #28]
 800d7aa:	e001      	b.n	800d7b0 <inv_get_sensor_type_gyroscope+0x80>
    else
        status = 0;
 800d7ac:	2300      	movs	r3, #0
 800d7ae:	61fb      	str	r3, [r7, #28]
    return status;
 800d7b0:	69fb      	ldr	r3, [r7, #28]
}
 800d7b2:	4618      	mov	r0, r3
 800d7b4:	3724      	adds	r7, #36	; 0x24
 800d7b6:	46bd      	mov	sp, r7
 800d7b8:	bd90      	pop	{r4, r7, pc}
 800d7ba:	bf00      	nop
 800d7bc:	348efa35 	.word	0x348efa35
 800d7c0:	200006fc 	.word	0x200006fc

0800d7c4 <inv_get_rotation>:
    hal_out.compass_status = 0;
    return status;
}

static void inv_get_rotation(float r[3][3])
{
 800d7c4:	b590      	push	{r4, r7, lr}
 800d7c6:	b08d      	sub	sp, #52	; 0x34
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	6078      	str	r0, [r7, #4]
    long rot[9];
    float conv = 1.f / (1L << 30);
 800d7cc:	f04f 5342 	mov.w	r3, #813694976	; 0x30800000
 800d7d0:	62fb      	str	r3, [r7, #44]	; 0x2c

    inv_quaternion_to_rotation(hal_out.nav_quat, rot);
 800d7d2:	f107 0308 	add.w	r3, r7, #8
 800d7d6:	4619      	mov	r1, r3
 800d7d8:	4840      	ldr	r0, [pc, #256]	; (800d8dc <inv_get_rotation+0x118>)
 800d7da:	f001 f840 	bl	800e85e <inv_quaternion_to_rotation>
    r[0][0] = rot[0] * conv;
 800d7de:	68bb      	ldr	r3, [r7, #8]
 800d7e0:	4618      	mov	r0, r3
 800d7e2:	f7f6 f853 	bl	800388c <__aeabi_i2f>
 800d7e6:	4603      	mov	r3, r0
 800d7e8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d7ea:	4618      	mov	r0, r3
 800d7ec:	f7f6 f8a2 	bl	8003934 <__aeabi_fmul>
 800d7f0:	4603      	mov	r3, r0
 800d7f2:	461a      	mov	r2, r3
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	601a      	str	r2, [r3, #0]
    r[0][1] = rot[1] * conv;
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	f7f6 f846 	bl	800388c <__aeabi_i2f>
 800d800:	4603      	mov	r3, r0
 800d802:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d804:	4618      	mov	r0, r3
 800d806:	f7f6 f895 	bl	8003934 <__aeabi_fmul>
 800d80a:	4603      	mov	r3, r0
 800d80c:	461a      	mov	r2, r3
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	605a      	str	r2, [r3, #4]
    r[0][2] = rot[2] * conv;
 800d812:	693b      	ldr	r3, [r7, #16]
 800d814:	4618      	mov	r0, r3
 800d816:	f7f6 f839 	bl	800388c <__aeabi_i2f>
 800d81a:	4603      	mov	r3, r0
 800d81c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d81e:	4618      	mov	r0, r3
 800d820:	f7f6 f888 	bl	8003934 <__aeabi_fmul>
 800d824:	4603      	mov	r3, r0
 800d826:	461a      	mov	r2, r3
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	609a      	str	r2, [r3, #8]
    r[1][0] = rot[3] * conv;
 800d82c:	697b      	ldr	r3, [r7, #20]
 800d82e:	4618      	mov	r0, r3
 800d830:	f7f6 f82c 	bl	800388c <__aeabi_i2f>
 800d834:	4602      	mov	r2, r0
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	f103 040c 	add.w	r4, r3, #12
 800d83c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d83e:	4610      	mov	r0, r2
 800d840:	f7f6 f878 	bl	8003934 <__aeabi_fmul>
 800d844:	4603      	mov	r3, r0
 800d846:	6023      	str	r3, [r4, #0]
    r[1][1] = rot[4] * conv;
 800d848:	69bb      	ldr	r3, [r7, #24]
 800d84a:	4618      	mov	r0, r3
 800d84c:	f7f6 f81e 	bl	800388c <__aeabi_i2f>
 800d850:	4602      	mov	r2, r0
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	f103 040c 	add.w	r4, r3, #12
 800d858:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d85a:	4610      	mov	r0, r2
 800d85c:	f7f6 f86a 	bl	8003934 <__aeabi_fmul>
 800d860:	4603      	mov	r3, r0
 800d862:	6063      	str	r3, [r4, #4]
    r[1][2] = rot[5] * conv;
 800d864:	69fb      	ldr	r3, [r7, #28]
 800d866:	4618      	mov	r0, r3
 800d868:	f7f6 f810 	bl	800388c <__aeabi_i2f>
 800d86c:	4602      	mov	r2, r0
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	f103 040c 	add.w	r4, r3, #12
 800d874:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d876:	4610      	mov	r0, r2
 800d878:	f7f6 f85c 	bl	8003934 <__aeabi_fmul>
 800d87c:	4603      	mov	r3, r0
 800d87e:	60a3      	str	r3, [r4, #8]
    r[2][0] = rot[6] * conv;
 800d880:	6a3b      	ldr	r3, [r7, #32]
 800d882:	4618      	mov	r0, r3
 800d884:	f7f6 f802 	bl	800388c <__aeabi_i2f>
 800d888:	4602      	mov	r2, r0
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	f103 0418 	add.w	r4, r3, #24
 800d890:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d892:	4610      	mov	r0, r2
 800d894:	f7f6 f84e 	bl	8003934 <__aeabi_fmul>
 800d898:	4603      	mov	r3, r0
 800d89a:	6023      	str	r3, [r4, #0]
    r[2][1] = rot[7] * conv;
 800d89c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d89e:	4618      	mov	r0, r3
 800d8a0:	f7f5 fff4 	bl	800388c <__aeabi_i2f>
 800d8a4:	4602      	mov	r2, r0
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	f103 0418 	add.w	r4, r3, #24
 800d8ac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d8ae:	4610      	mov	r0, r2
 800d8b0:	f7f6 f840 	bl	8003934 <__aeabi_fmul>
 800d8b4:	4603      	mov	r3, r0
 800d8b6:	6063      	str	r3, [r4, #4]
    r[2][2] = rot[8] * conv;
 800d8b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8ba:	4618      	mov	r0, r3
 800d8bc:	f7f5 ffe6 	bl	800388c <__aeabi_i2f>
 800d8c0:	4602      	mov	r2, r0
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	f103 0418 	add.w	r4, r3, #24
 800d8c8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d8ca:	4610      	mov	r0, r2
 800d8cc:	f7f6 f832 	bl	8003934 <__aeabi_fmul>
 800d8d0:	4603      	mov	r3, r0
 800d8d2:	60a3      	str	r3, [r4, #8]
}
 800d8d4:	bf00      	nop
 800d8d6:	3734      	adds	r7, #52	; 0x34
 800d8d8:	46bd      	mov	sp, r7
 800d8da:	bd90      	pop	{r4, r7, pc}
 800d8dc:	20000710 	.word	0x20000710

0800d8e0 <google_orientation>:

static void google_orientation(float *g)
{
 800d8e0:	b590      	push	{r4, r7, lr}
 800d8e2:	b08d      	sub	sp, #52	; 0x34
 800d8e4:	af00      	add	r7, sp, #0
 800d8e6:	6078      	str	r0, [r7, #4]
    float rad2deg = (float)(180.0 / M_PI);
 800d8e8:	4b27      	ldr	r3, [pc, #156]	; (800d988 <google_orientation+0xa8>)
 800d8ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    float R[3][3];

    inv_get_rotation(R);
 800d8ec:	f107 0308 	add.w	r3, r7, #8
 800d8f0:	4618      	mov	r0, r3
 800d8f2:	f7ff ff67 	bl	800d7c4 <inv_get_rotation>

    g[0] = atan2f(-R[1][0], R[0][0]) * rad2deg;
 800d8f6:	697b      	ldr	r3, [r7, #20]
 800d8f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800d8fc:	68ba      	ldr	r2, [r7, #8]
 800d8fe:	4611      	mov	r1, r2
 800d900:	4618      	mov	r0, r3
 800d902:	f006 fea9 	bl	8014658 <atan2f>
 800d906:	4603      	mov	r3, r0
 800d908:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d90a:	4618      	mov	r0, r3
 800d90c:	f7f6 f812 	bl	8003934 <__aeabi_fmul>
 800d910:	4603      	mov	r3, r0
 800d912:	461a      	mov	r2, r3
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	601a      	str	r2, [r3, #0]
    g[1] = atan2f(-R[2][1], R[2][2]) * rad2deg;
 800d918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d91a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800d91e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d920:	4611      	mov	r1, r2
 800d922:	4618      	mov	r0, r3
 800d924:	f006 fe98 	bl	8014658 <atan2f>
 800d928:	4602      	mov	r2, r0
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	1d1c      	adds	r4, r3, #4
 800d92e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d930:	4610      	mov	r0, r2
 800d932:	f7f5 ffff 	bl	8003934 <__aeabi_fmul>
 800d936:	4603      	mov	r3, r0
 800d938:	6023      	str	r3, [r4, #0]
    g[2] = asinf(R[2][0]) * rad2deg;
 800d93a:	6a3b      	ldr	r3, [r7, #32]
 800d93c:	4618      	mov	r0, r3
 800d93e:	f006 fe65 	bl	801460c <asinf>
 800d942:	4602      	mov	r2, r0
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	f103 0408 	add.w	r4, r3, #8
 800d94a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d94c:	4610      	mov	r0, r2
 800d94e:	f7f5 fff1 	bl	8003934 <__aeabi_fmul>
 800d952:	4603      	mov	r3, r0
 800d954:	6023      	str	r3, [r4, #0]
    if (g[0] < 0)
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	f04f 0100 	mov.w	r1, #0
 800d95e:	4618      	mov	r0, r3
 800d960:	f7f6 f986 	bl	8003c70 <__aeabi_fcmplt>
 800d964:	4603      	mov	r3, r0
 800d966:	2b00      	cmp	r3, #0
 800d968:	d100      	bne.n	800d96c <google_orientation+0x8c>
        g[0] += 360;
}
 800d96a:	e009      	b.n	800d980 <google_orientation+0xa0>
        g[0] += 360;
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	4906      	ldr	r1, [pc, #24]	; (800d98c <google_orientation+0xac>)
 800d972:	4618      	mov	r0, r3
 800d974:	f7f5 fed6 	bl	8003724 <__addsf3>
 800d978:	4603      	mov	r3, r0
 800d97a:	461a      	mov	r2, r3
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	601a      	str	r2, [r3, #0]
}
 800d980:	bf00      	nop
 800d982:	3734      	adds	r7, #52	; 0x34
 800d984:	46bd      	mov	sp, r7
 800d986:	bd90      	pop	{r4, r7, pc}
 800d988:	42652ee1 	.word	0x42652ee1
 800d98c:	43b40000 	.word	0x43b40000

0800d990 <inv_get_sensor_type_orientation>:
 * @param[out] accuracy Accuracy of the measurment, 0 is least accurate, while 3 is most accurate.
 * @param[out] timestamp The timestamp for this sensor.
 * @return     Returns 1 if the data was updated or 0 if it was not updated.
 */
int inv_get_sensor_type_orientation(float *values, int8_t *accuracy, inv_time_t *timestamp)
{
 800d990:	b580      	push	{r7, lr}
 800d992:	b084      	sub	sp, #16
 800d994:	af00      	add	r7, sp, #0
 800d996:	60f8      	str	r0, [r7, #12]
 800d998:	60b9      	str	r1, [r7, #8]
 800d99a:	607a      	str	r2, [r7, #4]
    *accuracy = (int8_t)hal_out.accuracy_quat;
 800d99c:	4b08      	ldr	r3, [pc, #32]	; (800d9c0 <inv_get_sensor_type_orientation+0x30>)
 800d99e:	685b      	ldr	r3, [r3, #4]
 800d9a0:	b25a      	sxtb	r2, r3
 800d9a2:	68bb      	ldr	r3, [r7, #8]
 800d9a4:	701a      	strb	r2, [r3, #0]
    *timestamp = hal_out.nav_timestamp;
 800d9a6:	4b06      	ldr	r3, [pc, #24]	; (800d9c0 <inv_get_sensor_type_orientation+0x30>)
 800d9a8:	689a      	ldr	r2, [r3, #8]
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	601a      	str	r2, [r3, #0]

    google_orientation(values);
 800d9ae:	68f8      	ldr	r0, [r7, #12]
 800d9b0:	f7ff ff96 	bl	800d8e0 <google_orientation>

    return hal_out.nine_axis_status;
 800d9b4:	4b02      	ldr	r3, [pc, #8]	; (800d9c0 <inv_get_sensor_type_orientation+0x30>)
 800d9b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	3710      	adds	r7, #16
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	bd80      	pop	{r7, pc}
 800d9c0:	200006fc 	.word	0x200006fc

0800d9c4 <inv_generate_hal_outputs>:
 * @param[in] sensor_cal Input variable to take sensor data whenever there is new
 * sensor data.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_generate_hal_outputs(struct inv_sensor_cal_t *sensor_cal)
{
 800d9c4:	b590      	push	{r4, r7, lr}
 800d9c6:	b08b      	sub	sp, #44	; 0x2c
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	6078      	str	r0, [r7, #4]
    int use_sensor = 0;
 800d9cc:	2300      	movs	r3, #0
 800d9ce:	627b      	str	r3, [r7, #36]	; 0x24
    long sr = 1000;
 800d9d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d9d4:	623b      	str	r3, [r7, #32]
    long compass[3];
    int8_t accuracy;
    int i;
    (void)sensor_cal;

    inv_get_quaternion_set(hal_out.nav_quat, &hal_out.accuracy_quat, &hal_out.nav_timestamp);
 800d9d6:	4aa1      	ldr	r2, [pc, #644]	; (800dc5c <inv_generate_hal_outputs+0x298>)
 800d9d8:	49a1      	ldr	r1, [pc, #644]	; (800dc60 <inv_generate_hal_outputs+0x29c>)
 800d9da:	48a2      	ldr	r0, [pc, #648]	; (800dc64 <inv_generate_hal_outputs+0x2a0>)
 800d9dc:	f001 fb40 	bl	800f060 <inv_get_quaternion_set>
    hal_out.gyro_status = sensor_cal->gyro.status;
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d9e4:	4aa0      	ldr	r2, [pc, #640]	; (800dc68 <inv_generate_hal_outputs+0x2a4>)
 800d9e6:	6253      	str	r3, [r2, #36]	; 0x24
    hal_out.accel_status = sensor_cal->accel.status;
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d9ec:	4a9e      	ldr	r2, [pc, #632]	; (800dc68 <inv_generate_hal_outputs+0x2a4>)
 800d9ee:	6293      	str	r3, [r2, #40]	; 0x28
    hal_out.compass_status = sensor_cal->compass.status;
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800d9f6:	4a9c      	ldr	r2, [pc, #624]	; (800dc68 <inv_generate_hal_outputs+0x2a4>)
 800d9f8:	62d3      	str	r3, [r2, #44]	; 0x2c

    // Find the highest sample rate and tie generating 9-axis to that one.
    if (sensor_cal->gyro.status & INV_SENSOR_ON)
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d9fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800da02:	2b00      	cmp	r3, #0
 800da04:	d004      	beq.n	800da10 <inv_generate_hal_outputs+0x4c>
    {
        sr = sensor_cal->gyro.sample_rate_ms;
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da0a:	623b      	str	r3, [r7, #32]
        use_sensor = 0;
 800da0c:	2300      	movs	r3, #0
 800da0e:	627b      	str	r3, [r7, #36]	; 0x24
    }
    if ((sensor_cal->accel.status & INV_SENSOR_ON) && (sr > sensor_cal->accel.sample_rate_ms))
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800da14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d009      	beq.n	800da30 <inv_generate_hal_outputs+0x6c>
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da20:	6a3a      	ldr	r2, [r7, #32]
 800da22:	429a      	cmp	r2, r3
 800da24:	dd04      	ble.n	800da30 <inv_generate_hal_outputs+0x6c>
    {
        sr = sensor_cal->accel.sample_rate_ms;
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da2a:	623b      	str	r3, [r7, #32]
        use_sensor = 1;
 800da2c:	2301      	movs	r3, #1
 800da2e:	627b      	str	r3, [r7, #36]	; 0x24
    }
    if ((sensor_cal->compass.status & INV_SENSOR_ON) && (sr > sensor_cal->compass.sample_rate_ms))
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800da36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d00b      	beq.n	800da56 <inv_generate_hal_outputs+0x92>
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800da44:	6a3a      	ldr	r2, [r7, #32]
 800da46:	429a      	cmp	r2, r3
 800da48:	dd05      	ble.n	800da56 <inv_generate_hal_outputs+0x92>
    {
        sr = sensor_cal->compass.sample_rate_ms;
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800da50:	623b      	str	r3, [r7, #32]
        use_sensor = 2;
 800da52:	2302      	movs	r3, #2
 800da54:	627b      	str	r3, [r7, #36]	; 0x24
    }
    if ((sensor_cal->quat.status & INV_SENSOR_ON) && (sr > sensor_cal->quat.sample_rate_ms))
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800da5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800da60:	2b00      	cmp	r3, #0
 800da62:	d00b      	beq.n	800da7c <inv_generate_hal_outputs+0xb8>
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800da6a:	6a3a      	ldr	r2, [r7, #32]
 800da6c:	429a      	cmp	r2, r3
 800da6e:	dd05      	ble.n	800da7c <inv_generate_hal_outputs+0xb8>
    {
        sr = sensor_cal->quat.sample_rate_ms;
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800da76:	623b      	str	r3, [r7, #32]
        use_sensor = 3;
 800da78:	2303      	movs	r3, #3
 800da7a:	627b      	str	r3, [r7, #36]	; 0x24
    }

    // Only output 9-axis if all 9 sensors are on.
    if (sensor_cal->quat.status & INV_SENSOR_ON)
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800da82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800da86:	2b00      	cmp	r3, #0
 800da88:	d00d      	beq.n	800daa6 <inv_generate_hal_outputs+0xe2>
    {
        // If quaternion sensor is on, gyros are not required as quaternion already has that part
        if ((sensor_cal->accel.status & sensor_cal->compass.status & INV_SENSOR_ON) == 0)
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800da94:	4013      	ands	r3, r2
 800da96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d113      	bne.n	800dac6 <inv_generate_hal_outputs+0x102>
        {
            use_sensor = -1;
 800da9e:	f04f 33ff 	mov.w	r3, #4294967295
 800daa2:	627b      	str	r3, [r7, #36]	; 0x24
 800daa4:	e00f      	b.n	800dac6 <inv_generate_hal_outputs+0x102>
        }
    }
    else
    {
        if ((sensor_cal->gyro.status & sensor_cal->accel.status & sensor_cal->compass.status & INV_SENSOR_ON) == 0)
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800daae:	401a      	ands	r2, r3
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800dab6:	4013      	ands	r3, r2
 800dab8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d102      	bne.n	800dac6 <inv_generate_hal_outputs+0x102>
        {
            use_sensor = -1;
 800dac0:	f04f 33ff 	mov.w	r3, #4294967295
 800dac4:	627b      	str	r3, [r7, #36]	; 0x24
 800dac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dac8:	2b03      	cmp	r3, #3
 800daca:	d83f      	bhi.n	800db4c <inv_generate_hal_outputs+0x188>
 800dacc:	a201      	add	r2, pc, #4	; (adr r2, 800dad4 <inv_generate_hal_outputs+0x110>)
 800dace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dad2:	bf00      	nop
 800dad4:	0800dae5 	.word	0x0800dae5
 800dad8:	0800dafd 	.word	0x0800dafd
 800dadc:	0800db15 	.word	0x0800db15
 800dae0:	0800db31 	.word	0x0800db31
    }

    switch (use_sensor)
    {
    case 0:
        hal_out.nine_axis_status = (sensor_cal->gyro.status & INV_NEW_DATA) ? 1 : 0;
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dae8:	119b      	asrs	r3, r3, #6
 800daea:	f003 0301 	and.w	r3, r3, #1
 800daee:	4a5e      	ldr	r2, [pc, #376]	; (800dc68 <inv_generate_hal_outputs+0x2a4>)
 800daf0:	6313      	str	r3, [r2, #48]	; 0x30
        hal_out.nav_timestamp = sensor_cal->gyro.timestamp;
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800daf6:	4a5c      	ldr	r2, [pc, #368]	; (800dc68 <inv_generate_hal_outputs+0x2a4>)
 800daf8:	6093      	str	r3, [r2, #8]
        break;
 800dafa:	e02b      	b.n	800db54 <inv_generate_hal_outputs+0x190>
    case 1:
        hal_out.nine_axis_status = (sensor_cal->accel.status & INV_NEW_DATA) ? 1 : 0;
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800db00:	119b      	asrs	r3, r3, #6
 800db02:	f003 0301 	and.w	r3, r3, #1
 800db06:	4a58      	ldr	r2, [pc, #352]	; (800dc68 <inv_generate_hal_outputs+0x2a4>)
 800db08:	6313      	str	r3, [r2, #48]	; 0x30
        hal_out.nav_timestamp = sensor_cal->accel.timestamp;
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800db0e:	4a56      	ldr	r2, [pc, #344]	; (800dc68 <inv_generate_hal_outputs+0x2a4>)
 800db10:	6093      	str	r3, [r2, #8]
        break;
 800db12:	e01f      	b.n	800db54 <inv_generate_hal_outputs+0x190>
    case 2:
        hal_out.nine_axis_status = (sensor_cal->compass.status & INV_NEW_DATA) ? 1 : 0;
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800db1a:	119b      	asrs	r3, r3, #6
 800db1c:	f003 0301 	and.w	r3, r3, #1
 800db20:	4a51      	ldr	r2, [pc, #324]	; (800dc68 <inv_generate_hal_outputs+0x2a4>)
 800db22:	6313      	str	r3, [r2, #48]	; 0x30
        hal_out.nav_timestamp = sensor_cal->compass.timestamp;
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800db2a:	4a4f      	ldr	r2, [pc, #316]	; (800dc68 <inv_generate_hal_outputs+0x2a4>)
 800db2c:	6093      	str	r3, [r2, #8]
        break;
 800db2e:	e011      	b.n	800db54 <inv_generate_hal_outputs+0x190>
    case 3:
        hal_out.nine_axis_status = (sensor_cal->quat.status & INV_NEW_DATA) ? 1 : 0;
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800db36:	119b      	asrs	r3, r3, #6
 800db38:	f003 0301 	and.w	r3, r3, #1
 800db3c:	4a4a      	ldr	r2, [pc, #296]	; (800dc68 <inv_generate_hal_outputs+0x2a4>)
 800db3e:	6313      	str	r3, [r2, #48]	; 0x30
        hal_out.nav_timestamp = sensor_cal->quat.timestamp;
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800db46:	4a48      	ldr	r2, [pc, #288]	; (800dc68 <inv_generate_hal_outputs+0x2a4>)
 800db48:	6093      	str	r3, [r2, #8]
        break;
 800db4a:	e003      	b.n	800db54 <inv_generate_hal_outputs+0x190>
    default:
        hal_out.nine_axis_status = 0; // Don't output quaternion related info
 800db4c:	4b46      	ldr	r3, [pc, #280]	; (800dc68 <inv_generate_hal_outputs+0x2a4>)
 800db4e:	2200      	movs	r2, #0
 800db50:	631a      	str	r2, [r3, #48]	; 0x30
        break;
 800db52:	bf00      	nop

/* Converts fixed point to uT. Fixed point has 1 uT = 2^16.
 * So this is: 1 / 2^16*/
#define COMPASS_CONVERSION 1.52587890625e-005f

    inv_get_compass_set(compass, &accuracy, &(hal_out.mag_timestamp));
 800db54:	f107 010f 	add.w	r1, r7, #15
 800db58:	f107 0310 	add.w	r3, r7, #16
 800db5c:	4a43      	ldr	r2, [pc, #268]	; (800dc6c <inv_generate_hal_outputs+0x2a8>)
 800db5e:	4618      	mov	r0, r3
 800db60:	f7ff fcaa 	bl	800d4b8 <inv_get_compass_set>
    hal_out.accuracy_mag = (int)accuracy;
 800db64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800db68:	461a      	mov	r2, r3
 800db6a:	4b3f      	ldr	r3, [pc, #252]	; (800dc68 <inv_generate_hal_outputs+0x2a4>)
 800db6c:	601a      	str	r2, [r3, #0]

    for (i = 0; i < 3; i++)
 800db6e:	2300      	movs	r3, #0
 800db70:	61fb      	str	r3, [r7, #28]
 800db72:	e06a      	b.n	800dc4a <inv_generate_hal_outputs+0x286>
    {
        if ((sensor_cal->compass.status & (INV_NEW_DATA | INV_CONTIGUOUS)) == INV_NEW_DATA)
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800db7a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800db7e:	2b40      	cmp	r3, #64	; 0x40
 800db80:	d116      	bne.n	800dbb0 <inv_generate_hal_outputs+0x1ec>
        {
            // set the state variables to match output with input
            inv_calc_state_to_match_output(&hal_out.lp_filter[i], (float)compass[i]);
 800db82:	69fb      	ldr	r3, [r7, #28]
 800db84:	222c      	movs	r2, #44	; 0x2c
 800db86:	fb02 f303 	mul.w	r3, r2, r3
 800db8a:	3330      	adds	r3, #48	; 0x30
 800db8c:	4a36      	ldr	r2, [pc, #216]	; (800dc68 <inv_generate_hal_outputs+0x2a4>)
 800db8e:	4413      	add	r3, r2
 800db90:	1d1c      	adds	r4, r3, #4
 800db92:	69fb      	ldr	r3, [r7, #28]
 800db94:	009b      	lsls	r3, r3, #2
 800db96:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800db9a:	4413      	add	r3, r2
 800db9c:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800dba0:	4618      	mov	r0, r3
 800dba2:	f7f5 fe73 	bl	800388c <__aeabi_i2f>
 800dba6:	4603      	mov	r3, r0
 800dba8:	4619      	mov	r1, r3
 800dbaa:	4620      	mov	r0, r4
 800dbac:	f001 f82f 	bl	800ec0e <inv_calc_state_to_match_output>
        }

        if ((sensor_cal->compass.status & (INV_NEW_DATA | INV_RAW_DATA)) == (INV_NEW_DATA | INV_RAW_DATA))
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800dbb6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800dbba:	2bc0      	cmp	r3, #192	; 0xc0
 800dbbc:	d124      	bne.n	800dc08 <inv_generate_hal_outputs+0x244>
        {

            hal_out.compass_float[i] =
                inv_biquad_filter_process(&hal_out.lp_filter[i], (float)compass[i]) * COMPASS_CONVERSION;
 800dbbe:	69fb      	ldr	r3, [r7, #28]
 800dbc0:	222c      	movs	r2, #44	; 0x2c
 800dbc2:	fb02 f303 	mul.w	r3, r2, r3
 800dbc6:	3330      	adds	r3, #48	; 0x30
 800dbc8:	4a27      	ldr	r2, [pc, #156]	; (800dc68 <inv_generate_hal_outputs+0x2a4>)
 800dbca:	4413      	add	r3, r2
 800dbcc:	1d1c      	adds	r4, r3, #4
 800dbce:	69fb      	ldr	r3, [r7, #28]
 800dbd0:	009b      	lsls	r3, r3, #2
 800dbd2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800dbd6:	4413      	add	r3, r2
 800dbd8:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800dbdc:	4618      	mov	r0, r3
 800dbde:	f7f5 fe55 	bl	800388c <__aeabi_i2f>
 800dbe2:	4603      	mov	r3, r0
 800dbe4:	4619      	mov	r1, r3
 800dbe6:	4620      	mov	r0, r4
 800dbe8:	f001 f83c 	bl	800ec64 <inv_biquad_filter_process>
 800dbec:	4603      	mov	r3, r0
 800dbee:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
 800dbf2:	4618      	mov	r0, r3
 800dbf4:	f7f5 fe9e 	bl	8003934 <__aeabi_fmul>
 800dbf8:	4603      	mov	r3, r0
 800dbfa:	4619      	mov	r1, r3
            hal_out.compass_float[i] =
 800dbfc:	4a1a      	ldr	r2, [pc, #104]	; (800dc68 <inv_generate_hal_outputs+0x2a4>)
 800dbfe:	69fb      	ldr	r3, [r7, #28]
 800dc00:	332e      	adds	r3, #46	; 0x2e
 800dc02:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800dc06:	e01d      	b.n	800dc44 <inv_generate_hal_outputs+0x280>
        }
        else if ((sensor_cal->compass.status & INV_NEW_DATA) == INV_NEW_DATA)
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800dc0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d016      	beq.n	800dc44 <inv_generate_hal_outputs+0x280>
        {
            hal_out.compass_float[i] = (float)compass[i] * COMPASS_CONVERSION;
 800dc16:	69fb      	ldr	r3, [r7, #28]
 800dc18:	009b      	lsls	r3, r3, #2
 800dc1a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800dc1e:	4413      	add	r3, r2
 800dc20:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800dc24:	4618      	mov	r0, r3
 800dc26:	f7f5 fe31 	bl	800388c <__aeabi_i2f>
 800dc2a:	4603      	mov	r3, r0
 800dc2c:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
 800dc30:	4618      	mov	r0, r3
 800dc32:	f7f5 fe7f 	bl	8003934 <__aeabi_fmul>
 800dc36:	4603      	mov	r3, r0
 800dc38:	4619      	mov	r1, r3
 800dc3a:	4a0b      	ldr	r2, [pc, #44]	; (800dc68 <inv_generate_hal_outputs+0x2a4>)
 800dc3c:	69fb      	ldr	r3, [r7, #28]
 800dc3e:	332e      	adds	r3, #46	; 0x2e
 800dc40:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (i = 0; i < 3; i++)
 800dc44:	69fb      	ldr	r3, [r7, #28]
 800dc46:	3301      	adds	r3, #1
 800dc48:	61fb      	str	r3, [r7, #28]
 800dc4a:	69fb      	ldr	r3, [r7, #28]
 800dc4c:	2b02      	cmp	r3, #2
 800dc4e:	dd91      	ble.n	800db74 <inv_generate_hal_outputs+0x1b0>
        }
    }
    return INV_SUCCESS;
 800dc50:	2300      	movs	r3, #0
}
 800dc52:	4618      	mov	r0, r3
 800dc54:	372c      	adds	r7, #44	; 0x2c
 800dc56:	46bd      	mov	sp, r7
 800dc58:	bd90      	pop	{r4, r7, pc}
 800dc5a:	bf00      	nop
 800dc5c:	20000704 	.word	0x20000704
 800dc60:	20000700 	.word	0x20000700
 800dc64:	20000710 	.word	0x20000710
 800dc68:	200006fc 	.word	0x200006fc
 800dc6c:	2000070c 	.word	0x2000070c

0800dc70 <inv_start_hal_outputs>:
/** Turns on generation of HAL outputs. This should be called after inv_stop_hal_outputs()
 * to turn generation of HAL outputs back on. It is automatically called by inv_enable_hal_outputs().
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_start_hal_outputs(void)
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	b082      	sub	sp, #8
 800dc74:	af00      	add	r7, sp, #0
    inv_error_t result;
    result =
        //        inv_register_data_cb(inv_generate_hal_outputs,
        //                             INV_PRIORITY_HAL_OUTPUTS,
        //                             INV_GYRO_NEW | INV_ACCEL_NEW | INV_MAG_NEW);
        inv_register_data_cb(inv_generate_hal_outputs, INV_PRIORITY_HAL_OUTPUTS,
 800dc76:	2207      	movs	r2, #7
 800dc78:	f44f 7161 	mov.w	r1, #900	; 0x384
 800dc7c:	4804      	ldr	r0, [pc, #16]	; (800dc90 <inv_start_hal_outputs+0x20>)
 800dc7e:	f7ff f9cb 	bl	800d018 <inv_register_data_cb>
 800dc82:	6078      	str	r0, [r7, #4]
                             INV_GYRO_NEW | INV_ACCEL_NEW | INV_MAG_NEW);
    return result;
 800dc84:	687b      	ldr	r3, [r7, #4]
}
 800dc86:	4618      	mov	r0, r3
 800dc88:	3708      	adds	r7, #8
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	bd80      	pop	{r7, pc}
 800dc8e:	bf00      	nop
 800dc90:	0800d9c5 	.word	0x0800d9c5

0800dc94 <inv_init_hal_outputs>:
 * enable function. It may be called any time the feature is enabled, but
 * is typically not needed to be called by outside callers.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_init_hal_outputs(void)
{
 800dc94:	b580      	push	{r7, lr}
 800dc96:	b082      	sub	sp, #8
 800dc98:	af00      	add	r7, sp, #0
    int i;
    memset(&hal_out, 0, sizeof(hal_out));
 800dc9a:	22c4      	movs	r2, #196	; 0xc4
 800dc9c:	2100      	movs	r1, #0
 800dc9e:	480e      	ldr	r0, [pc, #56]	; (800dcd8 <inv_init_hal_outputs+0x44>)
 800dca0:	f002 f8a5 	bl	800fdee <memset>
    for (i = 0; i < 3; i++)
 800dca4:	2300      	movs	r3, #0
 800dca6:	607b      	str	r3, [r7, #4]
 800dca8:	e00e      	b.n	800dcc8 <inv_init_hal_outputs+0x34>
    {
        inv_init_biquad_filter(&hal_out.lp_filter[i], compass_low_pass_filter_coeff);
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	222c      	movs	r2, #44	; 0x2c
 800dcae:	fb02 f303 	mul.w	r3, r2, r3
 800dcb2:	3330      	adds	r3, #48	; 0x30
 800dcb4:	4a08      	ldr	r2, [pc, #32]	; (800dcd8 <inv_init_hal_outputs+0x44>)
 800dcb6:	4413      	add	r3, r2
 800dcb8:	3304      	adds	r3, #4
 800dcba:	4908      	ldr	r1, [pc, #32]	; (800dcdc <inv_init_hal_outputs+0x48>)
 800dcbc:	4618      	mov	r0, r3
 800dcbe:	f000 ff80 	bl	800ebc2 <inv_init_biquad_filter>
    for (i = 0; i < 3; i++)
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	3301      	adds	r3, #1
 800dcc6:	607b      	str	r3, [r7, #4]
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	2b02      	cmp	r3, #2
 800dccc:	dded      	ble.n	800dcaa <inv_init_hal_outputs+0x16>
    }

    return INV_SUCCESS;
 800dcce:	2300      	movs	r3, #0
}
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	3708      	adds	r7, #8
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	bd80      	pop	{r7, pc}
 800dcd8:	200006fc 	.word	0x200006fc
 800dcdc:	20000038 	.word	0x20000038

0800dce0 <inv_enable_hal_outputs>:

/** Turns on creation and storage of HAL type results.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_enable_hal_outputs(void)
{
 800dce0:	b580      	push	{r7, lr}
 800dce2:	b082      	sub	sp, #8
 800dce4:	af00      	add	r7, sp, #0
    inv_error_t result;

    // don't need to check the result for inv_init_hal_outputs
    // since it's always INV_SUCCESS
    inv_init_hal_outputs();
 800dce6:	f7ff ffd5 	bl	800dc94 <inv_init_hal_outputs>

    result = inv_register_mpl_start_notification(inv_start_hal_outputs);
 800dcea:	4804      	ldr	r0, [pc, #16]	; (800dcfc <inv_enable_hal_outputs+0x1c>)
 800dcec:	f001 fae2 	bl	800f2b4 <inv_register_mpl_start_notification>
 800dcf0:	6078      	str	r0, [r7, #4]
    return result;
 800dcf2:	687b      	ldr	r3, [r7, #4]
}
 800dcf4:	4618      	mov	r0, r3
 800dcf6:	3708      	adds	r7, #8
 800dcf8:	46bd      	mov	sp, r7
 800dcfa:	bd80      	pop	{r7, pc}
 800dcfc:	0800dc71 	.word	0x0800dc71

0800dd00 <inv_set_message>:
*                  a motion or no motion message.
* @param[in] level Level of the messages. It starts at 0, and may increase
*            in the future to allow more messages if the bit storage runs out.
*/
void inv_set_message(long set, long clear, int level)
{
 800dd00:	b480      	push	{r7}
 800dd02:	b085      	sub	sp, #20
 800dd04:	af00      	add	r7, sp, #0
 800dd06:	60f8      	str	r0, [r7, #12]
 800dd08:	60b9      	str	r1, [r7, #8]
 800dd0a:	607a      	str	r2, [r7, #4]
    if (level == 0) {
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d10c      	bne.n	800dd2c <inv_set_message+0x2c>
        mh.message &= ~clear;
 800dd12:	4b09      	ldr	r3, [pc, #36]	; (800dd38 <inv_set_message+0x38>)
 800dd14:	681a      	ldr	r2, [r3, #0]
 800dd16:	68bb      	ldr	r3, [r7, #8]
 800dd18:	43db      	mvns	r3, r3
 800dd1a:	4013      	ands	r3, r2
 800dd1c:	4a06      	ldr	r2, [pc, #24]	; (800dd38 <inv_set_message+0x38>)
 800dd1e:	6013      	str	r3, [r2, #0]
        mh.message |= set;
 800dd20:	4b05      	ldr	r3, [pc, #20]	; (800dd38 <inv_set_message+0x38>)
 800dd22:	681a      	ldr	r2, [r3, #0]
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	4313      	orrs	r3, r2
 800dd28:	4a03      	ldr	r2, [pc, #12]	; (800dd38 <inv_set_message+0x38>)
 800dd2a:	6013      	str	r3, [r2, #0]
    }
}
 800dd2c:	bf00      	nop
 800dd2e:	3714      	adds	r7, #20
 800dd30:	46bd      	mov	sp, r7
 800dd32:	bc80      	pop	{r7}
 800dd34:	4770      	bx	lr
 800dd36:	bf00      	nop
 800dd38:	200007c0 	.word	0x200007c0

0800dd3c <inv_q30_to_float>:
        float input;
        float output;
    }   inv_biquad_filter_t;

    static inline float inv_q30_to_float(long q30)
    {
 800dd3c:	b580      	push	{r7, lr}
 800dd3e:	b082      	sub	sp, #8
 800dd40:	af00      	add	r7, sp, #0
 800dd42:	6078      	str	r0, [r7, #4]
        return (float) q30 / ((float)(1L << 30));
 800dd44:	6878      	ldr	r0, [r7, #4]
 800dd46:	f7f5 fda1 	bl	800388c <__aeabi_i2f>
 800dd4a:	4603      	mov	r3, r0
 800dd4c:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 800dd50:	4618      	mov	r0, r3
 800dd52:	f7f5 fea3 	bl	8003a9c <__aeabi_fdiv>
 800dd56:	4603      	mov	r3, r0
    }
 800dd58:	4618      	mov	r0, r3
 800dd5a:	3708      	adds	r7, #8
 800dd5c:	46bd      	mov	sp, r7
 800dd5e:	bd80      	pop	{r7, pc}

0800dd60 <inv_compass_angle>:
 * @param[in] grav Gravity Vector (Body Frame), length 3
 * @param[in] quat Quaternion, Length 4
 * @return Angle Cross Product makes after quaternion rotation.
 */
float inv_compass_angle(const long *compass, const long *grav, const long *quat)
{
 800dd60:	b590      	push	{r4, r7, lr}
 800dd62:	b097      	sub	sp, #92	; 0x5c
 800dd64:	af00      	add	r7, sp, #0
 800dd66:	60f8      	str	r0, [r7, #12]
 800dd68:	60b9      	str	r1, [r7, #8]
 800dd6a:	607a      	str	r2, [r7, #4]
    long cgcross[4], q1[4], q2[4], qi[4];
    float angW;

    // Compass cross Gravity
    cgcross[0] = 0L;
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	647b      	str	r3, [r7, #68]	; 0x44
    cgcross[1] = inv_q30_mult(compass[1], grav[2]) - inv_q30_mult(compass[2], grav[1]);
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	3304      	adds	r3, #4
 800dd74:	681a      	ldr	r2, [r3, #0]
 800dd76:	68bb      	ldr	r3, [r7, #8]
 800dd78:	3308      	adds	r3, #8
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	4619      	mov	r1, r3
 800dd7e:	4610      	mov	r0, r2
 800dd80:	f000 f8c0 	bl	800df04 <inv_q30_mult>
 800dd84:	4604      	mov	r4, r0
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	3308      	adds	r3, #8
 800dd8a:	681a      	ldr	r2, [r3, #0]
 800dd8c:	68bb      	ldr	r3, [r7, #8]
 800dd8e:	3304      	adds	r3, #4
 800dd90:	681b      	ldr	r3, [r3, #0]
 800dd92:	4619      	mov	r1, r3
 800dd94:	4610      	mov	r0, r2
 800dd96:	f000 f8b5 	bl	800df04 <inv_q30_mult>
 800dd9a:	4603      	mov	r3, r0
 800dd9c:	1ae3      	subs	r3, r4, r3
 800dd9e:	64bb      	str	r3, [r7, #72]	; 0x48
    cgcross[2] = inv_q30_mult(compass[2], grav[0]) - inv_q30_mult(compass[0], grav[2]);
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	3308      	adds	r3, #8
 800dda4:	681a      	ldr	r2, [r3, #0]
 800dda6:	68bb      	ldr	r3, [r7, #8]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	4619      	mov	r1, r3
 800ddac:	4610      	mov	r0, r2
 800ddae:	f000 f8a9 	bl	800df04 <inv_q30_mult>
 800ddb2:	4604      	mov	r4, r0
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	681a      	ldr	r2, [r3, #0]
 800ddb8:	68bb      	ldr	r3, [r7, #8]
 800ddba:	3308      	adds	r3, #8
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	4619      	mov	r1, r3
 800ddc0:	4610      	mov	r0, r2
 800ddc2:	f000 f89f 	bl	800df04 <inv_q30_mult>
 800ddc6:	4603      	mov	r3, r0
 800ddc8:	1ae3      	subs	r3, r4, r3
 800ddca:	64fb      	str	r3, [r7, #76]	; 0x4c
    cgcross[3] = inv_q30_mult(compass[0], grav[1]) - inv_q30_mult(compass[1], grav[0]);
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	681a      	ldr	r2, [r3, #0]
 800ddd0:	68bb      	ldr	r3, [r7, #8]
 800ddd2:	3304      	adds	r3, #4
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	4619      	mov	r1, r3
 800ddd8:	4610      	mov	r0, r2
 800ddda:	f000 f893 	bl	800df04 <inv_q30_mult>
 800ddde:	4604      	mov	r4, r0
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	3304      	adds	r3, #4
 800dde4:	681a      	ldr	r2, [r3, #0]
 800dde6:	68bb      	ldr	r3, [r7, #8]
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	4619      	mov	r1, r3
 800ddec:	4610      	mov	r0, r2
 800ddee:	f000 f889 	bl	800df04 <inv_q30_mult>
 800ddf2:	4603      	mov	r3, r0
 800ddf4:	1ae3      	subs	r3, r4, r3
 800ddf6:	653b      	str	r3, [r7, #80]	; 0x50

    // Now convert cross product into world frame
    inv_q_mult(quat, cgcross, q1);
 800ddf8:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800ddfc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800de00:	4619      	mov	r1, r3
 800de02:	6878      	ldr	r0, [r7, #4]
 800de04:	f000 f8aa 	bl	800df5c <inv_q_mult>
    inv_q_invert(quat, qi);
 800de08:	f107 0314 	add.w	r3, r7, #20
 800de0c:	4619      	mov	r1, r3
 800de0e:	6878      	ldr	r0, [r7, #4]
 800de10:	f000 f99d 	bl	800e14e <inv_q_invert>
    inv_q_mult(q1, qi, q2);
 800de14:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800de18:	f107 0114 	add.w	r1, r7, #20
 800de1c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800de20:	4618      	mov	r0, r3
 800de22:	f000 f89b 	bl	800df5c <inv_q_mult>

    // Protect against atan2 of 0,0
    if ((q2[2] == 0L) && (q2[1] == 0L))
 800de26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d105      	bne.n	800de38 <inv_compass_angle+0xd8>
 800de2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d102      	bne.n	800de38 <inv_compass_angle+0xd8>
        return 0.f;
 800de32:	f04f 0300 	mov.w	r3, #0
 800de36:	e012      	b.n	800de5e <inv_compass_angle+0xfe>

    // This is the unfiltered heading correction
    angW = -atan2f(inv_q30_to_float(q2[2]), inv_q30_to_float(q2[1]));
 800de38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de3a:	4618      	mov	r0, r3
 800de3c:	f7ff ff7e 	bl	800dd3c <inv_q30_to_float>
 800de40:	4604      	mov	r4, r0
 800de42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de44:	4618      	mov	r0, r3
 800de46:	f7ff ff79 	bl	800dd3c <inv_q30_to_float>
 800de4a:	4603      	mov	r3, r0
 800de4c:	4619      	mov	r1, r3
 800de4e:	4620      	mov	r0, r4
 800de50:	f006 fc02 	bl	8014658 <atan2f>
 800de54:	4603      	mov	r3, r0
 800de56:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800de5a:	657b      	str	r3, [r7, #84]	; 0x54
    return angW;
 800de5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
}
 800de5e:	4618      	mov	r0, r3
 800de60:	375c      	adds	r7, #92	; 0x5c
 800de62:	46bd      	mov	sp, r7
 800de64:	bd90      	pop	{r4, r7, pc}

0800de66 <inv_get_gyro_sum_of_sqr>:
 *          (1 degree per second)^2 = 2^6 = 2^GYRO_MAG_SQR_SHIFT.
 * @param[in] gyro Gyro data scaled with 1 dps = 2^16
 *  @return the computed magnitude squared output of the gyroscope.
 */
unsigned long inv_get_gyro_sum_of_sqr(const long *gyro)
{
 800de66:	b480      	push	{r7}
 800de68:	b087      	sub	sp, #28
 800de6a:	af00      	add	r7, sp, #0
 800de6c:	6078      	str	r0, [r7, #4]
    unsigned long gmag = 0;
 800de6e:	2300      	movs	r3, #0
 800de70:	617b      	str	r3, [r7, #20]
    long temp;
    int kk;

    for (kk = 0; kk < 3; ++kk) {
 800de72:	2300      	movs	r3, #0
 800de74:	613b      	str	r3, [r7, #16]
 800de76:	e010      	b.n	800de9a <inv_get_gyro_sum_of_sqr+0x34>
        temp = gyro[kk] >> (16 - (GYRO_MAG_SQR_SHIFT / 2));
 800de78:	693b      	ldr	r3, [r7, #16]
 800de7a:	009b      	lsls	r3, r3, #2
 800de7c:	687a      	ldr	r2, [r7, #4]
 800de7e:	4413      	add	r3, r2
 800de80:	681b      	ldr	r3, [r3, #0]
 800de82:	135b      	asrs	r3, r3, #13
 800de84:	60fb      	str	r3, [r7, #12]
        gmag += temp * temp;
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	fb03 f303 	mul.w	r3, r3, r3
 800de8c:	461a      	mov	r2, r3
 800de8e:	697b      	ldr	r3, [r7, #20]
 800de90:	4413      	add	r3, r2
 800de92:	617b      	str	r3, [r7, #20]
    for (kk = 0; kk < 3; ++kk) {
 800de94:	693b      	ldr	r3, [r7, #16]
 800de96:	3301      	adds	r3, #1
 800de98:	613b      	str	r3, [r7, #16]
 800de9a:	693b      	ldr	r3, [r7, #16]
 800de9c:	2b02      	cmp	r3, #2
 800de9e:	ddeb      	ble.n	800de78 <inv_get_gyro_sum_of_sqr+0x12>
    }

    return gmag;
 800dea0:	697b      	ldr	r3, [r7, #20]
}
 800dea2:	4618      	mov	r0, r3
 800dea4:	371c      	adds	r7, #28
 800dea6:	46bd      	mov	sp, r7
 800dea8:	bc80      	pop	{r7}
 800deaa:	4770      	bx	lr

0800deac <inv_q29_mult>:
 * @param[in] a
 * @param[in] b
 * @return ((long long)a*b)>>29
*/
long inv_q29_mult(long a, long b)
{
 800deac:	b4b0      	push	{r4, r5, r7}
 800deae:	b087      	sub	sp, #28
 800deb0:	af00      	add	r7, sp, #0
 800deb2:	6078      	str	r0, [r7, #4]
 800deb4:	6039      	str	r1, [r7, #0]
    result = (long)((float)a * b / (1L << 29));
    return result;
#else
    long long temp;
    long result;
    temp = (long long)a * b;
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	4618      	mov	r0, r3
 800deba:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	461a      	mov	r2, r3
 800dec2:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800dec6:	fb02 f501 	mul.w	r5, r2, r1
 800deca:	fb00 f403 	mul.w	r4, r0, r3
 800dece:	442c      	add	r4, r5
 800ded0:	fba0 2302 	umull	r2, r3, r0, r2
 800ded4:	18e1      	adds	r1, r4, r3
 800ded6:	460b      	mov	r3, r1
 800ded8:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800dedc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    result = (long)(temp >> 29);
 800dee0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800dee4:	f04f 0200 	mov.w	r2, #0
 800dee8:	f04f 0300 	mov.w	r3, #0
 800deec:	0f42      	lsrs	r2, r0, #29
 800deee:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800def2:	174b      	asrs	r3, r1, #29
 800def4:	4613      	mov	r3, r2
 800def6:	60fb      	str	r3, [r7, #12]
    return result;
 800def8:	68fb      	ldr	r3, [r7, #12]
#endif
}
 800defa:	4618      	mov	r0, r3
 800defc:	371c      	adds	r7, #28
 800defe:	46bd      	mov	sp, r7
 800df00:	bcb0      	pop	{r4, r5, r7}
 800df02:	4770      	bx	lr

0800df04 <inv_q30_mult>:
 * @param[in] a
 * @param[in] b
 * @return ((long long)a*b)>>30
*/
long inv_q30_mult(long a, long b)
{
 800df04:	b4b0      	push	{r4, r5, r7}
 800df06:	b087      	sub	sp, #28
 800df08:	af00      	add	r7, sp, #0
 800df0a:	6078      	str	r0, [r7, #4]
 800df0c:	6039      	str	r1, [r7, #0]
    result = (long)((float)a * b / (1L << 30));
    return result;
#else
    long long temp;
    long result;
    temp = (long long)a * b;
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	4618      	mov	r0, r3
 800df12:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800df16:	683b      	ldr	r3, [r7, #0]
 800df18:	461a      	mov	r2, r3
 800df1a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800df1e:	fb02 f501 	mul.w	r5, r2, r1
 800df22:	fb00 f403 	mul.w	r4, r0, r3
 800df26:	442c      	add	r4, r5
 800df28:	fba0 2302 	umull	r2, r3, r0, r2
 800df2c:	18e1      	adds	r1, r4, r3
 800df2e:	460b      	mov	r3, r1
 800df30:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800df34:	e9c7 2304 	strd	r2, r3, [r7, #16]
    result = (long)(temp >> 30);
 800df38:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800df3c:	f04f 0200 	mov.w	r2, #0
 800df40:	f04f 0300 	mov.w	r3, #0
 800df44:	0f82      	lsrs	r2, r0, #30
 800df46:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 800df4a:	178b      	asrs	r3, r1, #30
 800df4c:	4613      	mov	r3, r2
 800df4e:	60fb      	str	r3, [r7, #12]
    return result;
 800df50:	68fb      	ldr	r3, [r7, #12]
#endif
}
 800df52:	4618      	mov	r0, r3
 800df54:	371c      	adds	r7, #28
 800df56:	46bd      	mov	sp, r7
 800df58:	bcb0      	pop	{r4, r5, r7}
 800df5a:	4770      	bx	lr

0800df5c <inv_q_mult>:
*            to 2^30
* @param[out] qProd Product after quaternion multiply. Length 4.
*             1.0 scaled to 2^30.
*/
void inv_q_mult(const long *q1, const long *q2, long *qProd)
{
 800df5c:	b590      	push	{r4, r7, lr}
 800df5e:	b085      	sub	sp, #20
 800df60:	af00      	add	r7, sp, #0
 800df62:	60f8      	str	r0, [r7, #12]
 800df64:	60b9      	str	r1, [r7, #8]
 800df66:	607a      	str	r2, [r7, #4]
    INVENSENSE_FUNC_START;
    qProd[0] = inv_q30_mult(q1[0], q2[0]) - inv_q30_mult(q1[1], q2[1]) -
 800df68:	68fb      	ldr	r3, [r7, #12]
 800df6a:	681a      	ldr	r2, [r3, #0]
 800df6c:	68bb      	ldr	r3, [r7, #8]
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	4619      	mov	r1, r3
 800df72:	4610      	mov	r0, r2
 800df74:	f7ff ffc6 	bl	800df04 <inv_q30_mult>
 800df78:	4604      	mov	r4, r0
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	3304      	adds	r3, #4
 800df7e:	681a      	ldr	r2, [r3, #0]
 800df80:	68bb      	ldr	r3, [r7, #8]
 800df82:	3304      	adds	r3, #4
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	4619      	mov	r1, r3
 800df88:	4610      	mov	r0, r2
 800df8a:	f7ff ffbb 	bl	800df04 <inv_q30_mult>
 800df8e:	4603      	mov	r3, r0
 800df90:	1ae4      	subs	r4, r4, r3
               inv_q30_mult(q1[2], q2[2]) - inv_q30_mult(q1[3], q2[3]);
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	3308      	adds	r3, #8
 800df96:	681a      	ldr	r2, [r3, #0]
 800df98:	68bb      	ldr	r3, [r7, #8]
 800df9a:	3308      	adds	r3, #8
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	4619      	mov	r1, r3
 800dfa0:	4610      	mov	r0, r2
 800dfa2:	f7ff ffaf 	bl	800df04 <inv_q30_mult>
 800dfa6:	4603      	mov	r3, r0
    qProd[0] = inv_q30_mult(q1[0], q2[0]) - inv_q30_mult(q1[1], q2[1]) -
 800dfa8:	1ae4      	subs	r4, r4, r3
               inv_q30_mult(q1[2], q2[2]) - inv_q30_mult(q1[3], q2[3]);
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	330c      	adds	r3, #12
 800dfae:	681a      	ldr	r2, [r3, #0]
 800dfb0:	68bb      	ldr	r3, [r7, #8]
 800dfb2:	330c      	adds	r3, #12
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	4619      	mov	r1, r3
 800dfb8:	4610      	mov	r0, r2
 800dfba:	f7ff ffa3 	bl	800df04 <inv_q30_mult>
 800dfbe:	4603      	mov	r3, r0
 800dfc0:	1ae2      	subs	r2, r4, r3
    qProd[0] = inv_q30_mult(q1[0], q2[0]) - inv_q30_mult(q1[1], q2[1]) -
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	601a      	str	r2, [r3, #0]

    qProd[1] = inv_q30_mult(q1[0], q2[1]) + inv_q30_mult(q1[1], q2[0]) +
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	681a      	ldr	r2, [r3, #0]
 800dfca:	68bb      	ldr	r3, [r7, #8]
 800dfcc:	3304      	adds	r3, #4
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	4619      	mov	r1, r3
 800dfd2:	4610      	mov	r0, r2
 800dfd4:	f7ff ff96 	bl	800df04 <inv_q30_mult>
 800dfd8:	4604      	mov	r4, r0
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	3304      	adds	r3, #4
 800dfde:	681a      	ldr	r2, [r3, #0]
 800dfe0:	68bb      	ldr	r3, [r7, #8]
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	4619      	mov	r1, r3
 800dfe6:	4610      	mov	r0, r2
 800dfe8:	f7ff ff8c 	bl	800df04 <inv_q30_mult>
 800dfec:	4603      	mov	r3, r0
 800dfee:	441c      	add	r4, r3
               inv_q30_mult(q1[2], q2[3]) - inv_q30_mult(q1[3], q2[2]);
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	3308      	adds	r3, #8
 800dff4:	681a      	ldr	r2, [r3, #0]
 800dff6:	68bb      	ldr	r3, [r7, #8]
 800dff8:	330c      	adds	r3, #12
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	4619      	mov	r1, r3
 800dffe:	4610      	mov	r0, r2
 800e000:	f7ff ff80 	bl	800df04 <inv_q30_mult>
 800e004:	4603      	mov	r3, r0
    qProd[1] = inv_q30_mult(q1[0], q2[1]) + inv_q30_mult(q1[1], q2[0]) +
 800e006:	441c      	add	r4, r3
               inv_q30_mult(q1[2], q2[3]) - inv_q30_mult(q1[3], q2[2]);
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	330c      	adds	r3, #12
 800e00c:	681a      	ldr	r2, [r3, #0]
 800e00e:	68bb      	ldr	r3, [r7, #8]
 800e010:	3308      	adds	r3, #8
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	4619      	mov	r1, r3
 800e016:	4610      	mov	r0, r2
 800e018:	f7ff ff74 	bl	800df04 <inv_q30_mult>
 800e01c:	4602      	mov	r2, r0
    qProd[1] = inv_q30_mult(q1[0], q2[1]) + inv_q30_mult(q1[1], q2[0]) +
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	3304      	adds	r3, #4
               inv_q30_mult(q1[2], q2[3]) - inv_q30_mult(q1[3], q2[2]);
 800e022:	1aa2      	subs	r2, r4, r2
    qProd[1] = inv_q30_mult(q1[0], q2[1]) + inv_q30_mult(q1[1], q2[0]) +
 800e024:	601a      	str	r2, [r3, #0]

    qProd[2] = inv_q30_mult(q1[0], q2[2]) - inv_q30_mult(q1[1], q2[3]) +
 800e026:	68fb      	ldr	r3, [r7, #12]
 800e028:	681a      	ldr	r2, [r3, #0]
 800e02a:	68bb      	ldr	r3, [r7, #8]
 800e02c:	3308      	adds	r3, #8
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	4619      	mov	r1, r3
 800e032:	4610      	mov	r0, r2
 800e034:	f7ff ff66 	bl	800df04 <inv_q30_mult>
 800e038:	4604      	mov	r4, r0
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	3304      	adds	r3, #4
 800e03e:	681a      	ldr	r2, [r3, #0]
 800e040:	68bb      	ldr	r3, [r7, #8]
 800e042:	330c      	adds	r3, #12
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	4619      	mov	r1, r3
 800e048:	4610      	mov	r0, r2
 800e04a:	f7ff ff5b 	bl	800df04 <inv_q30_mult>
 800e04e:	4603      	mov	r3, r0
 800e050:	1ae4      	subs	r4, r4, r3
               inv_q30_mult(q1[2], q2[0]) + inv_q30_mult(q1[3], q2[1]);
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	3308      	adds	r3, #8
 800e056:	681a      	ldr	r2, [r3, #0]
 800e058:	68bb      	ldr	r3, [r7, #8]
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	4619      	mov	r1, r3
 800e05e:	4610      	mov	r0, r2
 800e060:	f7ff ff50 	bl	800df04 <inv_q30_mult>
 800e064:	4603      	mov	r3, r0
    qProd[2] = inv_q30_mult(q1[0], q2[2]) - inv_q30_mult(q1[1], q2[3]) +
 800e066:	441c      	add	r4, r3
               inv_q30_mult(q1[2], q2[0]) + inv_q30_mult(q1[3], q2[1]);
 800e068:	68fb      	ldr	r3, [r7, #12]
 800e06a:	330c      	adds	r3, #12
 800e06c:	681a      	ldr	r2, [r3, #0]
 800e06e:	68bb      	ldr	r3, [r7, #8]
 800e070:	3304      	adds	r3, #4
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	4619      	mov	r1, r3
 800e076:	4610      	mov	r0, r2
 800e078:	f7ff ff44 	bl	800df04 <inv_q30_mult>
 800e07c:	4602      	mov	r2, r0
    qProd[2] = inv_q30_mult(q1[0], q2[2]) - inv_q30_mult(q1[1], q2[3]) +
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	3308      	adds	r3, #8
               inv_q30_mult(q1[2], q2[0]) + inv_q30_mult(q1[3], q2[1]);
 800e082:	4422      	add	r2, r4
    qProd[2] = inv_q30_mult(q1[0], q2[2]) - inv_q30_mult(q1[1], q2[3]) +
 800e084:	601a      	str	r2, [r3, #0]

    qProd[3] = inv_q30_mult(q1[0], q2[3]) + inv_q30_mult(q1[1], q2[2]) -
 800e086:	68fb      	ldr	r3, [r7, #12]
 800e088:	681a      	ldr	r2, [r3, #0]
 800e08a:	68bb      	ldr	r3, [r7, #8]
 800e08c:	330c      	adds	r3, #12
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	4619      	mov	r1, r3
 800e092:	4610      	mov	r0, r2
 800e094:	f7ff ff36 	bl	800df04 <inv_q30_mult>
 800e098:	4604      	mov	r4, r0
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	3304      	adds	r3, #4
 800e09e:	681a      	ldr	r2, [r3, #0]
 800e0a0:	68bb      	ldr	r3, [r7, #8]
 800e0a2:	3308      	adds	r3, #8
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	4619      	mov	r1, r3
 800e0a8:	4610      	mov	r0, r2
 800e0aa:	f7ff ff2b 	bl	800df04 <inv_q30_mult>
 800e0ae:	4603      	mov	r3, r0
 800e0b0:	441c      	add	r4, r3
               inv_q30_mult(q1[2], q2[1]) + inv_q30_mult(q1[3], q2[0]);
 800e0b2:	68fb      	ldr	r3, [r7, #12]
 800e0b4:	3308      	adds	r3, #8
 800e0b6:	681a      	ldr	r2, [r3, #0]
 800e0b8:	68bb      	ldr	r3, [r7, #8]
 800e0ba:	3304      	adds	r3, #4
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	4619      	mov	r1, r3
 800e0c0:	4610      	mov	r0, r2
 800e0c2:	f7ff ff1f 	bl	800df04 <inv_q30_mult>
 800e0c6:	4603      	mov	r3, r0
    qProd[3] = inv_q30_mult(q1[0], q2[3]) + inv_q30_mult(q1[1], q2[2]) -
 800e0c8:	1ae4      	subs	r4, r4, r3
               inv_q30_mult(q1[2], q2[1]) + inv_q30_mult(q1[3], q2[0]);
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	330c      	adds	r3, #12
 800e0ce:	681a      	ldr	r2, [r3, #0]
 800e0d0:	68bb      	ldr	r3, [r7, #8]
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	4619      	mov	r1, r3
 800e0d6:	4610      	mov	r0, r2
 800e0d8:	f7ff ff14 	bl	800df04 <inv_q30_mult>
 800e0dc:	4602      	mov	r2, r0
    qProd[3] = inv_q30_mult(q1[0], q2[3]) + inv_q30_mult(q1[1], q2[2]) -
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	330c      	adds	r3, #12
               inv_q30_mult(q1[2], q2[1]) + inv_q30_mult(q1[3], q2[0]);
 800e0e2:	4422      	add	r2, r4
    qProd[3] = inv_q30_mult(q1[0], q2[3]) + inv_q30_mult(q1[1], q2[2]) -
 800e0e4:	601a      	str	r2, [r3, #0]
}
 800e0e6:	bf00      	nop
 800e0e8:	3714      	adds	r7, #20
 800e0ea:	46bd      	mov	sp, r7
 800e0ec:	bd90      	pop	{r4, r7, pc}

0800e0ee <inv_q_add>:
*            to 2^30
* @param[out] qSum Sum after quaternion summation. Length 4.
*             1.0 scaled to 2^30.
*/
void inv_q_add(long *q1, long *q2, long *qSum)
{
 800e0ee:	b480      	push	{r7}
 800e0f0:	b085      	sub	sp, #20
 800e0f2:	af00      	add	r7, sp, #0
 800e0f4:	60f8      	str	r0, [r7, #12]
 800e0f6:	60b9      	str	r1, [r7, #8]
 800e0f8:	607a      	str	r2, [r7, #4]
    INVENSENSE_FUNC_START;
    qSum[0] = q1[0] + q2[0];
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	681a      	ldr	r2, [r3, #0]
 800e0fe:	68bb      	ldr	r3, [r7, #8]
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	441a      	add	r2, r3
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	601a      	str	r2, [r3, #0]
    qSum[1] = q1[1] + q2[1];
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	3304      	adds	r3, #4
 800e10c:	6819      	ldr	r1, [r3, #0]
 800e10e:	68bb      	ldr	r3, [r7, #8]
 800e110:	3304      	adds	r3, #4
 800e112:	681a      	ldr	r2, [r3, #0]
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	3304      	adds	r3, #4
 800e118:	440a      	add	r2, r1
 800e11a:	601a      	str	r2, [r3, #0]
    qSum[2] = q1[2] + q2[2];
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	3308      	adds	r3, #8
 800e120:	6819      	ldr	r1, [r3, #0]
 800e122:	68bb      	ldr	r3, [r7, #8]
 800e124:	3308      	adds	r3, #8
 800e126:	681a      	ldr	r2, [r3, #0]
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	3308      	adds	r3, #8
 800e12c:	440a      	add	r2, r1
 800e12e:	601a      	str	r2, [r3, #0]
    qSum[3] = q1[3] + q2[3];
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	330c      	adds	r3, #12
 800e134:	6819      	ldr	r1, [r3, #0]
 800e136:	68bb      	ldr	r3, [r7, #8]
 800e138:	330c      	adds	r3, #12
 800e13a:	681a      	ldr	r2, [r3, #0]
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	330c      	adds	r3, #12
 800e140:	440a      	add	r2, r1
 800e142:	601a      	str	r2, [r3, #0]
}
 800e144:	bf00      	nop
 800e146:	3714      	adds	r7, #20
 800e148:	46bd      	mov	sp, r7
 800e14a:	bc80      	pop	{r7}
 800e14c:	4770      	bx	lr

0800e14e <inv_q_invert>:
    INVENSENSE_FUNC_START;
    inv_vector_normalize(q, 4);
}

void inv_q_invert(const long *q, long *qInverted)
{
 800e14e:	b480      	push	{r7}
 800e150:	b083      	sub	sp, #12
 800e152:	af00      	add	r7, sp, #0
 800e154:	6078      	str	r0, [r7, #4]
 800e156:	6039      	str	r1, [r7, #0]
    INVENSENSE_FUNC_START;
    qInverted[0] = q[0];
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	681a      	ldr	r2, [r3, #0]
 800e15c:	683b      	ldr	r3, [r7, #0]
 800e15e:	601a      	str	r2, [r3, #0]
    qInverted[1] = -q[1];
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	3304      	adds	r3, #4
 800e164:	681a      	ldr	r2, [r3, #0]
 800e166:	683b      	ldr	r3, [r7, #0]
 800e168:	3304      	adds	r3, #4
 800e16a:	4252      	negs	r2, r2
 800e16c:	601a      	str	r2, [r3, #0]
    qInverted[2] = -q[2];
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	3308      	adds	r3, #8
 800e172:	681a      	ldr	r2, [r3, #0]
 800e174:	683b      	ldr	r3, [r7, #0]
 800e176:	3308      	adds	r3, #8
 800e178:	4252      	negs	r2, r2
 800e17a:	601a      	str	r2, [r3, #0]
    qInverted[3] = -q[3];
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	330c      	adds	r3, #12
 800e180:	681a      	ldr	r2, [r3, #0]
 800e182:	683b      	ldr	r3, [r7, #0]
 800e184:	330c      	adds	r3, #12
 800e186:	4252      	negs	r2, r2
 800e188:	601a      	str	r2, [r3, #0]
}
 800e18a:	bf00      	nop
 800e18c:	370c      	adds	r7, #12
 800e18e:	46bd      	mov	sp, r7
 800e190:	bc80      	pop	{r7}
 800e192:	4770      	bx	lr

0800e194 <inv_q_rotate>:
}

/** Rotates a 3-element vector by Rotation defined by Q
*/
void inv_q_rotate(const long *q, const long *in, long *out)
{
 800e194:	b580      	push	{r7, lr}
 800e196:	b094      	sub	sp, #80	; 0x50
 800e198:	af00      	add	r7, sp, #0
 800e19a:	60f8      	str	r0, [r7, #12]
 800e19c:	60b9      	str	r1, [r7, #8]
 800e19e:	607a      	str	r2, [r7, #4]
    long q_temp1[4], q_temp2[4];
    long in4[4], out4[4];

    // Fixme optimize
    in4[0] = 0;
 800e1a0:	2300      	movs	r3, #0
 800e1a2:	623b      	str	r3, [r7, #32]
    memcpy(&in4[1], in, 3 * sizeof(long));
 800e1a4:	f107 0320 	add.w	r3, r7, #32
 800e1a8:	3304      	adds	r3, #4
 800e1aa:	220c      	movs	r2, #12
 800e1ac:	68b9      	ldr	r1, [r7, #8]
 800e1ae:	4618      	mov	r0, r3
 800e1b0:	f001 fdf5 	bl	800fd9e <memcpy>
    inv_q_mult(q, in4, q_temp1);
 800e1b4:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800e1b8:	f107 0320 	add.w	r3, r7, #32
 800e1bc:	4619      	mov	r1, r3
 800e1be:	68f8      	ldr	r0, [r7, #12]
 800e1c0:	f7ff fecc 	bl	800df5c <inv_q_mult>
    inv_q_invert(q, q_temp2);
 800e1c4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e1c8:	4619      	mov	r1, r3
 800e1ca:	68f8      	ldr	r0, [r7, #12]
 800e1cc:	f7ff ffbf 	bl	800e14e <inv_q_invert>
    inv_q_mult(q_temp1, q_temp2, out4);
 800e1d0:	f107 0210 	add.w	r2, r7, #16
 800e1d4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800e1d8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800e1dc:	4618      	mov	r0, r3
 800e1de:	f7ff febd 	bl	800df5c <inv_q_mult>
    memcpy(out, &out4[1], 3 * sizeof(long));
 800e1e2:	f107 0310 	add.w	r3, r7, #16
 800e1e6:	3304      	adds	r3, #4
 800e1e8:	220c      	movs	r2, #12
 800e1ea:	4619      	mov	r1, r3
 800e1ec:	6878      	ldr	r0, [r7, #4]
 800e1ee:	f001 fdd6 	bl	800fd9e <memcpy>
}
 800e1f2:	bf00      	nop
 800e1f4:	3750      	adds	r7, #80	; 0x50
 800e1f6:	46bd      	mov	sp, r7
 800e1f8:	bd80      	pop	{r7, pc}

0800e1fa <inv_q_multf>:

void inv_q_multf(const float *q1, const float *q2, float *qProd)
{
 800e1fa:	b5b0      	push	{r4, r5, r7, lr}
 800e1fc:	b084      	sub	sp, #16
 800e1fe:	af00      	add	r7, sp, #0
 800e200:	60f8      	str	r0, [r7, #12]
 800e202:	60b9      	str	r1, [r7, #8]
 800e204:	607a      	str	r2, [r7, #4]
    INVENSENSE_FUNC_START;
    qProd[0] =
        (q1[0] * q2[0] - q1[1] * q2[1] - q1[2] * q2[2] - q1[3] * q2[3]);
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	681a      	ldr	r2, [r3, #0]
 800e20a:	68bb      	ldr	r3, [r7, #8]
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	4619      	mov	r1, r3
 800e210:	4610      	mov	r0, r2
 800e212:	f7f5 fb8f 	bl	8003934 <__aeabi_fmul>
 800e216:	4603      	mov	r3, r0
 800e218:	461c      	mov	r4, r3
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	3304      	adds	r3, #4
 800e21e:	681a      	ldr	r2, [r3, #0]
 800e220:	68bb      	ldr	r3, [r7, #8]
 800e222:	3304      	adds	r3, #4
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	4619      	mov	r1, r3
 800e228:	4610      	mov	r0, r2
 800e22a:	f7f5 fb83 	bl	8003934 <__aeabi_fmul>
 800e22e:	4603      	mov	r3, r0
 800e230:	4619      	mov	r1, r3
 800e232:	4620      	mov	r0, r4
 800e234:	f7f5 fa74 	bl	8003720 <__aeabi_fsub>
 800e238:	4603      	mov	r3, r0
 800e23a:	461c      	mov	r4, r3
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	3308      	adds	r3, #8
 800e240:	681a      	ldr	r2, [r3, #0]
 800e242:	68bb      	ldr	r3, [r7, #8]
 800e244:	3308      	adds	r3, #8
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	4619      	mov	r1, r3
 800e24a:	4610      	mov	r0, r2
 800e24c:	f7f5 fb72 	bl	8003934 <__aeabi_fmul>
 800e250:	4603      	mov	r3, r0
 800e252:	4619      	mov	r1, r3
 800e254:	4620      	mov	r0, r4
 800e256:	f7f5 fa63 	bl	8003720 <__aeabi_fsub>
 800e25a:	4603      	mov	r3, r0
 800e25c:	461c      	mov	r4, r3
 800e25e:	68fb      	ldr	r3, [r7, #12]
 800e260:	330c      	adds	r3, #12
 800e262:	681a      	ldr	r2, [r3, #0]
 800e264:	68bb      	ldr	r3, [r7, #8]
 800e266:	330c      	adds	r3, #12
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	4619      	mov	r1, r3
 800e26c:	4610      	mov	r0, r2
 800e26e:	f7f5 fb61 	bl	8003934 <__aeabi_fmul>
 800e272:	4603      	mov	r3, r0
 800e274:	4619      	mov	r1, r3
 800e276:	4620      	mov	r0, r4
 800e278:	f7f5 fa52 	bl	8003720 <__aeabi_fsub>
 800e27c:	4603      	mov	r3, r0
 800e27e:	461a      	mov	r2, r3
    qProd[0] =
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	601a      	str	r2, [r3, #0]
    qProd[1] =
        (q1[0] * q2[1] + q1[1] * q2[0] + q1[2] * q2[3] - q1[3] * q2[2]);
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	681a      	ldr	r2, [r3, #0]
 800e288:	68bb      	ldr	r3, [r7, #8]
 800e28a:	3304      	adds	r3, #4
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	4619      	mov	r1, r3
 800e290:	4610      	mov	r0, r2
 800e292:	f7f5 fb4f 	bl	8003934 <__aeabi_fmul>
 800e296:	4603      	mov	r3, r0
 800e298:	461c      	mov	r4, r3
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	3304      	adds	r3, #4
 800e29e:	681a      	ldr	r2, [r3, #0]
 800e2a0:	68bb      	ldr	r3, [r7, #8]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	4619      	mov	r1, r3
 800e2a6:	4610      	mov	r0, r2
 800e2a8:	f7f5 fb44 	bl	8003934 <__aeabi_fmul>
 800e2ac:	4603      	mov	r3, r0
 800e2ae:	4619      	mov	r1, r3
 800e2b0:	4620      	mov	r0, r4
 800e2b2:	f7f5 fa37 	bl	8003724 <__addsf3>
 800e2b6:	4603      	mov	r3, r0
 800e2b8:	461c      	mov	r4, r3
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	3308      	adds	r3, #8
 800e2be:	681a      	ldr	r2, [r3, #0]
 800e2c0:	68bb      	ldr	r3, [r7, #8]
 800e2c2:	330c      	adds	r3, #12
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	4619      	mov	r1, r3
 800e2c8:	4610      	mov	r0, r2
 800e2ca:	f7f5 fb33 	bl	8003934 <__aeabi_fmul>
 800e2ce:	4603      	mov	r3, r0
 800e2d0:	4619      	mov	r1, r3
 800e2d2:	4620      	mov	r0, r4
 800e2d4:	f7f5 fa26 	bl	8003724 <__addsf3>
 800e2d8:	4603      	mov	r3, r0
 800e2da:	461d      	mov	r5, r3
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	330c      	adds	r3, #12
 800e2e0:	681a      	ldr	r2, [r3, #0]
 800e2e2:	68bb      	ldr	r3, [r7, #8]
 800e2e4:	3308      	adds	r3, #8
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	4619      	mov	r1, r3
 800e2ea:	4610      	mov	r0, r2
 800e2ec:	f7f5 fb22 	bl	8003934 <__aeabi_fmul>
 800e2f0:	4603      	mov	r3, r0
 800e2f2:	461a      	mov	r2, r3
    qProd[1] =
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	1d1c      	adds	r4, r3, #4
        (q1[0] * q2[1] + q1[1] * q2[0] + q1[2] * q2[3] - q1[3] * q2[2]);
 800e2f8:	4611      	mov	r1, r2
 800e2fa:	4628      	mov	r0, r5
 800e2fc:	f7f5 fa10 	bl	8003720 <__aeabi_fsub>
 800e300:	4603      	mov	r3, r0
    qProd[1] =
 800e302:	6023      	str	r3, [r4, #0]
    qProd[2] =
        (q1[0] * q2[2] - q1[1] * q2[3] + q1[2] * q2[0] + q1[3] * q2[1]);
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	681a      	ldr	r2, [r3, #0]
 800e308:	68bb      	ldr	r3, [r7, #8]
 800e30a:	3308      	adds	r3, #8
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	4619      	mov	r1, r3
 800e310:	4610      	mov	r0, r2
 800e312:	f7f5 fb0f 	bl	8003934 <__aeabi_fmul>
 800e316:	4603      	mov	r3, r0
 800e318:	461c      	mov	r4, r3
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	3304      	adds	r3, #4
 800e31e:	681a      	ldr	r2, [r3, #0]
 800e320:	68bb      	ldr	r3, [r7, #8]
 800e322:	330c      	adds	r3, #12
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	4619      	mov	r1, r3
 800e328:	4610      	mov	r0, r2
 800e32a:	f7f5 fb03 	bl	8003934 <__aeabi_fmul>
 800e32e:	4603      	mov	r3, r0
 800e330:	4619      	mov	r1, r3
 800e332:	4620      	mov	r0, r4
 800e334:	f7f5 f9f4 	bl	8003720 <__aeabi_fsub>
 800e338:	4603      	mov	r3, r0
 800e33a:	461c      	mov	r4, r3
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	3308      	adds	r3, #8
 800e340:	681a      	ldr	r2, [r3, #0]
 800e342:	68bb      	ldr	r3, [r7, #8]
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	4619      	mov	r1, r3
 800e348:	4610      	mov	r0, r2
 800e34a:	f7f5 faf3 	bl	8003934 <__aeabi_fmul>
 800e34e:	4603      	mov	r3, r0
 800e350:	4619      	mov	r1, r3
 800e352:	4620      	mov	r0, r4
 800e354:	f7f5 f9e6 	bl	8003724 <__addsf3>
 800e358:	4603      	mov	r3, r0
 800e35a:	461d      	mov	r5, r3
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	330c      	adds	r3, #12
 800e360:	681a      	ldr	r2, [r3, #0]
 800e362:	68bb      	ldr	r3, [r7, #8]
 800e364:	3304      	adds	r3, #4
 800e366:	681b      	ldr	r3, [r3, #0]
 800e368:	4619      	mov	r1, r3
 800e36a:	4610      	mov	r0, r2
 800e36c:	f7f5 fae2 	bl	8003934 <__aeabi_fmul>
 800e370:	4603      	mov	r3, r0
 800e372:	461a      	mov	r2, r3
    qProd[2] =
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	f103 0408 	add.w	r4, r3, #8
        (q1[0] * q2[2] - q1[1] * q2[3] + q1[2] * q2[0] + q1[3] * q2[1]);
 800e37a:	4611      	mov	r1, r2
 800e37c:	4628      	mov	r0, r5
 800e37e:	f7f5 f9d1 	bl	8003724 <__addsf3>
 800e382:	4603      	mov	r3, r0
    qProd[2] =
 800e384:	6023      	str	r3, [r4, #0]
    qProd[3] =
        (q1[0] * q2[3] + q1[1] * q2[2] - q1[2] * q2[1] + q1[3] * q2[0]);
 800e386:	68fb      	ldr	r3, [r7, #12]
 800e388:	681a      	ldr	r2, [r3, #0]
 800e38a:	68bb      	ldr	r3, [r7, #8]
 800e38c:	330c      	adds	r3, #12
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	4619      	mov	r1, r3
 800e392:	4610      	mov	r0, r2
 800e394:	f7f5 face 	bl	8003934 <__aeabi_fmul>
 800e398:	4603      	mov	r3, r0
 800e39a:	461c      	mov	r4, r3
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	3304      	adds	r3, #4
 800e3a0:	681a      	ldr	r2, [r3, #0]
 800e3a2:	68bb      	ldr	r3, [r7, #8]
 800e3a4:	3308      	adds	r3, #8
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	4619      	mov	r1, r3
 800e3aa:	4610      	mov	r0, r2
 800e3ac:	f7f5 fac2 	bl	8003934 <__aeabi_fmul>
 800e3b0:	4603      	mov	r3, r0
 800e3b2:	4619      	mov	r1, r3
 800e3b4:	4620      	mov	r0, r4
 800e3b6:	f7f5 f9b5 	bl	8003724 <__addsf3>
 800e3ba:	4603      	mov	r3, r0
 800e3bc:	461c      	mov	r4, r3
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	3308      	adds	r3, #8
 800e3c2:	681a      	ldr	r2, [r3, #0]
 800e3c4:	68bb      	ldr	r3, [r7, #8]
 800e3c6:	3304      	adds	r3, #4
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	4619      	mov	r1, r3
 800e3cc:	4610      	mov	r0, r2
 800e3ce:	f7f5 fab1 	bl	8003934 <__aeabi_fmul>
 800e3d2:	4603      	mov	r3, r0
 800e3d4:	4619      	mov	r1, r3
 800e3d6:	4620      	mov	r0, r4
 800e3d8:	f7f5 f9a2 	bl	8003720 <__aeabi_fsub>
 800e3dc:	4603      	mov	r3, r0
 800e3de:	461d      	mov	r5, r3
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	330c      	adds	r3, #12
 800e3e4:	681a      	ldr	r2, [r3, #0]
 800e3e6:	68bb      	ldr	r3, [r7, #8]
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	4619      	mov	r1, r3
 800e3ec:	4610      	mov	r0, r2
 800e3ee:	f7f5 faa1 	bl	8003934 <__aeabi_fmul>
 800e3f2:	4603      	mov	r3, r0
 800e3f4:	461a      	mov	r2, r3
    qProd[3] =
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	f103 040c 	add.w	r4, r3, #12
        (q1[0] * q2[3] + q1[1] * q2[2] - q1[2] * q2[1] + q1[3] * q2[0]);
 800e3fc:	4611      	mov	r1, r2
 800e3fe:	4628      	mov	r0, r5
 800e400:	f7f5 f990 	bl	8003724 <__addsf3>
 800e404:	4603      	mov	r3, r0
    qProd[3] =
 800e406:	6023      	str	r3, [r4, #0]
}
 800e408:	bf00      	nop
 800e40a:	3710      	adds	r7, #16
 800e40c:	46bd      	mov	sp, r7
 800e40e:	bdb0      	pop	{r4, r5, r7, pc}

0800e410 <inv_q_addf>:

void inv_q_addf(const float *q1, const float *q2, float *qSum)
{
 800e410:	b590      	push	{r4, r7, lr}
 800e412:	b085      	sub	sp, #20
 800e414:	af00      	add	r7, sp, #0
 800e416:	60f8      	str	r0, [r7, #12]
 800e418:	60b9      	str	r1, [r7, #8]
 800e41a:	607a      	str	r2, [r7, #4]
    INVENSENSE_FUNC_START;
    qSum[0] = q1[0] + q2[0];
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	681a      	ldr	r2, [r3, #0]
 800e420:	68bb      	ldr	r3, [r7, #8]
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	4619      	mov	r1, r3
 800e426:	4610      	mov	r0, r2
 800e428:	f7f5 f97c 	bl	8003724 <__addsf3>
 800e42c:	4603      	mov	r3, r0
 800e42e:	461a      	mov	r2, r3
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	601a      	str	r2, [r3, #0]
    qSum[1] = q1[1] + q2[1];
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	3304      	adds	r3, #4
 800e438:	681a      	ldr	r2, [r3, #0]
 800e43a:	68bb      	ldr	r3, [r7, #8]
 800e43c:	3304      	adds	r3, #4
 800e43e:	6819      	ldr	r1, [r3, #0]
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	1d1c      	adds	r4, r3, #4
 800e444:	4610      	mov	r0, r2
 800e446:	f7f5 f96d 	bl	8003724 <__addsf3>
 800e44a:	4603      	mov	r3, r0
 800e44c:	6023      	str	r3, [r4, #0]
    qSum[2] = q1[2] + q2[2];
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	3308      	adds	r3, #8
 800e452:	681a      	ldr	r2, [r3, #0]
 800e454:	68bb      	ldr	r3, [r7, #8]
 800e456:	3308      	adds	r3, #8
 800e458:	6819      	ldr	r1, [r3, #0]
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	f103 0408 	add.w	r4, r3, #8
 800e460:	4610      	mov	r0, r2
 800e462:	f7f5 f95f 	bl	8003724 <__addsf3>
 800e466:	4603      	mov	r3, r0
 800e468:	6023      	str	r3, [r4, #0]
    qSum[3] = q1[3] + q2[3];
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	330c      	adds	r3, #12
 800e46e:	681a      	ldr	r2, [r3, #0]
 800e470:	68bb      	ldr	r3, [r7, #8]
 800e472:	330c      	adds	r3, #12
 800e474:	6819      	ldr	r1, [r3, #0]
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	f103 040c 	add.w	r4, r3, #12
 800e47c:	4610      	mov	r0, r2
 800e47e:	f7f5 f951 	bl	8003724 <__addsf3>
 800e482:	4603      	mov	r3, r0
 800e484:	6023      	str	r3, [r4, #0]
}
 800e486:	bf00      	nop
 800e488:	3714      	adds	r7, #20
 800e48a:	46bd      	mov	sp, r7
 800e48c:	bd90      	pop	{r4, r7, pc}

0800e48e <inv_q_normalizef>:

void inv_q_normalizef(float *q)
{
 800e48e:	b590      	push	{r4, r7, lr}
 800e490:	b085      	sub	sp, #20
 800e492:	af00      	add	r7, sp, #0
 800e494:	6078      	str	r0, [r7, #4]
    INVENSENSE_FUNC_START;
    float normSF = 0;
 800e496:	f04f 0300 	mov.w	r3, #0
 800e49a:	60fb      	str	r3, [r7, #12]
    float xHalf = 0;
 800e49c:	f04f 0300 	mov.w	r3, #0
 800e4a0:	60bb      	str	r3, [r7, #8]
    normSF = (q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	681a      	ldr	r2, [r3, #0]
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	4619      	mov	r1, r3
 800e4ac:	4610      	mov	r0, r2
 800e4ae:	f7f5 fa41 	bl	8003934 <__aeabi_fmul>
 800e4b2:	4603      	mov	r3, r0
 800e4b4:	461c      	mov	r4, r3
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	3304      	adds	r3, #4
 800e4ba:	681a      	ldr	r2, [r3, #0]
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	3304      	adds	r3, #4
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	4619      	mov	r1, r3
 800e4c4:	4610      	mov	r0, r2
 800e4c6:	f7f5 fa35 	bl	8003934 <__aeabi_fmul>
 800e4ca:	4603      	mov	r3, r0
 800e4cc:	4619      	mov	r1, r3
 800e4ce:	4620      	mov	r0, r4
 800e4d0:	f7f5 f928 	bl	8003724 <__addsf3>
 800e4d4:	4603      	mov	r3, r0
 800e4d6:	461c      	mov	r4, r3
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	3308      	adds	r3, #8
 800e4dc:	681a      	ldr	r2, [r3, #0]
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	3308      	adds	r3, #8
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	4619      	mov	r1, r3
 800e4e6:	4610      	mov	r0, r2
 800e4e8:	f7f5 fa24 	bl	8003934 <__aeabi_fmul>
 800e4ec:	4603      	mov	r3, r0
 800e4ee:	4619      	mov	r1, r3
 800e4f0:	4620      	mov	r0, r4
 800e4f2:	f7f5 f917 	bl	8003724 <__addsf3>
 800e4f6:	4603      	mov	r3, r0
 800e4f8:	461c      	mov	r4, r3
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	330c      	adds	r3, #12
 800e4fe:	681a      	ldr	r2, [r3, #0]
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	330c      	adds	r3, #12
 800e504:	681b      	ldr	r3, [r3, #0]
 800e506:	4619      	mov	r1, r3
 800e508:	4610      	mov	r0, r2
 800e50a:	f7f5 fa13 	bl	8003934 <__aeabi_fmul>
 800e50e:	4603      	mov	r3, r0
 800e510:	4619      	mov	r1, r3
 800e512:	4620      	mov	r0, r4
 800e514:	f7f5 f906 	bl	8003724 <__addsf3>
 800e518:	4603      	mov	r3, r0
 800e51a:	60fb      	str	r3, [r7, #12]
    if (normSF < 2) {
 800e51c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800e520:	68f8      	ldr	r0, [r7, #12]
 800e522:	f7f5 fba5 	bl	8003c70 <__aeabi_fcmplt>
 800e526:	4603      	mov	r3, r0
 800e528:	2b00      	cmp	r3, #0
 800e52a:	f000 808d 	beq.w	800e648 <inv_q_normalizef+0x1ba>
        xHalf = 0.5f * normSF;
 800e52e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800e532:	68f8      	ldr	r0, [r7, #12]
 800e534:	f7f5 f9fe 	bl	8003934 <__aeabi_fmul>
 800e538:	4603      	mov	r3, r0
 800e53a:	60bb      	str	r3, [r7, #8]
        normSF = normSF * (1.5f - xHalf * normSF * normSF);
 800e53c:	68f9      	ldr	r1, [r7, #12]
 800e53e:	68b8      	ldr	r0, [r7, #8]
 800e540:	f7f5 f9f8 	bl	8003934 <__aeabi_fmul>
 800e544:	4603      	mov	r3, r0
 800e546:	68f9      	ldr	r1, [r7, #12]
 800e548:	4618      	mov	r0, r3
 800e54a:	f7f5 f9f3 	bl	8003934 <__aeabi_fmul>
 800e54e:	4603      	mov	r3, r0
 800e550:	4619      	mov	r1, r3
 800e552:	f04f 507f 	mov.w	r0, #1069547520	; 0x3fc00000
 800e556:	f7f5 f8e3 	bl	8003720 <__aeabi_fsub>
 800e55a:	4603      	mov	r3, r0
 800e55c:	4619      	mov	r1, r3
 800e55e:	68f8      	ldr	r0, [r7, #12]
 800e560:	f7f5 f9e8 	bl	8003934 <__aeabi_fmul>
 800e564:	4603      	mov	r3, r0
 800e566:	60fb      	str	r3, [r7, #12]
        normSF = normSF * (1.5f - xHalf * normSF * normSF);
 800e568:	68f9      	ldr	r1, [r7, #12]
 800e56a:	68b8      	ldr	r0, [r7, #8]
 800e56c:	f7f5 f9e2 	bl	8003934 <__aeabi_fmul>
 800e570:	4603      	mov	r3, r0
 800e572:	68f9      	ldr	r1, [r7, #12]
 800e574:	4618      	mov	r0, r3
 800e576:	f7f5 f9dd 	bl	8003934 <__aeabi_fmul>
 800e57a:	4603      	mov	r3, r0
 800e57c:	4619      	mov	r1, r3
 800e57e:	f04f 507f 	mov.w	r0, #1069547520	; 0x3fc00000
 800e582:	f7f5 f8cd 	bl	8003720 <__aeabi_fsub>
 800e586:	4603      	mov	r3, r0
 800e588:	4619      	mov	r1, r3
 800e58a:	68f8      	ldr	r0, [r7, #12]
 800e58c:	f7f5 f9d2 	bl	8003934 <__aeabi_fmul>
 800e590:	4603      	mov	r3, r0
 800e592:	60fb      	str	r3, [r7, #12]
        normSF = normSF * (1.5f - xHalf * normSF * normSF);
 800e594:	68f9      	ldr	r1, [r7, #12]
 800e596:	68b8      	ldr	r0, [r7, #8]
 800e598:	f7f5 f9cc 	bl	8003934 <__aeabi_fmul>
 800e59c:	4603      	mov	r3, r0
 800e59e:	68f9      	ldr	r1, [r7, #12]
 800e5a0:	4618      	mov	r0, r3
 800e5a2:	f7f5 f9c7 	bl	8003934 <__aeabi_fmul>
 800e5a6:	4603      	mov	r3, r0
 800e5a8:	4619      	mov	r1, r3
 800e5aa:	f04f 507f 	mov.w	r0, #1069547520	; 0x3fc00000
 800e5ae:	f7f5 f8b7 	bl	8003720 <__aeabi_fsub>
 800e5b2:	4603      	mov	r3, r0
 800e5b4:	4619      	mov	r1, r3
 800e5b6:	68f8      	ldr	r0, [r7, #12]
 800e5b8:	f7f5 f9bc 	bl	8003934 <__aeabi_fmul>
 800e5bc:	4603      	mov	r3, r0
 800e5be:	60fb      	str	r3, [r7, #12]
        normSF = normSF * (1.5f - xHalf * normSF * normSF);
 800e5c0:	68f9      	ldr	r1, [r7, #12]
 800e5c2:	68b8      	ldr	r0, [r7, #8]
 800e5c4:	f7f5 f9b6 	bl	8003934 <__aeabi_fmul>
 800e5c8:	4603      	mov	r3, r0
 800e5ca:	68f9      	ldr	r1, [r7, #12]
 800e5cc:	4618      	mov	r0, r3
 800e5ce:	f7f5 f9b1 	bl	8003934 <__aeabi_fmul>
 800e5d2:	4603      	mov	r3, r0
 800e5d4:	4619      	mov	r1, r3
 800e5d6:	f04f 507f 	mov.w	r0, #1069547520	; 0x3fc00000
 800e5da:	f7f5 f8a1 	bl	8003720 <__aeabi_fsub>
 800e5de:	4603      	mov	r3, r0
 800e5e0:	4619      	mov	r1, r3
 800e5e2:	68f8      	ldr	r0, [r7, #12]
 800e5e4:	f7f5 f9a6 	bl	8003934 <__aeabi_fmul>
 800e5e8:	4603      	mov	r3, r0
 800e5ea:	60fb      	str	r3, [r7, #12]
        q[0] *= normSF;
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	68f9      	ldr	r1, [r7, #12]
 800e5f2:	4618      	mov	r0, r3
 800e5f4:	f7f5 f99e 	bl	8003934 <__aeabi_fmul>
 800e5f8:	4603      	mov	r3, r0
 800e5fa:	461a      	mov	r2, r3
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	601a      	str	r2, [r3, #0]
        q[1] *= normSF;
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	3304      	adds	r3, #4
 800e604:	681a      	ldr	r2, [r3, #0]
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	1d1c      	adds	r4, r3, #4
 800e60a:	68f9      	ldr	r1, [r7, #12]
 800e60c:	4610      	mov	r0, r2
 800e60e:	f7f5 f991 	bl	8003934 <__aeabi_fmul>
 800e612:	4603      	mov	r3, r0
 800e614:	6023      	str	r3, [r4, #0]
        q[2] *= normSF;
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	3308      	adds	r3, #8
 800e61a:	681a      	ldr	r2, [r3, #0]
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	f103 0408 	add.w	r4, r3, #8
 800e622:	68f9      	ldr	r1, [r7, #12]
 800e624:	4610      	mov	r0, r2
 800e626:	f7f5 f985 	bl	8003934 <__aeabi_fmul>
 800e62a:	4603      	mov	r3, r0
 800e62c:	6023      	str	r3, [r4, #0]
        q[3] *= normSF;
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	330c      	adds	r3, #12
 800e632:	681a      	ldr	r2, [r3, #0]
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	f103 040c 	add.w	r4, r3, #12
 800e63a:	68f9      	ldr	r1, [r7, #12]
 800e63c:	4610      	mov	r0, r2
 800e63e:	f7f5 f979 	bl	8003934 <__aeabi_fmul>
 800e642:	4603      	mov	r3, r0
 800e644:	6023      	str	r3, [r4, #0]
 800e646:	e012      	b.n	800e66e <inv_q_normalizef+0x1e0>
    } else {
        q[0] = 1.0;
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800e64e:	601a      	str	r2, [r3, #0]
        q[1] = 0.0;
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	3304      	adds	r3, #4
 800e654:	f04f 0200 	mov.w	r2, #0
 800e658:	601a      	str	r2, [r3, #0]
        q[2] = 0.0;
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	3308      	adds	r3, #8
 800e65e:	f04f 0200 	mov.w	r2, #0
 800e662:	601a      	str	r2, [r3, #0]
        q[3] = 0.0;
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	330c      	adds	r3, #12
 800e668:	f04f 0200 	mov.w	r2, #0
 800e66c:	601a      	str	r2, [r3, #0]
    }
    normSF = (q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	681a      	ldr	r2, [r3, #0]
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	4619      	mov	r1, r3
 800e678:	4610      	mov	r0, r2
 800e67a:	f7f5 f95b 	bl	8003934 <__aeabi_fmul>
 800e67e:	4603      	mov	r3, r0
 800e680:	461c      	mov	r4, r3
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	3304      	adds	r3, #4
 800e686:	681a      	ldr	r2, [r3, #0]
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	3304      	adds	r3, #4
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	4619      	mov	r1, r3
 800e690:	4610      	mov	r0, r2
 800e692:	f7f5 f94f 	bl	8003934 <__aeabi_fmul>
 800e696:	4603      	mov	r3, r0
 800e698:	4619      	mov	r1, r3
 800e69a:	4620      	mov	r0, r4
 800e69c:	f7f5 f842 	bl	8003724 <__addsf3>
 800e6a0:	4603      	mov	r3, r0
 800e6a2:	461c      	mov	r4, r3
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	3308      	adds	r3, #8
 800e6a8:	681a      	ldr	r2, [r3, #0]
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	3308      	adds	r3, #8
 800e6ae:	681b      	ldr	r3, [r3, #0]
 800e6b0:	4619      	mov	r1, r3
 800e6b2:	4610      	mov	r0, r2
 800e6b4:	f7f5 f93e 	bl	8003934 <__aeabi_fmul>
 800e6b8:	4603      	mov	r3, r0
 800e6ba:	4619      	mov	r1, r3
 800e6bc:	4620      	mov	r0, r4
 800e6be:	f7f5 f831 	bl	8003724 <__addsf3>
 800e6c2:	4603      	mov	r3, r0
 800e6c4:	461c      	mov	r4, r3
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	330c      	adds	r3, #12
 800e6ca:	681a      	ldr	r2, [r3, #0]
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	330c      	adds	r3, #12
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	4619      	mov	r1, r3
 800e6d4:	4610      	mov	r0, r2
 800e6d6:	f7f5 f92d 	bl	8003934 <__aeabi_fmul>
 800e6da:	4603      	mov	r3, r0
 800e6dc:	4619      	mov	r1, r3
 800e6de:	4620      	mov	r0, r4
 800e6e0:	f7f5 f820 	bl	8003724 <__addsf3>
 800e6e4:	4603      	mov	r3, r0
 800e6e6:	60fb      	str	r3, [r7, #12]
}
 800e6e8:	bf00      	nop
 800e6ea:	3714      	adds	r7, #20
 800e6ec:	46bd      	mov	sp, r7
 800e6ee:	bd90      	pop	{r4, r7, pc}

0800e6f0 <inv_q_norm4>:

/** Performs a length 4 vector normalization with a square root.
* @param[in,out] q vector to normalize. Returns [1,0,0,0] is magnitude is zero.
*/
void inv_q_norm4(float *q)
{
 800e6f0:	b590      	push	{r4, r7, lr}
 800e6f2:	b085      	sub	sp, #20
 800e6f4:	af00      	add	r7, sp, #0
 800e6f6:	6078      	str	r0, [r7, #4]
    float mag;
    mag = sqrtf(q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	681a      	ldr	r2, [r3, #0]
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	4619      	mov	r1, r3
 800e702:	4610      	mov	r0, r2
 800e704:	f7f5 f916 	bl	8003934 <__aeabi_fmul>
 800e708:	4603      	mov	r3, r0
 800e70a:	461c      	mov	r4, r3
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	3304      	adds	r3, #4
 800e710:	681a      	ldr	r2, [r3, #0]
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	3304      	adds	r3, #4
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	4619      	mov	r1, r3
 800e71a:	4610      	mov	r0, r2
 800e71c:	f7f5 f90a 	bl	8003934 <__aeabi_fmul>
 800e720:	4603      	mov	r3, r0
 800e722:	4619      	mov	r1, r3
 800e724:	4620      	mov	r0, r4
 800e726:	f7f4 fffd 	bl	8003724 <__addsf3>
 800e72a:	4603      	mov	r3, r0
 800e72c:	461c      	mov	r4, r3
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	3308      	adds	r3, #8
 800e732:	681a      	ldr	r2, [r3, #0]
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	3308      	adds	r3, #8
 800e738:	681b      	ldr	r3, [r3, #0]
 800e73a:	4619      	mov	r1, r3
 800e73c:	4610      	mov	r0, r2
 800e73e:	f7f5 f8f9 	bl	8003934 <__aeabi_fmul>
 800e742:	4603      	mov	r3, r0
 800e744:	4619      	mov	r1, r3
 800e746:	4620      	mov	r0, r4
 800e748:	f7f4 ffec 	bl	8003724 <__addsf3>
 800e74c:	4603      	mov	r3, r0
 800e74e:	461c      	mov	r4, r3
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	330c      	adds	r3, #12
 800e754:	681a      	ldr	r2, [r3, #0]
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	330c      	adds	r3, #12
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	4619      	mov	r1, r3
 800e75e:	4610      	mov	r0, r2
 800e760:	f7f5 f8e8 	bl	8003934 <__aeabi_fmul>
 800e764:	4603      	mov	r3, r0
 800e766:	4619      	mov	r1, r3
 800e768:	4620      	mov	r0, r4
 800e76a:	f7f4 ffdb 	bl	8003724 <__addsf3>
 800e76e:	4603      	mov	r3, r0
 800e770:	4618      	mov	r0, r3
 800e772:	f005 ff73 	bl	801465c <sqrtf>
 800e776:	60f8      	str	r0, [r7, #12]
    if (mag) {
 800e778:	f04f 0100 	mov.w	r1, #0
 800e77c:	68f8      	ldr	r0, [r7, #12]
 800e77e:	f7f5 fa6d 	bl	8003c5c <__aeabi_fcmpeq>
 800e782:	4603      	mov	r3, r0
 800e784:	2b00      	cmp	r3, #0
 800e786:	d12d      	bne.n	800e7e4 <inv_q_norm4+0xf4>
        q[0] /= mag;
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	68f9      	ldr	r1, [r7, #12]
 800e78e:	4618      	mov	r0, r3
 800e790:	f7f5 f984 	bl	8003a9c <__aeabi_fdiv>
 800e794:	4603      	mov	r3, r0
 800e796:	461a      	mov	r2, r3
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	601a      	str	r2, [r3, #0]
        q[1] /= mag;
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	3304      	adds	r3, #4
 800e7a0:	681a      	ldr	r2, [r3, #0]
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	1d1c      	adds	r4, r3, #4
 800e7a6:	68f9      	ldr	r1, [r7, #12]
 800e7a8:	4610      	mov	r0, r2
 800e7aa:	f7f5 f977 	bl	8003a9c <__aeabi_fdiv>
 800e7ae:	4603      	mov	r3, r0
 800e7b0:	6023      	str	r3, [r4, #0]
        q[2] /= mag;
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	3308      	adds	r3, #8
 800e7b6:	681a      	ldr	r2, [r3, #0]
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	f103 0408 	add.w	r4, r3, #8
 800e7be:	68f9      	ldr	r1, [r7, #12]
 800e7c0:	4610      	mov	r0, r2
 800e7c2:	f7f5 f96b 	bl	8003a9c <__aeabi_fdiv>
 800e7c6:	4603      	mov	r3, r0
 800e7c8:	6023      	str	r3, [r4, #0]
        q[3] /= mag;
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	330c      	adds	r3, #12
 800e7ce:	681a      	ldr	r2, [r3, #0]
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	f103 040c 	add.w	r4, r3, #12
 800e7d6:	68f9      	ldr	r1, [r7, #12]
 800e7d8:	4610      	mov	r0, r2
 800e7da:	f7f5 f95f 	bl	8003a9c <__aeabi_fdiv>
 800e7de:	4603      	mov	r3, r0
 800e7e0:	6023      	str	r3, [r4, #0]
        q[0] = 1.f;
        q[1] = 0.f;
        q[2] = 0.f;
        q[3] = 0.f;
    }
}
 800e7e2:	e012      	b.n	800e80a <inv_q_norm4+0x11a>
        q[0] = 1.f;
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800e7ea:	601a      	str	r2, [r3, #0]
        q[1] = 0.f;
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	3304      	adds	r3, #4
 800e7f0:	f04f 0200 	mov.w	r2, #0
 800e7f4:	601a      	str	r2, [r3, #0]
        q[2] = 0.f;
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	3308      	adds	r3, #8
 800e7fa:	f04f 0200 	mov.w	r2, #0
 800e7fe:	601a      	str	r2, [r3, #0]
        q[3] = 0.f;
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	330c      	adds	r3, #12
 800e804:	f04f 0200 	mov.w	r2, #0
 800e808:	601a      	str	r2, [r3, #0]
}
 800e80a:	bf00      	nop
 800e80c:	3714      	adds	r7, #20
 800e80e:	46bd      	mov	sp, r7
 800e810:	bd90      	pop	{r4, r7, pc}

0800e812 <inv_q_invertf>:

void inv_q_invertf(const float *q, float *qInverted)
{
 800e812:	b480      	push	{r7}
 800e814:	b083      	sub	sp, #12
 800e816:	af00      	add	r7, sp, #0
 800e818:	6078      	str	r0, [r7, #4]
 800e81a:	6039      	str	r1, [r7, #0]
    INVENSENSE_FUNC_START;
    qInverted[0] = q[0];
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	681a      	ldr	r2, [r3, #0]
 800e820:	683b      	ldr	r3, [r7, #0]
 800e822:	601a      	str	r2, [r3, #0]
    qInverted[1] = -q[1];
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	3304      	adds	r3, #4
 800e828:	681a      	ldr	r2, [r3, #0]
 800e82a:	683b      	ldr	r3, [r7, #0]
 800e82c:	3304      	adds	r3, #4
 800e82e:	f082 4200 	eor.w	r2, r2, #2147483648	; 0x80000000
 800e832:	601a      	str	r2, [r3, #0]
    qInverted[2] = -q[2];
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	3308      	adds	r3, #8
 800e838:	681a      	ldr	r2, [r3, #0]
 800e83a:	683b      	ldr	r3, [r7, #0]
 800e83c:	3308      	adds	r3, #8
 800e83e:	f082 4200 	eor.w	r2, r2, #2147483648	; 0x80000000
 800e842:	601a      	str	r2, [r3, #0]
    qInverted[3] = -q[3];
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	330c      	adds	r3, #12
 800e848:	681a      	ldr	r2, [r3, #0]
 800e84a:	683b      	ldr	r3, [r7, #0]
 800e84c:	330c      	adds	r3, #12
 800e84e:	f082 4200 	eor.w	r2, r2, #2147483648	; 0x80000000
 800e852:	601a      	str	r2, [r3, #0]
}
 800e854:	bf00      	nop
 800e856:	370c      	adds	r7, #12
 800e858:	46bd      	mov	sp, r7
 800e85a:	bc80      	pop	{r7}
 800e85c:	4770      	bx	lr

0800e85e <inv_quaternion_to_rotation>:
 *             the first row of the matrix. Rotation matrix multiplied
 *             by a 3 element column vector transform a vector from Body
 *             to World.
 */
void inv_quaternion_to_rotation(const long *quat, long *rot)
{
 800e85e:	b590      	push	{r4, r7, lr}
 800e860:	b083      	sub	sp, #12
 800e862:	af00      	add	r7, sp, #0
 800e864:	6078      	str	r0, [r7, #4]
 800e866:	6039      	str	r1, [r7, #0]
    rot[0] =
        inv_q29_mult(quat[1], quat[1]) + inv_q29_mult(quat[0],
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	3304      	adds	r3, #4
 800e86c:	681a      	ldr	r2, [r3, #0]
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	3304      	adds	r3, #4
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	4619      	mov	r1, r3
 800e876:	4610      	mov	r0, r2
 800e878:	f7ff fb18 	bl	800deac <inv_q29_mult>
 800e87c:	4604      	mov	r4, r0
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	681a      	ldr	r2, [r3, #0]
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	4619      	mov	r1, r3
 800e888:	4610      	mov	r0, r2
 800e88a:	f7ff fb0f 	bl	800deac <inv_q29_mult>
 800e88e:	4603      	mov	r3, r0
 800e890:	4423      	add	r3, r4
                quat[0]) -
 800e892:	f103 4240 	add.w	r2, r3, #3221225472	; 0xc0000000
    rot[0] =
 800e896:	683b      	ldr	r3, [r7, #0]
 800e898:	601a      	str	r2, [r3, #0]
        1073741824L;
    rot[1] =
        inv_q29_mult(quat[1], quat[2]) - inv_q29_mult(quat[3], quat[0]);
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	3304      	adds	r3, #4
 800e89e:	681a      	ldr	r2, [r3, #0]
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	3308      	adds	r3, #8
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	4619      	mov	r1, r3
 800e8a8:	4610      	mov	r0, r2
 800e8aa:	f7ff faff 	bl	800deac <inv_q29_mult>
 800e8ae:	4604      	mov	r4, r0
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	330c      	adds	r3, #12
 800e8b4:	681a      	ldr	r2, [r3, #0]
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	4619      	mov	r1, r3
 800e8bc:	4610      	mov	r0, r2
 800e8be:	f7ff faf5 	bl	800deac <inv_q29_mult>
 800e8c2:	4602      	mov	r2, r0
    rot[1] =
 800e8c4:	683b      	ldr	r3, [r7, #0]
 800e8c6:	3304      	adds	r3, #4
        inv_q29_mult(quat[1], quat[2]) - inv_q29_mult(quat[3], quat[0]);
 800e8c8:	1aa2      	subs	r2, r4, r2
    rot[1] =
 800e8ca:	601a      	str	r2, [r3, #0]
    rot[2] =
        inv_q29_mult(quat[1], quat[3]) + inv_q29_mult(quat[2], quat[0]);
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	3304      	adds	r3, #4
 800e8d0:	681a      	ldr	r2, [r3, #0]
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	330c      	adds	r3, #12
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	4619      	mov	r1, r3
 800e8da:	4610      	mov	r0, r2
 800e8dc:	f7ff fae6 	bl	800deac <inv_q29_mult>
 800e8e0:	4604      	mov	r4, r0
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	3308      	adds	r3, #8
 800e8e6:	681a      	ldr	r2, [r3, #0]
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	4619      	mov	r1, r3
 800e8ee:	4610      	mov	r0, r2
 800e8f0:	f7ff fadc 	bl	800deac <inv_q29_mult>
 800e8f4:	4602      	mov	r2, r0
    rot[2] =
 800e8f6:	683b      	ldr	r3, [r7, #0]
 800e8f8:	3308      	adds	r3, #8
        inv_q29_mult(quat[1], quat[3]) + inv_q29_mult(quat[2], quat[0]);
 800e8fa:	4422      	add	r2, r4
    rot[2] =
 800e8fc:	601a      	str	r2, [r3, #0]
    rot[3] =
        inv_q29_mult(quat[1], quat[2]) + inv_q29_mult(quat[3], quat[0]);
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	3304      	adds	r3, #4
 800e902:	681a      	ldr	r2, [r3, #0]
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	3308      	adds	r3, #8
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	4619      	mov	r1, r3
 800e90c:	4610      	mov	r0, r2
 800e90e:	f7ff facd 	bl	800deac <inv_q29_mult>
 800e912:	4604      	mov	r4, r0
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	330c      	adds	r3, #12
 800e918:	681a      	ldr	r2, [r3, #0]
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	4619      	mov	r1, r3
 800e920:	4610      	mov	r0, r2
 800e922:	f7ff fac3 	bl	800deac <inv_q29_mult>
 800e926:	4602      	mov	r2, r0
    rot[3] =
 800e928:	683b      	ldr	r3, [r7, #0]
 800e92a:	330c      	adds	r3, #12
        inv_q29_mult(quat[1], quat[2]) + inv_q29_mult(quat[3], quat[0]);
 800e92c:	4422      	add	r2, r4
    rot[3] =
 800e92e:	601a      	str	r2, [r3, #0]
    rot[4] =
        inv_q29_mult(quat[2], quat[2]) + inv_q29_mult(quat[0],
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	3308      	adds	r3, #8
 800e934:	681a      	ldr	r2, [r3, #0]
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	3308      	adds	r3, #8
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	4619      	mov	r1, r3
 800e93e:	4610      	mov	r0, r2
 800e940:	f7ff fab4 	bl	800deac <inv_q29_mult>
 800e944:	4604      	mov	r4, r0
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	681a      	ldr	r2, [r3, #0]
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	4619      	mov	r1, r3
 800e950:	4610      	mov	r0, r2
 800e952:	f7ff faab 	bl	800deac <inv_q29_mult>
 800e956:	4603      	mov	r3, r0
 800e958:	18e2      	adds	r2, r4, r3
    rot[4] =
 800e95a:	683b      	ldr	r3, [r7, #0]
 800e95c:	3310      	adds	r3, #16
                quat[0]) -
 800e95e:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
    rot[4] =
 800e962:	601a      	str	r2, [r3, #0]
        1073741824L;
    rot[5] =
        inv_q29_mult(quat[2], quat[3]) - inv_q29_mult(quat[1], quat[0]);
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	3308      	adds	r3, #8
 800e968:	681a      	ldr	r2, [r3, #0]
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	330c      	adds	r3, #12
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	4619      	mov	r1, r3
 800e972:	4610      	mov	r0, r2
 800e974:	f7ff fa9a 	bl	800deac <inv_q29_mult>
 800e978:	4604      	mov	r4, r0
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	3304      	adds	r3, #4
 800e97e:	681a      	ldr	r2, [r3, #0]
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	4619      	mov	r1, r3
 800e986:	4610      	mov	r0, r2
 800e988:	f7ff fa90 	bl	800deac <inv_q29_mult>
 800e98c:	4602      	mov	r2, r0
    rot[5] =
 800e98e:	683b      	ldr	r3, [r7, #0]
 800e990:	3314      	adds	r3, #20
        inv_q29_mult(quat[2], quat[3]) - inv_q29_mult(quat[1], quat[0]);
 800e992:	1aa2      	subs	r2, r4, r2
    rot[5] =
 800e994:	601a      	str	r2, [r3, #0]
    rot[6] =
        inv_q29_mult(quat[1], quat[3]) - inv_q29_mult(quat[2], quat[0]);
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	3304      	adds	r3, #4
 800e99a:	681a      	ldr	r2, [r3, #0]
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	330c      	adds	r3, #12
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	4619      	mov	r1, r3
 800e9a4:	4610      	mov	r0, r2
 800e9a6:	f7ff fa81 	bl	800deac <inv_q29_mult>
 800e9aa:	4604      	mov	r4, r0
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	3308      	adds	r3, #8
 800e9b0:	681a      	ldr	r2, [r3, #0]
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	681b      	ldr	r3, [r3, #0]
 800e9b6:	4619      	mov	r1, r3
 800e9b8:	4610      	mov	r0, r2
 800e9ba:	f7ff fa77 	bl	800deac <inv_q29_mult>
 800e9be:	4602      	mov	r2, r0
    rot[6] =
 800e9c0:	683b      	ldr	r3, [r7, #0]
 800e9c2:	3318      	adds	r3, #24
        inv_q29_mult(quat[1], quat[3]) - inv_q29_mult(quat[2], quat[0]);
 800e9c4:	1aa2      	subs	r2, r4, r2
    rot[6] =
 800e9c6:	601a      	str	r2, [r3, #0]
    rot[7] =
        inv_q29_mult(quat[2], quat[3]) + inv_q29_mult(quat[1], quat[0]);
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	3308      	adds	r3, #8
 800e9cc:	681a      	ldr	r2, [r3, #0]
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	330c      	adds	r3, #12
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	4619      	mov	r1, r3
 800e9d6:	4610      	mov	r0, r2
 800e9d8:	f7ff fa68 	bl	800deac <inv_q29_mult>
 800e9dc:	4604      	mov	r4, r0
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	3304      	adds	r3, #4
 800e9e2:	681a      	ldr	r2, [r3, #0]
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	681b      	ldr	r3, [r3, #0]
 800e9e8:	4619      	mov	r1, r3
 800e9ea:	4610      	mov	r0, r2
 800e9ec:	f7ff fa5e 	bl	800deac <inv_q29_mult>
 800e9f0:	4602      	mov	r2, r0
    rot[7] =
 800e9f2:	683b      	ldr	r3, [r7, #0]
 800e9f4:	331c      	adds	r3, #28
        inv_q29_mult(quat[2], quat[3]) + inv_q29_mult(quat[1], quat[0]);
 800e9f6:	4422      	add	r2, r4
    rot[7] =
 800e9f8:	601a      	str	r2, [r3, #0]
    rot[8] =
        inv_q29_mult(quat[3], quat[3]) + inv_q29_mult(quat[0],
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	330c      	adds	r3, #12
 800e9fe:	681a      	ldr	r2, [r3, #0]
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	330c      	adds	r3, #12
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	4619      	mov	r1, r3
 800ea08:	4610      	mov	r0, r2
 800ea0a:	f7ff fa4f 	bl	800deac <inv_q29_mult>
 800ea0e:	4604      	mov	r4, r0
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	681a      	ldr	r2, [r3, #0]
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	4619      	mov	r1, r3
 800ea1a:	4610      	mov	r0, r2
 800ea1c:	f7ff fa46 	bl	800deac <inv_q29_mult>
 800ea20:	4603      	mov	r3, r0
 800ea22:	18e2      	adds	r2, r4, r3
    rot[8] =
 800ea24:	683b      	ldr	r3, [r7, #0]
 800ea26:	3320      	adds	r3, #32
                quat[0]) -
 800ea28:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
    rot[8] =
 800ea2c:	601a      	str	r2, [r3, #0]
        1073741824L;
}
 800ea2e:	bf00      	nop
 800ea30:	370c      	adds	r7, #12
 800ea32:	46bd      	mov	sp, r7
 800ea34:	bd90      	pop	{r4, r7, pc}

0800ea36 <inv_row_2_scale>:

    return hash;
}

static unsigned short inv_row_2_scale(const signed char *row)
{
 800ea36:	b480      	push	{r7}
 800ea38:	b085      	sub	sp, #20
 800ea3a:	af00      	add	r7, sp, #0
 800ea3c:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	f993 3000 	ldrsb.w	r3, [r3]
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	dd02      	ble.n	800ea4e <inv_row_2_scale+0x18>
        b = 0;
 800ea48:	2300      	movs	r3, #0
 800ea4a:	81fb      	strh	r3, [r7, #14]
 800ea4c:	e02d      	b.n	800eaaa <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	f993 3000 	ldrsb.w	r3, [r3]
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	da02      	bge.n	800ea5e <inv_row_2_scale+0x28>
        b = 4;
 800ea58:	2304      	movs	r3, #4
 800ea5a:	81fb      	strh	r3, [r7, #14]
 800ea5c:	e025      	b.n	800eaaa <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	3301      	adds	r3, #1
 800ea62:	f993 3000 	ldrsb.w	r3, [r3]
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	dd02      	ble.n	800ea70 <inv_row_2_scale+0x3a>
        b = 1;
 800ea6a:	2301      	movs	r3, #1
 800ea6c:	81fb      	strh	r3, [r7, #14]
 800ea6e:	e01c      	b.n	800eaaa <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	3301      	adds	r3, #1
 800ea74:	f993 3000 	ldrsb.w	r3, [r3]
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	da02      	bge.n	800ea82 <inv_row_2_scale+0x4c>
        b = 5;
 800ea7c:	2305      	movs	r3, #5
 800ea7e:	81fb      	strh	r3, [r7, #14]
 800ea80:	e013      	b.n	800eaaa <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	3302      	adds	r3, #2
 800ea86:	f993 3000 	ldrsb.w	r3, [r3]
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	dd02      	ble.n	800ea94 <inv_row_2_scale+0x5e>
        b = 2;
 800ea8e:	2302      	movs	r3, #2
 800ea90:	81fb      	strh	r3, [r7, #14]
 800ea92:	e00a      	b.n	800eaaa <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	3302      	adds	r3, #2
 800ea98:	f993 3000 	ldrsb.w	r3, [r3]
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	da02      	bge.n	800eaa6 <inv_row_2_scale+0x70>
        b = 6;
 800eaa0:	2306      	movs	r3, #6
 800eaa2:	81fb      	strh	r3, [r7, #14]
 800eaa4:	e001      	b.n	800eaaa <inv_row_2_scale+0x74>
    else
        b = 7;		// error
 800eaa6:	2307      	movs	r3, #7
 800eaa8:	81fb      	strh	r3, [r7, #14]
    return b;
 800eaaa:	89fb      	ldrh	r3, [r7, #14]
}
 800eaac:	4618      	mov	r0, r3
 800eaae:	3714      	adds	r7, #20
 800eab0:	46bd      	mov	sp, r7
 800eab2:	bc80      	pop	{r7}
 800eab4:	4770      	bx	lr

0800eab6 <inv_orientation_matrix_to_scalar>:
* The next 2 bits (6 and 7) represent the column the one is on for the third row with
* bit number 8 being the sign. In binary the identity matrix would therefor be:
* 010_001_000 or 0x88 in hex.
*/
unsigned short inv_orientation_matrix_to_scalar(const signed char *mtx)
{
 800eab6:	b580      	push	{r7, lr}
 800eab8:	b084      	sub	sp, #16
 800eaba:	af00      	add	r7, sp, #0
 800eabc:	6078      	str	r0, [r7, #4]
       YZX  000_010_001
       ZXY  001_000_010
       ZYX  000_001_010
     */

    scalar = inv_row_2_scale(mtx);
 800eabe:	6878      	ldr	r0, [r7, #4]
 800eac0:	f7ff ffb9 	bl	800ea36 <inv_row_2_scale>
 800eac4:	4603      	mov	r3, r0
 800eac6:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	3303      	adds	r3, #3
 800eacc:	4618      	mov	r0, r3
 800eace:	f7ff ffb2 	bl	800ea36 <inv_row_2_scale>
 800ead2:	4603      	mov	r3, r0
 800ead4:	00db      	lsls	r3, r3, #3
 800ead6:	b21a      	sxth	r2, r3
 800ead8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800eadc:	4313      	orrs	r3, r2
 800eade:	b21b      	sxth	r3, r3
 800eae0:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	3306      	adds	r3, #6
 800eae6:	4618      	mov	r0, r3
 800eae8:	f7ff ffa5 	bl	800ea36 <inv_row_2_scale>
 800eaec:	4603      	mov	r3, r0
 800eaee:	019b      	lsls	r3, r3, #6
 800eaf0:	b21a      	sxth	r2, r3
 800eaf2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800eaf6:	4313      	orrs	r3, r2
 800eaf8:	b21b      	sxth	r3, r3
 800eafa:	81fb      	strh	r3, [r7, #14]


    return scalar;
 800eafc:	89fb      	ldrh	r3, [r7, #14]
}
 800eafe:	4618      	mov	r0, r3
 800eb00:	3710      	adds	r7, #16
 800eb02:	46bd      	mov	sp, r7
 800eb04:	bd80      	pop	{r7, pc}

0800eb06 <inv_convert_to_body_with_scale>:
* @param[in] sensitivity Sensitivity scale
* @param[in] input Input vector, length 3
* @param[out] output Output vector, length 3
*/
void inv_convert_to_body_with_scale(unsigned short orientation, long sensitivity, const long *input, long *output)
{
 800eb06:	b590      	push	{r4, r7, lr}
 800eb08:	b085      	sub	sp, #20
 800eb0a:	af00      	add	r7, sp, #0
 800eb0c:	60b9      	str	r1, [r7, #8]
 800eb0e:	607a      	str	r2, [r7, #4]
 800eb10:	603b      	str	r3, [r7, #0]
 800eb12:	4603      	mov	r3, r0
 800eb14:	81fb      	strh	r3, [r7, #14]
    output[0] = inv_q30_mult(input[orientation & 0x03] *
 800eb16:	89fb      	ldrh	r3, [r7, #14]
 800eb18:	f003 0303 	and.w	r3, r3, #3
 800eb1c:	009b      	lsls	r3, r3, #2
 800eb1e:	687a      	ldr	r2, [r7, #4]
 800eb20:	4413      	add	r3, r2
 800eb22:	681a      	ldr	r2, [r3, #0]
                             SIGNSET(orientation & 0x004), sensitivity);
 800eb24:	89fb      	ldrh	r3, [r7, #14]
 800eb26:	f003 0304 	and.w	r3, r3, #4
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d002      	beq.n	800eb34 <inv_convert_to_body_with_scale+0x2e>
 800eb2e:	f04f 33ff 	mov.w	r3, #4294967295
 800eb32:	e000      	b.n	800eb36 <inv_convert_to_body_with_scale+0x30>
 800eb34:	2301      	movs	r3, #1
    output[0] = inv_q30_mult(input[orientation & 0x03] *
 800eb36:	fb02 f303 	mul.w	r3, r2, r3
 800eb3a:	68b9      	ldr	r1, [r7, #8]
 800eb3c:	4618      	mov	r0, r3
 800eb3e:	f7ff f9e1 	bl	800df04 <inv_q30_mult>
 800eb42:	4602      	mov	r2, r0
 800eb44:	683b      	ldr	r3, [r7, #0]
 800eb46:	601a      	str	r2, [r3, #0]
    output[1] = inv_q30_mult(input[(orientation>>3) & 0x03] *
 800eb48:	89fb      	ldrh	r3, [r7, #14]
 800eb4a:	08db      	lsrs	r3, r3, #3
 800eb4c:	b29b      	uxth	r3, r3
 800eb4e:	f003 0303 	and.w	r3, r3, #3
 800eb52:	009b      	lsls	r3, r3, #2
 800eb54:	687a      	ldr	r2, [r7, #4]
 800eb56:	4413      	add	r3, r2
 800eb58:	681a      	ldr	r2, [r3, #0]
                             SIGNSET(orientation & 0x020), sensitivity);
 800eb5a:	89fb      	ldrh	r3, [r7, #14]
 800eb5c:	f003 0320 	and.w	r3, r3, #32
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d002      	beq.n	800eb6a <inv_convert_to_body_with_scale+0x64>
 800eb64:	f04f 33ff 	mov.w	r3, #4294967295
 800eb68:	e000      	b.n	800eb6c <inv_convert_to_body_with_scale+0x66>
 800eb6a:	2301      	movs	r3, #1
    output[1] = inv_q30_mult(input[(orientation>>3) & 0x03] *
 800eb6c:	fb02 f203 	mul.w	r2, r2, r3
 800eb70:	683b      	ldr	r3, [r7, #0]
 800eb72:	1d1c      	adds	r4, r3, #4
 800eb74:	68b9      	ldr	r1, [r7, #8]
 800eb76:	4610      	mov	r0, r2
 800eb78:	f7ff f9c4 	bl	800df04 <inv_q30_mult>
 800eb7c:	4603      	mov	r3, r0
 800eb7e:	6023      	str	r3, [r4, #0]
    output[2] = inv_q30_mult(input[(orientation>>6) & 0x03] *
 800eb80:	89fb      	ldrh	r3, [r7, #14]
 800eb82:	099b      	lsrs	r3, r3, #6
 800eb84:	b29b      	uxth	r3, r3
 800eb86:	f003 0303 	and.w	r3, r3, #3
 800eb8a:	009b      	lsls	r3, r3, #2
 800eb8c:	687a      	ldr	r2, [r7, #4]
 800eb8e:	4413      	add	r3, r2
 800eb90:	681a      	ldr	r2, [r3, #0]
                             SIGNSET(orientation & 0x100), sensitivity);
 800eb92:	89fb      	ldrh	r3, [r7, #14]
 800eb94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800eb98:	2b00      	cmp	r3, #0
 800eb9a:	d002      	beq.n	800eba2 <inv_convert_to_body_with_scale+0x9c>
 800eb9c:	f04f 33ff 	mov.w	r3, #4294967295
 800eba0:	e000      	b.n	800eba4 <inv_convert_to_body_with_scale+0x9e>
 800eba2:	2301      	movs	r3, #1
    output[2] = inv_q30_mult(input[(orientation>>6) & 0x03] *
 800eba4:	fb02 f203 	mul.w	r2, r2, r3
 800eba8:	683b      	ldr	r3, [r7, #0]
 800ebaa:	f103 0408 	add.w	r4, r3, #8
 800ebae:	68b9      	ldr	r1, [r7, #8]
 800ebb0:	4610      	mov	r0, r2
 800ebb2:	f7ff f9a7 	bl	800df04 <inv_q30_mult>
 800ebb6:	4603      	mov	r3, r0
 800ebb8:	6023      	str	r3, [r4, #0]
}
 800ebba:	bf00      	nop
 800ebbc:	3714      	adds	r7, #20
 800ebbe:	46bd      	mov	sp, r7
 800ebc0:	bd90      	pop	{r4, r7, pc}

0800ebc2 <inv_init_biquad_filter>:
double inv_vector_norm(const float *x)
{
    return sqrt(x[0]*x[0]+x[1]*x[1]+x[2]*x[2]);
}

void inv_init_biquad_filter(inv_biquad_filter_t *pFilter, float *pBiquadCoeff) {
 800ebc2:	b480      	push	{r7}
 800ebc4:	b085      	sub	sp, #20
 800ebc6:	af00      	add	r7, sp, #0
 800ebc8:	6078      	str	r0, [r7, #4]
 800ebca:	6039      	str	r1, [r7, #0]
    int i;
    // initial state to zero
    pFilter->state[0] = 0;
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	f04f 0200 	mov.w	r2, #0
 800ebd2:	601a      	str	r2, [r3, #0]
    pFilter->state[1] = 0;
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	f04f 0200 	mov.w	r2, #0
 800ebda:	605a      	str	r2, [r3, #4]

    // set up coefficients
    for (i=0; i<5; i++) {
 800ebdc:	2300      	movs	r3, #0
 800ebde:	60fb      	str	r3, [r7, #12]
 800ebe0:	e00c      	b.n	800ebfc <inv_init_biquad_filter+0x3a>
        pFilter->c[i] = pBiquadCoeff[i];
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	009b      	lsls	r3, r3, #2
 800ebe6:	683a      	ldr	r2, [r7, #0]
 800ebe8:	4413      	add	r3, r2
 800ebea:	6819      	ldr	r1, [r3, #0]
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	68fa      	ldr	r2, [r7, #12]
 800ebf0:	3204      	adds	r2, #4
 800ebf2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i=0; i<5; i++) {
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	3301      	adds	r3, #1
 800ebfa:	60fb      	str	r3, [r7, #12]
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	2b04      	cmp	r3, #4
 800ec00:	ddef      	ble.n	800ebe2 <inv_init_biquad_filter+0x20>
    }
}
 800ec02:	bf00      	nop
 800ec04:	bf00      	nop
 800ec06:	3714      	adds	r7, #20
 800ec08:	46bd      	mov	sp, r7
 800ec0a:	bc80      	pop	{r7}
 800ec0c:	4770      	bx	lr

0800ec0e <inv_calc_state_to_match_output>:

void inv_calc_state_to_match_output(inv_biquad_filter_t *pFilter, float input)
{
 800ec0e:	b580      	push	{r7, lr}
 800ec10:	b082      	sub	sp, #8
 800ec12:	af00      	add	r7, sp, #0
 800ec14:	6078      	str	r0, [r7, #4]
 800ec16:	6039      	str	r1, [r7, #0]
    pFilter->input = input;
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	683a      	ldr	r2, [r7, #0]
 800ec1c:	625a      	str	r2, [r3, #36]	; 0x24
    pFilter->output = input;
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	683a      	ldr	r2, [r7, #0]
 800ec22:	629a      	str	r2, [r3, #40]	; 0x28
    pFilter->state[0] = input / (1 + pFilter->c[2] + pFilter->c[3]);
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	699b      	ldr	r3, [r3, #24]
 800ec28:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ec2c:	4618      	mov	r0, r3
 800ec2e:	f7f4 fd79 	bl	8003724 <__addsf3>
 800ec32:	4603      	mov	r3, r0
 800ec34:	461a      	mov	r2, r3
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	69db      	ldr	r3, [r3, #28]
 800ec3a:	4619      	mov	r1, r3
 800ec3c:	4610      	mov	r0, r2
 800ec3e:	f7f4 fd71 	bl	8003724 <__addsf3>
 800ec42:	4603      	mov	r3, r0
 800ec44:	4619      	mov	r1, r3
 800ec46:	6838      	ldr	r0, [r7, #0]
 800ec48:	f7f4 ff28 	bl	8003a9c <__aeabi_fdiv>
 800ec4c:	4603      	mov	r3, r0
 800ec4e:	461a      	mov	r2, r3
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	601a      	str	r2, [r3, #0]
    pFilter->state[1] = pFilter->state[0];
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	681a      	ldr	r2, [r3, #0]
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	605a      	str	r2, [r3, #4]
}
 800ec5c:	bf00      	nop
 800ec5e:	3708      	adds	r7, #8
 800ec60:	46bd      	mov	sp, r7
 800ec62:	bd80      	pop	{r7, pc}

0800ec64 <inv_biquad_filter_process>:

float inv_biquad_filter_process(inv_biquad_filter_t *pFilter, float input)  {
 800ec64:	b590      	push	{r4, r7, lr}
 800ec66:	b085      	sub	sp, #20
 800ec68:	af00      	add	r7, sp, #0
 800ec6a:	6078      	str	r0, [r7, #4]
 800ec6c:	6039      	str	r1, [r7, #0]
    float stateZero;

    pFilter->input = input;
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	683a      	ldr	r2, [r7, #0]
 800ec72:	625a      	str	r2, [r3, #36]	; 0x24
    // calculate the new state;
    stateZero = pFilter->input - pFilter->c[2]*pFilter->state[0]
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	699a      	ldr	r2, [r3, #24]
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	4619      	mov	r1, r3
 800ec82:	4610      	mov	r0, r2
 800ec84:	f7f4 fe56 	bl	8003934 <__aeabi_fmul>
 800ec88:	4603      	mov	r3, r0
 800ec8a:	4619      	mov	r1, r3
 800ec8c:	4620      	mov	r0, r4
 800ec8e:	f7f4 fd47 	bl	8003720 <__aeabi_fsub>
 800ec92:	4603      	mov	r3, r0
 800ec94:	461c      	mov	r4, r3
                               - pFilter->c[3]*pFilter->state[1];
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	69da      	ldr	r2, [r3, #28]
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	685b      	ldr	r3, [r3, #4]
 800ec9e:	4619      	mov	r1, r3
 800eca0:	4610      	mov	r0, r2
 800eca2:	f7f4 fe47 	bl	8003934 <__aeabi_fmul>
 800eca6:	4603      	mov	r3, r0
    stateZero = pFilter->input - pFilter->c[2]*pFilter->state[0]
 800eca8:	4619      	mov	r1, r3
 800ecaa:	4620      	mov	r0, r4
 800ecac:	f7f4 fd38 	bl	8003720 <__aeabi_fsub>
 800ecb0:	4603      	mov	r3, r0
 800ecb2:	60fb      	str	r3, [r7, #12]

    pFilter->output = stateZero + pFilter->c[0]*pFilter->state[0]
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	691a      	ldr	r2, [r3, #16]
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	4619      	mov	r1, r3
 800ecbe:	4610      	mov	r0, r2
 800ecc0:	f7f4 fe38 	bl	8003934 <__aeabi_fmul>
 800ecc4:	4603      	mov	r3, r0
 800ecc6:	68f9      	ldr	r1, [r7, #12]
 800ecc8:	4618      	mov	r0, r3
 800ecca:	f7f4 fd2b 	bl	8003724 <__addsf3>
 800ecce:	4603      	mov	r3, r0
 800ecd0:	461c      	mov	r4, r3
                                + pFilter->c[1]*pFilter->state[1];
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	695a      	ldr	r2, [r3, #20]
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	685b      	ldr	r3, [r3, #4]
 800ecda:	4619      	mov	r1, r3
 800ecdc:	4610      	mov	r0, r2
 800ecde:	f7f4 fe29 	bl	8003934 <__aeabi_fmul>
 800ece2:	4603      	mov	r3, r0
 800ece4:	4619      	mov	r1, r3
 800ece6:	4620      	mov	r0, r4
 800ece8:	f7f4 fd1c 	bl	8003724 <__addsf3>
 800ecec:	4603      	mov	r3, r0
 800ecee:	461a      	mov	r2, r3
    pFilter->output = stateZero + pFilter->c[0]*pFilter->state[0]
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	629a      	str	r2, [r3, #40]	; 0x28

    // update the output and state
    pFilter->output = pFilter->output * pFilter->c[4];
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	6a1b      	ldr	r3, [r3, #32]
 800ecfc:	4619      	mov	r1, r3
 800ecfe:	4610      	mov	r0, r2
 800ed00:	f7f4 fe18 	bl	8003934 <__aeabi_fmul>
 800ed04:	4603      	mov	r3, r0
 800ed06:	461a      	mov	r2, r3
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	629a      	str	r2, [r3, #40]	; 0x28
    pFilter->state[1] = pFilter->state[0];
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	681a      	ldr	r2, [r3, #0]
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	605a      	str	r2, [r3, #4]
    pFilter->state[0] = stateZero;
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	68fa      	ldr	r2, [r7, #12]
 800ed18:	601a      	str	r2, [r3, #0]
    return pFilter->output;
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 800ed1e:	4618      	mov	r0, r3
 800ed20:	3714      	adds	r7, #20
 800ed22:	46bd      	mov	sp, r7
 800ed24:	bd90      	pop	{r4, r7, pc}
	...

0800ed28 <__print_result_location>:
    /* Final implementation of actual writing to a character device */
    int _MLWriteLog(const char *buf, int buflen);
#endif

    static inline void __print_result_location(int result, const char *file, const char *func, int line)
    {
 800ed28:	b580      	push	{r7, lr}
 800ed2a:	b086      	sub	sp, #24
 800ed2c:	af02      	add	r7, sp, #8
 800ed2e:	60f8      	str	r0, [r7, #12]
 800ed30:	60b9      	str	r1, [r7, #8]
 800ed32:	607a      	str	r2, [r7, #4]
 800ed34:	603b      	str	r3, [r7, #0]
        MPL_LOGE("%s|%s|%d returning %d\n", file, func, line, result);
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	9300      	str	r3, [sp, #0]
 800ed3a:	683b      	ldr	r3, [r7, #0]
 800ed3c:	687a      	ldr	r2, [r7, #4]
 800ed3e:	68b9      	ldr	r1, [r7, #8]
 800ed40:	4803      	ldr	r0, [pc, #12]	; (800ed50 <__print_result_location+0x28>)
 800ed42:	f001 ff29 	bl	8010b98 <iprintf>
    }
 800ed46:	bf00      	nop
 800ed48:	3710      	adds	r7, #16
 800ed4a:	46bd      	mov	sp, r7
 800ed4c:	bd80      	pop	{r7, pc}
 800ed4e:	bf00      	nop
 800ed50:	08015e30 	.word	0x08015e30

0800ed54 <inv_init_mpl>:
/**
 * @brief  Initializes the MPL. Should be called first and once 
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_init_mpl(void)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	af00      	add	r7, sp, #0
    inv_init_storage_manager();
 800ed58:	f000 faf0 	bl	800f33c <inv_init_storage_manager>

    /* initialize the start callback manager */
    INV_ERROR_CHECK(inv_init_start_manager());
 800ed5c:	f000 fa5e 	bl	800f21c <inv_init_start_manager>
 800ed60:	4603      	mov	r3, r0
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d00a      	beq.n	800ed7c <inv_init_mpl+0x28>
 800ed66:	f000 fa59 	bl	800f21c <inv_init_start_manager>
 800ed6a:	2322      	movs	r3, #34	; 0x22
 800ed6c:	4a15      	ldr	r2, [pc, #84]	; (800edc4 <inv_init_mpl+0x70>)
 800ed6e:	4916      	ldr	r1, [pc, #88]	; (800edc8 <inv_init_mpl+0x74>)
 800ed70:	f7ff ffda 	bl	800ed28 <__print_result_location>
 800ed74:	f000 fa52 	bl	800f21c <inv_init_start_manager>
 800ed78:	4603      	mov	r3, r0
 800ed7a:	e020      	b.n	800edbe <inv_init_mpl+0x6a>

    /* initialize the data builder */
    INV_ERROR_CHECK(inv_init_data_builder());
 800ed7c:	f7fd fe54 	bl	800ca28 <inv_init_data_builder>
 800ed80:	4603      	mov	r3, r0
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d00a      	beq.n	800ed9c <inv_init_mpl+0x48>
 800ed86:	f7fd fe4f 	bl	800ca28 <inv_init_data_builder>
 800ed8a:	2325      	movs	r3, #37	; 0x25
 800ed8c:	4a0d      	ldr	r2, [pc, #52]	; (800edc4 <inv_init_mpl+0x70>)
 800ed8e:	490e      	ldr	r1, [pc, #56]	; (800edc8 <inv_init_mpl+0x74>)
 800ed90:	f7ff ffca 	bl	800ed28 <__print_result_location>
 800ed94:	f7fd fe48 	bl	800ca28 <inv_init_data_builder>
 800ed98:	4603      	mov	r3, r0
 800ed9a:	e010      	b.n	800edbe <inv_init_mpl+0x6a>

    INV_ERROR_CHECK(inv_enable_results_holder());
 800ed9c:	f000 f9de 	bl	800f15c <inv_enable_results_holder>
 800eda0:	4603      	mov	r3, r0
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d00a      	beq.n	800edbc <inv_init_mpl+0x68>
 800eda6:	f000 f9d9 	bl	800f15c <inv_enable_results_holder>
 800edaa:	2327      	movs	r3, #39	; 0x27
 800edac:	4a05      	ldr	r2, [pc, #20]	; (800edc4 <inv_init_mpl+0x70>)
 800edae:	4906      	ldr	r1, [pc, #24]	; (800edc8 <inv_init_mpl+0x74>)
 800edb0:	f7ff ffba 	bl	800ed28 <__print_result_location>
 800edb4:	f000 f9d2 	bl	800f15c <inv_enable_results_holder>
 800edb8:	4603      	mov	r3, r0
 800edba:	e000      	b.n	800edbe <inv_init_mpl+0x6a>

    return INV_SUCCESS;
 800edbc:	2300      	movs	r3, #0
}
 800edbe:	4618      	mov	r0, r3
 800edc0:	bd80      	pop	{r7, pc}
 800edc2:	bf00      	nop
 800edc4:	08016bc0 	.word	0x08016bc0
 800edc8:	08015e48 	.word	0x08015e48

0800edcc <inv_start_mpl>:
 *  @brief  Starts the MPL. Typically called after inv_init_mpl() or after a
 *          inv_stop_mpl() to start the MPL back up an running.
 *  @return INV_SUCCESS if successful or a non-zero error code otherwise.
 */
inv_error_t inv_start_mpl(void)
{
 800edcc:	b580      	push	{r7, lr}
 800edce:	af00      	add	r7, sp, #0
    INV_ERROR_CHECK(inv_execute_mpl_start_notification());
 800edd0:	f000 fa8e 	bl	800f2f0 <inv_execute_mpl_start_notification>
 800edd4:	4603      	mov	r3, r0
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d00a      	beq.n	800edf0 <inv_start_mpl+0x24>
 800edda:	f000 fa89 	bl	800f2f0 <inv_execute_mpl_start_notification>
 800edde:	2342      	movs	r3, #66	; 0x42
 800ede0:	4a05      	ldr	r2, [pc, #20]	; (800edf8 <inv_start_mpl+0x2c>)
 800ede2:	4906      	ldr	r1, [pc, #24]	; (800edfc <inv_start_mpl+0x30>)
 800ede4:	f7ff ffa0 	bl	800ed28 <__print_result_location>
 800ede8:	f000 fa82 	bl	800f2f0 <inv_execute_mpl_start_notification>
 800edec:	4603      	mov	r3, r0
 800edee:	e000      	b.n	800edf2 <inv_start_mpl+0x26>
    return INV_SUCCESS;
 800edf0:	2300      	movs	r3, #0
}
 800edf2:	4618      	mov	r0, r3
 800edf4:	bd80      	pop	{r7, pc}
 800edf6:	bf00      	nop
 800edf8:	08016bd0 	.word	0x08016bd0
 800edfc:	08015e48 	.word	0x08015e48

0800ee00 <inv_store_gaming_quaternion>:
 * Store a quaternion more suitable for gaming. This quaternion is often determined
 * using only gyro and accel.
 * @param[in] quat Length 4, Quaternion scaled by 2^30
 */
void inv_store_gaming_quaternion(const long *quat, inv_time_t timestamp)
{
 800ee00:	b580      	push	{r7, lr}
 800ee02:	b082      	sub	sp, #8
 800ee04:	af00      	add	r7, sp, #0
 800ee06:	6078      	str	r0, [r7, #4]
 800ee08:	6039      	str	r1, [r7, #0]
    rh.status |= INV_6_AXIS_QUAT_SET;
 800ee0a:	4b09      	ldr	r3, [pc, #36]	; (800ee30 <inv_store_gaming_quaternion+0x30>)
 800ee0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ee0e:	f043 0302 	orr.w	r3, r3, #2
 800ee12:	4a07      	ldr	r2, [pc, #28]	; (800ee30 <inv_store_gaming_quaternion+0x30>)
 800ee14:	67d3      	str	r3, [r2, #124]	; 0x7c
    memcpy(&rh.gam_quat, quat, sizeof(rh.gam_quat));
 800ee16:	2210      	movs	r2, #16
 800ee18:	6879      	ldr	r1, [r7, #4]
 800ee1a:	4806      	ldr	r0, [pc, #24]	; (800ee34 <inv_store_gaming_quaternion+0x34>)
 800ee1c:	f000 ffbf 	bl	800fd9e <memcpy>
    rh.gam_timestamp = timestamp;
 800ee20:	4a03      	ldr	r2, [pc, #12]	; (800ee30 <inv_store_gaming_quaternion+0x30>)
 800ee22:	683b      	ldr	r3, [r7, #0]
 800ee24:	6253      	str	r3, [r2, #36]	; 0x24
}
 800ee26:	bf00      	nop
 800ee28:	3708      	adds	r7, #8
 800ee2a:	46bd      	mov	sp, r7
 800ee2c:	bd80      	pop	{r7, pc}
 800ee2e:	bf00      	nop
 800ee30:	200007c4 	.word	0x200007c4
 800ee34:	200007d4 	.word	0x200007d4

0800ee38 <inv_set_compass_correction>:
 * Sets the quaternion adjustment from 6 axis (accel, gyro) to 9 axis quaternion.
 * @param[in] data Quaternion Adjustment
 * @param[in] timestamp Timestamp of when this is valid
 */
void inv_set_compass_correction(const long *data, inv_time_t timestamp)
{
 800ee38:	b580      	push	{r7, lr}
 800ee3a:	b082      	sub	sp, #8
 800ee3c:	af00      	add	r7, sp, #0
 800ee3e:	6078      	str	r0, [r7, #4]
 800ee40:	6039      	str	r1, [r7, #0]
    rh.status |= INV_COMPASS_CORRECTION_SET;
 800ee42:	4b09      	ldr	r3, [pc, #36]	; (800ee68 <inv_set_compass_correction+0x30>)
 800ee44:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ee46:	f043 0301 	orr.w	r3, r3, #1
 800ee4a:	4a07      	ldr	r2, [pc, #28]	; (800ee68 <inv_set_compass_correction+0x30>)
 800ee4c:	67d3      	str	r3, [r2, #124]	; 0x7c
    memcpy(rh.compass_correction, data, sizeof(rh.compass_correction));
 800ee4e:	2210      	movs	r2, #16
 800ee50:	6879      	ldr	r1, [r7, #4]
 800ee52:	4806      	ldr	r0, [pc, #24]	; (800ee6c <inv_set_compass_correction+0x34>)
 800ee54:	f000 ffa3 	bl	800fd9e <memcpy>
    rh.nav_timestamp = timestamp;
 800ee58:	4a03      	ldr	r2, [pc, #12]	; (800ee68 <inv_set_compass_correction+0x30>)
 800ee5a:	683b      	ldr	r3, [r7, #0]
 800ee5c:	6213      	str	r3, [r2, #32]
}
 800ee5e:	bf00      	nop
 800ee60:	3708      	adds	r7, #8
 800ee62:	46bd      	mov	sp, r7
 800ee64:	bd80      	pop	{r7, pc}
 800ee66:	bf00      	nop
 800ee68:	200007c4 	.word	0x200007c4
 800ee6c:	20000804 	.word	0x20000804

0800ee70 <inv_get_compass_correction>:
 * Gets the quaternion adjustment from 6 axis (accel, gyro) to 9 axis quaternion.
 * @param[out] data Quaternion Adjustment
 * @param[out] timestamp Timestamp of when this is valid
 */
void inv_get_compass_correction(long *data, inv_time_t *timestamp)
{
 800ee70:	b580      	push	{r7, lr}
 800ee72:	b082      	sub	sp, #8
 800ee74:	af00      	add	r7, sp, #0
 800ee76:	6078      	str	r0, [r7, #4]
 800ee78:	6039      	str	r1, [r7, #0]
    memcpy(data, rh.compass_correction, sizeof(rh.compass_correction));
 800ee7a:	2210      	movs	r2, #16
 800ee7c:	4905      	ldr	r1, [pc, #20]	; (800ee94 <inv_get_compass_correction+0x24>)
 800ee7e:	6878      	ldr	r0, [r7, #4]
 800ee80:	f000 ff8d 	bl	800fd9e <memcpy>
    *timestamp = rh.nav_timestamp;
 800ee84:	4b04      	ldr	r3, [pc, #16]	; (800ee98 <inv_get_compass_correction+0x28>)
 800ee86:	6a1a      	ldr	r2, [r3, #32]
 800ee88:	683b      	ldr	r3, [r7, #0]
 800ee8a:	601a      	str	r2, [r3, #0]
}
 800ee8c:	bf00      	nop
 800ee8e:	3708      	adds	r7, #8
 800ee90:	46bd      	mov	sp, r7
 800ee92:	bd80      	pop	{r7, pc}
 800ee94:	20000804 	.word	0x20000804
 800ee98:	200007c4 	.word	0x200007c4

0800ee9c <inv_get_acc_state>:

/** Gets the accel state set by inv_set_acc_state()
 * @return accel state.
 */
int inv_get_acc_state()
{
 800ee9c:	b480      	push	{r7}
 800ee9e:	af00      	add	r7, sp, #0
    return rh.acc_state;
 800eea0:	4b02      	ldr	r3, [pc, #8]	; (800eeac <inv_get_acc_state+0x10>)
 800eea2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
}
 800eea4:	4618      	mov	r0, r3
 800eea6:	46bd      	mov	sp, r7
 800eea8:	bc80      	pop	{r7}
 800eeaa:	4770      	bx	lr
 800eeac:	200007c4 	.word	0x200007c4

0800eeb0 <inv_get_motion_state>:
/** Returns the motion state
 * @param[out] cntr Number of previous times a no motion event has occured in a row.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
int inv_get_motion_state(unsigned int *cntr)
{
 800eeb0:	b480      	push	{r7}
 800eeb2:	b083      	sub	sp, #12
 800eeb4:	af00      	add	r7, sp, #0
 800eeb6:	6078      	str	r0, [r7, #4]
    *cntr = rh.motion_state_counter;
 800eeb8:	4b05      	ldr	r3, [pc, #20]	; (800eed0 <inv_get_motion_state+0x20>)
 800eeba:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	601a      	str	r2, [r3, #0]
    return rh.motion_state;
 800eec0:	4b03      	ldr	r3, [pc, #12]	; (800eed0 <inv_get_motion_state+0x20>)
 800eec2:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
}
 800eec6:	4618      	mov	r0, r3
 800eec8:	370c      	adds	r7, #12
 800eeca:	46bd      	mov	sp, r7
 800eecc:	bc80      	pop	{r7}
 800eece:	4770      	bx	lr
 800eed0:	200007c4 	.word	0x200007c4

0800eed4 <inv_set_motion_state>:
/** Sets the motion state
 * @param[in] state motion state where INV_NO_MOTION is not moving
 *            and INV_MOTION is moving.
 */
void inv_set_motion_state(unsigned char state)
{
 800eed4:	b580      	push	{r7, lr}
 800eed6:	b084      	sub	sp, #16
 800eed8:	af00      	add	r7, sp, #0
 800eeda:	4603      	mov	r3, r0
 800eedc:	71fb      	strb	r3, [r7, #7]
    long set;
    if (state == rh.motion_state)
 800eede:	4b15      	ldr	r3, [pc, #84]	; (800ef34 <inv_set_motion_state+0x60>)
 800eee0:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800eee4:	79fa      	ldrb	r2, [r7, #7]
 800eee6:	429a      	cmp	r2, r3
 800eee8:	d10c      	bne.n	800ef04 <inv_set_motion_state+0x30>
    {
        if (state == INV_NO_MOTION)
 800eeea:	79fb      	ldrb	r3, [r7, #7]
 800eeec:	2b02      	cmp	r3, #2
 800eeee:	d105      	bne.n	800eefc <inv_set_motion_state+0x28>
        {
            rh.motion_state_counter++;
 800eef0:	4b10      	ldr	r3, [pc, #64]	; (800ef34 <inv_set_motion_state+0x60>)
 800eef2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eef4:	3301      	adds	r3, #1
 800eef6:	4a0f      	ldr	r2, [pc, #60]	; (800ef34 <inv_set_motion_state+0x60>)
 800eef8:	6693      	str	r3, [r2, #104]	; 0x68
        }
        else
        {
            rh.motion_state_counter = 0;
        }
        return;
 800eefa:	e017      	b.n	800ef2c <inv_set_motion_state+0x58>
            rh.motion_state_counter = 0;
 800eefc:	4b0d      	ldr	r3, [pc, #52]	; (800ef34 <inv_set_motion_state+0x60>)
 800eefe:	2200      	movs	r2, #0
 800ef00:	669a      	str	r2, [r3, #104]	; 0x68
        return;
 800ef02:	e013      	b.n	800ef2c <inv_set_motion_state+0x58>
    }
    rh.motion_state_counter = 0;
 800ef04:	4b0b      	ldr	r3, [pc, #44]	; (800ef34 <inv_set_motion_state+0x60>)
 800ef06:	2200      	movs	r2, #0
 800ef08:	669a      	str	r2, [r3, #104]	; 0x68
    rh.motion_state = state;
 800ef0a:	4a0a      	ldr	r2, [pc, #40]	; (800ef34 <inv_set_motion_state+0x60>)
 800ef0c:	79fb      	ldrb	r3, [r7, #7]
 800ef0e:	f882 3064 	strb.w	r3, [r2, #100]	; 0x64
    /* Equivalent to set = state, but #define's may change. */
    if (state == INV_MOTION)
 800ef12:	79fb      	ldrb	r3, [r7, #7]
 800ef14:	2b01      	cmp	r3, #1
 800ef16:	d102      	bne.n	800ef1e <inv_set_motion_state+0x4a>
        set = INV_MSG_MOTION_EVENT;
 800ef18:	2301      	movs	r3, #1
 800ef1a:	60fb      	str	r3, [r7, #12]
 800ef1c:	e001      	b.n	800ef22 <inv_set_motion_state+0x4e>
    else
        set = INV_MSG_NO_MOTION_EVENT;
 800ef1e:	2302      	movs	r3, #2
 800ef20:	60fb      	str	r3, [r7, #12]
    inv_set_message(set, (INV_MSG_MOTION_EVENT | INV_MSG_NO_MOTION_EVENT), 0);
 800ef22:	2200      	movs	r2, #0
 800ef24:	2103      	movs	r1, #3
 800ef26:	68f8      	ldr	r0, [r7, #12]
 800ef28:	f7fe feea 	bl	800dd00 <inv_set_message>
}
 800ef2c:	3710      	adds	r7, #16
 800ef2e:	46bd      	mov	sp, r7
 800ef30:	bd80      	pop	{r7, pc}
 800ef32:	bf00      	nop
 800ef34:	200007c4 	.word	0x200007c4

0800ef38 <inv_get_local_field>:
 * @param[out] data Local earth's magnetic field in uT scaled by 2^16.
 *            Length = 3. Y typically points north, Z typically points down in
 *                        northern hemisphere and up in southern hemisphere.
 */
void inv_get_local_field(long *data)
{
 800ef38:	b580      	push	{r7, lr}
 800ef3a:	b082      	sub	sp, #8
 800ef3c:	af00      	add	r7, sp, #0
 800ef3e:	6078      	str	r0, [r7, #4]
    memcpy(data, rh.local_field, sizeof(rh.local_field));
 800ef40:	220c      	movs	r2, #12
 800ef42:	4904      	ldr	r1, [pc, #16]	; (800ef54 <inv_get_local_field+0x1c>)
 800ef44:	6878      	ldr	r0, [r7, #4]
 800ef46:	f000 ff2a 	bl	800fd9e <memcpy>
}
 800ef4a:	bf00      	nop
 800ef4c:	3708      	adds	r7, #8
 800ef4e:	46bd      	mov	sp, r7
 800ef50:	bd80      	pop	{r7, pc}
 800ef52:	bf00      	nop
 800ef54:	200007ec 	.word	0x200007ec

0800ef58 <inv_get_gravity>:
/** Gets gravity vector
 * @param[out] data gravity vector in body frame scaled such that 1.0 = 2^30.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_get_gravity(long *data)
{
 800ef58:	b590      	push	{r4, r7, lr}
 800ef5a:	b083      	sub	sp, #12
 800ef5c:	af00      	add	r7, sp, #0
 800ef5e:	6078      	str	r0, [r7, #4]
    data[0] = inv_q29_mult(rh.nav_quat[1], rh.nav_quat[3]) - inv_q29_mult(rh.nav_quat[2], rh.nav_quat[0]);
 800ef60:	4b23      	ldr	r3, [pc, #140]	; (800eff0 <inv_get_gravity+0x98>)
 800ef62:	685b      	ldr	r3, [r3, #4]
 800ef64:	4a22      	ldr	r2, [pc, #136]	; (800eff0 <inv_get_gravity+0x98>)
 800ef66:	68d2      	ldr	r2, [r2, #12]
 800ef68:	4611      	mov	r1, r2
 800ef6a:	4618      	mov	r0, r3
 800ef6c:	f7fe ff9e 	bl	800deac <inv_q29_mult>
 800ef70:	4604      	mov	r4, r0
 800ef72:	4b1f      	ldr	r3, [pc, #124]	; (800eff0 <inv_get_gravity+0x98>)
 800ef74:	689b      	ldr	r3, [r3, #8]
 800ef76:	4a1e      	ldr	r2, [pc, #120]	; (800eff0 <inv_get_gravity+0x98>)
 800ef78:	6812      	ldr	r2, [r2, #0]
 800ef7a:	4611      	mov	r1, r2
 800ef7c:	4618      	mov	r0, r3
 800ef7e:	f7fe ff95 	bl	800deac <inv_q29_mult>
 800ef82:	4603      	mov	r3, r0
 800ef84:	1ae2      	subs	r2, r4, r3
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	601a      	str	r2, [r3, #0]
    data[1] = inv_q29_mult(rh.nav_quat[2], rh.nav_quat[3]) + inv_q29_mult(rh.nav_quat[1], rh.nav_quat[0]);
 800ef8a:	4b19      	ldr	r3, [pc, #100]	; (800eff0 <inv_get_gravity+0x98>)
 800ef8c:	689b      	ldr	r3, [r3, #8]
 800ef8e:	4a18      	ldr	r2, [pc, #96]	; (800eff0 <inv_get_gravity+0x98>)
 800ef90:	68d2      	ldr	r2, [r2, #12]
 800ef92:	4611      	mov	r1, r2
 800ef94:	4618      	mov	r0, r3
 800ef96:	f7fe ff89 	bl	800deac <inv_q29_mult>
 800ef9a:	4604      	mov	r4, r0
 800ef9c:	4b14      	ldr	r3, [pc, #80]	; (800eff0 <inv_get_gravity+0x98>)
 800ef9e:	685b      	ldr	r3, [r3, #4]
 800efa0:	4a13      	ldr	r2, [pc, #76]	; (800eff0 <inv_get_gravity+0x98>)
 800efa2:	6812      	ldr	r2, [r2, #0]
 800efa4:	4611      	mov	r1, r2
 800efa6:	4618      	mov	r0, r3
 800efa8:	f7fe ff80 	bl	800deac <inv_q29_mult>
 800efac:	4602      	mov	r2, r0
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	3304      	adds	r3, #4
 800efb2:	4422      	add	r2, r4
 800efb4:	601a      	str	r2, [r3, #0]
    data[2] =
        (inv_q29_mult(rh.nav_quat[3], rh.nav_quat[3]) + inv_q29_mult(rh.nav_quat[0], rh.nav_quat[0])) - 1073741824L;
 800efb6:	4b0e      	ldr	r3, [pc, #56]	; (800eff0 <inv_get_gravity+0x98>)
 800efb8:	68db      	ldr	r3, [r3, #12]
 800efba:	4a0d      	ldr	r2, [pc, #52]	; (800eff0 <inv_get_gravity+0x98>)
 800efbc:	68d2      	ldr	r2, [r2, #12]
 800efbe:	4611      	mov	r1, r2
 800efc0:	4618      	mov	r0, r3
 800efc2:	f7fe ff73 	bl	800deac <inv_q29_mult>
 800efc6:	4604      	mov	r4, r0
 800efc8:	4b09      	ldr	r3, [pc, #36]	; (800eff0 <inv_get_gravity+0x98>)
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	4a08      	ldr	r2, [pc, #32]	; (800eff0 <inv_get_gravity+0x98>)
 800efce:	6812      	ldr	r2, [r2, #0]
 800efd0:	4611      	mov	r1, r2
 800efd2:	4618      	mov	r0, r3
 800efd4:	f7fe ff6a 	bl	800deac <inv_q29_mult>
 800efd8:	4603      	mov	r3, r0
 800efda:	18e2      	adds	r2, r4, r3
    data[2] =
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	3308      	adds	r3, #8
        (inv_q29_mult(rh.nav_quat[3], rh.nav_quat[3]) + inv_q29_mult(rh.nav_quat[0], rh.nav_quat[0])) - 1073741824L;
 800efe0:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
    data[2] =
 800efe4:	601a      	str	r2, [r3, #0]

    return INV_SUCCESS;
 800efe6:	2300      	movs	r3, #0
}
 800efe8:	4618      	mov	r0, r3
 800efea:	370c      	adds	r7, #12
 800efec:	46bd      	mov	sp, r7
 800efee:	bd90      	pop	{r4, r7, pc}
 800eff0:	200007c4 	.word	0x200007c4

0800eff4 <inv_get_6axis_quaternion>:
/** Returns a quaternion based only on gyro and accel.
 * @param[out] data 6-axis  gyro and accel quaternion scaled such that 1.0 = 2^30.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_get_6axis_quaternion(long *data)
{
 800eff4:	b580      	push	{r7, lr}
 800eff6:	b082      	sub	sp, #8
 800eff8:	af00      	add	r7, sp, #0
 800effa:	6078      	str	r0, [r7, #4]
    memcpy(data, rh.gam_quat, sizeof(rh.gam_quat));
 800effc:	2210      	movs	r2, #16
 800effe:	4904      	ldr	r1, [pc, #16]	; (800f010 <inv_get_6axis_quaternion+0x1c>)
 800f000:	6878      	ldr	r0, [r7, #4]
 800f002:	f000 fecc 	bl	800fd9e <memcpy>
    return INV_SUCCESS;
 800f006:	2300      	movs	r3, #0
}
 800f008:	4618      	mov	r0, r3
 800f00a:	3708      	adds	r7, #8
 800f00c:	46bd      	mov	sp, r7
 800f00e:	bd80      	pop	{r7, pc}
 800f010:	200007d4 	.word	0x200007d4

0800f014 <inv_get_quaternion>:
/** Returns a quaternion.
 * @param[out] data 9-axis quaternion scaled such that 1.0 = 2^30.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_get_quaternion(long *data)
{
 800f014:	b580      	push	{r7, lr}
 800f016:	b082      	sub	sp, #8
 800f018:	af00      	add	r7, sp, #0
 800f01a:	6078      	str	r0, [r7, #4]
    if (rh.status & (INV_COMPASS_CORRECTION_SET | INV_6_AXIS_QUAT_SET))
 800f01c:	4b0d      	ldr	r3, [pc, #52]	; (800f054 <inv_get_quaternion+0x40>)
 800f01e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f020:	f003 0303 	and.w	r3, r3, #3
 800f024:	2b00      	cmp	r3, #0
 800f026:	d00a      	beq.n	800f03e <inv_get_quaternion+0x2a>
    {
        inv_q_mult(rh.compass_correction, rh.gam_quat, rh.nav_quat);
 800f028:	4a0a      	ldr	r2, [pc, #40]	; (800f054 <inv_get_quaternion+0x40>)
 800f02a:	490b      	ldr	r1, [pc, #44]	; (800f058 <inv_get_quaternion+0x44>)
 800f02c:	480b      	ldr	r0, [pc, #44]	; (800f05c <inv_get_quaternion+0x48>)
 800f02e:	f7fe ff95 	bl	800df5c <inv_q_mult>
        rh.status &= ~(INV_COMPASS_CORRECTION_SET | INV_6_AXIS_QUAT_SET);
 800f032:	4b08      	ldr	r3, [pc, #32]	; (800f054 <inv_get_quaternion+0x40>)
 800f034:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f036:	f023 0303 	bic.w	r3, r3, #3
 800f03a:	4a06      	ldr	r2, [pc, #24]	; (800f054 <inv_get_quaternion+0x40>)
 800f03c:	67d3      	str	r3, [r2, #124]	; 0x7c
    }
    memcpy(data, rh.nav_quat, sizeof(rh.nav_quat));
 800f03e:	2210      	movs	r2, #16
 800f040:	4904      	ldr	r1, [pc, #16]	; (800f054 <inv_get_quaternion+0x40>)
 800f042:	6878      	ldr	r0, [r7, #4]
 800f044:	f000 feab 	bl	800fd9e <memcpy>
    return INV_SUCCESS;
 800f048:	2300      	movs	r3, #0
}
 800f04a:	4618      	mov	r0, r3
 800f04c:	3708      	adds	r7, #8
 800f04e:	46bd      	mov	sp, r7
 800f050:	bd80      	pop	{r7, pc}
 800f052:	bf00      	nop
 800f054:	200007c4 	.word	0x200007c4
 800f058:	200007d4 	.word	0x200007d4
 800f05c:	20000804 	.word	0x20000804

0800f060 <inv_get_quaternion_set>:
 * @param[out] data 9-axis quaternion scaled such that 1.0 = 2^30.
 * @param[out] accuracy Accuracy of quaternion, 0-3, where 3 is most accurate.
 * @param[out] timestamp Timestamp of this quaternion in nanoseconds
 */
void inv_get_quaternion_set(long *data, int *accuracy, inv_time_t *timestamp)
{
 800f060:	b580      	push	{r7, lr}
 800f062:	b084      	sub	sp, #16
 800f064:	af00      	add	r7, sp, #0
 800f066:	60f8      	str	r0, [r7, #12]
 800f068:	60b9      	str	r1, [r7, #8]
 800f06a:	607a      	str	r2, [r7, #4]
    inv_get_quaternion(data);
 800f06c:	68f8      	ldr	r0, [r7, #12]
 800f06e:	f7ff ffd1 	bl	800f014 <inv_get_quaternion>
    *timestamp = inv_get_last_timestamp();
 800f072:	f7fd fda1 	bl	800cbb8 <inv_get_last_timestamp>
 800f076:	4602      	mov	r2, r0
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	601a      	str	r2, [r3, #0]
    if (inv_get_compass_on())
 800f07c:	f7fd fd66 	bl	800cb4c <inv_get_compass_on>
 800f080:	4603      	mov	r3, r0
 800f082:	2b00      	cmp	r3, #0
 800f084:	d005      	beq.n	800f092 <inv_get_quaternion_set+0x32>
    {
        *accuracy = inv_get_mag_accuracy();
 800f086:	f7fe fa51 	bl	800d52c <inv_get_mag_accuracy>
 800f08a:	4602      	mov	r2, r0
 800f08c:	68bb      	ldr	r3, [r7, #8]
 800f08e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        *accuracy = 0;
    }
}
 800f090:	e018      	b.n	800f0c4 <inv_get_quaternion_set+0x64>
    else if (inv_get_gyro_on())
 800f092:	f7fd fd6d 	bl	800cb70 <inv_get_gyro_on>
 800f096:	4603      	mov	r3, r0
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d005      	beq.n	800f0a8 <inv_get_quaternion_set+0x48>
        *accuracy = inv_get_gyro_accuracy();
 800f09c:	f7fe fa3c 	bl	800d518 <inv_get_gyro_accuracy>
 800f0a0:	4602      	mov	r2, r0
 800f0a2:	68bb      	ldr	r3, [r7, #8]
 800f0a4:	601a      	str	r2, [r3, #0]
}
 800f0a6:	e00d      	b.n	800f0c4 <inv_get_quaternion_set+0x64>
    else if (inv_get_accel_on())
 800f0a8:	f7fd fd74 	bl	800cb94 <inv_get_accel_on>
 800f0ac:	4603      	mov	r3, r0
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d005      	beq.n	800f0be <inv_get_quaternion_set+0x5e>
        *accuracy = inv_get_accel_accuracy();
 800f0b2:	f7fe fa4f 	bl	800d554 <inv_get_accel_accuracy>
 800f0b6:	4602      	mov	r2, r0
 800f0b8:	68bb      	ldr	r3, [r7, #8]
 800f0ba:	601a      	str	r2, [r3, #0]
}
 800f0bc:	e002      	b.n	800f0c4 <inv_get_quaternion_set+0x64>
        *accuracy = 0;
 800f0be:	68bb      	ldr	r3, [r7, #8]
 800f0c0:	2200      	movs	r2, #0
 800f0c2:	601a      	str	r2, [r3, #0]
}
 800f0c4:	bf00      	nop
 800f0c6:	3710      	adds	r7, #16
 800f0c8:	46bd      	mov	sp, r7
 800f0ca:	bd80      	pop	{r7, pc}

0800f0cc <inv_generate_results>:
 * registered by inv_start_results_holder().
 * @param[in] sensor_cal New sensor data to process.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_generate_results(struct inv_sensor_cal_t *sensor_cal)
{
 800f0cc:	b480      	push	{r7}
 800f0ce:	b083      	sub	sp, #12
 800f0d0:	af00      	add	r7, sp, #0
 800f0d2:	6078      	str	r0, [r7, #4]
    rh.sensor = sensor_cal;
 800f0d4:	4a04      	ldr	r2, [pc, #16]	; (800f0e8 <inv_generate_results+0x1c>)
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    return INV_SUCCESS;
 800f0dc:	2300      	movs	r3, #0
}
 800f0de:	4618      	mov	r0, r3
 800f0e0:	370c      	adds	r7, #12
 800f0e2:	46bd      	mov	sp, r7
 800f0e4:	bc80      	pop	{r7}
 800f0e6:	4770      	bx	lr
 800f0e8:	200007c4 	.word	0x200007c4

0800f0ec <inv_start_results_holder>:
/** Function to turn on this module. This is automatically called by
 *  inv_enable_results_holder(). Typically not called by users.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_start_results_holder(void)
{
 800f0ec:	b580      	push	{r7, lr}
 800f0ee:	af00      	add	r7, sp, #0
    inv_register_data_cb(inv_generate_results, INV_PRIORITY_RESULTS_HOLDER, INV_GYRO_NEW | INV_ACCEL_NEW | INV_MAG_NEW);
 800f0f0:	2207      	movs	r2, #7
 800f0f2:	f44f 7148 	mov.w	r1, #800	; 0x320
 800f0f6:	4803      	ldr	r0, [pc, #12]	; (800f104 <inv_start_results_holder+0x18>)
 800f0f8:	f7fd ff8e 	bl	800d018 <inv_register_data_cb>
    return INV_SUCCESS;
 800f0fc:	2300      	movs	r3, #0
}
 800f0fe:	4618      	mov	r0, r3
 800f100:	bd80      	pop	{r7, pc}
 800f102:	bf00      	nop
 800f104:	0800f0cd 	.word	0x0800f0cd

0800f108 <inv_init_results_holder>:
 * enable function inv_enable_results_holder(). It may be called any time the feature is enabled, but
 * is typically not needed to be called by outside callers.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_init_results_holder(void)
{
 800f108:	b580      	push	{r7, lr}
 800f10a:	af00      	add	r7, sp, #0
    memset(&rh, 0, sizeof(rh));
 800f10c:	2288      	movs	r2, #136	; 0x88
 800f10e:	2100      	movs	r1, #0
 800f110:	4810      	ldr	r0, [pc, #64]	; (800f154 <inv_init_results_holder+0x4c>)
 800f112:	f000 fe6c 	bl	800fdee <memset>
    rh.mag_scale[0] = 1L << 30;
 800f116:	4b0f      	ldr	r3, [pc, #60]	; (800f154 <inv_init_results_holder+0x4c>)
 800f118:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800f11c:	635a      	str	r2, [r3, #52]	; 0x34
    rh.mag_scale[1] = 1L << 30;
 800f11e:	4b0d      	ldr	r3, [pc, #52]	; (800f154 <inv_init_results_holder+0x4c>)
 800f120:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800f124:	639a      	str	r2, [r3, #56]	; 0x38
    rh.mag_scale[2] = 1L << 30;
 800f126:	4b0b      	ldr	r3, [pc, #44]	; (800f154 <inv_init_results_holder+0x4c>)
 800f128:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800f12c:	63da      	str	r2, [r3, #60]	; 0x3c
    rh.compass_correction[0] = 1L << 30;
 800f12e:	4b09      	ldr	r3, [pc, #36]	; (800f154 <inv_init_results_holder+0x4c>)
 800f130:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800f134:	641a      	str	r2, [r3, #64]	; 0x40
    rh.gam_quat[0] = 1L << 30;
 800f136:	4b07      	ldr	r3, [pc, #28]	; (800f154 <inv_init_results_holder+0x4c>)
 800f138:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800f13c:	611a      	str	r2, [r3, #16]
    rh.nav_quat[0] = 1L << 30;
 800f13e:	4b05      	ldr	r3, [pc, #20]	; (800f154 <inv_init_results_holder+0x4c>)
 800f140:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800f144:	601a      	str	r2, [r3, #0]
    rh.quat_confidence_interval = (float)M_PI;
 800f146:	4b03      	ldr	r3, [pc, #12]	; (800f154 <inv_init_results_holder+0x4c>)
 800f148:	4a03      	ldr	r2, [pc, #12]	; (800f158 <inv_init_results_holder+0x50>)
 800f14a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    return INV_SUCCESS;
 800f14e:	2300      	movs	r3, #0
}
 800f150:	4618      	mov	r0, r3
 800f152:	bd80      	pop	{r7, pc}
 800f154:	200007c4 	.word	0x200007c4
 800f158:	40490fdb 	.word	0x40490fdb

0800f15c <inv_enable_results_holder>:

/** Turns on storage of results.
 */
inv_error_t inv_enable_results_holder()
{
 800f15c:	b580      	push	{r7, lr}
 800f15e:	b082      	sub	sp, #8
 800f160:	af00      	add	r7, sp, #0
    inv_error_t result;
    result = inv_init_results_holder();
 800f162:	f7ff ffd1 	bl	800f108 <inv_init_results_holder>
 800f166:	6078      	str	r0, [r7, #4]
    if (result)
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d001      	beq.n	800f172 <inv_enable_results_holder+0x16>
    {
        return result;
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	e004      	b.n	800f17c <inv_enable_results_holder+0x20>
    }

    result = inv_register_mpl_start_notification(inv_start_results_holder);
 800f172:	4804      	ldr	r0, [pc, #16]	; (800f184 <inv_enable_results_holder+0x28>)
 800f174:	f000 f89e 	bl	800f2b4 <inv_register_mpl_start_notification>
 800f178:	6078      	str	r0, [r7, #4]
    return result;
 800f17a:	687b      	ldr	r3, [r7, #4]
}
 800f17c:	4618      	mov	r0, r3
 800f17e:	3708      	adds	r7, #8
 800f180:	46bd      	mov	sp, r7
 800f182:	bd80      	pop	{r7, pc}
 800f184:	0800f0ed 	.word	0x0800f0ed

0800f188 <inv_got_compass_bias>:
/** Sets state of if we know the compass bias.
 * @return return 1 if we know the compass bias, 0 if not.
 *            it is set with inv_set_compass_bias_found()
 */
int inv_got_compass_bias()
{
 800f188:	b480      	push	{r7}
 800f18a:	af00      	add	r7, sp, #0
    return rh.got_compass_bias;
 800f18c:	4b02      	ldr	r3, [pc, #8]	; (800f198 <inv_got_compass_bias+0x10>)
 800f18e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
}
 800f190:	4618      	mov	r0, r3
 800f192:	46bd      	mov	sp, r7
 800f194:	bc80      	pop	{r7}
 800f196:	4770      	bx	lr
 800f198:	200007c4 	.word	0x200007c4

0800f19c <inv_set_compass_bias_found>:
/** Sets whether we know the compass bias
 * @param[in] state Set to 1 if we know the compass bias.
 *            Can be retrieved with inv_got_compass_bias()
 */
void inv_set_compass_bias_found(int state)
{
 800f19c:	b480      	push	{r7}
 800f19e:	b083      	sub	sp, #12
 800f1a0:	af00      	add	r7, sp, #0
 800f1a2:	6078      	str	r0, [r7, #4]
    rh.got_compass_bias = state;
 800f1a4:	4a03      	ldr	r2, [pc, #12]	; (800f1b4 <inv_set_compass_bias_found+0x18>)
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	6713      	str	r3, [r2, #112]	; 0x70
}
 800f1aa:	bf00      	nop
 800f1ac:	370c      	adds	r7, #12
 800f1ae:	46bd      	mov	sp, r7
 800f1b0:	bc80      	pop	{r7}
 800f1b2:	4770      	bx	lr
 800f1b4:	200007c4 	.word	0x200007c4

0800f1b8 <inv_get_linear_accel>:
 *                with gravity removed
 *  @return     INV_SUCCESS if successful
 *              INV_ERROR_INVALID_PARAMETER if invalid input pointer
 */
inv_error_t inv_get_linear_accel(long *data)
{
 800f1b8:	b580      	push	{r7, lr}
 800f1ba:	b086      	sub	sp, #24
 800f1bc:	af00      	add	r7, sp, #0
 800f1be:	6078      	str	r0, [r7, #4]
    long gravity[3];

    if (data != NULL)
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d024      	beq.n	800f210 <inv_get_linear_accel+0x58>
    {
        inv_get_accel_set(data, NULL, NULL);
 800f1c6:	2200      	movs	r2, #0
 800f1c8:	2100      	movs	r1, #0
 800f1ca:	6878      	ldr	r0, [r7, #4]
 800f1cc:	f7fe f91c 	bl	800d408 <inv_get_accel_set>
        inv_get_gravity(gravity);
 800f1d0:	f107 030c 	add.w	r3, r7, #12
 800f1d4:	4618      	mov	r0, r3
 800f1d6:	f7ff febf 	bl	800ef58 <inv_get_gravity>
        data[0] -= gravity[0] >> 14;
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	681a      	ldr	r2, [r3, #0]
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	139b      	asrs	r3, r3, #14
 800f1e2:	1ad2      	subs	r2, r2, r3
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	601a      	str	r2, [r3, #0]
        data[1] -= gravity[1] >> 14;
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	3304      	adds	r3, #4
 800f1ec:	6819      	ldr	r1, [r3, #0]
 800f1ee:	693b      	ldr	r3, [r7, #16]
 800f1f0:	139a      	asrs	r2, r3, #14
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	3304      	adds	r3, #4
 800f1f6:	1a8a      	subs	r2, r1, r2
 800f1f8:	601a      	str	r2, [r3, #0]
        data[2] -= gravity[2] >> 14;
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	3308      	adds	r3, #8
 800f1fe:	6819      	ldr	r1, [r3, #0]
 800f200:	697b      	ldr	r3, [r7, #20]
 800f202:	139a      	asrs	r2, r3, #14
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	3308      	adds	r3, #8
 800f208:	1a8a      	subs	r2, r1, r2
 800f20a:	601a      	str	r2, [r3, #0]
        return INV_SUCCESS;
 800f20c:	2300      	movs	r3, #0
 800f20e:	e000      	b.n	800f212 <inv_get_linear_accel+0x5a>
    }
    else
    {
        return INV_ERROR_INVALID_PARAMETER;
 800f210:	2316      	movs	r3, #22
    }
}
 800f212:	4618      	mov	r0, r3
 800f214:	3718      	adds	r7, #24
 800f216:	46bd      	mov	sp, r7
 800f218:	bd80      	pop	{r7, pc}
	...

0800f21c <inv_init_start_manager>:

/** Initilize the start manager. Typically called by inv_start_mpl();
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_init_start_manager(void)
{
 800f21c:	b580      	push	{r7, lr}
 800f21e:	af00      	add	r7, sp, #0
    memset(&inv_start_cb, 0, sizeof(inv_start_cb));
 800f220:	2254      	movs	r2, #84	; 0x54
 800f222:	2100      	movs	r1, #0
 800f224:	4802      	ldr	r0, [pc, #8]	; (800f230 <inv_init_start_manager+0x14>)
 800f226:	f000 fde2 	bl	800fdee <memset>
    return INV_SUCCESS;
 800f22a:	2300      	movs	r3, #0
}
 800f22c:	4618      	mov	r0, r3
 800f22e:	bd80      	pop	{r7, pc}
 800f230:	2000084c 	.word	0x2000084c

0800f234 <inv_unregister_mpl_start_notification>:
/** Removes a callback from start notification
* @param[in] start_cb function to remove from start notification
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_unregister_mpl_start_notification(inv_error_t (*start_cb)(void))
{
 800f234:	b580      	push	{r7, lr}
 800f236:	b084      	sub	sp, #16
 800f238:	af00      	add	r7, sp, #0
 800f23a:	6078      	str	r0, [r7, #4]
    int kk;

    for (kk=0; kk<inv_start_cb.num_cb; ++kk) {
 800f23c:	2300      	movs	r3, #0
 800f23e:	60fb      	str	r3, [r7, #12]
 800f240:	e02b      	b.n	800f29a <inv_unregister_mpl_start_notification+0x66>
        if (inv_start_cb.start_cb[kk] == start_cb) {
 800f242:	4a1b      	ldr	r2, [pc, #108]	; (800f2b0 <inv_unregister_mpl_start_notification+0x7c>)
 800f244:	68fb      	ldr	r3, [r7, #12]
 800f246:	009b      	lsls	r3, r3, #2
 800f248:	4413      	add	r3, r2
 800f24a:	685b      	ldr	r3, [r3, #4]
 800f24c:	687a      	ldr	r2, [r7, #4]
 800f24e:	429a      	cmp	r2, r3
 800f250:	d120      	bne.n	800f294 <inv_unregister_mpl_start_notification+0x60>
            // Found the match
            if (kk != (inv_start_cb.num_cb-1)) {
 800f252:	4b17      	ldr	r3, [pc, #92]	; (800f2b0 <inv_unregister_mpl_start_notification+0x7c>)
 800f254:	681b      	ldr	r3, [r3, #0]
 800f256:	3b01      	subs	r3, #1
 800f258:	68fa      	ldr	r2, [r7, #12]
 800f25a:	429a      	cmp	r2, r3
 800f25c:	d013      	beq.n	800f286 <inv_unregister_mpl_start_notification+0x52>
                memmove(&inv_start_cb.start_cb[kk],
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	009b      	lsls	r3, r3, #2
 800f262:	4a13      	ldr	r2, [pc, #76]	; (800f2b0 <inv_unregister_mpl_start_notification+0x7c>)
 800f264:	4413      	add	r3, r2
 800f266:	1d18      	adds	r0, r3, #4
                    &inv_start_cb.start_cb[kk+1],
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	3301      	adds	r3, #1
 800f26c:	009b      	lsls	r3, r3, #2
 800f26e:	4a10      	ldr	r2, [pc, #64]	; (800f2b0 <inv_unregister_mpl_start_notification+0x7c>)
 800f270:	4413      	add	r3, r2
 800f272:	1d19      	adds	r1, r3, #4
                    (inv_start_cb.num_cb-kk-1)*sizeof(inv_start_cb_func));
 800f274:	4b0e      	ldr	r3, [pc, #56]	; (800f2b0 <inv_unregister_mpl_start_notification+0x7c>)
 800f276:	681a      	ldr	r2, [r3, #0]
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	1ad3      	subs	r3, r2, r3
 800f27c:	3b01      	subs	r3, #1
                memmove(&inv_start_cb.start_cb[kk],
 800f27e:	009b      	lsls	r3, r3, #2
 800f280:	461a      	mov	r2, r3
 800f282:	f000 fd9a 	bl	800fdba <memmove>
            }
            inv_start_cb.num_cb--;
 800f286:	4b0a      	ldr	r3, [pc, #40]	; (800f2b0 <inv_unregister_mpl_start_notification+0x7c>)
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	3b01      	subs	r3, #1
 800f28c:	4a08      	ldr	r2, [pc, #32]	; (800f2b0 <inv_unregister_mpl_start_notification+0x7c>)
 800f28e:	6013      	str	r3, [r2, #0]
            return INV_SUCCESS;
 800f290:	2300      	movs	r3, #0
 800f292:	e008      	b.n	800f2a6 <inv_unregister_mpl_start_notification+0x72>
    for (kk=0; kk<inv_start_cb.num_cb; ++kk) {
 800f294:	68fb      	ldr	r3, [r7, #12]
 800f296:	3301      	adds	r3, #1
 800f298:	60fb      	str	r3, [r7, #12]
 800f29a:	4b05      	ldr	r3, [pc, #20]	; (800f2b0 <inv_unregister_mpl_start_notification+0x7c>)
 800f29c:	681b      	ldr	r3, [r3, #0]
 800f29e:	68fa      	ldr	r2, [r7, #12]
 800f2a0:	429a      	cmp	r2, r3
 800f2a2:	dbce      	blt.n	800f242 <inv_unregister_mpl_start_notification+0xe>
        }
    }
    return INV_ERROR_INVALID_PARAMETER;
 800f2a4:	2316      	movs	r3, #22
}
 800f2a6:	4618      	mov	r0, r3
 800f2a8:	3710      	adds	r7, #16
 800f2aa:	46bd      	mov	sp, r7
 800f2ac:	bd80      	pop	{r7, pc}
 800f2ae:	bf00      	nop
 800f2b0:	2000084c 	.word	0x2000084c

0800f2b4 <inv_register_mpl_start_notification>:
* @param[in] start_cb Function callback that will be called when inv_start_mpl() is
*            called.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_register_mpl_start_notification(inv_error_t (*start_cb)(void))
{
 800f2b4:	b480      	push	{r7}
 800f2b6:	b083      	sub	sp, #12
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	6078      	str	r0, [r7, #4]
    if (inv_start_cb.num_cb >= INV_MAX_START_CB)
 800f2bc:	4b0b      	ldr	r3, [pc, #44]	; (800f2ec <inv_register_mpl_start_notification+0x38>)
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	2b13      	cmp	r3, #19
 800f2c2:	dd01      	ble.n	800f2c8 <inv_register_mpl_start_notification+0x14>
        return INV_ERROR_INVALID_PARAMETER;
 800f2c4:	2316      	movs	r3, #22
 800f2c6:	e00c      	b.n	800f2e2 <inv_register_mpl_start_notification+0x2e>

    inv_start_cb.start_cb[inv_start_cb.num_cb] = start_cb;
 800f2c8:	4b08      	ldr	r3, [pc, #32]	; (800f2ec <inv_register_mpl_start_notification+0x38>)
 800f2ca:	681b      	ldr	r3, [r3, #0]
 800f2cc:	4a07      	ldr	r2, [pc, #28]	; (800f2ec <inv_register_mpl_start_notification+0x38>)
 800f2ce:	009b      	lsls	r3, r3, #2
 800f2d0:	4413      	add	r3, r2
 800f2d2:	687a      	ldr	r2, [r7, #4]
 800f2d4:	605a      	str	r2, [r3, #4]
    inv_start_cb.num_cb++;
 800f2d6:	4b05      	ldr	r3, [pc, #20]	; (800f2ec <inv_register_mpl_start_notification+0x38>)
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	3301      	adds	r3, #1
 800f2dc:	4a03      	ldr	r2, [pc, #12]	; (800f2ec <inv_register_mpl_start_notification+0x38>)
 800f2de:	6013      	str	r3, [r2, #0]
    return INV_SUCCESS;
 800f2e0:	2300      	movs	r3, #0
}
 800f2e2:	4618      	mov	r0, r3
 800f2e4:	370c      	adds	r7, #12
 800f2e6:	46bd      	mov	sp, r7
 800f2e8:	bc80      	pop	{r7}
 800f2ea:	4770      	bx	lr
 800f2ec:	2000084c 	.word	0x2000084c

0800f2f0 <inv_execute_mpl_start_notification>:
/** Callback all the functions that want to be notified when inv_start_mpl() was
* called.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_execute_mpl_start_notification(void)
{
 800f2f0:	b580      	push	{r7, lr}
 800f2f2:	b084      	sub	sp, #16
 800f2f4:	af00      	add	r7, sp, #0
    inv_error_t result,first_error;
    int kk;

    first_error = INV_SUCCESS;
 800f2f6:	2300      	movs	r3, #0
 800f2f8:	60fb      	str	r3, [r7, #12]

    for (kk = 0; kk < inv_start_cb.num_cb; ++kk) {
 800f2fa:	2300      	movs	r3, #0
 800f2fc:	60bb      	str	r3, [r7, #8]
 800f2fe:	e011      	b.n	800f324 <inv_execute_mpl_start_notification+0x34>
        result = inv_start_cb.start_cb[kk]();
 800f300:	4a0d      	ldr	r2, [pc, #52]	; (800f338 <inv_execute_mpl_start_notification+0x48>)
 800f302:	68bb      	ldr	r3, [r7, #8]
 800f304:	009b      	lsls	r3, r3, #2
 800f306:	4413      	add	r3, r2
 800f308:	685b      	ldr	r3, [r3, #4]
 800f30a:	4798      	blx	r3
 800f30c:	6078      	str	r0, [r7, #4]
        if (result && (first_error == INV_SUCCESS)) {
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	2b00      	cmp	r3, #0
 800f312:	d004      	beq.n	800f31e <inv_execute_mpl_start_notification+0x2e>
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	2b00      	cmp	r3, #0
 800f318:	d101      	bne.n	800f31e <inv_execute_mpl_start_notification+0x2e>
            first_error = result;
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	60fb      	str	r3, [r7, #12]
    for (kk = 0; kk < inv_start_cb.num_cb; ++kk) {
 800f31e:	68bb      	ldr	r3, [r7, #8]
 800f320:	3301      	adds	r3, #1
 800f322:	60bb      	str	r3, [r7, #8]
 800f324:	4b04      	ldr	r3, [pc, #16]	; (800f338 <inv_execute_mpl_start_notification+0x48>)
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	68ba      	ldr	r2, [r7, #8]
 800f32a:	429a      	cmp	r2, r3
 800f32c:	dbe8      	blt.n	800f300 <inv_execute_mpl_start_notification+0x10>
        }
    }
    return first_error;
 800f32e:	68fb      	ldr	r3, [r7, #12]
}
 800f330:	4618      	mov	r0, r3
 800f332:	3710      	adds	r7, #16
 800f334:	46bd      	mov	sp, r7
 800f336:	bd80      	pop	{r7, pc}
 800f338:	2000084c 	.word	0x2000084c

0800f33c <inv_init_storage_manager>:
static struct data_storage_t ds;

/** Should be called once before using any of the storage methods. Typically
* called first by inv_init_mpl().*/
void inv_init_storage_manager()
{
 800f33c:	b580      	push	{r7, lr}
 800f33e:	af00      	add	r7, sp, #0
    memset(&ds, 0, sizeof(ds));
 800f340:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800f344:	2100      	movs	r1, #0
 800f346:	4804      	ldr	r0, [pc, #16]	; (800f358 <inv_init_storage_manager+0x1c>)
 800f348:	f000 fd51 	bl	800fdee <memset>
    ds.total_size = sizeof(struct data_header_t);
 800f34c:	4b02      	ldr	r3, [pc, #8]	; (800f358 <inv_init_storage_manager+0x1c>)
 800f34e:	220c      	movs	r2, #12
 800f350:	605a      	str	r2, [r3, #4]
}
 800f352:	bf00      	nop
 800f354:	bd80      	pop	{r7, pc}
 800f356:	bf00      	nop
 800f358:	200008a0 	.word	0x200008a0

0800f35c <inv_register_load_store>:
*                    The key should change when your type of data for storage changes.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_register_load_store(inv_error_t (*load_func)(const unsigned char *data),
                                    inv_error_t (*save_func)(unsigned char *data), size_t size, unsigned int key)
{
 800f35c:	b480      	push	{r7}
 800f35e:	b087      	sub	sp, #28
 800f360:	af00      	add	r7, sp, #0
 800f362:	60f8      	str	r0, [r7, #12]
 800f364:	60b9      	str	r1, [r7, #8]
 800f366:	607a      	str	r2, [r7, #4]
 800f368:	603b      	str	r3, [r7, #0]
    int kk;
    // Check if this has been registered already
    for (kk=0; kk<ds.num; ++kk) {
 800f36a:	2300      	movs	r3, #0
 800f36c:	617b      	str	r3, [r7, #20]
 800f36e:	e010      	b.n	800f392 <inv_register_load_store+0x36>
        if (key == ds.hd[kk].key) {
 800f370:	4928      	ldr	r1, [pc, #160]	; (800f414 <inv_register_load_store+0xb8>)
 800f372:	697a      	ldr	r2, [r7, #20]
 800f374:	4613      	mov	r3, r2
 800f376:	005b      	lsls	r3, r3, #1
 800f378:	4413      	add	r3, r2
 800f37a:	009b      	lsls	r3, r3, #2
 800f37c:	440b      	add	r3, r1
 800f37e:	33b0      	adds	r3, #176	; 0xb0
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	683a      	ldr	r2, [r7, #0]
 800f384:	429a      	cmp	r2, r3
 800f386:	d101      	bne.n	800f38c <inv_register_load_store+0x30>
            return INV_ERROR_INVALID_PARAMETER;
 800f388:	2316      	movs	r3, #22
 800f38a:	e03e      	b.n	800f40a <inv_register_load_store+0xae>
    for (kk=0; kk<ds.num; ++kk) {
 800f38c:	697b      	ldr	r3, [r7, #20]
 800f38e:	3301      	adds	r3, #1
 800f390:	617b      	str	r3, [r7, #20]
 800f392:	4b20      	ldr	r3, [pc, #128]	; (800f414 <inv_register_load_store+0xb8>)
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	697a      	ldr	r2, [r7, #20]
 800f398:	429a      	cmp	r2, r3
 800f39a:	dbe9      	blt.n	800f370 <inv_register_load_store+0x14>
        }
    }
    // Make sure there is room
    if (ds.num >= NUM_STORAGE_BOXES) {
 800f39c:	4b1d      	ldr	r3, [pc, #116]	; (800f414 <inv_register_load_store+0xb8>)
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	2b13      	cmp	r3, #19
 800f3a2:	dd01      	ble.n	800f3a8 <inv_register_load_store+0x4c>
        return INV_ERROR_INVALID_PARAMETER;
 800f3a4:	2316      	movs	r3, #22
 800f3a6:	e030      	b.n	800f40a <inv_register_load_store+0xae>
    }
    // Add to list
    ds.hd[ds.num].key = key;
 800f3a8:	4b1a      	ldr	r3, [pc, #104]	; (800f414 <inv_register_load_store+0xb8>)
 800f3aa:	681a      	ldr	r2, [r3, #0]
 800f3ac:	4919      	ldr	r1, [pc, #100]	; (800f414 <inv_register_load_store+0xb8>)
 800f3ae:	4613      	mov	r3, r2
 800f3b0:	005b      	lsls	r3, r3, #1
 800f3b2:	4413      	add	r3, r2
 800f3b4:	009b      	lsls	r3, r3, #2
 800f3b6:	440b      	add	r3, r1
 800f3b8:	33b0      	adds	r3, #176	; 0xb0
 800f3ba:	683a      	ldr	r2, [r7, #0]
 800f3bc:	601a      	str	r2, [r3, #0]
    ds.hd[ds.num].size = size;
 800f3be:	4b15      	ldr	r3, [pc, #84]	; (800f414 <inv_register_load_store+0xb8>)
 800f3c0:	681a      	ldr	r2, [r3, #0]
 800f3c2:	6879      	ldr	r1, [r7, #4]
 800f3c4:	4813      	ldr	r0, [pc, #76]	; (800f414 <inv_register_load_store+0xb8>)
 800f3c6:	4613      	mov	r3, r2
 800f3c8:	005b      	lsls	r3, r3, #1
 800f3ca:	4413      	add	r3, r2
 800f3cc:	009b      	lsls	r3, r3, #2
 800f3ce:	4403      	add	r3, r0
 800f3d0:	33a8      	adds	r3, #168	; 0xa8
 800f3d2:	6019      	str	r1, [r3, #0]
    ds.load[ds.num] = load_func;
 800f3d4:	4b0f      	ldr	r3, [pc, #60]	; (800f414 <inv_register_load_store+0xb8>)
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	490e      	ldr	r1, [pc, #56]	; (800f414 <inv_register_load_store+0xb8>)
 800f3da:	3302      	adds	r3, #2
 800f3dc:	68fa      	ldr	r2, [r7, #12]
 800f3de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    ds.save[ds.num] = save_func;
 800f3e2:	4b0c      	ldr	r3, [pc, #48]	; (800f414 <inv_register_load_store+0xb8>)
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	490b      	ldr	r1, [pc, #44]	; (800f414 <inv_register_load_store+0xb8>)
 800f3e8:	3316      	adds	r3, #22
 800f3ea:	68ba      	ldr	r2, [r7, #8]
 800f3ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    ds.total_size += size + sizeof(struct data_header_t);
 800f3f0:	4b08      	ldr	r3, [pc, #32]	; (800f414 <inv_register_load_store+0xb8>)
 800f3f2:	685a      	ldr	r2, [r3, #4]
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	4413      	add	r3, r2
 800f3f8:	330c      	adds	r3, #12
 800f3fa:	4a06      	ldr	r2, [pc, #24]	; (800f414 <inv_register_load_store+0xb8>)
 800f3fc:	6053      	str	r3, [r2, #4]
    ds.num++;
 800f3fe:	4b05      	ldr	r3, [pc, #20]	; (800f414 <inv_register_load_store+0xb8>)
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	3301      	adds	r3, #1
 800f404:	4a03      	ldr	r2, [pc, #12]	; (800f414 <inv_register_load_store+0xb8>)
 800f406:	6013      	str	r3, [r2, #0]

    return INV_SUCCESS;
 800f408:	2300      	movs	r3, #0
}
 800f40a:	4618      	mov	r0, r3
 800f40c:	371c      	adds	r7, #28
 800f40e:	46bd      	mov	sp, r7
 800f410:	bc80      	pop	{r7}
 800f412:	4770      	bx	lr
 800f414:	200008a0 	.word	0x200008a0

0800f418 <I2Cx_Error>:


#include "STM32F1_porting.h"

static void I2Cx_Error(uint8_t Addr)
{
 800f418:	b580      	push	{r7, lr}
 800f41a:	b082      	sub	sp, #8
 800f41c:	af00      	add	r7, sp, #0
 800f41e:	4603      	mov	r3, r0
 800f420:	71fb      	strb	r3, [r7, #7]
    /* I2C */
    HAL_I2C_DeInit(&MPU6050_I2C_Handle);
 800f422:	4804      	ldr	r0, [pc, #16]	; (800f434 <I2Cx_Error+0x1c>)
 800f424:	f7f6 ff2a 	bl	800627c <HAL_I2C_DeInit>
    /* I2C */
    MX_I2C1_Init();
 800f428:	f7f4 ff44 	bl	80042b4 <MX_I2C1_Init>
}
 800f42c:	bf00      	nop
 800f42e:	3708      	adds	r7, #8
 800f430:	46bd      	mov	sp, r7
 800f432:	bd80      	pop	{r7, pc}
 800f434:	20000f30 	.word	0x20000f30

0800f438 <Sensors_I2C_ReadRegister>:
 *	@param data_ptr:
 * @retval 00
 */
int Sensors_I2C_ReadRegister(unsigned char slave_addr, unsigned char reg_addr, unsigned short len,
                             unsigned char *data_ptr)
{
 800f438:	b580      	push	{r7, lr}
 800f43a:	b088      	sub	sp, #32
 800f43c:	af04      	add	r7, sp, #16
 800f43e:	603b      	str	r3, [r7, #0]
 800f440:	4603      	mov	r3, r0
 800f442:	71fb      	strb	r3, [r7, #7]
 800f444:	460b      	mov	r3, r1
 800f446:	71bb      	strb	r3, [r7, #6]
 800f448:	4613      	mov	r3, r2
 800f44a:	80bb      	strh	r3, [r7, #4]

    HAL_StatusTypeDef status = HAL_OK;
 800f44c:	2300      	movs	r3, #0
 800f44e:	73fb      	strb	r3, [r7, #15]
    slave_addr <<= 1;
 800f450:	79fb      	ldrb	r3, [r7, #7]
 800f452:	005b      	lsls	r3, r3, #1
 800f454:	71fb      	strb	r3, [r7, #7]
    status = HAL_I2C_Mem_Read(&MPU6050_I2C_Handle, slave_addr, reg_addr, I2C_MEMADD_SIZE_8BIT, data_ptr, len,
 800f456:	79fb      	ldrb	r3, [r7, #7]
 800f458:	b299      	uxth	r1, r3
 800f45a:	79bb      	ldrb	r3, [r7, #6]
 800f45c:	b29a      	uxth	r2, r3
 800f45e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800f462:	9302      	str	r3, [sp, #8]
 800f464:	88bb      	ldrh	r3, [r7, #4]
 800f466:	9301      	str	r3, [sp, #4]
 800f468:	683b      	ldr	r3, [r7, #0]
 800f46a:	9300      	str	r3, [sp, #0]
 800f46c:	2301      	movs	r3, #1
 800f46e:	4816      	ldr	r0, [pc, #88]	; (800f4c8 <Sensors_I2C_ReadRegister+0x90>)
 800f470:	f7f7 f82e 	bl	80064d0 <HAL_I2C_Mem_Read>
 800f474:	4603      	mov	r3, r0
 800f476:	73fb      	strb	r3, [r7, #15]
                              I2Cx_FLAG_TIMEOUT);
    /*  */
    if (status != HAL_OK)
 800f478:	7bfb      	ldrb	r3, [r7, #15]
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	d003      	beq.n	800f486 <Sensors_I2C_ReadRegister+0x4e>
    {
        /*  */
        I2Cx_Error(slave_addr);
 800f47e:	79fb      	ldrb	r3, [r7, #7]
 800f480:	4618      	mov	r0, r3
 800f482:	f7ff ffc9 	bl	800f418 <I2Cx_Error>
    }
    while (HAL_I2C_GetState(&MPU6050_I2C_Handle) != HAL_I2C_STATE_READY)
 800f486:	bf00      	nop
 800f488:	480f      	ldr	r0, [pc, #60]	; (800f4c8 <Sensors_I2C_ReadRegister+0x90>)
 800f48a:	f7f7 fe35 	bl	80070f8 <HAL_I2C_GetState>
 800f48e:	4603      	mov	r3, r0
 800f490:	2b20      	cmp	r3, #32
 800f492:	d1f9      	bne.n	800f488 <Sensors_I2C_ReadRegister+0x50>
    {
    }
    /* SENSOR */
    while (HAL_I2C_IsDeviceReady(&MPU6050_I2C_Handle, slave_addr, I2Cx_FLAG_TIMEOUT, I2Cx_FLAG_TIMEOUT) == HAL_TIMEOUT)
 800f494:	bf00      	nop
 800f496:	79fb      	ldrb	r3, [r7, #7]
 800f498:	b299      	uxth	r1, r3
 800f49a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800f49e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f4a2:	4809      	ldr	r0, [pc, #36]	; (800f4c8 <Sensors_I2C_ReadRegister+0x90>)
 800f4a4:	f7f7 fa7c 	bl	80069a0 <HAL_I2C_IsDeviceReady>
 800f4a8:	4603      	mov	r3, r0
 800f4aa:	2b03      	cmp	r3, #3
 800f4ac:	d0f3      	beq.n	800f496 <Sensors_I2C_ReadRegister+0x5e>
        ;
    /*  */
    while (HAL_I2C_GetState(&MPU6050_I2C_Handle) != HAL_I2C_STATE_READY)
 800f4ae:	bf00      	nop
 800f4b0:	4805      	ldr	r0, [pc, #20]	; (800f4c8 <Sensors_I2C_ReadRegister+0x90>)
 800f4b2:	f7f7 fe21 	bl	80070f8 <HAL_I2C_GetState>
 800f4b6:	4603      	mov	r3, r0
 800f4b8:	2b20      	cmp	r3, #32
 800f4ba:	d1f9      	bne.n	800f4b0 <Sensors_I2C_ReadRegister+0x78>
    {
    }
    return status;
 800f4bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800f4be:	4618      	mov	r0, r3
 800f4c0:	3710      	adds	r7, #16
 800f4c2:	46bd      	mov	sp, r7
 800f4c4:	bd80      	pop	{r7, pc}
 800f4c6:	bf00      	nop
 800f4c8:	20000f30 	.word	0x20000f30

0800f4cc <Sensors_I2C_WriteRegister>:
 *	@param data_ptr:
 * @retval 00
 */
int Sensors_I2C_WriteRegister(unsigned char slave_addr, unsigned char reg_addr, unsigned short len,
                              unsigned char *data_ptr)
{
 800f4cc:	b580      	push	{r7, lr}
 800f4ce:	b088      	sub	sp, #32
 800f4d0:	af04      	add	r7, sp, #16
 800f4d2:	603b      	str	r3, [r7, #0]
 800f4d4:	4603      	mov	r3, r0
 800f4d6:	71fb      	strb	r3, [r7, #7]
 800f4d8:	460b      	mov	r3, r1
 800f4da:	71bb      	strb	r3, [r7, #6]
 800f4dc:	4613      	mov	r3, r2
 800f4de:	80bb      	strh	r3, [r7, #4]
    HAL_StatusTypeDef status = HAL_OK;
 800f4e0:	2300      	movs	r3, #0
 800f4e2:	73fb      	strb	r3, [r7, #15]
    slave_addr <<= 1;
 800f4e4:	79fb      	ldrb	r3, [r7, #7]
 800f4e6:	005b      	lsls	r3, r3, #1
 800f4e8:	71fb      	strb	r3, [r7, #7]
    status = HAL_I2C_Mem_Write(&MPU6050_I2C_Handle, slave_addr, reg_addr, I2C_MEMADD_SIZE_8BIT, data_ptr, len,
 800f4ea:	79fb      	ldrb	r3, [r7, #7]
 800f4ec:	b299      	uxth	r1, r3
 800f4ee:	79bb      	ldrb	r3, [r7, #6]
 800f4f0:	b29a      	uxth	r2, r3
 800f4f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800f4f6:	9302      	str	r3, [sp, #8]
 800f4f8:	88bb      	ldrh	r3, [r7, #4]
 800f4fa:	9301      	str	r3, [sp, #4]
 800f4fc:	683b      	ldr	r3, [r7, #0]
 800f4fe:	9300      	str	r3, [sp, #0]
 800f500:	2301      	movs	r3, #1
 800f502:	4816      	ldr	r0, [pc, #88]	; (800f55c <Sensors_I2C_WriteRegister+0x90>)
 800f504:	f7f6 feea 	bl	80062dc <HAL_I2C_Mem_Write>
 800f508:	4603      	mov	r3, r0
 800f50a:	73fb      	strb	r3, [r7, #15]
                               I2Cx_FLAG_TIMEOUT);
    /*  */
    if (status != HAL_OK)
 800f50c:	7bfb      	ldrb	r3, [r7, #15]
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d003      	beq.n	800f51a <Sensors_I2C_WriteRegister+0x4e>
    {
        /*  */
        I2Cx_Error(slave_addr);
 800f512:	79fb      	ldrb	r3, [r7, #7]
 800f514:	4618      	mov	r0, r3
 800f516:	f7ff ff7f 	bl	800f418 <I2Cx_Error>
    }
    while (HAL_I2C_GetState(&MPU6050_I2C_Handle) != HAL_I2C_STATE_READY)
 800f51a:	bf00      	nop
 800f51c:	480f      	ldr	r0, [pc, #60]	; (800f55c <Sensors_I2C_WriteRegister+0x90>)
 800f51e:	f7f7 fdeb 	bl	80070f8 <HAL_I2C_GetState>
 800f522:	4603      	mov	r3, r0
 800f524:	2b20      	cmp	r3, #32
 800f526:	d1f9      	bne.n	800f51c <Sensors_I2C_WriteRegister+0x50>
    {
    }
    /* SENSOR */
    while (HAL_I2C_IsDeviceReady(&MPU6050_I2C_Handle, slave_addr, I2Cx_FLAG_TIMEOUT, I2Cx_FLAG_TIMEOUT) == HAL_TIMEOUT)
 800f528:	bf00      	nop
 800f52a:	79fb      	ldrb	r3, [r7, #7]
 800f52c:	b299      	uxth	r1, r3
 800f52e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800f532:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f536:	4809      	ldr	r0, [pc, #36]	; (800f55c <Sensors_I2C_WriteRegister+0x90>)
 800f538:	f7f7 fa32 	bl	80069a0 <HAL_I2C_IsDeviceReady>
 800f53c:	4603      	mov	r3, r0
 800f53e:	2b03      	cmp	r3, #3
 800f540:	d0f3      	beq.n	800f52a <Sensors_I2C_WriteRegister+0x5e>
        ;
    /*  */
    while (HAL_I2C_GetState(&MPU6050_I2C_Handle) != HAL_I2C_STATE_READY)
 800f542:	bf00      	nop
 800f544:	4805      	ldr	r0, [pc, #20]	; (800f55c <Sensors_I2C_WriteRegister+0x90>)
 800f546:	f7f7 fdd7 	bl	80070f8 <HAL_I2C_GetState>
 800f54a:	4603      	mov	r3, r0
 800f54c:	2b20      	cmp	r3, #32
 800f54e:	d1f9      	bne.n	800f544 <Sensors_I2C_WriteRegister+0x78>
    {
    }
    return status;
 800f550:	7bfb      	ldrb	r3, [r7, #15]
}
 800f552:	4618      	mov	r0, r3
 800f554:	3710      	adds	r7, #16
 800f556:	46bd      	mov	sp, r7
 800f558:	bd80      	pop	{r7, pc}
 800f55a:	bf00      	nop
 800f55c:	20000f30 	.word	0x20000f30

0800f560 <get_ms_user>:

inline void get_ms_user(unsigned long *count) //  inline
{
 800f560:	b580      	push	{r7, lr}
 800f562:	b082      	sub	sp, #8
 800f564:	af00      	add	r7, sp, #0
 800f566:	6078      	str	r0, [r7, #4]
    *count = HAL_GetTick();
 800f568:	f7f5 fd0a 	bl	8004f80 <HAL_GetTick>
 800f56c:	4602      	mov	r2, r0
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	601a      	str	r2, [r3, #0]
}
 800f572:	bf00      	nop
 800f574:	3708      	adds	r7, #8
 800f576:	46bd      	mov	sp, r7
 800f578:	bd80      	pop	{r7, pc}
	...

0800f57c <MPU6050_mpu_init>:
static struct platform_data_s compass_pdata = {.orientation = {-1, 0, 0, 0, -1, 0, 0, 0, 1}};
#define COMPASS_ENABLED 1
#endif

uint8_t MPU6050_mpu_init(void)
{
 800f57c:	b580      	push	{r7, lr}
 800f57e:	b084      	sub	sp, #16
 800f580:	af00      	add	r7, sp, #0
    inv_error_t result;
    struct int_param_s int_param;
    result = mpu_init(&int_param);
 800f582:	1d3b      	adds	r3, r7, #4
 800f584:	4618      	mov	r0, r3
 800f586:	f7fa ff61 	bl	800a44c <mpu_init>
 800f58a:	60f8      	str	r0, [r7, #12]
    if (result)
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d005      	beq.n	800f59e <MPU6050_mpu_init+0x22>
    {
#if USE_PRINTF_DEBUG
        printf("Could not initialize gyro.result =  %d\n", result);
 800f592:	68f9      	ldr	r1, [r7, #12]
 800f594:	4806      	ldr	r0, [pc, #24]	; (800f5b0 <MPU6050_mpu_init+0x34>)
 800f596:	f001 faff 	bl	8010b98 <iprintf>
#endif
        return 0;
 800f59a:	2300      	movs	r3, #0
 800f59c:	e004      	b.n	800f5a8 <MPU6050_mpu_init+0x2c>
    }
    else
    {
#if USE_PRINTF_DEBUG
        printf("Initialize gyro.result =  %d\n succeeded\n", result);
 800f59e:	68f9      	ldr	r1, [r7, #12]
 800f5a0:	4804      	ldr	r0, [pc, #16]	; (800f5b4 <MPU6050_mpu_init+0x38>)
 800f5a2:	f001 faf9 	bl	8010b98 <iprintf>
#endif
        return 1;
 800f5a6:	2301      	movs	r3, #1
    }
}
 800f5a8:	4618      	mov	r0, r3
 800f5aa:	3710      	adds	r7, #16
 800f5ac:	46bd      	mov	sp, r7
 800f5ae:	bd80      	pop	{r7, pc}
 800f5b0:	08015e88 	.word	0x08015e88
 800f5b4:	08015eb0 	.word	0x08015eb0

0800f5b8 <MPU6050_mpl_init>:

uint8_t MPU6050_mpl_init(void)
{
 800f5b8:	b580      	push	{r7, lr}
 800f5ba:	b082      	sub	sp, #8
 800f5bc:	af00      	add	r7, sp, #0
    inv_error_t result;
    result = inv_init_mpl();
 800f5be:	f7ff fbc9 	bl	800ed54 <inv_init_mpl>
 800f5c2:	6078      	str	r0, [r7, #4]
    if (result)
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d004      	beq.n	800f5d4 <MPU6050_mpl_init+0x1c>
    {
#if USE_PRINTF_DEBUG
        printf("Could not initialize MPL.\n");
 800f5ca:	4806      	ldr	r0, [pc, #24]	; (800f5e4 <MPU6050_mpl_init+0x2c>)
 800f5cc:	f001 fb6a 	bl	8010ca4 <puts>
#endif
        return 0;
 800f5d0:	2300      	movs	r3, #0
 800f5d2:	e003      	b.n	800f5dc <MPU6050_mpl_init+0x24>
    }
    else
    {
#if USE_PRINTF_DEBUG
        printf("initialize MPL suceeded.\n");
 800f5d4:	4804      	ldr	r0, [pc, #16]	; (800f5e8 <MPU6050_mpl_init+0x30>)
 800f5d6:	f001 fb65 	bl	8010ca4 <puts>
#endif
        return 1;
 800f5da:	2301      	movs	r3, #1
    }
}
 800f5dc:	4618      	mov	r0, r3
 800f5de:	3708      	adds	r7, #8
 800f5e0:	46bd      	mov	sp, r7
 800f5e2:	bd80      	pop	{r7, pc}
 800f5e4:	08015edc 	.word	0x08015edc
 800f5e8:	08015ef8 	.word	0x08015ef8

0800f5ec <MPU6050_config>:

uint8_t MPU6050_config(void)
{
 800f5ec:	b580      	push	{r7, lr}
 800f5ee:	b084      	sub	sp, #16
 800f5f0:	af00      	add	r7, sp, #0
#ifdef COMPASS_ENABLED
    unsigned char new_compass = 0;
    unsigned short compass_fsr;
#endif
    /* Compute 6-axis and 9-axis quaternions. */
    inv_enable_quaternion();
 800f5f2:	f7f3 fb69 	bl	8002cc8 <inv_enable_quaternion>
    inv_enable_9x_sensor_fusion();
 800f5f6:	f7f2 f827 	bl	8001648 <inv_enable_9x_sensor_fusion>
     */

    /* Update gyro biases when not in motion.
     * WARNING: These algorithms are mutually exclusive.
     */
    inv_enable_fast_nomot();
 800f5fa:	f7f1 fc85 	bl	8000f08 <inv_enable_fast_nomot>
    /* inv_enable_motion_no_motion(); */
    /* inv_set_no_motion_time(1000); */

    /* Update gyro biases when temperature changes. */
    inv_enable_gyro_tc();
 800f5fe:	f7f2 fad1 	bl	8001ba4 <inv_enable_gyro_tc>
     * detected, so we'll just leave it out to save memory.
     * inv_enable_heading_from_gyro();
     */

    /* Allows use of the MPL APIs in read_from_mpl. */
    inv_enable_eMPL_outputs();
 800f602:	f7fd f9bf 	bl	800c984 <inv_enable_eMPL_outputs>
    result = inv_enable_hal_outputs();
 800f606:	f7fe fb6b 	bl	800dce0 <inv_enable_hal_outputs>
 800f60a:	60f8      	str	r0, [r7, #12]
    if (result)
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d002      	beq.n	800f618 <MPU6050_config+0x2c>
    {
        // MPL_LOGE("Could not start the MPL.\n");
        printf("inv_enable_hal_outputs()\n");
 800f612:	4844      	ldr	r0, [pc, #272]	; (800f724 <MPU6050_config+0x138>)
 800f614:	f001 fb46 	bl	8010ca4 <puts>
    }
    result = inv_start_mpl();
 800f618:	f7ff fbd8 	bl	800edcc <inv_start_mpl>
 800f61c:	60f8      	str	r0, [r7, #12]
    if (result == INV_ERROR_NOT_AUTHORIZED)
 800f61e:	68fb      	ldr	r3, [r7, #12]
 800f620:	2b32      	cmp	r3, #50	; 0x32
 800f622:	d106      	bne.n	800f632 <MPU6050_config+0x46>
    {
        while (1)
        {
            MPL_LOGE("Not authorized.\n");
 800f624:	4840      	ldr	r0, [pc, #256]	; (800f728 <MPU6050_config+0x13c>)
 800f626:	f001 fb3d 	bl	8010ca4 <puts>
            printf("Not authorized.\n");
 800f62a:	483f      	ldr	r0, [pc, #252]	; (800f728 <MPU6050_config+0x13c>)
 800f62c:	f001 fb3a 	bl	8010ca4 <puts>
            MPL_LOGE("Not authorized.\n");
 800f630:	e7f8      	b.n	800f624 <MPU6050_config+0x38>
        }
    }
    if (result)
 800f632:	68fb      	ldr	r3, [r7, #12]
 800f634:	2b00      	cmp	r3, #0
 800f636:	d002      	beq.n	800f63e <MPU6050_config+0x52>
    {
        // MPL_LOGE("Could not start the MPL.\n");
        printf("Could not start the MPL.\n");
 800f638:	483c      	ldr	r0, [pc, #240]	; (800f72c <MPU6050_config+0x140>)
 800f63a:	f001 fb33 	bl	8010ca4 <puts>
    /* Get/set hardware configuration. Start gyro. */
    /* Wake up all sensors. */
#ifdef COMPASS_ENABLED
    mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL | INV_XYZ_COMPASS);
#else
    mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 800f63e:	2078      	movs	r0, #120	; 0x78
 800f640:	f7fb fc26 	bl	800ae90 <mpu_set_sensors>
#endif
    /* Push both gyro and accel data into the FIFO. */
    mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 800f644:	2078      	movs	r0, #120	; 0x78
 800f646:	f7fb fbd1 	bl	800adec <mpu_configure_fifo>
    mpu_set_sample_rate(DEFAULT_MPU_HZ);
 800f64a:	2014      	movs	r0, #20
 800f64c:	f7fb fb58 	bl	800ad00 <mpu_set_sample_rate>
     * Use this function for proper power management.
     */
    mpu_set_compass_sample_rate(1000 / COMPASS_READ_MS);
#endif
    /* Read back configuration in case it was set improperly. */
    mpu_get_sample_rate(&gyro_rate);
 800f650:	f107 0308 	add.w	r3, r7, #8
 800f654:	4618      	mov	r0, r3
 800f656:	f7fb fb3b 	bl	800acd0 <mpu_get_sample_rate>
    mpu_get_gyro_fsr(&gyro_fsr);
 800f65a:	1dbb      	adds	r3, r7, #6
 800f65c:	4618      	mov	r0, r3
 800f65e:	f7fb f983 	bl	800a968 <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 800f662:	f107 030b 	add.w	r3, r7, #11
 800f666:	4618      	mov	r0, r3
 800f668:	f7fb fa06 	bl	800aa78 <mpu_get_accel_fsr>
#ifdef COMPASS_ENABLED
    mpu_get_compass_fsr(&compass_fsr);
#endif
    /* Sync driver configuration with MPL. */
    /* Sample rate expected in microseconds. */
    inv_set_gyro_sample_rate(1000000L / gyro_rate);
 800f66c:	893b      	ldrh	r3, [r7, #8]
 800f66e:	461a      	mov	r2, r3
 800f670:	4b2f      	ldr	r3, [pc, #188]	; (800f730 <MPU6050_config+0x144>)
 800f672:	fb93 f3f2 	sdiv	r3, r3, r2
 800f676:	4618      	mov	r0, r3
 800f678:	f7fd fa1a 	bl	800cab0 <inv_set_gyro_sample_rate>
    inv_set_accel_sample_rate(1000000L / gyro_rate);
 800f67c:	893b      	ldrh	r3, [r7, #8]
 800f67e:	461a      	mov	r2, r3
 800f680:	4b2b      	ldr	r3, [pc, #172]	; (800f730 <MPU6050_config+0x144>)
 800f682:	fb93 f3f2 	sdiv	r3, r3, r2
 800f686:	4618      	mov	r0, r3
 800f688:	f7fd fa38 	bl	800cafc <inv_set_accel_sample_rate>
    inv_set_compass_sample_rate(COMPASS_READ_MS * 1000L);
#endif
    /* Set chip-to-body orientation matrix.
     * Set hardware units to dps/g's/degrees scaling factor.
     */
    inv_set_gyro_orientation_and_scale(inv_orientation_matrix_to_scalar(gyro_pdata.orientation), (long)gyro_fsr << 15);
 800f68c:	4829      	ldr	r0, [pc, #164]	; (800f734 <MPU6050_config+0x148>)
 800f68e:	f7ff fa12 	bl	800eab6 <inv_orientation_matrix_to_scalar>
 800f692:	4603      	mov	r3, r0
 800f694:	461a      	mov	r2, r3
 800f696:	88fb      	ldrh	r3, [r7, #6]
 800f698:	03db      	lsls	r3, r3, #15
 800f69a:	4619      	mov	r1, r3
 800f69c:	4610      	mov	r0, r2
 800f69e:	f7fd f9f7 	bl	800ca90 <inv_set_gyro_orientation_and_scale>
    inv_set_accel_orientation_and_scale(inv_orientation_matrix_to_scalar(gyro_pdata.orientation),
 800f6a2:	4824      	ldr	r0, [pc, #144]	; (800f734 <MPU6050_config+0x148>)
 800f6a4:	f7ff fa07 	bl	800eab6 <inv_orientation_matrix_to_scalar>
 800f6a8:	4603      	mov	r3, r0
 800f6aa:	461a      	mov	r2, r3
                                        (long)accel_fsr << 15);
 800f6ac:	7afb      	ldrb	r3, [r7, #11]
    inv_set_accel_orientation_and_scale(inv_orientation_matrix_to_scalar(gyro_pdata.orientation),
 800f6ae:	03db      	lsls	r3, r3, #15
 800f6b0:	4619      	mov	r1, r3
 800f6b2:	4610      	mov	r0, r2
 800f6b4:	f7fd fac6 	bl	800cc44 <inv_set_accel_orientation_and_scale>
#endif
    /* Initialize HAL state variables. */
#ifdef COMPASS_ENABLED
    hal.sensors = ACCEL_ON | GYRO_ON | COMPASS_ON;
#else
    hal.sensors = ACCEL_ON | GYRO_ON;
 800f6b8:	4b1f      	ldr	r3, [pc, #124]	; (800f738 <MPU6050_config+0x14c>)
 800f6ba:	2203      	movs	r2, #3
 800f6bc:	705a      	strb	r2, [r3, #1]
#endif
    hal.dmp_on = 0;
 800f6be:	4b1e      	ldr	r3, [pc, #120]	; (800f738 <MPU6050_config+0x14c>)
 800f6c0:	2200      	movs	r2, #0
 800f6c2:	709a      	strb	r2, [r3, #2]
    hal.report = 0;
 800f6c4:	4b1c      	ldr	r3, [pc, #112]	; (800f738 <MPU6050_config+0x14c>)
 800f6c6:	2200      	movs	r2, #0
 800f6c8:	619a      	str	r2, [r3, #24]
    hal.rx.cmd = 0;
 800f6ca:	4b1b      	ldr	r3, [pc, #108]	; (800f738 <MPU6050_config+0x14c>)
 800f6cc:	2200      	movs	r2, #0
 800f6ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hal.next_pedo_ms = 0;
 800f6d2:	4b19      	ldr	r3, [pc, #100]	; (800f738 <MPU6050_config+0x14c>)
 800f6d4:	2200      	movs	r2, #0
 800f6d6:	60da      	str	r2, [r3, #12]
    hal.next_compass_ms = 0;
 800f6d8:	4b17      	ldr	r3, [pc, #92]	; (800f738 <MPU6050_config+0x14c>)
 800f6da:	2200      	movs	r2, #0
 800f6dc:	615a      	str	r2, [r3, #20]
    hal.next_temp_ms = 0;
 800f6de:	4b16      	ldr	r3, [pc, #88]	; (800f738 <MPU6050_config+0x14c>)
 800f6e0:	2200      	movs	r2, #0
 800f6e2:	611a      	str	r2, [r3, #16]
     * DMP_FEATURE_SEND_RAW_GYRO: Add raw gyro data to the FIFO.
     * DMP_FEATURE_SEND_CAL_GYRO: Add calibrated gyro data to the FIFO. Cannot
     * be used in combination with DMP_FEATURE_SEND_RAW_GYRO.
     */

    dmp_load_motion_driver_firmware();
 800f6e4:	f7fb fff8 	bl	800b6d8 <dmp_load_motion_driver_firmware>
    dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_pdata.orientation));
 800f6e8:	4812      	ldr	r0, [pc, #72]	; (800f734 <MPU6050_config+0x148>)
 800f6ea:	f7ff f9e4 	bl	800eab6 <inv_orientation_matrix_to_scalar>
 800f6ee:	4603      	mov	r3, r0
 800f6f0:	4618      	mov	r0, r3
 800f6f2:	f7fc f801 	bl	800b6f8 <dmp_set_orientation>
     * then the interrupts will be at 200Hz even if fifo rate
     * is set at a different rate. To avoid this issue include the DMP_FEATURE_TAP
     *
     * DMP sensor fusion works only with gyro at +-2000dps and accel +-2G
     */
    hal.dmp_features = DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT |
 800f6f6:	4b10      	ldr	r3, [pc, #64]	; (800f738 <MPU6050_config+0x14c>)
 800f6f8:	f240 1273 	movw	r2, #371	; 0x173
 800f6fc:	839a      	strh	r2, [r3, #28]
                       DMP_FEATURE_SEND_RAW_ACCEL | DMP_FEATURE_SEND_CAL_GYRO | DMP_FEATURE_GYRO_CAL;
    dmp_enable_feature(hal.dmp_features);
 800f6fe:	4b0e      	ldr	r3, [pc, #56]	; (800f738 <MPU6050_config+0x14c>)
 800f700:	8b9b      	ldrh	r3, [r3, #28]
 800f702:	4618      	mov	r0, r3
 800f704:	f7fc fb68 	bl	800bdd8 <dmp_enable_feature>
    dmp_set_fifo_rate(DEFAULT_MPU_HZ);
 800f708:	2014      	movs	r0, #20
 800f70a:	f7fc f8e7 	bl	800b8dc <dmp_set_fifo_rate>
    mpu_set_dmp_state(1);
 800f70e:	2001      	movs	r0, #1
 800f710:	f7fb feee 	bl	800b4f0 <mpu_set_dmp_state>
    hal.dmp_on = 1;
 800f714:	4b08      	ldr	r3, [pc, #32]	; (800f738 <MPU6050_config+0x14c>)
 800f716:	2201      	movs	r2, #1
 800f718:	709a      	strb	r2, [r3, #2]
    return 1;
 800f71a:	2301      	movs	r3, #1
}
 800f71c:	4618      	mov	r0, r3
 800f71e:	3710      	adds	r7, #16
 800f720:	46bd      	mov	sp, r7
 800f722:	bd80      	pop	{r7, pc}
 800f724:	08015f14 	.word	0x08015f14
 800f728:	08015f30 	.word	0x08015f30
 800f72c:	08015f40 	.word	0x08015f40
 800f730:	000f4240 	.word	0x000f4240
 800f734:	20000050 	.word	0x20000050
 800f738:	20000a38 	.word	0x20000a38

0800f73c <MPU6050_data_ready_cb>:

void MPU6050_data_ready_cb(void) //
{
 800f73c:	b480      	push	{r7}
 800f73e:	af00      	add	r7, sp, #0

    hal.new_gyro = 1;
 800f740:	4b03      	ldr	r3, [pc, #12]	; (800f750 <MPU6050_data_ready_cb+0x14>)
 800f742:	2201      	movs	r2, #1
 800f744:	711a      	strb	r2, [r3, #4]
}
 800f746:	bf00      	nop
 800f748:	46bd      	mov	sp, r7
 800f74a:	bc80      	pop	{r7}
 800f74c:	4770      	bx	lr
 800f74e:	bf00      	nop
 800f750:	20000a38 	.word	0x20000a38

0800f754 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f754:	b480      	push	{r7}
 800f756:	b085      	sub	sp, #20
 800f758:	af00      	add	r7, sp, #0
 800f75a:	6078      	str	r0, [r7, #4]
 800f75c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	685b      	ldr	r3, [r3, #4]
 800f762:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f764:	683b      	ldr	r3, [r7, #0]
 800f766:	68fa      	ldr	r2, [r7, #12]
 800f768:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f76a:	68fb      	ldr	r3, [r7, #12]
 800f76c:	689a      	ldr	r2, [r3, #8]
 800f76e:	683b      	ldr	r3, [r7, #0]
 800f770:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f772:	68fb      	ldr	r3, [r7, #12]
 800f774:	689b      	ldr	r3, [r3, #8]
 800f776:	683a      	ldr	r2, [r7, #0]
 800f778:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f77a:	68fb      	ldr	r3, [r7, #12]
 800f77c:	683a      	ldr	r2, [r7, #0]
 800f77e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800f780:	683b      	ldr	r3, [r7, #0]
 800f782:	687a      	ldr	r2, [r7, #4]
 800f784:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	681b      	ldr	r3, [r3, #0]
 800f78a:	1c5a      	adds	r2, r3, #1
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	601a      	str	r2, [r3, #0]
}
 800f790:	bf00      	nop
 800f792:	3714      	adds	r7, #20
 800f794:	46bd      	mov	sp, r7
 800f796:	bc80      	pop	{r7}
 800f798:	4770      	bx	lr

0800f79a <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f79a:	b480      	push	{r7}
 800f79c:	b085      	sub	sp, #20
 800f79e:	af00      	add	r7, sp, #0
 800f7a0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	691b      	ldr	r3, [r3, #16]
 800f7a6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	685b      	ldr	r3, [r3, #4]
 800f7ac:	687a      	ldr	r2, [r7, #4]
 800f7ae:	6892      	ldr	r2, [r2, #8]
 800f7b0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	689b      	ldr	r3, [r3, #8]
 800f7b6:	687a      	ldr	r2, [r7, #4]
 800f7b8:	6852      	ldr	r2, [r2, #4]
 800f7ba:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f7bc:	68fb      	ldr	r3, [r7, #12]
 800f7be:	685b      	ldr	r3, [r3, #4]
 800f7c0:	687a      	ldr	r2, [r7, #4]
 800f7c2:	429a      	cmp	r2, r3
 800f7c4:	d103      	bne.n	800f7ce <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	689a      	ldr	r2, [r3, #8]
 800f7ca:	68fb      	ldr	r3, [r7, #12]
 800f7cc:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	2200      	movs	r2, #0
 800f7d2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f7d4:	68fb      	ldr	r3, [r7, #12]
 800f7d6:	681b      	ldr	r3, [r3, #0]
 800f7d8:	1e5a      	subs	r2, r3, #1
 800f7da:	68fb      	ldr	r3, [r7, #12]
 800f7dc:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f7de:	68fb      	ldr	r3, [r7, #12]
 800f7e0:	681b      	ldr	r3, [r3, #0]
}
 800f7e2:	4618      	mov	r0, r3
 800f7e4:	3714      	adds	r7, #20
 800f7e6:	46bd      	mov	sp, r7
 800f7e8:	bc80      	pop	{r7}
 800f7ea:	4770      	bx	lr

0800f7ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800f7ec:	b580      	push	{r7, lr}
 800f7ee:	b086      	sub	sp, #24
 800f7f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800f7f2:	2300      	movs	r3, #0
 800f7f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f7f6:	4b51      	ldr	r3, [pc, #324]	; (800f93c <xTaskIncrementTick+0x150>)
 800f7f8:	681b      	ldr	r3, [r3, #0]
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	f040 808e 	bne.w	800f91c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800f800:	4b4f      	ldr	r3, [pc, #316]	; (800f940 <xTaskIncrementTick+0x154>)
 800f802:	681b      	ldr	r3, [r3, #0]
 800f804:	3301      	adds	r3, #1
 800f806:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800f808:	4a4d      	ldr	r2, [pc, #308]	; (800f940 <xTaskIncrementTick+0x154>)
 800f80a:	693b      	ldr	r3, [r7, #16]
 800f80c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800f80e:	693b      	ldr	r3, [r7, #16]
 800f810:	2b00      	cmp	r3, #0
 800f812:	d120      	bne.n	800f856 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800f814:	4b4b      	ldr	r3, [pc, #300]	; (800f944 <xTaskIncrementTick+0x158>)
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	681b      	ldr	r3, [r3, #0]
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d00a      	beq.n	800f834 <xTaskIncrementTick+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f81e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f822:	f383 8811 	msr	BASEPRI, r3
 800f826:	f3bf 8f6f 	isb	sy
 800f82a:	f3bf 8f4f 	dsb	sy
 800f82e:	603b      	str	r3, [r7, #0]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800f830:	bf00      	nop
 800f832:	e7fe      	b.n	800f832 <xTaskIncrementTick+0x46>
 800f834:	4b43      	ldr	r3, [pc, #268]	; (800f944 <xTaskIncrementTick+0x158>)
 800f836:	681b      	ldr	r3, [r3, #0]
 800f838:	60fb      	str	r3, [r7, #12]
 800f83a:	4b43      	ldr	r3, [pc, #268]	; (800f948 <xTaskIncrementTick+0x15c>)
 800f83c:	681b      	ldr	r3, [r3, #0]
 800f83e:	4a41      	ldr	r2, [pc, #260]	; (800f944 <xTaskIncrementTick+0x158>)
 800f840:	6013      	str	r3, [r2, #0]
 800f842:	4a41      	ldr	r2, [pc, #260]	; (800f948 <xTaskIncrementTick+0x15c>)
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	6013      	str	r3, [r2, #0]
 800f848:	4b40      	ldr	r3, [pc, #256]	; (800f94c <xTaskIncrementTick+0x160>)
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	3301      	adds	r3, #1
 800f84e:	4a3f      	ldr	r2, [pc, #252]	; (800f94c <xTaskIncrementTick+0x160>)
 800f850:	6013      	str	r3, [r2, #0]
 800f852:	f000 f8ed 	bl	800fa30 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800f856:	4b3e      	ldr	r3, [pc, #248]	; (800f950 <xTaskIncrementTick+0x164>)
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	693a      	ldr	r2, [r7, #16]
 800f85c:	429a      	cmp	r2, r3
 800f85e:	d34e      	bcc.n	800f8fe <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f860:	4b38      	ldr	r3, [pc, #224]	; (800f944 <xTaskIncrementTick+0x158>)
 800f862:	681b      	ldr	r3, [r3, #0]
 800f864:	681b      	ldr	r3, [r3, #0]
 800f866:	2b00      	cmp	r3, #0
 800f868:	d101      	bne.n	800f86e <xTaskIncrementTick+0x82>
 800f86a:	2301      	movs	r3, #1
 800f86c:	e000      	b.n	800f870 <xTaskIncrementTick+0x84>
 800f86e:	2300      	movs	r3, #0
 800f870:	2b00      	cmp	r3, #0
 800f872:	d004      	beq.n	800f87e <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f874:	4b36      	ldr	r3, [pc, #216]	; (800f950 <xTaskIncrementTick+0x164>)
 800f876:	f04f 32ff 	mov.w	r2, #4294967295
 800f87a:	601a      	str	r2, [r3, #0]
					break;
 800f87c:	e03f      	b.n	800f8fe <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800f87e:	4b31      	ldr	r3, [pc, #196]	; (800f944 <xTaskIncrementTick+0x158>)
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	68db      	ldr	r3, [r3, #12]
 800f884:	68db      	ldr	r3, [r3, #12]
 800f886:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800f888:	68bb      	ldr	r3, [r7, #8]
 800f88a:	685b      	ldr	r3, [r3, #4]
 800f88c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800f88e:	693a      	ldr	r2, [r7, #16]
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	429a      	cmp	r2, r3
 800f894:	d203      	bcs.n	800f89e <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800f896:	4a2e      	ldr	r2, [pc, #184]	; (800f950 <xTaskIncrementTick+0x164>)
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	6013      	str	r3, [r2, #0]
						break;
 800f89c:	e02f      	b.n	800f8fe <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f89e:	68bb      	ldr	r3, [r7, #8]
 800f8a0:	3304      	adds	r3, #4
 800f8a2:	4618      	mov	r0, r3
 800f8a4:	f7ff ff79 	bl	800f79a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f8a8:	68bb      	ldr	r3, [r7, #8]
 800f8aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d004      	beq.n	800f8ba <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f8b0:	68bb      	ldr	r3, [r7, #8]
 800f8b2:	3318      	adds	r3, #24
 800f8b4:	4618      	mov	r0, r3
 800f8b6:	f7ff ff70 	bl	800f79a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800f8ba:	68bb      	ldr	r3, [r7, #8]
 800f8bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f8be:	4b25      	ldr	r3, [pc, #148]	; (800f954 <xTaskIncrementTick+0x168>)
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	429a      	cmp	r2, r3
 800f8c4:	d903      	bls.n	800f8ce <xTaskIncrementTick+0xe2>
 800f8c6:	68bb      	ldr	r3, [r7, #8]
 800f8c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f8ca:	4a22      	ldr	r2, [pc, #136]	; (800f954 <xTaskIncrementTick+0x168>)
 800f8cc:	6013      	str	r3, [r2, #0]
 800f8ce:	68bb      	ldr	r3, [r7, #8]
 800f8d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f8d2:	4613      	mov	r3, r2
 800f8d4:	009b      	lsls	r3, r3, #2
 800f8d6:	4413      	add	r3, r2
 800f8d8:	009b      	lsls	r3, r3, #2
 800f8da:	4a1f      	ldr	r2, [pc, #124]	; (800f958 <xTaskIncrementTick+0x16c>)
 800f8dc:	441a      	add	r2, r3
 800f8de:	68bb      	ldr	r3, [r7, #8]
 800f8e0:	3304      	adds	r3, #4
 800f8e2:	4619      	mov	r1, r3
 800f8e4:	4610      	mov	r0, r2
 800f8e6:	f7ff ff35 	bl	800f754 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f8ea:	68bb      	ldr	r3, [r7, #8]
 800f8ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f8ee:	4b1b      	ldr	r3, [pc, #108]	; (800f95c <xTaskIncrementTick+0x170>)
 800f8f0:	681b      	ldr	r3, [r3, #0]
 800f8f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f8f4:	429a      	cmp	r2, r3
 800f8f6:	d3b3      	bcc.n	800f860 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800f8f8:	2301      	movs	r3, #1
 800f8fa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f8fc:	e7b0      	b.n	800f860 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800f8fe:	4b17      	ldr	r3, [pc, #92]	; (800f95c <xTaskIncrementTick+0x170>)
 800f900:	681b      	ldr	r3, [r3, #0]
 800f902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f904:	4914      	ldr	r1, [pc, #80]	; (800f958 <xTaskIncrementTick+0x16c>)
 800f906:	4613      	mov	r3, r2
 800f908:	009b      	lsls	r3, r3, #2
 800f90a:	4413      	add	r3, r2
 800f90c:	009b      	lsls	r3, r3, #2
 800f90e:	440b      	add	r3, r1
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	2b01      	cmp	r3, #1
 800f914:	d907      	bls.n	800f926 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800f916:	2301      	movs	r3, #1
 800f918:	617b      	str	r3, [r7, #20]
 800f91a:	e004      	b.n	800f926 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800f91c:	4b10      	ldr	r3, [pc, #64]	; (800f960 <xTaskIncrementTick+0x174>)
 800f91e:	681b      	ldr	r3, [r3, #0]
 800f920:	3301      	adds	r3, #1
 800f922:	4a0f      	ldr	r2, [pc, #60]	; (800f960 <xTaskIncrementTick+0x174>)
 800f924:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800f926:	4b0f      	ldr	r3, [pc, #60]	; (800f964 <xTaskIncrementTick+0x178>)
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d001      	beq.n	800f932 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 800f92e:	2301      	movs	r3, #1
 800f930:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800f932:	697b      	ldr	r3, [r7, #20]
}
 800f934:	4618      	mov	r0, r3
 800f936:	3718      	adds	r7, #24
 800f938:	46bd      	mov	sp, r7
 800f93a:	bd80      	pop	{r7, pc}
 800f93c:	20000ee0 	.word	0x20000ee0
 800f940:	20000ec8 	.word	0x20000ec8
 800f944:	20000ec0 	.word	0x20000ec0
 800f948:	20000ec4 	.word	0x20000ec4
 800f94c:	20000ed8 	.word	0x20000ed8
 800f950:	20000edc 	.word	0x20000edc
 800f954:	20000ecc 	.word	0x20000ecc
 800f958:	20000a60 	.word	0x20000a60
 800f95c:	20000a5c 	.word	0x20000a5c
 800f960:	20000ed0 	.word	0x20000ed0
 800f964:	20000ed4 	.word	0x20000ed4

0800f968 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800f968:	b480      	push	{r7}
 800f96a:	b085      	sub	sp, #20
 800f96c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800f96e:	4b2a      	ldr	r3, [pc, #168]	; (800fa18 <vTaskSwitchContext+0xb0>)
 800f970:	681b      	ldr	r3, [r3, #0]
 800f972:	2b00      	cmp	r3, #0
 800f974:	d003      	beq.n	800f97e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800f976:	4b29      	ldr	r3, [pc, #164]	; (800fa1c <vTaskSwitchContext+0xb4>)
 800f978:	2201      	movs	r2, #1
 800f97a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800f97c:	e046      	b.n	800fa0c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800f97e:	4b27      	ldr	r3, [pc, #156]	; (800fa1c <vTaskSwitchContext+0xb4>)
 800f980:	2200      	movs	r2, #0
 800f982:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800f984:	4b26      	ldr	r3, [pc, #152]	; (800fa20 <vTaskSwitchContext+0xb8>)
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	60fb      	str	r3, [r7, #12]
 800f98a:	e010      	b.n	800f9ae <vTaskSwitchContext+0x46>
 800f98c:	68fb      	ldr	r3, [r7, #12]
 800f98e:	2b00      	cmp	r3, #0
 800f990:	d10a      	bne.n	800f9a8 <vTaskSwitchContext+0x40>
	__asm volatile
 800f992:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f996:	f383 8811 	msr	BASEPRI, r3
 800f99a:	f3bf 8f6f 	isb	sy
 800f99e:	f3bf 8f4f 	dsb	sy
 800f9a2:	607b      	str	r3, [r7, #4]
}
 800f9a4:	bf00      	nop
 800f9a6:	e7fe      	b.n	800f9a6 <vTaskSwitchContext+0x3e>
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	3b01      	subs	r3, #1
 800f9ac:	60fb      	str	r3, [r7, #12]
 800f9ae:	491d      	ldr	r1, [pc, #116]	; (800fa24 <vTaskSwitchContext+0xbc>)
 800f9b0:	68fa      	ldr	r2, [r7, #12]
 800f9b2:	4613      	mov	r3, r2
 800f9b4:	009b      	lsls	r3, r3, #2
 800f9b6:	4413      	add	r3, r2
 800f9b8:	009b      	lsls	r3, r3, #2
 800f9ba:	440b      	add	r3, r1
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d0e4      	beq.n	800f98c <vTaskSwitchContext+0x24>
 800f9c2:	68fa      	ldr	r2, [r7, #12]
 800f9c4:	4613      	mov	r3, r2
 800f9c6:	009b      	lsls	r3, r3, #2
 800f9c8:	4413      	add	r3, r2
 800f9ca:	009b      	lsls	r3, r3, #2
 800f9cc:	4a15      	ldr	r2, [pc, #84]	; (800fa24 <vTaskSwitchContext+0xbc>)
 800f9ce:	4413      	add	r3, r2
 800f9d0:	60bb      	str	r3, [r7, #8]
 800f9d2:	68bb      	ldr	r3, [r7, #8]
 800f9d4:	685b      	ldr	r3, [r3, #4]
 800f9d6:	685a      	ldr	r2, [r3, #4]
 800f9d8:	68bb      	ldr	r3, [r7, #8]
 800f9da:	605a      	str	r2, [r3, #4]
 800f9dc:	68bb      	ldr	r3, [r7, #8]
 800f9de:	685a      	ldr	r2, [r3, #4]
 800f9e0:	68bb      	ldr	r3, [r7, #8]
 800f9e2:	3308      	adds	r3, #8
 800f9e4:	429a      	cmp	r2, r3
 800f9e6:	d104      	bne.n	800f9f2 <vTaskSwitchContext+0x8a>
 800f9e8:	68bb      	ldr	r3, [r7, #8]
 800f9ea:	685b      	ldr	r3, [r3, #4]
 800f9ec:	685a      	ldr	r2, [r3, #4]
 800f9ee:	68bb      	ldr	r3, [r7, #8]
 800f9f0:	605a      	str	r2, [r3, #4]
 800f9f2:	68bb      	ldr	r3, [r7, #8]
 800f9f4:	685b      	ldr	r3, [r3, #4]
 800f9f6:	68db      	ldr	r3, [r3, #12]
 800f9f8:	4a0b      	ldr	r2, [pc, #44]	; (800fa28 <vTaskSwitchContext+0xc0>)
 800f9fa:	6013      	str	r3, [r2, #0]
 800f9fc:	4a08      	ldr	r2, [pc, #32]	; (800fa20 <vTaskSwitchContext+0xb8>)
 800f9fe:	68fb      	ldr	r3, [r7, #12]
 800fa00:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800fa02:	4b09      	ldr	r3, [pc, #36]	; (800fa28 <vTaskSwitchContext+0xc0>)
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	3354      	adds	r3, #84	; 0x54
 800fa08:	4a08      	ldr	r2, [pc, #32]	; (800fa2c <vTaskSwitchContext+0xc4>)
 800fa0a:	6013      	str	r3, [r2, #0]
}
 800fa0c:	bf00      	nop
 800fa0e:	3714      	adds	r7, #20
 800fa10:	46bd      	mov	sp, r7
 800fa12:	bc80      	pop	{r7}
 800fa14:	4770      	bx	lr
 800fa16:	bf00      	nop
 800fa18:	20000ee0 	.word	0x20000ee0
 800fa1c:	20000ed4 	.word	0x20000ed4
 800fa20:	20000ecc 	.word	0x20000ecc
 800fa24:	20000a60 	.word	0x20000a60
 800fa28:	20000a5c 	.word	0x20000a5c
 800fa2c:	2000005c 	.word	0x2000005c

0800fa30 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800fa30:	b480      	push	{r7}
 800fa32:	b083      	sub	sp, #12
 800fa34:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fa36:	4b0e      	ldr	r3, [pc, #56]	; (800fa70 <prvResetNextTaskUnblockTime+0x40>)
 800fa38:	681b      	ldr	r3, [r3, #0]
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d101      	bne.n	800fa44 <prvResetNextTaskUnblockTime+0x14>
 800fa40:	2301      	movs	r3, #1
 800fa42:	e000      	b.n	800fa46 <prvResetNextTaskUnblockTime+0x16>
 800fa44:	2300      	movs	r3, #0
 800fa46:	2b00      	cmp	r3, #0
 800fa48:	d004      	beq.n	800fa54 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800fa4a:	4b0a      	ldr	r3, [pc, #40]	; (800fa74 <prvResetNextTaskUnblockTime+0x44>)
 800fa4c:	f04f 32ff 	mov.w	r2, #4294967295
 800fa50:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800fa52:	e008      	b.n	800fa66 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800fa54:	4b06      	ldr	r3, [pc, #24]	; (800fa70 <prvResetNextTaskUnblockTime+0x40>)
 800fa56:	681b      	ldr	r3, [r3, #0]
 800fa58:	68db      	ldr	r3, [r3, #12]
 800fa5a:	68db      	ldr	r3, [r3, #12]
 800fa5c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	685b      	ldr	r3, [r3, #4]
 800fa62:	4a04      	ldr	r2, [pc, #16]	; (800fa74 <prvResetNextTaskUnblockTime+0x44>)
 800fa64:	6013      	str	r3, [r2, #0]
}
 800fa66:	bf00      	nop
 800fa68:	370c      	adds	r7, #12
 800fa6a:	46bd      	mov	sp, r7
 800fa6c:	bc80      	pop	{r7}
 800fa6e:	4770      	bx	lr
 800fa70:	20000ec0 	.word	0x20000ec0
 800fa74:	20000edc 	.word	0x20000edc
	...

0800fa80 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800fa80:	4b07      	ldr	r3, [pc, #28]	; (800faa0 <pxCurrentTCBConst2>)
 800fa82:	6819      	ldr	r1, [r3, #0]
 800fa84:	6808      	ldr	r0, [r1, #0]
 800fa86:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800fa8a:	f380 8809 	msr	PSP, r0
 800fa8e:	f3bf 8f6f 	isb	sy
 800fa92:	f04f 0000 	mov.w	r0, #0
 800fa96:	f380 8811 	msr	BASEPRI, r0
 800fa9a:	f04e 0e0d 	orr.w	lr, lr, #13
 800fa9e:	4770      	bx	lr

0800faa0 <pxCurrentTCBConst2>:
 800faa0:	20000a5c 	.word	0x20000a5c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800faa4:	bf00      	nop
 800faa6:	bf00      	nop
	...

0800fab0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800fab0:	f3ef 8009 	mrs	r0, PSP
 800fab4:	f3bf 8f6f 	isb	sy
 800fab8:	4b0d      	ldr	r3, [pc, #52]	; (800faf0 <pxCurrentTCBConst>)
 800faba:	681a      	ldr	r2, [r3, #0]
 800fabc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800fac0:	6010      	str	r0, [r2, #0]
 800fac2:	e92d 4008 	stmdb	sp!, {r3, lr}
 800fac6:	f04f 0050 	mov.w	r0, #80	; 0x50
 800faca:	f380 8811 	msr	BASEPRI, r0
 800face:	f7ff ff4b 	bl	800f968 <vTaskSwitchContext>
 800fad2:	f04f 0000 	mov.w	r0, #0
 800fad6:	f380 8811 	msr	BASEPRI, r0
 800fada:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800fade:	6819      	ldr	r1, [r3, #0]
 800fae0:	6808      	ldr	r0, [r1, #0]
 800fae2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800fae6:	f380 8809 	msr	PSP, r0
 800faea:	f3bf 8f6f 	isb	sy
 800faee:	4770      	bx	lr

0800faf0 <pxCurrentTCBConst>:
 800faf0:	20000a5c 	.word	0x20000a5c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800faf4:	bf00      	nop
 800faf6:	bf00      	nop

0800faf8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800faf8:	b580      	push	{r7, lr}
 800fafa:	b082      	sub	sp, #8
 800fafc:	af00      	add	r7, sp, #0
	__asm volatile
 800fafe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb02:	f383 8811 	msr	BASEPRI, r3
 800fb06:	f3bf 8f6f 	isb	sy
 800fb0a:	f3bf 8f4f 	dsb	sy
 800fb0e:	607b      	str	r3, [r7, #4]
}
 800fb10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800fb12:	f7ff fe6b 	bl	800f7ec <xTaskIncrementTick>
 800fb16:	4603      	mov	r3, r0
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d003      	beq.n	800fb24 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800fb1c:	4b06      	ldr	r3, [pc, #24]	; (800fb38 <SysTick_Handler+0x40>)
 800fb1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fb22:	601a      	str	r2, [r3, #0]
 800fb24:	2300      	movs	r3, #0
 800fb26:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800fb28:	683b      	ldr	r3, [r7, #0]
 800fb2a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800fb2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800fb30:	bf00      	nop
 800fb32:	3708      	adds	r7, #8
 800fb34:	46bd      	mov	sp, r7
 800fb36:	bd80      	pop	{r7, pc}
 800fb38:	e000ed04 	.word	0xe000ed04

0800fb3c <__errno>:
 800fb3c:	4b01      	ldr	r3, [pc, #4]	; (800fb44 <__errno+0x8>)
 800fb3e:	6818      	ldr	r0, [r3, #0]
 800fb40:	4770      	bx	lr
 800fb42:	bf00      	nop
 800fb44:	2000005c 	.word	0x2000005c

0800fb48 <std>:
 800fb48:	2300      	movs	r3, #0
 800fb4a:	b510      	push	{r4, lr}
 800fb4c:	4604      	mov	r4, r0
 800fb4e:	e9c0 3300 	strd	r3, r3, [r0]
 800fb52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fb56:	6083      	str	r3, [r0, #8]
 800fb58:	8181      	strh	r1, [r0, #12]
 800fb5a:	6643      	str	r3, [r0, #100]	; 0x64
 800fb5c:	81c2      	strh	r2, [r0, #14]
 800fb5e:	6183      	str	r3, [r0, #24]
 800fb60:	4619      	mov	r1, r3
 800fb62:	2208      	movs	r2, #8
 800fb64:	305c      	adds	r0, #92	; 0x5c
 800fb66:	f000 f942 	bl	800fdee <memset>
 800fb6a:	4b05      	ldr	r3, [pc, #20]	; (800fb80 <std+0x38>)
 800fb6c:	6224      	str	r4, [r4, #32]
 800fb6e:	6263      	str	r3, [r4, #36]	; 0x24
 800fb70:	4b04      	ldr	r3, [pc, #16]	; (800fb84 <std+0x3c>)
 800fb72:	62a3      	str	r3, [r4, #40]	; 0x28
 800fb74:	4b04      	ldr	r3, [pc, #16]	; (800fb88 <std+0x40>)
 800fb76:	62e3      	str	r3, [r4, #44]	; 0x2c
 800fb78:	4b04      	ldr	r3, [pc, #16]	; (800fb8c <std+0x44>)
 800fb7a:	6323      	str	r3, [r4, #48]	; 0x30
 800fb7c:	bd10      	pop	{r4, pc}
 800fb7e:	bf00      	nop
 800fb80:	08010d1d 	.word	0x08010d1d
 800fb84:	08010d3f 	.word	0x08010d3f
 800fb88:	08010d77 	.word	0x08010d77
 800fb8c:	08010d9b 	.word	0x08010d9b

0800fb90 <_cleanup_r>:
 800fb90:	4901      	ldr	r1, [pc, #4]	; (800fb98 <_cleanup_r+0x8>)
 800fb92:	f000 b8af 	b.w	800fcf4 <_fwalk_reent>
 800fb96:	bf00      	nop
 800fb98:	08012ab9 	.word	0x08012ab9

0800fb9c <__sfmoreglue>:
 800fb9c:	b570      	push	{r4, r5, r6, lr}
 800fb9e:	2568      	movs	r5, #104	; 0x68
 800fba0:	1e4a      	subs	r2, r1, #1
 800fba2:	4355      	muls	r5, r2
 800fba4:	460e      	mov	r6, r1
 800fba6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800fbaa:	f000 f929 	bl	800fe00 <_malloc_r>
 800fbae:	4604      	mov	r4, r0
 800fbb0:	b140      	cbz	r0, 800fbc4 <__sfmoreglue+0x28>
 800fbb2:	2100      	movs	r1, #0
 800fbb4:	e9c0 1600 	strd	r1, r6, [r0]
 800fbb8:	300c      	adds	r0, #12
 800fbba:	60a0      	str	r0, [r4, #8]
 800fbbc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fbc0:	f000 f915 	bl	800fdee <memset>
 800fbc4:	4620      	mov	r0, r4
 800fbc6:	bd70      	pop	{r4, r5, r6, pc}

0800fbc8 <__sfp_lock_acquire>:
 800fbc8:	4801      	ldr	r0, [pc, #4]	; (800fbd0 <__sfp_lock_acquire+0x8>)
 800fbca:	f000 b8d8 	b.w	800fd7e <__retarget_lock_acquire_recursive>
 800fbce:	bf00      	nop
 800fbd0:	20001590 	.word	0x20001590

0800fbd4 <__sfp_lock_release>:
 800fbd4:	4801      	ldr	r0, [pc, #4]	; (800fbdc <__sfp_lock_release+0x8>)
 800fbd6:	f000 b8d3 	b.w	800fd80 <__retarget_lock_release_recursive>
 800fbda:	bf00      	nop
 800fbdc:	20001590 	.word	0x20001590

0800fbe0 <__sinit_lock_acquire>:
 800fbe0:	4801      	ldr	r0, [pc, #4]	; (800fbe8 <__sinit_lock_acquire+0x8>)
 800fbe2:	f000 b8cc 	b.w	800fd7e <__retarget_lock_acquire_recursive>
 800fbe6:	bf00      	nop
 800fbe8:	2000158b 	.word	0x2000158b

0800fbec <__sinit_lock_release>:
 800fbec:	4801      	ldr	r0, [pc, #4]	; (800fbf4 <__sinit_lock_release+0x8>)
 800fbee:	f000 b8c7 	b.w	800fd80 <__retarget_lock_release_recursive>
 800fbf2:	bf00      	nop
 800fbf4:	2000158b 	.word	0x2000158b

0800fbf8 <__sinit>:
 800fbf8:	b510      	push	{r4, lr}
 800fbfa:	4604      	mov	r4, r0
 800fbfc:	f7ff fff0 	bl	800fbe0 <__sinit_lock_acquire>
 800fc00:	69a3      	ldr	r3, [r4, #24]
 800fc02:	b11b      	cbz	r3, 800fc0c <__sinit+0x14>
 800fc04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fc08:	f7ff bff0 	b.w	800fbec <__sinit_lock_release>
 800fc0c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800fc10:	6523      	str	r3, [r4, #80]	; 0x50
 800fc12:	4b13      	ldr	r3, [pc, #76]	; (800fc60 <__sinit+0x68>)
 800fc14:	4a13      	ldr	r2, [pc, #76]	; (800fc64 <__sinit+0x6c>)
 800fc16:	681b      	ldr	r3, [r3, #0]
 800fc18:	62a2      	str	r2, [r4, #40]	; 0x28
 800fc1a:	42a3      	cmp	r3, r4
 800fc1c:	bf08      	it	eq
 800fc1e:	2301      	moveq	r3, #1
 800fc20:	4620      	mov	r0, r4
 800fc22:	bf08      	it	eq
 800fc24:	61a3      	streq	r3, [r4, #24]
 800fc26:	f000 f81f 	bl	800fc68 <__sfp>
 800fc2a:	6060      	str	r0, [r4, #4]
 800fc2c:	4620      	mov	r0, r4
 800fc2e:	f000 f81b 	bl	800fc68 <__sfp>
 800fc32:	60a0      	str	r0, [r4, #8]
 800fc34:	4620      	mov	r0, r4
 800fc36:	f000 f817 	bl	800fc68 <__sfp>
 800fc3a:	2200      	movs	r2, #0
 800fc3c:	2104      	movs	r1, #4
 800fc3e:	60e0      	str	r0, [r4, #12]
 800fc40:	6860      	ldr	r0, [r4, #4]
 800fc42:	f7ff ff81 	bl	800fb48 <std>
 800fc46:	2201      	movs	r2, #1
 800fc48:	2109      	movs	r1, #9
 800fc4a:	68a0      	ldr	r0, [r4, #8]
 800fc4c:	f7ff ff7c 	bl	800fb48 <std>
 800fc50:	2202      	movs	r2, #2
 800fc52:	2112      	movs	r1, #18
 800fc54:	68e0      	ldr	r0, [r4, #12]
 800fc56:	f7ff ff77 	bl	800fb48 <std>
 800fc5a:	2301      	movs	r3, #1
 800fc5c:	61a3      	str	r3, [r4, #24]
 800fc5e:	e7d1      	b.n	800fc04 <__sinit+0xc>
 800fc60:	08016c4c 	.word	0x08016c4c
 800fc64:	0800fb91 	.word	0x0800fb91

0800fc68 <__sfp>:
 800fc68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc6a:	4607      	mov	r7, r0
 800fc6c:	f7ff ffac 	bl	800fbc8 <__sfp_lock_acquire>
 800fc70:	4b1e      	ldr	r3, [pc, #120]	; (800fcec <__sfp+0x84>)
 800fc72:	681e      	ldr	r6, [r3, #0]
 800fc74:	69b3      	ldr	r3, [r6, #24]
 800fc76:	b913      	cbnz	r3, 800fc7e <__sfp+0x16>
 800fc78:	4630      	mov	r0, r6
 800fc7a:	f7ff ffbd 	bl	800fbf8 <__sinit>
 800fc7e:	3648      	adds	r6, #72	; 0x48
 800fc80:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800fc84:	3b01      	subs	r3, #1
 800fc86:	d503      	bpl.n	800fc90 <__sfp+0x28>
 800fc88:	6833      	ldr	r3, [r6, #0]
 800fc8a:	b30b      	cbz	r3, 800fcd0 <__sfp+0x68>
 800fc8c:	6836      	ldr	r6, [r6, #0]
 800fc8e:	e7f7      	b.n	800fc80 <__sfp+0x18>
 800fc90:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800fc94:	b9d5      	cbnz	r5, 800fccc <__sfp+0x64>
 800fc96:	4b16      	ldr	r3, [pc, #88]	; (800fcf0 <__sfp+0x88>)
 800fc98:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800fc9c:	60e3      	str	r3, [r4, #12]
 800fc9e:	6665      	str	r5, [r4, #100]	; 0x64
 800fca0:	f000 f86c 	bl	800fd7c <__retarget_lock_init_recursive>
 800fca4:	f7ff ff96 	bl	800fbd4 <__sfp_lock_release>
 800fca8:	2208      	movs	r2, #8
 800fcaa:	4629      	mov	r1, r5
 800fcac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800fcb0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800fcb4:	6025      	str	r5, [r4, #0]
 800fcb6:	61a5      	str	r5, [r4, #24]
 800fcb8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fcbc:	f000 f897 	bl	800fdee <memset>
 800fcc0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800fcc4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800fcc8:	4620      	mov	r0, r4
 800fcca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fccc:	3468      	adds	r4, #104	; 0x68
 800fcce:	e7d9      	b.n	800fc84 <__sfp+0x1c>
 800fcd0:	2104      	movs	r1, #4
 800fcd2:	4638      	mov	r0, r7
 800fcd4:	f7ff ff62 	bl	800fb9c <__sfmoreglue>
 800fcd8:	4604      	mov	r4, r0
 800fcda:	6030      	str	r0, [r6, #0]
 800fcdc:	2800      	cmp	r0, #0
 800fcde:	d1d5      	bne.n	800fc8c <__sfp+0x24>
 800fce0:	f7ff ff78 	bl	800fbd4 <__sfp_lock_release>
 800fce4:	230c      	movs	r3, #12
 800fce6:	603b      	str	r3, [r7, #0]
 800fce8:	e7ee      	b.n	800fcc8 <__sfp+0x60>
 800fcea:	bf00      	nop
 800fcec:	08016c4c 	.word	0x08016c4c
 800fcf0:	ffff0001 	.word	0xffff0001

0800fcf4 <_fwalk_reent>:
 800fcf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fcf8:	4606      	mov	r6, r0
 800fcfa:	4688      	mov	r8, r1
 800fcfc:	2700      	movs	r7, #0
 800fcfe:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fd02:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fd06:	f1b9 0901 	subs.w	r9, r9, #1
 800fd0a:	d505      	bpl.n	800fd18 <_fwalk_reent+0x24>
 800fd0c:	6824      	ldr	r4, [r4, #0]
 800fd0e:	2c00      	cmp	r4, #0
 800fd10:	d1f7      	bne.n	800fd02 <_fwalk_reent+0xe>
 800fd12:	4638      	mov	r0, r7
 800fd14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fd18:	89ab      	ldrh	r3, [r5, #12]
 800fd1a:	2b01      	cmp	r3, #1
 800fd1c:	d907      	bls.n	800fd2e <_fwalk_reent+0x3a>
 800fd1e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fd22:	3301      	adds	r3, #1
 800fd24:	d003      	beq.n	800fd2e <_fwalk_reent+0x3a>
 800fd26:	4629      	mov	r1, r5
 800fd28:	4630      	mov	r0, r6
 800fd2a:	47c0      	blx	r8
 800fd2c:	4307      	orrs	r7, r0
 800fd2e:	3568      	adds	r5, #104	; 0x68
 800fd30:	e7e9      	b.n	800fd06 <_fwalk_reent+0x12>
	...

0800fd34 <__libc_init_array>:
 800fd34:	b570      	push	{r4, r5, r6, lr}
 800fd36:	2600      	movs	r6, #0
 800fd38:	4d0c      	ldr	r5, [pc, #48]	; (800fd6c <__libc_init_array+0x38>)
 800fd3a:	4c0d      	ldr	r4, [pc, #52]	; (800fd70 <__libc_init_array+0x3c>)
 800fd3c:	1b64      	subs	r4, r4, r5
 800fd3e:	10a4      	asrs	r4, r4, #2
 800fd40:	42a6      	cmp	r6, r4
 800fd42:	d109      	bne.n	800fd58 <__libc_init_array+0x24>
 800fd44:	f005 fed2 	bl	8015aec <_init>
 800fd48:	2600      	movs	r6, #0
 800fd4a:	4d0a      	ldr	r5, [pc, #40]	; (800fd74 <__libc_init_array+0x40>)
 800fd4c:	4c0a      	ldr	r4, [pc, #40]	; (800fd78 <__libc_init_array+0x44>)
 800fd4e:	1b64      	subs	r4, r4, r5
 800fd50:	10a4      	asrs	r4, r4, #2
 800fd52:	42a6      	cmp	r6, r4
 800fd54:	d105      	bne.n	800fd62 <__libc_init_array+0x2e>
 800fd56:	bd70      	pop	{r4, r5, r6, pc}
 800fd58:	f855 3b04 	ldr.w	r3, [r5], #4
 800fd5c:	4798      	blx	r3
 800fd5e:	3601      	adds	r6, #1
 800fd60:	e7ee      	b.n	800fd40 <__libc_init_array+0xc>
 800fd62:	f855 3b04 	ldr.w	r3, [r5], #4
 800fd66:	4798      	blx	r3
 800fd68:	3601      	adds	r6, #1
 800fd6a:	e7f2      	b.n	800fd52 <__libc_init_array+0x1e>
 800fd6c:	080174b4 	.word	0x080174b4
 800fd70:	080174b4 	.word	0x080174b4
 800fd74:	080174b4 	.word	0x080174b4
 800fd78:	080174b8 	.word	0x080174b8

0800fd7c <__retarget_lock_init_recursive>:
 800fd7c:	4770      	bx	lr

0800fd7e <__retarget_lock_acquire_recursive>:
 800fd7e:	4770      	bx	lr

0800fd80 <__retarget_lock_release_recursive>:
 800fd80:	4770      	bx	lr

0800fd82 <memcmp>:
 800fd82:	b530      	push	{r4, r5, lr}
 800fd84:	2400      	movs	r4, #0
 800fd86:	3901      	subs	r1, #1
 800fd88:	42a2      	cmp	r2, r4
 800fd8a:	d101      	bne.n	800fd90 <memcmp+0xe>
 800fd8c:	2000      	movs	r0, #0
 800fd8e:	e005      	b.n	800fd9c <memcmp+0x1a>
 800fd90:	5d03      	ldrb	r3, [r0, r4]
 800fd92:	3401      	adds	r4, #1
 800fd94:	5d0d      	ldrb	r5, [r1, r4]
 800fd96:	42ab      	cmp	r3, r5
 800fd98:	d0f6      	beq.n	800fd88 <memcmp+0x6>
 800fd9a:	1b58      	subs	r0, r3, r5
 800fd9c:	bd30      	pop	{r4, r5, pc}

0800fd9e <memcpy>:
 800fd9e:	440a      	add	r2, r1
 800fda0:	4291      	cmp	r1, r2
 800fda2:	f100 33ff 	add.w	r3, r0, #4294967295
 800fda6:	d100      	bne.n	800fdaa <memcpy+0xc>
 800fda8:	4770      	bx	lr
 800fdaa:	b510      	push	{r4, lr}
 800fdac:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fdb0:	4291      	cmp	r1, r2
 800fdb2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fdb6:	d1f9      	bne.n	800fdac <memcpy+0xe>
 800fdb8:	bd10      	pop	{r4, pc}

0800fdba <memmove>:
 800fdba:	4288      	cmp	r0, r1
 800fdbc:	b510      	push	{r4, lr}
 800fdbe:	eb01 0402 	add.w	r4, r1, r2
 800fdc2:	d902      	bls.n	800fdca <memmove+0x10>
 800fdc4:	4284      	cmp	r4, r0
 800fdc6:	4623      	mov	r3, r4
 800fdc8:	d807      	bhi.n	800fdda <memmove+0x20>
 800fdca:	1e43      	subs	r3, r0, #1
 800fdcc:	42a1      	cmp	r1, r4
 800fdce:	d008      	beq.n	800fde2 <memmove+0x28>
 800fdd0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fdd4:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fdd8:	e7f8      	b.n	800fdcc <memmove+0x12>
 800fdda:	4601      	mov	r1, r0
 800fddc:	4402      	add	r2, r0
 800fdde:	428a      	cmp	r2, r1
 800fde0:	d100      	bne.n	800fde4 <memmove+0x2a>
 800fde2:	bd10      	pop	{r4, pc}
 800fde4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fde8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fdec:	e7f7      	b.n	800fdde <memmove+0x24>

0800fdee <memset>:
 800fdee:	4603      	mov	r3, r0
 800fdf0:	4402      	add	r2, r0
 800fdf2:	4293      	cmp	r3, r2
 800fdf4:	d100      	bne.n	800fdf8 <memset+0xa>
 800fdf6:	4770      	bx	lr
 800fdf8:	f803 1b01 	strb.w	r1, [r3], #1
 800fdfc:	e7f9      	b.n	800fdf2 <memset+0x4>
	...

0800fe00 <_malloc_r>:
 800fe00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe02:	1ccd      	adds	r5, r1, #3
 800fe04:	f025 0503 	bic.w	r5, r5, #3
 800fe08:	3508      	adds	r5, #8
 800fe0a:	2d0c      	cmp	r5, #12
 800fe0c:	bf38      	it	cc
 800fe0e:	250c      	movcc	r5, #12
 800fe10:	2d00      	cmp	r5, #0
 800fe12:	4606      	mov	r6, r0
 800fe14:	db01      	blt.n	800fe1a <_malloc_r+0x1a>
 800fe16:	42a9      	cmp	r1, r5
 800fe18:	d903      	bls.n	800fe22 <_malloc_r+0x22>
 800fe1a:	230c      	movs	r3, #12
 800fe1c:	6033      	str	r3, [r6, #0]
 800fe1e:	2000      	movs	r0, #0
 800fe20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe22:	f003 fa8d 	bl	8013340 <__malloc_lock>
 800fe26:	4921      	ldr	r1, [pc, #132]	; (800feac <_malloc_r+0xac>)
 800fe28:	680a      	ldr	r2, [r1, #0]
 800fe2a:	4614      	mov	r4, r2
 800fe2c:	b99c      	cbnz	r4, 800fe56 <_malloc_r+0x56>
 800fe2e:	4f20      	ldr	r7, [pc, #128]	; (800feb0 <_malloc_r+0xb0>)
 800fe30:	683b      	ldr	r3, [r7, #0]
 800fe32:	b923      	cbnz	r3, 800fe3e <_malloc_r+0x3e>
 800fe34:	4621      	mov	r1, r4
 800fe36:	4630      	mov	r0, r6
 800fe38:	f000 ff3c 	bl	8010cb4 <_sbrk_r>
 800fe3c:	6038      	str	r0, [r7, #0]
 800fe3e:	4629      	mov	r1, r5
 800fe40:	4630      	mov	r0, r6
 800fe42:	f000 ff37 	bl	8010cb4 <_sbrk_r>
 800fe46:	1c43      	adds	r3, r0, #1
 800fe48:	d123      	bne.n	800fe92 <_malloc_r+0x92>
 800fe4a:	230c      	movs	r3, #12
 800fe4c:	4630      	mov	r0, r6
 800fe4e:	6033      	str	r3, [r6, #0]
 800fe50:	f003 fa7c 	bl	801334c <__malloc_unlock>
 800fe54:	e7e3      	b.n	800fe1e <_malloc_r+0x1e>
 800fe56:	6823      	ldr	r3, [r4, #0]
 800fe58:	1b5b      	subs	r3, r3, r5
 800fe5a:	d417      	bmi.n	800fe8c <_malloc_r+0x8c>
 800fe5c:	2b0b      	cmp	r3, #11
 800fe5e:	d903      	bls.n	800fe68 <_malloc_r+0x68>
 800fe60:	6023      	str	r3, [r4, #0]
 800fe62:	441c      	add	r4, r3
 800fe64:	6025      	str	r5, [r4, #0]
 800fe66:	e004      	b.n	800fe72 <_malloc_r+0x72>
 800fe68:	6863      	ldr	r3, [r4, #4]
 800fe6a:	42a2      	cmp	r2, r4
 800fe6c:	bf0c      	ite	eq
 800fe6e:	600b      	streq	r3, [r1, #0]
 800fe70:	6053      	strne	r3, [r2, #4]
 800fe72:	4630      	mov	r0, r6
 800fe74:	f003 fa6a 	bl	801334c <__malloc_unlock>
 800fe78:	f104 000b 	add.w	r0, r4, #11
 800fe7c:	1d23      	adds	r3, r4, #4
 800fe7e:	f020 0007 	bic.w	r0, r0, #7
 800fe82:	1ac2      	subs	r2, r0, r3
 800fe84:	d0cc      	beq.n	800fe20 <_malloc_r+0x20>
 800fe86:	1a1b      	subs	r3, r3, r0
 800fe88:	50a3      	str	r3, [r4, r2]
 800fe8a:	e7c9      	b.n	800fe20 <_malloc_r+0x20>
 800fe8c:	4622      	mov	r2, r4
 800fe8e:	6864      	ldr	r4, [r4, #4]
 800fe90:	e7cc      	b.n	800fe2c <_malloc_r+0x2c>
 800fe92:	1cc4      	adds	r4, r0, #3
 800fe94:	f024 0403 	bic.w	r4, r4, #3
 800fe98:	42a0      	cmp	r0, r4
 800fe9a:	d0e3      	beq.n	800fe64 <_malloc_r+0x64>
 800fe9c:	1a21      	subs	r1, r4, r0
 800fe9e:	4630      	mov	r0, r6
 800fea0:	f000 ff08 	bl	8010cb4 <_sbrk_r>
 800fea4:	3001      	adds	r0, #1
 800fea6:	d1dd      	bne.n	800fe64 <_malloc_r+0x64>
 800fea8:	e7cf      	b.n	800fe4a <_malloc_r+0x4a>
 800feaa:	bf00      	nop
 800feac:	20000ee4 	.word	0x20000ee4
 800feb0:	20000ee8 	.word	0x20000ee8

0800feb4 <__cvt>:
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800feba:	461f      	mov	r7, r3
 800febc:	bfbb      	ittet	lt
 800febe:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800fec2:	461f      	movlt	r7, r3
 800fec4:	2300      	movge	r3, #0
 800fec6:	232d      	movlt	r3, #45	; 0x2d
 800fec8:	b088      	sub	sp, #32
 800feca:	4614      	mov	r4, r2
 800fecc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fece:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800fed0:	7013      	strb	r3, [r2, #0]
 800fed2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fed4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800fed8:	f023 0820 	bic.w	r8, r3, #32
 800fedc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800fee0:	d005      	beq.n	800feee <__cvt+0x3a>
 800fee2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800fee6:	d100      	bne.n	800feea <__cvt+0x36>
 800fee8:	3501      	adds	r5, #1
 800feea:	2302      	movs	r3, #2
 800feec:	e000      	b.n	800fef0 <__cvt+0x3c>
 800feee:	2303      	movs	r3, #3
 800fef0:	aa07      	add	r2, sp, #28
 800fef2:	9204      	str	r2, [sp, #16]
 800fef4:	aa06      	add	r2, sp, #24
 800fef6:	e9cd a202 	strd	sl, r2, [sp, #8]
 800fefa:	e9cd 3500 	strd	r3, r5, [sp]
 800fefe:	4622      	mov	r2, r4
 800ff00:	463b      	mov	r3, r7
 800ff02:	f001 ff65 	bl	8011dd0 <_dtoa_r>
 800ff06:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ff0a:	4606      	mov	r6, r0
 800ff0c:	d102      	bne.n	800ff14 <__cvt+0x60>
 800ff0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ff10:	07db      	lsls	r3, r3, #31
 800ff12:	d522      	bpl.n	800ff5a <__cvt+0xa6>
 800ff14:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ff18:	eb06 0905 	add.w	r9, r6, r5
 800ff1c:	d110      	bne.n	800ff40 <__cvt+0x8c>
 800ff1e:	7833      	ldrb	r3, [r6, #0]
 800ff20:	2b30      	cmp	r3, #48	; 0x30
 800ff22:	d10a      	bne.n	800ff3a <__cvt+0x86>
 800ff24:	2200      	movs	r2, #0
 800ff26:	2300      	movs	r3, #0
 800ff28:	4620      	mov	r0, r4
 800ff2a:	4639      	mov	r1, r7
 800ff2c:	f7f3 fb14 	bl	8003558 <__aeabi_dcmpeq>
 800ff30:	b918      	cbnz	r0, 800ff3a <__cvt+0x86>
 800ff32:	f1c5 0501 	rsb	r5, r5, #1
 800ff36:	f8ca 5000 	str.w	r5, [sl]
 800ff3a:	f8da 3000 	ldr.w	r3, [sl]
 800ff3e:	4499      	add	r9, r3
 800ff40:	2200      	movs	r2, #0
 800ff42:	2300      	movs	r3, #0
 800ff44:	4620      	mov	r0, r4
 800ff46:	4639      	mov	r1, r7
 800ff48:	f7f3 fb06 	bl	8003558 <__aeabi_dcmpeq>
 800ff4c:	b108      	cbz	r0, 800ff52 <__cvt+0x9e>
 800ff4e:	f8cd 901c 	str.w	r9, [sp, #28]
 800ff52:	2230      	movs	r2, #48	; 0x30
 800ff54:	9b07      	ldr	r3, [sp, #28]
 800ff56:	454b      	cmp	r3, r9
 800ff58:	d307      	bcc.n	800ff6a <__cvt+0xb6>
 800ff5a:	4630      	mov	r0, r6
 800ff5c:	9b07      	ldr	r3, [sp, #28]
 800ff5e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ff60:	1b9b      	subs	r3, r3, r6
 800ff62:	6013      	str	r3, [r2, #0]
 800ff64:	b008      	add	sp, #32
 800ff66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff6a:	1c59      	adds	r1, r3, #1
 800ff6c:	9107      	str	r1, [sp, #28]
 800ff6e:	701a      	strb	r2, [r3, #0]
 800ff70:	e7f0      	b.n	800ff54 <__cvt+0xa0>

0800ff72 <__exponent>:
 800ff72:	4603      	mov	r3, r0
 800ff74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ff76:	2900      	cmp	r1, #0
 800ff78:	f803 2b02 	strb.w	r2, [r3], #2
 800ff7c:	bfb6      	itet	lt
 800ff7e:	222d      	movlt	r2, #45	; 0x2d
 800ff80:	222b      	movge	r2, #43	; 0x2b
 800ff82:	4249      	neglt	r1, r1
 800ff84:	2909      	cmp	r1, #9
 800ff86:	7042      	strb	r2, [r0, #1]
 800ff88:	dd2b      	ble.n	800ffe2 <__exponent+0x70>
 800ff8a:	f10d 0407 	add.w	r4, sp, #7
 800ff8e:	46a4      	mov	ip, r4
 800ff90:	270a      	movs	r7, #10
 800ff92:	fb91 f6f7 	sdiv	r6, r1, r7
 800ff96:	460a      	mov	r2, r1
 800ff98:	46a6      	mov	lr, r4
 800ff9a:	fb07 1516 	mls	r5, r7, r6, r1
 800ff9e:	2a63      	cmp	r2, #99	; 0x63
 800ffa0:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800ffa4:	4631      	mov	r1, r6
 800ffa6:	f104 34ff 	add.w	r4, r4, #4294967295
 800ffaa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ffae:	dcf0      	bgt.n	800ff92 <__exponent+0x20>
 800ffb0:	3130      	adds	r1, #48	; 0x30
 800ffb2:	f1ae 0502 	sub.w	r5, lr, #2
 800ffb6:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ffba:	4629      	mov	r1, r5
 800ffbc:	1c44      	adds	r4, r0, #1
 800ffbe:	4561      	cmp	r1, ip
 800ffc0:	d30a      	bcc.n	800ffd8 <__exponent+0x66>
 800ffc2:	f10d 0209 	add.w	r2, sp, #9
 800ffc6:	eba2 020e 	sub.w	r2, r2, lr
 800ffca:	4565      	cmp	r5, ip
 800ffcc:	bf88      	it	hi
 800ffce:	2200      	movhi	r2, #0
 800ffd0:	4413      	add	r3, r2
 800ffd2:	1a18      	subs	r0, r3, r0
 800ffd4:	b003      	add	sp, #12
 800ffd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ffd8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ffdc:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ffe0:	e7ed      	b.n	800ffbe <__exponent+0x4c>
 800ffe2:	2330      	movs	r3, #48	; 0x30
 800ffe4:	3130      	adds	r1, #48	; 0x30
 800ffe6:	7083      	strb	r3, [r0, #2]
 800ffe8:	70c1      	strb	r1, [r0, #3]
 800ffea:	1d03      	adds	r3, r0, #4
 800ffec:	e7f1      	b.n	800ffd2 <__exponent+0x60>
	...

0800fff0 <_printf_float>:
 800fff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fff4:	b091      	sub	sp, #68	; 0x44
 800fff6:	460c      	mov	r4, r1
 800fff8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800fffc:	4616      	mov	r6, r2
 800fffe:	461f      	mov	r7, r3
 8010000:	4605      	mov	r5, r0
 8010002:	f003 f8fb 	bl	80131fc <_localeconv_r>
 8010006:	6803      	ldr	r3, [r0, #0]
 8010008:	4618      	mov	r0, r3
 801000a:	9309      	str	r3, [sp, #36]	; 0x24
 801000c:	f7f2 fe78 	bl	8002d00 <strlen>
 8010010:	2300      	movs	r3, #0
 8010012:	930e      	str	r3, [sp, #56]	; 0x38
 8010014:	f8d8 3000 	ldr.w	r3, [r8]
 8010018:	900a      	str	r0, [sp, #40]	; 0x28
 801001a:	3307      	adds	r3, #7
 801001c:	f023 0307 	bic.w	r3, r3, #7
 8010020:	f103 0208 	add.w	r2, r3, #8
 8010024:	f894 9018 	ldrb.w	r9, [r4, #24]
 8010028:	f8d4 b000 	ldr.w	fp, [r4]
 801002c:	f8c8 2000 	str.w	r2, [r8]
 8010030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010034:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8010038:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 801003c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8010040:	930b      	str	r3, [sp, #44]	; 0x2c
 8010042:	f04f 32ff 	mov.w	r2, #4294967295
 8010046:	4640      	mov	r0, r8
 8010048:	4b9c      	ldr	r3, [pc, #624]	; (80102bc <_printf_float+0x2cc>)
 801004a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801004c:	f7f3 fab6 	bl	80035bc <__aeabi_dcmpun>
 8010050:	bb70      	cbnz	r0, 80100b0 <_printf_float+0xc0>
 8010052:	f04f 32ff 	mov.w	r2, #4294967295
 8010056:	4640      	mov	r0, r8
 8010058:	4b98      	ldr	r3, [pc, #608]	; (80102bc <_printf_float+0x2cc>)
 801005a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801005c:	f7f3 fa90 	bl	8003580 <__aeabi_dcmple>
 8010060:	bb30      	cbnz	r0, 80100b0 <_printf_float+0xc0>
 8010062:	2200      	movs	r2, #0
 8010064:	2300      	movs	r3, #0
 8010066:	4640      	mov	r0, r8
 8010068:	4651      	mov	r1, sl
 801006a:	f7f3 fa7f 	bl	800356c <__aeabi_dcmplt>
 801006e:	b110      	cbz	r0, 8010076 <_printf_float+0x86>
 8010070:	232d      	movs	r3, #45	; 0x2d
 8010072:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010076:	4b92      	ldr	r3, [pc, #584]	; (80102c0 <_printf_float+0x2d0>)
 8010078:	4892      	ldr	r0, [pc, #584]	; (80102c4 <_printf_float+0x2d4>)
 801007a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801007e:	bf94      	ite	ls
 8010080:	4698      	movls	r8, r3
 8010082:	4680      	movhi	r8, r0
 8010084:	2303      	movs	r3, #3
 8010086:	f04f 0a00 	mov.w	sl, #0
 801008a:	6123      	str	r3, [r4, #16]
 801008c:	f02b 0304 	bic.w	r3, fp, #4
 8010090:	6023      	str	r3, [r4, #0]
 8010092:	4633      	mov	r3, r6
 8010094:	4621      	mov	r1, r4
 8010096:	4628      	mov	r0, r5
 8010098:	9700      	str	r7, [sp, #0]
 801009a:	aa0f      	add	r2, sp, #60	; 0x3c
 801009c:	f000 f9d4 	bl	8010448 <_printf_common>
 80100a0:	3001      	adds	r0, #1
 80100a2:	f040 8090 	bne.w	80101c6 <_printf_float+0x1d6>
 80100a6:	f04f 30ff 	mov.w	r0, #4294967295
 80100aa:	b011      	add	sp, #68	; 0x44
 80100ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100b0:	4642      	mov	r2, r8
 80100b2:	4653      	mov	r3, sl
 80100b4:	4640      	mov	r0, r8
 80100b6:	4651      	mov	r1, sl
 80100b8:	f7f3 fa80 	bl	80035bc <__aeabi_dcmpun>
 80100bc:	b148      	cbz	r0, 80100d2 <_printf_float+0xe2>
 80100be:	f1ba 0f00 	cmp.w	sl, #0
 80100c2:	bfb8      	it	lt
 80100c4:	232d      	movlt	r3, #45	; 0x2d
 80100c6:	4880      	ldr	r0, [pc, #512]	; (80102c8 <_printf_float+0x2d8>)
 80100c8:	bfb8      	it	lt
 80100ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80100ce:	4b7f      	ldr	r3, [pc, #508]	; (80102cc <_printf_float+0x2dc>)
 80100d0:	e7d3      	b.n	801007a <_printf_float+0x8a>
 80100d2:	6863      	ldr	r3, [r4, #4]
 80100d4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80100d8:	1c5a      	adds	r2, r3, #1
 80100da:	d142      	bne.n	8010162 <_printf_float+0x172>
 80100dc:	2306      	movs	r3, #6
 80100de:	6063      	str	r3, [r4, #4]
 80100e0:	2200      	movs	r2, #0
 80100e2:	9206      	str	r2, [sp, #24]
 80100e4:	aa0e      	add	r2, sp, #56	; 0x38
 80100e6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80100ea:	aa0d      	add	r2, sp, #52	; 0x34
 80100ec:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80100f0:	9203      	str	r2, [sp, #12]
 80100f2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80100f6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80100fa:	6023      	str	r3, [r4, #0]
 80100fc:	6863      	ldr	r3, [r4, #4]
 80100fe:	4642      	mov	r2, r8
 8010100:	9300      	str	r3, [sp, #0]
 8010102:	4628      	mov	r0, r5
 8010104:	4653      	mov	r3, sl
 8010106:	910b      	str	r1, [sp, #44]	; 0x2c
 8010108:	f7ff fed4 	bl	800feb4 <__cvt>
 801010c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801010e:	4680      	mov	r8, r0
 8010110:	2947      	cmp	r1, #71	; 0x47
 8010112:	990d      	ldr	r1, [sp, #52]	; 0x34
 8010114:	d108      	bne.n	8010128 <_printf_float+0x138>
 8010116:	1cc8      	adds	r0, r1, #3
 8010118:	db02      	blt.n	8010120 <_printf_float+0x130>
 801011a:	6863      	ldr	r3, [r4, #4]
 801011c:	4299      	cmp	r1, r3
 801011e:	dd40      	ble.n	80101a2 <_printf_float+0x1b2>
 8010120:	f1a9 0902 	sub.w	r9, r9, #2
 8010124:	fa5f f989 	uxtb.w	r9, r9
 8010128:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801012c:	d81f      	bhi.n	801016e <_printf_float+0x17e>
 801012e:	464a      	mov	r2, r9
 8010130:	3901      	subs	r1, #1
 8010132:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8010136:	910d      	str	r1, [sp, #52]	; 0x34
 8010138:	f7ff ff1b 	bl	800ff72 <__exponent>
 801013c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801013e:	4682      	mov	sl, r0
 8010140:	1813      	adds	r3, r2, r0
 8010142:	2a01      	cmp	r2, #1
 8010144:	6123      	str	r3, [r4, #16]
 8010146:	dc02      	bgt.n	801014e <_printf_float+0x15e>
 8010148:	6822      	ldr	r2, [r4, #0]
 801014a:	07d2      	lsls	r2, r2, #31
 801014c:	d501      	bpl.n	8010152 <_printf_float+0x162>
 801014e:	3301      	adds	r3, #1
 8010150:	6123      	str	r3, [r4, #16]
 8010152:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8010156:	2b00      	cmp	r3, #0
 8010158:	d09b      	beq.n	8010092 <_printf_float+0xa2>
 801015a:	232d      	movs	r3, #45	; 0x2d
 801015c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010160:	e797      	b.n	8010092 <_printf_float+0xa2>
 8010162:	2947      	cmp	r1, #71	; 0x47
 8010164:	d1bc      	bne.n	80100e0 <_printf_float+0xf0>
 8010166:	2b00      	cmp	r3, #0
 8010168:	d1ba      	bne.n	80100e0 <_printf_float+0xf0>
 801016a:	2301      	movs	r3, #1
 801016c:	e7b7      	b.n	80100de <_printf_float+0xee>
 801016e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8010172:	d118      	bne.n	80101a6 <_printf_float+0x1b6>
 8010174:	2900      	cmp	r1, #0
 8010176:	6863      	ldr	r3, [r4, #4]
 8010178:	dd0b      	ble.n	8010192 <_printf_float+0x1a2>
 801017a:	6121      	str	r1, [r4, #16]
 801017c:	b913      	cbnz	r3, 8010184 <_printf_float+0x194>
 801017e:	6822      	ldr	r2, [r4, #0]
 8010180:	07d0      	lsls	r0, r2, #31
 8010182:	d502      	bpl.n	801018a <_printf_float+0x19a>
 8010184:	3301      	adds	r3, #1
 8010186:	440b      	add	r3, r1
 8010188:	6123      	str	r3, [r4, #16]
 801018a:	f04f 0a00 	mov.w	sl, #0
 801018e:	65a1      	str	r1, [r4, #88]	; 0x58
 8010190:	e7df      	b.n	8010152 <_printf_float+0x162>
 8010192:	b913      	cbnz	r3, 801019a <_printf_float+0x1aa>
 8010194:	6822      	ldr	r2, [r4, #0]
 8010196:	07d2      	lsls	r2, r2, #31
 8010198:	d501      	bpl.n	801019e <_printf_float+0x1ae>
 801019a:	3302      	adds	r3, #2
 801019c:	e7f4      	b.n	8010188 <_printf_float+0x198>
 801019e:	2301      	movs	r3, #1
 80101a0:	e7f2      	b.n	8010188 <_printf_float+0x198>
 80101a2:	f04f 0967 	mov.w	r9, #103	; 0x67
 80101a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80101a8:	4299      	cmp	r1, r3
 80101aa:	db05      	blt.n	80101b8 <_printf_float+0x1c8>
 80101ac:	6823      	ldr	r3, [r4, #0]
 80101ae:	6121      	str	r1, [r4, #16]
 80101b0:	07d8      	lsls	r0, r3, #31
 80101b2:	d5ea      	bpl.n	801018a <_printf_float+0x19a>
 80101b4:	1c4b      	adds	r3, r1, #1
 80101b6:	e7e7      	b.n	8010188 <_printf_float+0x198>
 80101b8:	2900      	cmp	r1, #0
 80101ba:	bfcc      	ite	gt
 80101bc:	2201      	movgt	r2, #1
 80101be:	f1c1 0202 	rsble	r2, r1, #2
 80101c2:	4413      	add	r3, r2
 80101c4:	e7e0      	b.n	8010188 <_printf_float+0x198>
 80101c6:	6823      	ldr	r3, [r4, #0]
 80101c8:	055a      	lsls	r2, r3, #21
 80101ca:	d407      	bmi.n	80101dc <_printf_float+0x1ec>
 80101cc:	6923      	ldr	r3, [r4, #16]
 80101ce:	4642      	mov	r2, r8
 80101d0:	4631      	mov	r1, r6
 80101d2:	4628      	mov	r0, r5
 80101d4:	47b8      	blx	r7
 80101d6:	3001      	adds	r0, #1
 80101d8:	d12b      	bne.n	8010232 <_printf_float+0x242>
 80101da:	e764      	b.n	80100a6 <_printf_float+0xb6>
 80101dc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80101e0:	f240 80dd 	bls.w	801039e <_printf_float+0x3ae>
 80101e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80101e8:	2200      	movs	r2, #0
 80101ea:	2300      	movs	r3, #0
 80101ec:	f7f3 f9b4 	bl	8003558 <__aeabi_dcmpeq>
 80101f0:	2800      	cmp	r0, #0
 80101f2:	d033      	beq.n	801025c <_printf_float+0x26c>
 80101f4:	2301      	movs	r3, #1
 80101f6:	4631      	mov	r1, r6
 80101f8:	4628      	mov	r0, r5
 80101fa:	4a35      	ldr	r2, [pc, #212]	; (80102d0 <_printf_float+0x2e0>)
 80101fc:	47b8      	blx	r7
 80101fe:	3001      	adds	r0, #1
 8010200:	f43f af51 	beq.w	80100a6 <_printf_float+0xb6>
 8010204:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8010208:	429a      	cmp	r2, r3
 801020a:	db02      	blt.n	8010212 <_printf_float+0x222>
 801020c:	6823      	ldr	r3, [r4, #0]
 801020e:	07d8      	lsls	r0, r3, #31
 8010210:	d50f      	bpl.n	8010232 <_printf_float+0x242>
 8010212:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010216:	4631      	mov	r1, r6
 8010218:	4628      	mov	r0, r5
 801021a:	47b8      	blx	r7
 801021c:	3001      	adds	r0, #1
 801021e:	f43f af42 	beq.w	80100a6 <_printf_float+0xb6>
 8010222:	f04f 0800 	mov.w	r8, #0
 8010226:	f104 091a 	add.w	r9, r4, #26
 801022a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801022c:	3b01      	subs	r3, #1
 801022e:	4543      	cmp	r3, r8
 8010230:	dc09      	bgt.n	8010246 <_printf_float+0x256>
 8010232:	6823      	ldr	r3, [r4, #0]
 8010234:	079b      	lsls	r3, r3, #30
 8010236:	f100 8102 	bmi.w	801043e <_printf_float+0x44e>
 801023a:	68e0      	ldr	r0, [r4, #12]
 801023c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801023e:	4298      	cmp	r0, r3
 8010240:	bfb8      	it	lt
 8010242:	4618      	movlt	r0, r3
 8010244:	e731      	b.n	80100aa <_printf_float+0xba>
 8010246:	2301      	movs	r3, #1
 8010248:	464a      	mov	r2, r9
 801024a:	4631      	mov	r1, r6
 801024c:	4628      	mov	r0, r5
 801024e:	47b8      	blx	r7
 8010250:	3001      	adds	r0, #1
 8010252:	f43f af28 	beq.w	80100a6 <_printf_float+0xb6>
 8010256:	f108 0801 	add.w	r8, r8, #1
 801025a:	e7e6      	b.n	801022a <_printf_float+0x23a>
 801025c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801025e:	2b00      	cmp	r3, #0
 8010260:	dc38      	bgt.n	80102d4 <_printf_float+0x2e4>
 8010262:	2301      	movs	r3, #1
 8010264:	4631      	mov	r1, r6
 8010266:	4628      	mov	r0, r5
 8010268:	4a19      	ldr	r2, [pc, #100]	; (80102d0 <_printf_float+0x2e0>)
 801026a:	47b8      	blx	r7
 801026c:	3001      	adds	r0, #1
 801026e:	f43f af1a 	beq.w	80100a6 <_printf_float+0xb6>
 8010272:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8010276:	4313      	orrs	r3, r2
 8010278:	d102      	bne.n	8010280 <_printf_float+0x290>
 801027a:	6823      	ldr	r3, [r4, #0]
 801027c:	07d9      	lsls	r1, r3, #31
 801027e:	d5d8      	bpl.n	8010232 <_printf_float+0x242>
 8010280:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010284:	4631      	mov	r1, r6
 8010286:	4628      	mov	r0, r5
 8010288:	47b8      	blx	r7
 801028a:	3001      	adds	r0, #1
 801028c:	f43f af0b 	beq.w	80100a6 <_printf_float+0xb6>
 8010290:	f04f 0900 	mov.w	r9, #0
 8010294:	f104 0a1a 	add.w	sl, r4, #26
 8010298:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801029a:	425b      	negs	r3, r3
 801029c:	454b      	cmp	r3, r9
 801029e:	dc01      	bgt.n	80102a4 <_printf_float+0x2b4>
 80102a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80102a2:	e794      	b.n	80101ce <_printf_float+0x1de>
 80102a4:	2301      	movs	r3, #1
 80102a6:	4652      	mov	r2, sl
 80102a8:	4631      	mov	r1, r6
 80102aa:	4628      	mov	r0, r5
 80102ac:	47b8      	blx	r7
 80102ae:	3001      	adds	r0, #1
 80102b0:	f43f aef9 	beq.w	80100a6 <_printf_float+0xb6>
 80102b4:	f109 0901 	add.w	r9, r9, #1
 80102b8:	e7ee      	b.n	8010298 <_printf_float+0x2a8>
 80102ba:	bf00      	nop
 80102bc:	7fefffff 	.word	0x7fefffff
 80102c0:	08016c50 	.word	0x08016c50
 80102c4:	08016c54 	.word	0x08016c54
 80102c8:	08016c5c 	.word	0x08016c5c
 80102cc:	08016c58 	.word	0x08016c58
 80102d0:	08016c60 	.word	0x08016c60
 80102d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80102d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80102d8:	429a      	cmp	r2, r3
 80102da:	bfa8      	it	ge
 80102dc:	461a      	movge	r2, r3
 80102de:	2a00      	cmp	r2, #0
 80102e0:	4691      	mov	r9, r2
 80102e2:	dc37      	bgt.n	8010354 <_printf_float+0x364>
 80102e4:	f04f 0b00 	mov.w	fp, #0
 80102e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80102ec:	f104 021a 	add.w	r2, r4, #26
 80102f0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80102f4:	ebaa 0309 	sub.w	r3, sl, r9
 80102f8:	455b      	cmp	r3, fp
 80102fa:	dc33      	bgt.n	8010364 <_printf_float+0x374>
 80102fc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8010300:	429a      	cmp	r2, r3
 8010302:	db3b      	blt.n	801037c <_printf_float+0x38c>
 8010304:	6823      	ldr	r3, [r4, #0]
 8010306:	07da      	lsls	r2, r3, #31
 8010308:	d438      	bmi.n	801037c <_printf_float+0x38c>
 801030a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801030c:	990d      	ldr	r1, [sp, #52]	; 0x34
 801030e:	eba2 030a 	sub.w	r3, r2, sl
 8010312:	eba2 0901 	sub.w	r9, r2, r1
 8010316:	4599      	cmp	r9, r3
 8010318:	bfa8      	it	ge
 801031a:	4699      	movge	r9, r3
 801031c:	f1b9 0f00 	cmp.w	r9, #0
 8010320:	dc34      	bgt.n	801038c <_printf_float+0x39c>
 8010322:	f04f 0800 	mov.w	r8, #0
 8010326:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801032a:	f104 0a1a 	add.w	sl, r4, #26
 801032e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8010332:	1a9b      	subs	r3, r3, r2
 8010334:	eba3 0309 	sub.w	r3, r3, r9
 8010338:	4543      	cmp	r3, r8
 801033a:	f77f af7a 	ble.w	8010232 <_printf_float+0x242>
 801033e:	2301      	movs	r3, #1
 8010340:	4652      	mov	r2, sl
 8010342:	4631      	mov	r1, r6
 8010344:	4628      	mov	r0, r5
 8010346:	47b8      	blx	r7
 8010348:	3001      	adds	r0, #1
 801034a:	f43f aeac 	beq.w	80100a6 <_printf_float+0xb6>
 801034e:	f108 0801 	add.w	r8, r8, #1
 8010352:	e7ec      	b.n	801032e <_printf_float+0x33e>
 8010354:	4613      	mov	r3, r2
 8010356:	4631      	mov	r1, r6
 8010358:	4642      	mov	r2, r8
 801035a:	4628      	mov	r0, r5
 801035c:	47b8      	blx	r7
 801035e:	3001      	adds	r0, #1
 8010360:	d1c0      	bne.n	80102e4 <_printf_float+0x2f4>
 8010362:	e6a0      	b.n	80100a6 <_printf_float+0xb6>
 8010364:	2301      	movs	r3, #1
 8010366:	4631      	mov	r1, r6
 8010368:	4628      	mov	r0, r5
 801036a:	920b      	str	r2, [sp, #44]	; 0x2c
 801036c:	47b8      	blx	r7
 801036e:	3001      	adds	r0, #1
 8010370:	f43f ae99 	beq.w	80100a6 <_printf_float+0xb6>
 8010374:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010376:	f10b 0b01 	add.w	fp, fp, #1
 801037a:	e7b9      	b.n	80102f0 <_printf_float+0x300>
 801037c:	4631      	mov	r1, r6
 801037e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010382:	4628      	mov	r0, r5
 8010384:	47b8      	blx	r7
 8010386:	3001      	adds	r0, #1
 8010388:	d1bf      	bne.n	801030a <_printf_float+0x31a>
 801038a:	e68c      	b.n	80100a6 <_printf_float+0xb6>
 801038c:	464b      	mov	r3, r9
 801038e:	4631      	mov	r1, r6
 8010390:	4628      	mov	r0, r5
 8010392:	eb08 020a 	add.w	r2, r8, sl
 8010396:	47b8      	blx	r7
 8010398:	3001      	adds	r0, #1
 801039a:	d1c2      	bne.n	8010322 <_printf_float+0x332>
 801039c:	e683      	b.n	80100a6 <_printf_float+0xb6>
 801039e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80103a0:	2a01      	cmp	r2, #1
 80103a2:	dc01      	bgt.n	80103a8 <_printf_float+0x3b8>
 80103a4:	07db      	lsls	r3, r3, #31
 80103a6:	d537      	bpl.n	8010418 <_printf_float+0x428>
 80103a8:	2301      	movs	r3, #1
 80103aa:	4642      	mov	r2, r8
 80103ac:	4631      	mov	r1, r6
 80103ae:	4628      	mov	r0, r5
 80103b0:	47b8      	blx	r7
 80103b2:	3001      	adds	r0, #1
 80103b4:	f43f ae77 	beq.w	80100a6 <_printf_float+0xb6>
 80103b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80103bc:	4631      	mov	r1, r6
 80103be:	4628      	mov	r0, r5
 80103c0:	47b8      	blx	r7
 80103c2:	3001      	adds	r0, #1
 80103c4:	f43f ae6f 	beq.w	80100a6 <_printf_float+0xb6>
 80103c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80103cc:	2200      	movs	r2, #0
 80103ce:	2300      	movs	r3, #0
 80103d0:	f7f3 f8c2 	bl	8003558 <__aeabi_dcmpeq>
 80103d4:	b9d8      	cbnz	r0, 801040e <_printf_float+0x41e>
 80103d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80103d8:	f108 0201 	add.w	r2, r8, #1
 80103dc:	3b01      	subs	r3, #1
 80103de:	4631      	mov	r1, r6
 80103e0:	4628      	mov	r0, r5
 80103e2:	47b8      	blx	r7
 80103e4:	3001      	adds	r0, #1
 80103e6:	d10e      	bne.n	8010406 <_printf_float+0x416>
 80103e8:	e65d      	b.n	80100a6 <_printf_float+0xb6>
 80103ea:	2301      	movs	r3, #1
 80103ec:	464a      	mov	r2, r9
 80103ee:	4631      	mov	r1, r6
 80103f0:	4628      	mov	r0, r5
 80103f2:	47b8      	blx	r7
 80103f4:	3001      	adds	r0, #1
 80103f6:	f43f ae56 	beq.w	80100a6 <_printf_float+0xb6>
 80103fa:	f108 0801 	add.w	r8, r8, #1
 80103fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010400:	3b01      	subs	r3, #1
 8010402:	4543      	cmp	r3, r8
 8010404:	dcf1      	bgt.n	80103ea <_printf_float+0x3fa>
 8010406:	4653      	mov	r3, sl
 8010408:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801040c:	e6e0      	b.n	80101d0 <_printf_float+0x1e0>
 801040e:	f04f 0800 	mov.w	r8, #0
 8010412:	f104 091a 	add.w	r9, r4, #26
 8010416:	e7f2      	b.n	80103fe <_printf_float+0x40e>
 8010418:	2301      	movs	r3, #1
 801041a:	4642      	mov	r2, r8
 801041c:	e7df      	b.n	80103de <_printf_float+0x3ee>
 801041e:	2301      	movs	r3, #1
 8010420:	464a      	mov	r2, r9
 8010422:	4631      	mov	r1, r6
 8010424:	4628      	mov	r0, r5
 8010426:	47b8      	blx	r7
 8010428:	3001      	adds	r0, #1
 801042a:	f43f ae3c 	beq.w	80100a6 <_printf_float+0xb6>
 801042e:	f108 0801 	add.w	r8, r8, #1
 8010432:	68e3      	ldr	r3, [r4, #12]
 8010434:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8010436:	1a5b      	subs	r3, r3, r1
 8010438:	4543      	cmp	r3, r8
 801043a:	dcf0      	bgt.n	801041e <_printf_float+0x42e>
 801043c:	e6fd      	b.n	801023a <_printf_float+0x24a>
 801043e:	f04f 0800 	mov.w	r8, #0
 8010442:	f104 0919 	add.w	r9, r4, #25
 8010446:	e7f4      	b.n	8010432 <_printf_float+0x442>

08010448 <_printf_common>:
 8010448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801044c:	4616      	mov	r6, r2
 801044e:	4699      	mov	r9, r3
 8010450:	688a      	ldr	r2, [r1, #8]
 8010452:	690b      	ldr	r3, [r1, #16]
 8010454:	4607      	mov	r7, r0
 8010456:	4293      	cmp	r3, r2
 8010458:	bfb8      	it	lt
 801045a:	4613      	movlt	r3, r2
 801045c:	6033      	str	r3, [r6, #0]
 801045e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010462:	460c      	mov	r4, r1
 8010464:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010468:	b10a      	cbz	r2, 801046e <_printf_common+0x26>
 801046a:	3301      	adds	r3, #1
 801046c:	6033      	str	r3, [r6, #0]
 801046e:	6823      	ldr	r3, [r4, #0]
 8010470:	0699      	lsls	r1, r3, #26
 8010472:	bf42      	ittt	mi
 8010474:	6833      	ldrmi	r3, [r6, #0]
 8010476:	3302      	addmi	r3, #2
 8010478:	6033      	strmi	r3, [r6, #0]
 801047a:	6825      	ldr	r5, [r4, #0]
 801047c:	f015 0506 	ands.w	r5, r5, #6
 8010480:	d106      	bne.n	8010490 <_printf_common+0x48>
 8010482:	f104 0a19 	add.w	sl, r4, #25
 8010486:	68e3      	ldr	r3, [r4, #12]
 8010488:	6832      	ldr	r2, [r6, #0]
 801048a:	1a9b      	subs	r3, r3, r2
 801048c:	42ab      	cmp	r3, r5
 801048e:	dc28      	bgt.n	80104e2 <_printf_common+0x9a>
 8010490:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010494:	1e13      	subs	r3, r2, #0
 8010496:	6822      	ldr	r2, [r4, #0]
 8010498:	bf18      	it	ne
 801049a:	2301      	movne	r3, #1
 801049c:	0692      	lsls	r2, r2, #26
 801049e:	d42d      	bmi.n	80104fc <_printf_common+0xb4>
 80104a0:	4649      	mov	r1, r9
 80104a2:	4638      	mov	r0, r7
 80104a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80104a8:	47c0      	blx	r8
 80104aa:	3001      	adds	r0, #1
 80104ac:	d020      	beq.n	80104f0 <_printf_common+0xa8>
 80104ae:	6823      	ldr	r3, [r4, #0]
 80104b0:	68e5      	ldr	r5, [r4, #12]
 80104b2:	f003 0306 	and.w	r3, r3, #6
 80104b6:	2b04      	cmp	r3, #4
 80104b8:	bf18      	it	ne
 80104ba:	2500      	movne	r5, #0
 80104bc:	6832      	ldr	r2, [r6, #0]
 80104be:	f04f 0600 	mov.w	r6, #0
 80104c2:	68a3      	ldr	r3, [r4, #8]
 80104c4:	bf08      	it	eq
 80104c6:	1aad      	subeq	r5, r5, r2
 80104c8:	6922      	ldr	r2, [r4, #16]
 80104ca:	bf08      	it	eq
 80104cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80104d0:	4293      	cmp	r3, r2
 80104d2:	bfc4      	itt	gt
 80104d4:	1a9b      	subgt	r3, r3, r2
 80104d6:	18ed      	addgt	r5, r5, r3
 80104d8:	341a      	adds	r4, #26
 80104da:	42b5      	cmp	r5, r6
 80104dc:	d11a      	bne.n	8010514 <_printf_common+0xcc>
 80104de:	2000      	movs	r0, #0
 80104e0:	e008      	b.n	80104f4 <_printf_common+0xac>
 80104e2:	2301      	movs	r3, #1
 80104e4:	4652      	mov	r2, sl
 80104e6:	4649      	mov	r1, r9
 80104e8:	4638      	mov	r0, r7
 80104ea:	47c0      	blx	r8
 80104ec:	3001      	adds	r0, #1
 80104ee:	d103      	bne.n	80104f8 <_printf_common+0xb0>
 80104f0:	f04f 30ff 	mov.w	r0, #4294967295
 80104f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80104f8:	3501      	adds	r5, #1
 80104fa:	e7c4      	b.n	8010486 <_printf_common+0x3e>
 80104fc:	2030      	movs	r0, #48	; 0x30
 80104fe:	18e1      	adds	r1, r4, r3
 8010500:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010504:	1c5a      	adds	r2, r3, #1
 8010506:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801050a:	4422      	add	r2, r4
 801050c:	3302      	adds	r3, #2
 801050e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010512:	e7c5      	b.n	80104a0 <_printf_common+0x58>
 8010514:	2301      	movs	r3, #1
 8010516:	4622      	mov	r2, r4
 8010518:	4649      	mov	r1, r9
 801051a:	4638      	mov	r0, r7
 801051c:	47c0      	blx	r8
 801051e:	3001      	adds	r0, #1
 8010520:	d0e6      	beq.n	80104f0 <_printf_common+0xa8>
 8010522:	3601      	adds	r6, #1
 8010524:	e7d9      	b.n	80104da <_printf_common+0x92>
	...

08010528 <_printf_i>:
 8010528:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801052c:	460c      	mov	r4, r1
 801052e:	7e27      	ldrb	r7, [r4, #24]
 8010530:	4691      	mov	r9, r2
 8010532:	2f78      	cmp	r7, #120	; 0x78
 8010534:	4680      	mov	r8, r0
 8010536:	469a      	mov	sl, r3
 8010538:	990c      	ldr	r1, [sp, #48]	; 0x30
 801053a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801053e:	d807      	bhi.n	8010550 <_printf_i+0x28>
 8010540:	2f62      	cmp	r7, #98	; 0x62
 8010542:	d80a      	bhi.n	801055a <_printf_i+0x32>
 8010544:	2f00      	cmp	r7, #0
 8010546:	f000 80d9 	beq.w	80106fc <_printf_i+0x1d4>
 801054a:	2f58      	cmp	r7, #88	; 0x58
 801054c:	f000 80a4 	beq.w	8010698 <_printf_i+0x170>
 8010550:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8010554:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010558:	e03a      	b.n	80105d0 <_printf_i+0xa8>
 801055a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801055e:	2b15      	cmp	r3, #21
 8010560:	d8f6      	bhi.n	8010550 <_printf_i+0x28>
 8010562:	a001      	add	r0, pc, #4	; (adr r0, 8010568 <_printf_i+0x40>)
 8010564:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8010568:	080105c1 	.word	0x080105c1
 801056c:	080105d5 	.word	0x080105d5
 8010570:	08010551 	.word	0x08010551
 8010574:	08010551 	.word	0x08010551
 8010578:	08010551 	.word	0x08010551
 801057c:	08010551 	.word	0x08010551
 8010580:	080105d5 	.word	0x080105d5
 8010584:	08010551 	.word	0x08010551
 8010588:	08010551 	.word	0x08010551
 801058c:	08010551 	.word	0x08010551
 8010590:	08010551 	.word	0x08010551
 8010594:	080106e3 	.word	0x080106e3
 8010598:	08010605 	.word	0x08010605
 801059c:	080106c5 	.word	0x080106c5
 80105a0:	08010551 	.word	0x08010551
 80105a4:	08010551 	.word	0x08010551
 80105a8:	08010705 	.word	0x08010705
 80105ac:	08010551 	.word	0x08010551
 80105b0:	08010605 	.word	0x08010605
 80105b4:	08010551 	.word	0x08010551
 80105b8:	08010551 	.word	0x08010551
 80105bc:	080106cd 	.word	0x080106cd
 80105c0:	680b      	ldr	r3, [r1, #0]
 80105c2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80105c6:	1d1a      	adds	r2, r3, #4
 80105c8:	681b      	ldr	r3, [r3, #0]
 80105ca:	600a      	str	r2, [r1, #0]
 80105cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80105d0:	2301      	movs	r3, #1
 80105d2:	e0a4      	b.n	801071e <_printf_i+0x1f6>
 80105d4:	6825      	ldr	r5, [r4, #0]
 80105d6:	6808      	ldr	r0, [r1, #0]
 80105d8:	062e      	lsls	r6, r5, #24
 80105da:	f100 0304 	add.w	r3, r0, #4
 80105de:	d50a      	bpl.n	80105f6 <_printf_i+0xce>
 80105e0:	6805      	ldr	r5, [r0, #0]
 80105e2:	600b      	str	r3, [r1, #0]
 80105e4:	2d00      	cmp	r5, #0
 80105e6:	da03      	bge.n	80105f0 <_printf_i+0xc8>
 80105e8:	232d      	movs	r3, #45	; 0x2d
 80105ea:	426d      	negs	r5, r5
 80105ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80105f0:	230a      	movs	r3, #10
 80105f2:	485e      	ldr	r0, [pc, #376]	; (801076c <_printf_i+0x244>)
 80105f4:	e019      	b.n	801062a <_printf_i+0x102>
 80105f6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80105fa:	6805      	ldr	r5, [r0, #0]
 80105fc:	600b      	str	r3, [r1, #0]
 80105fe:	bf18      	it	ne
 8010600:	b22d      	sxthne	r5, r5
 8010602:	e7ef      	b.n	80105e4 <_printf_i+0xbc>
 8010604:	680b      	ldr	r3, [r1, #0]
 8010606:	6825      	ldr	r5, [r4, #0]
 8010608:	1d18      	adds	r0, r3, #4
 801060a:	6008      	str	r0, [r1, #0]
 801060c:	0628      	lsls	r0, r5, #24
 801060e:	d501      	bpl.n	8010614 <_printf_i+0xec>
 8010610:	681d      	ldr	r5, [r3, #0]
 8010612:	e002      	b.n	801061a <_printf_i+0xf2>
 8010614:	0669      	lsls	r1, r5, #25
 8010616:	d5fb      	bpl.n	8010610 <_printf_i+0xe8>
 8010618:	881d      	ldrh	r5, [r3, #0]
 801061a:	2f6f      	cmp	r7, #111	; 0x6f
 801061c:	bf0c      	ite	eq
 801061e:	2308      	moveq	r3, #8
 8010620:	230a      	movne	r3, #10
 8010622:	4852      	ldr	r0, [pc, #328]	; (801076c <_printf_i+0x244>)
 8010624:	2100      	movs	r1, #0
 8010626:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801062a:	6866      	ldr	r6, [r4, #4]
 801062c:	2e00      	cmp	r6, #0
 801062e:	bfa8      	it	ge
 8010630:	6821      	ldrge	r1, [r4, #0]
 8010632:	60a6      	str	r6, [r4, #8]
 8010634:	bfa4      	itt	ge
 8010636:	f021 0104 	bicge.w	r1, r1, #4
 801063a:	6021      	strge	r1, [r4, #0]
 801063c:	b90d      	cbnz	r5, 8010642 <_printf_i+0x11a>
 801063e:	2e00      	cmp	r6, #0
 8010640:	d04d      	beq.n	80106de <_printf_i+0x1b6>
 8010642:	4616      	mov	r6, r2
 8010644:	fbb5 f1f3 	udiv	r1, r5, r3
 8010648:	fb03 5711 	mls	r7, r3, r1, r5
 801064c:	5dc7      	ldrb	r7, [r0, r7]
 801064e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010652:	462f      	mov	r7, r5
 8010654:	42bb      	cmp	r3, r7
 8010656:	460d      	mov	r5, r1
 8010658:	d9f4      	bls.n	8010644 <_printf_i+0x11c>
 801065a:	2b08      	cmp	r3, #8
 801065c:	d10b      	bne.n	8010676 <_printf_i+0x14e>
 801065e:	6823      	ldr	r3, [r4, #0]
 8010660:	07df      	lsls	r7, r3, #31
 8010662:	d508      	bpl.n	8010676 <_printf_i+0x14e>
 8010664:	6923      	ldr	r3, [r4, #16]
 8010666:	6861      	ldr	r1, [r4, #4]
 8010668:	4299      	cmp	r1, r3
 801066a:	bfde      	ittt	le
 801066c:	2330      	movle	r3, #48	; 0x30
 801066e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010672:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010676:	1b92      	subs	r2, r2, r6
 8010678:	6122      	str	r2, [r4, #16]
 801067a:	464b      	mov	r3, r9
 801067c:	4621      	mov	r1, r4
 801067e:	4640      	mov	r0, r8
 8010680:	f8cd a000 	str.w	sl, [sp]
 8010684:	aa03      	add	r2, sp, #12
 8010686:	f7ff fedf 	bl	8010448 <_printf_common>
 801068a:	3001      	adds	r0, #1
 801068c:	d14c      	bne.n	8010728 <_printf_i+0x200>
 801068e:	f04f 30ff 	mov.w	r0, #4294967295
 8010692:	b004      	add	sp, #16
 8010694:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010698:	4834      	ldr	r0, [pc, #208]	; (801076c <_printf_i+0x244>)
 801069a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801069e:	680e      	ldr	r6, [r1, #0]
 80106a0:	6823      	ldr	r3, [r4, #0]
 80106a2:	f856 5b04 	ldr.w	r5, [r6], #4
 80106a6:	061f      	lsls	r7, r3, #24
 80106a8:	600e      	str	r6, [r1, #0]
 80106aa:	d514      	bpl.n	80106d6 <_printf_i+0x1ae>
 80106ac:	07d9      	lsls	r1, r3, #31
 80106ae:	bf44      	itt	mi
 80106b0:	f043 0320 	orrmi.w	r3, r3, #32
 80106b4:	6023      	strmi	r3, [r4, #0]
 80106b6:	b91d      	cbnz	r5, 80106c0 <_printf_i+0x198>
 80106b8:	6823      	ldr	r3, [r4, #0]
 80106ba:	f023 0320 	bic.w	r3, r3, #32
 80106be:	6023      	str	r3, [r4, #0]
 80106c0:	2310      	movs	r3, #16
 80106c2:	e7af      	b.n	8010624 <_printf_i+0xfc>
 80106c4:	6823      	ldr	r3, [r4, #0]
 80106c6:	f043 0320 	orr.w	r3, r3, #32
 80106ca:	6023      	str	r3, [r4, #0]
 80106cc:	2378      	movs	r3, #120	; 0x78
 80106ce:	4828      	ldr	r0, [pc, #160]	; (8010770 <_printf_i+0x248>)
 80106d0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80106d4:	e7e3      	b.n	801069e <_printf_i+0x176>
 80106d6:	065e      	lsls	r6, r3, #25
 80106d8:	bf48      	it	mi
 80106da:	b2ad      	uxthmi	r5, r5
 80106dc:	e7e6      	b.n	80106ac <_printf_i+0x184>
 80106de:	4616      	mov	r6, r2
 80106e0:	e7bb      	b.n	801065a <_printf_i+0x132>
 80106e2:	680b      	ldr	r3, [r1, #0]
 80106e4:	6826      	ldr	r6, [r4, #0]
 80106e6:	1d1d      	adds	r5, r3, #4
 80106e8:	6960      	ldr	r0, [r4, #20]
 80106ea:	600d      	str	r5, [r1, #0]
 80106ec:	0635      	lsls	r5, r6, #24
 80106ee:	681b      	ldr	r3, [r3, #0]
 80106f0:	d501      	bpl.n	80106f6 <_printf_i+0x1ce>
 80106f2:	6018      	str	r0, [r3, #0]
 80106f4:	e002      	b.n	80106fc <_printf_i+0x1d4>
 80106f6:	0671      	lsls	r1, r6, #25
 80106f8:	d5fb      	bpl.n	80106f2 <_printf_i+0x1ca>
 80106fa:	8018      	strh	r0, [r3, #0]
 80106fc:	2300      	movs	r3, #0
 80106fe:	4616      	mov	r6, r2
 8010700:	6123      	str	r3, [r4, #16]
 8010702:	e7ba      	b.n	801067a <_printf_i+0x152>
 8010704:	680b      	ldr	r3, [r1, #0]
 8010706:	1d1a      	adds	r2, r3, #4
 8010708:	600a      	str	r2, [r1, #0]
 801070a:	681e      	ldr	r6, [r3, #0]
 801070c:	2100      	movs	r1, #0
 801070e:	4630      	mov	r0, r6
 8010710:	6862      	ldr	r2, [r4, #4]
 8010712:	f002 fe07 	bl	8013324 <memchr>
 8010716:	b108      	cbz	r0, 801071c <_printf_i+0x1f4>
 8010718:	1b80      	subs	r0, r0, r6
 801071a:	6060      	str	r0, [r4, #4]
 801071c:	6863      	ldr	r3, [r4, #4]
 801071e:	6123      	str	r3, [r4, #16]
 8010720:	2300      	movs	r3, #0
 8010722:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010726:	e7a8      	b.n	801067a <_printf_i+0x152>
 8010728:	4632      	mov	r2, r6
 801072a:	4649      	mov	r1, r9
 801072c:	4640      	mov	r0, r8
 801072e:	6923      	ldr	r3, [r4, #16]
 8010730:	47d0      	blx	sl
 8010732:	3001      	adds	r0, #1
 8010734:	d0ab      	beq.n	801068e <_printf_i+0x166>
 8010736:	6823      	ldr	r3, [r4, #0]
 8010738:	079b      	lsls	r3, r3, #30
 801073a:	d413      	bmi.n	8010764 <_printf_i+0x23c>
 801073c:	68e0      	ldr	r0, [r4, #12]
 801073e:	9b03      	ldr	r3, [sp, #12]
 8010740:	4298      	cmp	r0, r3
 8010742:	bfb8      	it	lt
 8010744:	4618      	movlt	r0, r3
 8010746:	e7a4      	b.n	8010692 <_printf_i+0x16a>
 8010748:	2301      	movs	r3, #1
 801074a:	4632      	mov	r2, r6
 801074c:	4649      	mov	r1, r9
 801074e:	4640      	mov	r0, r8
 8010750:	47d0      	blx	sl
 8010752:	3001      	adds	r0, #1
 8010754:	d09b      	beq.n	801068e <_printf_i+0x166>
 8010756:	3501      	adds	r5, #1
 8010758:	68e3      	ldr	r3, [r4, #12]
 801075a:	9903      	ldr	r1, [sp, #12]
 801075c:	1a5b      	subs	r3, r3, r1
 801075e:	42ab      	cmp	r3, r5
 8010760:	dcf2      	bgt.n	8010748 <_printf_i+0x220>
 8010762:	e7eb      	b.n	801073c <_printf_i+0x214>
 8010764:	2500      	movs	r5, #0
 8010766:	f104 0619 	add.w	r6, r4, #25
 801076a:	e7f5      	b.n	8010758 <_printf_i+0x230>
 801076c:	08016c62 	.word	0x08016c62
 8010770:	08016c73 	.word	0x08016c73

08010774 <_scanf_float>:
 8010774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010778:	b087      	sub	sp, #28
 801077a:	9303      	str	r3, [sp, #12]
 801077c:	688b      	ldr	r3, [r1, #8]
 801077e:	4617      	mov	r7, r2
 8010780:	1e5a      	subs	r2, r3, #1
 8010782:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8010786:	bf85      	ittet	hi
 8010788:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801078c:	195b      	addhi	r3, r3, r5
 801078e:	2300      	movls	r3, #0
 8010790:	9302      	strhi	r3, [sp, #8]
 8010792:	bf88      	it	hi
 8010794:	f240 135d 	movwhi	r3, #349	; 0x15d
 8010798:	468b      	mov	fp, r1
 801079a:	f04f 0500 	mov.w	r5, #0
 801079e:	bf8c      	ite	hi
 80107a0:	608b      	strhi	r3, [r1, #8]
 80107a2:	9302      	strls	r3, [sp, #8]
 80107a4:	680b      	ldr	r3, [r1, #0]
 80107a6:	4680      	mov	r8, r0
 80107a8:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80107ac:	f84b 3b1c 	str.w	r3, [fp], #28
 80107b0:	460c      	mov	r4, r1
 80107b2:	465e      	mov	r6, fp
 80107b4:	46aa      	mov	sl, r5
 80107b6:	46a9      	mov	r9, r5
 80107b8:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80107bc:	9501      	str	r5, [sp, #4]
 80107be:	68a2      	ldr	r2, [r4, #8]
 80107c0:	b152      	cbz	r2, 80107d8 <_scanf_float+0x64>
 80107c2:	683b      	ldr	r3, [r7, #0]
 80107c4:	781b      	ldrb	r3, [r3, #0]
 80107c6:	2b4e      	cmp	r3, #78	; 0x4e
 80107c8:	d864      	bhi.n	8010894 <_scanf_float+0x120>
 80107ca:	2b40      	cmp	r3, #64	; 0x40
 80107cc:	d83c      	bhi.n	8010848 <_scanf_float+0xd4>
 80107ce:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80107d2:	b2c8      	uxtb	r0, r1
 80107d4:	280e      	cmp	r0, #14
 80107d6:	d93a      	bls.n	801084e <_scanf_float+0xda>
 80107d8:	f1b9 0f00 	cmp.w	r9, #0
 80107dc:	d003      	beq.n	80107e6 <_scanf_float+0x72>
 80107de:	6823      	ldr	r3, [r4, #0]
 80107e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80107e4:	6023      	str	r3, [r4, #0]
 80107e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80107ea:	f1ba 0f01 	cmp.w	sl, #1
 80107ee:	f200 8113 	bhi.w	8010a18 <_scanf_float+0x2a4>
 80107f2:	455e      	cmp	r6, fp
 80107f4:	f200 8105 	bhi.w	8010a02 <_scanf_float+0x28e>
 80107f8:	2501      	movs	r5, #1
 80107fa:	4628      	mov	r0, r5
 80107fc:	b007      	add	sp, #28
 80107fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010802:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8010806:	2a0d      	cmp	r2, #13
 8010808:	d8e6      	bhi.n	80107d8 <_scanf_float+0x64>
 801080a:	a101      	add	r1, pc, #4	; (adr r1, 8010810 <_scanf_float+0x9c>)
 801080c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8010810:	0801094f 	.word	0x0801094f
 8010814:	080107d9 	.word	0x080107d9
 8010818:	080107d9 	.word	0x080107d9
 801081c:	080107d9 	.word	0x080107d9
 8010820:	080109af 	.word	0x080109af
 8010824:	08010987 	.word	0x08010987
 8010828:	080107d9 	.word	0x080107d9
 801082c:	080107d9 	.word	0x080107d9
 8010830:	0801095d 	.word	0x0801095d
 8010834:	080107d9 	.word	0x080107d9
 8010838:	080107d9 	.word	0x080107d9
 801083c:	080107d9 	.word	0x080107d9
 8010840:	080107d9 	.word	0x080107d9
 8010844:	08010915 	.word	0x08010915
 8010848:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 801084c:	e7db      	b.n	8010806 <_scanf_float+0x92>
 801084e:	290e      	cmp	r1, #14
 8010850:	d8c2      	bhi.n	80107d8 <_scanf_float+0x64>
 8010852:	a001      	add	r0, pc, #4	; (adr r0, 8010858 <_scanf_float+0xe4>)
 8010854:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8010858:	08010907 	.word	0x08010907
 801085c:	080107d9 	.word	0x080107d9
 8010860:	08010907 	.word	0x08010907
 8010864:	0801099b 	.word	0x0801099b
 8010868:	080107d9 	.word	0x080107d9
 801086c:	080108b5 	.word	0x080108b5
 8010870:	080108f1 	.word	0x080108f1
 8010874:	080108f1 	.word	0x080108f1
 8010878:	080108f1 	.word	0x080108f1
 801087c:	080108f1 	.word	0x080108f1
 8010880:	080108f1 	.word	0x080108f1
 8010884:	080108f1 	.word	0x080108f1
 8010888:	080108f1 	.word	0x080108f1
 801088c:	080108f1 	.word	0x080108f1
 8010890:	080108f1 	.word	0x080108f1
 8010894:	2b6e      	cmp	r3, #110	; 0x6e
 8010896:	d809      	bhi.n	80108ac <_scanf_float+0x138>
 8010898:	2b60      	cmp	r3, #96	; 0x60
 801089a:	d8b2      	bhi.n	8010802 <_scanf_float+0x8e>
 801089c:	2b54      	cmp	r3, #84	; 0x54
 801089e:	d077      	beq.n	8010990 <_scanf_float+0x21c>
 80108a0:	2b59      	cmp	r3, #89	; 0x59
 80108a2:	d199      	bne.n	80107d8 <_scanf_float+0x64>
 80108a4:	2d07      	cmp	r5, #7
 80108a6:	d197      	bne.n	80107d8 <_scanf_float+0x64>
 80108a8:	2508      	movs	r5, #8
 80108aa:	e029      	b.n	8010900 <_scanf_float+0x18c>
 80108ac:	2b74      	cmp	r3, #116	; 0x74
 80108ae:	d06f      	beq.n	8010990 <_scanf_float+0x21c>
 80108b0:	2b79      	cmp	r3, #121	; 0x79
 80108b2:	e7f6      	b.n	80108a2 <_scanf_float+0x12e>
 80108b4:	6821      	ldr	r1, [r4, #0]
 80108b6:	05c8      	lsls	r0, r1, #23
 80108b8:	d51a      	bpl.n	80108f0 <_scanf_float+0x17c>
 80108ba:	9b02      	ldr	r3, [sp, #8]
 80108bc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80108c0:	6021      	str	r1, [r4, #0]
 80108c2:	f109 0901 	add.w	r9, r9, #1
 80108c6:	b11b      	cbz	r3, 80108d0 <_scanf_float+0x15c>
 80108c8:	3b01      	subs	r3, #1
 80108ca:	3201      	adds	r2, #1
 80108cc:	9302      	str	r3, [sp, #8]
 80108ce:	60a2      	str	r2, [r4, #8]
 80108d0:	68a3      	ldr	r3, [r4, #8]
 80108d2:	3b01      	subs	r3, #1
 80108d4:	60a3      	str	r3, [r4, #8]
 80108d6:	6923      	ldr	r3, [r4, #16]
 80108d8:	3301      	adds	r3, #1
 80108da:	6123      	str	r3, [r4, #16]
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	3b01      	subs	r3, #1
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	607b      	str	r3, [r7, #4]
 80108e4:	f340 8084 	ble.w	80109f0 <_scanf_float+0x27c>
 80108e8:	683b      	ldr	r3, [r7, #0]
 80108ea:	3301      	adds	r3, #1
 80108ec:	603b      	str	r3, [r7, #0]
 80108ee:	e766      	b.n	80107be <_scanf_float+0x4a>
 80108f0:	eb1a 0f05 	cmn.w	sl, r5
 80108f4:	f47f af70 	bne.w	80107d8 <_scanf_float+0x64>
 80108f8:	6822      	ldr	r2, [r4, #0]
 80108fa:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80108fe:	6022      	str	r2, [r4, #0]
 8010900:	f806 3b01 	strb.w	r3, [r6], #1
 8010904:	e7e4      	b.n	80108d0 <_scanf_float+0x15c>
 8010906:	6822      	ldr	r2, [r4, #0]
 8010908:	0610      	lsls	r0, r2, #24
 801090a:	f57f af65 	bpl.w	80107d8 <_scanf_float+0x64>
 801090e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8010912:	e7f4      	b.n	80108fe <_scanf_float+0x18a>
 8010914:	f1ba 0f00 	cmp.w	sl, #0
 8010918:	d10e      	bne.n	8010938 <_scanf_float+0x1c4>
 801091a:	f1b9 0f00 	cmp.w	r9, #0
 801091e:	d10e      	bne.n	801093e <_scanf_float+0x1ca>
 8010920:	6822      	ldr	r2, [r4, #0]
 8010922:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8010926:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801092a:	d108      	bne.n	801093e <_scanf_float+0x1ca>
 801092c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8010930:	f04f 0a01 	mov.w	sl, #1
 8010934:	6022      	str	r2, [r4, #0]
 8010936:	e7e3      	b.n	8010900 <_scanf_float+0x18c>
 8010938:	f1ba 0f02 	cmp.w	sl, #2
 801093c:	d055      	beq.n	80109ea <_scanf_float+0x276>
 801093e:	2d01      	cmp	r5, #1
 8010940:	d002      	beq.n	8010948 <_scanf_float+0x1d4>
 8010942:	2d04      	cmp	r5, #4
 8010944:	f47f af48 	bne.w	80107d8 <_scanf_float+0x64>
 8010948:	3501      	adds	r5, #1
 801094a:	b2ed      	uxtb	r5, r5
 801094c:	e7d8      	b.n	8010900 <_scanf_float+0x18c>
 801094e:	f1ba 0f01 	cmp.w	sl, #1
 8010952:	f47f af41 	bne.w	80107d8 <_scanf_float+0x64>
 8010956:	f04f 0a02 	mov.w	sl, #2
 801095a:	e7d1      	b.n	8010900 <_scanf_float+0x18c>
 801095c:	b97d      	cbnz	r5, 801097e <_scanf_float+0x20a>
 801095e:	f1b9 0f00 	cmp.w	r9, #0
 8010962:	f47f af3c 	bne.w	80107de <_scanf_float+0x6a>
 8010966:	6822      	ldr	r2, [r4, #0]
 8010968:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801096c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8010970:	f47f af39 	bne.w	80107e6 <_scanf_float+0x72>
 8010974:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8010978:	2501      	movs	r5, #1
 801097a:	6022      	str	r2, [r4, #0]
 801097c:	e7c0      	b.n	8010900 <_scanf_float+0x18c>
 801097e:	2d03      	cmp	r5, #3
 8010980:	d0e2      	beq.n	8010948 <_scanf_float+0x1d4>
 8010982:	2d05      	cmp	r5, #5
 8010984:	e7de      	b.n	8010944 <_scanf_float+0x1d0>
 8010986:	2d02      	cmp	r5, #2
 8010988:	f47f af26 	bne.w	80107d8 <_scanf_float+0x64>
 801098c:	2503      	movs	r5, #3
 801098e:	e7b7      	b.n	8010900 <_scanf_float+0x18c>
 8010990:	2d06      	cmp	r5, #6
 8010992:	f47f af21 	bne.w	80107d8 <_scanf_float+0x64>
 8010996:	2507      	movs	r5, #7
 8010998:	e7b2      	b.n	8010900 <_scanf_float+0x18c>
 801099a:	6822      	ldr	r2, [r4, #0]
 801099c:	0591      	lsls	r1, r2, #22
 801099e:	f57f af1b 	bpl.w	80107d8 <_scanf_float+0x64>
 80109a2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80109a6:	6022      	str	r2, [r4, #0]
 80109a8:	f8cd 9004 	str.w	r9, [sp, #4]
 80109ac:	e7a8      	b.n	8010900 <_scanf_float+0x18c>
 80109ae:	6822      	ldr	r2, [r4, #0]
 80109b0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80109b4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80109b8:	d006      	beq.n	80109c8 <_scanf_float+0x254>
 80109ba:	0550      	lsls	r0, r2, #21
 80109bc:	f57f af0c 	bpl.w	80107d8 <_scanf_float+0x64>
 80109c0:	f1b9 0f00 	cmp.w	r9, #0
 80109c4:	f43f af0f 	beq.w	80107e6 <_scanf_float+0x72>
 80109c8:	0591      	lsls	r1, r2, #22
 80109ca:	bf58      	it	pl
 80109cc:	9901      	ldrpl	r1, [sp, #4]
 80109ce:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80109d2:	bf58      	it	pl
 80109d4:	eba9 0101 	subpl.w	r1, r9, r1
 80109d8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80109dc:	f04f 0900 	mov.w	r9, #0
 80109e0:	bf58      	it	pl
 80109e2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80109e6:	6022      	str	r2, [r4, #0]
 80109e8:	e78a      	b.n	8010900 <_scanf_float+0x18c>
 80109ea:	f04f 0a03 	mov.w	sl, #3
 80109ee:	e787      	b.n	8010900 <_scanf_float+0x18c>
 80109f0:	4639      	mov	r1, r7
 80109f2:	4640      	mov	r0, r8
 80109f4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80109f8:	4798      	blx	r3
 80109fa:	2800      	cmp	r0, #0
 80109fc:	f43f aedf 	beq.w	80107be <_scanf_float+0x4a>
 8010a00:	e6ea      	b.n	80107d8 <_scanf_float+0x64>
 8010a02:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010a06:	463a      	mov	r2, r7
 8010a08:	4640      	mov	r0, r8
 8010a0a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8010a0e:	4798      	blx	r3
 8010a10:	6923      	ldr	r3, [r4, #16]
 8010a12:	3b01      	subs	r3, #1
 8010a14:	6123      	str	r3, [r4, #16]
 8010a16:	e6ec      	b.n	80107f2 <_scanf_float+0x7e>
 8010a18:	1e6b      	subs	r3, r5, #1
 8010a1a:	2b06      	cmp	r3, #6
 8010a1c:	d825      	bhi.n	8010a6a <_scanf_float+0x2f6>
 8010a1e:	2d02      	cmp	r5, #2
 8010a20:	d836      	bhi.n	8010a90 <_scanf_float+0x31c>
 8010a22:	455e      	cmp	r6, fp
 8010a24:	f67f aee8 	bls.w	80107f8 <_scanf_float+0x84>
 8010a28:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010a2c:	463a      	mov	r2, r7
 8010a2e:	4640      	mov	r0, r8
 8010a30:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8010a34:	4798      	blx	r3
 8010a36:	6923      	ldr	r3, [r4, #16]
 8010a38:	3b01      	subs	r3, #1
 8010a3a:	6123      	str	r3, [r4, #16]
 8010a3c:	e7f1      	b.n	8010a22 <_scanf_float+0x2ae>
 8010a3e:	9802      	ldr	r0, [sp, #8]
 8010a40:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010a44:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8010a48:	463a      	mov	r2, r7
 8010a4a:	9002      	str	r0, [sp, #8]
 8010a4c:	4640      	mov	r0, r8
 8010a4e:	4798      	blx	r3
 8010a50:	6923      	ldr	r3, [r4, #16]
 8010a52:	3b01      	subs	r3, #1
 8010a54:	6123      	str	r3, [r4, #16]
 8010a56:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010a5a:	fa5f fa8a 	uxtb.w	sl, sl
 8010a5e:	f1ba 0f02 	cmp.w	sl, #2
 8010a62:	d1ec      	bne.n	8010a3e <_scanf_float+0x2ca>
 8010a64:	3d03      	subs	r5, #3
 8010a66:	b2ed      	uxtb	r5, r5
 8010a68:	1b76      	subs	r6, r6, r5
 8010a6a:	6823      	ldr	r3, [r4, #0]
 8010a6c:	05da      	lsls	r2, r3, #23
 8010a6e:	d52f      	bpl.n	8010ad0 <_scanf_float+0x35c>
 8010a70:	055b      	lsls	r3, r3, #21
 8010a72:	d510      	bpl.n	8010a96 <_scanf_float+0x322>
 8010a74:	455e      	cmp	r6, fp
 8010a76:	f67f aebf 	bls.w	80107f8 <_scanf_float+0x84>
 8010a7a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010a7e:	463a      	mov	r2, r7
 8010a80:	4640      	mov	r0, r8
 8010a82:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8010a86:	4798      	blx	r3
 8010a88:	6923      	ldr	r3, [r4, #16]
 8010a8a:	3b01      	subs	r3, #1
 8010a8c:	6123      	str	r3, [r4, #16]
 8010a8e:	e7f1      	b.n	8010a74 <_scanf_float+0x300>
 8010a90:	46aa      	mov	sl, r5
 8010a92:	9602      	str	r6, [sp, #8]
 8010a94:	e7df      	b.n	8010a56 <_scanf_float+0x2e2>
 8010a96:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8010a9a:	6923      	ldr	r3, [r4, #16]
 8010a9c:	2965      	cmp	r1, #101	; 0x65
 8010a9e:	f103 33ff 	add.w	r3, r3, #4294967295
 8010aa2:	f106 35ff 	add.w	r5, r6, #4294967295
 8010aa6:	6123      	str	r3, [r4, #16]
 8010aa8:	d00c      	beq.n	8010ac4 <_scanf_float+0x350>
 8010aaa:	2945      	cmp	r1, #69	; 0x45
 8010aac:	d00a      	beq.n	8010ac4 <_scanf_float+0x350>
 8010aae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010ab2:	463a      	mov	r2, r7
 8010ab4:	4640      	mov	r0, r8
 8010ab6:	4798      	blx	r3
 8010ab8:	6923      	ldr	r3, [r4, #16]
 8010aba:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8010abe:	3b01      	subs	r3, #1
 8010ac0:	1eb5      	subs	r5, r6, #2
 8010ac2:	6123      	str	r3, [r4, #16]
 8010ac4:	463a      	mov	r2, r7
 8010ac6:	4640      	mov	r0, r8
 8010ac8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010acc:	4798      	blx	r3
 8010ace:	462e      	mov	r6, r5
 8010ad0:	6825      	ldr	r5, [r4, #0]
 8010ad2:	f015 0510 	ands.w	r5, r5, #16
 8010ad6:	d159      	bne.n	8010b8c <_scanf_float+0x418>
 8010ad8:	7035      	strb	r5, [r6, #0]
 8010ada:	6823      	ldr	r3, [r4, #0]
 8010adc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8010ae0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010ae4:	d11c      	bne.n	8010b20 <_scanf_float+0x3ac>
 8010ae6:	9b01      	ldr	r3, [sp, #4]
 8010ae8:	454b      	cmp	r3, r9
 8010aea:	eba3 0209 	sub.w	r2, r3, r9
 8010aee:	d124      	bne.n	8010b3a <_scanf_float+0x3c6>
 8010af0:	2200      	movs	r2, #0
 8010af2:	4659      	mov	r1, fp
 8010af4:	4640      	mov	r0, r8
 8010af6:	f000 ff6b 	bl	80119d0 <_strtod_r>
 8010afa:	f8d4 c000 	ldr.w	ip, [r4]
 8010afe:	9b03      	ldr	r3, [sp, #12]
 8010b00:	f01c 0f02 	tst.w	ip, #2
 8010b04:	4606      	mov	r6, r0
 8010b06:	460f      	mov	r7, r1
 8010b08:	681b      	ldr	r3, [r3, #0]
 8010b0a:	d021      	beq.n	8010b50 <_scanf_float+0x3dc>
 8010b0c:	9903      	ldr	r1, [sp, #12]
 8010b0e:	1d1a      	adds	r2, r3, #4
 8010b10:	600a      	str	r2, [r1, #0]
 8010b12:	681b      	ldr	r3, [r3, #0]
 8010b14:	e9c3 6700 	strd	r6, r7, [r3]
 8010b18:	68e3      	ldr	r3, [r4, #12]
 8010b1a:	3301      	adds	r3, #1
 8010b1c:	60e3      	str	r3, [r4, #12]
 8010b1e:	e66c      	b.n	80107fa <_scanf_float+0x86>
 8010b20:	9b04      	ldr	r3, [sp, #16]
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d0e4      	beq.n	8010af0 <_scanf_float+0x37c>
 8010b26:	9905      	ldr	r1, [sp, #20]
 8010b28:	230a      	movs	r3, #10
 8010b2a:	462a      	mov	r2, r5
 8010b2c:	4640      	mov	r0, r8
 8010b2e:	3101      	adds	r1, #1
 8010b30:	f000 ffda 	bl	8011ae8 <_strtol_r>
 8010b34:	9b04      	ldr	r3, [sp, #16]
 8010b36:	9e05      	ldr	r6, [sp, #20]
 8010b38:	1ac2      	subs	r2, r0, r3
 8010b3a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8010b3e:	429e      	cmp	r6, r3
 8010b40:	bf28      	it	cs
 8010b42:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8010b46:	4630      	mov	r0, r6
 8010b48:	4911      	ldr	r1, [pc, #68]	; (8010b90 <_scanf_float+0x41c>)
 8010b4a:	f000 f8c7 	bl	8010cdc <siprintf>
 8010b4e:	e7cf      	b.n	8010af0 <_scanf_float+0x37c>
 8010b50:	f01c 0f04 	tst.w	ip, #4
 8010b54:	f103 0e04 	add.w	lr, r3, #4
 8010b58:	d003      	beq.n	8010b62 <_scanf_float+0x3ee>
 8010b5a:	9903      	ldr	r1, [sp, #12]
 8010b5c:	f8c1 e000 	str.w	lr, [r1]
 8010b60:	e7d7      	b.n	8010b12 <_scanf_float+0x39e>
 8010b62:	9a03      	ldr	r2, [sp, #12]
 8010b64:	f8c2 e000 	str.w	lr, [r2]
 8010b68:	f8d3 8000 	ldr.w	r8, [r3]
 8010b6c:	4602      	mov	r2, r0
 8010b6e:	460b      	mov	r3, r1
 8010b70:	f7f2 fd24 	bl	80035bc <__aeabi_dcmpun>
 8010b74:	b128      	cbz	r0, 8010b82 <_scanf_float+0x40e>
 8010b76:	4807      	ldr	r0, [pc, #28]	; (8010b94 <_scanf_float+0x420>)
 8010b78:	f000 f8ac 	bl	8010cd4 <nanf>
 8010b7c:	f8c8 0000 	str.w	r0, [r8]
 8010b80:	e7ca      	b.n	8010b18 <_scanf_float+0x3a4>
 8010b82:	4630      	mov	r0, r6
 8010b84:	4639      	mov	r1, r7
 8010b86:	f7f2 fd77 	bl	8003678 <__aeabi_d2f>
 8010b8a:	e7f7      	b.n	8010b7c <_scanf_float+0x408>
 8010b8c:	2500      	movs	r5, #0
 8010b8e:	e634      	b.n	80107fa <_scanf_float+0x86>
 8010b90:	08016c84 	.word	0x08016c84
 8010b94:	080170a0 	.word	0x080170a0

08010b98 <iprintf>:
 8010b98:	b40f      	push	{r0, r1, r2, r3}
 8010b9a:	4b0a      	ldr	r3, [pc, #40]	; (8010bc4 <iprintf+0x2c>)
 8010b9c:	b513      	push	{r0, r1, r4, lr}
 8010b9e:	681c      	ldr	r4, [r3, #0]
 8010ba0:	b124      	cbz	r4, 8010bac <iprintf+0x14>
 8010ba2:	69a3      	ldr	r3, [r4, #24]
 8010ba4:	b913      	cbnz	r3, 8010bac <iprintf+0x14>
 8010ba6:	4620      	mov	r0, r4
 8010ba8:	f7ff f826 	bl	800fbf8 <__sinit>
 8010bac:	ab05      	add	r3, sp, #20
 8010bae:	4620      	mov	r0, r4
 8010bb0:	9a04      	ldr	r2, [sp, #16]
 8010bb2:	68a1      	ldr	r1, [r4, #8]
 8010bb4:	9301      	str	r3, [sp, #4]
 8010bb6:	f003 fa65 	bl	8014084 <_vfiprintf_r>
 8010bba:	b002      	add	sp, #8
 8010bbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010bc0:	b004      	add	sp, #16
 8010bc2:	4770      	bx	lr
 8010bc4:	2000005c 	.word	0x2000005c

08010bc8 <_puts_r>:
 8010bc8:	b570      	push	{r4, r5, r6, lr}
 8010bca:	460e      	mov	r6, r1
 8010bcc:	4605      	mov	r5, r0
 8010bce:	b118      	cbz	r0, 8010bd8 <_puts_r+0x10>
 8010bd0:	6983      	ldr	r3, [r0, #24]
 8010bd2:	b90b      	cbnz	r3, 8010bd8 <_puts_r+0x10>
 8010bd4:	f7ff f810 	bl	800fbf8 <__sinit>
 8010bd8:	69ab      	ldr	r3, [r5, #24]
 8010bda:	68ac      	ldr	r4, [r5, #8]
 8010bdc:	b913      	cbnz	r3, 8010be4 <_puts_r+0x1c>
 8010bde:	4628      	mov	r0, r5
 8010be0:	f7ff f80a 	bl	800fbf8 <__sinit>
 8010be4:	4b2c      	ldr	r3, [pc, #176]	; (8010c98 <_puts_r+0xd0>)
 8010be6:	429c      	cmp	r4, r3
 8010be8:	d120      	bne.n	8010c2c <_puts_r+0x64>
 8010bea:	686c      	ldr	r4, [r5, #4]
 8010bec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010bee:	07db      	lsls	r3, r3, #31
 8010bf0:	d405      	bmi.n	8010bfe <_puts_r+0x36>
 8010bf2:	89a3      	ldrh	r3, [r4, #12]
 8010bf4:	0598      	lsls	r0, r3, #22
 8010bf6:	d402      	bmi.n	8010bfe <_puts_r+0x36>
 8010bf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010bfa:	f7ff f8c0 	bl	800fd7e <__retarget_lock_acquire_recursive>
 8010bfe:	89a3      	ldrh	r3, [r4, #12]
 8010c00:	0719      	lsls	r1, r3, #28
 8010c02:	d51d      	bpl.n	8010c40 <_puts_r+0x78>
 8010c04:	6923      	ldr	r3, [r4, #16]
 8010c06:	b1db      	cbz	r3, 8010c40 <_puts_r+0x78>
 8010c08:	3e01      	subs	r6, #1
 8010c0a:	68a3      	ldr	r3, [r4, #8]
 8010c0c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010c10:	3b01      	subs	r3, #1
 8010c12:	60a3      	str	r3, [r4, #8]
 8010c14:	bb39      	cbnz	r1, 8010c66 <_puts_r+0x9e>
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	da38      	bge.n	8010c8c <_puts_r+0xc4>
 8010c1a:	4622      	mov	r2, r4
 8010c1c:	210a      	movs	r1, #10
 8010c1e:	4628      	mov	r0, r5
 8010c20:	f000 ff64 	bl	8011aec <__swbuf_r>
 8010c24:	3001      	adds	r0, #1
 8010c26:	d011      	beq.n	8010c4c <_puts_r+0x84>
 8010c28:	250a      	movs	r5, #10
 8010c2a:	e011      	b.n	8010c50 <_puts_r+0x88>
 8010c2c:	4b1b      	ldr	r3, [pc, #108]	; (8010c9c <_puts_r+0xd4>)
 8010c2e:	429c      	cmp	r4, r3
 8010c30:	d101      	bne.n	8010c36 <_puts_r+0x6e>
 8010c32:	68ac      	ldr	r4, [r5, #8]
 8010c34:	e7da      	b.n	8010bec <_puts_r+0x24>
 8010c36:	4b1a      	ldr	r3, [pc, #104]	; (8010ca0 <_puts_r+0xd8>)
 8010c38:	429c      	cmp	r4, r3
 8010c3a:	bf08      	it	eq
 8010c3c:	68ec      	ldreq	r4, [r5, #12]
 8010c3e:	e7d5      	b.n	8010bec <_puts_r+0x24>
 8010c40:	4621      	mov	r1, r4
 8010c42:	4628      	mov	r0, r5
 8010c44:	f000 ffb6 	bl	8011bb4 <__swsetup_r>
 8010c48:	2800      	cmp	r0, #0
 8010c4a:	d0dd      	beq.n	8010c08 <_puts_r+0x40>
 8010c4c:	f04f 35ff 	mov.w	r5, #4294967295
 8010c50:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010c52:	07da      	lsls	r2, r3, #31
 8010c54:	d405      	bmi.n	8010c62 <_puts_r+0x9a>
 8010c56:	89a3      	ldrh	r3, [r4, #12]
 8010c58:	059b      	lsls	r3, r3, #22
 8010c5a:	d402      	bmi.n	8010c62 <_puts_r+0x9a>
 8010c5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010c5e:	f7ff f88f 	bl	800fd80 <__retarget_lock_release_recursive>
 8010c62:	4628      	mov	r0, r5
 8010c64:	bd70      	pop	{r4, r5, r6, pc}
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	da04      	bge.n	8010c74 <_puts_r+0xac>
 8010c6a:	69a2      	ldr	r2, [r4, #24]
 8010c6c:	429a      	cmp	r2, r3
 8010c6e:	dc06      	bgt.n	8010c7e <_puts_r+0xb6>
 8010c70:	290a      	cmp	r1, #10
 8010c72:	d004      	beq.n	8010c7e <_puts_r+0xb6>
 8010c74:	6823      	ldr	r3, [r4, #0]
 8010c76:	1c5a      	adds	r2, r3, #1
 8010c78:	6022      	str	r2, [r4, #0]
 8010c7a:	7019      	strb	r1, [r3, #0]
 8010c7c:	e7c5      	b.n	8010c0a <_puts_r+0x42>
 8010c7e:	4622      	mov	r2, r4
 8010c80:	4628      	mov	r0, r5
 8010c82:	f000 ff33 	bl	8011aec <__swbuf_r>
 8010c86:	3001      	adds	r0, #1
 8010c88:	d1bf      	bne.n	8010c0a <_puts_r+0x42>
 8010c8a:	e7df      	b.n	8010c4c <_puts_r+0x84>
 8010c8c:	250a      	movs	r5, #10
 8010c8e:	6823      	ldr	r3, [r4, #0]
 8010c90:	1c5a      	adds	r2, r3, #1
 8010c92:	6022      	str	r2, [r4, #0]
 8010c94:	701d      	strb	r5, [r3, #0]
 8010c96:	e7db      	b.n	8010c50 <_puts_r+0x88>
 8010c98:	08016c0c 	.word	0x08016c0c
 8010c9c:	08016c2c 	.word	0x08016c2c
 8010ca0:	08016bec 	.word	0x08016bec

08010ca4 <puts>:
 8010ca4:	4b02      	ldr	r3, [pc, #8]	; (8010cb0 <puts+0xc>)
 8010ca6:	4601      	mov	r1, r0
 8010ca8:	6818      	ldr	r0, [r3, #0]
 8010caa:	f7ff bf8d 	b.w	8010bc8 <_puts_r>
 8010cae:	bf00      	nop
 8010cb0:	2000005c 	.word	0x2000005c

08010cb4 <_sbrk_r>:
 8010cb4:	b538      	push	{r3, r4, r5, lr}
 8010cb6:	2300      	movs	r3, #0
 8010cb8:	4d05      	ldr	r5, [pc, #20]	; (8010cd0 <_sbrk_r+0x1c>)
 8010cba:	4604      	mov	r4, r0
 8010cbc:	4608      	mov	r0, r1
 8010cbe:	602b      	str	r3, [r5, #0]
 8010cc0:	f7f4 f856 	bl	8004d70 <_sbrk>
 8010cc4:	1c43      	adds	r3, r0, #1
 8010cc6:	d102      	bne.n	8010cce <_sbrk_r+0x1a>
 8010cc8:	682b      	ldr	r3, [r5, #0]
 8010cca:	b103      	cbz	r3, 8010cce <_sbrk_r+0x1a>
 8010ccc:	6023      	str	r3, [r4, #0]
 8010cce:	bd38      	pop	{r3, r4, r5, pc}
 8010cd0:	20001594 	.word	0x20001594

08010cd4 <nanf>:
 8010cd4:	4800      	ldr	r0, [pc, #0]	; (8010cd8 <nanf+0x4>)
 8010cd6:	4770      	bx	lr
 8010cd8:	7fc00000 	.word	0x7fc00000

08010cdc <siprintf>:
 8010cdc:	b40e      	push	{r1, r2, r3}
 8010cde:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010ce2:	b500      	push	{lr}
 8010ce4:	b09c      	sub	sp, #112	; 0x70
 8010ce6:	ab1d      	add	r3, sp, #116	; 0x74
 8010ce8:	9002      	str	r0, [sp, #8]
 8010cea:	9006      	str	r0, [sp, #24]
 8010cec:	9107      	str	r1, [sp, #28]
 8010cee:	9104      	str	r1, [sp, #16]
 8010cf0:	4808      	ldr	r0, [pc, #32]	; (8010d14 <siprintf+0x38>)
 8010cf2:	4909      	ldr	r1, [pc, #36]	; (8010d18 <siprintf+0x3c>)
 8010cf4:	f853 2b04 	ldr.w	r2, [r3], #4
 8010cf8:	9105      	str	r1, [sp, #20]
 8010cfa:	6800      	ldr	r0, [r0, #0]
 8010cfc:	a902      	add	r1, sp, #8
 8010cfe:	9301      	str	r3, [sp, #4]
 8010d00:	f003 f898 	bl	8013e34 <_svfiprintf_r>
 8010d04:	2200      	movs	r2, #0
 8010d06:	9b02      	ldr	r3, [sp, #8]
 8010d08:	701a      	strb	r2, [r3, #0]
 8010d0a:	b01c      	add	sp, #112	; 0x70
 8010d0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010d10:	b003      	add	sp, #12
 8010d12:	4770      	bx	lr
 8010d14:	2000005c 	.word	0x2000005c
 8010d18:	ffff0208 	.word	0xffff0208

08010d1c <__sread>:
 8010d1c:	b510      	push	{r4, lr}
 8010d1e:	460c      	mov	r4, r1
 8010d20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d24:	f003 fade 	bl	80142e4 <_read_r>
 8010d28:	2800      	cmp	r0, #0
 8010d2a:	bfab      	itete	ge
 8010d2c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010d2e:	89a3      	ldrhlt	r3, [r4, #12]
 8010d30:	181b      	addge	r3, r3, r0
 8010d32:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010d36:	bfac      	ite	ge
 8010d38:	6563      	strge	r3, [r4, #84]	; 0x54
 8010d3a:	81a3      	strhlt	r3, [r4, #12]
 8010d3c:	bd10      	pop	{r4, pc}

08010d3e <__swrite>:
 8010d3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d42:	461f      	mov	r7, r3
 8010d44:	898b      	ldrh	r3, [r1, #12]
 8010d46:	4605      	mov	r5, r0
 8010d48:	05db      	lsls	r3, r3, #23
 8010d4a:	460c      	mov	r4, r1
 8010d4c:	4616      	mov	r6, r2
 8010d4e:	d505      	bpl.n	8010d5c <__swrite+0x1e>
 8010d50:	2302      	movs	r3, #2
 8010d52:	2200      	movs	r2, #0
 8010d54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d58:	f002 fa54 	bl	8013204 <_lseek_r>
 8010d5c:	89a3      	ldrh	r3, [r4, #12]
 8010d5e:	4632      	mov	r2, r6
 8010d60:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010d64:	81a3      	strh	r3, [r4, #12]
 8010d66:	4628      	mov	r0, r5
 8010d68:	463b      	mov	r3, r7
 8010d6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010d6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010d72:	f000 bf0d 	b.w	8011b90 <_write_r>

08010d76 <__sseek>:
 8010d76:	b510      	push	{r4, lr}
 8010d78:	460c      	mov	r4, r1
 8010d7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d7e:	f002 fa41 	bl	8013204 <_lseek_r>
 8010d82:	1c43      	adds	r3, r0, #1
 8010d84:	89a3      	ldrh	r3, [r4, #12]
 8010d86:	bf15      	itete	ne
 8010d88:	6560      	strne	r0, [r4, #84]	; 0x54
 8010d8a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010d8e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010d92:	81a3      	strheq	r3, [r4, #12]
 8010d94:	bf18      	it	ne
 8010d96:	81a3      	strhne	r3, [r4, #12]
 8010d98:	bd10      	pop	{r4, pc}

08010d9a <__sclose>:
 8010d9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d9e:	f000 bf77 	b.w	8011c90 <_close_r>

08010da2 <sulp>:
 8010da2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010da6:	460f      	mov	r7, r1
 8010da8:	4690      	mov	r8, r2
 8010daa:	f002 fe45 	bl	8013a38 <__ulp>
 8010dae:	4604      	mov	r4, r0
 8010db0:	460d      	mov	r5, r1
 8010db2:	f1b8 0f00 	cmp.w	r8, #0
 8010db6:	d011      	beq.n	8010ddc <sulp+0x3a>
 8010db8:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8010dbc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	dd0b      	ble.n	8010ddc <sulp+0x3a>
 8010dc4:	2400      	movs	r4, #0
 8010dc6:	051b      	lsls	r3, r3, #20
 8010dc8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8010dcc:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8010dd0:	4622      	mov	r2, r4
 8010dd2:	462b      	mov	r3, r5
 8010dd4:	f7f2 f958 	bl	8003088 <__aeabi_dmul>
 8010dd8:	4604      	mov	r4, r0
 8010dda:	460d      	mov	r5, r1
 8010ddc:	4620      	mov	r0, r4
 8010dde:	4629      	mov	r1, r5
 8010de0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010de4:	0000      	movs	r0, r0
	...

08010de8 <_strtod_l>:
 8010de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010dec:	469b      	mov	fp, r3
 8010dee:	2300      	movs	r3, #0
 8010df0:	b0a1      	sub	sp, #132	; 0x84
 8010df2:	931c      	str	r3, [sp, #112]	; 0x70
 8010df4:	4ba1      	ldr	r3, [pc, #644]	; (801107c <_strtod_l+0x294>)
 8010df6:	4682      	mov	sl, r0
 8010df8:	681f      	ldr	r7, [r3, #0]
 8010dfa:	460e      	mov	r6, r1
 8010dfc:	4638      	mov	r0, r7
 8010dfe:	9217      	str	r2, [sp, #92]	; 0x5c
 8010e00:	f7f1 ff7e 	bl	8002d00 <strlen>
 8010e04:	f04f 0800 	mov.w	r8, #0
 8010e08:	4604      	mov	r4, r0
 8010e0a:	f04f 0900 	mov.w	r9, #0
 8010e0e:	961b      	str	r6, [sp, #108]	; 0x6c
 8010e10:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010e12:	781a      	ldrb	r2, [r3, #0]
 8010e14:	2a2b      	cmp	r2, #43	; 0x2b
 8010e16:	d04c      	beq.n	8010eb2 <_strtod_l+0xca>
 8010e18:	d83a      	bhi.n	8010e90 <_strtod_l+0xa8>
 8010e1a:	2a0d      	cmp	r2, #13
 8010e1c:	d833      	bhi.n	8010e86 <_strtod_l+0x9e>
 8010e1e:	2a08      	cmp	r2, #8
 8010e20:	d833      	bhi.n	8010e8a <_strtod_l+0xa2>
 8010e22:	2a00      	cmp	r2, #0
 8010e24:	d03d      	beq.n	8010ea2 <_strtod_l+0xba>
 8010e26:	2300      	movs	r3, #0
 8010e28:	930c      	str	r3, [sp, #48]	; 0x30
 8010e2a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8010e2c:	782b      	ldrb	r3, [r5, #0]
 8010e2e:	2b30      	cmp	r3, #48	; 0x30
 8010e30:	f040 80af 	bne.w	8010f92 <_strtod_l+0x1aa>
 8010e34:	786b      	ldrb	r3, [r5, #1]
 8010e36:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8010e3a:	2b58      	cmp	r3, #88	; 0x58
 8010e3c:	d16c      	bne.n	8010f18 <_strtod_l+0x130>
 8010e3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010e40:	4650      	mov	r0, sl
 8010e42:	9301      	str	r3, [sp, #4]
 8010e44:	ab1c      	add	r3, sp, #112	; 0x70
 8010e46:	9300      	str	r3, [sp, #0]
 8010e48:	4a8d      	ldr	r2, [pc, #564]	; (8011080 <_strtod_l+0x298>)
 8010e4a:	f8cd b008 	str.w	fp, [sp, #8]
 8010e4e:	ab1d      	add	r3, sp, #116	; 0x74
 8010e50:	a91b      	add	r1, sp, #108	; 0x6c
 8010e52:	f001 fed5 	bl	8012c00 <__gethex>
 8010e56:	f010 0607 	ands.w	r6, r0, #7
 8010e5a:	4604      	mov	r4, r0
 8010e5c:	d005      	beq.n	8010e6a <_strtod_l+0x82>
 8010e5e:	2e06      	cmp	r6, #6
 8010e60:	d129      	bne.n	8010eb6 <_strtod_l+0xce>
 8010e62:	2300      	movs	r3, #0
 8010e64:	3501      	adds	r5, #1
 8010e66:	951b      	str	r5, [sp, #108]	; 0x6c
 8010e68:	930c      	str	r3, [sp, #48]	; 0x30
 8010e6a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	f040 8596 	bne.w	801199e <_strtod_l+0xbb6>
 8010e72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010e74:	b1d3      	cbz	r3, 8010eac <_strtod_l+0xc4>
 8010e76:	4642      	mov	r2, r8
 8010e78:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8010e7c:	4610      	mov	r0, r2
 8010e7e:	4619      	mov	r1, r3
 8010e80:	b021      	add	sp, #132	; 0x84
 8010e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e86:	2a20      	cmp	r2, #32
 8010e88:	d1cd      	bne.n	8010e26 <_strtod_l+0x3e>
 8010e8a:	3301      	adds	r3, #1
 8010e8c:	931b      	str	r3, [sp, #108]	; 0x6c
 8010e8e:	e7bf      	b.n	8010e10 <_strtod_l+0x28>
 8010e90:	2a2d      	cmp	r2, #45	; 0x2d
 8010e92:	d1c8      	bne.n	8010e26 <_strtod_l+0x3e>
 8010e94:	2201      	movs	r2, #1
 8010e96:	920c      	str	r2, [sp, #48]	; 0x30
 8010e98:	1c5a      	adds	r2, r3, #1
 8010e9a:	921b      	str	r2, [sp, #108]	; 0x6c
 8010e9c:	785b      	ldrb	r3, [r3, #1]
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	d1c3      	bne.n	8010e2a <_strtod_l+0x42>
 8010ea2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010ea4:	961b      	str	r6, [sp, #108]	; 0x6c
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	f040 8577 	bne.w	801199a <_strtod_l+0xbb2>
 8010eac:	4642      	mov	r2, r8
 8010eae:	464b      	mov	r3, r9
 8010eb0:	e7e4      	b.n	8010e7c <_strtod_l+0x94>
 8010eb2:	2200      	movs	r2, #0
 8010eb4:	e7ef      	b.n	8010e96 <_strtod_l+0xae>
 8010eb6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8010eb8:	b13a      	cbz	r2, 8010eca <_strtod_l+0xe2>
 8010eba:	2135      	movs	r1, #53	; 0x35
 8010ebc:	a81e      	add	r0, sp, #120	; 0x78
 8010ebe:	f002 febf 	bl	8013c40 <__copybits>
 8010ec2:	4650      	mov	r0, sl
 8010ec4:	991c      	ldr	r1, [sp, #112]	; 0x70
 8010ec6:	f002 fa87 	bl	80133d8 <_Bfree>
 8010eca:	3e01      	subs	r6, #1
 8010ecc:	2e05      	cmp	r6, #5
 8010ece:	d807      	bhi.n	8010ee0 <_strtod_l+0xf8>
 8010ed0:	e8df f006 	tbb	[pc, r6]
 8010ed4:	1d180b0e 	.word	0x1d180b0e
 8010ed8:	030e      	.short	0x030e
 8010eda:	f04f 0900 	mov.w	r9, #0
 8010ede:	46c8      	mov	r8, r9
 8010ee0:	0721      	lsls	r1, r4, #28
 8010ee2:	d5c2      	bpl.n	8010e6a <_strtod_l+0x82>
 8010ee4:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8010ee8:	e7bf      	b.n	8010e6a <_strtod_l+0x82>
 8010eea:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 8010eee:	e7f7      	b.n	8010ee0 <_strtod_l+0xf8>
 8010ef0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8010ef2:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 8010ef6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8010efa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8010efe:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8010f02:	e7ed      	b.n	8010ee0 <_strtod_l+0xf8>
 8010f04:	f04f 0800 	mov.w	r8, #0
 8010f08:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8011084 <_strtod_l+0x29c>
 8010f0c:	e7e8      	b.n	8010ee0 <_strtod_l+0xf8>
 8010f0e:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8010f12:	f04f 38ff 	mov.w	r8, #4294967295
 8010f16:	e7e3      	b.n	8010ee0 <_strtod_l+0xf8>
 8010f18:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010f1a:	1c5a      	adds	r2, r3, #1
 8010f1c:	921b      	str	r2, [sp, #108]	; 0x6c
 8010f1e:	785b      	ldrb	r3, [r3, #1]
 8010f20:	2b30      	cmp	r3, #48	; 0x30
 8010f22:	d0f9      	beq.n	8010f18 <_strtod_l+0x130>
 8010f24:	2b00      	cmp	r3, #0
 8010f26:	d0a0      	beq.n	8010e6a <_strtod_l+0x82>
 8010f28:	2301      	movs	r3, #1
 8010f2a:	9307      	str	r3, [sp, #28]
 8010f2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010f2e:	220a      	movs	r2, #10
 8010f30:	9308      	str	r3, [sp, #32]
 8010f32:	2300      	movs	r3, #0
 8010f34:	469b      	mov	fp, r3
 8010f36:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8010f3a:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8010f3c:	7805      	ldrb	r5, [r0, #0]
 8010f3e:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8010f42:	b2d9      	uxtb	r1, r3
 8010f44:	2909      	cmp	r1, #9
 8010f46:	d926      	bls.n	8010f96 <_strtod_l+0x1ae>
 8010f48:	4622      	mov	r2, r4
 8010f4a:	4639      	mov	r1, r7
 8010f4c:	f003 f9e2 	bl	8014314 <strncmp>
 8010f50:	2800      	cmp	r0, #0
 8010f52:	d032      	beq.n	8010fba <_strtod_l+0x1d2>
 8010f54:	2000      	movs	r0, #0
 8010f56:	462b      	mov	r3, r5
 8010f58:	465c      	mov	r4, fp
 8010f5a:	4602      	mov	r2, r0
 8010f5c:	9004      	str	r0, [sp, #16]
 8010f5e:	2b65      	cmp	r3, #101	; 0x65
 8010f60:	d001      	beq.n	8010f66 <_strtod_l+0x17e>
 8010f62:	2b45      	cmp	r3, #69	; 0x45
 8010f64:	d113      	bne.n	8010f8e <_strtod_l+0x1a6>
 8010f66:	b91c      	cbnz	r4, 8010f70 <_strtod_l+0x188>
 8010f68:	9b07      	ldr	r3, [sp, #28]
 8010f6a:	4303      	orrs	r3, r0
 8010f6c:	d099      	beq.n	8010ea2 <_strtod_l+0xba>
 8010f6e:	2400      	movs	r4, #0
 8010f70:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8010f72:	1c73      	adds	r3, r6, #1
 8010f74:	931b      	str	r3, [sp, #108]	; 0x6c
 8010f76:	7873      	ldrb	r3, [r6, #1]
 8010f78:	2b2b      	cmp	r3, #43	; 0x2b
 8010f7a:	d078      	beq.n	801106e <_strtod_l+0x286>
 8010f7c:	2b2d      	cmp	r3, #45	; 0x2d
 8010f7e:	d07b      	beq.n	8011078 <_strtod_l+0x290>
 8010f80:	2700      	movs	r7, #0
 8010f82:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8010f86:	2909      	cmp	r1, #9
 8010f88:	f240 8082 	bls.w	8011090 <_strtod_l+0x2a8>
 8010f8c:	961b      	str	r6, [sp, #108]	; 0x6c
 8010f8e:	2500      	movs	r5, #0
 8010f90:	e09e      	b.n	80110d0 <_strtod_l+0x2e8>
 8010f92:	2300      	movs	r3, #0
 8010f94:	e7c9      	b.n	8010f2a <_strtod_l+0x142>
 8010f96:	f1bb 0f08 	cmp.w	fp, #8
 8010f9a:	bfd5      	itete	le
 8010f9c:	9906      	ldrle	r1, [sp, #24]
 8010f9e:	9905      	ldrgt	r1, [sp, #20]
 8010fa0:	fb02 3301 	mlale	r3, r2, r1, r3
 8010fa4:	fb02 3301 	mlagt	r3, r2, r1, r3
 8010fa8:	f100 0001 	add.w	r0, r0, #1
 8010fac:	bfd4      	ite	le
 8010fae:	9306      	strle	r3, [sp, #24]
 8010fb0:	9305      	strgt	r3, [sp, #20]
 8010fb2:	f10b 0b01 	add.w	fp, fp, #1
 8010fb6:	901b      	str	r0, [sp, #108]	; 0x6c
 8010fb8:	e7bf      	b.n	8010f3a <_strtod_l+0x152>
 8010fba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010fbc:	191a      	adds	r2, r3, r4
 8010fbe:	921b      	str	r2, [sp, #108]	; 0x6c
 8010fc0:	5d1b      	ldrb	r3, [r3, r4]
 8010fc2:	f1bb 0f00 	cmp.w	fp, #0
 8010fc6:	d036      	beq.n	8011036 <_strtod_l+0x24e>
 8010fc8:	465c      	mov	r4, fp
 8010fca:	9004      	str	r0, [sp, #16]
 8010fcc:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8010fd0:	2a09      	cmp	r2, #9
 8010fd2:	d912      	bls.n	8010ffa <_strtod_l+0x212>
 8010fd4:	2201      	movs	r2, #1
 8010fd6:	e7c2      	b.n	8010f5e <_strtod_l+0x176>
 8010fd8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010fda:	3001      	adds	r0, #1
 8010fdc:	1c5a      	adds	r2, r3, #1
 8010fde:	921b      	str	r2, [sp, #108]	; 0x6c
 8010fe0:	785b      	ldrb	r3, [r3, #1]
 8010fe2:	2b30      	cmp	r3, #48	; 0x30
 8010fe4:	d0f8      	beq.n	8010fd8 <_strtod_l+0x1f0>
 8010fe6:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8010fea:	2a08      	cmp	r2, #8
 8010fec:	f200 84dc 	bhi.w	80119a8 <_strtod_l+0xbc0>
 8010ff0:	9004      	str	r0, [sp, #16]
 8010ff2:	2000      	movs	r0, #0
 8010ff4:	4604      	mov	r4, r0
 8010ff6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8010ff8:	9208      	str	r2, [sp, #32]
 8010ffa:	3b30      	subs	r3, #48	; 0x30
 8010ffc:	f100 0201 	add.w	r2, r0, #1
 8011000:	d013      	beq.n	801102a <_strtod_l+0x242>
 8011002:	9904      	ldr	r1, [sp, #16]
 8011004:	1905      	adds	r5, r0, r4
 8011006:	4411      	add	r1, r2
 8011008:	9104      	str	r1, [sp, #16]
 801100a:	4622      	mov	r2, r4
 801100c:	210a      	movs	r1, #10
 801100e:	42aa      	cmp	r2, r5
 8011010:	d113      	bne.n	801103a <_strtod_l+0x252>
 8011012:	1822      	adds	r2, r4, r0
 8011014:	2a08      	cmp	r2, #8
 8011016:	f104 0401 	add.w	r4, r4, #1
 801101a:	4404      	add	r4, r0
 801101c:	dc1b      	bgt.n	8011056 <_strtod_l+0x26e>
 801101e:	220a      	movs	r2, #10
 8011020:	9906      	ldr	r1, [sp, #24]
 8011022:	fb02 3301 	mla	r3, r2, r1, r3
 8011026:	9306      	str	r3, [sp, #24]
 8011028:	2200      	movs	r2, #0
 801102a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801102c:	4610      	mov	r0, r2
 801102e:	1c59      	adds	r1, r3, #1
 8011030:	911b      	str	r1, [sp, #108]	; 0x6c
 8011032:	785b      	ldrb	r3, [r3, #1]
 8011034:	e7ca      	b.n	8010fcc <_strtod_l+0x1e4>
 8011036:	4658      	mov	r0, fp
 8011038:	e7d3      	b.n	8010fe2 <_strtod_l+0x1fa>
 801103a:	2a08      	cmp	r2, #8
 801103c:	dc04      	bgt.n	8011048 <_strtod_l+0x260>
 801103e:	9f06      	ldr	r7, [sp, #24]
 8011040:	434f      	muls	r7, r1
 8011042:	9706      	str	r7, [sp, #24]
 8011044:	3201      	adds	r2, #1
 8011046:	e7e2      	b.n	801100e <_strtod_l+0x226>
 8011048:	1c57      	adds	r7, r2, #1
 801104a:	2f10      	cmp	r7, #16
 801104c:	bfde      	ittt	le
 801104e:	9f05      	ldrle	r7, [sp, #20]
 8011050:	434f      	mulle	r7, r1
 8011052:	9705      	strle	r7, [sp, #20]
 8011054:	e7f6      	b.n	8011044 <_strtod_l+0x25c>
 8011056:	2c10      	cmp	r4, #16
 8011058:	bfdf      	itttt	le
 801105a:	220a      	movle	r2, #10
 801105c:	9905      	ldrle	r1, [sp, #20]
 801105e:	fb02 3301 	mlale	r3, r2, r1, r3
 8011062:	9305      	strle	r3, [sp, #20]
 8011064:	e7e0      	b.n	8011028 <_strtod_l+0x240>
 8011066:	2300      	movs	r3, #0
 8011068:	2201      	movs	r2, #1
 801106a:	9304      	str	r3, [sp, #16]
 801106c:	e77c      	b.n	8010f68 <_strtod_l+0x180>
 801106e:	2700      	movs	r7, #0
 8011070:	1cb3      	adds	r3, r6, #2
 8011072:	931b      	str	r3, [sp, #108]	; 0x6c
 8011074:	78b3      	ldrb	r3, [r6, #2]
 8011076:	e784      	b.n	8010f82 <_strtod_l+0x19a>
 8011078:	2701      	movs	r7, #1
 801107a:	e7f9      	b.n	8011070 <_strtod_l+0x288>
 801107c:	08016ee0 	.word	0x08016ee0
 8011080:	08016c8c 	.word	0x08016c8c
 8011084:	7ff00000 	.word	0x7ff00000
 8011088:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801108a:	1c59      	adds	r1, r3, #1
 801108c:	911b      	str	r1, [sp, #108]	; 0x6c
 801108e:	785b      	ldrb	r3, [r3, #1]
 8011090:	2b30      	cmp	r3, #48	; 0x30
 8011092:	d0f9      	beq.n	8011088 <_strtod_l+0x2a0>
 8011094:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8011098:	2908      	cmp	r1, #8
 801109a:	f63f af78 	bhi.w	8010f8e <_strtod_l+0x1a6>
 801109e:	f04f 0e0a 	mov.w	lr, #10
 80110a2:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 80110a6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80110a8:	9309      	str	r3, [sp, #36]	; 0x24
 80110aa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80110ac:	1c59      	adds	r1, r3, #1
 80110ae:	911b      	str	r1, [sp, #108]	; 0x6c
 80110b0:	785b      	ldrb	r3, [r3, #1]
 80110b2:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 80110b6:	2d09      	cmp	r5, #9
 80110b8:	d935      	bls.n	8011126 <_strtod_l+0x33e>
 80110ba:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80110bc:	1b49      	subs	r1, r1, r5
 80110be:	2908      	cmp	r1, #8
 80110c0:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80110c4:	dc02      	bgt.n	80110cc <_strtod_l+0x2e4>
 80110c6:	4565      	cmp	r5, ip
 80110c8:	bfa8      	it	ge
 80110ca:	4665      	movge	r5, ip
 80110cc:	b107      	cbz	r7, 80110d0 <_strtod_l+0x2e8>
 80110ce:	426d      	negs	r5, r5
 80110d0:	2c00      	cmp	r4, #0
 80110d2:	d14c      	bne.n	801116e <_strtod_l+0x386>
 80110d4:	9907      	ldr	r1, [sp, #28]
 80110d6:	4301      	orrs	r1, r0
 80110d8:	f47f aec7 	bne.w	8010e6a <_strtod_l+0x82>
 80110dc:	2a00      	cmp	r2, #0
 80110de:	f47f aee0 	bne.w	8010ea2 <_strtod_l+0xba>
 80110e2:	2b69      	cmp	r3, #105	; 0x69
 80110e4:	d026      	beq.n	8011134 <_strtod_l+0x34c>
 80110e6:	dc23      	bgt.n	8011130 <_strtod_l+0x348>
 80110e8:	2b49      	cmp	r3, #73	; 0x49
 80110ea:	d023      	beq.n	8011134 <_strtod_l+0x34c>
 80110ec:	2b4e      	cmp	r3, #78	; 0x4e
 80110ee:	f47f aed8 	bne.w	8010ea2 <_strtod_l+0xba>
 80110f2:	499c      	ldr	r1, [pc, #624]	; (8011364 <_strtod_l+0x57c>)
 80110f4:	a81b      	add	r0, sp, #108	; 0x6c
 80110f6:	f001 ffd1 	bl	801309c <__match>
 80110fa:	2800      	cmp	r0, #0
 80110fc:	f43f aed1 	beq.w	8010ea2 <_strtod_l+0xba>
 8011100:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011102:	781b      	ldrb	r3, [r3, #0]
 8011104:	2b28      	cmp	r3, #40	; 0x28
 8011106:	d12c      	bne.n	8011162 <_strtod_l+0x37a>
 8011108:	4997      	ldr	r1, [pc, #604]	; (8011368 <_strtod_l+0x580>)
 801110a:	aa1e      	add	r2, sp, #120	; 0x78
 801110c:	a81b      	add	r0, sp, #108	; 0x6c
 801110e:	f001 ffd9 	bl	80130c4 <__hexnan>
 8011112:	2805      	cmp	r0, #5
 8011114:	d125      	bne.n	8011162 <_strtod_l+0x37a>
 8011116:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011118:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 801111c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8011120:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8011124:	e6a1      	b.n	8010e6a <_strtod_l+0x82>
 8011126:	fb0e 3c0c 	mla	ip, lr, ip, r3
 801112a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 801112e:	e7bc      	b.n	80110aa <_strtod_l+0x2c2>
 8011130:	2b6e      	cmp	r3, #110	; 0x6e
 8011132:	e7dc      	b.n	80110ee <_strtod_l+0x306>
 8011134:	498d      	ldr	r1, [pc, #564]	; (801136c <_strtod_l+0x584>)
 8011136:	a81b      	add	r0, sp, #108	; 0x6c
 8011138:	f001 ffb0 	bl	801309c <__match>
 801113c:	2800      	cmp	r0, #0
 801113e:	f43f aeb0 	beq.w	8010ea2 <_strtod_l+0xba>
 8011142:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011144:	498a      	ldr	r1, [pc, #552]	; (8011370 <_strtod_l+0x588>)
 8011146:	3b01      	subs	r3, #1
 8011148:	a81b      	add	r0, sp, #108	; 0x6c
 801114a:	931b      	str	r3, [sp, #108]	; 0x6c
 801114c:	f001 ffa6 	bl	801309c <__match>
 8011150:	b910      	cbnz	r0, 8011158 <_strtod_l+0x370>
 8011152:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011154:	3301      	adds	r3, #1
 8011156:	931b      	str	r3, [sp, #108]	; 0x6c
 8011158:	f04f 0800 	mov.w	r8, #0
 801115c:	f8df 9220 	ldr.w	r9, [pc, #544]	; 8011380 <_strtod_l+0x598>
 8011160:	e683      	b.n	8010e6a <_strtod_l+0x82>
 8011162:	4884      	ldr	r0, [pc, #528]	; (8011374 <_strtod_l+0x58c>)
 8011164:	f003 f8d0 	bl	8014308 <nan>
 8011168:	4680      	mov	r8, r0
 801116a:	4689      	mov	r9, r1
 801116c:	e67d      	b.n	8010e6a <_strtod_l+0x82>
 801116e:	9b04      	ldr	r3, [sp, #16]
 8011170:	f1bb 0f00 	cmp.w	fp, #0
 8011174:	bf08      	it	eq
 8011176:	46a3      	moveq	fp, r4
 8011178:	1aeb      	subs	r3, r5, r3
 801117a:	2c10      	cmp	r4, #16
 801117c:	9806      	ldr	r0, [sp, #24]
 801117e:	4626      	mov	r6, r4
 8011180:	9307      	str	r3, [sp, #28]
 8011182:	bfa8      	it	ge
 8011184:	2610      	movge	r6, #16
 8011186:	f7f1 ff05 	bl	8002f94 <__aeabi_ui2d>
 801118a:	2c09      	cmp	r4, #9
 801118c:	4680      	mov	r8, r0
 801118e:	4689      	mov	r9, r1
 8011190:	dd13      	ble.n	80111ba <_strtod_l+0x3d2>
 8011192:	4b79      	ldr	r3, [pc, #484]	; (8011378 <_strtod_l+0x590>)
 8011194:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8011198:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801119c:	f7f1 ff74 	bl	8003088 <__aeabi_dmul>
 80111a0:	4680      	mov	r8, r0
 80111a2:	9805      	ldr	r0, [sp, #20]
 80111a4:	4689      	mov	r9, r1
 80111a6:	f7f1 fef5 	bl	8002f94 <__aeabi_ui2d>
 80111aa:	4602      	mov	r2, r0
 80111ac:	460b      	mov	r3, r1
 80111ae:	4640      	mov	r0, r8
 80111b0:	4649      	mov	r1, r9
 80111b2:	f7f1 fdb3 	bl	8002d1c <__adddf3>
 80111b6:	4680      	mov	r8, r0
 80111b8:	4689      	mov	r9, r1
 80111ba:	2c0f      	cmp	r4, #15
 80111bc:	dc36      	bgt.n	801122c <_strtod_l+0x444>
 80111be:	9b07      	ldr	r3, [sp, #28]
 80111c0:	2b00      	cmp	r3, #0
 80111c2:	f43f ae52 	beq.w	8010e6a <_strtod_l+0x82>
 80111c6:	dd22      	ble.n	801120e <_strtod_l+0x426>
 80111c8:	2b16      	cmp	r3, #22
 80111ca:	dc09      	bgt.n	80111e0 <_strtod_l+0x3f8>
 80111cc:	4c6a      	ldr	r4, [pc, #424]	; (8011378 <_strtod_l+0x590>)
 80111ce:	4642      	mov	r2, r8
 80111d0:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 80111d4:	464b      	mov	r3, r9
 80111d6:	e9d4 0100 	ldrd	r0, r1, [r4]
 80111da:	f7f1 ff55 	bl	8003088 <__aeabi_dmul>
 80111de:	e7c3      	b.n	8011168 <_strtod_l+0x380>
 80111e0:	9a07      	ldr	r2, [sp, #28]
 80111e2:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80111e6:	4293      	cmp	r3, r2
 80111e8:	db20      	blt.n	801122c <_strtod_l+0x444>
 80111ea:	4d63      	ldr	r5, [pc, #396]	; (8011378 <_strtod_l+0x590>)
 80111ec:	f1c4 040f 	rsb	r4, r4, #15
 80111f0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80111f4:	4642      	mov	r2, r8
 80111f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80111fa:	464b      	mov	r3, r9
 80111fc:	f7f1 ff44 	bl	8003088 <__aeabi_dmul>
 8011200:	9b07      	ldr	r3, [sp, #28]
 8011202:	1b1c      	subs	r4, r3, r4
 8011204:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8011208:	e9d5 2300 	ldrd	r2, r3, [r5]
 801120c:	e7e5      	b.n	80111da <_strtod_l+0x3f2>
 801120e:	9b07      	ldr	r3, [sp, #28]
 8011210:	3316      	adds	r3, #22
 8011212:	db0b      	blt.n	801122c <_strtod_l+0x444>
 8011214:	9b04      	ldr	r3, [sp, #16]
 8011216:	4a58      	ldr	r2, [pc, #352]	; (8011378 <_strtod_l+0x590>)
 8011218:	1b5d      	subs	r5, r3, r5
 801121a:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 801121e:	4640      	mov	r0, r8
 8011220:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011224:	4649      	mov	r1, r9
 8011226:	f7f2 f859 	bl	80032dc <__aeabi_ddiv>
 801122a:	e79d      	b.n	8011168 <_strtod_l+0x380>
 801122c:	9b07      	ldr	r3, [sp, #28]
 801122e:	1ba6      	subs	r6, r4, r6
 8011230:	441e      	add	r6, r3
 8011232:	2e00      	cmp	r6, #0
 8011234:	dd71      	ble.n	801131a <_strtod_l+0x532>
 8011236:	f016 030f 	ands.w	r3, r6, #15
 801123a:	d00a      	beq.n	8011252 <_strtod_l+0x46a>
 801123c:	494e      	ldr	r1, [pc, #312]	; (8011378 <_strtod_l+0x590>)
 801123e:	4642      	mov	r2, r8
 8011240:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8011244:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011248:	464b      	mov	r3, r9
 801124a:	f7f1 ff1d 	bl	8003088 <__aeabi_dmul>
 801124e:	4680      	mov	r8, r0
 8011250:	4689      	mov	r9, r1
 8011252:	f036 060f 	bics.w	r6, r6, #15
 8011256:	d050      	beq.n	80112fa <_strtod_l+0x512>
 8011258:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 801125c:	dd27      	ble.n	80112ae <_strtod_l+0x4c6>
 801125e:	f04f 0b00 	mov.w	fp, #0
 8011262:	f8cd b010 	str.w	fp, [sp, #16]
 8011266:	f8cd b020 	str.w	fp, [sp, #32]
 801126a:	f8cd b018 	str.w	fp, [sp, #24]
 801126e:	2322      	movs	r3, #34	; 0x22
 8011270:	f04f 0800 	mov.w	r8, #0
 8011274:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8011380 <_strtod_l+0x598>
 8011278:	f8ca 3000 	str.w	r3, [sl]
 801127c:	9b08      	ldr	r3, [sp, #32]
 801127e:	2b00      	cmp	r3, #0
 8011280:	f43f adf3 	beq.w	8010e6a <_strtod_l+0x82>
 8011284:	4650      	mov	r0, sl
 8011286:	991c      	ldr	r1, [sp, #112]	; 0x70
 8011288:	f002 f8a6 	bl	80133d8 <_Bfree>
 801128c:	4650      	mov	r0, sl
 801128e:	9906      	ldr	r1, [sp, #24]
 8011290:	f002 f8a2 	bl	80133d8 <_Bfree>
 8011294:	4650      	mov	r0, sl
 8011296:	9904      	ldr	r1, [sp, #16]
 8011298:	f002 f89e 	bl	80133d8 <_Bfree>
 801129c:	4650      	mov	r0, sl
 801129e:	9908      	ldr	r1, [sp, #32]
 80112a0:	f002 f89a 	bl	80133d8 <_Bfree>
 80112a4:	4659      	mov	r1, fp
 80112a6:	4650      	mov	r0, sl
 80112a8:	f002 f896 	bl	80133d8 <_Bfree>
 80112ac:	e5dd      	b.n	8010e6a <_strtod_l+0x82>
 80112ae:	2300      	movs	r3, #0
 80112b0:	4640      	mov	r0, r8
 80112b2:	4649      	mov	r1, r9
 80112b4:	461f      	mov	r7, r3
 80112b6:	1136      	asrs	r6, r6, #4
 80112b8:	2e01      	cmp	r6, #1
 80112ba:	dc21      	bgt.n	8011300 <_strtod_l+0x518>
 80112bc:	b10b      	cbz	r3, 80112c2 <_strtod_l+0x4da>
 80112be:	4680      	mov	r8, r0
 80112c0:	4689      	mov	r9, r1
 80112c2:	4b2e      	ldr	r3, [pc, #184]	; (801137c <_strtod_l+0x594>)
 80112c4:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80112c8:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80112cc:	4642      	mov	r2, r8
 80112ce:	e9d7 0100 	ldrd	r0, r1, [r7]
 80112d2:	464b      	mov	r3, r9
 80112d4:	f7f1 fed8 	bl	8003088 <__aeabi_dmul>
 80112d8:	4b29      	ldr	r3, [pc, #164]	; (8011380 <_strtod_l+0x598>)
 80112da:	460a      	mov	r2, r1
 80112dc:	400b      	ands	r3, r1
 80112de:	4929      	ldr	r1, [pc, #164]	; (8011384 <_strtod_l+0x59c>)
 80112e0:	4680      	mov	r8, r0
 80112e2:	428b      	cmp	r3, r1
 80112e4:	d8bb      	bhi.n	801125e <_strtod_l+0x476>
 80112e6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80112ea:	428b      	cmp	r3, r1
 80112ec:	bf86      	itte	hi
 80112ee:	f04f 38ff 	movhi.w	r8, #4294967295
 80112f2:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8011388 <_strtod_l+0x5a0>
 80112f6:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80112fa:	2300      	movs	r3, #0
 80112fc:	9305      	str	r3, [sp, #20]
 80112fe:	e07e      	b.n	80113fe <_strtod_l+0x616>
 8011300:	07f2      	lsls	r2, r6, #31
 8011302:	d507      	bpl.n	8011314 <_strtod_l+0x52c>
 8011304:	4b1d      	ldr	r3, [pc, #116]	; (801137c <_strtod_l+0x594>)
 8011306:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801130a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801130e:	f7f1 febb 	bl	8003088 <__aeabi_dmul>
 8011312:	2301      	movs	r3, #1
 8011314:	3701      	adds	r7, #1
 8011316:	1076      	asrs	r6, r6, #1
 8011318:	e7ce      	b.n	80112b8 <_strtod_l+0x4d0>
 801131a:	d0ee      	beq.n	80112fa <_strtod_l+0x512>
 801131c:	4276      	negs	r6, r6
 801131e:	f016 020f 	ands.w	r2, r6, #15
 8011322:	d00a      	beq.n	801133a <_strtod_l+0x552>
 8011324:	4b14      	ldr	r3, [pc, #80]	; (8011378 <_strtod_l+0x590>)
 8011326:	4640      	mov	r0, r8
 8011328:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801132c:	4649      	mov	r1, r9
 801132e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011332:	f7f1 ffd3 	bl	80032dc <__aeabi_ddiv>
 8011336:	4680      	mov	r8, r0
 8011338:	4689      	mov	r9, r1
 801133a:	1136      	asrs	r6, r6, #4
 801133c:	d0dd      	beq.n	80112fa <_strtod_l+0x512>
 801133e:	2e1f      	cmp	r6, #31
 8011340:	dd24      	ble.n	801138c <_strtod_l+0x5a4>
 8011342:	f04f 0b00 	mov.w	fp, #0
 8011346:	f8cd b010 	str.w	fp, [sp, #16]
 801134a:	f8cd b020 	str.w	fp, [sp, #32]
 801134e:	f8cd b018 	str.w	fp, [sp, #24]
 8011352:	2322      	movs	r3, #34	; 0x22
 8011354:	f04f 0800 	mov.w	r8, #0
 8011358:	f04f 0900 	mov.w	r9, #0
 801135c:	f8ca 3000 	str.w	r3, [sl]
 8011360:	e78c      	b.n	801127c <_strtod_l+0x494>
 8011362:	bf00      	nop
 8011364:	08016c5d 	.word	0x08016c5d
 8011368:	08016ca0 	.word	0x08016ca0
 801136c:	08016c55 	.word	0x08016c55
 8011370:	08016de4 	.word	0x08016de4
 8011374:	080170a0 	.word	0x080170a0
 8011378:	08016f80 	.word	0x08016f80
 801137c:	08016f58 	.word	0x08016f58
 8011380:	7ff00000 	.word	0x7ff00000
 8011384:	7ca00000 	.word	0x7ca00000
 8011388:	7fefffff 	.word	0x7fefffff
 801138c:	f016 0310 	ands.w	r3, r6, #16
 8011390:	bf18      	it	ne
 8011392:	236a      	movne	r3, #106	; 0x6a
 8011394:	4640      	mov	r0, r8
 8011396:	9305      	str	r3, [sp, #20]
 8011398:	4649      	mov	r1, r9
 801139a:	2300      	movs	r3, #0
 801139c:	4fb2      	ldr	r7, [pc, #712]	; (8011668 <_strtod_l+0x880>)
 801139e:	07f2      	lsls	r2, r6, #31
 80113a0:	d504      	bpl.n	80113ac <_strtod_l+0x5c4>
 80113a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80113a6:	f7f1 fe6f 	bl	8003088 <__aeabi_dmul>
 80113aa:	2301      	movs	r3, #1
 80113ac:	1076      	asrs	r6, r6, #1
 80113ae:	f107 0708 	add.w	r7, r7, #8
 80113b2:	d1f4      	bne.n	801139e <_strtod_l+0x5b6>
 80113b4:	b10b      	cbz	r3, 80113ba <_strtod_l+0x5d2>
 80113b6:	4680      	mov	r8, r0
 80113b8:	4689      	mov	r9, r1
 80113ba:	9b05      	ldr	r3, [sp, #20]
 80113bc:	b1bb      	cbz	r3, 80113ee <_strtod_l+0x606>
 80113be:	f3c9 530a 	ubfx	r3, r9, #20, #11
 80113c2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	4649      	mov	r1, r9
 80113ca:	dd10      	ble.n	80113ee <_strtod_l+0x606>
 80113cc:	2b1f      	cmp	r3, #31
 80113ce:	f340 812b 	ble.w	8011628 <_strtod_l+0x840>
 80113d2:	2b34      	cmp	r3, #52	; 0x34
 80113d4:	bfd8      	it	le
 80113d6:	f04f 32ff 	movle.w	r2, #4294967295
 80113da:	f04f 0800 	mov.w	r8, #0
 80113de:	bfcf      	iteee	gt
 80113e0:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80113e4:	3b20      	suble	r3, #32
 80113e6:	fa02 f303 	lslle.w	r3, r2, r3
 80113ea:	ea03 0901 	andle.w	r9, r3, r1
 80113ee:	2200      	movs	r2, #0
 80113f0:	2300      	movs	r3, #0
 80113f2:	4640      	mov	r0, r8
 80113f4:	4649      	mov	r1, r9
 80113f6:	f7f2 f8af 	bl	8003558 <__aeabi_dcmpeq>
 80113fa:	2800      	cmp	r0, #0
 80113fc:	d1a1      	bne.n	8011342 <_strtod_l+0x55a>
 80113fe:	9b06      	ldr	r3, [sp, #24]
 8011400:	465a      	mov	r2, fp
 8011402:	9300      	str	r3, [sp, #0]
 8011404:	4650      	mov	r0, sl
 8011406:	4623      	mov	r3, r4
 8011408:	9908      	ldr	r1, [sp, #32]
 801140a:	f002 f851 	bl	80134b0 <__s2b>
 801140e:	9008      	str	r0, [sp, #32]
 8011410:	2800      	cmp	r0, #0
 8011412:	f43f af24 	beq.w	801125e <_strtod_l+0x476>
 8011416:	9b04      	ldr	r3, [sp, #16]
 8011418:	f04f 0b00 	mov.w	fp, #0
 801141c:	1b5d      	subs	r5, r3, r5
 801141e:	9b07      	ldr	r3, [sp, #28]
 8011420:	f8cd b010 	str.w	fp, [sp, #16]
 8011424:	2b00      	cmp	r3, #0
 8011426:	bfb4      	ite	lt
 8011428:	462b      	movlt	r3, r5
 801142a:	2300      	movge	r3, #0
 801142c:	930e      	str	r3, [sp, #56]	; 0x38
 801142e:	9b07      	ldr	r3, [sp, #28]
 8011430:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8011434:	9316      	str	r3, [sp, #88]	; 0x58
 8011436:	9b08      	ldr	r3, [sp, #32]
 8011438:	4650      	mov	r0, sl
 801143a:	6859      	ldr	r1, [r3, #4]
 801143c:	f001 ff8c 	bl	8013358 <_Balloc>
 8011440:	9006      	str	r0, [sp, #24]
 8011442:	2800      	cmp	r0, #0
 8011444:	f43f af13 	beq.w	801126e <_strtod_l+0x486>
 8011448:	9b08      	ldr	r3, [sp, #32]
 801144a:	300c      	adds	r0, #12
 801144c:	691a      	ldr	r2, [r3, #16]
 801144e:	f103 010c 	add.w	r1, r3, #12
 8011452:	3202      	adds	r2, #2
 8011454:	0092      	lsls	r2, r2, #2
 8011456:	f7fe fca2 	bl	800fd9e <memcpy>
 801145a:	ab1e      	add	r3, sp, #120	; 0x78
 801145c:	9301      	str	r3, [sp, #4]
 801145e:	ab1d      	add	r3, sp, #116	; 0x74
 8011460:	9300      	str	r3, [sp, #0]
 8011462:	4642      	mov	r2, r8
 8011464:	464b      	mov	r3, r9
 8011466:	4650      	mov	r0, sl
 8011468:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 801146c:	f002 fb5e 	bl	8013b2c <__d2b>
 8011470:	901c      	str	r0, [sp, #112]	; 0x70
 8011472:	2800      	cmp	r0, #0
 8011474:	f43f aefb 	beq.w	801126e <_strtod_l+0x486>
 8011478:	2101      	movs	r1, #1
 801147a:	4650      	mov	r0, sl
 801147c:	f002 f8b0 	bl	80135e0 <__i2b>
 8011480:	4603      	mov	r3, r0
 8011482:	9004      	str	r0, [sp, #16]
 8011484:	2800      	cmp	r0, #0
 8011486:	f43f aef2 	beq.w	801126e <_strtod_l+0x486>
 801148a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 801148c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801148e:	2d00      	cmp	r5, #0
 8011490:	bfab      	itete	ge
 8011492:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8011494:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8011496:	18ee      	addge	r6, r5, r3
 8011498:	1b5c      	sublt	r4, r3, r5
 801149a:	9b05      	ldr	r3, [sp, #20]
 801149c:	bfa8      	it	ge
 801149e:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 80114a0:	eba5 0503 	sub.w	r5, r5, r3
 80114a4:	4415      	add	r5, r2
 80114a6:	4b71      	ldr	r3, [pc, #452]	; (801166c <_strtod_l+0x884>)
 80114a8:	f105 35ff 	add.w	r5, r5, #4294967295
 80114ac:	bfb8      	it	lt
 80114ae:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80114b0:	429d      	cmp	r5, r3
 80114b2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80114b6:	f280 80c9 	bge.w	801164c <_strtod_l+0x864>
 80114ba:	1b5b      	subs	r3, r3, r5
 80114bc:	2b1f      	cmp	r3, #31
 80114be:	f04f 0701 	mov.w	r7, #1
 80114c2:	eba2 0203 	sub.w	r2, r2, r3
 80114c6:	f300 80b6 	bgt.w	8011636 <_strtod_l+0x84e>
 80114ca:	2500      	movs	r5, #0
 80114cc:	fa07 f303 	lsl.w	r3, r7, r3
 80114d0:	930f      	str	r3, [sp, #60]	; 0x3c
 80114d2:	18b7      	adds	r7, r6, r2
 80114d4:	9b05      	ldr	r3, [sp, #20]
 80114d6:	42be      	cmp	r6, r7
 80114d8:	4414      	add	r4, r2
 80114da:	441c      	add	r4, r3
 80114dc:	4633      	mov	r3, r6
 80114de:	bfa8      	it	ge
 80114e0:	463b      	movge	r3, r7
 80114e2:	42a3      	cmp	r3, r4
 80114e4:	bfa8      	it	ge
 80114e6:	4623      	movge	r3, r4
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	bfc2      	ittt	gt
 80114ec:	1aff      	subgt	r7, r7, r3
 80114ee:	1ae4      	subgt	r4, r4, r3
 80114f0:	1af6      	subgt	r6, r6, r3
 80114f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	dd17      	ble.n	8011528 <_strtod_l+0x740>
 80114f8:	461a      	mov	r2, r3
 80114fa:	4650      	mov	r0, sl
 80114fc:	9904      	ldr	r1, [sp, #16]
 80114fe:	f002 f929 	bl	8013754 <__pow5mult>
 8011502:	9004      	str	r0, [sp, #16]
 8011504:	2800      	cmp	r0, #0
 8011506:	f43f aeb2 	beq.w	801126e <_strtod_l+0x486>
 801150a:	4601      	mov	r1, r0
 801150c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801150e:	4650      	mov	r0, sl
 8011510:	f002 f87c 	bl	801360c <__multiply>
 8011514:	9009      	str	r0, [sp, #36]	; 0x24
 8011516:	2800      	cmp	r0, #0
 8011518:	f43f aea9 	beq.w	801126e <_strtod_l+0x486>
 801151c:	4650      	mov	r0, sl
 801151e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8011520:	f001 ff5a 	bl	80133d8 <_Bfree>
 8011524:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011526:	931c      	str	r3, [sp, #112]	; 0x70
 8011528:	2f00      	cmp	r7, #0
 801152a:	f300 8093 	bgt.w	8011654 <_strtod_l+0x86c>
 801152e:	9b07      	ldr	r3, [sp, #28]
 8011530:	2b00      	cmp	r3, #0
 8011532:	dd08      	ble.n	8011546 <_strtod_l+0x75e>
 8011534:	4650      	mov	r0, sl
 8011536:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011538:	9906      	ldr	r1, [sp, #24]
 801153a:	f002 f90b 	bl	8013754 <__pow5mult>
 801153e:	9006      	str	r0, [sp, #24]
 8011540:	2800      	cmp	r0, #0
 8011542:	f43f ae94 	beq.w	801126e <_strtod_l+0x486>
 8011546:	2c00      	cmp	r4, #0
 8011548:	dd08      	ble.n	801155c <_strtod_l+0x774>
 801154a:	4622      	mov	r2, r4
 801154c:	4650      	mov	r0, sl
 801154e:	9906      	ldr	r1, [sp, #24]
 8011550:	f002 f95a 	bl	8013808 <__lshift>
 8011554:	9006      	str	r0, [sp, #24]
 8011556:	2800      	cmp	r0, #0
 8011558:	f43f ae89 	beq.w	801126e <_strtod_l+0x486>
 801155c:	2e00      	cmp	r6, #0
 801155e:	dd08      	ble.n	8011572 <_strtod_l+0x78a>
 8011560:	4632      	mov	r2, r6
 8011562:	4650      	mov	r0, sl
 8011564:	9904      	ldr	r1, [sp, #16]
 8011566:	f002 f94f 	bl	8013808 <__lshift>
 801156a:	9004      	str	r0, [sp, #16]
 801156c:	2800      	cmp	r0, #0
 801156e:	f43f ae7e 	beq.w	801126e <_strtod_l+0x486>
 8011572:	4650      	mov	r0, sl
 8011574:	9a06      	ldr	r2, [sp, #24]
 8011576:	991c      	ldr	r1, [sp, #112]	; 0x70
 8011578:	f002 f9ce 	bl	8013918 <__mdiff>
 801157c:	4683      	mov	fp, r0
 801157e:	2800      	cmp	r0, #0
 8011580:	f43f ae75 	beq.w	801126e <_strtod_l+0x486>
 8011584:	2400      	movs	r4, #0
 8011586:	68c3      	ldr	r3, [r0, #12]
 8011588:	9904      	ldr	r1, [sp, #16]
 801158a:	60c4      	str	r4, [r0, #12]
 801158c:	930d      	str	r3, [sp, #52]	; 0x34
 801158e:	f002 f9a7 	bl	80138e0 <__mcmp>
 8011592:	42a0      	cmp	r0, r4
 8011594:	da70      	bge.n	8011678 <_strtod_l+0x890>
 8011596:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011598:	ea53 0308 	orrs.w	r3, r3, r8
 801159c:	f040 8096 	bne.w	80116cc <_strtod_l+0x8e4>
 80115a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	f040 8091 	bne.w	80116cc <_strtod_l+0x8e4>
 80115aa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80115ae:	0d1b      	lsrs	r3, r3, #20
 80115b0:	051b      	lsls	r3, r3, #20
 80115b2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80115b6:	f240 8089 	bls.w	80116cc <_strtod_l+0x8e4>
 80115ba:	f8db 3014 	ldr.w	r3, [fp, #20]
 80115be:	b923      	cbnz	r3, 80115ca <_strtod_l+0x7e2>
 80115c0:	f8db 3010 	ldr.w	r3, [fp, #16]
 80115c4:	2b01      	cmp	r3, #1
 80115c6:	f340 8081 	ble.w	80116cc <_strtod_l+0x8e4>
 80115ca:	4659      	mov	r1, fp
 80115cc:	2201      	movs	r2, #1
 80115ce:	4650      	mov	r0, sl
 80115d0:	f002 f91a 	bl	8013808 <__lshift>
 80115d4:	9904      	ldr	r1, [sp, #16]
 80115d6:	4683      	mov	fp, r0
 80115d8:	f002 f982 	bl	80138e0 <__mcmp>
 80115dc:	2800      	cmp	r0, #0
 80115de:	dd75      	ble.n	80116cc <_strtod_l+0x8e4>
 80115e0:	9905      	ldr	r1, [sp, #20]
 80115e2:	464b      	mov	r3, r9
 80115e4:	4a22      	ldr	r2, [pc, #136]	; (8011670 <_strtod_l+0x888>)
 80115e6:	2900      	cmp	r1, #0
 80115e8:	f000 8091 	beq.w	801170e <_strtod_l+0x926>
 80115ec:	ea02 0109 	and.w	r1, r2, r9
 80115f0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80115f4:	f300 808b 	bgt.w	801170e <_strtod_l+0x926>
 80115f8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80115fc:	f77f aea9 	ble.w	8011352 <_strtod_l+0x56a>
 8011600:	2300      	movs	r3, #0
 8011602:	4a1c      	ldr	r2, [pc, #112]	; (8011674 <_strtod_l+0x88c>)
 8011604:	4640      	mov	r0, r8
 8011606:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 801160a:	4649      	mov	r1, r9
 801160c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8011610:	f7f1 fd3a 	bl	8003088 <__aeabi_dmul>
 8011614:	460b      	mov	r3, r1
 8011616:	4303      	orrs	r3, r0
 8011618:	bf08      	it	eq
 801161a:	2322      	moveq	r3, #34	; 0x22
 801161c:	4680      	mov	r8, r0
 801161e:	4689      	mov	r9, r1
 8011620:	bf08      	it	eq
 8011622:	f8ca 3000 	streq.w	r3, [sl]
 8011626:	e62d      	b.n	8011284 <_strtod_l+0x49c>
 8011628:	f04f 32ff 	mov.w	r2, #4294967295
 801162c:	fa02 f303 	lsl.w	r3, r2, r3
 8011630:	ea03 0808 	and.w	r8, r3, r8
 8011634:	e6db      	b.n	80113ee <_strtod_l+0x606>
 8011636:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 801163a:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 801163e:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8011642:	35e2      	adds	r5, #226	; 0xe2
 8011644:	fa07 f505 	lsl.w	r5, r7, r5
 8011648:	970f      	str	r7, [sp, #60]	; 0x3c
 801164a:	e742      	b.n	80114d2 <_strtod_l+0x6ea>
 801164c:	2301      	movs	r3, #1
 801164e:	2500      	movs	r5, #0
 8011650:	930f      	str	r3, [sp, #60]	; 0x3c
 8011652:	e73e      	b.n	80114d2 <_strtod_l+0x6ea>
 8011654:	463a      	mov	r2, r7
 8011656:	4650      	mov	r0, sl
 8011658:	991c      	ldr	r1, [sp, #112]	; 0x70
 801165a:	f002 f8d5 	bl	8013808 <__lshift>
 801165e:	901c      	str	r0, [sp, #112]	; 0x70
 8011660:	2800      	cmp	r0, #0
 8011662:	f47f af64 	bne.w	801152e <_strtod_l+0x746>
 8011666:	e602      	b.n	801126e <_strtod_l+0x486>
 8011668:	08016cb8 	.word	0x08016cb8
 801166c:	fffffc02 	.word	0xfffffc02
 8011670:	7ff00000 	.word	0x7ff00000
 8011674:	39500000 	.word	0x39500000
 8011678:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801167c:	d166      	bne.n	801174c <_strtod_l+0x964>
 801167e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011680:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011684:	b35a      	cbz	r2, 80116de <_strtod_l+0x8f6>
 8011686:	4a9c      	ldr	r2, [pc, #624]	; (80118f8 <_strtod_l+0xb10>)
 8011688:	4293      	cmp	r3, r2
 801168a:	d12c      	bne.n	80116e6 <_strtod_l+0x8fe>
 801168c:	9b05      	ldr	r3, [sp, #20]
 801168e:	4640      	mov	r0, r8
 8011690:	b303      	cbz	r3, 80116d4 <_strtod_l+0x8ec>
 8011692:	464b      	mov	r3, r9
 8011694:	4a99      	ldr	r2, [pc, #612]	; (80118fc <_strtod_l+0xb14>)
 8011696:	f04f 31ff 	mov.w	r1, #4294967295
 801169a:	401a      	ands	r2, r3
 801169c:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80116a0:	d81b      	bhi.n	80116da <_strtod_l+0x8f2>
 80116a2:	0d12      	lsrs	r2, r2, #20
 80116a4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80116a8:	fa01 f303 	lsl.w	r3, r1, r3
 80116ac:	4298      	cmp	r0, r3
 80116ae:	d11a      	bne.n	80116e6 <_strtod_l+0x8fe>
 80116b0:	4b93      	ldr	r3, [pc, #588]	; (8011900 <_strtod_l+0xb18>)
 80116b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80116b4:	429a      	cmp	r2, r3
 80116b6:	d102      	bne.n	80116be <_strtod_l+0x8d6>
 80116b8:	3001      	adds	r0, #1
 80116ba:	f43f add8 	beq.w	801126e <_strtod_l+0x486>
 80116be:	f04f 0800 	mov.w	r8, #0
 80116c2:	4b8e      	ldr	r3, [pc, #568]	; (80118fc <_strtod_l+0xb14>)
 80116c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80116c6:	401a      	ands	r2, r3
 80116c8:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 80116cc:	9b05      	ldr	r3, [sp, #20]
 80116ce:	2b00      	cmp	r3, #0
 80116d0:	d196      	bne.n	8011600 <_strtod_l+0x818>
 80116d2:	e5d7      	b.n	8011284 <_strtod_l+0x49c>
 80116d4:	f04f 33ff 	mov.w	r3, #4294967295
 80116d8:	e7e8      	b.n	80116ac <_strtod_l+0x8c4>
 80116da:	460b      	mov	r3, r1
 80116dc:	e7e6      	b.n	80116ac <_strtod_l+0x8c4>
 80116de:	ea53 0308 	orrs.w	r3, r3, r8
 80116e2:	f43f af7d 	beq.w	80115e0 <_strtod_l+0x7f8>
 80116e6:	b1e5      	cbz	r5, 8011722 <_strtod_l+0x93a>
 80116e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80116ea:	421d      	tst	r5, r3
 80116ec:	d0ee      	beq.n	80116cc <_strtod_l+0x8e4>
 80116ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80116f0:	4640      	mov	r0, r8
 80116f2:	4649      	mov	r1, r9
 80116f4:	9a05      	ldr	r2, [sp, #20]
 80116f6:	b1c3      	cbz	r3, 801172a <_strtod_l+0x942>
 80116f8:	f7ff fb53 	bl	8010da2 <sulp>
 80116fc:	4602      	mov	r2, r0
 80116fe:	460b      	mov	r3, r1
 8011700:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011704:	f7f1 fb0a 	bl	8002d1c <__adddf3>
 8011708:	4680      	mov	r8, r0
 801170a:	4689      	mov	r9, r1
 801170c:	e7de      	b.n	80116cc <_strtod_l+0x8e4>
 801170e:	4013      	ands	r3, r2
 8011710:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8011714:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8011718:	f04f 38ff 	mov.w	r8, #4294967295
 801171c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8011720:	e7d4      	b.n	80116cc <_strtod_l+0x8e4>
 8011722:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011724:	ea13 0f08 	tst.w	r3, r8
 8011728:	e7e0      	b.n	80116ec <_strtod_l+0x904>
 801172a:	f7ff fb3a 	bl	8010da2 <sulp>
 801172e:	4602      	mov	r2, r0
 8011730:	460b      	mov	r3, r1
 8011732:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011736:	f7f1 faef 	bl	8002d18 <__aeabi_dsub>
 801173a:	2200      	movs	r2, #0
 801173c:	2300      	movs	r3, #0
 801173e:	4680      	mov	r8, r0
 8011740:	4689      	mov	r9, r1
 8011742:	f7f1 ff09 	bl	8003558 <__aeabi_dcmpeq>
 8011746:	2800      	cmp	r0, #0
 8011748:	d0c0      	beq.n	80116cc <_strtod_l+0x8e4>
 801174a:	e602      	b.n	8011352 <_strtod_l+0x56a>
 801174c:	4658      	mov	r0, fp
 801174e:	9904      	ldr	r1, [sp, #16]
 8011750:	f002 fa48 	bl	8013be4 <__ratio>
 8011754:	2200      	movs	r2, #0
 8011756:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801175a:	4606      	mov	r6, r0
 801175c:	460f      	mov	r7, r1
 801175e:	f7f1 ff0f 	bl	8003580 <__aeabi_dcmple>
 8011762:	2800      	cmp	r0, #0
 8011764:	d075      	beq.n	8011852 <_strtod_l+0xa6a>
 8011766:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011768:	2b00      	cmp	r3, #0
 801176a:	d047      	beq.n	80117fc <_strtod_l+0xa14>
 801176c:	2600      	movs	r6, #0
 801176e:	4f65      	ldr	r7, [pc, #404]	; (8011904 <_strtod_l+0xb1c>)
 8011770:	4d64      	ldr	r5, [pc, #400]	; (8011904 <_strtod_l+0xb1c>)
 8011772:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011774:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011778:	0d1b      	lsrs	r3, r3, #20
 801177a:	051b      	lsls	r3, r3, #20
 801177c:	930f      	str	r3, [sp, #60]	; 0x3c
 801177e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011780:	4b61      	ldr	r3, [pc, #388]	; (8011908 <_strtod_l+0xb20>)
 8011782:	429a      	cmp	r2, r3
 8011784:	f040 80c8 	bne.w	8011918 <_strtod_l+0xb30>
 8011788:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801178c:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8011790:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011792:	4640      	mov	r0, r8
 8011794:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8011798:	4649      	mov	r1, r9
 801179a:	f002 f94d 	bl	8013a38 <__ulp>
 801179e:	4602      	mov	r2, r0
 80117a0:	460b      	mov	r3, r1
 80117a2:	4630      	mov	r0, r6
 80117a4:	4639      	mov	r1, r7
 80117a6:	f7f1 fc6f 	bl	8003088 <__aeabi_dmul>
 80117aa:	4642      	mov	r2, r8
 80117ac:	464b      	mov	r3, r9
 80117ae:	f7f1 fab5 	bl	8002d1c <__adddf3>
 80117b2:	460b      	mov	r3, r1
 80117b4:	4951      	ldr	r1, [pc, #324]	; (80118fc <_strtod_l+0xb14>)
 80117b6:	4a55      	ldr	r2, [pc, #340]	; (801190c <_strtod_l+0xb24>)
 80117b8:	4019      	ands	r1, r3
 80117ba:	4291      	cmp	r1, r2
 80117bc:	4680      	mov	r8, r0
 80117be:	d95e      	bls.n	801187e <_strtod_l+0xa96>
 80117c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80117c2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80117c6:	4293      	cmp	r3, r2
 80117c8:	d103      	bne.n	80117d2 <_strtod_l+0x9ea>
 80117ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80117cc:	3301      	adds	r3, #1
 80117ce:	f43f ad4e 	beq.w	801126e <_strtod_l+0x486>
 80117d2:	f04f 38ff 	mov.w	r8, #4294967295
 80117d6:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8011900 <_strtod_l+0xb18>
 80117da:	4650      	mov	r0, sl
 80117dc:	991c      	ldr	r1, [sp, #112]	; 0x70
 80117de:	f001 fdfb 	bl	80133d8 <_Bfree>
 80117e2:	4650      	mov	r0, sl
 80117e4:	9906      	ldr	r1, [sp, #24]
 80117e6:	f001 fdf7 	bl	80133d8 <_Bfree>
 80117ea:	4650      	mov	r0, sl
 80117ec:	9904      	ldr	r1, [sp, #16]
 80117ee:	f001 fdf3 	bl	80133d8 <_Bfree>
 80117f2:	4659      	mov	r1, fp
 80117f4:	4650      	mov	r0, sl
 80117f6:	f001 fdef 	bl	80133d8 <_Bfree>
 80117fa:	e61c      	b.n	8011436 <_strtod_l+0x64e>
 80117fc:	f1b8 0f00 	cmp.w	r8, #0
 8011800:	d119      	bne.n	8011836 <_strtod_l+0xa4e>
 8011802:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011804:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011808:	b9e3      	cbnz	r3, 8011844 <_strtod_l+0xa5c>
 801180a:	2200      	movs	r2, #0
 801180c:	4630      	mov	r0, r6
 801180e:	4639      	mov	r1, r7
 8011810:	4b3c      	ldr	r3, [pc, #240]	; (8011904 <_strtod_l+0xb1c>)
 8011812:	f7f1 feab 	bl	800356c <__aeabi_dcmplt>
 8011816:	b9c8      	cbnz	r0, 801184c <_strtod_l+0xa64>
 8011818:	2200      	movs	r2, #0
 801181a:	4630      	mov	r0, r6
 801181c:	4639      	mov	r1, r7
 801181e:	4b3c      	ldr	r3, [pc, #240]	; (8011910 <_strtod_l+0xb28>)
 8011820:	f7f1 fc32 	bl	8003088 <__aeabi_dmul>
 8011824:	4604      	mov	r4, r0
 8011826:	460d      	mov	r5, r1
 8011828:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 801182c:	9418      	str	r4, [sp, #96]	; 0x60
 801182e:	9319      	str	r3, [sp, #100]	; 0x64
 8011830:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8011834:	e79d      	b.n	8011772 <_strtod_l+0x98a>
 8011836:	f1b8 0f01 	cmp.w	r8, #1
 801183a:	d103      	bne.n	8011844 <_strtod_l+0xa5c>
 801183c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801183e:	2b00      	cmp	r3, #0
 8011840:	f43f ad87 	beq.w	8011352 <_strtod_l+0x56a>
 8011844:	2600      	movs	r6, #0
 8011846:	2400      	movs	r4, #0
 8011848:	4f32      	ldr	r7, [pc, #200]	; (8011914 <_strtod_l+0xb2c>)
 801184a:	e791      	b.n	8011770 <_strtod_l+0x988>
 801184c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 801184e:	4d30      	ldr	r5, [pc, #192]	; (8011910 <_strtod_l+0xb28>)
 8011850:	e7ea      	b.n	8011828 <_strtod_l+0xa40>
 8011852:	4b2f      	ldr	r3, [pc, #188]	; (8011910 <_strtod_l+0xb28>)
 8011854:	2200      	movs	r2, #0
 8011856:	4630      	mov	r0, r6
 8011858:	4639      	mov	r1, r7
 801185a:	f7f1 fc15 	bl	8003088 <__aeabi_dmul>
 801185e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011860:	4604      	mov	r4, r0
 8011862:	460d      	mov	r5, r1
 8011864:	b933      	cbnz	r3, 8011874 <_strtod_l+0xa8c>
 8011866:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801186a:	9010      	str	r0, [sp, #64]	; 0x40
 801186c:	9311      	str	r3, [sp, #68]	; 0x44
 801186e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8011872:	e77e      	b.n	8011772 <_strtod_l+0x98a>
 8011874:	4602      	mov	r2, r0
 8011876:	460b      	mov	r3, r1
 8011878:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 801187c:	e7f7      	b.n	801186e <_strtod_l+0xa86>
 801187e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8011882:	9b05      	ldr	r3, [sp, #20]
 8011884:	2b00      	cmp	r3, #0
 8011886:	d1a8      	bne.n	80117da <_strtod_l+0x9f2>
 8011888:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801188c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801188e:	0d1b      	lsrs	r3, r3, #20
 8011890:	051b      	lsls	r3, r3, #20
 8011892:	429a      	cmp	r2, r3
 8011894:	d1a1      	bne.n	80117da <_strtod_l+0x9f2>
 8011896:	4620      	mov	r0, r4
 8011898:	4629      	mov	r1, r5
 801189a:	f7f2 fad1 	bl	8003e40 <__aeabi_d2lz>
 801189e:	f7f1 fbc5 	bl	800302c <__aeabi_l2d>
 80118a2:	4602      	mov	r2, r0
 80118a4:	460b      	mov	r3, r1
 80118a6:	4620      	mov	r0, r4
 80118a8:	4629      	mov	r1, r5
 80118aa:	f7f1 fa35 	bl	8002d18 <__aeabi_dsub>
 80118ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80118b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80118b4:	ea43 0308 	orr.w	r3, r3, r8
 80118b8:	4313      	orrs	r3, r2
 80118ba:	4604      	mov	r4, r0
 80118bc:	460d      	mov	r5, r1
 80118be:	d066      	beq.n	801198e <_strtod_l+0xba6>
 80118c0:	a309      	add	r3, pc, #36	; (adr r3, 80118e8 <_strtod_l+0xb00>)
 80118c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118c6:	f7f1 fe51 	bl	800356c <__aeabi_dcmplt>
 80118ca:	2800      	cmp	r0, #0
 80118cc:	f47f acda 	bne.w	8011284 <_strtod_l+0x49c>
 80118d0:	a307      	add	r3, pc, #28	; (adr r3, 80118f0 <_strtod_l+0xb08>)
 80118d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118d6:	4620      	mov	r0, r4
 80118d8:	4629      	mov	r1, r5
 80118da:	f7f1 fe65 	bl	80035a8 <__aeabi_dcmpgt>
 80118de:	2800      	cmp	r0, #0
 80118e0:	f43f af7b 	beq.w	80117da <_strtod_l+0x9f2>
 80118e4:	e4ce      	b.n	8011284 <_strtod_l+0x49c>
 80118e6:	bf00      	nop
 80118e8:	94a03595 	.word	0x94a03595
 80118ec:	3fdfffff 	.word	0x3fdfffff
 80118f0:	35afe535 	.word	0x35afe535
 80118f4:	3fe00000 	.word	0x3fe00000
 80118f8:	000fffff 	.word	0x000fffff
 80118fc:	7ff00000 	.word	0x7ff00000
 8011900:	7fefffff 	.word	0x7fefffff
 8011904:	3ff00000 	.word	0x3ff00000
 8011908:	7fe00000 	.word	0x7fe00000
 801190c:	7c9fffff 	.word	0x7c9fffff
 8011910:	3fe00000 	.word	0x3fe00000
 8011914:	bff00000 	.word	0xbff00000
 8011918:	9b05      	ldr	r3, [sp, #20]
 801191a:	b313      	cbz	r3, 8011962 <_strtod_l+0xb7a>
 801191c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801191e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8011922:	d81e      	bhi.n	8011962 <_strtod_l+0xb7a>
 8011924:	a326      	add	r3, pc, #152	; (adr r3, 80119c0 <_strtod_l+0xbd8>)
 8011926:	e9d3 2300 	ldrd	r2, r3, [r3]
 801192a:	4620      	mov	r0, r4
 801192c:	4629      	mov	r1, r5
 801192e:	f7f1 fe27 	bl	8003580 <__aeabi_dcmple>
 8011932:	b190      	cbz	r0, 801195a <_strtod_l+0xb72>
 8011934:	4629      	mov	r1, r5
 8011936:	4620      	mov	r0, r4
 8011938:	f7f1 fe7e 	bl	8003638 <__aeabi_d2uiz>
 801193c:	2801      	cmp	r0, #1
 801193e:	bf38      	it	cc
 8011940:	2001      	movcc	r0, #1
 8011942:	f7f1 fb27 	bl	8002f94 <__aeabi_ui2d>
 8011946:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011948:	4604      	mov	r4, r0
 801194a:	460d      	mov	r5, r1
 801194c:	b9d3      	cbnz	r3, 8011984 <_strtod_l+0xb9c>
 801194e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011952:	9012      	str	r0, [sp, #72]	; 0x48
 8011954:	9313      	str	r3, [sp, #76]	; 0x4c
 8011956:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 801195a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801195c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8011960:	1a9f      	subs	r7, r3, r2
 8011962:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011966:	f002 f867 	bl	8013a38 <__ulp>
 801196a:	4602      	mov	r2, r0
 801196c:	460b      	mov	r3, r1
 801196e:	4630      	mov	r0, r6
 8011970:	4639      	mov	r1, r7
 8011972:	f7f1 fb89 	bl	8003088 <__aeabi_dmul>
 8011976:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801197a:	f7f1 f9cf 	bl	8002d1c <__adddf3>
 801197e:	4680      	mov	r8, r0
 8011980:	4689      	mov	r9, r1
 8011982:	e77e      	b.n	8011882 <_strtod_l+0xa9a>
 8011984:	4602      	mov	r2, r0
 8011986:	460b      	mov	r3, r1
 8011988:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 801198c:	e7e3      	b.n	8011956 <_strtod_l+0xb6e>
 801198e:	a30e      	add	r3, pc, #56	; (adr r3, 80119c8 <_strtod_l+0xbe0>)
 8011990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011994:	f7f1 fdea 	bl	800356c <__aeabi_dcmplt>
 8011998:	e7a1      	b.n	80118de <_strtod_l+0xaf6>
 801199a:	2300      	movs	r3, #0
 801199c:	930c      	str	r3, [sp, #48]	; 0x30
 801199e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80119a0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80119a2:	6013      	str	r3, [r2, #0]
 80119a4:	f7ff ba65 	b.w	8010e72 <_strtod_l+0x8a>
 80119a8:	2b65      	cmp	r3, #101	; 0x65
 80119aa:	f43f ab5c 	beq.w	8011066 <_strtod_l+0x27e>
 80119ae:	2b45      	cmp	r3, #69	; 0x45
 80119b0:	f43f ab59 	beq.w	8011066 <_strtod_l+0x27e>
 80119b4:	2201      	movs	r2, #1
 80119b6:	f7ff bb8d 	b.w	80110d4 <_strtod_l+0x2ec>
 80119ba:	bf00      	nop
 80119bc:	f3af 8000 	nop.w
 80119c0:	ffc00000 	.word	0xffc00000
 80119c4:	41dfffff 	.word	0x41dfffff
 80119c8:	94a03595 	.word	0x94a03595
 80119cc:	3fcfffff 	.word	0x3fcfffff

080119d0 <_strtod_r>:
 80119d0:	4b01      	ldr	r3, [pc, #4]	; (80119d8 <_strtod_r+0x8>)
 80119d2:	f7ff ba09 	b.w	8010de8 <_strtod_l>
 80119d6:	bf00      	nop
 80119d8:	200000c4 	.word	0x200000c4

080119dc <_strtol_l.isra.0>:
 80119dc:	2b01      	cmp	r3, #1
 80119de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80119e2:	4686      	mov	lr, r0
 80119e4:	d001      	beq.n	80119ea <_strtol_l.isra.0+0xe>
 80119e6:	2b24      	cmp	r3, #36	; 0x24
 80119e8:	d906      	bls.n	80119f8 <_strtol_l.isra.0+0x1c>
 80119ea:	f7fe f8a7 	bl	800fb3c <__errno>
 80119ee:	2316      	movs	r3, #22
 80119f0:	6003      	str	r3, [r0, #0]
 80119f2:	2000      	movs	r0, #0
 80119f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80119f8:	468c      	mov	ip, r1
 80119fa:	4e3a      	ldr	r6, [pc, #232]	; (8011ae4 <_strtol_l.isra.0+0x108>)
 80119fc:	4660      	mov	r0, ip
 80119fe:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8011a02:	5da5      	ldrb	r5, [r4, r6]
 8011a04:	f015 0508 	ands.w	r5, r5, #8
 8011a08:	d1f8      	bne.n	80119fc <_strtol_l.isra.0+0x20>
 8011a0a:	2c2d      	cmp	r4, #45	; 0x2d
 8011a0c:	d133      	bne.n	8011a76 <_strtol_l.isra.0+0x9a>
 8011a0e:	f04f 0801 	mov.w	r8, #1
 8011a12:	f89c 4000 	ldrb.w	r4, [ip]
 8011a16:	f100 0c02 	add.w	ip, r0, #2
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d05d      	beq.n	8011ada <_strtol_l.isra.0+0xfe>
 8011a1e:	2b10      	cmp	r3, #16
 8011a20:	d10c      	bne.n	8011a3c <_strtol_l.isra.0+0x60>
 8011a22:	2c30      	cmp	r4, #48	; 0x30
 8011a24:	d10a      	bne.n	8011a3c <_strtol_l.isra.0+0x60>
 8011a26:	f89c 0000 	ldrb.w	r0, [ip]
 8011a2a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8011a2e:	2858      	cmp	r0, #88	; 0x58
 8011a30:	d14e      	bne.n	8011ad0 <_strtol_l.isra.0+0xf4>
 8011a32:	2310      	movs	r3, #16
 8011a34:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8011a38:	f10c 0c02 	add.w	ip, ip, #2
 8011a3c:	2500      	movs	r5, #0
 8011a3e:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 8011a42:	3f01      	subs	r7, #1
 8011a44:	fbb7 f9f3 	udiv	r9, r7, r3
 8011a48:	4628      	mov	r0, r5
 8011a4a:	fb03 7a19 	mls	sl, r3, r9, r7
 8011a4e:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8011a52:	2e09      	cmp	r6, #9
 8011a54:	d818      	bhi.n	8011a88 <_strtol_l.isra.0+0xac>
 8011a56:	4634      	mov	r4, r6
 8011a58:	42a3      	cmp	r3, r4
 8011a5a:	dd24      	ble.n	8011aa6 <_strtol_l.isra.0+0xca>
 8011a5c:	2d00      	cmp	r5, #0
 8011a5e:	db1f      	blt.n	8011aa0 <_strtol_l.isra.0+0xc4>
 8011a60:	4581      	cmp	r9, r0
 8011a62:	d31d      	bcc.n	8011aa0 <_strtol_l.isra.0+0xc4>
 8011a64:	d101      	bne.n	8011a6a <_strtol_l.isra.0+0x8e>
 8011a66:	45a2      	cmp	sl, r4
 8011a68:	db1a      	blt.n	8011aa0 <_strtol_l.isra.0+0xc4>
 8011a6a:	2501      	movs	r5, #1
 8011a6c:	fb00 4003 	mla	r0, r0, r3, r4
 8011a70:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8011a74:	e7eb      	b.n	8011a4e <_strtol_l.isra.0+0x72>
 8011a76:	2c2b      	cmp	r4, #43	; 0x2b
 8011a78:	bf08      	it	eq
 8011a7a:	f89c 4000 	ldrbeq.w	r4, [ip]
 8011a7e:	46a8      	mov	r8, r5
 8011a80:	bf08      	it	eq
 8011a82:	f100 0c02 	addeq.w	ip, r0, #2
 8011a86:	e7c8      	b.n	8011a1a <_strtol_l.isra.0+0x3e>
 8011a88:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8011a8c:	2e19      	cmp	r6, #25
 8011a8e:	d801      	bhi.n	8011a94 <_strtol_l.isra.0+0xb8>
 8011a90:	3c37      	subs	r4, #55	; 0x37
 8011a92:	e7e1      	b.n	8011a58 <_strtol_l.isra.0+0x7c>
 8011a94:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8011a98:	2e19      	cmp	r6, #25
 8011a9a:	d804      	bhi.n	8011aa6 <_strtol_l.isra.0+0xca>
 8011a9c:	3c57      	subs	r4, #87	; 0x57
 8011a9e:	e7db      	b.n	8011a58 <_strtol_l.isra.0+0x7c>
 8011aa0:	f04f 35ff 	mov.w	r5, #4294967295
 8011aa4:	e7e4      	b.n	8011a70 <_strtol_l.isra.0+0x94>
 8011aa6:	2d00      	cmp	r5, #0
 8011aa8:	da08      	bge.n	8011abc <_strtol_l.isra.0+0xe0>
 8011aaa:	2322      	movs	r3, #34	; 0x22
 8011aac:	4638      	mov	r0, r7
 8011aae:	f8ce 3000 	str.w	r3, [lr]
 8011ab2:	2a00      	cmp	r2, #0
 8011ab4:	d09e      	beq.n	80119f4 <_strtol_l.isra.0+0x18>
 8011ab6:	f10c 31ff 	add.w	r1, ip, #4294967295
 8011aba:	e007      	b.n	8011acc <_strtol_l.isra.0+0xf0>
 8011abc:	f1b8 0f00 	cmp.w	r8, #0
 8011ac0:	d000      	beq.n	8011ac4 <_strtol_l.isra.0+0xe8>
 8011ac2:	4240      	negs	r0, r0
 8011ac4:	2a00      	cmp	r2, #0
 8011ac6:	d095      	beq.n	80119f4 <_strtol_l.isra.0+0x18>
 8011ac8:	2d00      	cmp	r5, #0
 8011aca:	d1f4      	bne.n	8011ab6 <_strtol_l.isra.0+0xda>
 8011acc:	6011      	str	r1, [r2, #0]
 8011ace:	e791      	b.n	80119f4 <_strtol_l.isra.0+0x18>
 8011ad0:	2430      	movs	r4, #48	; 0x30
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	d1b2      	bne.n	8011a3c <_strtol_l.isra.0+0x60>
 8011ad6:	2308      	movs	r3, #8
 8011ad8:	e7b0      	b.n	8011a3c <_strtol_l.isra.0+0x60>
 8011ada:	2c30      	cmp	r4, #48	; 0x30
 8011adc:	d0a3      	beq.n	8011a26 <_strtol_l.isra.0+0x4a>
 8011ade:	230a      	movs	r3, #10
 8011ae0:	e7ac      	b.n	8011a3c <_strtol_l.isra.0+0x60>
 8011ae2:	bf00      	nop
 8011ae4:	08016ce1 	.word	0x08016ce1

08011ae8 <_strtol_r>:
 8011ae8:	f7ff bf78 	b.w	80119dc <_strtol_l.isra.0>

08011aec <__swbuf_r>:
 8011aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011aee:	460e      	mov	r6, r1
 8011af0:	4614      	mov	r4, r2
 8011af2:	4605      	mov	r5, r0
 8011af4:	b118      	cbz	r0, 8011afe <__swbuf_r+0x12>
 8011af6:	6983      	ldr	r3, [r0, #24]
 8011af8:	b90b      	cbnz	r3, 8011afe <__swbuf_r+0x12>
 8011afa:	f7fe f87d 	bl	800fbf8 <__sinit>
 8011afe:	4b21      	ldr	r3, [pc, #132]	; (8011b84 <__swbuf_r+0x98>)
 8011b00:	429c      	cmp	r4, r3
 8011b02:	d12b      	bne.n	8011b5c <__swbuf_r+0x70>
 8011b04:	686c      	ldr	r4, [r5, #4]
 8011b06:	69a3      	ldr	r3, [r4, #24]
 8011b08:	60a3      	str	r3, [r4, #8]
 8011b0a:	89a3      	ldrh	r3, [r4, #12]
 8011b0c:	071a      	lsls	r2, r3, #28
 8011b0e:	d52f      	bpl.n	8011b70 <__swbuf_r+0x84>
 8011b10:	6923      	ldr	r3, [r4, #16]
 8011b12:	b36b      	cbz	r3, 8011b70 <__swbuf_r+0x84>
 8011b14:	6923      	ldr	r3, [r4, #16]
 8011b16:	6820      	ldr	r0, [r4, #0]
 8011b18:	b2f6      	uxtb	r6, r6
 8011b1a:	1ac0      	subs	r0, r0, r3
 8011b1c:	6963      	ldr	r3, [r4, #20]
 8011b1e:	4637      	mov	r7, r6
 8011b20:	4283      	cmp	r3, r0
 8011b22:	dc04      	bgt.n	8011b2e <__swbuf_r+0x42>
 8011b24:	4621      	mov	r1, r4
 8011b26:	4628      	mov	r0, r5
 8011b28:	f000 ffc6 	bl	8012ab8 <_fflush_r>
 8011b2c:	bb30      	cbnz	r0, 8011b7c <__swbuf_r+0x90>
 8011b2e:	68a3      	ldr	r3, [r4, #8]
 8011b30:	3001      	adds	r0, #1
 8011b32:	3b01      	subs	r3, #1
 8011b34:	60a3      	str	r3, [r4, #8]
 8011b36:	6823      	ldr	r3, [r4, #0]
 8011b38:	1c5a      	adds	r2, r3, #1
 8011b3a:	6022      	str	r2, [r4, #0]
 8011b3c:	701e      	strb	r6, [r3, #0]
 8011b3e:	6963      	ldr	r3, [r4, #20]
 8011b40:	4283      	cmp	r3, r0
 8011b42:	d004      	beq.n	8011b4e <__swbuf_r+0x62>
 8011b44:	89a3      	ldrh	r3, [r4, #12]
 8011b46:	07db      	lsls	r3, r3, #31
 8011b48:	d506      	bpl.n	8011b58 <__swbuf_r+0x6c>
 8011b4a:	2e0a      	cmp	r6, #10
 8011b4c:	d104      	bne.n	8011b58 <__swbuf_r+0x6c>
 8011b4e:	4621      	mov	r1, r4
 8011b50:	4628      	mov	r0, r5
 8011b52:	f000 ffb1 	bl	8012ab8 <_fflush_r>
 8011b56:	b988      	cbnz	r0, 8011b7c <__swbuf_r+0x90>
 8011b58:	4638      	mov	r0, r7
 8011b5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011b5c:	4b0a      	ldr	r3, [pc, #40]	; (8011b88 <__swbuf_r+0x9c>)
 8011b5e:	429c      	cmp	r4, r3
 8011b60:	d101      	bne.n	8011b66 <__swbuf_r+0x7a>
 8011b62:	68ac      	ldr	r4, [r5, #8]
 8011b64:	e7cf      	b.n	8011b06 <__swbuf_r+0x1a>
 8011b66:	4b09      	ldr	r3, [pc, #36]	; (8011b8c <__swbuf_r+0xa0>)
 8011b68:	429c      	cmp	r4, r3
 8011b6a:	bf08      	it	eq
 8011b6c:	68ec      	ldreq	r4, [r5, #12]
 8011b6e:	e7ca      	b.n	8011b06 <__swbuf_r+0x1a>
 8011b70:	4621      	mov	r1, r4
 8011b72:	4628      	mov	r0, r5
 8011b74:	f000 f81e 	bl	8011bb4 <__swsetup_r>
 8011b78:	2800      	cmp	r0, #0
 8011b7a:	d0cb      	beq.n	8011b14 <__swbuf_r+0x28>
 8011b7c:	f04f 37ff 	mov.w	r7, #4294967295
 8011b80:	e7ea      	b.n	8011b58 <__swbuf_r+0x6c>
 8011b82:	bf00      	nop
 8011b84:	08016c0c 	.word	0x08016c0c
 8011b88:	08016c2c 	.word	0x08016c2c
 8011b8c:	08016bec 	.word	0x08016bec

08011b90 <_write_r>:
 8011b90:	b538      	push	{r3, r4, r5, lr}
 8011b92:	4604      	mov	r4, r0
 8011b94:	4608      	mov	r0, r1
 8011b96:	4611      	mov	r1, r2
 8011b98:	2200      	movs	r2, #0
 8011b9a:	4d05      	ldr	r5, [pc, #20]	; (8011bb0 <_write_r+0x20>)
 8011b9c:	602a      	str	r2, [r5, #0]
 8011b9e:	461a      	mov	r2, r3
 8011ba0:	f7f2 fb0a 	bl	80041b8 <_write>
 8011ba4:	1c43      	adds	r3, r0, #1
 8011ba6:	d102      	bne.n	8011bae <_write_r+0x1e>
 8011ba8:	682b      	ldr	r3, [r5, #0]
 8011baa:	b103      	cbz	r3, 8011bae <_write_r+0x1e>
 8011bac:	6023      	str	r3, [r4, #0]
 8011bae:	bd38      	pop	{r3, r4, r5, pc}
 8011bb0:	20001594 	.word	0x20001594

08011bb4 <__swsetup_r>:
 8011bb4:	4b32      	ldr	r3, [pc, #200]	; (8011c80 <__swsetup_r+0xcc>)
 8011bb6:	b570      	push	{r4, r5, r6, lr}
 8011bb8:	681d      	ldr	r5, [r3, #0]
 8011bba:	4606      	mov	r6, r0
 8011bbc:	460c      	mov	r4, r1
 8011bbe:	b125      	cbz	r5, 8011bca <__swsetup_r+0x16>
 8011bc0:	69ab      	ldr	r3, [r5, #24]
 8011bc2:	b913      	cbnz	r3, 8011bca <__swsetup_r+0x16>
 8011bc4:	4628      	mov	r0, r5
 8011bc6:	f7fe f817 	bl	800fbf8 <__sinit>
 8011bca:	4b2e      	ldr	r3, [pc, #184]	; (8011c84 <__swsetup_r+0xd0>)
 8011bcc:	429c      	cmp	r4, r3
 8011bce:	d10f      	bne.n	8011bf0 <__swsetup_r+0x3c>
 8011bd0:	686c      	ldr	r4, [r5, #4]
 8011bd2:	89a3      	ldrh	r3, [r4, #12]
 8011bd4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011bd8:	0719      	lsls	r1, r3, #28
 8011bda:	d42c      	bmi.n	8011c36 <__swsetup_r+0x82>
 8011bdc:	06dd      	lsls	r5, r3, #27
 8011bde:	d411      	bmi.n	8011c04 <__swsetup_r+0x50>
 8011be0:	2309      	movs	r3, #9
 8011be2:	6033      	str	r3, [r6, #0]
 8011be4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011be8:	f04f 30ff 	mov.w	r0, #4294967295
 8011bec:	81a3      	strh	r3, [r4, #12]
 8011bee:	e03e      	b.n	8011c6e <__swsetup_r+0xba>
 8011bf0:	4b25      	ldr	r3, [pc, #148]	; (8011c88 <__swsetup_r+0xd4>)
 8011bf2:	429c      	cmp	r4, r3
 8011bf4:	d101      	bne.n	8011bfa <__swsetup_r+0x46>
 8011bf6:	68ac      	ldr	r4, [r5, #8]
 8011bf8:	e7eb      	b.n	8011bd2 <__swsetup_r+0x1e>
 8011bfa:	4b24      	ldr	r3, [pc, #144]	; (8011c8c <__swsetup_r+0xd8>)
 8011bfc:	429c      	cmp	r4, r3
 8011bfe:	bf08      	it	eq
 8011c00:	68ec      	ldreq	r4, [r5, #12]
 8011c02:	e7e6      	b.n	8011bd2 <__swsetup_r+0x1e>
 8011c04:	0758      	lsls	r0, r3, #29
 8011c06:	d512      	bpl.n	8011c2e <__swsetup_r+0x7a>
 8011c08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011c0a:	b141      	cbz	r1, 8011c1e <__swsetup_r+0x6a>
 8011c0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011c10:	4299      	cmp	r1, r3
 8011c12:	d002      	beq.n	8011c1a <__swsetup_r+0x66>
 8011c14:	4630      	mov	r0, r6
 8011c16:	f002 f865 	bl	8013ce4 <_free_r>
 8011c1a:	2300      	movs	r3, #0
 8011c1c:	6363      	str	r3, [r4, #52]	; 0x34
 8011c1e:	89a3      	ldrh	r3, [r4, #12]
 8011c20:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011c24:	81a3      	strh	r3, [r4, #12]
 8011c26:	2300      	movs	r3, #0
 8011c28:	6063      	str	r3, [r4, #4]
 8011c2a:	6923      	ldr	r3, [r4, #16]
 8011c2c:	6023      	str	r3, [r4, #0]
 8011c2e:	89a3      	ldrh	r3, [r4, #12]
 8011c30:	f043 0308 	orr.w	r3, r3, #8
 8011c34:	81a3      	strh	r3, [r4, #12]
 8011c36:	6923      	ldr	r3, [r4, #16]
 8011c38:	b94b      	cbnz	r3, 8011c4e <__swsetup_r+0x9a>
 8011c3a:	89a3      	ldrh	r3, [r4, #12]
 8011c3c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011c40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011c44:	d003      	beq.n	8011c4e <__swsetup_r+0x9a>
 8011c46:	4621      	mov	r1, r4
 8011c48:	4630      	mov	r0, r6
 8011c4a:	f001 fb11 	bl	8013270 <__smakebuf_r>
 8011c4e:	89a0      	ldrh	r0, [r4, #12]
 8011c50:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011c54:	f010 0301 	ands.w	r3, r0, #1
 8011c58:	d00a      	beq.n	8011c70 <__swsetup_r+0xbc>
 8011c5a:	2300      	movs	r3, #0
 8011c5c:	60a3      	str	r3, [r4, #8]
 8011c5e:	6963      	ldr	r3, [r4, #20]
 8011c60:	425b      	negs	r3, r3
 8011c62:	61a3      	str	r3, [r4, #24]
 8011c64:	6923      	ldr	r3, [r4, #16]
 8011c66:	b943      	cbnz	r3, 8011c7a <__swsetup_r+0xc6>
 8011c68:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011c6c:	d1ba      	bne.n	8011be4 <__swsetup_r+0x30>
 8011c6e:	bd70      	pop	{r4, r5, r6, pc}
 8011c70:	0781      	lsls	r1, r0, #30
 8011c72:	bf58      	it	pl
 8011c74:	6963      	ldrpl	r3, [r4, #20]
 8011c76:	60a3      	str	r3, [r4, #8]
 8011c78:	e7f4      	b.n	8011c64 <__swsetup_r+0xb0>
 8011c7a:	2000      	movs	r0, #0
 8011c7c:	e7f7      	b.n	8011c6e <__swsetup_r+0xba>
 8011c7e:	bf00      	nop
 8011c80:	2000005c 	.word	0x2000005c
 8011c84:	08016c0c 	.word	0x08016c0c
 8011c88:	08016c2c 	.word	0x08016c2c
 8011c8c:	08016bec 	.word	0x08016bec

08011c90 <_close_r>:
 8011c90:	b538      	push	{r3, r4, r5, lr}
 8011c92:	2300      	movs	r3, #0
 8011c94:	4d05      	ldr	r5, [pc, #20]	; (8011cac <_close_r+0x1c>)
 8011c96:	4604      	mov	r4, r0
 8011c98:	4608      	mov	r0, r1
 8011c9a:	602b      	str	r3, [r5, #0]
 8011c9c:	f7f3 f838 	bl	8004d10 <_close>
 8011ca0:	1c43      	adds	r3, r0, #1
 8011ca2:	d102      	bne.n	8011caa <_close_r+0x1a>
 8011ca4:	682b      	ldr	r3, [r5, #0]
 8011ca6:	b103      	cbz	r3, 8011caa <_close_r+0x1a>
 8011ca8:	6023      	str	r3, [r4, #0]
 8011caa:	bd38      	pop	{r3, r4, r5, pc}
 8011cac:	20001594 	.word	0x20001594

08011cb0 <quorem>:
 8011cb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cb4:	6903      	ldr	r3, [r0, #16]
 8011cb6:	690c      	ldr	r4, [r1, #16]
 8011cb8:	4607      	mov	r7, r0
 8011cba:	42a3      	cmp	r3, r4
 8011cbc:	f2c0 8083 	blt.w	8011dc6 <quorem+0x116>
 8011cc0:	3c01      	subs	r4, #1
 8011cc2:	f100 0514 	add.w	r5, r0, #20
 8011cc6:	f101 0814 	add.w	r8, r1, #20
 8011cca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011cce:	9301      	str	r3, [sp, #4]
 8011cd0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011cd4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011cd8:	3301      	adds	r3, #1
 8011cda:	429a      	cmp	r2, r3
 8011cdc:	fbb2 f6f3 	udiv	r6, r2, r3
 8011ce0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8011ce4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011ce8:	d332      	bcc.n	8011d50 <quorem+0xa0>
 8011cea:	f04f 0e00 	mov.w	lr, #0
 8011cee:	4640      	mov	r0, r8
 8011cf0:	46ac      	mov	ip, r5
 8011cf2:	46f2      	mov	sl, lr
 8011cf4:	f850 2b04 	ldr.w	r2, [r0], #4
 8011cf8:	b293      	uxth	r3, r2
 8011cfa:	fb06 e303 	mla	r3, r6, r3, lr
 8011cfe:	0c12      	lsrs	r2, r2, #16
 8011d00:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8011d04:	fb06 e202 	mla	r2, r6, r2, lr
 8011d08:	b29b      	uxth	r3, r3
 8011d0a:	ebaa 0303 	sub.w	r3, sl, r3
 8011d0e:	f8dc a000 	ldr.w	sl, [ip]
 8011d12:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8011d16:	fa1f fa8a 	uxth.w	sl, sl
 8011d1a:	4453      	add	r3, sl
 8011d1c:	fa1f fa82 	uxth.w	sl, r2
 8011d20:	f8dc 2000 	ldr.w	r2, [ip]
 8011d24:	4581      	cmp	r9, r0
 8011d26:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8011d2a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011d2e:	b29b      	uxth	r3, r3
 8011d30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011d34:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8011d38:	f84c 3b04 	str.w	r3, [ip], #4
 8011d3c:	d2da      	bcs.n	8011cf4 <quorem+0x44>
 8011d3e:	f855 300b 	ldr.w	r3, [r5, fp]
 8011d42:	b92b      	cbnz	r3, 8011d50 <quorem+0xa0>
 8011d44:	9b01      	ldr	r3, [sp, #4]
 8011d46:	3b04      	subs	r3, #4
 8011d48:	429d      	cmp	r5, r3
 8011d4a:	461a      	mov	r2, r3
 8011d4c:	d32f      	bcc.n	8011dae <quorem+0xfe>
 8011d4e:	613c      	str	r4, [r7, #16]
 8011d50:	4638      	mov	r0, r7
 8011d52:	f001 fdc5 	bl	80138e0 <__mcmp>
 8011d56:	2800      	cmp	r0, #0
 8011d58:	db25      	blt.n	8011da6 <quorem+0xf6>
 8011d5a:	4628      	mov	r0, r5
 8011d5c:	f04f 0c00 	mov.w	ip, #0
 8011d60:	3601      	adds	r6, #1
 8011d62:	f858 1b04 	ldr.w	r1, [r8], #4
 8011d66:	f8d0 e000 	ldr.w	lr, [r0]
 8011d6a:	b28b      	uxth	r3, r1
 8011d6c:	ebac 0303 	sub.w	r3, ip, r3
 8011d70:	fa1f f28e 	uxth.w	r2, lr
 8011d74:	4413      	add	r3, r2
 8011d76:	0c0a      	lsrs	r2, r1, #16
 8011d78:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8011d7c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011d80:	b29b      	uxth	r3, r3
 8011d82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011d86:	45c1      	cmp	r9, r8
 8011d88:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8011d8c:	f840 3b04 	str.w	r3, [r0], #4
 8011d90:	d2e7      	bcs.n	8011d62 <quorem+0xb2>
 8011d92:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011d96:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011d9a:	b922      	cbnz	r2, 8011da6 <quorem+0xf6>
 8011d9c:	3b04      	subs	r3, #4
 8011d9e:	429d      	cmp	r5, r3
 8011da0:	461a      	mov	r2, r3
 8011da2:	d30a      	bcc.n	8011dba <quorem+0x10a>
 8011da4:	613c      	str	r4, [r7, #16]
 8011da6:	4630      	mov	r0, r6
 8011da8:	b003      	add	sp, #12
 8011daa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011dae:	6812      	ldr	r2, [r2, #0]
 8011db0:	3b04      	subs	r3, #4
 8011db2:	2a00      	cmp	r2, #0
 8011db4:	d1cb      	bne.n	8011d4e <quorem+0x9e>
 8011db6:	3c01      	subs	r4, #1
 8011db8:	e7c6      	b.n	8011d48 <quorem+0x98>
 8011dba:	6812      	ldr	r2, [r2, #0]
 8011dbc:	3b04      	subs	r3, #4
 8011dbe:	2a00      	cmp	r2, #0
 8011dc0:	d1f0      	bne.n	8011da4 <quorem+0xf4>
 8011dc2:	3c01      	subs	r4, #1
 8011dc4:	e7eb      	b.n	8011d9e <quorem+0xee>
 8011dc6:	2000      	movs	r0, #0
 8011dc8:	e7ee      	b.n	8011da8 <quorem+0xf8>
 8011dca:	0000      	movs	r0, r0
 8011dcc:	0000      	movs	r0, r0
	...

08011dd0 <_dtoa_r>:
 8011dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011dd4:	4616      	mov	r6, r2
 8011dd6:	461f      	mov	r7, r3
 8011dd8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8011dda:	b099      	sub	sp, #100	; 0x64
 8011ddc:	4605      	mov	r5, r0
 8011dde:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8011de2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8011de6:	b974      	cbnz	r4, 8011e06 <_dtoa_r+0x36>
 8011de8:	2010      	movs	r0, #16
 8011dea:	f001 fa81 	bl	80132f0 <malloc>
 8011dee:	4602      	mov	r2, r0
 8011df0:	6268      	str	r0, [r5, #36]	; 0x24
 8011df2:	b920      	cbnz	r0, 8011dfe <_dtoa_r+0x2e>
 8011df4:	21ea      	movs	r1, #234	; 0xea
 8011df6:	4bae      	ldr	r3, [pc, #696]	; (80120b0 <_dtoa_r+0x2e0>)
 8011df8:	48ae      	ldr	r0, [pc, #696]	; (80120b4 <_dtoa_r+0x2e4>)
 8011dfa:	f002 faab 	bl	8014354 <__assert_func>
 8011dfe:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011e02:	6004      	str	r4, [r0, #0]
 8011e04:	60c4      	str	r4, [r0, #12]
 8011e06:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011e08:	6819      	ldr	r1, [r3, #0]
 8011e0a:	b151      	cbz	r1, 8011e22 <_dtoa_r+0x52>
 8011e0c:	685a      	ldr	r2, [r3, #4]
 8011e0e:	2301      	movs	r3, #1
 8011e10:	4093      	lsls	r3, r2
 8011e12:	604a      	str	r2, [r1, #4]
 8011e14:	608b      	str	r3, [r1, #8]
 8011e16:	4628      	mov	r0, r5
 8011e18:	f001 fade 	bl	80133d8 <_Bfree>
 8011e1c:	2200      	movs	r2, #0
 8011e1e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011e20:	601a      	str	r2, [r3, #0]
 8011e22:	1e3b      	subs	r3, r7, #0
 8011e24:	bfaf      	iteee	ge
 8011e26:	2300      	movge	r3, #0
 8011e28:	2201      	movlt	r2, #1
 8011e2a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8011e2e:	9305      	strlt	r3, [sp, #20]
 8011e30:	bfa8      	it	ge
 8011e32:	f8c8 3000 	strge.w	r3, [r8]
 8011e36:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8011e3a:	4b9f      	ldr	r3, [pc, #636]	; (80120b8 <_dtoa_r+0x2e8>)
 8011e3c:	bfb8      	it	lt
 8011e3e:	f8c8 2000 	strlt.w	r2, [r8]
 8011e42:	ea33 0309 	bics.w	r3, r3, r9
 8011e46:	d119      	bne.n	8011e7c <_dtoa_r+0xac>
 8011e48:	f242 730f 	movw	r3, #9999	; 0x270f
 8011e4c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8011e4e:	6013      	str	r3, [r2, #0]
 8011e50:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011e54:	4333      	orrs	r3, r6
 8011e56:	f000 8580 	beq.w	801295a <_dtoa_r+0xb8a>
 8011e5a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8011e5c:	b953      	cbnz	r3, 8011e74 <_dtoa_r+0xa4>
 8011e5e:	4b97      	ldr	r3, [pc, #604]	; (80120bc <_dtoa_r+0x2ec>)
 8011e60:	e022      	b.n	8011ea8 <_dtoa_r+0xd8>
 8011e62:	4b97      	ldr	r3, [pc, #604]	; (80120c0 <_dtoa_r+0x2f0>)
 8011e64:	9308      	str	r3, [sp, #32]
 8011e66:	3308      	adds	r3, #8
 8011e68:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8011e6a:	6013      	str	r3, [r2, #0]
 8011e6c:	9808      	ldr	r0, [sp, #32]
 8011e6e:	b019      	add	sp, #100	; 0x64
 8011e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e74:	4b91      	ldr	r3, [pc, #580]	; (80120bc <_dtoa_r+0x2ec>)
 8011e76:	9308      	str	r3, [sp, #32]
 8011e78:	3303      	adds	r3, #3
 8011e7a:	e7f5      	b.n	8011e68 <_dtoa_r+0x98>
 8011e7c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8011e80:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8011e84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8011e88:	2200      	movs	r2, #0
 8011e8a:	2300      	movs	r3, #0
 8011e8c:	f7f1 fb64 	bl	8003558 <__aeabi_dcmpeq>
 8011e90:	4680      	mov	r8, r0
 8011e92:	b158      	cbz	r0, 8011eac <_dtoa_r+0xdc>
 8011e94:	2301      	movs	r3, #1
 8011e96:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8011e98:	6013      	str	r3, [r2, #0]
 8011e9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8011e9c:	2b00      	cmp	r3, #0
 8011e9e:	f000 8559 	beq.w	8012954 <_dtoa_r+0xb84>
 8011ea2:	4888      	ldr	r0, [pc, #544]	; (80120c4 <_dtoa_r+0x2f4>)
 8011ea4:	6018      	str	r0, [r3, #0]
 8011ea6:	1e43      	subs	r3, r0, #1
 8011ea8:	9308      	str	r3, [sp, #32]
 8011eaa:	e7df      	b.n	8011e6c <_dtoa_r+0x9c>
 8011eac:	ab16      	add	r3, sp, #88	; 0x58
 8011eae:	9301      	str	r3, [sp, #4]
 8011eb0:	ab17      	add	r3, sp, #92	; 0x5c
 8011eb2:	9300      	str	r3, [sp, #0]
 8011eb4:	4628      	mov	r0, r5
 8011eb6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8011eba:	f001 fe37 	bl	8013b2c <__d2b>
 8011ebe:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8011ec2:	4682      	mov	sl, r0
 8011ec4:	2c00      	cmp	r4, #0
 8011ec6:	d07e      	beq.n	8011fc6 <_dtoa_r+0x1f6>
 8011ec8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8011ecc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011ece:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8011ed2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011ed6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8011eda:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8011ede:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8011ee2:	2200      	movs	r2, #0
 8011ee4:	4b78      	ldr	r3, [pc, #480]	; (80120c8 <_dtoa_r+0x2f8>)
 8011ee6:	f7f0 ff17 	bl	8002d18 <__aeabi_dsub>
 8011eea:	a36b      	add	r3, pc, #428	; (adr r3, 8012098 <_dtoa_r+0x2c8>)
 8011eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ef0:	f7f1 f8ca 	bl	8003088 <__aeabi_dmul>
 8011ef4:	a36a      	add	r3, pc, #424	; (adr r3, 80120a0 <_dtoa_r+0x2d0>)
 8011ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011efa:	f7f0 ff0f 	bl	8002d1c <__adddf3>
 8011efe:	4606      	mov	r6, r0
 8011f00:	4620      	mov	r0, r4
 8011f02:	460f      	mov	r7, r1
 8011f04:	f7f1 f856 	bl	8002fb4 <__aeabi_i2d>
 8011f08:	a367      	add	r3, pc, #412	; (adr r3, 80120a8 <_dtoa_r+0x2d8>)
 8011f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f0e:	f7f1 f8bb 	bl	8003088 <__aeabi_dmul>
 8011f12:	4602      	mov	r2, r0
 8011f14:	460b      	mov	r3, r1
 8011f16:	4630      	mov	r0, r6
 8011f18:	4639      	mov	r1, r7
 8011f1a:	f7f0 feff 	bl	8002d1c <__adddf3>
 8011f1e:	4606      	mov	r6, r0
 8011f20:	460f      	mov	r7, r1
 8011f22:	f7f1 fb61 	bl	80035e8 <__aeabi_d2iz>
 8011f26:	2200      	movs	r2, #0
 8011f28:	4681      	mov	r9, r0
 8011f2a:	2300      	movs	r3, #0
 8011f2c:	4630      	mov	r0, r6
 8011f2e:	4639      	mov	r1, r7
 8011f30:	f7f1 fb1c 	bl	800356c <__aeabi_dcmplt>
 8011f34:	b148      	cbz	r0, 8011f4a <_dtoa_r+0x17a>
 8011f36:	4648      	mov	r0, r9
 8011f38:	f7f1 f83c 	bl	8002fb4 <__aeabi_i2d>
 8011f3c:	4632      	mov	r2, r6
 8011f3e:	463b      	mov	r3, r7
 8011f40:	f7f1 fb0a 	bl	8003558 <__aeabi_dcmpeq>
 8011f44:	b908      	cbnz	r0, 8011f4a <_dtoa_r+0x17a>
 8011f46:	f109 39ff 	add.w	r9, r9, #4294967295
 8011f4a:	f1b9 0f16 	cmp.w	r9, #22
 8011f4e:	d857      	bhi.n	8012000 <_dtoa_r+0x230>
 8011f50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8011f54:	4b5d      	ldr	r3, [pc, #372]	; (80120cc <_dtoa_r+0x2fc>)
 8011f56:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8011f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f5e:	f7f1 fb05 	bl	800356c <__aeabi_dcmplt>
 8011f62:	2800      	cmp	r0, #0
 8011f64:	d04e      	beq.n	8012004 <_dtoa_r+0x234>
 8011f66:	2300      	movs	r3, #0
 8011f68:	f109 39ff 	add.w	r9, r9, #4294967295
 8011f6c:	930f      	str	r3, [sp, #60]	; 0x3c
 8011f6e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011f70:	1b1c      	subs	r4, r3, r4
 8011f72:	1e63      	subs	r3, r4, #1
 8011f74:	9309      	str	r3, [sp, #36]	; 0x24
 8011f76:	bf49      	itett	mi
 8011f78:	f1c4 0301 	rsbmi	r3, r4, #1
 8011f7c:	2300      	movpl	r3, #0
 8011f7e:	9306      	strmi	r3, [sp, #24]
 8011f80:	2300      	movmi	r3, #0
 8011f82:	bf54      	ite	pl
 8011f84:	9306      	strpl	r3, [sp, #24]
 8011f86:	9309      	strmi	r3, [sp, #36]	; 0x24
 8011f88:	f1b9 0f00 	cmp.w	r9, #0
 8011f8c:	db3c      	blt.n	8012008 <_dtoa_r+0x238>
 8011f8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011f90:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8011f94:	444b      	add	r3, r9
 8011f96:	9309      	str	r3, [sp, #36]	; 0x24
 8011f98:	2300      	movs	r3, #0
 8011f9a:	930a      	str	r3, [sp, #40]	; 0x28
 8011f9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011f9e:	2b09      	cmp	r3, #9
 8011fa0:	d86c      	bhi.n	801207c <_dtoa_r+0x2ac>
 8011fa2:	2b05      	cmp	r3, #5
 8011fa4:	bfc4      	itt	gt
 8011fa6:	3b04      	subgt	r3, #4
 8011fa8:	9322      	strgt	r3, [sp, #136]	; 0x88
 8011faa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011fac:	bfc8      	it	gt
 8011fae:	2400      	movgt	r4, #0
 8011fb0:	f1a3 0302 	sub.w	r3, r3, #2
 8011fb4:	bfd8      	it	le
 8011fb6:	2401      	movle	r4, #1
 8011fb8:	2b03      	cmp	r3, #3
 8011fba:	f200 808b 	bhi.w	80120d4 <_dtoa_r+0x304>
 8011fbe:	e8df f003 	tbb	[pc, r3]
 8011fc2:	4f2d      	.short	0x4f2d
 8011fc4:	5b4d      	.short	0x5b4d
 8011fc6:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8011fca:	441c      	add	r4, r3
 8011fcc:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8011fd0:	2b20      	cmp	r3, #32
 8011fd2:	bfc3      	ittte	gt
 8011fd4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8011fd8:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8011fdc:	fa09 f303 	lslgt.w	r3, r9, r3
 8011fe0:	f1c3 0320 	rsble	r3, r3, #32
 8011fe4:	bfc6      	itte	gt
 8011fe6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8011fea:	4318      	orrgt	r0, r3
 8011fec:	fa06 f003 	lslle.w	r0, r6, r3
 8011ff0:	f7f0 ffd0 	bl	8002f94 <__aeabi_ui2d>
 8011ff4:	2301      	movs	r3, #1
 8011ff6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8011ffa:	3c01      	subs	r4, #1
 8011ffc:	9313      	str	r3, [sp, #76]	; 0x4c
 8011ffe:	e770      	b.n	8011ee2 <_dtoa_r+0x112>
 8012000:	2301      	movs	r3, #1
 8012002:	e7b3      	b.n	8011f6c <_dtoa_r+0x19c>
 8012004:	900f      	str	r0, [sp, #60]	; 0x3c
 8012006:	e7b2      	b.n	8011f6e <_dtoa_r+0x19e>
 8012008:	9b06      	ldr	r3, [sp, #24]
 801200a:	eba3 0309 	sub.w	r3, r3, r9
 801200e:	9306      	str	r3, [sp, #24]
 8012010:	f1c9 0300 	rsb	r3, r9, #0
 8012014:	930a      	str	r3, [sp, #40]	; 0x28
 8012016:	2300      	movs	r3, #0
 8012018:	930e      	str	r3, [sp, #56]	; 0x38
 801201a:	e7bf      	b.n	8011f9c <_dtoa_r+0x1cc>
 801201c:	2300      	movs	r3, #0
 801201e:	930b      	str	r3, [sp, #44]	; 0x2c
 8012020:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012022:	2b00      	cmp	r3, #0
 8012024:	dc59      	bgt.n	80120da <_dtoa_r+0x30a>
 8012026:	f04f 0b01 	mov.w	fp, #1
 801202a:	465b      	mov	r3, fp
 801202c:	f8cd b008 	str.w	fp, [sp, #8]
 8012030:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8012034:	2200      	movs	r2, #0
 8012036:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8012038:	6042      	str	r2, [r0, #4]
 801203a:	2204      	movs	r2, #4
 801203c:	f102 0614 	add.w	r6, r2, #20
 8012040:	429e      	cmp	r6, r3
 8012042:	6841      	ldr	r1, [r0, #4]
 8012044:	d94f      	bls.n	80120e6 <_dtoa_r+0x316>
 8012046:	4628      	mov	r0, r5
 8012048:	f001 f986 	bl	8013358 <_Balloc>
 801204c:	9008      	str	r0, [sp, #32]
 801204e:	2800      	cmp	r0, #0
 8012050:	d14d      	bne.n	80120ee <_dtoa_r+0x31e>
 8012052:	4602      	mov	r2, r0
 8012054:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8012058:	4b1d      	ldr	r3, [pc, #116]	; (80120d0 <_dtoa_r+0x300>)
 801205a:	e6cd      	b.n	8011df8 <_dtoa_r+0x28>
 801205c:	2301      	movs	r3, #1
 801205e:	e7de      	b.n	801201e <_dtoa_r+0x24e>
 8012060:	2300      	movs	r3, #0
 8012062:	930b      	str	r3, [sp, #44]	; 0x2c
 8012064:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012066:	eb09 0b03 	add.w	fp, r9, r3
 801206a:	f10b 0301 	add.w	r3, fp, #1
 801206e:	2b01      	cmp	r3, #1
 8012070:	9302      	str	r3, [sp, #8]
 8012072:	bfb8      	it	lt
 8012074:	2301      	movlt	r3, #1
 8012076:	e7dd      	b.n	8012034 <_dtoa_r+0x264>
 8012078:	2301      	movs	r3, #1
 801207a:	e7f2      	b.n	8012062 <_dtoa_r+0x292>
 801207c:	2401      	movs	r4, #1
 801207e:	2300      	movs	r3, #0
 8012080:	940b      	str	r4, [sp, #44]	; 0x2c
 8012082:	9322      	str	r3, [sp, #136]	; 0x88
 8012084:	f04f 3bff 	mov.w	fp, #4294967295
 8012088:	2200      	movs	r2, #0
 801208a:	2312      	movs	r3, #18
 801208c:	f8cd b008 	str.w	fp, [sp, #8]
 8012090:	9223      	str	r2, [sp, #140]	; 0x8c
 8012092:	e7cf      	b.n	8012034 <_dtoa_r+0x264>
 8012094:	f3af 8000 	nop.w
 8012098:	636f4361 	.word	0x636f4361
 801209c:	3fd287a7 	.word	0x3fd287a7
 80120a0:	8b60c8b3 	.word	0x8b60c8b3
 80120a4:	3fc68a28 	.word	0x3fc68a28
 80120a8:	509f79fb 	.word	0x509f79fb
 80120ac:	3fd34413 	.word	0x3fd34413
 80120b0:	08016dee 	.word	0x08016dee
 80120b4:	08016e05 	.word	0x08016e05
 80120b8:	7ff00000 	.word	0x7ff00000
 80120bc:	08016dea 	.word	0x08016dea
 80120c0:	08016de1 	.word	0x08016de1
 80120c4:	08016c61 	.word	0x08016c61
 80120c8:	3ff80000 	.word	0x3ff80000
 80120cc:	08016f80 	.word	0x08016f80
 80120d0:	08016e64 	.word	0x08016e64
 80120d4:	2301      	movs	r3, #1
 80120d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80120d8:	e7d4      	b.n	8012084 <_dtoa_r+0x2b4>
 80120da:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80120de:	465b      	mov	r3, fp
 80120e0:	f8cd b008 	str.w	fp, [sp, #8]
 80120e4:	e7a6      	b.n	8012034 <_dtoa_r+0x264>
 80120e6:	3101      	adds	r1, #1
 80120e8:	6041      	str	r1, [r0, #4]
 80120ea:	0052      	lsls	r2, r2, #1
 80120ec:	e7a6      	b.n	801203c <_dtoa_r+0x26c>
 80120ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80120f0:	9a08      	ldr	r2, [sp, #32]
 80120f2:	601a      	str	r2, [r3, #0]
 80120f4:	9b02      	ldr	r3, [sp, #8]
 80120f6:	2b0e      	cmp	r3, #14
 80120f8:	f200 80a8 	bhi.w	801224c <_dtoa_r+0x47c>
 80120fc:	2c00      	cmp	r4, #0
 80120fe:	f000 80a5 	beq.w	801224c <_dtoa_r+0x47c>
 8012102:	f1b9 0f00 	cmp.w	r9, #0
 8012106:	dd34      	ble.n	8012172 <_dtoa_r+0x3a2>
 8012108:	4a9a      	ldr	r2, [pc, #616]	; (8012374 <_dtoa_r+0x5a4>)
 801210a:	f009 030f 	and.w	r3, r9, #15
 801210e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8012112:	f419 7f80 	tst.w	r9, #256	; 0x100
 8012116:	e9d3 3400 	ldrd	r3, r4, [r3]
 801211a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 801211e:	ea4f 1429 	mov.w	r4, r9, asr #4
 8012122:	d016      	beq.n	8012152 <_dtoa_r+0x382>
 8012124:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012128:	4b93      	ldr	r3, [pc, #588]	; (8012378 <_dtoa_r+0x5a8>)
 801212a:	2703      	movs	r7, #3
 801212c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012130:	f7f1 f8d4 	bl	80032dc <__aeabi_ddiv>
 8012134:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012138:	f004 040f 	and.w	r4, r4, #15
 801213c:	4e8e      	ldr	r6, [pc, #568]	; (8012378 <_dtoa_r+0x5a8>)
 801213e:	b954      	cbnz	r4, 8012156 <_dtoa_r+0x386>
 8012140:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8012144:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012148:	f7f1 f8c8 	bl	80032dc <__aeabi_ddiv>
 801214c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012150:	e029      	b.n	80121a6 <_dtoa_r+0x3d6>
 8012152:	2702      	movs	r7, #2
 8012154:	e7f2      	b.n	801213c <_dtoa_r+0x36c>
 8012156:	07e1      	lsls	r1, r4, #31
 8012158:	d508      	bpl.n	801216c <_dtoa_r+0x39c>
 801215a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801215e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012162:	f7f0 ff91 	bl	8003088 <__aeabi_dmul>
 8012166:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 801216a:	3701      	adds	r7, #1
 801216c:	1064      	asrs	r4, r4, #1
 801216e:	3608      	adds	r6, #8
 8012170:	e7e5      	b.n	801213e <_dtoa_r+0x36e>
 8012172:	f000 80a5 	beq.w	80122c0 <_dtoa_r+0x4f0>
 8012176:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801217a:	f1c9 0400 	rsb	r4, r9, #0
 801217e:	4b7d      	ldr	r3, [pc, #500]	; (8012374 <_dtoa_r+0x5a4>)
 8012180:	f004 020f 	and.w	r2, r4, #15
 8012184:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012188:	e9d3 2300 	ldrd	r2, r3, [r3]
 801218c:	f7f0 ff7c 	bl	8003088 <__aeabi_dmul>
 8012190:	2702      	movs	r7, #2
 8012192:	2300      	movs	r3, #0
 8012194:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012198:	4e77      	ldr	r6, [pc, #476]	; (8012378 <_dtoa_r+0x5a8>)
 801219a:	1124      	asrs	r4, r4, #4
 801219c:	2c00      	cmp	r4, #0
 801219e:	f040 8084 	bne.w	80122aa <_dtoa_r+0x4da>
 80121a2:	2b00      	cmp	r3, #0
 80121a4:	d1d2      	bne.n	801214c <_dtoa_r+0x37c>
 80121a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	f000 808b 	beq.w	80122c4 <_dtoa_r+0x4f4>
 80121ae:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80121b2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80121b6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80121ba:	2200      	movs	r2, #0
 80121bc:	4b6f      	ldr	r3, [pc, #444]	; (801237c <_dtoa_r+0x5ac>)
 80121be:	f7f1 f9d5 	bl	800356c <__aeabi_dcmplt>
 80121c2:	2800      	cmp	r0, #0
 80121c4:	d07e      	beq.n	80122c4 <_dtoa_r+0x4f4>
 80121c6:	9b02      	ldr	r3, [sp, #8]
 80121c8:	2b00      	cmp	r3, #0
 80121ca:	d07b      	beq.n	80122c4 <_dtoa_r+0x4f4>
 80121cc:	f1bb 0f00 	cmp.w	fp, #0
 80121d0:	dd38      	ble.n	8012244 <_dtoa_r+0x474>
 80121d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80121d6:	2200      	movs	r2, #0
 80121d8:	4b69      	ldr	r3, [pc, #420]	; (8012380 <_dtoa_r+0x5b0>)
 80121da:	f7f0 ff55 	bl	8003088 <__aeabi_dmul>
 80121de:	465c      	mov	r4, fp
 80121e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80121e4:	f109 38ff 	add.w	r8, r9, #4294967295
 80121e8:	3701      	adds	r7, #1
 80121ea:	4638      	mov	r0, r7
 80121ec:	f7f0 fee2 	bl	8002fb4 <__aeabi_i2d>
 80121f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80121f4:	f7f0 ff48 	bl	8003088 <__aeabi_dmul>
 80121f8:	2200      	movs	r2, #0
 80121fa:	4b62      	ldr	r3, [pc, #392]	; (8012384 <_dtoa_r+0x5b4>)
 80121fc:	f7f0 fd8e 	bl	8002d1c <__adddf3>
 8012200:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8012204:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8012208:	9611      	str	r6, [sp, #68]	; 0x44
 801220a:	2c00      	cmp	r4, #0
 801220c:	d15d      	bne.n	80122ca <_dtoa_r+0x4fa>
 801220e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012212:	2200      	movs	r2, #0
 8012214:	4b5c      	ldr	r3, [pc, #368]	; (8012388 <_dtoa_r+0x5b8>)
 8012216:	f7f0 fd7f 	bl	8002d18 <__aeabi_dsub>
 801221a:	4602      	mov	r2, r0
 801221c:	460b      	mov	r3, r1
 801221e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012222:	4633      	mov	r3, r6
 8012224:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012226:	f7f1 f9bf 	bl	80035a8 <__aeabi_dcmpgt>
 801222a:	2800      	cmp	r0, #0
 801222c:	f040 829e 	bne.w	801276c <_dtoa_r+0x99c>
 8012230:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012234:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012236:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801223a:	f7f1 f997 	bl	800356c <__aeabi_dcmplt>
 801223e:	2800      	cmp	r0, #0
 8012240:	f040 8292 	bne.w	8012768 <_dtoa_r+0x998>
 8012244:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8012248:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801224c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801224e:	2b00      	cmp	r3, #0
 8012250:	f2c0 8153 	blt.w	80124fa <_dtoa_r+0x72a>
 8012254:	f1b9 0f0e 	cmp.w	r9, #14
 8012258:	f300 814f 	bgt.w	80124fa <_dtoa_r+0x72a>
 801225c:	4b45      	ldr	r3, [pc, #276]	; (8012374 <_dtoa_r+0x5a4>)
 801225e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8012262:	e9d3 3400 	ldrd	r3, r4, [r3]
 8012266:	e9cd 3406 	strd	r3, r4, [sp, #24]
 801226a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801226c:	2b00      	cmp	r3, #0
 801226e:	f280 80db 	bge.w	8012428 <_dtoa_r+0x658>
 8012272:	9b02      	ldr	r3, [sp, #8]
 8012274:	2b00      	cmp	r3, #0
 8012276:	f300 80d7 	bgt.w	8012428 <_dtoa_r+0x658>
 801227a:	f040 8274 	bne.w	8012766 <_dtoa_r+0x996>
 801227e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012282:	2200      	movs	r2, #0
 8012284:	4b40      	ldr	r3, [pc, #256]	; (8012388 <_dtoa_r+0x5b8>)
 8012286:	f7f0 feff 	bl	8003088 <__aeabi_dmul>
 801228a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801228e:	f7f1 f981 	bl	8003594 <__aeabi_dcmpge>
 8012292:	9c02      	ldr	r4, [sp, #8]
 8012294:	4626      	mov	r6, r4
 8012296:	2800      	cmp	r0, #0
 8012298:	f040 824a 	bne.w	8012730 <_dtoa_r+0x960>
 801229c:	2331      	movs	r3, #49	; 0x31
 801229e:	9f08      	ldr	r7, [sp, #32]
 80122a0:	f109 0901 	add.w	r9, r9, #1
 80122a4:	f807 3b01 	strb.w	r3, [r7], #1
 80122a8:	e246      	b.n	8012738 <_dtoa_r+0x968>
 80122aa:	07e2      	lsls	r2, r4, #31
 80122ac:	d505      	bpl.n	80122ba <_dtoa_r+0x4ea>
 80122ae:	e9d6 2300 	ldrd	r2, r3, [r6]
 80122b2:	f7f0 fee9 	bl	8003088 <__aeabi_dmul>
 80122b6:	2301      	movs	r3, #1
 80122b8:	3701      	adds	r7, #1
 80122ba:	1064      	asrs	r4, r4, #1
 80122bc:	3608      	adds	r6, #8
 80122be:	e76d      	b.n	801219c <_dtoa_r+0x3cc>
 80122c0:	2702      	movs	r7, #2
 80122c2:	e770      	b.n	80121a6 <_dtoa_r+0x3d6>
 80122c4:	46c8      	mov	r8, r9
 80122c6:	9c02      	ldr	r4, [sp, #8]
 80122c8:	e78f      	b.n	80121ea <_dtoa_r+0x41a>
 80122ca:	9908      	ldr	r1, [sp, #32]
 80122cc:	4b29      	ldr	r3, [pc, #164]	; (8012374 <_dtoa_r+0x5a4>)
 80122ce:	4421      	add	r1, r4
 80122d0:	9112      	str	r1, [sp, #72]	; 0x48
 80122d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80122d4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80122d8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80122dc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80122e0:	2900      	cmp	r1, #0
 80122e2:	d055      	beq.n	8012390 <_dtoa_r+0x5c0>
 80122e4:	2000      	movs	r0, #0
 80122e6:	4929      	ldr	r1, [pc, #164]	; (801238c <_dtoa_r+0x5bc>)
 80122e8:	f7f0 fff8 	bl	80032dc <__aeabi_ddiv>
 80122ec:	463b      	mov	r3, r7
 80122ee:	4632      	mov	r2, r6
 80122f0:	f7f0 fd12 	bl	8002d18 <__aeabi_dsub>
 80122f4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80122f8:	9f08      	ldr	r7, [sp, #32]
 80122fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80122fe:	f7f1 f973 	bl	80035e8 <__aeabi_d2iz>
 8012302:	4604      	mov	r4, r0
 8012304:	f7f0 fe56 	bl	8002fb4 <__aeabi_i2d>
 8012308:	4602      	mov	r2, r0
 801230a:	460b      	mov	r3, r1
 801230c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012310:	f7f0 fd02 	bl	8002d18 <__aeabi_dsub>
 8012314:	4602      	mov	r2, r0
 8012316:	460b      	mov	r3, r1
 8012318:	3430      	adds	r4, #48	; 0x30
 801231a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801231e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8012322:	f807 4b01 	strb.w	r4, [r7], #1
 8012326:	f7f1 f921 	bl	800356c <__aeabi_dcmplt>
 801232a:	2800      	cmp	r0, #0
 801232c:	d174      	bne.n	8012418 <_dtoa_r+0x648>
 801232e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012332:	2000      	movs	r0, #0
 8012334:	4911      	ldr	r1, [pc, #68]	; (801237c <_dtoa_r+0x5ac>)
 8012336:	f7f0 fcef 	bl	8002d18 <__aeabi_dsub>
 801233a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801233e:	f7f1 f915 	bl	800356c <__aeabi_dcmplt>
 8012342:	2800      	cmp	r0, #0
 8012344:	f040 80b6 	bne.w	80124b4 <_dtoa_r+0x6e4>
 8012348:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801234a:	429f      	cmp	r7, r3
 801234c:	f43f af7a 	beq.w	8012244 <_dtoa_r+0x474>
 8012350:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012354:	2200      	movs	r2, #0
 8012356:	4b0a      	ldr	r3, [pc, #40]	; (8012380 <_dtoa_r+0x5b0>)
 8012358:	f7f0 fe96 	bl	8003088 <__aeabi_dmul>
 801235c:	2200      	movs	r2, #0
 801235e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8012362:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012366:	4b06      	ldr	r3, [pc, #24]	; (8012380 <_dtoa_r+0x5b0>)
 8012368:	f7f0 fe8e 	bl	8003088 <__aeabi_dmul>
 801236c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012370:	e7c3      	b.n	80122fa <_dtoa_r+0x52a>
 8012372:	bf00      	nop
 8012374:	08016f80 	.word	0x08016f80
 8012378:	08016f58 	.word	0x08016f58
 801237c:	3ff00000 	.word	0x3ff00000
 8012380:	40240000 	.word	0x40240000
 8012384:	401c0000 	.word	0x401c0000
 8012388:	40140000 	.word	0x40140000
 801238c:	3fe00000 	.word	0x3fe00000
 8012390:	4630      	mov	r0, r6
 8012392:	4639      	mov	r1, r7
 8012394:	f7f0 fe78 	bl	8003088 <__aeabi_dmul>
 8012398:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801239a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 801239e:	9c08      	ldr	r4, [sp, #32]
 80123a0:	9314      	str	r3, [sp, #80]	; 0x50
 80123a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80123a6:	f7f1 f91f 	bl	80035e8 <__aeabi_d2iz>
 80123aa:	9015      	str	r0, [sp, #84]	; 0x54
 80123ac:	f7f0 fe02 	bl	8002fb4 <__aeabi_i2d>
 80123b0:	4602      	mov	r2, r0
 80123b2:	460b      	mov	r3, r1
 80123b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80123b8:	f7f0 fcae 	bl	8002d18 <__aeabi_dsub>
 80123bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80123be:	4606      	mov	r6, r0
 80123c0:	3330      	adds	r3, #48	; 0x30
 80123c2:	f804 3b01 	strb.w	r3, [r4], #1
 80123c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80123c8:	460f      	mov	r7, r1
 80123ca:	429c      	cmp	r4, r3
 80123cc:	f04f 0200 	mov.w	r2, #0
 80123d0:	d124      	bne.n	801241c <_dtoa_r+0x64c>
 80123d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80123d6:	4bb3      	ldr	r3, [pc, #716]	; (80126a4 <_dtoa_r+0x8d4>)
 80123d8:	f7f0 fca0 	bl	8002d1c <__adddf3>
 80123dc:	4602      	mov	r2, r0
 80123de:	460b      	mov	r3, r1
 80123e0:	4630      	mov	r0, r6
 80123e2:	4639      	mov	r1, r7
 80123e4:	f7f1 f8e0 	bl	80035a8 <__aeabi_dcmpgt>
 80123e8:	2800      	cmp	r0, #0
 80123ea:	d162      	bne.n	80124b2 <_dtoa_r+0x6e2>
 80123ec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80123f0:	2000      	movs	r0, #0
 80123f2:	49ac      	ldr	r1, [pc, #688]	; (80126a4 <_dtoa_r+0x8d4>)
 80123f4:	f7f0 fc90 	bl	8002d18 <__aeabi_dsub>
 80123f8:	4602      	mov	r2, r0
 80123fa:	460b      	mov	r3, r1
 80123fc:	4630      	mov	r0, r6
 80123fe:	4639      	mov	r1, r7
 8012400:	f7f1 f8b4 	bl	800356c <__aeabi_dcmplt>
 8012404:	2800      	cmp	r0, #0
 8012406:	f43f af1d 	beq.w	8012244 <_dtoa_r+0x474>
 801240a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 801240c:	1e7b      	subs	r3, r7, #1
 801240e:	9314      	str	r3, [sp, #80]	; 0x50
 8012410:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8012414:	2b30      	cmp	r3, #48	; 0x30
 8012416:	d0f8      	beq.n	801240a <_dtoa_r+0x63a>
 8012418:	46c1      	mov	r9, r8
 801241a:	e03a      	b.n	8012492 <_dtoa_r+0x6c2>
 801241c:	4ba2      	ldr	r3, [pc, #648]	; (80126a8 <_dtoa_r+0x8d8>)
 801241e:	f7f0 fe33 	bl	8003088 <__aeabi_dmul>
 8012422:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012426:	e7bc      	b.n	80123a2 <_dtoa_r+0x5d2>
 8012428:	9f08      	ldr	r7, [sp, #32]
 801242a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801242e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012432:	f7f0 ff53 	bl	80032dc <__aeabi_ddiv>
 8012436:	f7f1 f8d7 	bl	80035e8 <__aeabi_d2iz>
 801243a:	4604      	mov	r4, r0
 801243c:	f7f0 fdba 	bl	8002fb4 <__aeabi_i2d>
 8012440:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012444:	f7f0 fe20 	bl	8003088 <__aeabi_dmul>
 8012448:	f104 0630 	add.w	r6, r4, #48	; 0x30
 801244c:	460b      	mov	r3, r1
 801244e:	4602      	mov	r2, r0
 8012450:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012454:	f7f0 fc60 	bl	8002d18 <__aeabi_dsub>
 8012458:	f807 6b01 	strb.w	r6, [r7], #1
 801245c:	9e08      	ldr	r6, [sp, #32]
 801245e:	9b02      	ldr	r3, [sp, #8]
 8012460:	1bbe      	subs	r6, r7, r6
 8012462:	42b3      	cmp	r3, r6
 8012464:	d13a      	bne.n	80124dc <_dtoa_r+0x70c>
 8012466:	4602      	mov	r2, r0
 8012468:	460b      	mov	r3, r1
 801246a:	f7f0 fc57 	bl	8002d1c <__adddf3>
 801246e:	4602      	mov	r2, r0
 8012470:	460b      	mov	r3, r1
 8012472:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012476:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801247a:	f7f1 f895 	bl	80035a8 <__aeabi_dcmpgt>
 801247e:	bb58      	cbnz	r0, 80124d8 <_dtoa_r+0x708>
 8012480:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012484:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012488:	f7f1 f866 	bl	8003558 <__aeabi_dcmpeq>
 801248c:	b108      	cbz	r0, 8012492 <_dtoa_r+0x6c2>
 801248e:	07e1      	lsls	r1, r4, #31
 8012490:	d422      	bmi.n	80124d8 <_dtoa_r+0x708>
 8012492:	4628      	mov	r0, r5
 8012494:	4651      	mov	r1, sl
 8012496:	f000 ff9f 	bl	80133d8 <_Bfree>
 801249a:	2300      	movs	r3, #0
 801249c:	703b      	strb	r3, [r7, #0]
 801249e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80124a0:	f109 0001 	add.w	r0, r9, #1
 80124a4:	6018      	str	r0, [r3, #0]
 80124a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80124a8:	2b00      	cmp	r3, #0
 80124aa:	f43f acdf 	beq.w	8011e6c <_dtoa_r+0x9c>
 80124ae:	601f      	str	r7, [r3, #0]
 80124b0:	e4dc      	b.n	8011e6c <_dtoa_r+0x9c>
 80124b2:	4627      	mov	r7, r4
 80124b4:	463b      	mov	r3, r7
 80124b6:	461f      	mov	r7, r3
 80124b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80124bc:	2a39      	cmp	r2, #57	; 0x39
 80124be:	d107      	bne.n	80124d0 <_dtoa_r+0x700>
 80124c0:	9a08      	ldr	r2, [sp, #32]
 80124c2:	429a      	cmp	r2, r3
 80124c4:	d1f7      	bne.n	80124b6 <_dtoa_r+0x6e6>
 80124c6:	2230      	movs	r2, #48	; 0x30
 80124c8:	9908      	ldr	r1, [sp, #32]
 80124ca:	f108 0801 	add.w	r8, r8, #1
 80124ce:	700a      	strb	r2, [r1, #0]
 80124d0:	781a      	ldrb	r2, [r3, #0]
 80124d2:	3201      	adds	r2, #1
 80124d4:	701a      	strb	r2, [r3, #0]
 80124d6:	e79f      	b.n	8012418 <_dtoa_r+0x648>
 80124d8:	46c8      	mov	r8, r9
 80124da:	e7eb      	b.n	80124b4 <_dtoa_r+0x6e4>
 80124dc:	2200      	movs	r2, #0
 80124de:	4b72      	ldr	r3, [pc, #456]	; (80126a8 <_dtoa_r+0x8d8>)
 80124e0:	f7f0 fdd2 	bl	8003088 <__aeabi_dmul>
 80124e4:	4602      	mov	r2, r0
 80124e6:	460b      	mov	r3, r1
 80124e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80124ec:	2200      	movs	r2, #0
 80124ee:	2300      	movs	r3, #0
 80124f0:	f7f1 f832 	bl	8003558 <__aeabi_dcmpeq>
 80124f4:	2800      	cmp	r0, #0
 80124f6:	d098      	beq.n	801242a <_dtoa_r+0x65a>
 80124f8:	e7cb      	b.n	8012492 <_dtoa_r+0x6c2>
 80124fa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80124fc:	2a00      	cmp	r2, #0
 80124fe:	f000 80cd 	beq.w	801269c <_dtoa_r+0x8cc>
 8012502:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8012504:	2a01      	cmp	r2, #1
 8012506:	f300 80af 	bgt.w	8012668 <_dtoa_r+0x898>
 801250a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801250c:	2a00      	cmp	r2, #0
 801250e:	f000 80a7 	beq.w	8012660 <_dtoa_r+0x890>
 8012512:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012516:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8012518:	9f06      	ldr	r7, [sp, #24]
 801251a:	9a06      	ldr	r2, [sp, #24]
 801251c:	2101      	movs	r1, #1
 801251e:	441a      	add	r2, r3
 8012520:	9206      	str	r2, [sp, #24]
 8012522:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012524:	4628      	mov	r0, r5
 8012526:	441a      	add	r2, r3
 8012528:	9209      	str	r2, [sp, #36]	; 0x24
 801252a:	f001 f859 	bl	80135e0 <__i2b>
 801252e:	4606      	mov	r6, r0
 8012530:	2f00      	cmp	r7, #0
 8012532:	dd0c      	ble.n	801254e <_dtoa_r+0x77e>
 8012534:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012536:	2b00      	cmp	r3, #0
 8012538:	dd09      	ble.n	801254e <_dtoa_r+0x77e>
 801253a:	42bb      	cmp	r3, r7
 801253c:	bfa8      	it	ge
 801253e:	463b      	movge	r3, r7
 8012540:	9a06      	ldr	r2, [sp, #24]
 8012542:	1aff      	subs	r7, r7, r3
 8012544:	1ad2      	subs	r2, r2, r3
 8012546:	9206      	str	r2, [sp, #24]
 8012548:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801254a:	1ad3      	subs	r3, r2, r3
 801254c:	9309      	str	r3, [sp, #36]	; 0x24
 801254e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012550:	b1f3      	cbz	r3, 8012590 <_dtoa_r+0x7c0>
 8012552:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012554:	2b00      	cmp	r3, #0
 8012556:	f000 80a9 	beq.w	80126ac <_dtoa_r+0x8dc>
 801255a:	2c00      	cmp	r4, #0
 801255c:	dd10      	ble.n	8012580 <_dtoa_r+0x7b0>
 801255e:	4631      	mov	r1, r6
 8012560:	4622      	mov	r2, r4
 8012562:	4628      	mov	r0, r5
 8012564:	f001 f8f6 	bl	8013754 <__pow5mult>
 8012568:	4652      	mov	r2, sl
 801256a:	4601      	mov	r1, r0
 801256c:	4606      	mov	r6, r0
 801256e:	4628      	mov	r0, r5
 8012570:	f001 f84c 	bl	801360c <__multiply>
 8012574:	4680      	mov	r8, r0
 8012576:	4651      	mov	r1, sl
 8012578:	4628      	mov	r0, r5
 801257a:	f000 ff2d 	bl	80133d8 <_Bfree>
 801257e:	46c2      	mov	sl, r8
 8012580:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012582:	1b1a      	subs	r2, r3, r4
 8012584:	d004      	beq.n	8012590 <_dtoa_r+0x7c0>
 8012586:	4651      	mov	r1, sl
 8012588:	4628      	mov	r0, r5
 801258a:	f001 f8e3 	bl	8013754 <__pow5mult>
 801258e:	4682      	mov	sl, r0
 8012590:	2101      	movs	r1, #1
 8012592:	4628      	mov	r0, r5
 8012594:	f001 f824 	bl	80135e0 <__i2b>
 8012598:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801259a:	4604      	mov	r4, r0
 801259c:	2b00      	cmp	r3, #0
 801259e:	f340 8087 	ble.w	80126b0 <_dtoa_r+0x8e0>
 80125a2:	461a      	mov	r2, r3
 80125a4:	4601      	mov	r1, r0
 80125a6:	4628      	mov	r0, r5
 80125a8:	f001 f8d4 	bl	8013754 <__pow5mult>
 80125ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80125ae:	4604      	mov	r4, r0
 80125b0:	2b01      	cmp	r3, #1
 80125b2:	f340 8080 	ble.w	80126b6 <_dtoa_r+0x8e6>
 80125b6:	f04f 0800 	mov.w	r8, #0
 80125ba:	6923      	ldr	r3, [r4, #16]
 80125bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80125c0:	6918      	ldr	r0, [r3, #16]
 80125c2:	f000 ffbf 	bl	8013544 <__hi0bits>
 80125c6:	f1c0 0020 	rsb	r0, r0, #32
 80125ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80125cc:	4418      	add	r0, r3
 80125ce:	f010 001f 	ands.w	r0, r0, #31
 80125d2:	f000 8092 	beq.w	80126fa <_dtoa_r+0x92a>
 80125d6:	f1c0 0320 	rsb	r3, r0, #32
 80125da:	2b04      	cmp	r3, #4
 80125dc:	f340 808a 	ble.w	80126f4 <_dtoa_r+0x924>
 80125e0:	f1c0 001c 	rsb	r0, r0, #28
 80125e4:	9b06      	ldr	r3, [sp, #24]
 80125e6:	4407      	add	r7, r0
 80125e8:	4403      	add	r3, r0
 80125ea:	9306      	str	r3, [sp, #24]
 80125ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80125ee:	4403      	add	r3, r0
 80125f0:	9309      	str	r3, [sp, #36]	; 0x24
 80125f2:	9b06      	ldr	r3, [sp, #24]
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	dd05      	ble.n	8012604 <_dtoa_r+0x834>
 80125f8:	4651      	mov	r1, sl
 80125fa:	461a      	mov	r2, r3
 80125fc:	4628      	mov	r0, r5
 80125fe:	f001 f903 	bl	8013808 <__lshift>
 8012602:	4682      	mov	sl, r0
 8012604:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012606:	2b00      	cmp	r3, #0
 8012608:	dd05      	ble.n	8012616 <_dtoa_r+0x846>
 801260a:	4621      	mov	r1, r4
 801260c:	461a      	mov	r2, r3
 801260e:	4628      	mov	r0, r5
 8012610:	f001 f8fa 	bl	8013808 <__lshift>
 8012614:	4604      	mov	r4, r0
 8012616:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012618:	2b00      	cmp	r3, #0
 801261a:	d070      	beq.n	80126fe <_dtoa_r+0x92e>
 801261c:	4621      	mov	r1, r4
 801261e:	4650      	mov	r0, sl
 8012620:	f001 f95e 	bl	80138e0 <__mcmp>
 8012624:	2800      	cmp	r0, #0
 8012626:	da6a      	bge.n	80126fe <_dtoa_r+0x92e>
 8012628:	2300      	movs	r3, #0
 801262a:	4651      	mov	r1, sl
 801262c:	220a      	movs	r2, #10
 801262e:	4628      	mov	r0, r5
 8012630:	f000 fef4 	bl	801341c <__multadd>
 8012634:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012636:	4682      	mov	sl, r0
 8012638:	f109 39ff 	add.w	r9, r9, #4294967295
 801263c:	2b00      	cmp	r3, #0
 801263e:	f000 8193 	beq.w	8012968 <_dtoa_r+0xb98>
 8012642:	4631      	mov	r1, r6
 8012644:	2300      	movs	r3, #0
 8012646:	220a      	movs	r2, #10
 8012648:	4628      	mov	r0, r5
 801264a:	f000 fee7 	bl	801341c <__multadd>
 801264e:	f1bb 0f00 	cmp.w	fp, #0
 8012652:	4606      	mov	r6, r0
 8012654:	f300 8093 	bgt.w	801277e <_dtoa_r+0x9ae>
 8012658:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801265a:	2b02      	cmp	r3, #2
 801265c:	dc57      	bgt.n	801270e <_dtoa_r+0x93e>
 801265e:	e08e      	b.n	801277e <_dtoa_r+0x9ae>
 8012660:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012662:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012666:	e756      	b.n	8012516 <_dtoa_r+0x746>
 8012668:	9b02      	ldr	r3, [sp, #8]
 801266a:	1e5c      	subs	r4, r3, #1
 801266c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801266e:	42a3      	cmp	r3, r4
 8012670:	bfb7      	itett	lt
 8012672:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8012674:	1b1c      	subge	r4, r3, r4
 8012676:	1ae2      	sublt	r2, r4, r3
 8012678:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 801267a:	bfbe      	ittt	lt
 801267c:	940a      	strlt	r4, [sp, #40]	; 0x28
 801267e:	189b      	addlt	r3, r3, r2
 8012680:	930e      	strlt	r3, [sp, #56]	; 0x38
 8012682:	9b02      	ldr	r3, [sp, #8]
 8012684:	bfb8      	it	lt
 8012686:	2400      	movlt	r4, #0
 8012688:	2b00      	cmp	r3, #0
 801268a:	bfbb      	ittet	lt
 801268c:	9b06      	ldrlt	r3, [sp, #24]
 801268e:	9a02      	ldrlt	r2, [sp, #8]
 8012690:	9f06      	ldrge	r7, [sp, #24]
 8012692:	1a9f      	sublt	r7, r3, r2
 8012694:	bfac      	ite	ge
 8012696:	9b02      	ldrge	r3, [sp, #8]
 8012698:	2300      	movlt	r3, #0
 801269a:	e73e      	b.n	801251a <_dtoa_r+0x74a>
 801269c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801269e:	9f06      	ldr	r7, [sp, #24]
 80126a0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80126a2:	e745      	b.n	8012530 <_dtoa_r+0x760>
 80126a4:	3fe00000 	.word	0x3fe00000
 80126a8:	40240000 	.word	0x40240000
 80126ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80126ae:	e76a      	b.n	8012586 <_dtoa_r+0x7b6>
 80126b0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80126b2:	2b01      	cmp	r3, #1
 80126b4:	dc19      	bgt.n	80126ea <_dtoa_r+0x91a>
 80126b6:	9b04      	ldr	r3, [sp, #16]
 80126b8:	b9bb      	cbnz	r3, 80126ea <_dtoa_r+0x91a>
 80126ba:	9b05      	ldr	r3, [sp, #20]
 80126bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80126c0:	b99b      	cbnz	r3, 80126ea <_dtoa_r+0x91a>
 80126c2:	9b05      	ldr	r3, [sp, #20]
 80126c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80126c8:	0d1b      	lsrs	r3, r3, #20
 80126ca:	051b      	lsls	r3, r3, #20
 80126cc:	b183      	cbz	r3, 80126f0 <_dtoa_r+0x920>
 80126ce:	f04f 0801 	mov.w	r8, #1
 80126d2:	9b06      	ldr	r3, [sp, #24]
 80126d4:	3301      	adds	r3, #1
 80126d6:	9306      	str	r3, [sp, #24]
 80126d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80126da:	3301      	adds	r3, #1
 80126dc:	9309      	str	r3, [sp, #36]	; 0x24
 80126de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80126e0:	2b00      	cmp	r3, #0
 80126e2:	f47f af6a 	bne.w	80125ba <_dtoa_r+0x7ea>
 80126e6:	2001      	movs	r0, #1
 80126e8:	e76f      	b.n	80125ca <_dtoa_r+0x7fa>
 80126ea:	f04f 0800 	mov.w	r8, #0
 80126ee:	e7f6      	b.n	80126de <_dtoa_r+0x90e>
 80126f0:	4698      	mov	r8, r3
 80126f2:	e7f4      	b.n	80126de <_dtoa_r+0x90e>
 80126f4:	f43f af7d 	beq.w	80125f2 <_dtoa_r+0x822>
 80126f8:	4618      	mov	r0, r3
 80126fa:	301c      	adds	r0, #28
 80126fc:	e772      	b.n	80125e4 <_dtoa_r+0x814>
 80126fe:	9b02      	ldr	r3, [sp, #8]
 8012700:	2b00      	cmp	r3, #0
 8012702:	dc36      	bgt.n	8012772 <_dtoa_r+0x9a2>
 8012704:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012706:	2b02      	cmp	r3, #2
 8012708:	dd33      	ble.n	8012772 <_dtoa_r+0x9a2>
 801270a:	f8dd b008 	ldr.w	fp, [sp, #8]
 801270e:	f1bb 0f00 	cmp.w	fp, #0
 8012712:	d10d      	bne.n	8012730 <_dtoa_r+0x960>
 8012714:	4621      	mov	r1, r4
 8012716:	465b      	mov	r3, fp
 8012718:	2205      	movs	r2, #5
 801271a:	4628      	mov	r0, r5
 801271c:	f000 fe7e 	bl	801341c <__multadd>
 8012720:	4601      	mov	r1, r0
 8012722:	4604      	mov	r4, r0
 8012724:	4650      	mov	r0, sl
 8012726:	f001 f8db 	bl	80138e0 <__mcmp>
 801272a:	2800      	cmp	r0, #0
 801272c:	f73f adb6 	bgt.w	801229c <_dtoa_r+0x4cc>
 8012730:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012732:	9f08      	ldr	r7, [sp, #32]
 8012734:	ea6f 0903 	mvn.w	r9, r3
 8012738:	f04f 0800 	mov.w	r8, #0
 801273c:	4621      	mov	r1, r4
 801273e:	4628      	mov	r0, r5
 8012740:	f000 fe4a 	bl	80133d8 <_Bfree>
 8012744:	2e00      	cmp	r6, #0
 8012746:	f43f aea4 	beq.w	8012492 <_dtoa_r+0x6c2>
 801274a:	f1b8 0f00 	cmp.w	r8, #0
 801274e:	d005      	beq.n	801275c <_dtoa_r+0x98c>
 8012750:	45b0      	cmp	r8, r6
 8012752:	d003      	beq.n	801275c <_dtoa_r+0x98c>
 8012754:	4641      	mov	r1, r8
 8012756:	4628      	mov	r0, r5
 8012758:	f000 fe3e 	bl	80133d8 <_Bfree>
 801275c:	4631      	mov	r1, r6
 801275e:	4628      	mov	r0, r5
 8012760:	f000 fe3a 	bl	80133d8 <_Bfree>
 8012764:	e695      	b.n	8012492 <_dtoa_r+0x6c2>
 8012766:	2400      	movs	r4, #0
 8012768:	4626      	mov	r6, r4
 801276a:	e7e1      	b.n	8012730 <_dtoa_r+0x960>
 801276c:	46c1      	mov	r9, r8
 801276e:	4626      	mov	r6, r4
 8012770:	e594      	b.n	801229c <_dtoa_r+0x4cc>
 8012772:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012774:	f8dd b008 	ldr.w	fp, [sp, #8]
 8012778:	2b00      	cmp	r3, #0
 801277a:	f000 80fc 	beq.w	8012976 <_dtoa_r+0xba6>
 801277e:	2f00      	cmp	r7, #0
 8012780:	dd05      	ble.n	801278e <_dtoa_r+0x9be>
 8012782:	4631      	mov	r1, r6
 8012784:	463a      	mov	r2, r7
 8012786:	4628      	mov	r0, r5
 8012788:	f001 f83e 	bl	8013808 <__lshift>
 801278c:	4606      	mov	r6, r0
 801278e:	f1b8 0f00 	cmp.w	r8, #0
 8012792:	d05c      	beq.n	801284e <_dtoa_r+0xa7e>
 8012794:	4628      	mov	r0, r5
 8012796:	6871      	ldr	r1, [r6, #4]
 8012798:	f000 fdde 	bl	8013358 <_Balloc>
 801279c:	4607      	mov	r7, r0
 801279e:	b928      	cbnz	r0, 80127ac <_dtoa_r+0x9dc>
 80127a0:	4602      	mov	r2, r0
 80127a2:	f240 21ea 	movw	r1, #746	; 0x2ea
 80127a6:	4b7e      	ldr	r3, [pc, #504]	; (80129a0 <_dtoa_r+0xbd0>)
 80127a8:	f7ff bb26 	b.w	8011df8 <_dtoa_r+0x28>
 80127ac:	6932      	ldr	r2, [r6, #16]
 80127ae:	f106 010c 	add.w	r1, r6, #12
 80127b2:	3202      	adds	r2, #2
 80127b4:	0092      	lsls	r2, r2, #2
 80127b6:	300c      	adds	r0, #12
 80127b8:	f7fd faf1 	bl	800fd9e <memcpy>
 80127bc:	2201      	movs	r2, #1
 80127be:	4639      	mov	r1, r7
 80127c0:	4628      	mov	r0, r5
 80127c2:	f001 f821 	bl	8013808 <__lshift>
 80127c6:	46b0      	mov	r8, r6
 80127c8:	4606      	mov	r6, r0
 80127ca:	9b08      	ldr	r3, [sp, #32]
 80127cc:	3301      	adds	r3, #1
 80127ce:	9302      	str	r3, [sp, #8]
 80127d0:	9b08      	ldr	r3, [sp, #32]
 80127d2:	445b      	add	r3, fp
 80127d4:	930a      	str	r3, [sp, #40]	; 0x28
 80127d6:	9b04      	ldr	r3, [sp, #16]
 80127d8:	f003 0301 	and.w	r3, r3, #1
 80127dc:	9309      	str	r3, [sp, #36]	; 0x24
 80127de:	9b02      	ldr	r3, [sp, #8]
 80127e0:	4621      	mov	r1, r4
 80127e2:	4650      	mov	r0, sl
 80127e4:	f103 3bff 	add.w	fp, r3, #4294967295
 80127e8:	f7ff fa62 	bl	8011cb0 <quorem>
 80127ec:	4603      	mov	r3, r0
 80127ee:	4641      	mov	r1, r8
 80127f0:	3330      	adds	r3, #48	; 0x30
 80127f2:	9004      	str	r0, [sp, #16]
 80127f4:	4650      	mov	r0, sl
 80127f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80127f8:	f001 f872 	bl	80138e0 <__mcmp>
 80127fc:	4632      	mov	r2, r6
 80127fe:	9006      	str	r0, [sp, #24]
 8012800:	4621      	mov	r1, r4
 8012802:	4628      	mov	r0, r5
 8012804:	f001 f888 	bl	8013918 <__mdiff>
 8012808:	68c2      	ldr	r2, [r0, #12]
 801280a:	4607      	mov	r7, r0
 801280c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801280e:	bb02      	cbnz	r2, 8012852 <_dtoa_r+0xa82>
 8012810:	4601      	mov	r1, r0
 8012812:	4650      	mov	r0, sl
 8012814:	f001 f864 	bl	80138e0 <__mcmp>
 8012818:	4602      	mov	r2, r0
 801281a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801281c:	4639      	mov	r1, r7
 801281e:	4628      	mov	r0, r5
 8012820:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8012824:	f000 fdd8 	bl	80133d8 <_Bfree>
 8012828:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801282a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801282c:	9f02      	ldr	r7, [sp, #8]
 801282e:	ea43 0102 	orr.w	r1, r3, r2
 8012832:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012834:	430b      	orrs	r3, r1
 8012836:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012838:	d10d      	bne.n	8012856 <_dtoa_r+0xa86>
 801283a:	2b39      	cmp	r3, #57	; 0x39
 801283c:	d027      	beq.n	801288e <_dtoa_r+0xabe>
 801283e:	9a06      	ldr	r2, [sp, #24]
 8012840:	2a00      	cmp	r2, #0
 8012842:	dd01      	ble.n	8012848 <_dtoa_r+0xa78>
 8012844:	9b04      	ldr	r3, [sp, #16]
 8012846:	3331      	adds	r3, #49	; 0x31
 8012848:	f88b 3000 	strb.w	r3, [fp]
 801284c:	e776      	b.n	801273c <_dtoa_r+0x96c>
 801284e:	4630      	mov	r0, r6
 8012850:	e7b9      	b.n	80127c6 <_dtoa_r+0x9f6>
 8012852:	2201      	movs	r2, #1
 8012854:	e7e2      	b.n	801281c <_dtoa_r+0xa4c>
 8012856:	9906      	ldr	r1, [sp, #24]
 8012858:	2900      	cmp	r1, #0
 801285a:	db04      	blt.n	8012866 <_dtoa_r+0xa96>
 801285c:	9822      	ldr	r0, [sp, #136]	; 0x88
 801285e:	4301      	orrs	r1, r0
 8012860:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012862:	4301      	orrs	r1, r0
 8012864:	d120      	bne.n	80128a8 <_dtoa_r+0xad8>
 8012866:	2a00      	cmp	r2, #0
 8012868:	ddee      	ble.n	8012848 <_dtoa_r+0xa78>
 801286a:	4651      	mov	r1, sl
 801286c:	2201      	movs	r2, #1
 801286e:	4628      	mov	r0, r5
 8012870:	9302      	str	r3, [sp, #8]
 8012872:	f000 ffc9 	bl	8013808 <__lshift>
 8012876:	4621      	mov	r1, r4
 8012878:	4682      	mov	sl, r0
 801287a:	f001 f831 	bl	80138e0 <__mcmp>
 801287e:	2800      	cmp	r0, #0
 8012880:	9b02      	ldr	r3, [sp, #8]
 8012882:	dc02      	bgt.n	801288a <_dtoa_r+0xaba>
 8012884:	d1e0      	bne.n	8012848 <_dtoa_r+0xa78>
 8012886:	07da      	lsls	r2, r3, #31
 8012888:	d5de      	bpl.n	8012848 <_dtoa_r+0xa78>
 801288a:	2b39      	cmp	r3, #57	; 0x39
 801288c:	d1da      	bne.n	8012844 <_dtoa_r+0xa74>
 801288e:	2339      	movs	r3, #57	; 0x39
 8012890:	f88b 3000 	strb.w	r3, [fp]
 8012894:	463b      	mov	r3, r7
 8012896:	461f      	mov	r7, r3
 8012898:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 801289c:	3b01      	subs	r3, #1
 801289e:	2a39      	cmp	r2, #57	; 0x39
 80128a0:	d050      	beq.n	8012944 <_dtoa_r+0xb74>
 80128a2:	3201      	adds	r2, #1
 80128a4:	701a      	strb	r2, [r3, #0]
 80128a6:	e749      	b.n	801273c <_dtoa_r+0x96c>
 80128a8:	2a00      	cmp	r2, #0
 80128aa:	dd03      	ble.n	80128b4 <_dtoa_r+0xae4>
 80128ac:	2b39      	cmp	r3, #57	; 0x39
 80128ae:	d0ee      	beq.n	801288e <_dtoa_r+0xabe>
 80128b0:	3301      	adds	r3, #1
 80128b2:	e7c9      	b.n	8012848 <_dtoa_r+0xa78>
 80128b4:	9a02      	ldr	r2, [sp, #8]
 80128b6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80128b8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80128bc:	428a      	cmp	r2, r1
 80128be:	d02a      	beq.n	8012916 <_dtoa_r+0xb46>
 80128c0:	4651      	mov	r1, sl
 80128c2:	2300      	movs	r3, #0
 80128c4:	220a      	movs	r2, #10
 80128c6:	4628      	mov	r0, r5
 80128c8:	f000 fda8 	bl	801341c <__multadd>
 80128cc:	45b0      	cmp	r8, r6
 80128ce:	4682      	mov	sl, r0
 80128d0:	f04f 0300 	mov.w	r3, #0
 80128d4:	f04f 020a 	mov.w	r2, #10
 80128d8:	4641      	mov	r1, r8
 80128da:	4628      	mov	r0, r5
 80128dc:	d107      	bne.n	80128ee <_dtoa_r+0xb1e>
 80128de:	f000 fd9d 	bl	801341c <__multadd>
 80128e2:	4680      	mov	r8, r0
 80128e4:	4606      	mov	r6, r0
 80128e6:	9b02      	ldr	r3, [sp, #8]
 80128e8:	3301      	adds	r3, #1
 80128ea:	9302      	str	r3, [sp, #8]
 80128ec:	e777      	b.n	80127de <_dtoa_r+0xa0e>
 80128ee:	f000 fd95 	bl	801341c <__multadd>
 80128f2:	4631      	mov	r1, r6
 80128f4:	4680      	mov	r8, r0
 80128f6:	2300      	movs	r3, #0
 80128f8:	220a      	movs	r2, #10
 80128fa:	4628      	mov	r0, r5
 80128fc:	f000 fd8e 	bl	801341c <__multadd>
 8012900:	4606      	mov	r6, r0
 8012902:	e7f0      	b.n	80128e6 <_dtoa_r+0xb16>
 8012904:	f1bb 0f00 	cmp.w	fp, #0
 8012908:	bfcc      	ite	gt
 801290a:	465f      	movgt	r7, fp
 801290c:	2701      	movle	r7, #1
 801290e:	f04f 0800 	mov.w	r8, #0
 8012912:	9a08      	ldr	r2, [sp, #32]
 8012914:	4417      	add	r7, r2
 8012916:	4651      	mov	r1, sl
 8012918:	2201      	movs	r2, #1
 801291a:	4628      	mov	r0, r5
 801291c:	9302      	str	r3, [sp, #8]
 801291e:	f000 ff73 	bl	8013808 <__lshift>
 8012922:	4621      	mov	r1, r4
 8012924:	4682      	mov	sl, r0
 8012926:	f000 ffdb 	bl	80138e0 <__mcmp>
 801292a:	2800      	cmp	r0, #0
 801292c:	dcb2      	bgt.n	8012894 <_dtoa_r+0xac4>
 801292e:	d102      	bne.n	8012936 <_dtoa_r+0xb66>
 8012930:	9b02      	ldr	r3, [sp, #8]
 8012932:	07db      	lsls	r3, r3, #31
 8012934:	d4ae      	bmi.n	8012894 <_dtoa_r+0xac4>
 8012936:	463b      	mov	r3, r7
 8012938:	461f      	mov	r7, r3
 801293a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801293e:	2a30      	cmp	r2, #48	; 0x30
 8012940:	d0fa      	beq.n	8012938 <_dtoa_r+0xb68>
 8012942:	e6fb      	b.n	801273c <_dtoa_r+0x96c>
 8012944:	9a08      	ldr	r2, [sp, #32]
 8012946:	429a      	cmp	r2, r3
 8012948:	d1a5      	bne.n	8012896 <_dtoa_r+0xac6>
 801294a:	2331      	movs	r3, #49	; 0x31
 801294c:	f109 0901 	add.w	r9, r9, #1
 8012950:	7013      	strb	r3, [r2, #0]
 8012952:	e6f3      	b.n	801273c <_dtoa_r+0x96c>
 8012954:	4b13      	ldr	r3, [pc, #76]	; (80129a4 <_dtoa_r+0xbd4>)
 8012956:	f7ff baa7 	b.w	8011ea8 <_dtoa_r+0xd8>
 801295a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801295c:	2b00      	cmp	r3, #0
 801295e:	f47f aa80 	bne.w	8011e62 <_dtoa_r+0x92>
 8012962:	4b11      	ldr	r3, [pc, #68]	; (80129a8 <_dtoa_r+0xbd8>)
 8012964:	f7ff baa0 	b.w	8011ea8 <_dtoa_r+0xd8>
 8012968:	f1bb 0f00 	cmp.w	fp, #0
 801296c:	dc03      	bgt.n	8012976 <_dtoa_r+0xba6>
 801296e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012970:	2b02      	cmp	r3, #2
 8012972:	f73f aecc 	bgt.w	801270e <_dtoa_r+0x93e>
 8012976:	9f08      	ldr	r7, [sp, #32]
 8012978:	4621      	mov	r1, r4
 801297a:	4650      	mov	r0, sl
 801297c:	f7ff f998 	bl	8011cb0 <quorem>
 8012980:	9a08      	ldr	r2, [sp, #32]
 8012982:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8012986:	f807 3b01 	strb.w	r3, [r7], #1
 801298a:	1aba      	subs	r2, r7, r2
 801298c:	4593      	cmp	fp, r2
 801298e:	ddb9      	ble.n	8012904 <_dtoa_r+0xb34>
 8012990:	4651      	mov	r1, sl
 8012992:	2300      	movs	r3, #0
 8012994:	220a      	movs	r2, #10
 8012996:	4628      	mov	r0, r5
 8012998:	f000 fd40 	bl	801341c <__multadd>
 801299c:	4682      	mov	sl, r0
 801299e:	e7eb      	b.n	8012978 <_dtoa_r+0xba8>
 80129a0:	08016e64 	.word	0x08016e64
 80129a4:	08016c60 	.word	0x08016c60
 80129a8:	08016de1 	.word	0x08016de1

080129ac <__sflush_r>:
 80129ac:	898a      	ldrh	r2, [r1, #12]
 80129ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80129b2:	4605      	mov	r5, r0
 80129b4:	0710      	lsls	r0, r2, #28
 80129b6:	460c      	mov	r4, r1
 80129b8:	d458      	bmi.n	8012a6c <__sflush_r+0xc0>
 80129ba:	684b      	ldr	r3, [r1, #4]
 80129bc:	2b00      	cmp	r3, #0
 80129be:	dc05      	bgt.n	80129cc <__sflush_r+0x20>
 80129c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	dc02      	bgt.n	80129cc <__sflush_r+0x20>
 80129c6:	2000      	movs	r0, #0
 80129c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80129cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80129ce:	2e00      	cmp	r6, #0
 80129d0:	d0f9      	beq.n	80129c6 <__sflush_r+0x1a>
 80129d2:	2300      	movs	r3, #0
 80129d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80129d8:	682f      	ldr	r7, [r5, #0]
 80129da:	602b      	str	r3, [r5, #0]
 80129dc:	d032      	beq.n	8012a44 <__sflush_r+0x98>
 80129de:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80129e0:	89a3      	ldrh	r3, [r4, #12]
 80129e2:	075a      	lsls	r2, r3, #29
 80129e4:	d505      	bpl.n	80129f2 <__sflush_r+0x46>
 80129e6:	6863      	ldr	r3, [r4, #4]
 80129e8:	1ac0      	subs	r0, r0, r3
 80129ea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80129ec:	b10b      	cbz	r3, 80129f2 <__sflush_r+0x46>
 80129ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80129f0:	1ac0      	subs	r0, r0, r3
 80129f2:	2300      	movs	r3, #0
 80129f4:	4602      	mov	r2, r0
 80129f6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80129f8:	4628      	mov	r0, r5
 80129fa:	6a21      	ldr	r1, [r4, #32]
 80129fc:	47b0      	blx	r6
 80129fe:	1c43      	adds	r3, r0, #1
 8012a00:	89a3      	ldrh	r3, [r4, #12]
 8012a02:	d106      	bne.n	8012a12 <__sflush_r+0x66>
 8012a04:	6829      	ldr	r1, [r5, #0]
 8012a06:	291d      	cmp	r1, #29
 8012a08:	d82c      	bhi.n	8012a64 <__sflush_r+0xb8>
 8012a0a:	4a2a      	ldr	r2, [pc, #168]	; (8012ab4 <__sflush_r+0x108>)
 8012a0c:	40ca      	lsrs	r2, r1
 8012a0e:	07d6      	lsls	r6, r2, #31
 8012a10:	d528      	bpl.n	8012a64 <__sflush_r+0xb8>
 8012a12:	2200      	movs	r2, #0
 8012a14:	6062      	str	r2, [r4, #4]
 8012a16:	6922      	ldr	r2, [r4, #16]
 8012a18:	04d9      	lsls	r1, r3, #19
 8012a1a:	6022      	str	r2, [r4, #0]
 8012a1c:	d504      	bpl.n	8012a28 <__sflush_r+0x7c>
 8012a1e:	1c42      	adds	r2, r0, #1
 8012a20:	d101      	bne.n	8012a26 <__sflush_r+0x7a>
 8012a22:	682b      	ldr	r3, [r5, #0]
 8012a24:	b903      	cbnz	r3, 8012a28 <__sflush_r+0x7c>
 8012a26:	6560      	str	r0, [r4, #84]	; 0x54
 8012a28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012a2a:	602f      	str	r7, [r5, #0]
 8012a2c:	2900      	cmp	r1, #0
 8012a2e:	d0ca      	beq.n	80129c6 <__sflush_r+0x1a>
 8012a30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012a34:	4299      	cmp	r1, r3
 8012a36:	d002      	beq.n	8012a3e <__sflush_r+0x92>
 8012a38:	4628      	mov	r0, r5
 8012a3a:	f001 f953 	bl	8013ce4 <_free_r>
 8012a3e:	2000      	movs	r0, #0
 8012a40:	6360      	str	r0, [r4, #52]	; 0x34
 8012a42:	e7c1      	b.n	80129c8 <__sflush_r+0x1c>
 8012a44:	6a21      	ldr	r1, [r4, #32]
 8012a46:	2301      	movs	r3, #1
 8012a48:	4628      	mov	r0, r5
 8012a4a:	47b0      	blx	r6
 8012a4c:	1c41      	adds	r1, r0, #1
 8012a4e:	d1c7      	bne.n	80129e0 <__sflush_r+0x34>
 8012a50:	682b      	ldr	r3, [r5, #0]
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d0c4      	beq.n	80129e0 <__sflush_r+0x34>
 8012a56:	2b1d      	cmp	r3, #29
 8012a58:	d001      	beq.n	8012a5e <__sflush_r+0xb2>
 8012a5a:	2b16      	cmp	r3, #22
 8012a5c:	d101      	bne.n	8012a62 <__sflush_r+0xb6>
 8012a5e:	602f      	str	r7, [r5, #0]
 8012a60:	e7b1      	b.n	80129c6 <__sflush_r+0x1a>
 8012a62:	89a3      	ldrh	r3, [r4, #12]
 8012a64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012a68:	81a3      	strh	r3, [r4, #12]
 8012a6a:	e7ad      	b.n	80129c8 <__sflush_r+0x1c>
 8012a6c:	690f      	ldr	r7, [r1, #16]
 8012a6e:	2f00      	cmp	r7, #0
 8012a70:	d0a9      	beq.n	80129c6 <__sflush_r+0x1a>
 8012a72:	0793      	lsls	r3, r2, #30
 8012a74:	bf18      	it	ne
 8012a76:	2300      	movne	r3, #0
 8012a78:	680e      	ldr	r6, [r1, #0]
 8012a7a:	bf08      	it	eq
 8012a7c:	694b      	ldreq	r3, [r1, #20]
 8012a7e:	eba6 0807 	sub.w	r8, r6, r7
 8012a82:	600f      	str	r7, [r1, #0]
 8012a84:	608b      	str	r3, [r1, #8]
 8012a86:	f1b8 0f00 	cmp.w	r8, #0
 8012a8a:	dd9c      	ble.n	80129c6 <__sflush_r+0x1a>
 8012a8c:	4643      	mov	r3, r8
 8012a8e:	463a      	mov	r2, r7
 8012a90:	4628      	mov	r0, r5
 8012a92:	6a21      	ldr	r1, [r4, #32]
 8012a94:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012a96:	47b0      	blx	r6
 8012a98:	2800      	cmp	r0, #0
 8012a9a:	dc06      	bgt.n	8012aaa <__sflush_r+0xfe>
 8012a9c:	89a3      	ldrh	r3, [r4, #12]
 8012a9e:	f04f 30ff 	mov.w	r0, #4294967295
 8012aa2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012aa6:	81a3      	strh	r3, [r4, #12]
 8012aa8:	e78e      	b.n	80129c8 <__sflush_r+0x1c>
 8012aaa:	4407      	add	r7, r0
 8012aac:	eba8 0800 	sub.w	r8, r8, r0
 8012ab0:	e7e9      	b.n	8012a86 <__sflush_r+0xda>
 8012ab2:	bf00      	nop
 8012ab4:	20400001 	.word	0x20400001

08012ab8 <_fflush_r>:
 8012ab8:	b538      	push	{r3, r4, r5, lr}
 8012aba:	690b      	ldr	r3, [r1, #16]
 8012abc:	4605      	mov	r5, r0
 8012abe:	460c      	mov	r4, r1
 8012ac0:	b913      	cbnz	r3, 8012ac8 <_fflush_r+0x10>
 8012ac2:	2500      	movs	r5, #0
 8012ac4:	4628      	mov	r0, r5
 8012ac6:	bd38      	pop	{r3, r4, r5, pc}
 8012ac8:	b118      	cbz	r0, 8012ad2 <_fflush_r+0x1a>
 8012aca:	6983      	ldr	r3, [r0, #24]
 8012acc:	b90b      	cbnz	r3, 8012ad2 <_fflush_r+0x1a>
 8012ace:	f7fd f893 	bl	800fbf8 <__sinit>
 8012ad2:	4b14      	ldr	r3, [pc, #80]	; (8012b24 <_fflush_r+0x6c>)
 8012ad4:	429c      	cmp	r4, r3
 8012ad6:	d11b      	bne.n	8012b10 <_fflush_r+0x58>
 8012ad8:	686c      	ldr	r4, [r5, #4]
 8012ada:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012ade:	2b00      	cmp	r3, #0
 8012ae0:	d0ef      	beq.n	8012ac2 <_fflush_r+0xa>
 8012ae2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012ae4:	07d0      	lsls	r0, r2, #31
 8012ae6:	d404      	bmi.n	8012af2 <_fflush_r+0x3a>
 8012ae8:	0599      	lsls	r1, r3, #22
 8012aea:	d402      	bmi.n	8012af2 <_fflush_r+0x3a>
 8012aec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012aee:	f7fd f946 	bl	800fd7e <__retarget_lock_acquire_recursive>
 8012af2:	4628      	mov	r0, r5
 8012af4:	4621      	mov	r1, r4
 8012af6:	f7ff ff59 	bl	80129ac <__sflush_r>
 8012afa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012afc:	4605      	mov	r5, r0
 8012afe:	07da      	lsls	r2, r3, #31
 8012b00:	d4e0      	bmi.n	8012ac4 <_fflush_r+0xc>
 8012b02:	89a3      	ldrh	r3, [r4, #12]
 8012b04:	059b      	lsls	r3, r3, #22
 8012b06:	d4dd      	bmi.n	8012ac4 <_fflush_r+0xc>
 8012b08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012b0a:	f7fd f939 	bl	800fd80 <__retarget_lock_release_recursive>
 8012b0e:	e7d9      	b.n	8012ac4 <_fflush_r+0xc>
 8012b10:	4b05      	ldr	r3, [pc, #20]	; (8012b28 <_fflush_r+0x70>)
 8012b12:	429c      	cmp	r4, r3
 8012b14:	d101      	bne.n	8012b1a <_fflush_r+0x62>
 8012b16:	68ac      	ldr	r4, [r5, #8]
 8012b18:	e7df      	b.n	8012ada <_fflush_r+0x22>
 8012b1a:	4b04      	ldr	r3, [pc, #16]	; (8012b2c <_fflush_r+0x74>)
 8012b1c:	429c      	cmp	r4, r3
 8012b1e:	bf08      	it	eq
 8012b20:	68ec      	ldreq	r4, [r5, #12]
 8012b22:	e7da      	b.n	8012ada <_fflush_r+0x22>
 8012b24:	08016c0c 	.word	0x08016c0c
 8012b28:	08016c2c 	.word	0x08016c2c
 8012b2c:	08016bec 	.word	0x08016bec

08012b30 <rshift>:
 8012b30:	6903      	ldr	r3, [r0, #16]
 8012b32:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012b36:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8012b3a:	f100 0414 	add.w	r4, r0, #20
 8012b3e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8012b42:	dd46      	ble.n	8012bd2 <rshift+0xa2>
 8012b44:	f011 011f 	ands.w	r1, r1, #31
 8012b48:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8012b4c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8012b50:	d10c      	bne.n	8012b6c <rshift+0x3c>
 8012b52:	4629      	mov	r1, r5
 8012b54:	f100 0710 	add.w	r7, r0, #16
 8012b58:	42b1      	cmp	r1, r6
 8012b5a:	d335      	bcc.n	8012bc8 <rshift+0x98>
 8012b5c:	1a9b      	subs	r3, r3, r2
 8012b5e:	009b      	lsls	r3, r3, #2
 8012b60:	1eea      	subs	r2, r5, #3
 8012b62:	4296      	cmp	r6, r2
 8012b64:	bf38      	it	cc
 8012b66:	2300      	movcc	r3, #0
 8012b68:	4423      	add	r3, r4
 8012b6a:	e015      	b.n	8012b98 <rshift+0x68>
 8012b6c:	46a1      	mov	r9, r4
 8012b6e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8012b72:	f1c1 0820 	rsb	r8, r1, #32
 8012b76:	40cf      	lsrs	r7, r1
 8012b78:	f105 0e04 	add.w	lr, r5, #4
 8012b7c:	4576      	cmp	r6, lr
 8012b7e:	46f4      	mov	ip, lr
 8012b80:	d816      	bhi.n	8012bb0 <rshift+0x80>
 8012b82:	1a9b      	subs	r3, r3, r2
 8012b84:	009a      	lsls	r2, r3, #2
 8012b86:	3a04      	subs	r2, #4
 8012b88:	3501      	adds	r5, #1
 8012b8a:	42ae      	cmp	r6, r5
 8012b8c:	bf38      	it	cc
 8012b8e:	2200      	movcc	r2, #0
 8012b90:	18a3      	adds	r3, r4, r2
 8012b92:	50a7      	str	r7, [r4, r2]
 8012b94:	b107      	cbz	r7, 8012b98 <rshift+0x68>
 8012b96:	3304      	adds	r3, #4
 8012b98:	42a3      	cmp	r3, r4
 8012b9a:	eba3 0204 	sub.w	r2, r3, r4
 8012b9e:	bf08      	it	eq
 8012ba0:	2300      	moveq	r3, #0
 8012ba2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8012ba6:	6102      	str	r2, [r0, #16]
 8012ba8:	bf08      	it	eq
 8012baa:	6143      	streq	r3, [r0, #20]
 8012bac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012bb0:	f8dc c000 	ldr.w	ip, [ip]
 8012bb4:	fa0c fc08 	lsl.w	ip, ip, r8
 8012bb8:	ea4c 0707 	orr.w	r7, ip, r7
 8012bbc:	f849 7b04 	str.w	r7, [r9], #4
 8012bc0:	f85e 7b04 	ldr.w	r7, [lr], #4
 8012bc4:	40cf      	lsrs	r7, r1
 8012bc6:	e7d9      	b.n	8012b7c <rshift+0x4c>
 8012bc8:	f851 cb04 	ldr.w	ip, [r1], #4
 8012bcc:	f847 cf04 	str.w	ip, [r7, #4]!
 8012bd0:	e7c2      	b.n	8012b58 <rshift+0x28>
 8012bd2:	4623      	mov	r3, r4
 8012bd4:	e7e0      	b.n	8012b98 <rshift+0x68>

08012bd6 <__hexdig_fun>:
 8012bd6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8012bda:	2b09      	cmp	r3, #9
 8012bdc:	d802      	bhi.n	8012be4 <__hexdig_fun+0xe>
 8012bde:	3820      	subs	r0, #32
 8012be0:	b2c0      	uxtb	r0, r0
 8012be2:	4770      	bx	lr
 8012be4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8012be8:	2b05      	cmp	r3, #5
 8012bea:	d801      	bhi.n	8012bf0 <__hexdig_fun+0x1a>
 8012bec:	3847      	subs	r0, #71	; 0x47
 8012bee:	e7f7      	b.n	8012be0 <__hexdig_fun+0xa>
 8012bf0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8012bf4:	2b05      	cmp	r3, #5
 8012bf6:	d801      	bhi.n	8012bfc <__hexdig_fun+0x26>
 8012bf8:	3827      	subs	r0, #39	; 0x27
 8012bfa:	e7f1      	b.n	8012be0 <__hexdig_fun+0xa>
 8012bfc:	2000      	movs	r0, #0
 8012bfe:	4770      	bx	lr

08012c00 <__gethex>:
 8012c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c04:	b08b      	sub	sp, #44	; 0x2c
 8012c06:	9306      	str	r3, [sp, #24]
 8012c08:	4bb9      	ldr	r3, [pc, #740]	; (8012ef0 <__gethex+0x2f0>)
 8012c0a:	9002      	str	r0, [sp, #8]
 8012c0c:	681b      	ldr	r3, [r3, #0]
 8012c0e:	468b      	mov	fp, r1
 8012c10:	4618      	mov	r0, r3
 8012c12:	4690      	mov	r8, r2
 8012c14:	9303      	str	r3, [sp, #12]
 8012c16:	f7f0 f873 	bl	8002d00 <strlen>
 8012c1a:	4682      	mov	sl, r0
 8012c1c:	9b03      	ldr	r3, [sp, #12]
 8012c1e:	f8db 2000 	ldr.w	r2, [fp]
 8012c22:	4403      	add	r3, r0
 8012c24:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8012c28:	9307      	str	r3, [sp, #28]
 8012c2a:	1c93      	adds	r3, r2, #2
 8012c2c:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8012c30:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8012c34:	32fe      	adds	r2, #254	; 0xfe
 8012c36:	18d1      	adds	r1, r2, r3
 8012c38:	461f      	mov	r7, r3
 8012c3a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8012c3e:	9101      	str	r1, [sp, #4]
 8012c40:	2830      	cmp	r0, #48	; 0x30
 8012c42:	d0f8      	beq.n	8012c36 <__gethex+0x36>
 8012c44:	f7ff ffc7 	bl	8012bd6 <__hexdig_fun>
 8012c48:	4604      	mov	r4, r0
 8012c4a:	2800      	cmp	r0, #0
 8012c4c:	d13a      	bne.n	8012cc4 <__gethex+0xc4>
 8012c4e:	4652      	mov	r2, sl
 8012c50:	4638      	mov	r0, r7
 8012c52:	9903      	ldr	r1, [sp, #12]
 8012c54:	f001 fb5e 	bl	8014314 <strncmp>
 8012c58:	4605      	mov	r5, r0
 8012c5a:	2800      	cmp	r0, #0
 8012c5c:	d166      	bne.n	8012d2c <__gethex+0x12c>
 8012c5e:	f817 000a 	ldrb.w	r0, [r7, sl]
 8012c62:	eb07 060a 	add.w	r6, r7, sl
 8012c66:	f7ff ffb6 	bl	8012bd6 <__hexdig_fun>
 8012c6a:	2800      	cmp	r0, #0
 8012c6c:	d060      	beq.n	8012d30 <__gethex+0x130>
 8012c6e:	4633      	mov	r3, r6
 8012c70:	7818      	ldrb	r0, [r3, #0]
 8012c72:	461f      	mov	r7, r3
 8012c74:	2830      	cmp	r0, #48	; 0x30
 8012c76:	f103 0301 	add.w	r3, r3, #1
 8012c7a:	d0f9      	beq.n	8012c70 <__gethex+0x70>
 8012c7c:	f7ff ffab 	bl	8012bd6 <__hexdig_fun>
 8012c80:	2301      	movs	r3, #1
 8012c82:	fab0 f480 	clz	r4, r0
 8012c86:	4635      	mov	r5, r6
 8012c88:	0964      	lsrs	r4, r4, #5
 8012c8a:	9301      	str	r3, [sp, #4]
 8012c8c:	463a      	mov	r2, r7
 8012c8e:	4616      	mov	r6, r2
 8012c90:	7830      	ldrb	r0, [r6, #0]
 8012c92:	3201      	adds	r2, #1
 8012c94:	f7ff ff9f 	bl	8012bd6 <__hexdig_fun>
 8012c98:	2800      	cmp	r0, #0
 8012c9a:	d1f8      	bne.n	8012c8e <__gethex+0x8e>
 8012c9c:	4652      	mov	r2, sl
 8012c9e:	4630      	mov	r0, r6
 8012ca0:	9903      	ldr	r1, [sp, #12]
 8012ca2:	f001 fb37 	bl	8014314 <strncmp>
 8012ca6:	b980      	cbnz	r0, 8012cca <__gethex+0xca>
 8012ca8:	b94d      	cbnz	r5, 8012cbe <__gethex+0xbe>
 8012caa:	eb06 050a 	add.w	r5, r6, sl
 8012cae:	462a      	mov	r2, r5
 8012cb0:	4616      	mov	r6, r2
 8012cb2:	7830      	ldrb	r0, [r6, #0]
 8012cb4:	3201      	adds	r2, #1
 8012cb6:	f7ff ff8e 	bl	8012bd6 <__hexdig_fun>
 8012cba:	2800      	cmp	r0, #0
 8012cbc:	d1f8      	bne.n	8012cb0 <__gethex+0xb0>
 8012cbe:	1bad      	subs	r5, r5, r6
 8012cc0:	00ad      	lsls	r5, r5, #2
 8012cc2:	e004      	b.n	8012cce <__gethex+0xce>
 8012cc4:	2400      	movs	r4, #0
 8012cc6:	4625      	mov	r5, r4
 8012cc8:	e7e0      	b.n	8012c8c <__gethex+0x8c>
 8012cca:	2d00      	cmp	r5, #0
 8012ccc:	d1f7      	bne.n	8012cbe <__gethex+0xbe>
 8012cce:	7833      	ldrb	r3, [r6, #0]
 8012cd0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8012cd4:	2b50      	cmp	r3, #80	; 0x50
 8012cd6:	d139      	bne.n	8012d4c <__gethex+0x14c>
 8012cd8:	7873      	ldrb	r3, [r6, #1]
 8012cda:	2b2b      	cmp	r3, #43	; 0x2b
 8012cdc:	d02a      	beq.n	8012d34 <__gethex+0x134>
 8012cde:	2b2d      	cmp	r3, #45	; 0x2d
 8012ce0:	d02c      	beq.n	8012d3c <__gethex+0x13c>
 8012ce2:	f04f 0900 	mov.w	r9, #0
 8012ce6:	1c71      	adds	r1, r6, #1
 8012ce8:	7808      	ldrb	r0, [r1, #0]
 8012cea:	f7ff ff74 	bl	8012bd6 <__hexdig_fun>
 8012cee:	1e43      	subs	r3, r0, #1
 8012cf0:	b2db      	uxtb	r3, r3
 8012cf2:	2b18      	cmp	r3, #24
 8012cf4:	d82a      	bhi.n	8012d4c <__gethex+0x14c>
 8012cf6:	f1a0 0210 	sub.w	r2, r0, #16
 8012cfa:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8012cfe:	f7ff ff6a 	bl	8012bd6 <__hexdig_fun>
 8012d02:	1e43      	subs	r3, r0, #1
 8012d04:	b2db      	uxtb	r3, r3
 8012d06:	2b18      	cmp	r3, #24
 8012d08:	d91b      	bls.n	8012d42 <__gethex+0x142>
 8012d0a:	f1b9 0f00 	cmp.w	r9, #0
 8012d0e:	d000      	beq.n	8012d12 <__gethex+0x112>
 8012d10:	4252      	negs	r2, r2
 8012d12:	4415      	add	r5, r2
 8012d14:	f8cb 1000 	str.w	r1, [fp]
 8012d18:	b1d4      	cbz	r4, 8012d50 <__gethex+0x150>
 8012d1a:	9b01      	ldr	r3, [sp, #4]
 8012d1c:	2b00      	cmp	r3, #0
 8012d1e:	bf14      	ite	ne
 8012d20:	2700      	movne	r7, #0
 8012d22:	2706      	moveq	r7, #6
 8012d24:	4638      	mov	r0, r7
 8012d26:	b00b      	add	sp, #44	; 0x2c
 8012d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d2c:	463e      	mov	r6, r7
 8012d2e:	4625      	mov	r5, r4
 8012d30:	2401      	movs	r4, #1
 8012d32:	e7cc      	b.n	8012cce <__gethex+0xce>
 8012d34:	f04f 0900 	mov.w	r9, #0
 8012d38:	1cb1      	adds	r1, r6, #2
 8012d3a:	e7d5      	b.n	8012ce8 <__gethex+0xe8>
 8012d3c:	f04f 0901 	mov.w	r9, #1
 8012d40:	e7fa      	b.n	8012d38 <__gethex+0x138>
 8012d42:	230a      	movs	r3, #10
 8012d44:	fb03 0202 	mla	r2, r3, r2, r0
 8012d48:	3a10      	subs	r2, #16
 8012d4a:	e7d6      	b.n	8012cfa <__gethex+0xfa>
 8012d4c:	4631      	mov	r1, r6
 8012d4e:	e7e1      	b.n	8012d14 <__gethex+0x114>
 8012d50:	4621      	mov	r1, r4
 8012d52:	1bf3      	subs	r3, r6, r7
 8012d54:	3b01      	subs	r3, #1
 8012d56:	2b07      	cmp	r3, #7
 8012d58:	dc0a      	bgt.n	8012d70 <__gethex+0x170>
 8012d5a:	9802      	ldr	r0, [sp, #8]
 8012d5c:	f000 fafc 	bl	8013358 <_Balloc>
 8012d60:	4604      	mov	r4, r0
 8012d62:	b940      	cbnz	r0, 8012d76 <__gethex+0x176>
 8012d64:	4602      	mov	r2, r0
 8012d66:	21de      	movs	r1, #222	; 0xde
 8012d68:	4b62      	ldr	r3, [pc, #392]	; (8012ef4 <__gethex+0x2f4>)
 8012d6a:	4863      	ldr	r0, [pc, #396]	; (8012ef8 <__gethex+0x2f8>)
 8012d6c:	f001 faf2 	bl	8014354 <__assert_func>
 8012d70:	3101      	adds	r1, #1
 8012d72:	105b      	asrs	r3, r3, #1
 8012d74:	e7ef      	b.n	8012d56 <__gethex+0x156>
 8012d76:	f04f 0b00 	mov.w	fp, #0
 8012d7a:	f100 0914 	add.w	r9, r0, #20
 8012d7e:	f1ca 0301 	rsb	r3, sl, #1
 8012d82:	f8cd 9010 	str.w	r9, [sp, #16]
 8012d86:	f8cd b004 	str.w	fp, [sp, #4]
 8012d8a:	9308      	str	r3, [sp, #32]
 8012d8c:	42b7      	cmp	r7, r6
 8012d8e:	d33f      	bcc.n	8012e10 <__gethex+0x210>
 8012d90:	9f04      	ldr	r7, [sp, #16]
 8012d92:	9b01      	ldr	r3, [sp, #4]
 8012d94:	f847 3b04 	str.w	r3, [r7], #4
 8012d98:	eba7 0709 	sub.w	r7, r7, r9
 8012d9c:	10bf      	asrs	r7, r7, #2
 8012d9e:	6127      	str	r7, [r4, #16]
 8012da0:	4618      	mov	r0, r3
 8012da2:	f000 fbcf 	bl	8013544 <__hi0bits>
 8012da6:	017f      	lsls	r7, r7, #5
 8012da8:	f8d8 6000 	ldr.w	r6, [r8]
 8012dac:	1a3f      	subs	r7, r7, r0
 8012dae:	42b7      	cmp	r7, r6
 8012db0:	dd62      	ble.n	8012e78 <__gethex+0x278>
 8012db2:	1bbf      	subs	r7, r7, r6
 8012db4:	4639      	mov	r1, r7
 8012db6:	4620      	mov	r0, r4
 8012db8:	f000 ff65 	bl	8013c86 <__any_on>
 8012dbc:	4682      	mov	sl, r0
 8012dbe:	b1a8      	cbz	r0, 8012dec <__gethex+0x1ec>
 8012dc0:	f04f 0a01 	mov.w	sl, #1
 8012dc4:	1e7b      	subs	r3, r7, #1
 8012dc6:	1159      	asrs	r1, r3, #5
 8012dc8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8012dcc:	f003 021f 	and.w	r2, r3, #31
 8012dd0:	fa0a f202 	lsl.w	r2, sl, r2
 8012dd4:	420a      	tst	r2, r1
 8012dd6:	d009      	beq.n	8012dec <__gethex+0x1ec>
 8012dd8:	4553      	cmp	r3, sl
 8012dda:	dd05      	ble.n	8012de8 <__gethex+0x1e8>
 8012ddc:	4620      	mov	r0, r4
 8012dde:	1eb9      	subs	r1, r7, #2
 8012de0:	f000 ff51 	bl	8013c86 <__any_on>
 8012de4:	2800      	cmp	r0, #0
 8012de6:	d144      	bne.n	8012e72 <__gethex+0x272>
 8012de8:	f04f 0a02 	mov.w	sl, #2
 8012dec:	4639      	mov	r1, r7
 8012dee:	4620      	mov	r0, r4
 8012df0:	f7ff fe9e 	bl	8012b30 <rshift>
 8012df4:	443d      	add	r5, r7
 8012df6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012dfa:	42ab      	cmp	r3, r5
 8012dfc:	da4a      	bge.n	8012e94 <__gethex+0x294>
 8012dfe:	4621      	mov	r1, r4
 8012e00:	9802      	ldr	r0, [sp, #8]
 8012e02:	f000 fae9 	bl	80133d8 <_Bfree>
 8012e06:	2300      	movs	r3, #0
 8012e08:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8012e0a:	27a3      	movs	r7, #163	; 0xa3
 8012e0c:	6013      	str	r3, [r2, #0]
 8012e0e:	e789      	b.n	8012d24 <__gethex+0x124>
 8012e10:	1e73      	subs	r3, r6, #1
 8012e12:	9a07      	ldr	r2, [sp, #28]
 8012e14:	9305      	str	r3, [sp, #20]
 8012e16:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012e1a:	4293      	cmp	r3, r2
 8012e1c:	d019      	beq.n	8012e52 <__gethex+0x252>
 8012e1e:	f1bb 0f20 	cmp.w	fp, #32
 8012e22:	d107      	bne.n	8012e34 <__gethex+0x234>
 8012e24:	9b04      	ldr	r3, [sp, #16]
 8012e26:	9a01      	ldr	r2, [sp, #4]
 8012e28:	f843 2b04 	str.w	r2, [r3], #4
 8012e2c:	9304      	str	r3, [sp, #16]
 8012e2e:	2300      	movs	r3, #0
 8012e30:	469b      	mov	fp, r3
 8012e32:	9301      	str	r3, [sp, #4]
 8012e34:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8012e38:	f7ff fecd 	bl	8012bd6 <__hexdig_fun>
 8012e3c:	9b01      	ldr	r3, [sp, #4]
 8012e3e:	f000 000f 	and.w	r0, r0, #15
 8012e42:	fa00 f00b 	lsl.w	r0, r0, fp
 8012e46:	4303      	orrs	r3, r0
 8012e48:	9301      	str	r3, [sp, #4]
 8012e4a:	f10b 0b04 	add.w	fp, fp, #4
 8012e4e:	9b05      	ldr	r3, [sp, #20]
 8012e50:	e00d      	b.n	8012e6e <__gethex+0x26e>
 8012e52:	9b05      	ldr	r3, [sp, #20]
 8012e54:	9a08      	ldr	r2, [sp, #32]
 8012e56:	4413      	add	r3, r2
 8012e58:	42bb      	cmp	r3, r7
 8012e5a:	d3e0      	bcc.n	8012e1e <__gethex+0x21e>
 8012e5c:	4618      	mov	r0, r3
 8012e5e:	4652      	mov	r2, sl
 8012e60:	9903      	ldr	r1, [sp, #12]
 8012e62:	9309      	str	r3, [sp, #36]	; 0x24
 8012e64:	f001 fa56 	bl	8014314 <strncmp>
 8012e68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012e6a:	2800      	cmp	r0, #0
 8012e6c:	d1d7      	bne.n	8012e1e <__gethex+0x21e>
 8012e6e:	461e      	mov	r6, r3
 8012e70:	e78c      	b.n	8012d8c <__gethex+0x18c>
 8012e72:	f04f 0a03 	mov.w	sl, #3
 8012e76:	e7b9      	b.n	8012dec <__gethex+0x1ec>
 8012e78:	da09      	bge.n	8012e8e <__gethex+0x28e>
 8012e7a:	1bf7      	subs	r7, r6, r7
 8012e7c:	4621      	mov	r1, r4
 8012e7e:	463a      	mov	r2, r7
 8012e80:	9802      	ldr	r0, [sp, #8]
 8012e82:	f000 fcc1 	bl	8013808 <__lshift>
 8012e86:	4604      	mov	r4, r0
 8012e88:	1bed      	subs	r5, r5, r7
 8012e8a:	f100 0914 	add.w	r9, r0, #20
 8012e8e:	f04f 0a00 	mov.w	sl, #0
 8012e92:	e7b0      	b.n	8012df6 <__gethex+0x1f6>
 8012e94:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8012e98:	42a8      	cmp	r0, r5
 8012e9a:	dd71      	ble.n	8012f80 <__gethex+0x380>
 8012e9c:	1b45      	subs	r5, r0, r5
 8012e9e:	42ae      	cmp	r6, r5
 8012ea0:	dc34      	bgt.n	8012f0c <__gethex+0x30c>
 8012ea2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012ea6:	2b02      	cmp	r3, #2
 8012ea8:	d028      	beq.n	8012efc <__gethex+0x2fc>
 8012eaa:	2b03      	cmp	r3, #3
 8012eac:	d02a      	beq.n	8012f04 <__gethex+0x304>
 8012eae:	2b01      	cmp	r3, #1
 8012eb0:	d115      	bne.n	8012ede <__gethex+0x2de>
 8012eb2:	42ae      	cmp	r6, r5
 8012eb4:	d113      	bne.n	8012ede <__gethex+0x2de>
 8012eb6:	2e01      	cmp	r6, #1
 8012eb8:	d10b      	bne.n	8012ed2 <__gethex+0x2d2>
 8012eba:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8012ebe:	9a06      	ldr	r2, [sp, #24]
 8012ec0:	2762      	movs	r7, #98	; 0x62
 8012ec2:	6013      	str	r3, [r2, #0]
 8012ec4:	2301      	movs	r3, #1
 8012ec6:	6123      	str	r3, [r4, #16]
 8012ec8:	f8c9 3000 	str.w	r3, [r9]
 8012ecc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012ece:	601c      	str	r4, [r3, #0]
 8012ed0:	e728      	b.n	8012d24 <__gethex+0x124>
 8012ed2:	4620      	mov	r0, r4
 8012ed4:	1e71      	subs	r1, r6, #1
 8012ed6:	f000 fed6 	bl	8013c86 <__any_on>
 8012eda:	2800      	cmp	r0, #0
 8012edc:	d1ed      	bne.n	8012eba <__gethex+0x2ba>
 8012ede:	4621      	mov	r1, r4
 8012ee0:	9802      	ldr	r0, [sp, #8]
 8012ee2:	f000 fa79 	bl	80133d8 <_Bfree>
 8012ee6:	2300      	movs	r3, #0
 8012ee8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8012eea:	2750      	movs	r7, #80	; 0x50
 8012eec:	6013      	str	r3, [r2, #0]
 8012eee:	e719      	b.n	8012d24 <__gethex+0x124>
 8012ef0:	08016ee0 	.word	0x08016ee0
 8012ef4:	08016e64 	.word	0x08016e64
 8012ef8:	08016e75 	.word	0x08016e75
 8012efc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012efe:	2b00      	cmp	r3, #0
 8012f00:	d1ed      	bne.n	8012ede <__gethex+0x2de>
 8012f02:	e7da      	b.n	8012eba <__gethex+0x2ba>
 8012f04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012f06:	2b00      	cmp	r3, #0
 8012f08:	d1d7      	bne.n	8012eba <__gethex+0x2ba>
 8012f0a:	e7e8      	b.n	8012ede <__gethex+0x2de>
 8012f0c:	1e6f      	subs	r7, r5, #1
 8012f0e:	f1ba 0f00 	cmp.w	sl, #0
 8012f12:	d132      	bne.n	8012f7a <__gethex+0x37a>
 8012f14:	b127      	cbz	r7, 8012f20 <__gethex+0x320>
 8012f16:	4639      	mov	r1, r7
 8012f18:	4620      	mov	r0, r4
 8012f1a:	f000 feb4 	bl	8013c86 <__any_on>
 8012f1e:	4682      	mov	sl, r0
 8012f20:	2101      	movs	r1, #1
 8012f22:	117b      	asrs	r3, r7, #5
 8012f24:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8012f28:	f007 071f 	and.w	r7, r7, #31
 8012f2c:	fa01 f707 	lsl.w	r7, r1, r7
 8012f30:	421f      	tst	r7, r3
 8012f32:	f04f 0702 	mov.w	r7, #2
 8012f36:	4629      	mov	r1, r5
 8012f38:	4620      	mov	r0, r4
 8012f3a:	bf18      	it	ne
 8012f3c:	f04a 0a02 	orrne.w	sl, sl, #2
 8012f40:	1b76      	subs	r6, r6, r5
 8012f42:	f7ff fdf5 	bl	8012b30 <rshift>
 8012f46:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8012f4a:	f1ba 0f00 	cmp.w	sl, #0
 8012f4e:	d048      	beq.n	8012fe2 <__gethex+0x3e2>
 8012f50:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012f54:	2b02      	cmp	r3, #2
 8012f56:	d015      	beq.n	8012f84 <__gethex+0x384>
 8012f58:	2b03      	cmp	r3, #3
 8012f5a:	d017      	beq.n	8012f8c <__gethex+0x38c>
 8012f5c:	2b01      	cmp	r3, #1
 8012f5e:	d109      	bne.n	8012f74 <__gethex+0x374>
 8012f60:	f01a 0f02 	tst.w	sl, #2
 8012f64:	d006      	beq.n	8012f74 <__gethex+0x374>
 8012f66:	f8d9 0000 	ldr.w	r0, [r9]
 8012f6a:	ea4a 0a00 	orr.w	sl, sl, r0
 8012f6e:	f01a 0f01 	tst.w	sl, #1
 8012f72:	d10e      	bne.n	8012f92 <__gethex+0x392>
 8012f74:	f047 0710 	orr.w	r7, r7, #16
 8012f78:	e033      	b.n	8012fe2 <__gethex+0x3e2>
 8012f7a:	f04f 0a01 	mov.w	sl, #1
 8012f7e:	e7cf      	b.n	8012f20 <__gethex+0x320>
 8012f80:	2701      	movs	r7, #1
 8012f82:	e7e2      	b.n	8012f4a <__gethex+0x34a>
 8012f84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012f86:	f1c3 0301 	rsb	r3, r3, #1
 8012f8a:	9315      	str	r3, [sp, #84]	; 0x54
 8012f8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012f8e:	2b00      	cmp	r3, #0
 8012f90:	d0f0      	beq.n	8012f74 <__gethex+0x374>
 8012f92:	f04f 0c00 	mov.w	ip, #0
 8012f96:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8012f9a:	f104 0314 	add.w	r3, r4, #20
 8012f9e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8012fa2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8012fa6:	4618      	mov	r0, r3
 8012fa8:	f853 2b04 	ldr.w	r2, [r3], #4
 8012fac:	f1b2 3fff 	cmp.w	r2, #4294967295
 8012fb0:	d01c      	beq.n	8012fec <__gethex+0x3ec>
 8012fb2:	3201      	adds	r2, #1
 8012fb4:	6002      	str	r2, [r0, #0]
 8012fb6:	2f02      	cmp	r7, #2
 8012fb8:	f104 0314 	add.w	r3, r4, #20
 8012fbc:	d13d      	bne.n	801303a <__gethex+0x43a>
 8012fbe:	f8d8 2000 	ldr.w	r2, [r8]
 8012fc2:	3a01      	subs	r2, #1
 8012fc4:	42b2      	cmp	r2, r6
 8012fc6:	d10a      	bne.n	8012fde <__gethex+0x3de>
 8012fc8:	2201      	movs	r2, #1
 8012fca:	1171      	asrs	r1, r6, #5
 8012fcc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012fd0:	f006 061f 	and.w	r6, r6, #31
 8012fd4:	fa02 f606 	lsl.w	r6, r2, r6
 8012fd8:	421e      	tst	r6, r3
 8012fda:	bf18      	it	ne
 8012fdc:	4617      	movne	r7, r2
 8012fde:	f047 0720 	orr.w	r7, r7, #32
 8012fe2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012fe4:	601c      	str	r4, [r3, #0]
 8012fe6:	9b06      	ldr	r3, [sp, #24]
 8012fe8:	601d      	str	r5, [r3, #0]
 8012fea:	e69b      	b.n	8012d24 <__gethex+0x124>
 8012fec:	4299      	cmp	r1, r3
 8012fee:	f843 cc04 	str.w	ip, [r3, #-4]
 8012ff2:	d8d8      	bhi.n	8012fa6 <__gethex+0x3a6>
 8012ff4:	68a3      	ldr	r3, [r4, #8]
 8012ff6:	459b      	cmp	fp, r3
 8012ff8:	db17      	blt.n	801302a <__gethex+0x42a>
 8012ffa:	6861      	ldr	r1, [r4, #4]
 8012ffc:	9802      	ldr	r0, [sp, #8]
 8012ffe:	3101      	adds	r1, #1
 8013000:	f000 f9aa 	bl	8013358 <_Balloc>
 8013004:	4681      	mov	r9, r0
 8013006:	b918      	cbnz	r0, 8013010 <__gethex+0x410>
 8013008:	4602      	mov	r2, r0
 801300a:	2184      	movs	r1, #132	; 0x84
 801300c:	4b19      	ldr	r3, [pc, #100]	; (8013074 <__gethex+0x474>)
 801300e:	e6ac      	b.n	8012d6a <__gethex+0x16a>
 8013010:	6922      	ldr	r2, [r4, #16]
 8013012:	f104 010c 	add.w	r1, r4, #12
 8013016:	3202      	adds	r2, #2
 8013018:	0092      	lsls	r2, r2, #2
 801301a:	300c      	adds	r0, #12
 801301c:	f7fc febf 	bl	800fd9e <memcpy>
 8013020:	4621      	mov	r1, r4
 8013022:	9802      	ldr	r0, [sp, #8]
 8013024:	f000 f9d8 	bl	80133d8 <_Bfree>
 8013028:	464c      	mov	r4, r9
 801302a:	6923      	ldr	r3, [r4, #16]
 801302c:	1c5a      	adds	r2, r3, #1
 801302e:	6122      	str	r2, [r4, #16]
 8013030:	2201      	movs	r2, #1
 8013032:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013036:	615a      	str	r2, [r3, #20]
 8013038:	e7bd      	b.n	8012fb6 <__gethex+0x3b6>
 801303a:	6922      	ldr	r2, [r4, #16]
 801303c:	455a      	cmp	r2, fp
 801303e:	dd0b      	ble.n	8013058 <__gethex+0x458>
 8013040:	2101      	movs	r1, #1
 8013042:	4620      	mov	r0, r4
 8013044:	f7ff fd74 	bl	8012b30 <rshift>
 8013048:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801304c:	3501      	adds	r5, #1
 801304e:	42ab      	cmp	r3, r5
 8013050:	f6ff aed5 	blt.w	8012dfe <__gethex+0x1fe>
 8013054:	2701      	movs	r7, #1
 8013056:	e7c2      	b.n	8012fde <__gethex+0x3de>
 8013058:	f016 061f 	ands.w	r6, r6, #31
 801305c:	d0fa      	beq.n	8013054 <__gethex+0x454>
 801305e:	449a      	add	sl, r3
 8013060:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8013064:	f000 fa6e 	bl	8013544 <__hi0bits>
 8013068:	f1c6 0620 	rsb	r6, r6, #32
 801306c:	42b0      	cmp	r0, r6
 801306e:	dbe7      	blt.n	8013040 <__gethex+0x440>
 8013070:	e7f0      	b.n	8013054 <__gethex+0x454>
 8013072:	bf00      	nop
 8013074:	08016e64 	.word	0x08016e64

08013078 <L_shift>:
 8013078:	f1c2 0208 	rsb	r2, r2, #8
 801307c:	0092      	lsls	r2, r2, #2
 801307e:	b570      	push	{r4, r5, r6, lr}
 8013080:	f1c2 0620 	rsb	r6, r2, #32
 8013084:	6843      	ldr	r3, [r0, #4]
 8013086:	6804      	ldr	r4, [r0, #0]
 8013088:	fa03 f506 	lsl.w	r5, r3, r6
 801308c:	432c      	orrs	r4, r5
 801308e:	40d3      	lsrs	r3, r2
 8013090:	6004      	str	r4, [r0, #0]
 8013092:	f840 3f04 	str.w	r3, [r0, #4]!
 8013096:	4288      	cmp	r0, r1
 8013098:	d3f4      	bcc.n	8013084 <L_shift+0xc>
 801309a:	bd70      	pop	{r4, r5, r6, pc}

0801309c <__match>:
 801309c:	b530      	push	{r4, r5, lr}
 801309e:	6803      	ldr	r3, [r0, #0]
 80130a0:	3301      	adds	r3, #1
 80130a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80130a6:	b914      	cbnz	r4, 80130ae <__match+0x12>
 80130a8:	6003      	str	r3, [r0, #0]
 80130aa:	2001      	movs	r0, #1
 80130ac:	bd30      	pop	{r4, r5, pc}
 80130ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80130b2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80130b6:	2d19      	cmp	r5, #25
 80130b8:	bf98      	it	ls
 80130ba:	3220      	addls	r2, #32
 80130bc:	42a2      	cmp	r2, r4
 80130be:	d0f0      	beq.n	80130a2 <__match+0x6>
 80130c0:	2000      	movs	r0, #0
 80130c2:	e7f3      	b.n	80130ac <__match+0x10>

080130c4 <__hexnan>:
 80130c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130c8:	2500      	movs	r5, #0
 80130ca:	680b      	ldr	r3, [r1, #0]
 80130cc:	4682      	mov	sl, r0
 80130ce:	115e      	asrs	r6, r3, #5
 80130d0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80130d4:	f013 031f 	ands.w	r3, r3, #31
 80130d8:	bf18      	it	ne
 80130da:	3604      	addne	r6, #4
 80130dc:	1f37      	subs	r7, r6, #4
 80130de:	4690      	mov	r8, r2
 80130e0:	46b9      	mov	r9, r7
 80130e2:	463c      	mov	r4, r7
 80130e4:	46ab      	mov	fp, r5
 80130e6:	b087      	sub	sp, #28
 80130e8:	6801      	ldr	r1, [r0, #0]
 80130ea:	9301      	str	r3, [sp, #4]
 80130ec:	f846 5c04 	str.w	r5, [r6, #-4]
 80130f0:	9502      	str	r5, [sp, #8]
 80130f2:	784a      	ldrb	r2, [r1, #1]
 80130f4:	1c4b      	adds	r3, r1, #1
 80130f6:	9303      	str	r3, [sp, #12]
 80130f8:	b342      	cbz	r2, 801314c <__hexnan+0x88>
 80130fa:	4610      	mov	r0, r2
 80130fc:	9105      	str	r1, [sp, #20]
 80130fe:	9204      	str	r2, [sp, #16]
 8013100:	f7ff fd69 	bl	8012bd6 <__hexdig_fun>
 8013104:	2800      	cmp	r0, #0
 8013106:	d14f      	bne.n	80131a8 <__hexnan+0xe4>
 8013108:	9a04      	ldr	r2, [sp, #16]
 801310a:	9905      	ldr	r1, [sp, #20]
 801310c:	2a20      	cmp	r2, #32
 801310e:	d818      	bhi.n	8013142 <__hexnan+0x7e>
 8013110:	9b02      	ldr	r3, [sp, #8]
 8013112:	459b      	cmp	fp, r3
 8013114:	dd13      	ble.n	801313e <__hexnan+0x7a>
 8013116:	454c      	cmp	r4, r9
 8013118:	d206      	bcs.n	8013128 <__hexnan+0x64>
 801311a:	2d07      	cmp	r5, #7
 801311c:	dc04      	bgt.n	8013128 <__hexnan+0x64>
 801311e:	462a      	mov	r2, r5
 8013120:	4649      	mov	r1, r9
 8013122:	4620      	mov	r0, r4
 8013124:	f7ff ffa8 	bl	8013078 <L_shift>
 8013128:	4544      	cmp	r4, r8
 801312a:	d950      	bls.n	80131ce <__hexnan+0x10a>
 801312c:	2300      	movs	r3, #0
 801312e:	f1a4 0904 	sub.w	r9, r4, #4
 8013132:	f844 3c04 	str.w	r3, [r4, #-4]
 8013136:	461d      	mov	r5, r3
 8013138:	464c      	mov	r4, r9
 801313a:	f8cd b008 	str.w	fp, [sp, #8]
 801313e:	9903      	ldr	r1, [sp, #12]
 8013140:	e7d7      	b.n	80130f2 <__hexnan+0x2e>
 8013142:	2a29      	cmp	r2, #41	; 0x29
 8013144:	d156      	bne.n	80131f4 <__hexnan+0x130>
 8013146:	3102      	adds	r1, #2
 8013148:	f8ca 1000 	str.w	r1, [sl]
 801314c:	f1bb 0f00 	cmp.w	fp, #0
 8013150:	d050      	beq.n	80131f4 <__hexnan+0x130>
 8013152:	454c      	cmp	r4, r9
 8013154:	d206      	bcs.n	8013164 <__hexnan+0xa0>
 8013156:	2d07      	cmp	r5, #7
 8013158:	dc04      	bgt.n	8013164 <__hexnan+0xa0>
 801315a:	462a      	mov	r2, r5
 801315c:	4649      	mov	r1, r9
 801315e:	4620      	mov	r0, r4
 8013160:	f7ff ff8a 	bl	8013078 <L_shift>
 8013164:	4544      	cmp	r4, r8
 8013166:	d934      	bls.n	80131d2 <__hexnan+0x10e>
 8013168:	4623      	mov	r3, r4
 801316a:	f1a8 0204 	sub.w	r2, r8, #4
 801316e:	f853 1b04 	ldr.w	r1, [r3], #4
 8013172:	429f      	cmp	r7, r3
 8013174:	f842 1f04 	str.w	r1, [r2, #4]!
 8013178:	d2f9      	bcs.n	801316e <__hexnan+0xaa>
 801317a:	1b3b      	subs	r3, r7, r4
 801317c:	f023 0303 	bic.w	r3, r3, #3
 8013180:	3304      	adds	r3, #4
 8013182:	3401      	adds	r4, #1
 8013184:	3e03      	subs	r6, #3
 8013186:	42b4      	cmp	r4, r6
 8013188:	bf88      	it	hi
 801318a:	2304      	movhi	r3, #4
 801318c:	2200      	movs	r2, #0
 801318e:	4443      	add	r3, r8
 8013190:	f843 2b04 	str.w	r2, [r3], #4
 8013194:	429f      	cmp	r7, r3
 8013196:	d2fb      	bcs.n	8013190 <__hexnan+0xcc>
 8013198:	683b      	ldr	r3, [r7, #0]
 801319a:	b91b      	cbnz	r3, 80131a4 <__hexnan+0xe0>
 801319c:	4547      	cmp	r7, r8
 801319e:	d127      	bne.n	80131f0 <__hexnan+0x12c>
 80131a0:	2301      	movs	r3, #1
 80131a2:	603b      	str	r3, [r7, #0]
 80131a4:	2005      	movs	r0, #5
 80131a6:	e026      	b.n	80131f6 <__hexnan+0x132>
 80131a8:	3501      	adds	r5, #1
 80131aa:	2d08      	cmp	r5, #8
 80131ac:	f10b 0b01 	add.w	fp, fp, #1
 80131b0:	dd06      	ble.n	80131c0 <__hexnan+0xfc>
 80131b2:	4544      	cmp	r4, r8
 80131b4:	d9c3      	bls.n	801313e <__hexnan+0x7a>
 80131b6:	2300      	movs	r3, #0
 80131b8:	2501      	movs	r5, #1
 80131ba:	f844 3c04 	str.w	r3, [r4, #-4]
 80131be:	3c04      	subs	r4, #4
 80131c0:	6822      	ldr	r2, [r4, #0]
 80131c2:	f000 000f 	and.w	r0, r0, #15
 80131c6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80131ca:	6022      	str	r2, [r4, #0]
 80131cc:	e7b7      	b.n	801313e <__hexnan+0x7a>
 80131ce:	2508      	movs	r5, #8
 80131d0:	e7b5      	b.n	801313e <__hexnan+0x7a>
 80131d2:	9b01      	ldr	r3, [sp, #4]
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	d0df      	beq.n	8013198 <__hexnan+0xd4>
 80131d8:	f04f 32ff 	mov.w	r2, #4294967295
 80131dc:	f1c3 0320 	rsb	r3, r3, #32
 80131e0:	fa22 f303 	lsr.w	r3, r2, r3
 80131e4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80131e8:	401a      	ands	r2, r3
 80131ea:	f846 2c04 	str.w	r2, [r6, #-4]
 80131ee:	e7d3      	b.n	8013198 <__hexnan+0xd4>
 80131f0:	3f04      	subs	r7, #4
 80131f2:	e7d1      	b.n	8013198 <__hexnan+0xd4>
 80131f4:	2004      	movs	r0, #4
 80131f6:	b007      	add	sp, #28
 80131f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080131fc <_localeconv_r>:
 80131fc:	4800      	ldr	r0, [pc, #0]	; (8013200 <_localeconv_r+0x4>)
 80131fe:	4770      	bx	lr
 8013200:	200001b4 	.word	0x200001b4

08013204 <_lseek_r>:
 8013204:	b538      	push	{r3, r4, r5, lr}
 8013206:	4604      	mov	r4, r0
 8013208:	4608      	mov	r0, r1
 801320a:	4611      	mov	r1, r2
 801320c:	2200      	movs	r2, #0
 801320e:	4d05      	ldr	r5, [pc, #20]	; (8013224 <_lseek_r+0x20>)
 8013210:	602a      	str	r2, [r5, #0]
 8013212:	461a      	mov	r2, r3
 8013214:	f7f1 fda0 	bl	8004d58 <_lseek>
 8013218:	1c43      	adds	r3, r0, #1
 801321a:	d102      	bne.n	8013222 <_lseek_r+0x1e>
 801321c:	682b      	ldr	r3, [r5, #0]
 801321e:	b103      	cbz	r3, 8013222 <_lseek_r+0x1e>
 8013220:	6023      	str	r3, [r4, #0]
 8013222:	bd38      	pop	{r3, r4, r5, pc}
 8013224:	20001594 	.word	0x20001594

08013228 <__swhatbuf_r>:
 8013228:	b570      	push	{r4, r5, r6, lr}
 801322a:	460e      	mov	r6, r1
 801322c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013230:	4614      	mov	r4, r2
 8013232:	2900      	cmp	r1, #0
 8013234:	461d      	mov	r5, r3
 8013236:	b096      	sub	sp, #88	; 0x58
 8013238:	da07      	bge.n	801324a <__swhatbuf_r+0x22>
 801323a:	2300      	movs	r3, #0
 801323c:	602b      	str	r3, [r5, #0]
 801323e:	89b3      	ldrh	r3, [r6, #12]
 8013240:	061a      	lsls	r2, r3, #24
 8013242:	d410      	bmi.n	8013266 <__swhatbuf_r+0x3e>
 8013244:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013248:	e00e      	b.n	8013268 <__swhatbuf_r+0x40>
 801324a:	466a      	mov	r2, sp
 801324c:	f001 f8b2 	bl	80143b4 <_fstat_r>
 8013250:	2800      	cmp	r0, #0
 8013252:	dbf2      	blt.n	801323a <__swhatbuf_r+0x12>
 8013254:	9a01      	ldr	r2, [sp, #4]
 8013256:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801325a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801325e:	425a      	negs	r2, r3
 8013260:	415a      	adcs	r2, r3
 8013262:	602a      	str	r2, [r5, #0]
 8013264:	e7ee      	b.n	8013244 <__swhatbuf_r+0x1c>
 8013266:	2340      	movs	r3, #64	; 0x40
 8013268:	2000      	movs	r0, #0
 801326a:	6023      	str	r3, [r4, #0]
 801326c:	b016      	add	sp, #88	; 0x58
 801326e:	bd70      	pop	{r4, r5, r6, pc}

08013270 <__smakebuf_r>:
 8013270:	898b      	ldrh	r3, [r1, #12]
 8013272:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013274:	079d      	lsls	r5, r3, #30
 8013276:	4606      	mov	r6, r0
 8013278:	460c      	mov	r4, r1
 801327a:	d507      	bpl.n	801328c <__smakebuf_r+0x1c>
 801327c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013280:	6023      	str	r3, [r4, #0]
 8013282:	6123      	str	r3, [r4, #16]
 8013284:	2301      	movs	r3, #1
 8013286:	6163      	str	r3, [r4, #20]
 8013288:	b002      	add	sp, #8
 801328a:	bd70      	pop	{r4, r5, r6, pc}
 801328c:	466a      	mov	r2, sp
 801328e:	ab01      	add	r3, sp, #4
 8013290:	f7ff ffca 	bl	8013228 <__swhatbuf_r>
 8013294:	9900      	ldr	r1, [sp, #0]
 8013296:	4605      	mov	r5, r0
 8013298:	4630      	mov	r0, r6
 801329a:	f7fc fdb1 	bl	800fe00 <_malloc_r>
 801329e:	b948      	cbnz	r0, 80132b4 <__smakebuf_r+0x44>
 80132a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80132a4:	059a      	lsls	r2, r3, #22
 80132a6:	d4ef      	bmi.n	8013288 <__smakebuf_r+0x18>
 80132a8:	f023 0303 	bic.w	r3, r3, #3
 80132ac:	f043 0302 	orr.w	r3, r3, #2
 80132b0:	81a3      	strh	r3, [r4, #12]
 80132b2:	e7e3      	b.n	801327c <__smakebuf_r+0xc>
 80132b4:	4b0d      	ldr	r3, [pc, #52]	; (80132ec <__smakebuf_r+0x7c>)
 80132b6:	62b3      	str	r3, [r6, #40]	; 0x28
 80132b8:	89a3      	ldrh	r3, [r4, #12]
 80132ba:	6020      	str	r0, [r4, #0]
 80132bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80132c0:	81a3      	strh	r3, [r4, #12]
 80132c2:	9b00      	ldr	r3, [sp, #0]
 80132c4:	6120      	str	r0, [r4, #16]
 80132c6:	6163      	str	r3, [r4, #20]
 80132c8:	9b01      	ldr	r3, [sp, #4]
 80132ca:	b15b      	cbz	r3, 80132e4 <__smakebuf_r+0x74>
 80132cc:	4630      	mov	r0, r6
 80132ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80132d2:	f001 f881 	bl	80143d8 <_isatty_r>
 80132d6:	b128      	cbz	r0, 80132e4 <__smakebuf_r+0x74>
 80132d8:	89a3      	ldrh	r3, [r4, #12]
 80132da:	f023 0303 	bic.w	r3, r3, #3
 80132de:	f043 0301 	orr.w	r3, r3, #1
 80132e2:	81a3      	strh	r3, [r4, #12]
 80132e4:	89a0      	ldrh	r0, [r4, #12]
 80132e6:	4305      	orrs	r5, r0
 80132e8:	81a5      	strh	r5, [r4, #12]
 80132ea:	e7cd      	b.n	8013288 <__smakebuf_r+0x18>
 80132ec:	0800fb91 	.word	0x0800fb91

080132f0 <malloc>:
 80132f0:	4b02      	ldr	r3, [pc, #8]	; (80132fc <malloc+0xc>)
 80132f2:	4601      	mov	r1, r0
 80132f4:	6818      	ldr	r0, [r3, #0]
 80132f6:	f7fc bd83 	b.w	800fe00 <_malloc_r>
 80132fa:	bf00      	nop
 80132fc:	2000005c 	.word	0x2000005c

08013300 <__ascii_mbtowc>:
 8013300:	b082      	sub	sp, #8
 8013302:	b901      	cbnz	r1, 8013306 <__ascii_mbtowc+0x6>
 8013304:	a901      	add	r1, sp, #4
 8013306:	b142      	cbz	r2, 801331a <__ascii_mbtowc+0x1a>
 8013308:	b14b      	cbz	r3, 801331e <__ascii_mbtowc+0x1e>
 801330a:	7813      	ldrb	r3, [r2, #0]
 801330c:	600b      	str	r3, [r1, #0]
 801330e:	7812      	ldrb	r2, [r2, #0]
 8013310:	1e10      	subs	r0, r2, #0
 8013312:	bf18      	it	ne
 8013314:	2001      	movne	r0, #1
 8013316:	b002      	add	sp, #8
 8013318:	4770      	bx	lr
 801331a:	4610      	mov	r0, r2
 801331c:	e7fb      	b.n	8013316 <__ascii_mbtowc+0x16>
 801331e:	f06f 0001 	mvn.w	r0, #1
 8013322:	e7f8      	b.n	8013316 <__ascii_mbtowc+0x16>

08013324 <memchr>:
 8013324:	4603      	mov	r3, r0
 8013326:	b510      	push	{r4, lr}
 8013328:	b2c9      	uxtb	r1, r1
 801332a:	4402      	add	r2, r0
 801332c:	4293      	cmp	r3, r2
 801332e:	4618      	mov	r0, r3
 8013330:	d101      	bne.n	8013336 <memchr+0x12>
 8013332:	2000      	movs	r0, #0
 8013334:	e003      	b.n	801333e <memchr+0x1a>
 8013336:	7804      	ldrb	r4, [r0, #0]
 8013338:	3301      	adds	r3, #1
 801333a:	428c      	cmp	r4, r1
 801333c:	d1f6      	bne.n	801332c <memchr+0x8>
 801333e:	bd10      	pop	{r4, pc}

08013340 <__malloc_lock>:
 8013340:	4801      	ldr	r0, [pc, #4]	; (8013348 <__malloc_lock+0x8>)
 8013342:	f7fc bd1c 	b.w	800fd7e <__retarget_lock_acquire_recursive>
 8013346:	bf00      	nop
 8013348:	2000158c 	.word	0x2000158c

0801334c <__malloc_unlock>:
 801334c:	4801      	ldr	r0, [pc, #4]	; (8013354 <__malloc_unlock+0x8>)
 801334e:	f7fc bd17 	b.w	800fd80 <__retarget_lock_release_recursive>
 8013352:	bf00      	nop
 8013354:	2000158c 	.word	0x2000158c

08013358 <_Balloc>:
 8013358:	b570      	push	{r4, r5, r6, lr}
 801335a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801335c:	4604      	mov	r4, r0
 801335e:	460d      	mov	r5, r1
 8013360:	b976      	cbnz	r6, 8013380 <_Balloc+0x28>
 8013362:	2010      	movs	r0, #16
 8013364:	f7ff ffc4 	bl	80132f0 <malloc>
 8013368:	4602      	mov	r2, r0
 801336a:	6260      	str	r0, [r4, #36]	; 0x24
 801336c:	b920      	cbnz	r0, 8013378 <_Balloc+0x20>
 801336e:	2166      	movs	r1, #102	; 0x66
 8013370:	4b17      	ldr	r3, [pc, #92]	; (80133d0 <_Balloc+0x78>)
 8013372:	4818      	ldr	r0, [pc, #96]	; (80133d4 <_Balloc+0x7c>)
 8013374:	f000 ffee 	bl	8014354 <__assert_func>
 8013378:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801337c:	6006      	str	r6, [r0, #0]
 801337e:	60c6      	str	r6, [r0, #12]
 8013380:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8013382:	68f3      	ldr	r3, [r6, #12]
 8013384:	b183      	cbz	r3, 80133a8 <_Balloc+0x50>
 8013386:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013388:	68db      	ldr	r3, [r3, #12]
 801338a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801338e:	b9b8      	cbnz	r0, 80133c0 <_Balloc+0x68>
 8013390:	2101      	movs	r1, #1
 8013392:	fa01 f605 	lsl.w	r6, r1, r5
 8013396:	1d72      	adds	r2, r6, #5
 8013398:	4620      	mov	r0, r4
 801339a:	0092      	lsls	r2, r2, #2
 801339c:	f000 fc94 	bl	8013cc8 <_calloc_r>
 80133a0:	b160      	cbz	r0, 80133bc <_Balloc+0x64>
 80133a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80133a6:	e00e      	b.n	80133c6 <_Balloc+0x6e>
 80133a8:	2221      	movs	r2, #33	; 0x21
 80133aa:	2104      	movs	r1, #4
 80133ac:	4620      	mov	r0, r4
 80133ae:	f000 fc8b 	bl	8013cc8 <_calloc_r>
 80133b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80133b4:	60f0      	str	r0, [r6, #12]
 80133b6:	68db      	ldr	r3, [r3, #12]
 80133b8:	2b00      	cmp	r3, #0
 80133ba:	d1e4      	bne.n	8013386 <_Balloc+0x2e>
 80133bc:	2000      	movs	r0, #0
 80133be:	bd70      	pop	{r4, r5, r6, pc}
 80133c0:	6802      	ldr	r2, [r0, #0]
 80133c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80133c6:	2300      	movs	r3, #0
 80133c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80133cc:	e7f7      	b.n	80133be <_Balloc+0x66>
 80133ce:	bf00      	nop
 80133d0:	08016dee 	.word	0x08016dee
 80133d4:	08016ef4 	.word	0x08016ef4

080133d8 <_Bfree>:
 80133d8:	b570      	push	{r4, r5, r6, lr}
 80133da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80133dc:	4605      	mov	r5, r0
 80133de:	460c      	mov	r4, r1
 80133e0:	b976      	cbnz	r6, 8013400 <_Bfree+0x28>
 80133e2:	2010      	movs	r0, #16
 80133e4:	f7ff ff84 	bl	80132f0 <malloc>
 80133e8:	4602      	mov	r2, r0
 80133ea:	6268      	str	r0, [r5, #36]	; 0x24
 80133ec:	b920      	cbnz	r0, 80133f8 <_Bfree+0x20>
 80133ee:	218a      	movs	r1, #138	; 0x8a
 80133f0:	4b08      	ldr	r3, [pc, #32]	; (8013414 <_Bfree+0x3c>)
 80133f2:	4809      	ldr	r0, [pc, #36]	; (8013418 <_Bfree+0x40>)
 80133f4:	f000 ffae 	bl	8014354 <__assert_func>
 80133f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80133fc:	6006      	str	r6, [r0, #0]
 80133fe:	60c6      	str	r6, [r0, #12]
 8013400:	b13c      	cbz	r4, 8013412 <_Bfree+0x3a>
 8013402:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8013404:	6862      	ldr	r2, [r4, #4]
 8013406:	68db      	ldr	r3, [r3, #12]
 8013408:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801340c:	6021      	str	r1, [r4, #0]
 801340e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013412:	bd70      	pop	{r4, r5, r6, pc}
 8013414:	08016dee 	.word	0x08016dee
 8013418:	08016ef4 	.word	0x08016ef4

0801341c <__multadd>:
 801341c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013420:	4698      	mov	r8, r3
 8013422:	460c      	mov	r4, r1
 8013424:	2300      	movs	r3, #0
 8013426:	690e      	ldr	r6, [r1, #16]
 8013428:	4607      	mov	r7, r0
 801342a:	f101 0014 	add.w	r0, r1, #20
 801342e:	6805      	ldr	r5, [r0, #0]
 8013430:	3301      	adds	r3, #1
 8013432:	b2a9      	uxth	r1, r5
 8013434:	fb02 8101 	mla	r1, r2, r1, r8
 8013438:	0c2d      	lsrs	r5, r5, #16
 801343a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801343e:	fb02 c505 	mla	r5, r2, r5, ip
 8013442:	b289      	uxth	r1, r1
 8013444:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8013448:	429e      	cmp	r6, r3
 801344a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801344e:	f840 1b04 	str.w	r1, [r0], #4
 8013452:	dcec      	bgt.n	801342e <__multadd+0x12>
 8013454:	f1b8 0f00 	cmp.w	r8, #0
 8013458:	d022      	beq.n	80134a0 <__multadd+0x84>
 801345a:	68a3      	ldr	r3, [r4, #8]
 801345c:	42b3      	cmp	r3, r6
 801345e:	dc19      	bgt.n	8013494 <__multadd+0x78>
 8013460:	6861      	ldr	r1, [r4, #4]
 8013462:	4638      	mov	r0, r7
 8013464:	3101      	adds	r1, #1
 8013466:	f7ff ff77 	bl	8013358 <_Balloc>
 801346a:	4605      	mov	r5, r0
 801346c:	b928      	cbnz	r0, 801347a <__multadd+0x5e>
 801346e:	4602      	mov	r2, r0
 8013470:	21b5      	movs	r1, #181	; 0xb5
 8013472:	4b0d      	ldr	r3, [pc, #52]	; (80134a8 <__multadd+0x8c>)
 8013474:	480d      	ldr	r0, [pc, #52]	; (80134ac <__multadd+0x90>)
 8013476:	f000 ff6d 	bl	8014354 <__assert_func>
 801347a:	6922      	ldr	r2, [r4, #16]
 801347c:	f104 010c 	add.w	r1, r4, #12
 8013480:	3202      	adds	r2, #2
 8013482:	0092      	lsls	r2, r2, #2
 8013484:	300c      	adds	r0, #12
 8013486:	f7fc fc8a 	bl	800fd9e <memcpy>
 801348a:	4621      	mov	r1, r4
 801348c:	4638      	mov	r0, r7
 801348e:	f7ff ffa3 	bl	80133d8 <_Bfree>
 8013492:	462c      	mov	r4, r5
 8013494:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8013498:	3601      	adds	r6, #1
 801349a:	f8c3 8014 	str.w	r8, [r3, #20]
 801349e:	6126      	str	r6, [r4, #16]
 80134a0:	4620      	mov	r0, r4
 80134a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80134a6:	bf00      	nop
 80134a8:	08016e64 	.word	0x08016e64
 80134ac:	08016ef4 	.word	0x08016ef4

080134b0 <__s2b>:
 80134b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80134b4:	4615      	mov	r5, r2
 80134b6:	2209      	movs	r2, #9
 80134b8:	461f      	mov	r7, r3
 80134ba:	3308      	adds	r3, #8
 80134bc:	460c      	mov	r4, r1
 80134be:	fb93 f3f2 	sdiv	r3, r3, r2
 80134c2:	4606      	mov	r6, r0
 80134c4:	2201      	movs	r2, #1
 80134c6:	2100      	movs	r1, #0
 80134c8:	429a      	cmp	r2, r3
 80134ca:	db09      	blt.n	80134e0 <__s2b+0x30>
 80134cc:	4630      	mov	r0, r6
 80134ce:	f7ff ff43 	bl	8013358 <_Balloc>
 80134d2:	b940      	cbnz	r0, 80134e6 <__s2b+0x36>
 80134d4:	4602      	mov	r2, r0
 80134d6:	21ce      	movs	r1, #206	; 0xce
 80134d8:	4b18      	ldr	r3, [pc, #96]	; (801353c <__s2b+0x8c>)
 80134da:	4819      	ldr	r0, [pc, #100]	; (8013540 <__s2b+0x90>)
 80134dc:	f000 ff3a 	bl	8014354 <__assert_func>
 80134e0:	0052      	lsls	r2, r2, #1
 80134e2:	3101      	adds	r1, #1
 80134e4:	e7f0      	b.n	80134c8 <__s2b+0x18>
 80134e6:	9b08      	ldr	r3, [sp, #32]
 80134e8:	2d09      	cmp	r5, #9
 80134ea:	6143      	str	r3, [r0, #20]
 80134ec:	f04f 0301 	mov.w	r3, #1
 80134f0:	6103      	str	r3, [r0, #16]
 80134f2:	dd16      	ble.n	8013522 <__s2b+0x72>
 80134f4:	f104 0909 	add.w	r9, r4, #9
 80134f8:	46c8      	mov	r8, r9
 80134fa:	442c      	add	r4, r5
 80134fc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013500:	4601      	mov	r1, r0
 8013502:	220a      	movs	r2, #10
 8013504:	4630      	mov	r0, r6
 8013506:	3b30      	subs	r3, #48	; 0x30
 8013508:	f7ff ff88 	bl	801341c <__multadd>
 801350c:	45a0      	cmp	r8, r4
 801350e:	d1f5      	bne.n	80134fc <__s2b+0x4c>
 8013510:	f1a5 0408 	sub.w	r4, r5, #8
 8013514:	444c      	add	r4, r9
 8013516:	1b2d      	subs	r5, r5, r4
 8013518:	1963      	adds	r3, r4, r5
 801351a:	42bb      	cmp	r3, r7
 801351c:	db04      	blt.n	8013528 <__s2b+0x78>
 801351e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013522:	2509      	movs	r5, #9
 8013524:	340a      	adds	r4, #10
 8013526:	e7f6      	b.n	8013516 <__s2b+0x66>
 8013528:	f814 3b01 	ldrb.w	r3, [r4], #1
 801352c:	4601      	mov	r1, r0
 801352e:	220a      	movs	r2, #10
 8013530:	4630      	mov	r0, r6
 8013532:	3b30      	subs	r3, #48	; 0x30
 8013534:	f7ff ff72 	bl	801341c <__multadd>
 8013538:	e7ee      	b.n	8013518 <__s2b+0x68>
 801353a:	bf00      	nop
 801353c:	08016e64 	.word	0x08016e64
 8013540:	08016ef4 	.word	0x08016ef4

08013544 <__hi0bits>:
 8013544:	0c02      	lsrs	r2, r0, #16
 8013546:	0412      	lsls	r2, r2, #16
 8013548:	4603      	mov	r3, r0
 801354a:	b9ca      	cbnz	r2, 8013580 <__hi0bits+0x3c>
 801354c:	0403      	lsls	r3, r0, #16
 801354e:	2010      	movs	r0, #16
 8013550:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8013554:	bf04      	itt	eq
 8013556:	021b      	lsleq	r3, r3, #8
 8013558:	3008      	addeq	r0, #8
 801355a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801355e:	bf04      	itt	eq
 8013560:	011b      	lsleq	r3, r3, #4
 8013562:	3004      	addeq	r0, #4
 8013564:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8013568:	bf04      	itt	eq
 801356a:	009b      	lsleq	r3, r3, #2
 801356c:	3002      	addeq	r0, #2
 801356e:	2b00      	cmp	r3, #0
 8013570:	db05      	blt.n	801357e <__hi0bits+0x3a>
 8013572:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8013576:	f100 0001 	add.w	r0, r0, #1
 801357a:	bf08      	it	eq
 801357c:	2020      	moveq	r0, #32
 801357e:	4770      	bx	lr
 8013580:	2000      	movs	r0, #0
 8013582:	e7e5      	b.n	8013550 <__hi0bits+0xc>

08013584 <__lo0bits>:
 8013584:	6803      	ldr	r3, [r0, #0]
 8013586:	4602      	mov	r2, r0
 8013588:	f013 0007 	ands.w	r0, r3, #7
 801358c:	d00b      	beq.n	80135a6 <__lo0bits+0x22>
 801358e:	07d9      	lsls	r1, r3, #31
 8013590:	d422      	bmi.n	80135d8 <__lo0bits+0x54>
 8013592:	0798      	lsls	r0, r3, #30
 8013594:	bf49      	itett	mi
 8013596:	085b      	lsrmi	r3, r3, #1
 8013598:	089b      	lsrpl	r3, r3, #2
 801359a:	2001      	movmi	r0, #1
 801359c:	6013      	strmi	r3, [r2, #0]
 801359e:	bf5c      	itt	pl
 80135a0:	2002      	movpl	r0, #2
 80135a2:	6013      	strpl	r3, [r2, #0]
 80135a4:	4770      	bx	lr
 80135a6:	b299      	uxth	r1, r3
 80135a8:	b909      	cbnz	r1, 80135ae <__lo0bits+0x2a>
 80135aa:	2010      	movs	r0, #16
 80135ac:	0c1b      	lsrs	r3, r3, #16
 80135ae:	f013 0fff 	tst.w	r3, #255	; 0xff
 80135b2:	bf04      	itt	eq
 80135b4:	0a1b      	lsreq	r3, r3, #8
 80135b6:	3008      	addeq	r0, #8
 80135b8:	0719      	lsls	r1, r3, #28
 80135ba:	bf04      	itt	eq
 80135bc:	091b      	lsreq	r3, r3, #4
 80135be:	3004      	addeq	r0, #4
 80135c0:	0799      	lsls	r1, r3, #30
 80135c2:	bf04      	itt	eq
 80135c4:	089b      	lsreq	r3, r3, #2
 80135c6:	3002      	addeq	r0, #2
 80135c8:	07d9      	lsls	r1, r3, #31
 80135ca:	d403      	bmi.n	80135d4 <__lo0bits+0x50>
 80135cc:	085b      	lsrs	r3, r3, #1
 80135ce:	f100 0001 	add.w	r0, r0, #1
 80135d2:	d003      	beq.n	80135dc <__lo0bits+0x58>
 80135d4:	6013      	str	r3, [r2, #0]
 80135d6:	4770      	bx	lr
 80135d8:	2000      	movs	r0, #0
 80135da:	4770      	bx	lr
 80135dc:	2020      	movs	r0, #32
 80135de:	4770      	bx	lr

080135e0 <__i2b>:
 80135e0:	b510      	push	{r4, lr}
 80135e2:	460c      	mov	r4, r1
 80135e4:	2101      	movs	r1, #1
 80135e6:	f7ff feb7 	bl	8013358 <_Balloc>
 80135ea:	4602      	mov	r2, r0
 80135ec:	b928      	cbnz	r0, 80135fa <__i2b+0x1a>
 80135ee:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80135f2:	4b04      	ldr	r3, [pc, #16]	; (8013604 <__i2b+0x24>)
 80135f4:	4804      	ldr	r0, [pc, #16]	; (8013608 <__i2b+0x28>)
 80135f6:	f000 fead 	bl	8014354 <__assert_func>
 80135fa:	2301      	movs	r3, #1
 80135fc:	6144      	str	r4, [r0, #20]
 80135fe:	6103      	str	r3, [r0, #16]
 8013600:	bd10      	pop	{r4, pc}
 8013602:	bf00      	nop
 8013604:	08016e64 	.word	0x08016e64
 8013608:	08016ef4 	.word	0x08016ef4

0801360c <__multiply>:
 801360c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013610:	4614      	mov	r4, r2
 8013612:	690a      	ldr	r2, [r1, #16]
 8013614:	6923      	ldr	r3, [r4, #16]
 8013616:	460d      	mov	r5, r1
 8013618:	429a      	cmp	r2, r3
 801361a:	bfbe      	ittt	lt
 801361c:	460b      	movlt	r3, r1
 801361e:	4625      	movlt	r5, r4
 8013620:	461c      	movlt	r4, r3
 8013622:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8013626:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801362a:	68ab      	ldr	r3, [r5, #8]
 801362c:	6869      	ldr	r1, [r5, #4]
 801362e:	eb0a 0709 	add.w	r7, sl, r9
 8013632:	42bb      	cmp	r3, r7
 8013634:	b085      	sub	sp, #20
 8013636:	bfb8      	it	lt
 8013638:	3101      	addlt	r1, #1
 801363a:	f7ff fe8d 	bl	8013358 <_Balloc>
 801363e:	b930      	cbnz	r0, 801364e <__multiply+0x42>
 8013640:	4602      	mov	r2, r0
 8013642:	f240 115d 	movw	r1, #349	; 0x15d
 8013646:	4b41      	ldr	r3, [pc, #260]	; (801374c <__multiply+0x140>)
 8013648:	4841      	ldr	r0, [pc, #260]	; (8013750 <__multiply+0x144>)
 801364a:	f000 fe83 	bl	8014354 <__assert_func>
 801364e:	f100 0614 	add.w	r6, r0, #20
 8013652:	4633      	mov	r3, r6
 8013654:	2200      	movs	r2, #0
 8013656:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801365a:	4543      	cmp	r3, r8
 801365c:	d31e      	bcc.n	801369c <__multiply+0x90>
 801365e:	f105 0c14 	add.w	ip, r5, #20
 8013662:	f104 0314 	add.w	r3, r4, #20
 8013666:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801366a:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801366e:	9202      	str	r2, [sp, #8]
 8013670:	ebac 0205 	sub.w	r2, ip, r5
 8013674:	3a15      	subs	r2, #21
 8013676:	f022 0203 	bic.w	r2, r2, #3
 801367a:	3204      	adds	r2, #4
 801367c:	f105 0115 	add.w	r1, r5, #21
 8013680:	458c      	cmp	ip, r1
 8013682:	bf38      	it	cc
 8013684:	2204      	movcc	r2, #4
 8013686:	9201      	str	r2, [sp, #4]
 8013688:	9a02      	ldr	r2, [sp, #8]
 801368a:	9303      	str	r3, [sp, #12]
 801368c:	429a      	cmp	r2, r3
 801368e:	d808      	bhi.n	80136a2 <__multiply+0x96>
 8013690:	2f00      	cmp	r7, #0
 8013692:	dc55      	bgt.n	8013740 <__multiply+0x134>
 8013694:	6107      	str	r7, [r0, #16]
 8013696:	b005      	add	sp, #20
 8013698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801369c:	f843 2b04 	str.w	r2, [r3], #4
 80136a0:	e7db      	b.n	801365a <__multiply+0x4e>
 80136a2:	f8b3 a000 	ldrh.w	sl, [r3]
 80136a6:	f1ba 0f00 	cmp.w	sl, #0
 80136aa:	d020      	beq.n	80136ee <__multiply+0xe2>
 80136ac:	46b1      	mov	r9, r6
 80136ae:	2200      	movs	r2, #0
 80136b0:	f105 0e14 	add.w	lr, r5, #20
 80136b4:	f85e 4b04 	ldr.w	r4, [lr], #4
 80136b8:	f8d9 b000 	ldr.w	fp, [r9]
 80136bc:	b2a1      	uxth	r1, r4
 80136be:	fa1f fb8b 	uxth.w	fp, fp
 80136c2:	fb0a b101 	mla	r1, sl, r1, fp
 80136c6:	4411      	add	r1, r2
 80136c8:	f8d9 2000 	ldr.w	r2, [r9]
 80136cc:	0c24      	lsrs	r4, r4, #16
 80136ce:	0c12      	lsrs	r2, r2, #16
 80136d0:	fb0a 2404 	mla	r4, sl, r4, r2
 80136d4:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80136d8:	b289      	uxth	r1, r1
 80136da:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80136de:	45f4      	cmp	ip, lr
 80136e0:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80136e4:	f849 1b04 	str.w	r1, [r9], #4
 80136e8:	d8e4      	bhi.n	80136b4 <__multiply+0xa8>
 80136ea:	9901      	ldr	r1, [sp, #4]
 80136ec:	5072      	str	r2, [r6, r1]
 80136ee:	9a03      	ldr	r2, [sp, #12]
 80136f0:	3304      	adds	r3, #4
 80136f2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80136f6:	f1b9 0f00 	cmp.w	r9, #0
 80136fa:	d01f      	beq.n	801373c <__multiply+0x130>
 80136fc:	46b6      	mov	lr, r6
 80136fe:	f04f 0a00 	mov.w	sl, #0
 8013702:	6834      	ldr	r4, [r6, #0]
 8013704:	f105 0114 	add.w	r1, r5, #20
 8013708:	880a      	ldrh	r2, [r1, #0]
 801370a:	f8be b002 	ldrh.w	fp, [lr, #2]
 801370e:	b2a4      	uxth	r4, r4
 8013710:	fb09 b202 	mla	r2, r9, r2, fp
 8013714:	4492      	add	sl, r2
 8013716:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801371a:	f84e 4b04 	str.w	r4, [lr], #4
 801371e:	f851 4b04 	ldr.w	r4, [r1], #4
 8013722:	f8be 2000 	ldrh.w	r2, [lr]
 8013726:	0c24      	lsrs	r4, r4, #16
 8013728:	fb09 2404 	mla	r4, r9, r4, r2
 801372c:	458c      	cmp	ip, r1
 801372e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8013732:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8013736:	d8e7      	bhi.n	8013708 <__multiply+0xfc>
 8013738:	9a01      	ldr	r2, [sp, #4]
 801373a:	50b4      	str	r4, [r6, r2]
 801373c:	3604      	adds	r6, #4
 801373e:	e7a3      	b.n	8013688 <__multiply+0x7c>
 8013740:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013744:	2b00      	cmp	r3, #0
 8013746:	d1a5      	bne.n	8013694 <__multiply+0x88>
 8013748:	3f01      	subs	r7, #1
 801374a:	e7a1      	b.n	8013690 <__multiply+0x84>
 801374c:	08016e64 	.word	0x08016e64
 8013750:	08016ef4 	.word	0x08016ef4

08013754 <__pow5mult>:
 8013754:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013758:	4615      	mov	r5, r2
 801375a:	f012 0203 	ands.w	r2, r2, #3
 801375e:	4606      	mov	r6, r0
 8013760:	460f      	mov	r7, r1
 8013762:	d007      	beq.n	8013774 <__pow5mult+0x20>
 8013764:	4c25      	ldr	r4, [pc, #148]	; (80137fc <__pow5mult+0xa8>)
 8013766:	3a01      	subs	r2, #1
 8013768:	2300      	movs	r3, #0
 801376a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801376e:	f7ff fe55 	bl	801341c <__multadd>
 8013772:	4607      	mov	r7, r0
 8013774:	10ad      	asrs	r5, r5, #2
 8013776:	d03d      	beq.n	80137f4 <__pow5mult+0xa0>
 8013778:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801377a:	b97c      	cbnz	r4, 801379c <__pow5mult+0x48>
 801377c:	2010      	movs	r0, #16
 801377e:	f7ff fdb7 	bl	80132f0 <malloc>
 8013782:	4602      	mov	r2, r0
 8013784:	6270      	str	r0, [r6, #36]	; 0x24
 8013786:	b928      	cbnz	r0, 8013794 <__pow5mult+0x40>
 8013788:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801378c:	4b1c      	ldr	r3, [pc, #112]	; (8013800 <__pow5mult+0xac>)
 801378e:	481d      	ldr	r0, [pc, #116]	; (8013804 <__pow5mult+0xb0>)
 8013790:	f000 fde0 	bl	8014354 <__assert_func>
 8013794:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013798:	6004      	str	r4, [r0, #0]
 801379a:	60c4      	str	r4, [r0, #12]
 801379c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80137a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80137a4:	b94c      	cbnz	r4, 80137ba <__pow5mult+0x66>
 80137a6:	f240 2171 	movw	r1, #625	; 0x271
 80137aa:	4630      	mov	r0, r6
 80137ac:	f7ff ff18 	bl	80135e0 <__i2b>
 80137b0:	2300      	movs	r3, #0
 80137b2:	4604      	mov	r4, r0
 80137b4:	f8c8 0008 	str.w	r0, [r8, #8]
 80137b8:	6003      	str	r3, [r0, #0]
 80137ba:	f04f 0900 	mov.w	r9, #0
 80137be:	07eb      	lsls	r3, r5, #31
 80137c0:	d50a      	bpl.n	80137d8 <__pow5mult+0x84>
 80137c2:	4639      	mov	r1, r7
 80137c4:	4622      	mov	r2, r4
 80137c6:	4630      	mov	r0, r6
 80137c8:	f7ff ff20 	bl	801360c <__multiply>
 80137cc:	4680      	mov	r8, r0
 80137ce:	4639      	mov	r1, r7
 80137d0:	4630      	mov	r0, r6
 80137d2:	f7ff fe01 	bl	80133d8 <_Bfree>
 80137d6:	4647      	mov	r7, r8
 80137d8:	106d      	asrs	r5, r5, #1
 80137da:	d00b      	beq.n	80137f4 <__pow5mult+0xa0>
 80137dc:	6820      	ldr	r0, [r4, #0]
 80137de:	b938      	cbnz	r0, 80137f0 <__pow5mult+0x9c>
 80137e0:	4622      	mov	r2, r4
 80137e2:	4621      	mov	r1, r4
 80137e4:	4630      	mov	r0, r6
 80137e6:	f7ff ff11 	bl	801360c <__multiply>
 80137ea:	6020      	str	r0, [r4, #0]
 80137ec:	f8c0 9000 	str.w	r9, [r0]
 80137f0:	4604      	mov	r4, r0
 80137f2:	e7e4      	b.n	80137be <__pow5mult+0x6a>
 80137f4:	4638      	mov	r0, r7
 80137f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80137fa:	bf00      	nop
 80137fc:	08017048 	.word	0x08017048
 8013800:	08016dee 	.word	0x08016dee
 8013804:	08016ef4 	.word	0x08016ef4

08013808 <__lshift>:
 8013808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801380c:	460c      	mov	r4, r1
 801380e:	4607      	mov	r7, r0
 8013810:	4691      	mov	r9, r2
 8013812:	6923      	ldr	r3, [r4, #16]
 8013814:	6849      	ldr	r1, [r1, #4]
 8013816:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801381a:	68a3      	ldr	r3, [r4, #8]
 801381c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013820:	f108 0601 	add.w	r6, r8, #1
 8013824:	42b3      	cmp	r3, r6
 8013826:	db0b      	blt.n	8013840 <__lshift+0x38>
 8013828:	4638      	mov	r0, r7
 801382a:	f7ff fd95 	bl	8013358 <_Balloc>
 801382e:	4605      	mov	r5, r0
 8013830:	b948      	cbnz	r0, 8013846 <__lshift+0x3e>
 8013832:	4602      	mov	r2, r0
 8013834:	f240 11d9 	movw	r1, #473	; 0x1d9
 8013838:	4b27      	ldr	r3, [pc, #156]	; (80138d8 <__lshift+0xd0>)
 801383a:	4828      	ldr	r0, [pc, #160]	; (80138dc <__lshift+0xd4>)
 801383c:	f000 fd8a 	bl	8014354 <__assert_func>
 8013840:	3101      	adds	r1, #1
 8013842:	005b      	lsls	r3, r3, #1
 8013844:	e7ee      	b.n	8013824 <__lshift+0x1c>
 8013846:	2300      	movs	r3, #0
 8013848:	f100 0114 	add.w	r1, r0, #20
 801384c:	f100 0210 	add.w	r2, r0, #16
 8013850:	4618      	mov	r0, r3
 8013852:	4553      	cmp	r3, sl
 8013854:	db33      	blt.n	80138be <__lshift+0xb6>
 8013856:	6920      	ldr	r0, [r4, #16]
 8013858:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801385c:	f104 0314 	add.w	r3, r4, #20
 8013860:	f019 091f 	ands.w	r9, r9, #31
 8013864:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013868:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801386c:	d02b      	beq.n	80138c6 <__lshift+0xbe>
 801386e:	468a      	mov	sl, r1
 8013870:	2200      	movs	r2, #0
 8013872:	f1c9 0e20 	rsb	lr, r9, #32
 8013876:	6818      	ldr	r0, [r3, #0]
 8013878:	fa00 f009 	lsl.w	r0, r0, r9
 801387c:	4302      	orrs	r2, r0
 801387e:	f84a 2b04 	str.w	r2, [sl], #4
 8013882:	f853 2b04 	ldr.w	r2, [r3], #4
 8013886:	459c      	cmp	ip, r3
 8013888:	fa22 f20e 	lsr.w	r2, r2, lr
 801388c:	d8f3      	bhi.n	8013876 <__lshift+0x6e>
 801388e:	ebac 0304 	sub.w	r3, ip, r4
 8013892:	3b15      	subs	r3, #21
 8013894:	f023 0303 	bic.w	r3, r3, #3
 8013898:	3304      	adds	r3, #4
 801389a:	f104 0015 	add.w	r0, r4, #21
 801389e:	4584      	cmp	ip, r0
 80138a0:	bf38      	it	cc
 80138a2:	2304      	movcc	r3, #4
 80138a4:	50ca      	str	r2, [r1, r3]
 80138a6:	b10a      	cbz	r2, 80138ac <__lshift+0xa4>
 80138a8:	f108 0602 	add.w	r6, r8, #2
 80138ac:	3e01      	subs	r6, #1
 80138ae:	4638      	mov	r0, r7
 80138b0:	4621      	mov	r1, r4
 80138b2:	612e      	str	r6, [r5, #16]
 80138b4:	f7ff fd90 	bl	80133d8 <_Bfree>
 80138b8:	4628      	mov	r0, r5
 80138ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80138be:	f842 0f04 	str.w	r0, [r2, #4]!
 80138c2:	3301      	adds	r3, #1
 80138c4:	e7c5      	b.n	8013852 <__lshift+0x4a>
 80138c6:	3904      	subs	r1, #4
 80138c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80138cc:	459c      	cmp	ip, r3
 80138ce:	f841 2f04 	str.w	r2, [r1, #4]!
 80138d2:	d8f9      	bhi.n	80138c8 <__lshift+0xc0>
 80138d4:	e7ea      	b.n	80138ac <__lshift+0xa4>
 80138d6:	bf00      	nop
 80138d8:	08016e64 	.word	0x08016e64
 80138dc:	08016ef4 	.word	0x08016ef4

080138e0 <__mcmp>:
 80138e0:	4603      	mov	r3, r0
 80138e2:	690a      	ldr	r2, [r1, #16]
 80138e4:	6900      	ldr	r0, [r0, #16]
 80138e6:	b530      	push	{r4, r5, lr}
 80138e8:	1a80      	subs	r0, r0, r2
 80138ea:	d10d      	bne.n	8013908 <__mcmp+0x28>
 80138ec:	3314      	adds	r3, #20
 80138ee:	3114      	adds	r1, #20
 80138f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80138f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80138f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80138fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013900:	4295      	cmp	r5, r2
 8013902:	d002      	beq.n	801390a <__mcmp+0x2a>
 8013904:	d304      	bcc.n	8013910 <__mcmp+0x30>
 8013906:	2001      	movs	r0, #1
 8013908:	bd30      	pop	{r4, r5, pc}
 801390a:	42a3      	cmp	r3, r4
 801390c:	d3f4      	bcc.n	80138f8 <__mcmp+0x18>
 801390e:	e7fb      	b.n	8013908 <__mcmp+0x28>
 8013910:	f04f 30ff 	mov.w	r0, #4294967295
 8013914:	e7f8      	b.n	8013908 <__mcmp+0x28>
	...

08013918 <__mdiff>:
 8013918:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801391c:	460c      	mov	r4, r1
 801391e:	4606      	mov	r6, r0
 8013920:	4611      	mov	r1, r2
 8013922:	4620      	mov	r0, r4
 8013924:	4692      	mov	sl, r2
 8013926:	f7ff ffdb 	bl	80138e0 <__mcmp>
 801392a:	1e05      	subs	r5, r0, #0
 801392c:	d111      	bne.n	8013952 <__mdiff+0x3a>
 801392e:	4629      	mov	r1, r5
 8013930:	4630      	mov	r0, r6
 8013932:	f7ff fd11 	bl	8013358 <_Balloc>
 8013936:	4602      	mov	r2, r0
 8013938:	b928      	cbnz	r0, 8013946 <__mdiff+0x2e>
 801393a:	f240 2132 	movw	r1, #562	; 0x232
 801393e:	4b3c      	ldr	r3, [pc, #240]	; (8013a30 <__mdiff+0x118>)
 8013940:	483c      	ldr	r0, [pc, #240]	; (8013a34 <__mdiff+0x11c>)
 8013942:	f000 fd07 	bl	8014354 <__assert_func>
 8013946:	2301      	movs	r3, #1
 8013948:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801394c:	4610      	mov	r0, r2
 801394e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013952:	bfa4      	itt	ge
 8013954:	4653      	movge	r3, sl
 8013956:	46a2      	movge	sl, r4
 8013958:	4630      	mov	r0, r6
 801395a:	f8da 1004 	ldr.w	r1, [sl, #4]
 801395e:	bfa6      	itte	ge
 8013960:	461c      	movge	r4, r3
 8013962:	2500      	movge	r5, #0
 8013964:	2501      	movlt	r5, #1
 8013966:	f7ff fcf7 	bl	8013358 <_Balloc>
 801396a:	4602      	mov	r2, r0
 801396c:	b918      	cbnz	r0, 8013976 <__mdiff+0x5e>
 801396e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8013972:	4b2f      	ldr	r3, [pc, #188]	; (8013a30 <__mdiff+0x118>)
 8013974:	e7e4      	b.n	8013940 <__mdiff+0x28>
 8013976:	f100 0814 	add.w	r8, r0, #20
 801397a:	f8da 7010 	ldr.w	r7, [sl, #16]
 801397e:	60c5      	str	r5, [r0, #12]
 8013980:	f04f 0c00 	mov.w	ip, #0
 8013984:	f10a 0514 	add.w	r5, sl, #20
 8013988:	f10a 0010 	add.w	r0, sl, #16
 801398c:	46c2      	mov	sl, r8
 801398e:	6926      	ldr	r6, [r4, #16]
 8013990:	f104 0914 	add.w	r9, r4, #20
 8013994:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8013998:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801399c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 80139a0:	f859 3b04 	ldr.w	r3, [r9], #4
 80139a4:	fa1f f18b 	uxth.w	r1, fp
 80139a8:	4461      	add	r1, ip
 80139aa:	fa1f fc83 	uxth.w	ip, r3
 80139ae:	0c1b      	lsrs	r3, r3, #16
 80139b0:	eba1 010c 	sub.w	r1, r1, ip
 80139b4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80139b8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80139bc:	b289      	uxth	r1, r1
 80139be:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80139c2:	454e      	cmp	r6, r9
 80139c4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80139c8:	f84a 3b04 	str.w	r3, [sl], #4
 80139cc:	d8e6      	bhi.n	801399c <__mdiff+0x84>
 80139ce:	1b33      	subs	r3, r6, r4
 80139d0:	3b15      	subs	r3, #21
 80139d2:	f023 0303 	bic.w	r3, r3, #3
 80139d6:	3415      	adds	r4, #21
 80139d8:	3304      	adds	r3, #4
 80139da:	42a6      	cmp	r6, r4
 80139dc:	bf38      	it	cc
 80139de:	2304      	movcc	r3, #4
 80139e0:	441d      	add	r5, r3
 80139e2:	4443      	add	r3, r8
 80139e4:	461e      	mov	r6, r3
 80139e6:	462c      	mov	r4, r5
 80139e8:	4574      	cmp	r4, lr
 80139ea:	d30e      	bcc.n	8013a0a <__mdiff+0xf2>
 80139ec:	f10e 0103 	add.w	r1, lr, #3
 80139f0:	1b49      	subs	r1, r1, r5
 80139f2:	f021 0103 	bic.w	r1, r1, #3
 80139f6:	3d03      	subs	r5, #3
 80139f8:	45ae      	cmp	lr, r5
 80139fa:	bf38      	it	cc
 80139fc:	2100      	movcc	r1, #0
 80139fe:	4419      	add	r1, r3
 8013a00:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8013a04:	b18b      	cbz	r3, 8013a2a <__mdiff+0x112>
 8013a06:	6117      	str	r7, [r2, #16]
 8013a08:	e7a0      	b.n	801394c <__mdiff+0x34>
 8013a0a:	f854 8b04 	ldr.w	r8, [r4], #4
 8013a0e:	fa1f f188 	uxth.w	r1, r8
 8013a12:	4461      	add	r1, ip
 8013a14:	1408      	asrs	r0, r1, #16
 8013a16:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8013a1a:	b289      	uxth	r1, r1
 8013a1c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013a20:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013a24:	f846 1b04 	str.w	r1, [r6], #4
 8013a28:	e7de      	b.n	80139e8 <__mdiff+0xd0>
 8013a2a:	3f01      	subs	r7, #1
 8013a2c:	e7e8      	b.n	8013a00 <__mdiff+0xe8>
 8013a2e:	bf00      	nop
 8013a30:	08016e64 	.word	0x08016e64
 8013a34:	08016ef4 	.word	0x08016ef4

08013a38 <__ulp>:
 8013a38:	4b11      	ldr	r3, [pc, #68]	; (8013a80 <__ulp+0x48>)
 8013a3a:	400b      	ands	r3, r1
 8013a3c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8013a40:	2b00      	cmp	r3, #0
 8013a42:	dd02      	ble.n	8013a4a <__ulp+0x12>
 8013a44:	2000      	movs	r0, #0
 8013a46:	4619      	mov	r1, r3
 8013a48:	4770      	bx	lr
 8013a4a:	425b      	negs	r3, r3
 8013a4c:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8013a50:	f04f 0000 	mov.w	r0, #0
 8013a54:	f04f 0100 	mov.w	r1, #0
 8013a58:	ea4f 5223 	mov.w	r2, r3, asr #20
 8013a5c:	da04      	bge.n	8013a68 <__ulp+0x30>
 8013a5e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013a62:	fa43 f102 	asr.w	r1, r3, r2
 8013a66:	4770      	bx	lr
 8013a68:	f1a2 0314 	sub.w	r3, r2, #20
 8013a6c:	2b1e      	cmp	r3, #30
 8013a6e:	bfd6      	itet	le
 8013a70:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8013a74:	2301      	movgt	r3, #1
 8013a76:	fa22 f303 	lsrle.w	r3, r2, r3
 8013a7a:	4618      	mov	r0, r3
 8013a7c:	4770      	bx	lr
 8013a7e:	bf00      	nop
 8013a80:	7ff00000 	.word	0x7ff00000

08013a84 <__b2d>:
 8013a84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013a88:	6907      	ldr	r7, [r0, #16]
 8013a8a:	f100 0914 	add.w	r9, r0, #20
 8013a8e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8013a92:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8013a96:	f1a7 0804 	sub.w	r8, r7, #4
 8013a9a:	4630      	mov	r0, r6
 8013a9c:	f7ff fd52 	bl	8013544 <__hi0bits>
 8013aa0:	f1c0 0320 	rsb	r3, r0, #32
 8013aa4:	280a      	cmp	r0, #10
 8013aa6:	600b      	str	r3, [r1, #0]
 8013aa8:	491f      	ldr	r1, [pc, #124]	; (8013b28 <__b2d+0xa4>)
 8013aaa:	dc17      	bgt.n	8013adc <__b2d+0x58>
 8013aac:	45c1      	cmp	r9, r8
 8013aae:	bf28      	it	cs
 8013ab0:	2200      	movcs	r2, #0
 8013ab2:	f1c0 0c0b 	rsb	ip, r0, #11
 8013ab6:	fa26 f30c 	lsr.w	r3, r6, ip
 8013aba:	bf38      	it	cc
 8013abc:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8013ac0:	ea43 0501 	orr.w	r5, r3, r1
 8013ac4:	f100 0315 	add.w	r3, r0, #21
 8013ac8:	fa06 f303 	lsl.w	r3, r6, r3
 8013acc:	fa22 f20c 	lsr.w	r2, r2, ip
 8013ad0:	ea43 0402 	orr.w	r4, r3, r2
 8013ad4:	4620      	mov	r0, r4
 8013ad6:	4629      	mov	r1, r5
 8013ad8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013adc:	45c1      	cmp	r9, r8
 8013ade:	bf2e      	itee	cs
 8013ae0:	2200      	movcs	r2, #0
 8013ae2:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8013ae6:	f1a7 0808 	subcc.w	r8, r7, #8
 8013aea:	f1b0 030b 	subs.w	r3, r0, #11
 8013aee:	d016      	beq.n	8013b1e <__b2d+0x9a>
 8013af0:	f1c3 0720 	rsb	r7, r3, #32
 8013af4:	fa22 f107 	lsr.w	r1, r2, r7
 8013af8:	45c8      	cmp	r8, r9
 8013afa:	fa06 f603 	lsl.w	r6, r6, r3
 8013afe:	ea46 0601 	orr.w	r6, r6, r1
 8013b02:	bf94      	ite	ls
 8013b04:	2100      	movls	r1, #0
 8013b06:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8013b0a:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8013b0e:	fa02 f003 	lsl.w	r0, r2, r3
 8013b12:	40f9      	lsrs	r1, r7
 8013b14:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8013b18:	ea40 0401 	orr.w	r4, r0, r1
 8013b1c:	e7da      	b.n	8013ad4 <__b2d+0x50>
 8013b1e:	4614      	mov	r4, r2
 8013b20:	ea46 0501 	orr.w	r5, r6, r1
 8013b24:	e7d6      	b.n	8013ad4 <__b2d+0x50>
 8013b26:	bf00      	nop
 8013b28:	3ff00000 	.word	0x3ff00000

08013b2c <__d2b>:
 8013b2c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8013b30:	2101      	movs	r1, #1
 8013b32:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8013b36:	4690      	mov	r8, r2
 8013b38:	461d      	mov	r5, r3
 8013b3a:	f7ff fc0d 	bl	8013358 <_Balloc>
 8013b3e:	4604      	mov	r4, r0
 8013b40:	b930      	cbnz	r0, 8013b50 <__d2b+0x24>
 8013b42:	4602      	mov	r2, r0
 8013b44:	f240 310a 	movw	r1, #778	; 0x30a
 8013b48:	4b24      	ldr	r3, [pc, #144]	; (8013bdc <__d2b+0xb0>)
 8013b4a:	4825      	ldr	r0, [pc, #148]	; (8013be0 <__d2b+0xb4>)
 8013b4c:	f000 fc02 	bl	8014354 <__assert_func>
 8013b50:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8013b54:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8013b58:	bb2d      	cbnz	r5, 8013ba6 <__d2b+0x7a>
 8013b5a:	9301      	str	r3, [sp, #4]
 8013b5c:	f1b8 0300 	subs.w	r3, r8, #0
 8013b60:	d026      	beq.n	8013bb0 <__d2b+0x84>
 8013b62:	4668      	mov	r0, sp
 8013b64:	9300      	str	r3, [sp, #0]
 8013b66:	f7ff fd0d 	bl	8013584 <__lo0bits>
 8013b6a:	9900      	ldr	r1, [sp, #0]
 8013b6c:	b1f0      	cbz	r0, 8013bac <__d2b+0x80>
 8013b6e:	9a01      	ldr	r2, [sp, #4]
 8013b70:	f1c0 0320 	rsb	r3, r0, #32
 8013b74:	fa02 f303 	lsl.w	r3, r2, r3
 8013b78:	430b      	orrs	r3, r1
 8013b7a:	40c2      	lsrs	r2, r0
 8013b7c:	6163      	str	r3, [r4, #20]
 8013b7e:	9201      	str	r2, [sp, #4]
 8013b80:	9b01      	ldr	r3, [sp, #4]
 8013b82:	2b00      	cmp	r3, #0
 8013b84:	bf14      	ite	ne
 8013b86:	2102      	movne	r1, #2
 8013b88:	2101      	moveq	r1, #1
 8013b8a:	61a3      	str	r3, [r4, #24]
 8013b8c:	6121      	str	r1, [r4, #16]
 8013b8e:	b1c5      	cbz	r5, 8013bc2 <__d2b+0x96>
 8013b90:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8013b94:	4405      	add	r5, r0
 8013b96:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013b9a:	603d      	str	r5, [r7, #0]
 8013b9c:	6030      	str	r0, [r6, #0]
 8013b9e:	4620      	mov	r0, r4
 8013ba0:	b002      	add	sp, #8
 8013ba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ba6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013baa:	e7d6      	b.n	8013b5a <__d2b+0x2e>
 8013bac:	6161      	str	r1, [r4, #20]
 8013bae:	e7e7      	b.n	8013b80 <__d2b+0x54>
 8013bb0:	a801      	add	r0, sp, #4
 8013bb2:	f7ff fce7 	bl	8013584 <__lo0bits>
 8013bb6:	2101      	movs	r1, #1
 8013bb8:	9b01      	ldr	r3, [sp, #4]
 8013bba:	6121      	str	r1, [r4, #16]
 8013bbc:	6163      	str	r3, [r4, #20]
 8013bbe:	3020      	adds	r0, #32
 8013bc0:	e7e5      	b.n	8013b8e <__d2b+0x62>
 8013bc2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8013bc6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013bca:	6038      	str	r0, [r7, #0]
 8013bcc:	6918      	ldr	r0, [r3, #16]
 8013bce:	f7ff fcb9 	bl	8013544 <__hi0bits>
 8013bd2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8013bd6:	6031      	str	r1, [r6, #0]
 8013bd8:	e7e1      	b.n	8013b9e <__d2b+0x72>
 8013bda:	bf00      	nop
 8013bdc:	08016e64 	.word	0x08016e64
 8013be0:	08016ef4 	.word	0x08016ef4

08013be4 <__ratio>:
 8013be4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013be8:	4688      	mov	r8, r1
 8013bea:	4669      	mov	r1, sp
 8013bec:	4681      	mov	r9, r0
 8013bee:	f7ff ff49 	bl	8013a84 <__b2d>
 8013bf2:	460f      	mov	r7, r1
 8013bf4:	4604      	mov	r4, r0
 8013bf6:	460d      	mov	r5, r1
 8013bf8:	4640      	mov	r0, r8
 8013bfa:	a901      	add	r1, sp, #4
 8013bfc:	f7ff ff42 	bl	8013a84 <__b2d>
 8013c00:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013c04:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8013c08:	468b      	mov	fp, r1
 8013c0a:	eba3 0c02 	sub.w	ip, r3, r2
 8013c0e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8013c12:	1a9b      	subs	r3, r3, r2
 8013c14:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8013c18:	2b00      	cmp	r3, #0
 8013c1a:	bfd5      	itete	le
 8013c1c:	460a      	movle	r2, r1
 8013c1e:	462a      	movgt	r2, r5
 8013c20:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8013c24:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8013c28:	bfd8      	it	le
 8013c2a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8013c2e:	465b      	mov	r3, fp
 8013c30:	4602      	mov	r2, r0
 8013c32:	4639      	mov	r1, r7
 8013c34:	4620      	mov	r0, r4
 8013c36:	f7ef fb51 	bl	80032dc <__aeabi_ddiv>
 8013c3a:	b003      	add	sp, #12
 8013c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013c40 <__copybits>:
 8013c40:	3901      	subs	r1, #1
 8013c42:	b570      	push	{r4, r5, r6, lr}
 8013c44:	1149      	asrs	r1, r1, #5
 8013c46:	6914      	ldr	r4, [r2, #16]
 8013c48:	3101      	adds	r1, #1
 8013c4a:	f102 0314 	add.w	r3, r2, #20
 8013c4e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8013c52:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8013c56:	1f05      	subs	r5, r0, #4
 8013c58:	42a3      	cmp	r3, r4
 8013c5a:	d30c      	bcc.n	8013c76 <__copybits+0x36>
 8013c5c:	1aa3      	subs	r3, r4, r2
 8013c5e:	3b11      	subs	r3, #17
 8013c60:	f023 0303 	bic.w	r3, r3, #3
 8013c64:	3211      	adds	r2, #17
 8013c66:	42a2      	cmp	r2, r4
 8013c68:	bf88      	it	hi
 8013c6a:	2300      	movhi	r3, #0
 8013c6c:	4418      	add	r0, r3
 8013c6e:	2300      	movs	r3, #0
 8013c70:	4288      	cmp	r0, r1
 8013c72:	d305      	bcc.n	8013c80 <__copybits+0x40>
 8013c74:	bd70      	pop	{r4, r5, r6, pc}
 8013c76:	f853 6b04 	ldr.w	r6, [r3], #4
 8013c7a:	f845 6f04 	str.w	r6, [r5, #4]!
 8013c7e:	e7eb      	b.n	8013c58 <__copybits+0x18>
 8013c80:	f840 3b04 	str.w	r3, [r0], #4
 8013c84:	e7f4      	b.n	8013c70 <__copybits+0x30>

08013c86 <__any_on>:
 8013c86:	f100 0214 	add.w	r2, r0, #20
 8013c8a:	6900      	ldr	r0, [r0, #16]
 8013c8c:	114b      	asrs	r3, r1, #5
 8013c8e:	4298      	cmp	r0, r3
 8013c90:	b510      	push	{r4, lr}
 8013c92:	db11      	blt.n	8013cb8 <__any_on+0x32>
 8013c94:	dd0a      	ble.n	8013cac <__any_on+0x26>
 8013c96:	f011 011f 	ands.w	r1, r1, #31
 8013c9a:	d007      	beq.n	8013cac <__any_on+0x26>
 8013c9c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8013ca0:	fa24 f001 	lsr.w	r0, r4, r1
 8013ca4:	fa00 f101 	lsl.w	r1, r0, r1
 8013ca8:	428c      	cmp	r4, r1
 8013caa:	d10b      	bne.n	8013cc4 <__any_on+0x3e>
 8013cac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013cb0:	4293      	cmp	r3, r2
 8013cb2:	d803      	bhi.n	8013cbc <__any_on+0x36>
 8013cb4:	2000      	movs	r0, #0
 8013cb6:	bd10      	pop	{r4, pc}
 8013cb8:	4603      	mov	r3, r0
 8013cba:	e7f7      	b.n	8013cac <__any_on+0x26>
 8013cbc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013cc0:	2900      	cmp	r1, #0
 8013cc2:	d0f5      	beq.n	8013cb0 <__any_on+0x2a>
 8013cc4:	2001      	movs	r0, #1
 8013cc6:	e7f6      	b.n	8013cb6 <__any_on+0x30>

08013cc8 <_calloc_r>:
 8013cc8:	b538      	push	{r3, r4, r5, lr}
 8013cca:	fb02 f501 	mul.w	r5, r2, r1
 8013cce:	4629      	mov	r1, r5
 8013cd0:	f7fc f896 	bl	800fe00 <_malloc_r>
 8013cd4:	4604      	mov	r4, r0
 8013cd6:	b118      	cbz	r0, 8013ce0 <_calloc_r+0x18>
 8013cd8:	462a      	mov	r2, r5
 8013cda:	2100      	movs	r1, #0
 8013cdc:	f7fc f887 	bl	800fdee <memset>
 8013ce0:	4620      	mov	r0, r4
 8013ce2:	bd38      	pop	{r3, r4, r5, pc}

08013ce4 <_free_r>:
 8013ce4:	b538      	push	{r3, r4, r5, lr}
 8013ce6:	4605      	mov	r5, r0
 8013ce8:	2900      	cmp	r1, #0
 8013cea:	d043      	beq.n	8013d74 <_free_r+0x90>
 8013cec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013cf0:	1f0c      	subs	r4, r1, #4
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	bfb8      	it	lt
 8013cf6:	18e4      	addlt	r4, r4, r3
 8013cf8:	f7ff fb22 	bl	8013340 <__malloc_lock>
 8013cfc:	4a1e      	ldr	r2, [pc, #120]	; (8013d78 <_free_r+0x94>)
 8013cfe:	6813      	ldr	r3, [r2, #0]
 8013d00:	4610      	mov	r0, r2
 8013d02:	b933      	cbnz	r3, 8013d12 <_free_r+0x2e>
 8013d04:	6063      	str	r3, [r4, #4]
 8013d06:	6014      	str	r4, [r2, #0]
 8013d08:	4628      	mov	r0, r5
 8013d0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013d0e:	f7ff bb1d 	b.w	801334c <__malloc_unlock>
 8013d12:	42a3      	cmp	r3, r4
 8013d14:	d90a      	bls.n	8013d2c <_free_r+0x48>
 8013d16:	6821      	ldr	r1, [r4, #0]
 8013d18:	1862      	adds	r2, r4, r1
 8013d1a:	4293      	cmp	r3, r2
 8013d1c:	bf01      	itttt	eq
 8013d1e:	681a      	ldreq	r2, [r3, #0]
 8013d20:	685b      	ldreq	r3, [r3, #4]
 8013d22:	1852      	addeq	r2, r2, r1
 8013d24:	6022      	streq	r2, [r4, #0]
 8013d26:	6063      	str	r3, [r4, #4]
 8013d28:	6004      	str	r4, [r0, #0]
 8013d2a:	e7ed      	b.n	8013d08 <_free_r+0x24>
 8013d2c:	461a      	mov	r2, r3
 8013d2e:	685b      	ldr	r3, [r3, #4]
 8013d30:	b10b      	cbz	r3, 8013d36 <_free_r+0x52>
 8013d32:	42a3      	cmp	r3, r4
 8013d34:	d9fa      	bls.n	8013d2c <_free_r+0x48>
 8013d36:	6811      	ldr	r1, [r2, #0]
 8013d38:	1850      	adds	r0, r2, r1
 8013d3a:	42a0      	cmp	r0, r4
 8013d3c:	d10b      	bne.n	8013d56 <_free_r+0x72>
 8013d3e:	6820      	ldr	r0, [r4, #0]
 8013d40:	4401      	add	r1, r0
 8013d42:	1850      	adds	r0, r2, r1
 8013d44:	4283      	cmp	r3, r0
 8013d46:	6011      	str	r1, [r2, #0]
 8013d48:	d1de      	bne.n	8013d08 <_free_r+0x24>
 8013d4a:	6818      	ldr	r0, [r3, #0]
 8013d4c:	685b      	ldr	r3, [r3, #4]
 8013d4e:	4401      	add	r1, r0
 8013d50:	6011      	str	r1, [r2, #0]
 8013d52:	6053      	str	r3, [r2, #4]
 8013d54:	e7d8      	b.n	8013d08 <_free_r+0x24>
 8013d56:	d902      	bls.n	8013d5e <_free_r+0x7a>
 8013d58:	230c      	movs	r3, #12
 8013d5a:	602b      	str	r3, [r5, #0]
 8013d5c:	e7d4      	b.n	8013d08 <_free_r+0x24>
 8013d5e:	6820      	ldr	r0, [r4, #0]
 8013d60:	1821      	adds	r1, r4, r0
 8013d62:	428b      	cmp	r3, r1
 8013d64:	bf01      	itttt	eq
 8013d66:	6819      	ldreq	r1, [r3, #0]
 8013d68:	685b      	ldreq	r3, [r3, #4]
 8013d6a:	1809      	addeq	r1, r1, r0
 8013d6c:	6021      	streq	r1, [r4, #0]
 8013d6e:	6063      	str	r3, [r4, #4]
 8013d70:	6054      	str	r4, [r2, #4]
 8013d72:	e7c9      	b.n	8013d08 <_free_r+0x24>
 8013d74:	bd38      	pop	{r3, r4, r5, pc}
 8013d76:	bf00      	nop
 8013d78:	20000ee4 	.word	0x20000ee4

08013d7c <__ssputs_r>:
 8013d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013d80:	688e      	ldr	r6, [r1, #8]
 8013d82:	4682      	mov	sl, r0
 8013d84:	429e      	cmp	r6, r3
 8013d86:	460c      	mov	r4, r1
 8013d88:	4690      	mov	r8, r2
 8013d8a:	461f      	mov	r7, r3
 8013d8c:	d838      	bhi.n	8013e00 <__ssputs_r+0x84>
 8013d8e:	898a      	ldrh	r2, [r1, #12]
 8013d90:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013d94:	d032      	beq.n	8013dfc <__ssputs_r+0x80>
 8013d96:	6825      	ldr	r5, [r4, #0]
 8013d98:	6909      	ldr	r1, [r1, #16]
 8013d9a:	3301      	adds	r3, #1
 8013d9c:	eba5 0901 	sub.w	r9, r5, r1
 8013da0:	6965      	ldr	r5, [r4, #20]
 8013da2:	444b      	add	r3, r9
 8013da4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013da8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013dac:	106d      	asrs	r5, r5, #1
 8013dae:	429d      	cmp	r5, r3
 8013db0:	bf38      	it	cc
 8013db2:	461d      	movcc	r5, r3
 8013db4:	0553      	lsls	r3, r2, #21
 8013db6:	d531      	bpl.n	8013e1c <__ssputs_r+0xa0>
 8013db8:	4629      	mov	r1, r5
 8013dba:	f7fc f821 	bl	800fe00 <_malloc_r>
 8013dbe:	4606      	mov	r6, r0
 8013dc0:	b950      	cbnz	r0, 8013dd8 <__ssputs_r+0x5c>
 8013dc2:	230c      	movs	r3, #12
 8013dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8013dc8:	f8ca 3000 	str.w	r3, [sl]
 8013dcc:	89a3      	ldrh	r3, [r4, #12]
 8013dce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013dd2:	81a3      	strh	r3, [r4, #12]
 8013dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013dd8:	464a      	mov	r2, r9
 8013dda:	6921      	ldr	r1, [r4, #16]
 8013ddc:	f7fb ffdf 	bl	800fd9e <memcpy>
 8013de0:	89a3      	ldrh	r3, [r4, #12]
 8013de2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013de6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013dea:	81a3      	strh	r3, [r4, #12]
 8013dec:	6126      	str	r6, [r4, #16]
 8013dee:	444e      	add	r6, r9
 8013df0:	6026      	str	r6, [r4, #0]
 8013df2:	463e      	mov	r6, r7
 8013df4:	6165      	str	r5, [r4, #20]
 8013df6:	eba5 0509 	sub.w	r5, r5, r9
 8013dfa:	60a5      	str	r5, [r4, #8]
 8013dfc:	42be      	cmp	r6, r7
 8013dfe:	d900      	bls.n	8013e02 <__ssputs_r+0x86>
 8013e00:	463e      	mov	r6, r7
 8013e02:	4632      	mov	r2, r6
 8013e04:	4641      	mov	r1, r8
 8013e06:	6820      	ldr	r0, [r4, #0]
 8013e08:	f7fb ffd7 	bl	800fdba <memmove>
 8013e0c:	68a3      	ldr	r3, [r4, #8]
 8013e0e:	6822      	ldr	r2, [r4, #0]
 8013e10:	1b9b      	subs	r3, r3, r6
 8013e12:	4432      	add	r2, r6
 8013e14:	2000      	movs	r0, #0
 8013e16:	60a3      	str	r3, [r4, #8]
 8013e18:	6022      	str	r2, [r4, #0]
 8013e1a:	e7db      	b.n	8013dd4 <__ssputs_r+0x58>
 8013e1c:	462a      	mov	r2, r5
 8013e1e:	f000 faeb 	bl	80143f8 <_realloc_r>
 8013e22:	4606      	mov	r6, r0
 8013e24:	2800      	cmp	r0, #0
 8013e26:	d1e1      	bne.n	8013dec <__ssputs_r+0x70>
 8013e28:	4650      	mov	r0, sl
 8013e2a:	6921      	ldr	r1, [r4, #16]
 8013e2c:	f7ff ff5a 	bl	8013ce4 <_free_r>
 8013e30:	e7c7      	b.n	8013dc2 <__ssputs_r+0x46>
	...

08013e34 <_svfiprintf_r>:
 8013e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e38:	4698      	mov	r8, r3
 8013e3a:	898b      	ldrh	r3, [r1, #12]
 8013e3c:	4607      	mov	r7, r0
 8013e3e:	061b      	lsls	r3, r3, #24
 8013e40:	460d      	mov	r5, r1
 8013e42:	4614      	mov	r4, r2
 8013e44:	b09d      	sub	sp, #116	; 0x74
 8013e46:	d50e      	bpl.n	8013e66 <_svfiprintf_r+0x32>
 8013e48:	690b      	ldr	r3, [r1, #16]
 8013e4a:	b963      	cbnz	r3, 8013e66 <_svfiprintf_r+0x32>
 8013e4c:	2140      	movs	r1, #64	; 0x40
 8013e4e:	f7fb ffd7 	bl	800fe00 <_malloc_r>
 8013e52:	6028      	str	r0, [r5, #0]
 8013e54:	6128      	str	r0, [r5, #16]
 8013e56:	b920      	cbnz	r0, 8013e62 <_svfiprintf_r+0x2e>
 8013e58:	230c      	movs	r3, #12
 8013e5a:	603b      	str	r3, [r7, #0]
 8013e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8013e60:	e0d1      	b.n	8014006 <_svfiprintf_r+0x1d2>
 8013e62:	2340      	movs	r3, #64	; 0x40
 8013e64:	616b      	str	r3, [r5, #20]
 8013e66:	2300      	movs	r3, #0
 8013e68:	9309      	str	r3, [sp, #36]	; 0x24
 8013e6a:	2320      	movs	r3, #32
 8013e6c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013e70:	2330      	movs	r3, #48	; 0x30
 8013e72:	f04f 0901 	mov.w	r9, #1
 8013e76:	f8cd 800c 	str.w	r8, [sp, #12]
 8013e7a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8014020 <_svfiprintf_r+0x1ec>
 8013e7e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013e82:	4623      	mov	r3, r4
 8013e84:	469a      	mov	sl, r3
 8013e86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013e8a:	b10a      	cbz	r2, 8013e90 <_svfiprintf_r+0x5c>
 8013e8c:	2a25      	cmp	r2, #37	; 0x25
 8013e8e:	d1f9      	bne.n	8013e84 <_svfiprintf_r+0x50>
 8013e90:	ebba 0b04 	subs.w	fp, sl, r4
 8013e94:	d00b      	beq.n	8013eae <_svfiprintf_r+0x7a>
 8013e96:	465b      	mov	r3, fp
 8013e98:	4622      	mov	r2, r4
 8013e9a:	4629      	mov	r1, r5
 8013e9c:	4638      	mov	r0, r7
 8013e9e:	f7ff ff6d 	bl	8013d7c <__ssputs_r>
 8013ea2:	3001      	adds	r0, #1
 8013ea4:	f000 80aa 	beq.w	8013ffc <_svfiprintf_r+0x1c8>
 8013ea8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013eaa:	445a      	add	r2, fp
 8013eac:	9209      	str	r2, [sp, #36]	; 0x24
 8013eae:	f89a 3000 	ldrb.w	r3, [sl]
 8013eb2:	2b00      	cmp	r3, #0
 8013eb4:	f000 80a2 	beq.w	8013ffc <_svfiprintf_r+0x1c8>
 8013eb8:	2300      	movs	r3, #0
 8013eba:	f04f 32ff 	mov.w	r2, #4294967295
 8013ebe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013ec2:	f10a 0a01 	add.w	sl, sl, #1
 8013ec6:	9304      	str	r3, [sp, #16]
 8013ec8:	9307      	str	r3, [sp, #28]
 8013eca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013ece:	931a      	str	r3, [sp, #104]	; 0x68
 8013ed0:	4654      	mov	r4, sl
 8013ed2:	2205      	movs	r2, #5
 8013ed4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013ed8:	4851      	ldr	r0, [pc, #324]	; (8014020 <_svfiprintf_r+0x1ec>)
 8013eda:	f7ff fa23 	bl	8013324 <memchr>
 8013ede:	9a04      	ldr	r2, [sp, #16]
 8013ee0:	b9d8      	cbnz	r0, 8013f1a <_svfiprintf_r+0xe6>
 8013ee2:	06d0      	lsls	r0, r2, #27
 8013ee4:	bf44      	itt	mi
 8013ee6:	2320      	movmi	r3, #32
 8013ee8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013eec:	0711      	lsls	r1, r2, #28
 8013eee:	bf44      	itt	mi
 8013ef0:	232b      	movmi	r3, #43	; 0x2b
 8013ef2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013ef6:	f89a 3000 	ldrb.w	r3, [sl]
 8013efa:	2b2a      	cmp	r3, #42	; 0x2a
 8013efc:	d015      	beq.n	8013f2a <_svfiprintf_r+0xf6>
 8013efe:	4654      	mov	r4, sl
 8013f00:	2000      	movs	r0, #0
 8013f02:	f04f 0c0a 	mov.w	ip, #10
 8013f06:	9a07      	ldr	r2, [sp, #28]
 8013f08:	4621      	mov	r1, r4
 8013f0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013f0e:	3b30      	subs	r3, #48	; 0x30
 8013f10:	2b09      	cmp	r3, #9
 8013f12:	d94e      	bls.n	8013fb2 <_svfiprintf_r+0x17e>
 8013f14:	b1b0      	cbz	r0, 8013f44 <_svfiprintf_r+0x110>
 8013f16:	9207      	str	r2, [sp, #28]
 8013f18:	e014      	b.n	8013f44 <_svfiprintf_r+0x110>
 8013f1a:	eba0 0308 	sub.w	r3, r0, r8
 8013f1e:	fa09 f303 	lsl.w	r3, r9, r3
 8013f22:	4313      	orrs	r3, r2
 8013f24:	46a2      	mov	sl, r4
 8013f26:	9304      	str	r3, [sp, #16]
 8013f28:	e7d2      	b.n	8013ed0 <_svfiprintf_r+0x9c>
 8013f2a:	9b03      	ldr	r3, [sp, #12]
 8013f2c:	1d19      	adds	r1, r3, #4
 8013f2e:	681b      	ldr	r3, [r3, #0]
 8013f30:	9103      	str	r1, [sp, #12]
 8013f32:	2b00      	cmp	r3, #0
 8013f34:	bfbb      	ittet	lt
 8013f36:	425b      	neglt	r3, r3
 8013f38:	f042 0202 	orrlt.w	r2, r2, #2
 8013f3c:	9307      	strge	r3, [sp, #28]
 8013f3e:	9307      	strlt	r3, [sp, #28]
 8013f40:	bfb8      	it	lt
 8013f42:	9204      	strlt	r2, [sp, #16]
 8013f44:	7823      	ldrb	r3, [r4, #0]
 8013f46:	2b2e      	cmp	r3, #46	; 0x2e
 8013f48:	d10c      	bne.n	8013f64 <_svfiprintf_r+0x130>
 8013f4a:	7863      	ldrb	r3, [r4, #1]
 8013f4c:	2b2a      	cmp	r3, #42	; 0x2a
 8013f4e:	d135      	bne.n	8013fbc <_svfiprintf_r+0x188>
 8013f50:	9b03      	ldr	r3, [sp, #12]
 8013f52:	3402      	adds	r4, #2
 8013f54:	1d1a      	adds	r2, r3, #4
 8013f56:	681b      	ldr	r3, [r3, #0]
 8013f58:	9203      	str	r2, [sp, #12]
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	bfb8      	it	lt
 8013f5e:	f04f 33ff 	movlt.w	r3, #4294967295
 8013f62:	9305      	str	r3, [sp, #20]
 8013f64:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8014030 <_svfiprintf_r+0x1fc>
 8013f68:	2203      	movs	r2, #3
 8013f6a:	4650      	mov	r0, sl
 8013f6c:	7821      	ldrb	r1, [r4, #0]
 8013f6e:	f7ff f9d9 	bl	8013324 <memchr>
 8013f72:	b140      	cbz	r0, 8013f86 <_svfiprintf_r+0x152>
 8013f74:	2340      	movs	r3, #64	; 0x40
 8013f76:	eba0 000a 	sub.w	r0, r0, sl
 8013f7a:	fa03 f000 	lsl.w	r0, r3, r0
 8013f7e:	9b04      	ldr	r3, [sp, #16]
 8013f80:	3401      	adds	r4, #1
 8013f82:	4303      	orrs	r3, r0
 8013f84:	9304      	str	r3, [sp, #16]
 8013f86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013f8a:	2206      	movs	r2, #6
 8013f8c:	4825      	ldr	r0, [pc, #148]	; (8014024 <_svfiprintf_r+0x1f0>)
 8013f8e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013f92:	f7ff f9c7 	bl	8013324 <memchr>
 8013f96:	2800      	cmp	r0, #0
 8013f98:	d038      	beq.n	801400c <_svfiprintf_r+0x1d8>
 8013f9a:	4b23      	ldr	r3, [pc, #140]	; (8014028 <_svfiprintf_r+0x1f4>)
 8013f9c:	bb1b      	cbnz	r3, 8013fe6 <_svfiprintf_r+0x1b2>
 8013f9e:	9b03      	ldr	r3, [sp, #12]
 8013fa0:	3307      	adds	r3, #7
 8013fa2:	f023 0307 	bic.w	r3, r3, #7
 8013fa6:	3308      	adds	r3, #8
 8013fa8:	9303      	str	r3, [sp, #12]
 8013faa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013fac:	4433      	add	r3, r6
 8013fae:	9309      	str	r3, [sp, #36]	; 0x24
 8013fb0:	e767      	b.n	8013e82 <_svfiprintf_r+0x4e>
 8013fb2:	460c      	mov	r4, r1
 8013fb4:	2001      	movs	r0, #1
 8013fb6:	fb0c 3202 	mla	r2, ip, r2, r3
 8013fba:	e7a5      	b.n	8013f08 <_svfiprintf_r+0xd4>
 8013fbc:	2300      	movs	r3, #0
 8013fbe:	f04f 0c0a 	mov.w	ip, #10
 8013fc2:	4619      	mov	r1, r3
 8013fc4:	3401      	adds	r4, #1
 8013fc6:	9305      	str	r3, [sp, #20]
 8013fc8:	4620      	mov	r0, r4
 8013fca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013fce:	3a30      	subs	r2, #48	; 0x30
 8013fd0:	2a09      	cmp	r2, #9
 8013fd2:	d903      	bls.n	8013fdc <_svfiprintf_r+0x1a8>
 8013fd4:	2b00      	cmp	r3, #0
 8013fd6:	d0c5      	beq.n	8013f64 <_svfiprintf_r+0x130>
 8013fd8:	9105      	str	r1, [sp, #20]
 8013fda:	e7c3      	b.n	8013f64 <_svfiprintf_r+0x130>
 8013fdc:	4604      	mov	r4, r0
 8013fde:	2301      	movs	r3, #1
 8013fe0:	fb0c 2101 	mla	r1, ip, r1, r2
 8013fe4:	e7f0      	b.n	8013fc8 <_svfiprintf_r+0x194>
 8013fe6:	ab03      	add	r3, sp, #12
 8013fe8:	9300      	str	r3, [sp, #0]
 8013fea:	462a      	mov	r2, r5
 8013fec:	4638      	mov	r0, r7
 8013fee:	4b0f      	ldr	r3, [pc, #60]	; (801402c <_svfiprintf_r+0x1f8>)
 8013ff0:	a904      	add	r1, sp, #16
 8013ff2:	f7fb fffd 	bl	800fff0 <_printf_float>
 8013ff6:	1c42      	adds	r2, r0, #1
 8013ff8:	4606      	mov	r6, r0
 8013ffa:	d1d6      	bne.n	8013faa <_svfiprintf_r+0x176>
 8013ffc:	89ab      	ldrh	r3, [r5, #12]
 8013ffe:	065b      	lsls	r3, r3, #25
 8014000:	f53f af2c 	bmi.w	8013e5c <_svfiprintf_r+0x28>
 8014004:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014006:	b01d      	add	sp, #116	; 0x74
 8014008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801400c:	ab03      	add	r3, sp, #12
 801400e:	9300      	str	r3, [sp, #0]
 8014010:	462a      	mov	r2, r5
 8014012:	4638      	mov	r0, r7
 8014014:	4b05      	ldr	r3, [pc, #20]	; (801402c <_svfiprintf_r+0x1f8>)
 8014016:	a904      	add	r1, sp, #16
 8014018:	f7fc fa86 	bl	8010528 <_printf_i>
 801401c:	e7eb      	b.n	8013ff6 <_svfiprintf_r+0x1c2>
 801401e:	bf00      	nop
 8014020:	08017054 	.word	0x08017054
 8014024:	0801705e 	.word	0x0801705e
 8014028:	0800fff1 	.word	0x0800fff1
 801402c:	08013d7d 	.word	0x08013d7d
 8014030:	0801705a 	.word	0x0801705a

08014034 <__sfputc_r>:
 8014034:	6893      	ldr	r3, [r2, #8]
 8014036:	b410      	push	{r4}
 8014038:	3b01      	subs	r3, #1
 801403a:	2b00      	cmp	r3, #0
 801403c:	6093      	str	r3, [r2, #8]
 801403e:	da07      	bge.n	8014050 <__sfputc_r+0x1c>
 8014040:	6994      	ldr	r4, [r2, #24]
 8014042:	42a3      	cmp	r3, r4
 8014044:	db01      	blt.n	801404a <__sfputc_r+0x16>
 8014046:	290a      	cmp	r1, #10
 8014048:	d102      	bne.n	8014050 <__sfputc_r+0x1c>
 801404a:	bc10      	pop	{r4}
 801404c:	f7fd bd4e 	b.w	8011aec <__swbuf_r>
 8014050:	6813      	ldr	r3, [r2, #0]
 8014052:	1c58      	adds	r0, r3, #1
 8014054:	6010      	str	r0, [r2, #0]
 8014056:	7019      	strb	r1, [r3, #0]
 8014058:	4608      	mov	r0, r1
 801405a:	bc10      	pop	{r4}
 801405c:	4770      	bx	lr

0801405e <__sfputs_r>:
 801405e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014060:	4606      	mov	r6, r0
 8014062:	460f      	mov	r7, r1
 8014064:	4614      	mov	r4, r2
 8014066:	18d5      	adds	r5, r2, r3
 8014068:	42ac      	cmp	r4, r5
 801406a:	d101      	bne.n	8014070 <__sfputs_r+0x12>
 801406c:	2000      	movs	r0, #0
 801406e:	e007      	b.n	8014080 <__sfputs_r+0x22>
 8014070:	463a      	mov	r2, r7
 8014072:	4630      	mov	r0, r6
 8014074:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014078:	f7ff ffdc 	bl	8014034 <__sfputc_r>
 801407c:	1c43      	adds	r3, r0, #1
 801407e:	d1f3      	bne.n	8014068 <__sfputs_r+0xa>
 8014080:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014084 <_vfiprintf_r>:
 8014084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014088:	460d      	mov	r5, r1
 801408a:	4614      	mov	r4, r2
 801408c:	4698      	mov	r8, r3
 801408e:	4606      	mov	r6, r0
 8014090:	b09d      	sub	sp, #116	; 0x74
 8014092:	b118      	cbz	r0, 801409c <_vfiprintf_r+0x18>
 8014094:	6983      	ldr	r3, [r0, #24]
 8014096:	b90b      	cbnz	r3, 801409c <_vfiprintf_r+0x18>
 8014098:	f7fb fdae 	bl	800fbf8 <__sinit>
 801409c:	4b89      	ldr	r3, [pc, #548]	; (80142c4 <_vfiprintf_r+0x240>)
 801409e:	429d      	cmp	r5, r3
 80140a0:	d11b      	bne.n	80140da <_vfiprintf_r+0x56>
 80140a2:	6875      	ldr	r5, [r6, #4]
 80140a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80140a6:	07d9      	lsls	r1, r3, #31
 80140a8:	d405      	bmi.n	80140b6 <_vfiprintf_r+0x32>
 80140aa:	89ab      	ldrh	r3, [r5, #12]
 80140ac:	059a      	lsls	r2, r3, #22
 80140ae:	d402      	bmi.n	80140b6 <_vfiprintf_r+0x32>
 80140b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80140b2:	f7fb fe64 	bl	800fd7e <__retarget_lock_acquire_recursive>
 80140b6:	89ab      	ldrh	r3, [r5, #12]
 80140b8:	071b      	lsls	r3, r3, #28
 80140ba:	d501      	bpl.n	80140c0 <_vfiprintf_r+0x3c>
 80140bc:	692b      	ldr	r3, [r5, #16]
 80140be:	b9eb      	cbnz	r3, 80140fc <_vfiprintf_r+0x78>
 80140c0:	4629      	mov	r1, r5
 80140c2:	4630      	mov	r0, r6
 80140c4:	f7fd fd76 	bl	8011bb4 <__swsetup_r>
 80140c8:	b1c0      	cbz	r0, 80140fc <_vfiprintf_r+0x78>
 80140ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80140cc:	07dc      	lsls	r4, r3, #31
 80140ce:	d50e      	bpl.n	80140ee <_vfiprintf_r+0x6a>
 80140d0:	f04f 30ff 	mov.w	r0, #4294967295
 80140d4:	b01d      	add	sp, #116	; 0x74
 80140d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80140da:	4b7b      	ldr	r3, [pc, #492]	; (80142c8 <_vfiprintf_r+0x244>)
 80140dc:	429d      	cmp	r5, r3
 80140de:	d101      	bne.n	80140e4 <_vfiprintf_r+0x60>
 80140e0:	68b5      	ldr	r5, [r6, #8]
 80140e2:	e7df      	b.n	80140a4 <_vfiprintf_r+0x20>
 80140e4:	4b79      	ldr	r3, [pc, #484]	; (80142cc <_vfiprintf_r+0x248>)
 80140e6:	429d      	cmp	r5, r3
 80140e8:	bf08      	it	eq
 80140ea:	68f5      	ldreq	r5, [r6, #12]
 80140ec:	e7da      	b.n	80140a4 <_vfiprintf_r+0x20>
 80140ee:	89ab      	ldrh	r3, [r5, #12]
 80140f0:	0598      	lsls	r0, r3, #22
 80140f2:	d4ed      	bmi.n	80140d0 <_vfiprintf_r+0x4c>
 80140f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80140f6:	f7fb fe43 	bl	800fd80 <__retarget_lock_release_recursive>
 80140fa:	e7e9      	b.n	80140d0 <_vfiprintf_r+0x4c>
 80140fc:	2300      	movs	r3, #0
 80140fe:	9309      	str	r3, [sp, #36]	; 0x24
 8014100:	2320      	movs	r3, #32
 8014102:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014106:	2330      	movs	r3, #48	; 0x30
 8014108:	f04f 0901 	mov.w	r9, #1
 801410c:	f8cd 800c 	str.w	r8, [sp, #12]
 8014110:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80142d0 <_vfiprintf_r+0x24c>
 8014114:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014118:	4623      	mov	r3, r4
 801411a:	469a      	mov	sl, r3
 801411c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014120:	b10a      	cbz	r2, 8014126 <_vfiprintf_r+0xa2>
 8014122:	2a25      	cmp	r2, #37	; 0x25
 8014124:	d1f9      	bne.n	801411a <_vfiprintf_r+0x96>
 8014126:	ebba 0b04 	subs.w	fp, sl, r4
 801412a:	d00b      	beq.n	8014144 <_vfiprintf_r+0xc0>
 801412c:	465b      	mov	r3, fp
 801412e:	4622      	mov	r2, r4
 8014130:	4629      	mov	r1, r5
 8014132:	4630      	mov	r0, r6
 8014134:	f7ff ff93 	bl	801405e <__sfputs_r>
 8014138:	3001      	adds	r0, #1
 801413a:	f000 80aa 	beq.w	8014292 <_vfiprintf_r+0x20e>
 801413e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014140:	445a      	add	r2, fp
 8014142:	9209      	str	r2, [sp, #36]	; 0x24
 8014144:	f89a 3000 	ldrb.w	r3, [sl]
 8014148:	2b00      	cmp	r3, #0
 801414a:	f000 80a2 	beq.w	8014292 <_vfiprintf_r+0x20e>
 801414e:	2300      	movs	r3, #0
 8014150:	f04f 32ff 	mov.w	r2, #4294967295
 8014154:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014158:	f10a 0a01 	add.w	sl, sl, #1
 801415c:	9304      	str	r3, [sp, #16]
 801415e:	9307      	str	r3, [sp, #28]
 8014160:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014164:	931a      	str	r3, [sp, #104]	; 0x68
 8014166:	4654      	mov	r4, sl
 8014168:	2205      	movs	r2, #5
 801416a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801416e:	4858      	ldr	r0, [pc, #352]	; (80142d0 <_vfiprintf_r+0x24c>)
 8014170:	f7ff f8d8 	bl	8013324 <memchr>
 8014174:	9a04      	ldr	r2, [sp, #16]
 8014176:	b9d8      	cbnz	r0, 80141b0 <_vfiprintf_r+0x12c>
 8014178:	06d1      	lsls	r1, r2, #27
 801417a:	bf44      	itt	mi
 801417c:	2320      	movmi	r3, #32
 801417e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014182:	0713      	lsls	r3, r2, #28
 8014184:	bf44      	itt	mi
 8014186:	232b      	movmi	r3, #43	; 0x2b
 8014188:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801418c:	f89a 3000 	ldrb.w	r3, [sl]
 8014190:	2b2a      	cmp	r3, #42	; 0x2a
 8014192:	d015      	beq.n	80141c0 <_vfiprintf_r+0x13c>
 8014194:	4654      	mov	r4, sl
 8014196:	2000      	movs	r0, #0
 8014198:	f04f 0c0a 	mov.w	ip, #10
 801419c:	9a07      	ldr	r2, [sp, #28]
 801419e:	4621      	mov	r1, r4
 80141a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80141a4:	3b30      	subs	r3, #48	; 0x30
 80141a6:	2b09      	cmp	r3, #9
 80141a8:	d94e      	bls.n	8014248 <_vfiprintf_r+0x1c4>
 80141aa:	b1b0      	cbz	r0, 80141da <_vfiprintf_r+0x156>
 80141ac:	9207      	str	r2, [sp, #28]
 80141ae:	e014      	b.n	80141da <_vfiprintf_r+0x156>
 80141b0:	eba0 0308 	sub.w	r3, r0, r8
 80141b4:	fa09 f303 	lsl.w	r3, r9, r3
 80141b8:	4313      	orrs	r3, r2
 80141ba:	46a2      	mov	sl, r4
 80141bc:	9304      	str	r3, [sp, #16]
 80141be:	e7d2      	b.n	8014166 <_vfiprintf_r+0xe2>
 80141c0:	9b03      	ldr	r3, [sp, #12]
 80141c2:	1d19      	adds	r1, r3, #4
 80141c4:	681b      	ldr	r3, [r3, #0]
 80141c6:	9103      	str	r1, [sp, #12]
 80141c8:	2b00      	cmp	r3, #0
 80141ca:	bfbb      	ittet	lt
 80141cc:	425b      	neglt	r3, r3
 80141ce:	f042 0202 	orrlt.w	r2, r2, #2
 80141d2:	9307      	strge	r3, [sp, #28]
 80141d4:	9307      	strlt	r3, [sp, #28]
 80141d6:	bfb8      	it	lt
 80141d8:	9204      	strlt	r2, [sp, #16]
 80141da:	7823      	ldrb	r3, [r4, #0]
 80141dc:	2b2e      	cmp	r3, #46	; 0x2e
 80141de:	d10c      	bne.n	80141fa <_vfiprintf_r+0x176>
 80141e0:	7863      	ldrb	r3, [r4, #1]
 80141e2:	2b2a      	cmp	r3, #42	; 0x2a
 80141e4:	d135      	bne.n	8014252 <_vfiprintf_r+0x1ce>
 80141e6:	9b03      	ldr	r3, [sp, #12]
 80141e8:	3402      	adds	r4, #2
 80141ea:	1d1a      	adds	r2, r3, #4
 80141ec:	681b      	ldr	r3, [r3, #0]
 80141ee:	9203      	str	r2, [sp, #12]
 80141f0:	2b00      	cmp	r3, #0
 80141f2:	bfb8      	it	lt
 80141f4:	f04f 33ff 	movlt.w	r3, #4294967295
 80141f8:	9305      	str	r3, [sp, #20]
 80141fa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80142e0 <_vfiprintf_r+0x25c>
 80141fe:	2203      	movs	r2, #3
 8014200:	4650      	mov	r0, sl
 8014202:	7821      	ldrb	r1, [r4, #0]
 8014204:	f7ff f88e 	bl	8013324 <memchr>
 8014208:	b140      	cbz	r0, 801421c <_vfiprintf_r+0x198>
 801420a:	2340      	movs	r3, #64	; 0x40
 801420c:	eba0 000a 	sub.w	r0, r0, sl
 8014210:	fa03 f000 	lsl.w	r0, r3, r0
 8014214:	9b04      	ldr	r3, [sp, #16]
 8014216:	3401      	adds	r4, #1
 8014218:	4303      	orrs	r3, r0
 801421a:	9304      	str	r3, [sp, #16]
 801421c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014220:	2206      	movs	r2, #6
 8014222:	482c      	ldr	r0, [pc, #176]	; (80142d4 <_vfiprintf_r+0x250>)
 8014224:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014228:	f7ff f87c 	bl	8013324 <memchr>
 801422c:	2800      	cmp	r0, #0
 801422e:	d03f      	beq.n	80142b0 <_vfiprintf_r+0x22c>
 8014230:	4b29      	ldr	r3, [pc, #164]	; (80142d8 <_vfiprintf_r+0x254>)
 8014232:	bb1b      	cbnz	r3, 801427c <_vfiprintf_r+0x1f8>
 8014234:	9b03      	ldr	r3, [sp, #12]
 8014236:	3307      	adds	r3, #7
 8014238:	f023 0307 	bic.w	r3, r3, #7
 801423c:	3308      	adds	r3, #8
 801423e:	9303      	str	r3, [sp, #12]
 8014240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014242:	443b      	add	r3, r7
 8014244:	9309      	str	r3, [sp, #36]	; 0x24
 8014246:	e767      	b.n	8014118 <_vfiprintf_r+0x94>
 8014248:	460c      	mov	r4, r1
 801424a:	2001      	movs	r0, #1
 801424c:	fb0c 3202 	mla	r2, ip, r2, r3
 8014250:	e7a5      	b.n	801419e <_vfiprintf_r+0x11a>
 8014252:	2300      	movs	r3, #0
 8014254:	f04f 0c0a 	mov.w	ip, #10
 8014258:	4619      	mov	r1, r3
 801425a:	3401      	adds	r4, #1
 801425c:	9305      	str	r3, [sp, #20]
 801425e:	4620      	mov	r0, r4
 8014260:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014264:	3a30      	subs	r2, #48	; 0x30
 8014266:	2a09      	cmp	r2, #9
 8014268:	d903      	bls.n	8014272 <_vfiprintf_r+0x1ee>
 801426a:	2b00      	cmp	r3, #0
 801426c:	d0c5      	beq.n	80141fa <_vfiprintf_r+0x176>
 801426e:	9105      	str	r1, [sp, #20]
 8014270:	e7c3      	b.n	80141fa <_vfiprintf_r+0x176>
 8014272:	4604      	mov	r4, r0
 8014274:	2301      	movs	r3, #1
 8014276:	fb0c 2101 	mla	r1, ip, r1, r2
 801427a:	e7f0      	b.n	801425e <_vfiprintf_r+0x1da>
 801427c:	ab03      	add	r3, sp, #12
 801427e:	9300      	str	r3, [sp, #0]
 8014280:	462a      	mov	r2, r5
 8014282:	4630      	mov	r0, r6
 8014284:	4b15      	ldr	r3, [pc, #84]	; (80142dc <_vfiprintf_r+0x258>)
 8014286:	a904      	add	r1, sp, #16
 8014288:	f7fb feb2 	bl	800fff0 <_printf_float>
 801428c:	4607      	mov	r7, r0
 801428e:	1c78      	adds	r0, r7, #1
 8014290:	d1d6      	bne.n	8014240 <_vfiprintf_r+0x1bc>
 8014292:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014294:	07d9      	lsls	r1, r3, #31
 8014296:	d405      	bmi.n	80142a4 <_vfiprintf_r+0x220>
 8014298:	89ab      	ldrh	r3, [r5, #12]
 801429a:	059a      	lsls	r2, r3, #22
 801429c:	d402      	bmi.n	80142a4 <_vfiprintf_r+0x220>
 801429e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80142a0:	f7fb fd6e 	bl	800fd80 <__retarget_lock_release_recursive>
 80142a4:	89ab      	ldrh	r3, [r5, #12]
 80142a6:	065b      	lsls	r3, r3, #25
 80142a8:	f53f af12 	bmi.w	80140d0 <_vfiprintf_r+0x4c>
 80142ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80142ae:	e711      	b.n	80140d4 <_vfiprintf_r+0x50>
 80142b0:	ab03      	add	r3, sp, #12
 80142b2:	9300      	str	r3, [sp, #0]
 80142b4:	462a      	mov	r2, r5
 80142b6:	4630      	mov	r0, r6
 80142b8:	4b08      	ldr	r3, [pc, #32]	; (80142dc <_vfiprintf_r+0x258>)
 80142ba:	a904      	add	r1, sp, #16
 80142bc:	f7fc f934 	bl	8010528 <_printf_i>
 80142c0:	e7e4      	b.n	801428c <_vfiprintf_r+0x208>
 80142c2:	bf00      	nop
 80142c4:	08016c0c 	.word	0x08016c0c
 80142c8:	08016c2c 	.word	0x08016c2c
 80142cc:	08016bec 	.word	0x08016bec
 80142d0:	08017054 	.word	0x08017054
 80142d4:	0801705e 	.word	0x0801705e
 80142d8:	0800fff1 	.word	0x0800fff1
 80142dc:	0801405f 	.word	0x0801405f
 80142e0:	0801705a 	.word	0x0801705a

080142e4 <_read_r>:
 80142e4:	b538      	push	{r3, r4, r5, lr}
 80142e6:	4604      	mov	r4, r0
 80142e8:	4608      	mov	r0, r1
 80142ea:	4611      	mov	r1, r2
 80142ec:	2200      	movs	r2, #0
 80142ee:	4d05      	ldr	r5, [pc, #20]	; (8014304 <_read_r+0x20>)
 80142f0:	602a      	str	r2, [r5, #0]
 80142f2:	461a      	mov	r2, r3
 80142f4:	f7f0 fcef 	bl	8004cd6 <_read>
 80142f8:	1c43      	adds	r3, r0, #1
 80142fa:	d102      	bne.n	8014302 <_read_r+0x1e>
 80142fc:	682b      	ldr	r3, [r5, #0]
 80142fe:	b103      	cbz	r3, 8014302 <_read_r+0x1e>
 8014300:	6023      	str	r3, [r4, #0]
 8014302:	bd38      	pop	{r3, r4, r5, pc}
 8014304:	20001594 	.word	0x20001594

08014308 <nan>:
 8014308:	2000      	movs	r0, #0
 801430a:	4901      	ldr	r1, [pc, #4]	; (8014310 <nan+0x8>)
 801430c:	4770      	bx	lr
 801430e:	bf00      	nop
 8014310:	7ff80000 	.word	0x7ff80000

08014314 <strncmp>:
 8014314:	b510      	push	{r4, lr}
 8014316:	b16a      	cbz	r2, 8014334 <strncmp+0x20>
 8014318:	3901      	subs	r1, #1
 801431a:	1884      	adds	r4, r0, r2
 801431c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8014320:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8014324:	4293      	cmp	r3, r2
 8014326:	d103      	bne.n	8014330 <strncmp+0x1c>
 8014328:	42a0      	cmp	r0, r4
 801432a:	d001      	beq.n	8014330 <strncmp+0x1c>
 801432c:	2b00      	cmp	r3, #0
 801432e:	d1f5      	bne.n	801431c <strncmp+0x8>
 8014330:	1a98      	subs	r0, r3, r2
 8014332:	bd10      	pop	{r4, pc}
 8014334:	4610      	mov	r0, r2
 8014336:	e7fc      	b.n	8014332 <strncmp+0x1e>

08014338 <__ascii_wctomb>:
 8014338:	4603      	mov	r3, r0
 801433a:	4608      	mov	r0, r1
 801433c:	b141      	cbz	r1, 8014350 <__ascii_wctomb+0x18>
 801433e:	2aff      	cmp	r2, #255	; 0xff
 8014340:	d904      	bls.n	801434c <__ascii_wctomb+0x14>
 8014342:	228a      	movs	r2, #138	; 0x8a
 8014344:	f04f 30ff 	mov.w	r0, #4294967295
 8014348:	601a      	str	r2, [r3, #0]
 801434a:	4770      	bx	lr
 801434c:	2001      	movs	r0, #1
 801434e:	700a      	strb	r2, [r1, #0]
 8014350:	4770      	bx	lr
	...

08014354 <__assert_func>:
 8014354:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014356:	4614      	mov	r4, r2
 8014358:	461a      	mov	r2, r3
 801435a:	4b09      	ldr	r3, [pc, #36]	; (8014380 <__assert_func+0x2c>)
 801435c:	4605      	mov	r5, r0
 801435e:	681b      	ldr	r3, [r3, #0]
 8014360:	68d8      	ldr	r0, [r3, #12]
 8014362:	b14c      	cbz	r4, 8014378 <__assert_func+0x24>
 8014364:	4b07      	ldr	r3, [pc, #28]	; (8014384 <__assert_func+0x30>)
 8014366:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801436a:	9100      	str	r1, [sp, #0]
 801436c:	462b      	mov	r3, r5
 801436e:	4906      	ldr	r1, [pc, #24]	; (8014388 <__assert_func+0x34>)
 8014370:	f000 f80e 	bl	8014390 <fiprintf>
 8014374:	f000 f866 	bl	8014444 <abort>
 8014378:	4b04      	ldr	r3, [pc, #16]	; (801438c <__assert_func+0x38>)
 801437a:	461c      	mov	r4, r3
 801437c:	e7f3      	b.n	8014366 <__assert_func+0x12>
 801437e:	bf00      	nop
 8014380:	2000005c 	.word	0x2000005c
 8014384:	08017065 	.word	0x08017065
 8014388:	08017072 	.word	0x08017072
 801438c:	080170a0 	.word	0x080170a0

08014390 <fiprintf>:
 8014390:	b40e      	push	{r1, r2, r3}
 8014392:	b503      	push	{r0, r1, lr}
 8014394:	4601      	mov	r1, r0
 8014396:	ab03      	add	r3, sp, #12
 8014398:	4805      	ldr	r0, [pc, #20]	; (80143b0 <fiprintf+0x20>)
 801439a:	f853 2b04 	ldr.w	r2, [r3], #4
 801439e:	6800      	ldr	r0, [r0, #0]
 80143a0:	9301      	str	r3, [sp, #4]
 80143a2:	f7ff fe6f 	bl	8014084 <_vfiprintf_r>
 80143a6:	b002      	add	sp, #8
 80143a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80143ac:	b003      	add	sp, #12
 80143ae:	4770      	bx	lr
 80143b0:	2000005c 	.word	0x2000005c

080143b4 <_fstat_r>:
 80143b4:	b538      	push	{r3, r4, r5, lr}
 80143b6:	2300      	movs	r3, #0
 80143b8:	4d06      	ldr	r5, [pc, #24]	; (80143d4 <_fstat_r+0x20>)
 80143ba:	4604      	mov	r4, r0
 80143bc:	4608      	mov	r0, r1
 80143be:	4611      	mov	r1, r2
 80143c0:	602b      	str	r3, [r5, #0]
 80143c2:	f7f0 fcb0 	bl	8004d26 <_fstat>
 80143c6:	1c43      	adds	r3, r0, #1
 80143c8:	d102      	bne.n	80143d0 <_fstat_r+0x1c>
 80143ca:	682b      	ldr	r3, [r5, #0]
 80143cc:	b103      	cbz	r3, 80143d0 <_fstat_r+0x1c>
 80143ce:	6023      	str	r3, [r4, #0]
 80143d0:	bd38      	pop	{r3, r4, r5, pc}
 80143d2:	bf00      	nop
 80143d4:	20001594 	.word	0x20001594

080143d8 <_isatty_r>:
 80143d8:	b538      	push	{r3, r4, r5, lr}
 80143da:	2300      	movs	r3, #0
 80143dc:	4d05      	ldr	r5, [pc, #20]	; (80143f4 <_isatty_r+0x1c>)
 80143de:	4604      	mov	r4, r0
 80143e0:	4608      	mov	r0, r1
 80143e2:	602b      	str	r3, [r5, #0]
 80143e4:	f7f0 fcae 	bl	8004d44 <_isatty>
 80143e8:	1c43      	adds	r3, r0, #1
 80143ea:	d102      	bne.n	80143f2 <_isatty_r+0x1a>
 80143ec:	682b      	ldr	r3, [r5, #0]
 80143ee:	b103      	cbz	r3, 80143f2 <_isatty_r+0x1a>
 80143f0:	6023      	str	r3, [r4, #0]
 80143f2:	bd38      	pop	{r3, r4, r5, pc}
 80143f4:	20001594 	.word	0x20001594

080143f8 <_realloc_r>:
 80143f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80143fa:	4607      	mov	r7, r0
 80143fc:	4614      	mov	r4, r2
 80143fe:	460e      	mov	r6, r1
 8014400:	b921      	cbnz	r1, 801440c <_realloc_r+0x14>
 8014402:	4611      	mov	r1, r2
 8014404:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8014408:	f7fb bcfa 	b.w	800fe00 <_malloc_r>
 801440c:	b922      	cbnz	r2, 8014418 <_realloc_r+0x20>
 801440e:	f7ff fc69 	bl	8013ce4 <_free_r>
 8014412:	4625      	mov	r5, r4
 8014414:	4628      	mov	r0, r5
 8014416:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014418:	f000 f81b 	bl	8014452 <_malloc_usable_size_r>
 801441c:	42a0      	cmp	r0, r4
 801441e:	d20f      	bcs.n	8014440 <_realloc_r+0x48>
 8014420:	4621      	mov	r1, r4
 8014422:	4638      	mov	r0, r7
 8014424:	f7fb fcec 	bl	800fe00 <_malloc_r>
 8014428:	4605      	mov	r5, r0
 801442a:	2800      	cmp	r0, #0
 801442c:	d0f2      	beq.n	8014414 <_realloc_r+0x1c>
 801442e:	4631      	mov	r1, r6
 8014430:	4622      	mov	r2, r4
 8014432:	f7fb fcb4 	bl	800fd9e <memcpy>
 8014436:	4631      	mov	r1, r6
 8014438:	4638      	mov	r0, r7
 801443a:	f7ff fc53 	bl	8013ce4 <_free_r>
 801443e:	e7e9      	b.n	8014414 <_realloc_r+0x1c>
 8014440:	4635      	mov	r5, r6
 8014442:	e7e7      	b.n	8014414 <_realloc_r+0x1c>

08014444 <abort>:
 8014444:	2006      	movs	r0, #6
 8014446:	b508      	push	{r3, lr}
 8014448:	f000 f834 	bl	80144b4 <raise>
 801444c:	2001      	movs	r0, #1
 801444e:	f7f0 fc38 	bl	8004cc2 <_exit>

08014452 <_malloc_usable_size_r>:
 8014452:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014456:	1f18      	subs	r0, r3, #4
 8014458:	2b00      	cmp	r3, #0
 801445a:	bfbc      	itt	lt
 801445c:	580b      	ldrlt	r3, [r1, r0]
 801445e:	18c0      	addlt	r0, r0, r3
 8014460:	4770      	bx	lr

08014462 <_raise_r>:
 8014462:	291f      	cmp	r1, #31
 8014464:	b538      	push	{r3, r4, r5, lr}
 8014466:	4604      	mov	r4, r0
 8014468:	460d      	mov	r5, r1
 801446a:	d904      	bls.n	8014476 <_raise_r+0x14>
 801446c:	2316      	movs	r3, #22
 801446e:	6003      	str	r3, [r0, #0]
 8014470:	f04f 30ff 	mov.w	r0, #4294967295
 8014474:	bd38      	pop	{r3, r4, r5, pc}
 8014476:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8014478:	b112      	cbz	r2, 8014480 <_raise_r+0x1e>
 801447a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801447e:	b94b      	cbnz	r3, 8014494 <_raise_r+0x32>
 8014480:	4620      	mov	r0, r4
 8014482:	f000 f831 	bl	80144e8 <_getpid_r>
 8014486:	462a      	mov	r2, r5
 8014488:	4601      	mov	r1, r0
 801448a:	4620      	mov	r0, r4
 801448c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014490:	f000 b818 	b.w	80144c4 <_kill_r>
 8014494:	2b01      	cmp	r3, #1
 8014496:	d00a      	beq.n	80144ae <_raise_r+0x4c>
 8014498:	1c59      	adds	r1, r3, #1
 801449a:	d103      	bne.n	80144a4 <_raise_r+0x42>
 801449c:	2316      	movs	r3, #22
 801449e:	6003      	str	r3, [r0, #0]
 80144a0:	2001      	movs	r0, #1
 80144a2:	e7e7      	b.n	8014474 <_raise_r+0x12>
 80144a4:	2400      	movs	r4, #0
 80144a6:	4628      	mov	r0, r5
 80144a8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80144ac:	4798      	blx	r3
 80144ae:	2000      	movs	r0, #0
 80144b0:	e7e0      	b.n	8014474 <_raise_r+0x12>
	...

080144b4 <raise>:
 80144b4:	4b02      	ldr	r3, [pc, #8]	; (80144c0 <raise+0xc>)
 80144b6:	4601      	mov	r1, r0
 80144b8:	6818      	ldr	r0, [r3, #0]
 80144ba:	f7ff bfd2 	b.w	8014462 <_raise_r>
 80144be:	bf00      	nop
 80144c0:	2000005c 	.word	0x2000005c

080144c4 <_kill_r>:
 80144c4:	b538      	push	{r3, r4, r5, lr}
 80144c6:	2300      	movs	r3, #0
 80144c8:	4d06      	ldr	r5, [pc, #24]	; (80144e4 <_kill_r+0x20>)
 80144ca:	4604      	mov	r4, r0
 80144cc:	4608      	mov	r0, r1
 80144ce:	4611      	mov	r1, r2
 80144d0:	602b      	str	r3, [r5, #0]
 80144d2:	f7f0 fbe6 	bl	8004ca2 <_kill>
 80144d6:	1c43      	adds	r3, r0, #1
 80144d8:	d102      	bne.n	80144e0 <_kill_r+0x1c>
 80144da:	682b      	ldr	r3, [r5, #0]
 80144dc:	b103      	cbz	r3, 80144e0 <_kill_r+0x1c>
 80144de:	6023      	str	r3, [r4, #0]
 80144e0:	bd38      	pop	{r3, r4, r5, pc}
 80144e2:	bf00      	nop
 80144e4:	20001594 	.word	0x20001594

080144e8 <_getpid_r>:
 80144e8:	f7f0 bbd4 	b.w	8004c94 <_getpid>

080144ec <cosf>:
 80144ec:	b507      	push	{r0, r1, r2, lr}
 80144ee:	4a18      	ldr	r2, [pc, #96]	; (8014550 <cosf+0x64>)
 80144f0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80144f4:	4293      	cmp	r3, r2
 80144f6:	4601      	mov	r1, r0
 80144f8:	dc03      	bgt.n	8014502 <cosf+0x16>
 80144fa:	2100      	movs	r1, #0
 80144fc:	f000 fdac 	bl	8015058 <__kernel_cosf>
 8014500:	e004      	b.n	801450c <cosf+0x20>
 8014502:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8014506:	db04      	blt.n	8014512 <cosf+0x26>
 8014508:	f7ef f90a 	bl	8003720 <__aeabi_fsub>
 801450c:	b003      	add	sp, #12
 801450e:	f85d fb04 	ldr.w	pc, [sp], #4
 8014512:	4669      	mov	r1, sp
 8014514:	f000 fbf0 	bl	8014cf8 <__ieee754_rem_pio2f>
 8014518:	f000 0203 	and.w	r2, r0, #3
 801451c:	2a01      	cmp	r2, #1
 801451e:	d005      	beq.n	801452c <cosf+0x40>
 8014520:	2a02      	cmp	r2, #2
 8014522:	d00a      	beq.n	801453a <cosf+0x4e>
 8014524:	b972      	cbnz	r2, 8014544 <cosf+0x58>
 8014526:	9901      	ldr	r1, [sp, #4]
 8014528:	9800      	ldr	r0, [sp, #0]
 801452a:	e7e7      	b.n	80144fc <cosf+0x10>
 801452c:	9901      	ldr	r1, [sp, #4]
 801452e:	9800      	ldr	r0, [sp, #0]
 8014530:	f001 f8c8 	bl	80156c4 <__kernel_sinf>
 8014534:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8014538:	e7e8      	b.n	801450c <cosf+0x20>
 801453a:	9901      	ldr	r1, [sp, #4]
 801453c:	9800      	ldr	r0, [sp, #0]
 801453e:	f000 fd8b 	bl	8015058 <__kernel_cosf>
 8014542:	e7f7      	b.n	8014534 <cosf+0x48>
 8014544:	2201      	movs	r2, #1
 8014546:	9901      	ldr	r1, [sp, #4]
 8014548:	9800      	ldr	r0, [sp, #0]
 801454a:	f001 f8bb 	bl	80156c4 <__kernel_sinf>
 801454e:	e7dd      	b.n	801450c <cosf+0x20>
 8014550:	3f490fd8 	.word	0x3f490fd8

08014554 <sinf>:
 8014554:	b507      	push	{r0, r1, r2, lr}
 8014556:	4a19      	ldr	r2, [pc, #100]	; (80145bc <sinf+0x68>)
 8014558:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 801455c:	4293      	cmp	r3, r2
 801455e:	4601      	mov	r1, r0
 8014560:	dc04      	bgt.n	801456c <sinf+0x18>
 8014562:	2200      	movs	r2, #0
 8014564:	2100      	movs	r1, #0
 8014566:	f001 f8ad 	bl	80156c4 <__kernel_sinf>
 801456a:	e004      	b.n	8014576 <sinf+0x22>
 801456c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8014570:	db04      	blt.n	801457c <sinf+0x28>
 8014572:	f7ef f8d5 	bl	8003720 <__aeabi_fsub>
 8014576:	b003      	add	sp, #12
 8014578:	f85d fb04 	ldr.w	pc, [sp], #4
 801457c:	4669      	mov	r1, sp
 801457e:	f000 fbbb 	bl	8014cf8 <__ieee754_rem_pio2f>
 8014582:	f000 0003 	and.w	r0, r0, #3
 8014586:	2801      	cmp	r0, #1
 8014588:	d006      	beq.n	8014598 <sinf+0x44>
 801458a:	2802      	cmp	r0, #2
 801458c:	d009      	beq.n	80145a2 <sinf+0x4e>
 801458e:	b980      	cbnz	r0, 80145b2 <sinf+0x5e>
 8014590:	2201      	movs	r2, #1
 8014592:	9901      	ldr	r1, [sp, #4]
 8014594:	9800      	ldr	r0, [sp, #0]
 8014596:	e7e6      	b.n	8014566 <sinf+0x12>
 8014598:	9901      	ldr	r1, [sp, #4]
 801459a:	9800      	ldr	r0, [sp, #0]
 801459c:	f000 fd5c 	bl	8015058 <__kernel_cosf>
 80145a0:	e7e9      	b.n	8014576 <sinf+0x22>
 80145a2:	2201      	movs	r2, #1
 80145a4:	9901      	ldr	r1, [sp, #4]
 80145a6:	9800      	ldr	r0, [sp, #0]
 80145a8:	f001 f88c 	bl	80156c4 <__kernel_sinf>
 80145ac:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80145b0:	e7e1      	b.n	8014576 <sinf+0x22>
 80145b2:	9901      	ldr	r1, [sp, #4]
 80145b4:	9800      	ldr	r0, [sp, #0]
 80145b6:	f000 fd4f 	bl	8015058 <__kernel_cosf>
 80145ba:	e7f7      	b.n	80145ac <sinf+0x58>
 80145bc:	3f490fd8 	.word	0x3f490fd8

080145c0 <acosf>:
 80145c0:	b538      	push	{r3, r4, r5, lr}
 80145c2:	4604      	mov	r4, r0
 80145c4:	f000 f86c 	bl	80146a0 <__ieee754_acosf>
 80145c8:	4b0e      	ldr	r3, [pc, #56]	; (8014604 <acosf+0x44>)
 80145ca:	4605      	mov	r5, r0
 80145cc:	f993 3000 	ldrsb.w	r3, [r3]
 80145d0:	3301      	adds	r3, #1
 80145d2:	d015      	beq.n	8014600 <acosf+0x40>
 80145d4:	4621      	mov	r1, r4
 80145d6:	4620      	mov	r0, r4
 80145d8:	f7ef fb72 	bl	8003cc0 <__aeabi_fcmpun>
 80145dc:	b980      	cbnz	r0, 8014600 <acosf+0x40>
 80145de:	4620      	mov	r0, r4
 80145e0:	f001 f9f2 	bl	80159c8 <fabsf>
 80145e4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80145e8:	f7ef fb60 	bl	8003cac <__aeabi_fcmpgt>
 80145ec:	b140      	cbz	r0, 8014600 <acosf+0x40>
 80145ee:	f7fb faa5 	bl	800fb3c <__errno>
 80145f2:	2321      	movs	r3, #33	; 0x21
 80145f4:	6003      	str	r3, [r0, #0]
 80145f6:	4804      	ldr	r0, [pc, #16]	; (8014608 <acosf+0x48>)
 80145f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80145fc:	f7fc bb6a 	b.w	8010cd4 <nanf>
 8014600:	4628      	mov	r0, r5
 8014602:	bd38      	pop	{r3, r4, r5, pc}
 8014604:	20000230 	.word	0x20000230
 8014608:	080170a0 	.word	0x080170a0

0801460c <asinf>:
 801460c:	b538      	push	{r3, r4, r5, lr}
 801460e:	4604      	mov	r4, r0
 8014610:	f000 f9a8 	bl	8014964 <__ieee754_asinf>
 8014614:	4b0e      	ldr	r3, [pc, #56]	; (8014650 <asinf+0x44>)
 8014616:	4605      	mov	r5, r0
 8014618:	f993 3000 	ldrsb.w	r3, [r3]
 801461c:	3301      	adds	r3, #1
 801461e:	d015      	beq.n	801464c <asinf+0x40>
 8014620:	4621      	mov	r1, r4
 8014622:	4620      	mov	r0, r4
 8014624:	f7ef fb4c 	bl	8003cc0 <__aeabi_fcmpun>
 8014628:	b980      	cbnz	r0, 801464c <asinf+0x40>
 801462a:	4620      	mov	r0, r4
 801462c:	f001 f9cc 	bl	80159c8 <fabsf>
 8014630:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8014634:	f7ef fb3a 	bl	8003cac <__aeabi_fcmpgt>
 8014638:	b140      	cbz	r0, 801464c <asinf+0x40>
 801463a:	f7fb fa7f 	bl	800fb3c <__errno>
 801463e:	2321      	movs	r3, #33	; 0x21
 8014640:	6003      	str	r3, [r0, #0]
 8014642:	4804      	ldr	r0, [pc, #16]	; (8014654 <asinf+0x48>)
 8014644:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014648:	f7fc bb44 	b.w	8010cd4 <nanf>
 801464c:	4628      	mov	r0, r5
 801464e:	bd38      	pop	{r3, r4, r5, pc}
 8014650:	20000230 	.word	0x20000230
 8014654:	080170a0 	.word	0x080170a0

08014658 <atan2f>:
 8014658:	f000 bac8 	b.w	8014bec <__ieee754_atan2f>

0801465c <sqrtf>:
 801465c:	b538      	push	{r3, r4, r5, lr}
 801465e:	4605      	mov	r5, r0
 8014660:	f000 fca8 	bl	8014fb4 <__ieee754_sqrtf>
 8014664:	4b0d      	ldr	r3, [pc, #52]	; (801469c <sqrtf+0x40>)
 8014666:	4604      	mov	r4, r0
 8014668:	f993 3000 	ldrsb.w	r3, [r3]
 801466c:	3301      	adds	r3, #1
 801466e:	d012      	beq.n	8014696 <sqrtf+0x3a>
 8014670:	4629      	mov	r1, r5
 8014672:	4628      	mov	r0, r5
 8014674:	f7ef fb24 	bl	8003cc0 <__aeabi_fcmpun>
 8014678:	b968      	cbnz	r0, 8014696 <sqrtf+0x3a>
 801467a:	2100      	movs	r1, #0
 801467c:	4628      	mov	r0, r5
 801467e:	f7ef faf7 	bl	8003c70 <__aeabi_fcmplt>
 8014682:	b140      	cbz	r0, 8014696 <sqrtf+0x3a>
 8014684:	f7fb fa5a 	bl	800fb3c <__errno>
 8014688:	2321      	movs	r3, #33	; 0x21
 801468a:	2100      	movs	r1, #0
 801468c:	6003      	str	r3, [r0, #0]
 801468e:	4608      	mov	r0, r1
 8014690:	f7ef fa04 	bl	8003a9c <__aeabi_fdiv>
 8014694:	4604      	mov	r4, r0
 8014696:	4620      	mov	r0, r4
 8014698:	bd38      	pop	{r3, r4, r5, pc}
 801469a:	bf00      	nop
 801469c:	20000230 	.word	0x20000230

080146a0 <__ieee754_acosf>:
 80146a0:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 80146a4:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 80146a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80146aa:	4605      	mov	r5, r0
 80146ac:	d104      	bne.n	80146b8 <__ieee754_acosf+0x18>
 80146ae:	2800      	cmp	r0, #0
 80146b0:	f300 8135 	bgt.w	801491e <__ieee754_acosf+0x27e>
 80146b4:	489c      	ldr	r0, [pc, #624]	; (8014928 <__ieee754_acosf+0x288>)
 80146b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80146b8:	dd06      	ble.n	80146c8 <__ieee754_acosf+0x28>
 80146ba:	4601      	mov	r1, r0
 80146bc:	f7ef f830 	bl	8003720 <__aeabi_fsub>
 80146c0:	4601      	mov	r1, r0
 80146c2:	f7ef f9eb 	bl	8003a9c <__aeabi_fdiv>
 80146c6:	e7f6      	b.n	80146b6 <__ieee754_acosf+0x16>
 80146c8:	f1b2 5f7c 	cmp.w	r2, #1056964608	; 0x3f000000
 80146cc:	da57      	bge.n	801477e <__ieee754_acosf+0xde>
 80146ce:	f1b2 5f0c 	cmp.w	r2, #587202560	; 0x23000000
 80146d2:	f340 8126 	ble.w	8014922 <__ieee754_acosf+0x282>
 80146d6:	4601      	mov	r1, r0
 80146d8:	f7ef f92c 	bl	8003934 <__aeabi_fmul>
 80146dc:	4604      	mov	r4, r0
 80146de:	4993      	ldr	r1, [pc, #588]	; (801492c <__ieee754_acosf+0x28c>)
 80146e0:	f7ef f928 	bl	8003934 <__aeabi_fmul>
 80146e4:	4992      	ldr	r1, [pc, #584]	; (8014930 <__ieee754_acosf+0x290>)
 80146e6:	f7ef f81d 	bl	8003724 <__addsf3>
 80146ea:	4621      	mov	r1, r4
 80146ec:	f7ef f922 	bl	8003934 <__aeabi_fmul>
 80146f0:	4990      	ldr	r1, [pc, #576]	; (8014934 <__ieee754_acosf+0x294>)
 80146f2:	f7ef f815 	bl	8003720 <__aeabi_fsub>
 80146f6:	4621      	mov	r1, r4
 80146f8:	f7ef f91c 	bl	8003934 <__aeabi_fmul>
 80146fc:	498e      	ldr	r1, [pc, #568]	; (8014938 <__ieee754_acosf+0x298>)
 80146fe:	f7ef f811 	bl	8003724 <__addsf3>
 8014702:	4621      	mov	r1, r4
 8014704:	f7ef f916 	bl	8003934 <__aeabi_fmul>
 8014708:	498c      	ldr	r1, [pc, #560]	; (801493c <__ieee754_acosf+0x29c>)
 801470a:	f7ef f809 	bl	8003720 <__aeabi_fsub>
 801470e:	4621      	mov	r1, r4
 8014710:	f7ef f910 	bl	8003934 <__aeabi_fmul>
 8014714:	498a      	ldr	r1, [pc, #552]	; (8014940 <__ieee754_acosf+0x2a0>)
 8014716:	f7ef f805 	bl	8003724 <__addsf3>
 801471a:	4621      	mov	r1, r4
 801471c:	f7ef f90a 	bl	8003934 <__aeabi_fmul>
 8014720:	4988      	ldr	r1, [pc, #544]	; (8014944 <__ieee754_acosf+0x2a4>)
 8014722:	4606      	mov	r6, r0
 8014724:	4620      	mov	r0, r4
 8014726:	f7ef f905 	bl	8003934 <__aeabi_fmul>
 801472a:	4987      	ldr	r1, [pc, #540]	; (8014948 <__ieee754_acosf+0x2a8>)
 801472c:	f7ee fff8 	bl	8003720 <__aeabi_fsub>
 8014730:	4621      	mov	r1, r4
 8014732:	f7ef f8ff 	bl	8003934 <__aeabi_fmul>
 8014736:	4985      	ldr	r1, [pc, #532]	; (801494c <__ieee754_acosf+0x2ac>)
 8014738:	f7ee fff4 	bl	8003724 <__addsf3>
 801473c:	4621      	mov	r1, r4
 801473e:	f7ef f8f9 	bl	8003934 <__aeabi_fmul>
 8014742:	4983      	ldr	r1, [pc, #524]	; (8014950 <__ieee754_acosf+0x2b0>)
 8014744:	f7ee ffec 	bl	8003720 <__aeabi_fsub>
 8014748:	4621      	mov	r1, r4
 801474a:	f7ef f8f3 	bl	8003934 <__aeabi_fmul>
 801474e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8014752:	f7ee ffe7 	bl	8003724 <__addsf3>
 8014756:	4601      	mov	r1, r0
 8014758:	4630      	mov	r0, r6
 801475a:	f7ef f99f 	bl	8003a9c <__aeabi_fdiv>
 801475e:	4629      	mov	r1, r5
 8014760:	f7ef f8e8 	bl	8003934 <__aeabi_fmul>
 8014764:	4601      	mov	r1, r0
 8014766:	487b      	ldr	r0, [pc, #492]	; (8014954 <__ieee754_acosf+0x2b4>)
 8014768:	f7ee ffda 	bl	8003720 <__aeabi_fsub>
 801476c:	4601      	mov	r1, r0
 801476e:	4628      	mov	r0, r5
 8014770:	f7ee ffd6 	bl	8003720 <__aeabi_fsub>
 8014774:	4601      	mov	r1, r0
 8014776:	4878      	ldr	r0, [pc, #480]	; (8014958 <__ieee754_acosf+0x2b8>)
 8014778:	f7ee ffd2 	bl	8003720 <__aeabi_fsub>
 801477c:	e79b      	b.n	80146b6 <__ieee754_acosf+0x16>
 801477e:	2800      	cmp	r0, #0
 8014780:	da5b      	bge.n	801483a <__ieee754_acosf+0x19a>
 8014782:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8014786:	f7ee ffcd 	bl	8003724 <__addsf3>
 801478a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 801478e:	f7ef f8d1 	bl	8003934 <__aeabi_fmul>
 8014792:	4604      	mov	r4, r0
 8014794:	4965      	ldr	r1, [pc, #404]	; (801492c <__ieee754_acosf+0x28c>)
 8014796:	f7ef f8cd 	bl	8003934 <__aeabi_fmul>
 801479a:	4965      	ldr	r1, [pc, #404]	; (8014930 <__ieee754_acosf+0x290>)
 801479c:	f7ee ffc2 	bl	8003724 <__addsf3>
 80147a0:	4621      	mov	r1, r4
 80147a2:	f7ef f8c7 	bl	8003934 <__aeabi_fmul>
 80147a6:	4963      	ldr	r1, [pc, #396]	; (8014934 <__ieee754_acosf+0x294>)
 80147a8:	f7ee ffba 	bl	8003720 <__aeabi_fsub>
 80147ac:	4621      	mov	r1, r4
 80147ae:	f7ef f8c1 	bl	8003934 <__aeabi_fmul>
 80147b2:	4961      	ldr	r1, [pc, #388]	; (8014938 <__ieee754_acosf+0x298>)
 80147b4:	f7ee ffb6 	bl	8003724 <__addsf3>
 80147b8:	4621      	mov	r1, r4
 80147ba:	f7ef f8bb 	bl	8003934 <__aeabi_fmul>
 80147be:	495f      	ldr	r1, [pc, #380]	; (801493c <__ieee754_acosf+0x29c>)
 80147c0:	f7ee ffae 	bl	8003720 <__aeabi_fsub>
 80147c4:	4621      	mov	r1, r4
 80147c6:	f7ef f8b5 	bl	8003934 <__aeabi_fmul>
 80147ca:	495d      	ldr	r1, [pc, #372]	; (8014940 <__ieee754_acosf+0x2a0>)
 80147cc:	f7ee ffaa 	bl	8003724 <__addsf3>
 80147d0:	4621      	mov	r1, r4
 80147d2:	f7ef f8af 	bl	8003934 <__aeabi_fmul>
 80147d6:	4606      	mov	r6, r0
 80147d8:	4620      	mov	r0, r4
 80147da:	f000 fbeb 	bl	8014fb4 <__ieee754_sqrtf>
 80147de:	4959      	ldr	r1, [pc, #356]	; (8014944 <__ieee754_acosf+0x2a4>)
 80147e0:	4605      	mov	r5, r0
 80147e2:	4620      	mov	r0, r4
 80147e4:	f7ef f8a6 	bl	8003934 <__aeabi_fmul>
 80147e8:	4957      	ldr	r1, [pc, #348]	; (8014948 <__ieee754_acosf+0x2a8>)
 80147ea:	f7ee ff99 	bl	8003720 <__aeabi_fsub>
 80147ee:	4621      	mov	r1, r4
 80147f0:	f7ef f8a0 	bl	8003934 <__aeabi_fmul>
 80147f4:	4955      	ldr	r1, [pc, #340]	; (801494c <__ieee754_acosf+0x2ac>)
 80147f6:	f7ee ff95 	bl	8003724 <__addsf3>
 80147fa:	4621      	mov	r1, r4
 80147fc:	f7ef f89a 	bl	8003934 <__aeabi_fmul>
 8014800:	4953      	ldr	r1, [pc, #332]	; (8014950 <__ieee754_acosf+0x2b0>)
 8014802:	f7ee ff8d 	bl	8003720 <__aeabi_fsub>
 8014806:	4621      	mov	r1, r4
 8014808:	f7ef f894 	bl	8003934 <__aeabi_fmul>
 801480c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8014810:	f7ee ff88 	bl	8003724 <__addsf3>
 8014814:	4601      	mov	r1, r0
 8014816:	4630      	mov	r0, r6
 8014818:	f7ef f940 	bl	8003a9c <__aeabi_fdiv>
 801481c:	4629      	mov	r1, r5
 801481e:	f7ef f889 	bl	8003934 <__aeabi_fmul>
 8014822:	494c      	ldr	r1, [pc, #304]	; (8014954 <__ieee754_acosf+0x2b4>)
 8014824:	f7ee ff7c 	bl	8003720 <__aeabi_fsub>
 8014828:	4629      	mov	r1, r5
 801482a:	f7ee ff7b 	bl	8003724 <__addsf3>
 801482e:	4601      	mov	r1, r0
 8014830:	f7ee ff78 	bl	8003724 <__addsf3>
 8014834:	4601      	mov	r1, r0
 8014836:	4849      	ldr	r0, [pc, #292]	; (801495c <__ieee754_acosf+0x2bc>)
 8014838:	e79e      	b.n	8014778 <__ieee754_acosf+0xd8>
 801483a:	4601      	mov	r1, r0
 801483c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8014840:	f7ee ff6e 	bl	8003720 <__aeabi_fsub>
 8014844:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8014848:	f7ef f874 	bl	8003934 <__aeabi_fmul>
 801484c:	4604      	mov	r4, r0
 801484e:	f000 fbb1 	bl	8014fb4 <__ieee754_sqrtf>
 8014852:	4936      	ldr	r1, [pc, #216]	; (801492c <__ieee754_acosf+0x28c>)
 8014854:	4606      	mov	r6, r0
 8014856:	f420 657f 	bic.w	r5, r0, #4080	; 0xff0
 801485a:	4620      	mov	r0, r4
 801485c:	f7ef f86a 	bl	8003934 <__aeabi_fmul>
 8014860:	4933      	ldr	r1, [pc, #204]	; (8014930 <__ieee754_acosf+0x290>)
 8014862:	f7ee ff5f 	bl	8003724 <__addsf3>
 8014866:	4621      	mov	r1, r4
 8014868:	f7ef f864 	bl	8003934 <__aeabi_fmul>
 801486c:	4931      	ldr	r1, [pc, #196]	; (8014934 <__ieee754_acosf+0x294>)
 801486e:	f7ee ff57 	bl	8003720 <__aeabi_fsub>
 8014872:	4621      	mov	r1, r4
 8014874:	f7ef f85e 	bl	8003934 <__aeabi_fmul>
 8014878:	492f      	ldr	r1, [pc, #188]	; (8014938 <__ieee754_acosf+0x298>)
 801487a:	f7ee ff53 	bl	8003724 <__addsf3>
 801487e:	4621      	mov	r1, r4
 8014880:	f7ef f858 	bl	8003934 <__aeabi_fmul>
 8014884:	492d      	ldr	r1, [pc, #180]	; (801493c <__ieee754_acosf+0x29c>)
 8014886:	f7ee ff4b 	bl	8003720 <__aeabi_fsub>
 801488a:	4621      	mov	r1, r4
 801488c:	f7ef f852 	bl	8003934 <__aeabi_fmul>
 8014890:	492b      	ldr	r1, [pc, #172]	; (8014940 <__ieee754_acosf+0x2a0>)
 8014892:	f7ee ff47 	bl	8003724 <__addsf3>
 8014896:	4621      	mov	r1, r4
 8014898:	f7ef f84c 	bl	8003934 <__aeabi_fmul>
 801489c:	4929      	ldr	r1, [pc, #164]	; (8014944 <__ieee754_acosf+0x2a4>)
 801489e:	4607      	mov	r7, r0
 80148a0:	4620      	mov	r0, r4
 80148a2:	f7ef f847 	bl	8003934 <__aeabi_fmul>
 80148a6:	4928      	ldr	r1, [pc, #160]	; (8014948 <__ieee754_acosf+0x2a8>)
 80148a8:	f7ee ff3a 	bl	8003720 <__aeabi_fsub>
 80148ac:	4621      	mov	r1, r4
 80148ae:	f7ef f841 	bl	8003934 <__aeabi_fmul>
 80148b2:	4926      	ldr	r1, [pc, #152]	; (801494c <__ieee754_acosf+0x2ac>)
 80148b4:	f7ee ff36 	bl	8003724 <__addsf3>
 80148b8:	4621      	mov	r1, r4
 80148ba:	f7ef f83b 	bl	8003934 <__aeabi_fmul>
 80148be:	4924      	ldr	r1, [pc, #144]	; (8014950 <__ieee754_acosf+0x2b0>)
 80148c0:	f7ee ff2e 	bl	8003720 <__aeabi_fsub>
 80148c4:	4621      	mov	r1, r4
 80148c6:	f7ef f835 	bl	8003934 <__aeabi_fmul>
 80148ca:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80148ce:	f7ee ff29 	bl	8003724 <__addsf3>
 80148d2:	4601      	mov	r1, r0
 80148d4:	4638      	mov	r0, r7
 80148d6:	f7ef f8e1 	bl	8003a9c <__aeabi_fdiv>
 80148da:	4631      	mov	r1, r6
 80148dc:	f7ef f82a 	bl	8003934 <__aeabi_fmul>
 80148e0:	f025 050f 	bic.w	r5, r5, #15
 80148e4:	4607      	mov	r7, r0
 80148e6:	4629      	mov	r1, r5
 80148e8:	4628      	mov	r0, r5
 80148ea:	f7ef f823 	bl	8003934 <__aeabi_fmul>
 80148ee:	4601      	mov	r1, r0
 80148f0:	4620      	mov	r0, r4
 80148f2:	f7ee ff15 	bl	8003720 <__aeabi_fsub>
 80148f6:	4629      	mov	r1, r5
 80148f8:	4604      	mov	r4, r0
 80148fa:	4630      	mov	r0, r6
 80148fc:	f7ee ff12 	bl	8003724 <__addsf3>
 8014900:	4601      	mov	r1, r0
 8014902:	4620      	mov	r0, r4
 8014904:	f7ef f8ca 	bl	8003a9c <__aeabi_fdiv>
 8014908:	4601      	mov	r1, r0
 801490a:	4638      	mov	r0, r7
 801490c:	f7ee ff0a 	bl	8003724 <__addsf3>
 8014910:	4629      	mov	r1, r5
 8014912:	f7ee ff07 	bl	8003724 <__addsf3>
 8014916:	4601      	mov	r1, r0
 8014918:	f7ee ff04 	bl	8003724 <__addsf3>
 801491c:	e6cb      	b.n	80146b6 <__ieee754_acosf+0x16>
 801491e:	2000      	movs	r0, #0
 8014920:	e6c9      	b.n	80146b6 <__ieee754_acosf+0x16>
 8014922:	480f      	ldr	r0, [pc, #60]	; (8014960 <__ieee754_acosf+0x2c0>)
 8014924:	e6c7      	b.n	80146b6 <__ieee754_acosf+0x16>
 8014926:	bf00      	nop
 8014928:	40490fdb 	.word	0x40490fdb
 801492c:	3811ef08 	.word	0x3811ef08
 8014930:	3a4f7f04 	.word	0x3a4f7f04
 8014934:	3d241146 	.word	0x3d241146
 8014938:	3e4e0aa8 	.word	0x3e4e0aa8
 801493c:	3ea6b090 	.word	0x3ea6b090
 8014940:	3e2aaaab 	.word	0x3e2aaaab
 8014944:	3d9dc62e 	.word	0x3d9dc62e
 8014948:	3f303361 	.word	0x3f303361
 801494c:	4001572d 	.word	0x4001572d
 8014950:	4019d139 	.word	0x4019d139
 8014954:	33a22168 	.word	0x33a22168
 8014958:	3fc90fda 	.word	0x3fc90fda
 801495c:	40490fda 	.word	0x40490fda
 8014960:	3fc90fdb 	.word	0x3fc90fdb

08014964 <__ieee754_asinf>:
 8014964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014968:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 801496c:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8014970:	4604      	mov	r4, r0
 8014972:	4605      	mov	r5, r0
 8014974:	d10c      	bne.n	8014990 <__ieee754_asinf+0x2c>
 8014976:	498d      	ldr	r1, [pc, #564]	; (8014bac <__ieee754_asinf+0x248>)
 8014978:	f7ee ffdc 	bl	8003934 <__aeabi_fmul>
 801497c:	498c      	ldr	r1, [pc, #560]	; (8014bb0 <__ieee754_asinf+0x24c>)
 801497e:	4605      	mov	r5, r0
 8014980:	4620      	mov	r0, r4
 8014982:	f7ee ffd7 	bl	8003934 <__aeabi_fmul>
 8014986:	4601      	mov	r1, r0
 8014988:	4628      	mov	r0, r5
 801498a:	f7ee fecb 	bl	8003724 <__addsf3>
 801498e:	e006      	b.n	801499e <__ieee754_asinf+0x3a>
 8014990:	dd07      	ble.n	80149a2 <__ieee754_asinf+0x3e>
 8014992:	4601      	mov	r1, r0
 8014994:	f7ee fec4 	bl	8003720 <__aeabi_fsub>
 8014998:	4601      	mov	r1, r0
 801499a:	f7ef f87f 	bl	8003a9c <__aeabi_fdiv>
 801499e:	4604      	mov	r4, r0
 80149a0:	e00e      	b.n	80149c0 <__ieee754_asinf+0x5c>
 80149a2:	f1b8 5f7c 	cmp.w	r8, #1056964608	; 0x3f000000
 80149a6:	da58      	bge.n	8014a5a <__ieee754_asinf+0xf6>
 80149a8:	f1b8 5f48 	cmp.w	r8, #838860800	; 0x32000000
 80149ac:	da0b      	bge.n	80149c6 <__ieee754_asinf+0x62>
 80149ae:	4981      	ldr	r1, [pc, #516]	; (8014bb4 <__ieee754_asinf+0x250>)
 80149b0:	f7ee feb8 	bl	8003724 <__addsf3>
 80149b4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80149b8:	f7ef f978 	bl	8003cac <__aeabi_fcmpgt>
 80149bc:	2800      	cmp	r0, #0
 80149be:	d04c      	beq.n	8014a5a <__ieee754_asinf+0xf6>
 80149c0:	4620      	mov	r0, r4
 80149c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80149c6:	4601      	mov	r1, r0
 80149c8:	f7ee ffb4 	bl	8003934 <__aeabi_fmul>
 80149cc:	4605      	mov	r5, r0
 80149ce:	497a      	ldr	r1, [pc, #488]	; (8014bb8 <__ieee754_asinf+0x254>)
 80149d0:	f7ee ffb0 	bl	8003934 <__aeabi_fmul>
 80149d4:	4979      	ldr	r1, [pc, #484]	; (8014bbc <__ieee754_asinf+0x258>)
 80149d6:	f7ee fea5 	bl	8003724 <__addsf3>
 80149da:	4629      	mov	r1, r5
 80149dc:	f7ee ffaa 	bl	8003934 <__aeabi_fmul>
 80149e0:	4977      	ldr	r1, [pc, #476]	; (8014bc0 <__ieee754_asinf+0x25c>)
 80149e2:	f7ee fe9d 	bl	8003720 <__aeabi_fsub>
 80149e6:	4629      	mov	r1, r5
 80149e8:	f7ee ffa4 	bl	8003934 <__aeabi_fmul>
 80149ec:	4975      	ldr	r1, [pc, #468]	; (8014bc4 <__ieee754_asinf+0x260>)
 80149ee:	f7ee fe99 	bl	8003724 <__addsf3>
 80149f2:	4629      	mov	r1, r5
 80149f4:	f7ee ff9e 	bl	8003934 <__aeabi_fmul>
 80149f8:	4973      	ldr	r1, [pc, #460]	; (8014bc8 <__ieee754_asinf+0x264>)
 80149fa:	f7ee fe91 	bl	8003720 <__aeabi_fsub>
 80149fe:	4629      	mov	r1, r5
 8014a00:	f7ee ff98 	bl	8003934 <__aeabi_fmul>
 8014a04:	4971      	ldr	r1, [pc, #452]	; (8014bcc <__ieee754_asinf+0x268>)
 8014a06:	f7ee fe8d 	bl	8003724 <__addsf3>
 8014a0a:	4629      	mov	r1, r5
 8014a0c:	f7ee ff92 	bl	8003934 <__aeabi_fmul>
 8014a10:	496f      	ldr	r1, [pc, #444]	; (8014bd0 <__ieee754_asinf+0x26c>)
 8014a12:	4606      	mov	r6, r0
 8014a14:	4628      	mov	r0, r5
 8014a16:	f7ee ff8d 	bl	8003934 <__aeabi_fmul>
 8014a1a:	496e      	ldr	r1, [pc, #440]	; (8014bd4 <__ieee754_asinf+0x270>)
 8014a1c:	f7ee fe80 	bl	8003720 <__aeabi_fsub>
 8014a20:	4629      	mov	r1, r5
 8014a22:	f7ee ff87 	bl	8003934 <__aeabi_fmul>
 8014a26:	496c      	ldr	r1, [pc, #432]	; (8014bd8 <__ieee754_asinf+0x274>)
 8014a28:	f7ee fe7c 	bl	8003724 <__addsf3>
 8014a2c:	4629      	mov	r1, r5
 8014a2e:	f7ee ff81 	bl	8003934 <__aeabi_fmul>
 8014a32:	496a      	ldr	r1, [pc, #424]	; (8014bdc <__ieee754_asinf+0x278>)
 8014a34:	f7ee fe74 	bl	8003720 <__aeabi_fsub>
 8014a38:	4629      	mov	r1, r5
 8014a3a:	f7ee ff7b 	bl	8003934 <__aeabi_fmul>
 8014a3e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8014a42:	f7ee fe6f 	bl	8003724 <__addsf3>
 8014a46:	4601      	mov	r1, r0
 8014a48:	4630      	mov	r0, r6
 8014a4a:	f7ef f827 	bl	8003a9c <__aeabi_fdiv>
 8014a4e:	4621      	mov	r1, r4
 8014a50:	f7ee ff70 	bl	8003934 <__aeabi_fmul>
 8014a54:	4601      	mov	r1, r0
 8014a56:	4620      	mov	r0, r4
 8014a58:	e797      	b.n	801498a <__ieee754_asinf+0x26>
 8014a5a:	4620      	mov	r0, r4
 8014a5c:	f000 ffb4 	bl	80159c8 <fabsf>
 8014a60:	4601      	mov	r1, r0
 8014a62:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8014a66:	f7ee fe5b 	bl	8003720 <__aeabi_fsub>
 8014a6a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8014a6e:	f7ee ff61 	bl	8003934 <__aeabi_fmul>
 8014a72:	4606      	mov	r6, r0
 8014a74:	4950      	ldr	r1, [pc, #320]	; (8014bb8 <__ieee754_asinf+0x254>)
 8014a76:	f7ee ff5d 	bl	8003934 <__aeabi_fmul>
 8014a7a:	4950      	ldr	r1, [pc, #320]	; (8014bbc <__ieee754_asinf+0x258>)
 8014a7c:	f7ee fe52 	bl	8003724 <__addsf3>
 8014a80:	4631      	mov	r1, r6
 8014a82:	f7ee ff57 	bl	8003934 <__aeabi_fmul>
 8014a86:	494e      	ldr	r1, [pc, #312]	; (8014bc0 <__ieee754_asinf+0x25c>)
 8014a88:	f7ee fe4a 	bl	8003720 <__aeabi_fsub>
 8014a8c:	4631      	mov	r1, r6
 8014a8e:	f7ee ff51 	bl	8003934 <__aeabi_fmul>
 8014a92:	494c      	ldr	r1, [pc, #304]	; (8014bc4 <__ieee754_asinf+0x260>)
 8014a94:	f7ee fe46 	bl	8003724 <__addsf3>
 8014a98:	4631      	mov	r1, r6
 8014a9a:	f7ee ff4b 	bl	8003934 <__aeabi_fmul>
 8014a9e:	494a      	ldr	r1, [pc, #296]	; (8014bc8 <__ieee754_asinf+0x264>)
 8014aa0:	f7ee fe3e 	bl	8003720 <__aeabi_fsub>
 8014aa4:	4631      	mov	r1, r6
 8014aa6:	f7ee ff45 	bl	8003934 <__aeabi_fmul>
 8014aaa:	4948      	ldr	r1, [pc, #288]	; (8014bcc <__ieee754_asinf+0x268>)
 8014aac:	f7ee fe3a 	bl	8003724 <__addsf3>
 8014ab0:	4631      	mov	r1, r6
 8014ab2:	f7ee ff3f 	bl	8003934 <__aeabi_fmul>
 8014ab6:	4946      	ldr	r1, [pc, #280]	; (8014bd0 <__ieee754_asinf+0x26c>)
 8014ab8:	4681      	mov	r9, r0
 8014aba:	4630      	mov	r0, r6
 8014abc:	f7ee ff3a 	bl	8003934 <__aeabi_fmul>
 8014ac0:	4944      	ldr	r1, [pc, #272]	; (8014bd4 <__ieee754_asinf+0x270>)
 8014ac2:	f7ee fe2d 	bl	8003720 <__aeabi_fsub>
 8014ac6:	4631      	mov	r1, r6
 8014ac8:	f7ee ff34 	bl	8003934 <__aeabi_fmul>
 8014acc:	4942      	ldr	r1, [pc, #264]	; (8014bd8 <__ieee754_asinf+0x274>)
 8014ace:	f7ee fe29 	bl	8003724 <__addsf3>
 8014ad2:	4631      	mov	r1, r6
 8014ad4:	f7ee ff2e 	bl	8003934 <__aeabi_fmul>
 8014ad8:	4940      	ldr	r1, [pc, #256]	; (8014bdc <__ieee754_asinf+0x278>)
 8014ada:	f7ee fe21 	bl	8003720 <__aeabi_fsub>
 8014ade:	4631      	mov	r1, r6
 8014ae0:	f7ee ff28 	bl	8003934 <__aeabi_fmul>
 8014ae4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8014ae8:	f7ee fe1c 	bl	8003724 <__addsf3>
 8014aec:	4682      	mov	sl, r0
 8014aee:	4630      	mov	r0, r6
 8014af0:	f000 fa60 	bl	8014fb4 <__ieee754_sqrtf>
 8014af4:	4b3a      	ldr	r3, [pc, #232]	; (8014be0 <__ieee754_asinf+0x27c>)
 8014af6:	4607      	mov	r7, r0
 8014af8:	4598      	cmp	r8, r3
 8014afa:	dd1a      	ble.n	8014b32 <__ieee754_asinf+0x1ce>
 8014afc:	4651      	mov	r1, sl
 8014afe:	4648      	mov	r0, r9
 8014b00:	f7ee ffcc 	bl	8003a9c <__aeabi_fdiv>
 8014b04:	4639      	mov	r1, r7
 8014b06:	f7ee ff15 	bl	8003934 <__aeabi_fmul>
 8014b0a:	4639      	mov	r1, r7
 8014b0c:	f7ee fe0a 	bl	8003724 <__addsf3>
 8014b10:	4601      	mov	r1, r0
 8014b12:	f7ee fe07 	bl	8003724 <__addsf3>
 8014b16:	4933      	ldr	r1, [pc, #204]	; (8014be4 <__ieee754_asinf+0x280>)
 8014b18:	f7ee fe04 	bl	8003724 <__addsf3>
 8014b1c:	4601      	mov	r1, r0
 8014b1e:	4823      	ldr	r0, [pc, #140]	; (8014bac <__ieee754_asinf+0x248>)
 8014b20:	f7ee fdfe 	bl	8003720 <__aeabi_fsub>
 8014b24:	2d00      	cmp	r5, #0
 8014b26:	4604      	mov	r4, r0
 8014b28:	f73f af4a 	bgt.w	80149c0 <__ieee754_asinf+0x5c>
 8014b2c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8014b30:	e735      	b.n	801499e <__ieee754_asinf+0x3a>
 8014b32:	4601      	mov	r1, r0
 8014b34:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
 8014b38:	f7ee fdf4 	bl	8003724 <__addsf3>
 8014b3c:	4651      	mov	r1, sl
 8014b3e:	4604      	mov	r4, r0
 8014b40:	4648      	mov	r0, r9
 8014b42:	f7ee ffab 	bl	8003a9c <__aeabi_fdiv>
 8014b46:	4601      	mov	r1, r0
 8014b48:	4620      	mov	r0, r4
 8014b4a:	f7ee fef3 	bl	8003934 <__aeabi_fmul>
 8014b4e:	f028 080f 	bic.w	r8, r8, #15
 8014b52:	4681      	mov	r9, r0
 8014b54:	4641      	mov	r1, r8
 8014b56:	4640      	mov	r0, r8
 8014b58:	f7ee feec 	bl	8003934 <__aeabi_fmul>
 8014b5c:	4601      	mov	r1, r0
 8014b5e:	4630      	mov	r0, r6
 8014b60:	f7ee fdde 	bl	8003720 <__aeabi_fsub>
 8014b64:	4641      	mov	r1, r8
 8014b66:	4604      	mov	r4, r0
 8014b68:	4638      	mov	r0, r7
 8014b6a:	f7ee fddb 	bl	8003724 <__addsf3>
 8014b6e:	4601      	mov	r1, r0
 8014b70:	4620      	mov	r0, r4
 8014b72:	f7ee ff93 	bl	8003a9c <__aeabi_fdiv>
 8014b76:	4601      	mov	r1, r0
 8014b78:	f7ee fdd4 	bl	8003724 <__addsf3>
 8014b7c:	4601      	mov	r1, r0
 8014b7e:	480c      	ldr	r0, [pc, #48]	; (8014bb0 <__ieee754_asinf+0x24c>)
 8014b80:	f7ee fdce 	bl	8003720 <__aeabi_fsub>
 8014b84:	4601      	mov	r1, r0
 8014b86:	4648      	mov	r0, r9
 8014b88:	f7ee fdca 	bl	8003720 <__aeabi_fsub>
 8014b8c:	4641      	mov	r1, r8
 8014b8e:	4604      	mov	r4, r0
 8014b90:	4640      	mov	r0, r8
 8014b92:	f7ee fdc7 	bl	8003724 <__addsf3>
 8014b96:	4601      	mov	r1, r0
 8014b98:	4813      	ldr	r0, [pc, #76]	; (8014be8 <__ieee754_asinf+0x284>)
 8014b9a:	f7ee fdc1 	bl	8003720 <__aeabi_fsub>
 8014b9e:	4601      	mov	r1, r0
 8014ba0:	4620      	mov	r0, r4
 8014ba2:	f7ee fdbd 	bl	8003720 <__aeabi_fsub>
 8014ba6:	4601      	mov	r1, r0
 8014ba8:	480f      	ldr	r0, [pc, #60]	; (8014be8 <__ieee754_asinf+0x284>)
 8014baa:	e7b9      	b.n	8014b20 <__ieee754_asinf+0x1bc>
 8014bac:	3fc90fdb 	.word	0x3fc90fdb
 8014bb0:	b33bbd2e 	.word	0xb33bbd2e
 8014bb4:	7149f2ca 	.word	0x7149f2ca
 8014bb8:	3811ef08 	.word	0x3811ef08
 8014bbc:	3a4f7f04 	.word	0x3a4f7f04
 8014bc0:	3d241146 	.word	0x3d241146
 8014bc4:	3e4e0aa8 	.word	0x3e4e0aa8
 8014bc8:	3ea6b090 	.word	0x3ea6b090
 8014bcc:	3e2aaaab 	.word	0x3e2aaaab
 8014bd0:	3d9dc62e 	.word	0x3d9dc62e
 8014bd4:	3f303361 	.word	0x3f303361
 8014bd8:	4001572d 	.word	0x4001572d
 8014bdc:	4019d139 	.word	0x4019d139
 8014be0:	3f799999 	.word	0x3f799999
 8014be4:	333bbd2e 	.word	0x333bbd2e
 8014be8:	3f490fdb 	.word	0x3f490fdb

08014bec <__ieee754_atan2f>:
 8014bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014bee:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8014bf2:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8014bf6:	4603      	mov	r3, r0
 8014bf8:	dc05      	bgt.n	8014c06 <__ieee754_atan2f+0x1a>
 8014bfa:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8014bfe:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8014c02:	4607      	mov	r7, r0
 8014c04:	dd04      	ble.n	8014c10 <__ieee754_atan2f+0x24>
 8014c06:	4618      	mov	r0, r3
 8014c08:	f7ee fd8c 	bl	8003724 <__addsf3>
 8014c0c:	4603      	mov	r3, r0
 8014c0e:	e011      	b.n	8014c34 <__ieee754_atan2f+0x48>
 8014c10:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8014c14:	d103      	bne.n	8014c1e <__ieee754_atan2f+0x32>
 8014c16:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8014c1a:	f000 bdc9 	b.w	80157b0 <atanf>
 8014c1e:	178c      	asrs	r4, r1, #30
 8014c20:	f004 0402 	and.w	r4, r4, #2
 8014c24:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8014c28:	b932      	cbnz	r2, 8014c38 <__ieee754_atan2f+0x4c>
 8014c2a:	2c02      	cmp	r4, #2
 8014c2c:	d04c      	beq.n	8014cc8 <__ieee754_atan2f+0xdc>
 8014c2e:	2c03      	cmp	r4, #3
 8014c30:	d100      	bne.n	8014c34 <__ieee754_atan2f+0x48>
 8014c32:	4b29      	ldr	r3, [pc, #164]	; (8014cd8 <__ieee754_atan2f+0xec>)
 8014c34:	4618      	mov	r0, r3
 8014c36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014c38:	b91e      	cbnz	r6, 8014c42 <__ieee754_atan2f+0x56>
 8014c3a:	2f00      	cmp	r7, #0
 8014c3c:	da4a      	bge.n	8014cd4 <__ieee754_atan2f+0xe8>
 8014c3e:	4b27      	ldr	r3, [pc, #156]	; (8014cdc <__ieee754_atan2f+0xf0>)
 8014c40:	e7f8      	b.n	8014c34 <__ieee754_atan2f+0x48>
 8014c42:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8014c46:	d10e      	bne.n	8014c66 <__ieee754_atan2f+0x7a>
 8014c48:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8014c4c:	f104 34ff 	add.w	r4, r4, #4294967295
 8014c50:	d105      	bne.n	8014c5e <__ieee754_atan2f+0x72>
 8014c52:	2c02      	cmp	r4, #2
 8014c54:	d83a      	bhi.n	8014ccc <__ieee754_atan2f+0xe0>
 8014c56:	4b22      	ldr	r3, [pc, #136]	; (8014ce0 <__ieee754_atan2f+0xf4>)
 8014c58:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8014c5c:	e7ea      	b.n	8014c34 <__ieee754_atan2f+0x48>
 8014c5e:	2c02      	cmp	r4, #2
 8014c60:	d836      	bhi.n	8014cd0 <__ieee754_atan2f+0xe4>
 8014c62:	4b20      	ldr	r3, [pc, #128]	; (8014ce4 <__ieee754_atan2f+0xf8>)
 8014c64:	e7f8      	b.n	8014c58 <__ieee754_atan2f+0x6c>
 8014c66:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8014c6a:	d0e6      	beq.n	8014c3a <__ieee754_atan2f+0x4e>
 8014c6c:	1b92      	subs	r2, r2, r6
 8014c6e:	f1b2 5ff4 	cmp.w	r2, #511705088	; 0x1e800000
 8014c72:	ea4f 50e2 	mov.w	r0, r2, asr #23
 8014c76:	da17      	bge.n	8014ca8 <__ieee754_atan2f+0xbc>
 8014c78:	2900      	cmp	r1, #0
 8014c7a:	da01      	bge.n	8014c80 <__ieee754_atan2f+0x94>
 8014c7c:	303c      	adds	r0, #60	; 0x3c
 8014c7e:	db15      	blt.n	8014cac <__ieee754_atan2f+0xc0>
 8014c80:	4618      	mov	r0, r3
 8014c82:	f7ee ff0b 	bl	8003a9c <__aeabi_fdiv>
 8014c86:	f000 fe9f 	bl	80159c8 <fabsf>
 8014c8a:	f000 fd91 	bl	80157b0 <atanf>
 8014c8e:	4603      	mov	r3, r0
 8014c90:	2c01      	cmp	r4, #1
 8014c92:	d00d      	beq.n	8014cb0 <__ieee754_atan2f+0xc4>
 8014c94:	2c02      	cmp	r4, #2
 8014c96:	d00e      	beq.n	8014cb6 <__ieee754_atan2f+0xca>
 8014c98:	2c00      	cmp	r4, #0
 8014c9a:	d0cb      	beq.n	8014c34 <__ieee754_atan2f+0x48>
 8014c9c:	4912      	ldr	r1, [pc, #72]	; (8014ce8 <__ieee754_atan2f+0xfc>)
 8014c9e:	4618      	mov	r0, r3
 8014ca0:	f7ee fd40 	bl	8003724 <__addsf3>
 8014ca4:	4911      	ldr	r1, [pc, #68]	; (8014cec <__ieee754_atan2f+0x100>)
 8014ca6:	e00c      	b.n	8014cc2 <__ieee754_atan2f+0xd6>
 8014ca8:	4b11      	ldr	r3, [pc, #68]	; (8014cf0 <__ieee754_atan2f+0x104>)
 8014caa:	e7f1      	b.n	8014c90 <__ieee754_atan2f+0xa4>
 8014cac:	2300      	movs	r3, #0
 8014cae:	e7ef      	b.n	8014c90 <__ieee754_atan2f+0xa4>
 8014cb0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014cb4:	e7be      	b.n	8014c34 <__ieee754_atan2f+0x48>
 8014cb6:	490c      	ldr	r1, [pc, #48]	; (8014ce8 <__ieee754_atan2f+0xfc>)
 8014cb8:	4618      	mov	r0, r3
 8014cba:	f7ee fd33 	bl	8003724 <__addsf3>
 8014cbe:	4601      	mov	r1, r0
 8014cc0:	480a      	ldr	r0, [pc, #40]	; (8014cec <__ieee754_atan2f+0x100>)
 8014cc2:	f7ee fd2d 	bl	8003720 <__aeabi_fsub>
 8014cc6:	e7a1      	b.n	8014c0c <__ieee754_atan2f+0x20>
 8014cc8:	4b08      	ldr	r3, [pc, #32]	; (8014cec <__ieee754_atan2f+0x100>)
 8014cca:	e7b3      	b.n	8014c34 <__ieee754_atan2f+0x48>
 8014ccc:	4b09      	ldr	r3, [pc, #36]	; (8014cf4 <__ieee754_atan2f+0x108>)
 8014cce:	e7b1      	b.n	8014c34 <__ieee754_atan2f+0x48>
 8014cd0:	2300      	movs	r3, #0
 8014cd2:	e7af      	b.n	8014c34 <__ieee754_atan2f+0x48>
 8014cd4:	4b06      	ldr	r3, [pc, #24]	; (8014cf0 <__ieee754_atan2f+0x104>)
 8014cd6:	e7ad      	b.n	8014c34 <__ieee754_atan2f+0x48>
 8014cd8:	c0490fdb 	.word	0xc0490fdb
 8014cdc:	bfc90fdb 	.word	0xbfc90fdb
 8014ce0:	080170a4 	.word	0x080170a4
 8014ce4:	080170b0 	.word	0x080170b0
 8014ce8:	33bbbd2e 	.word	0x33bbbd2e
 8014cec:	40490fdb 	.word	0x40490fdb
 8014cf0:	3fc90fdb 	.word	0x3fc90fdb
 8014cf4:	3f490fdb 	.word	0x3f490fdb

08014cf8 <__ieee754_rem_pio2f>:
 8014cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014cfc:	4aa0      	ldr	r2, [pc, #640]	; (8014f80 <__ieee754_rem_pio2f+0x288>)
 8014cfe:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8014d02:	4296      	cmp	r6, r2
 8014d04:	460c      	mov	r4, r1
 8014d06:	4682      	mov	sl, r0
 8014d08:	b087      	sub	sp, #28
 8014d0a:	dc04      	bgt.n	8014d16 <__ieee754_rem_pio2f+0x1e>
 8014d0c:	2300      	movs	r3, #0
 8014d0e:	6008      	str	r0, [r1, #0]
 8014d10:	604b      	str	r3, [r1, #4]
 8014d12:	2500      	movs	r5, #0
 8014d14:	e01a      	b.n	8014d4c <__ieee754_rem_pio2f+0x54>
 8014d16:	4a9b      	ldr	r2, [pc, #620]	; (8014f84 <__ieee754_rem_pio2f+0x28c>)
 8014d18:	4296      	cmp	r6, r2
 8014d1a:	dc4b      	bgt.n	8014db4 <__ieee754_rem_pio2f+0xbc>
 8014d1c:	2800      	cmp	r0, #0
 8014d1e:	499a      	ldr	r1, [pc, #616]	; (8014f88 <__ieee754_rem_pio2f+0x290>)
 8014d20:	4f9a      	ldr	r7, [pc, #616]	; (8014f8c <__ieee754_rem_pio2f+0x294>)
 8014d22:	f026 060f 	bic.w	r6, r6, #15
 8014d26:	dd23      	ble.n	8014d70 <__ieee754_rem_pio2f+0x78>
 8014d28:	f7ee fcfa 	bl	8003720 <__aeabi_fsub>
 8014d2c:	42be      	cmp	r6, r7
 8014d2e:	4605      	mov	r5, r0
 8014d30:	d010      	beq.n	8014d54 <__ieee754_rem_pio2f+0x5c>
 8014d32:	4997      	ldr	r1, [pc, #604]	; (8014f90 <__ieee754_rem_pio2f+0x298>)
 8014d34:	f7ee fcf4 	bl	8003720 <__aeabi_fsub>
 8014d38:	4601      	mov	r1, r0
 8014d3a:	6020      	str	r0, [r4, #0]
 8014d3c:	4628      	mov	r0, r5
 8014d3e:	f7ee fcef 	bl	8003720 <__aeabi_fsub>
 8014d42:	4993      	ldr	r1, [pc, #588]	; (8014f90 <__ieee754_rem_pio2f+0x298>)
 8014d44:	f7ee fcec 	bl	8003720 <__aeabi_fsub>
 8014d48:	2501      	movs	r5, #1
 8014d4a:	6060      	str	r0, [r4, #4]
 8014d4c:	4628      	mov	r0, r5
 8014d4e:	b007      	add	sp, #28
 8014d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d54:	498f      	ldr	r1, [pc, #572]	; (8014f94 <__ieee754_rem_pio2f+0x29c>)
 8014d56:	f7ee fce3 	bl	8003720 <__aeabi_fsub>
 8014d5a:	498f      	ldr	r1, [pc, #572]	; (8014f98 <__ieee754_rem_pio2f+0x2a0>)
 8014d5c:	4605      	mov	r5, r0
 8014d5e:	f7ee fcdf 	bl	8003720 <__aeabi_fsub>
 8014d62:	4601      	mov	r1, r0
 8014d64:	6020      	str	r0, [r4, #0]
 8014d66:	4628      	mov	r0, r5
 8014d68:	f7ee fcda 	bl	8003720 <__aeabi_fsub>
 8014d6c:	498a      	ldr	r1, [pc, #552]	; (8014f98 <__ieee754_rem_pio2f+0x2a0>)
 8014d6e:	e7e9      	b.n	8014d44 <__ieee754_rem_pio2f+0x4c>
 8014d70:	f7ee fcd8 	bl	8003724 <__addsf3>
 8014d74:	42be      	cmp	r6, r7
 8014d76:	4605      	mov	r5, r0
 8014d78:	d00e      	beq.n	8014d98 <__ieee754_rem_pio2f+0xa0>
 8014d7a:	4985      	ldr	r1, [pc, #532]	; (8014f90 <__ieee754_rem_pio2f+0x298>)
 8014d7c:	f7ee fcd2 	bl	8003724 <__addsf3>
 8014d80:	4601      	mov	r1, r0
 8014d82:	6020      	str	r0, [r4, #0]
 8014d84:	4628      	mov	r0, r5
 8014d86:	f7ee fccb 	bl	8003720 <__aeabi_fsub>
 8014d8a:	4981      	ldr	r1, [pc, #516]	; (8014f90 <__ieee754_rem_pio2f+0x298>)
 8014d8c:	f7ee fcca 	bl	8003724 <__addsf3>
 8014d90:	f04f 35ff 	mov.w	r5, #4294967295
 8014d94:	6060      	str	r0, [r4, #4]
 8014d96:	e7d9      	b.n	8014d4c <__ieee754_rem_pio2f+0x54>
 8014d98:	497e      	ldr	r1, [pc, #504]	; (8014f94 <__ieee754_rem_pio2f+0x29c>)
 8014d9a:	f7ee fcc3 	bl	8003724 <__addsf3>
 8014d9e:	497e      	ldr	r1, [pc, #504]	; (8014f98 <__ieee754_rem_pio2f+0x2a0>)
 8014da0:	4605      	mov	r5, r0
 8014da2:	f7ee fcbf 	bl	8003724 <__addsf3>
 8014da6:	4601      	mov	r1, r0
 8014da8:	6020      	str	r0, [r4, #0]
 8014daa:	4628      	mov	r0, r5
 8014dac:	f7ee fcb8 	bl	8003720 <__aeabi_fsub>
 8014db0:	4979      	ldr	r1, [pc, #484]	; (8014f98 <__ieee754_rem_pio2f+0x2a0>)
 8014db2:	e7eb      	b.n	8014d8c <__ieee754_rem_pio2f+0x94>
 8014db4:	4a79      	ldr	r2, [pc, #484]	; (8014f9c <__ieee754_rem_pio2f+0x2a4>)
 8014db6:	4296      	cmp	r6, r2
 8014db8:	f300 8091 	bgt.w	8014ede <__ieee754_rem_pio2f+0x1e6>
 8014dbc:	f000 fe04 	bl	80159c8 <fabsf>
 8014dc0:	4977      	ldr	r1, [pc, #476]	; (8014fa0 <__ieee754_rem_pio2f+0x2a8>)
 8014dc2:	4607      	mov	r7, r0
 8014dc4:	f7ee fdb6 	bl	8003934 <__aeabi_fmul>
 8014dc8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8014dcc:	f7ee fcaa 	bl	8003724 <__addsf3>
 8014dd0:	f7ee ff8c 	bl	8003cec <__aeabi_f2iz>
 8014dd4:	4605      	mov	r5, r0
 8014dd6:	f7ee fd59 	bl	800388c <__aeabi_i2f>
 8014dda:	496b      	ldr	r1, [pc, #428]	; (8014f88 <__ieee754_rem_pio2f+0x290>)
 8014ddc:	4681      	mov	r9, r0
 8014dde:	f7ee fda9 	bl	8003934 <__aeabi_fmul>
 8014de2:	4601      	mov	r1, r0
 8014de4:	4638      	mov	r0, r7
 8014de6:	f7ee fc9b 	bl	8003720 <__aeabi_fsub>
 8014dea:	4969      	ldr	r1, [pc, #420]	; (8014f90 <__ieee754_rem_pio2f+0x298>)
 8014dec:	4680      	mov	r8, r0
 8014dee:	4648      	mov	r0, r9
 8014df0:	f7ee fda0 	bl	8003934 <__aeabi_fmul>
 8014df4:	2d1f      	cmp	r5, #31
 8014df6:	4607      	mov	r7, r0
 8014df8:	dc0c      	bgt.n	8014e14 <__ieee754_rem_pio2f+0x11c>
 8014dfa:	4a6a      	ldr	r2, [pc, #424]	; (8014fa4 <__ieee754_rem_pio2f+0x2ac>)
 8014dfc:	1e69      	subs	r1, r5, #1
 8014dfe:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8014e02:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 8014e06:	4293      	cmp	r3, r2
 8014e08:	d004      	beq.n	8014e14 <__ieee754_rem_pio2f+0x11c>
 8014e0a:	4639      	mov	r1, r7
 8014e0c:	4640      	mov	r0, r8
 8014e0e:	f7ee fc87 	bl	8003720 <__aeabi_fsub>
 8014e12:	e00b      	b.n	8014e2c <__ieee754_rem_pio2f+0x134>
 8014e14:	4639      	mov	r1, r7
 8014e16:	4640      	mov	r0, r8
 8014e18:	f7ee fc82 	bl	8003720 <__aeabi_fsub>
 8014e1c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8014e20:	ea4f 5be6 	mov.w	fp, r6, asr #23
 8014e24:	ebc3 56d6 	rsb	r6, r3, r6, lsr #23
 8014e28:	2e08      	cmp	r6, #8
 8014e2a:	dc01      	bgt.n	8014e30 <__ieee754_rem_pio2f+0x138>
 8014e2c:	6020      	str	r0, [r4, #0]
 8014e2e:	e026      	b.n	8014e7e <__ieee754_rem_pio2f+0x186>
 8014e30:	4958      	ldr	r1, [pc, #352]	; (8014f94 <__ieee754_rem_pio2f+0x29c>)
 8014e32:	4648      	mov	r0, r9
 8014e34:	f7ee fd7e 	bl	8003934 <__aeabi_fmul>
 8014e38:	4607      	mov	r7, r0
 8014e3a:	4601      	mov	r1, r0
 8014e3c:	4640      	mov	r0, r8
 8014e3e:	f7ee fc6f 	bl	8003720 <__aeabi_fsub>
 8014e42:	4601      	mov	r1, r0
 8014e44:	4606      	mov	r6, r0
 8014e46:	4640      	mov	r0, r8
 8014e48:	f7ee fc6a 	bl	8003720 <__aeabi_fsub>
 8014e4c:	4639      	mov	r1, r7
 8014e4e:	f7ee fc67 	bl	8003720 <__aeabi_fsub>
 8014e52:	4607      	mov	r7, r0
 8014e54:	4950      	ldr	r1, [pc, #320]	; (8014f98 <__ieee754_rem_pio2f+0x2a0>)
 8014e56:	4648      	mov	r0, r9
 8014e58:	f7ee fd6c 	bl	8003934 <__aeabi_fmul>
 8014e5c:	4639      	mov	r1, r7
 8014e5e:	f7ee fc5f 	bl	8003720 <__aeabi_fsub>
 8014e62:	4601      	mov	r1, r0
 8014e64:	4607      	mov	r7, r0
 8014e66:	4630      	mov	r0, r6
 8014e68:	f7ee fc5a 	bl	8003720 <__aeabi_fsub>
 8014e6c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8014e70:	ebab 0b03 	sub.w	fp, fp, r3
 8014e74:	f1bb 0f19 	cmp.w	fp, #25
 8014e78:	dc16      	bgt.n	8014ea8 <__ieee754_rem_pio2f+0x1b0>
 8014e7a:	46b0      	mov	r8, r6
 8014e7c:	6020      	str	r0, [r4, #0]
 8014e7e:	6826      	ldr	r6, [r4, #0]
 8014e80:	4640      	mov	r0, r8
 8014e82:	4631      	mov	r1, r6
 8014e84:	f7ee fc4c 	bl	8003720 <__aeabi_fsub>
 8014e88:	4639      	mov	r1, r7
 8014e8a:	f7ee fc49 	bl	8003720 <__aeabi_fsub>
 8014e8e:	f1ba 0f00 	cmp.w	sl, #0
 8014e92:	6060      	str	r0, [r4, #4]
 8014e94:	f6bf af5a 	bge.w	8014d4c <__ieee754_rem_pio2f+0x54>
 8014e98:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8014e9c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8014ea0:	6026      	str	r6, [r4, #0]
 8014ea2:	6060      	str	r0, [r4, #4]
 8014ea4:	426d      	negs	r5, r5
 8014ea6:	e751      	b.n	8014d4c <__ieee754_rem_pio2f+0x54>
 8014ea8:	493f      	ldr	r1, [pc, #252]	; (8014fa8 <__ieee754_rem_pio2f+0x2b0>)
 8014eaa:	4648      	mov	r0, r9
 8014eac:	f7ee fd42 	bl	8003934 <__aeabi_fmul>
 8014eb0:	4607      	mov	r7, r0
 8014eb2:	4601      	mov	r1, r0
 8014eb4:	4630      	mov	r0, r6
 8014eb6:	f7ee fc33 	bl	8003720 <__aeabi_fsub>
 8014eba:	4601      	mov	r1, r0
 8014ebc:	4680      	mov	r8, r0
 8014ebe:	4630      	mov	r0, r6
 8014ec0:	f7ee fc2e 	bl	8003720 <__aeabi_fsub>
 8014ec4:	4639      	mov	r1, r7
 8014ec6:	f7ee fc2b 	bl	8003720 <__aeabi_fsub>
 8014eca:	4606      	mov	r6, r0
 8014ecc:	4937      	ldr	r1, [pc, #220]	; (8014fac <__ieee754_rem_pio2f+0x2b4>)
 8014ece:	4648      	mov	r0, r9
 8014ed0:	f7ee fd30 	bl	8003934 <__aeabi_fmul>
 8014ed4:	4631      	mov	r1, r6
 8014ed6:	f7ee fc23 	bl	8003720 <__aeabi_fsub>
 8014eda:	4607      	mov	r7, r0
 8014edc:	e795      	b.n	8014e0a <__ieee754_rem_pio2f+0x112>
 8014ede:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8014ee2:	db05      	blt.n	8014ef0 <__ieee754_rem_pio2f+0x1f8>
 8014ee4:	4601      	mov	r1, r0
 8014ee6:	f7ee fc1b 	bl	8003720 <__aeabi_fsub>
 8014eea:	6060      	str	r0, [r4, #4]
 8014eec:	6020      	str	r0, [r4, #0]
 8014eee:	e710      	b.n	8014d12 <__ieee754_rem_pio2f+0x1a>
 8014ef0:	15f7      	asrs	r7, r6, #23
 8014ef2:	3f86      	subs	r7, #134	; 0x86
 8014ef4:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 8014ef8:	4630      	mov	r0, r6
 8014efa:	f7ee fef7 	bl	8003cec <__aeabi_f2iz>
 8014efe:	f7ee fcc5 	bl	800388c <__aeabi_i2f>
 8014f02:	4601      	mov	r1, r0
 8014f04:	9003      	str	r0, [sp, #12]
 8014f06:	4630      	mov	r0, r6
 8014f08:	f7ee fc0a 	bl	8003720 <__aeabi_fsub>
 8014f0c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8014f10:	f7ee fd10 	bl	8003934 <__aeabi_fmul>
 8014f14:	4606      	mov	r6, r0
 8014f16:	f7ee fee9 	bl	8003cec <__aeabi_f2iz>
 8014f1a:	f7ee fcb7 	bl	800388c <__aeabi_i2f>
 8014f1e:	4601      	mov	r1, r0
 8014f20:	9004      	str	r0, [sp, #16]
 8014f22:	4605      	mov	r5, r0
 8014f24:	4630      	mov	r0, r6
 8014f26:	f7ee fbfb 	bl	8003720 <__aeabi_fsub>
 8014f2a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8014f2e:	f7ee fd01 	bl	8003934 <__aeabi_fmul>
 8014f32:	2100      	movs	r1, #0
 8014f34:	9005      	str	r0, [sp, #20]
 8014f36:	f7ee fe91 	bl	8003c5c <__aeabi_fcmpeq>
 8014f3a:	b1f0      	cbz	r0, 8014f7a <__ieee754_rem_pio2f+0x282>
 8014f3c:	2100      	movs	r1, #0
 8014f3e:	4628      	mov	r0, r5
 8014f40:	f7ee fe8c 	bl	8003c5c <__aeabi_fcmpeq>
 8014f44:	2800      	cmp	r0, #0
 8014f46:	bf14      	ite	ne
 8014f48:	2301      	movne	r3, #1
 8014f4a:	2302      	moveq	r3, #2
 8014f4c:	4a18      	ldr	r2, [pc, #96]	; (8014fb0 <__ieee754_rem_pio2f+0x2b8>)
 8014f4e:	4621      	mov	r1, r4
 8014f50:	9201      	str	r2, [sp, #4]
 8014f52:	2202      	movs	r2, #2
 8014f54:	a803      	add	r0, sp, #12
 8014f56:	9200      	str	r2, [sp, #0]
 8014f58:	463a      	mov	r2, r7
 8014f5a:	f000 f8fd 	bl	8015158 <__kernel_rem_pio2f>
 8014f5e:	f1ba 0f00 	cmp.w	sl, #0
 8014f62:	4605      	mov	r5, r0
 8014f64:	f6bf aef2 	bge.w	8014d4c <__ieee754_rem_pio2f+0x54>
 8014f68:	6823      	ldr	r3, [r4, #0]
 8014f6a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014f6e:	6023      	str	r3, [r4, #0]
 8014f70:	6863      	ldr	r3, [r4, #4]
 8014f72:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014f76:	6063      	str	r3, [r4, #4]
 8014f78:	e794      	b.n	8014ea4 <__ieee754_rem_pio2f+0x1ac>
 8014f7a:	2303      	movs	r3, #3
 8014f7c:	e7e6      	b.n	8014f4c <__ieee754_rem_pio2f+0x254>
 8014f7e:	bf00      	nop
 8014f80:	3f490fd8 	.word	0x3f490fd8
 8014f84:	4016cbe3 	.word	0x4016cbe3
 8014f88:	3fc90f80 	.word	0x3fc90f80
 8014f8c:	3fc90fd0 	.word	0x3fc90fd0
 8014f90:	37354443 	.word	0x37354443
 8014f94:	37354400 	.word	0x37354400
 8014f98:	2e85a308 	.word	0x2e85a308
 8014f9c:	43490f80 	.word	0x43490f80
 8014fa0:	3f22f984 	.word	0x3f22f984
 8014fa4:	080170bc 	.word	0x080170bc
 8014fa8:	2e85a300 	.word	0x2e85a300
 8014fac:	248d3132 	.word	0x248d3132
 8014fb0:	0801713c 	.word	0x0801713c

08014fb4 <__ieee754_sqrtf>:
 8014fb4:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8014fb8:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8014fbc:	b570      	push	{r4, r5, r6, lr}
 8014fbe:	4603      	mov	r3, r0
 8014fc0:	4604      	mov	r4, r0
 8014fc2:	d309      	bcc.n	8014fd8 <__ieee754_sqrtf+0x24>
 8014fc4:	4601      	mov	r1, r0
 8014fc6:	f7ee fcb5 	bl	8003934 <__aeabi_fmul>
 8014fca:	4601      	mov	r1, r0
 8014fcc:	4620      	mov	r0, r4
 8014fce:	f7ee fba9 	bl	8003724 <__addsf3>
 8014fd2:	4604      	mov	r4, r0
 8014fd4:	4620      	mov	r0, r4
 8014fd6:	bd70      	pop	{r4, r5, r6, pc}
 8014fd8:	2a00      	cmp	r2, #0
 8014fda:	d0fb      	beq.n	8014fd4 <__ieee754_sqrtf+0x20>
 8014fdc:	2800      	cmp	r0, #0
 8014fde:	da06      	bge.n	8014fee <__ieee754_sqrtf+0x3a>
 8014fe0:	4601      	mov	r1, r0
 8014fe2:	f7ee fb9d 	bl	8003720 <__aeabi_fsub>
 8014fe6:	4601      	mov	r1, r0
 8014fe8:	f7ee fd58 	bl	8003a9c <__aeabi_fdiv>
 8014fec:	e7f1      	b.n	8014fd2 <__ieee754_sqrtf+0x1e>
 8014fee:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 8014ff2:	ea4f 51e0 	mov.w	r1, r0, asr #23
 8014ff6:	d029      	beq.n	801504c <__ieee754_sqrtf+0x98>
 8014ff8:	f3c3 0216 	ubfx	r2, r3, #0, #23
 8014ffc:	07cb      	lsls	r3, r1, #31
 8014ffe:	f04f 0300 	mov.w	r3, #0
 8015002:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 8015006:	f04f 0419 	mov.w	r4, #25
 801500a:	461e      	mov	r6, r3
 801500c:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8015010:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8015014:	bf58      	it	pl
 8015016:	0052      	lslpl	r2, r2, #1
 8015018:	1040      	asrs	r0, r0, #1
 801501a:	0052      	lsls	r2, r2, #1
 801501c:	1875      	adds	r5, r6, r1
 801501e:	4295      	cmp	r5, r2
 8015020:	bfde      	ittt	le
 8015022:	186e      	addle	r6, r5, r1
 8015024:	1b52      	suble	r2, r2, r5
 8015026:	185b      	addle	r3, r3, r1
 8015028:	3c01      	subs	r4, #1
 801502a:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801502e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8015032:	d1f3      	bne.n	801501c <__ieee754_sqrtf+0x68>
 8015034:	b112      	cbz	r2, 801503c <__ieee754_sqrtf+0x88>
 8015036:	3301      	adds	r3, #1
 8015038:	f023 0301 	bic.w	r3, r3, #1
 801503c:	105c      	asrs	r4, r3, #1
 801503e:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8015042:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 8015046:	e7c5      	b.n	8014fd4 <__ieee754_sqrtf+0x20>
 8015048:	005b      	lsls	r3, r3, #1
 801504a:	3201      	adds	r2, #1
 801504c:	0218      	lsls	r0, r3, #8
 801504e:	d5fb      	bpl.n	8015048 <__ieee754_sqrtf+0x94>
 8015050:	3a01      	subs	r2, #1
 8015052:	1a89      	subs	r1, r1, r2
 8015054:	e7d0      	b.n	8014ff8 <__ieee754_sqrtf+0x44>
	...

08015058 <__kernel_cosf>:
 8015058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801505c:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 8015060:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8015064:	4606      	mov	r6, r0
 8015066:	4688      	mov	r8, r1
 8015068:	da03      	bge.n	8015072 <__kernel_cosf+0x1a>
 801506a:	f7ee fe3f 	bl	8003cec <__aeabi_f2iz>
 801506e:	2800      	cmp	r0, #0
 8015070:	d05c      	beq.n	801512c <__kernel_cosf+0xd4>
 8015072:	4631      	mov	r1, r6
 8015074:	4630      	mov	r0, r6
 8015076:	f7ee fc5d 	bl	8003934 <__aeabi_fmul>
 801507a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 801507e:	4605      	mov	r5, r0
 8015080:	f7ee fc58 	bl	8003934 <__aeabi_fmul>
 8015084:	492b      	ldr	r1, [pc, #172]	; (8015134 <__kernel_cosf+0xdc>)
 8015086:	4607      	mov	r7, r0
 8015088:	4628      	mov	r0, r5
 801508a:	f7ee fc53 	bl	8003934 <__aeabi_fmul>
 801508e:	492a      	ldr	r1, [pc, #168]	; (8015138 <__kernel_cosf+0xe0>)
 8015090:	f7ee fb48 	bl	8003724 <__addsf3>
 8015094:	4629      	mov	r1, r5
 8015096:	f7ee fc4d 	bl	8003934 <__aeabi_fmul>
 801509a:	4928      	ldr	r1, [pc, #160]	; (801513c <__kernel_cosf+0xe4>)
 801509c:	f7ee fb40 	bl	8003720 <__aeabi_fsub>
 80150a0:	4629      	mov	r1, r5
 80150a2:	f7ee fc47 	bl	8003934 <__aeabi_fmul>
 80150a6:	4926      	ldr	r1, [pc, #152]	; (8015140 <__kernel_cosf+0xe8>)
 80150a8:	f7ee fb3c 	bl	8003724 <__addsf3>
 80150ac:	4629      	mov	r1, r5
 80150ae:	f7ee fc41 	bl	8003934 <__aeabi_fmul>
 80150b2:	4924      	ldr	r1, [pc, #144]	; (8015144 <__kernel_cosf+0xec>)
 80150b4:	f7ee fb34 	bl	8003720 <__aeabi_fsub>
 80150b8:	4629      	mov	r1, r5
 80150ba:	f7ee fc3b 	bl	8003934 <__aeabi_fmul>
 80150be:	4922      	ldr	r1, [pc, #136]	; (8015148 <__kernel_cosf+0xf0>)
 80150c0:	f7ee fb30 	bl	8003724 <__addsf3>
 80150c4:	4629      	mov	r1, r5
 80150c6:	f7ee fc35 	bl	8003934 <__aeabi_fmul>
 80150ca:	4629      	mov	r1, r5
 80150cc:	f7ee fc32 	bl	8003934 <__aeabi_fmul>
 80150d0:	4641      	mov	r1, r8
 80150d2:	4605      	mov	r5, r0
 80150d4:	4630      	mov	r0, r6
 80150d6:	f7ee fc2d 	bl	8003934 <__aeabi_fmul>
 80150da:	4601      	mov	r1, r0
 80150dc:	4628      	mov	r0, r5
 80150de:	f7ee fb1f 	bl	8003720 <__aeabi_fsub>
 80150e2:	4b1a      	ldr	r3, [pc, #104]	; (801514c <__kernel_cosf+0xf4>)
 80150e4:	4605      	mov	r5, r0
 80150e6:	429c      	cmp	r4, r3
 80150e8:	dc0a      	bgt.n	8015100 <__kernel_cosf+0xa8>
 80150ea:	4601      	mov	r1, r0
 80150ec:	4638      	mov	r0, r7
 80150ee:	f7ee fb17 	bl	8003720 <__aeabi_fsub>
 80150f2:	4601      	mov	r1, r0
 80150f4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80150f8:	f7ee fb12 	bl	8003720 <__aeabi_fsub>
 80150fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015100:	4b13      	ldr	r3, [pc, #76]	; (8015150 <__kernel_cosf+0xf8>)
 8015102:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8015106:	429c      	cmp	r4, r3
 8015108:	bfcc      	ite	gt
 801510a:	4c12      	ldrgt	r4, [pc, #72]	; (8015154 <__kernel_cosf+0xfc>)
 801510c:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 8015110:	4621      	mov	r1, r4
 8015112:	f7ee fb05 	bl	8003720 <__aeabi_fsub>
 8015116:	4621      	mov	r1, r4
 8015118:	4606      	mov	r6, r0
 801511a:	4638      	mov	r0, r7
 801511c:	f7ee fb00 	bl	8003720 <__aeabi_fsub>
 8015120:	4629      	mov	r1, r5
 8015122:	f7ee fafd 	bl	8003720 <__aeabi_fsub>
 8015126:	4601      	mov	r1, r0
 8015128:	4630      	mov	r0, r6
 801512a:	e7e5      	b.n	80150f8 <__kernel_cosf+0xa0>
 801512c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8015130:	e7e4      	b.n	80150fc <__kernel_cosf+0xa4>
 8015132:	bf00      	nop
 8015134:	ad47d74e 	.word	0xad47d74e
 8015138:	310f74f6 	.word	0x310f74f6
 801513c:	3493f27c 	.word	0x3493f27c
 8015140:	37d00d01 	.word	0x37d00d01
 8015144:	3ab60b61 	.word	0x3ab60b61
 8015148:	3d2aaaab 	.word	0x3d2aaaab
 801514c:	3e999999 	.word	0x3e999999
 8015150:	3f480000 	.word	0x3f480000
 8015154:	3e900000 	.word	0x3e900000

08015158 <__kernel_rem_pio2f>:
 8015158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801515c:	b0db      	sub	sp, #364	; 0x16c
 801515e:	9202      	str	r2, [sp, #8]
 8015160:	9304      	str	r3, [sp, #16]
 8015162:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8015164:	4bc5      	ldr	r3, [pc, #788]	; (801547c <__kernel_rem_pio2f+0x324>)
 8015166:	9005      	str	r0, [sp, #20]
 8015168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801516c:	9100      	str	r1, [sp, #0]
 801516e:	9301      	str	r3, [sp, #4]
 8015170:	9b04      	ldr	r3, [sp, #16]
 8015172:	3b01      	subs	r3, #1
 8015174:	9303      	str	r3, [sp, #12]
 8015176:	9b02      	ldr	r3, [sp, #8]
 8015178:	1d1a      	adds	r2, r3, #4
 801517a:	f2c0 809b 	blt.w	80152b4 <__kernel_rem_pio2f+0x15c>
 801517e:	1edc      	subs	r4, r3, #3
 8015180:	bf48      	it	mi
 8015182:	1d1c      	addmi	r4, r3, #4
 8015184:	10e4      	asrs	r4, r4, #3
 8015186:	2500      	movs	r5, #0
 8015188:	f04f 0a00 	mov.w	sl, #0
 801518c:	1c67      	adds	r7, r4, #1
 801518e:	00fb      	lsls	r3, r7, #3
 8015190:	9306      	str	r3, [sp, #24]
 8015192:	9b02      	ldr	r3, [sp, #8]
 8015194:	9a03      	ldr	r2, [sp, #12]
 8015196:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 801519a:	9b01      	ldr	r3, [sp, #4]
 801519c:	1aa6      	subs	r6, r4, r2
 801519e:	eb03 0802 	add.w	r8, r3, r2
 80151a2:	9b65      	ldr	r3, [sp, #404]	; 0x194
 80151a4:	f10d 0b78 	add.w	fp, sp, #120	; 0x78
 80151a8:	eb03 0986 	add.w	r9, r3, r6, lsl #2
 80151ac:	4545      	cmp	r5, r8
 80151ae:	f340 8083 	ble.w	80152b8 <__kernel_rem_pio2f+0x160>
 80151b2:	f04f 0800 	mov.w	r8, #0
 80151b6:	f04f 0b00 	mov.w	fp, #0
 80151ba:	9b04      	ldr	r3, [sp, #16]
 80151bc:	aa1e      	add	r2, sp, #120	; 0x78
 80151be:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80151c2:	ab46      	add	r3, sp, #280	; 0x118
 80151c4:	9a01      	ldr	r2, [sp, #4]
 80151c6:	4590      	cmp	r8, r2
 80151c8:	f340 809c 	ble.w	8015304 <__kernel_rem_pio2f+0x1ac>
 80151cc:	4613      	mov	r3, r2
 80151ce:	aa0a      	add	r2, sp, #40	; 0x28
 80151d0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80151d4:	9308      	str	r3, [sp, #32]
 80151d6:	9b65      	ldr	r3, [sp, #404]	; 0x194
 80151d8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80151dc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80151e0:	9307      	str	r3, [sp, #28]
 80151e2:	ad0a      	add	r5, sp, #40	; 0x28
 80151e4:	462e      	mov	r6, r5
 80151e6:	46c3      	mov	fp, r8
 80151e8:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 80151ec:	ab5a      	add	r3, sp, #360	; 0x168
 80151ee:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 80151f2:	f853 4c50 	ldr.w	r4, [r3, #-80]
 80151f6:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 80151fa:	f1bb 0f00 	cmp.w	fp, #0
 80151fe:	f300 8086 	bgt.w	801530e <__kernel_rem_pio2f+0x1b6>
 8015202:	4639      	mov	r1, r7
 8015204:	4620      	mov	r0, r4
 8015206:	f000 fc25 	bl	8015a54 <scalbnf>
 801520a:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 801520e:	4604      	mov	r4, r0
 8015210:	f7ee fb90 	bl	8003934 <__aeabi_fmul>
 8015214:	f000 fbdc 	bl	80159d0 <floorf>
 8015218:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 801521c:	f7ee fb8a 	bl	8003934 <__aeabi_fmul>
 8015220:	4601      	mov	r1, r0
 8015222:	4620      	mov	r0, r4
 8015224:	f7ee fa7c 	bl	8003720 <__aeabi_fsub>
 8015228:	4604      	mov	r4, r0
 801522a:	f7ee fd5f 	bl	8003cec <__aeabi_f2iz>
 801522e:	4606      	mov	r6, r0
 8015230:	f7ee fb2c 	bl	800388c <__aeabi_i2f>
 8015234:	4601      	mov	r1, r0
 8015236:	4620      	mov	r0, r4
 8015238:	f7ee fa72 	bl	8003720 <__aeabi_fsub>
 801523c:	2f00      	cmp	r7, #0
 801523e:	4681      	mov	r9, r0
 8015240:	f340 8084 	ble.w	801534c <__kernel_rem_pio2f+0x1f4>
 8015244:	f108 32ff 	add.w	r2, r8, #4294967295
 8015248:	ab0a      	add	r3, sp, #40	; 0x28
 801524a:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 801524e:	f1c7 0108 	rsb	r1, r7, #8
 8015252:	fa44 f301 	asr.w	r3, r4, r1
 8015256:	441e      	add	r6, r3
 8015258:	408b      	lsls	r3, r1
 801525a:	1ae4      	subs	r4, r4, r3
 801525c:	f1c7 0007 	rsb	r0, r7, #7
 8015260:	ab0a      	add	r3, sp, #40	; 0x28
 8015262:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015266:	4104      	asrs	r4, r0
 8015268:	2c00      	cmp	r4, #0
 801526a:	dd7e      	ble.n	801536a <__kernel_rem_pio2f+0x212>
 801526c:	2200      	movs	r2, #0
 801526e:	4692      	mov	sl, r2
 8015270:	3601      	adds	r6, #1
 8015272:	4590      	cmp	r8, r2
 8015274:	f300 80b0 	bgt.w	80153d8 <__kernel_rem_pio2f+0x280>
 8015278:	2f00      	cmp	r7, #0
 801527a:	dd05      	ble.n	8015288 <__kernel_rem_pio2f+0x130>
 801527c:	2f01      	cmp	r7, #1
 801527e:	f000 80bd 	beq.w	80153fc <__kernel_rem_pio2f+0x2a4>
 8015282:	2f02      	cmp	r7, #2
 8015284:	f000 80c5 	beq.w	8015412 <__kernel_rem_pio2f+0x2ba>
 8015288:	2c02      	cmp	r4, #2
 801528a:	d16e      	bne.n	801536a <__kernel_rem_pio2f+0x212>
 801528c:	4649      	mov	r1, r9
 801528e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8015292:	f7ee fa45 	bl	8003720 <__aeabi_fsub>
 8015296:	4681      	mov	r9, r0
 8015298:	f1ba 0f00 	cmp.w	sl, #0
 801529c:	d065      	beq.n	801536a <__kernel_rem_pio2f+0x212>
 801529e:	4639      	mov	r1, r7
 80152a0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80152a4:	f000 fbd6 	bl	8015a54 <scalbnf>
 80152a8:	4601      	mov	r1, r0
 80152aa:	4648      	mov	r0, r9
 80152ac:	f7ee fa38 	bl	8003720 <__aeabi_fsub>
 80152b0:	4681      	mov	r9, r0
 80152b2:	e05a      	b.n	801536a <__kernel_rem_pio2f+0x212>
 80152b4:	2400      	movs	r4, #0
 80152b6:	e766      	b.n	8015186 <__kernel_rem_pio2f+0x2e>
 80152b8:	42ee      	cmn	r6, r5
 80152ba:	d407      	bmi.n	80152cc <__kernel_rem_pio2f+0x174>
 80152bc:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80152c0:	f7ee fae4 	bl	800388c <__aeabi_i2f>
 80152c4:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 80152c8:	3501      	adds	r5, #1
 80152ca:	e76f      	b.n	80151ac <__kernel_rem_pio2f+0x54>
 80152cc:	4650      	mov	r0, sl
 80152ce:	e7f9      	b.n	80152c4 <__kernel_rem_pio2f+0x16c>
 80152d0:	9b05      	ldr	r3, [sp, #20]
 80152d2:	f8da 1000 	ldr.w	r1, [sl]
 80152d6:	f853 0029 	ldr.w	r0, [r3, r9, lsl #2]
 80152da:	f7ee fb2b 	bl	8003934 <__aeabi_fmul>
 80152de:	4601      	mov	r1, r0
 80152e0:	4630      	mov	r0, r6
 80152e2:	f7ee fa1f 	bl	8003724 <__addsf3>
 80152e6:	4606      	mov	r6, r0
 80152e8:	f109 0901 	add.w	r9, r9, #1
 80152ec:	ab46      	add	r3, sp, #280	; 0x118
 80152ee:	9a03      	ldr	r2, [sp, #12]
 80152f0:	f1aa 0a04 	sub.w	sl, sl, #4
 80152f4:	4591      	cmp	r9, r2
 80152f6:	ddeb      	ble.n	80152d0 <__kernel_rem_pio2f+0x178>
 80152f8:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 80152fc:	3504      	adds	r5, #4
 80152fe:	f108 0801 	add.w	r8, r8, #1
 8015302:	e75f      	b.n	80151c4 <__kernel_rem_pio2f+0x6c>
 8015304:	46aa      	mov	sl, r5
 8015306:	465e      	mov	r6, fp
 8015308:	f04f 0900 	mov.w	r9, #0
 801530c:	e7ef      	b.n	80152ee <__kernel_rem_pio2f+0x196>
 801530e:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8015312:	4620      	mov	r0, r4
 8015314:	f7ee fb0e 	bl	8003934 <__aeabi_fmul>
 8015318:	f7ee fce8 	bl	8003cec <__aeabi_f2iz>
 801531c:	f7ee fab6 	bl	800388c <__aeabi_i2f>
 8015320:	4649      	mov	r1, r9
 8015322:	9009      	str	r0, [sp, #36]	; 0x24
 8015324:	f7ee fb06 	bl	8003934 <__aeabi_fmul>
 8015328:	4601      	mov	r1, r0
 801532a:	4620      	mov	r0, r4
 801532c:	f7ee f9f8 	bl	8003720 <__aeabi_fsub>
 8015330:	f7ee fcdc 	bl	8003cec <__aeabi_f2iz>
 8015334:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015336:	f10b 3bff 	add.w	fp, fp, #4294967295
 801533a:	f846 0b04 	str.w	r0, [r6], #4
 801533e:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 8015342:	4618      	mov	r0, r3
 8015344:	f7ee f9ee 	bl	8003724 <__addsf3>
 8015348:	4604      	mov	r4, r0
 801534a:	e756      	b.n	80151fa <__kernel_rem_pio2f+0xa2>
 801534c:	d106      	bne.n	801535c <__kernel_rem_pio2f+0x204>
 801534e:	f108 33ff 	add.w	r3, r8, #4294967295
 8015352:	aa0a      	add	r2, sp, #40	; 0x28
 8015354:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015358:	1224      	asrs	r4, r4, #8
 801535a:	e785      	b.n	8015268 <__kernel_rem_pio2f+0x110>
 801535c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8015360:	f7ee fc9a 	bl	8003c98 <__aeabi_fcmpge>
 8015364:	4604      	mov	r4, r0
 8015366:	2800      	cmp	r0, #0
 8015368:	d134      	bne.n	80153d4 <__kernel_rem_pio2f+0x27c>
 801536a:	2100      	movs	r1, #0
 801536c:	4648      	mov	r0, r9
 801536e:	f7ee fc75 	bl	8003c5c <__aeabi_fcmpeq>
 8015372:	2800      	cmp	r0, #0
 8015374:	f000 809a 	beq.w	80154ac <__kernel_rem_pio2f+0x354>
 8015378:	f108 35ff 	add.w	r5, r8, #4294967295
 801537c:	462b      	mov	r3, r5
 801537e:	2200      	movs	r2, #0
 8015380:	9901      	ldr	r1, [sp, #4]
 8015382:	428b      	cmp	r3, r1
 8015384:	da4d      	bge.n	8015422 <__kernel_rem_pio2f+0x2ca>
 8015386:	2a00      	cmp	r2, #0
 8015388:	d07c      	beq.n	8015484 <__kernel_rem_pio2f+0x32c>
 801538a:	ab0a      	add	r3, sp, #40	; 0x28
 801538c:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8015390:	3f08      	subs	r7, #8
 8015392:	2b00      	cmp	r3, #0
 8015394:	f000 8088 	beq.w	80154a8 <__kernel_rem_pio2f+0x350>
 8015398:	4639      	mov	r1, r7
 801539a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 801539e:	f000 fb59 	bl	8015a54 <scalbnf>
 80153a2:	46aa      	mov	sl, r5
 80153a4:	4681      	mov	r9, r0
 80153a6:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 80153aa:	af46      	add	r7, sp, #280	; 0x118
 80153ac:	f1ba 0f00 	cmp.w	sl, #0
 80153b0:	f280 80b1 	bge.w	8015516 <__kernel_rem_pio2f+0x3be>
 80153b4:	46a9      	mov	r9, r5
 80153b6:	f04f 0a00 	mov.w	sl, #0
 80153ba:	2200      	movs	r2, #0
 80153bc:	f1b9 0f00 	cmp.w	r9, #0
 80153c0:	f2c0 80db 	blt.w	801557a <__kernel_rem_pio2f+0x422>
 80153c4:	a946      	add	r1, sp, #280	; 0x118
 80153c6:	4617      	mov	r7, r2
 80153c8:	f04f 0800 	mov.w	r8, #0
 80153cc:	4b2c      	ldr	r3, [pc, #176]	; (8015480 <__kernel_rem_pio2f+0x328>)
 80153ce:	eb01 0b89 	add.w	fp, r1, r9, lsl #2
 80153d2:	e0c3      	b.n	801555c <__kernel_rem_pio2f+0x404>
 80153d4:	2402      	movs	r4, #2
 80153d6:	e749      	b.n	801526c <__kernel_rem_pio2f+0x114>
 80153d8:	682b      	ldr	r3, [r5, #0]
 80153da:	f1ba 0f00 	cmp.w	sl, #0
 80153de:	d108      	bne.n	80153f2 <__kernel_rem_pio2f+0x29a>
 80153e0:	b11b      	cbz	r3, 80153ea <__kernel_rem_pio2f+0x292>
 80153e2:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80153e6:	602b      	str	r3, [r5, #0]
 80153e8:	2301      	movs	r3, #1
 80153ea:	469a      	mov	sl, r3
 80153ec:	3201      	adds	r2, #1
 80153ee:	3504      	adds	r5, #4
 80153f0:	e73f      	b.n	8015272 <__kernel_rem_pio2f+0x11a>
 80153f2:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 80153f6:	602b      	str	r3, [r5, #0]
 80153f8:	4653      	mov	r3, sl
 80153fa:	e7f6      	b.n	80153ea <__kernel_rem_pio2f+0x292>
 80153fc:	f108 32ff 	add.w	r2, r8, #4294967295
 8015400:	ab0a      	add	r3, sp, #40	; 0x28
 8015402:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015406:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801540a:	a90a      	add	r1, sp, #40	; 0x28
 801540c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8015410:	e73a      	b.n	8015288 <__kernel_rem_pio2f+0x130>
 8015412:	f108 32ff 	add.w	r2, r8, #4294967295
 8015416:	ab0a      	add	r3, sp, #40	; 0x28
 8015418:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801541c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8015420:	e7f3      	b.n	801540a <__kernel_rem_pio2f+0x2b2>
 8015422:	a90a      	add	r1, sp, #40	; 0x28
 8015424:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8015428:	3b01      	subs	r3, #1
 801542a:	430a      	orrs	r2, r1
 801542c:	e7a8      	b.n	8015380 <__kernel_rem_pio2f+0x228>
 801542e:	3301      	adds	r3, #1
 8015430:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8015434:	2900      	cmp	r1, #0
 8015436:	d0fa      	beq.n	801542e <__kernel_rem_pio2f+0x2d6>
 8015438:	9a04      	ldr	r2, [sp, #16]
 801543a:	f108 0501 	add.w	r5, r8, #1
 801543e:	eb08 0402 	add.w	r4, r8, r2
 8015442:	aa1e      	add	r2, sp, #120	; 0x78
 8015444:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8015448:	4498      	add	r8, r3
 801544a:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 801544e:	45a8      	cmp	r8, r5
 8015450:	f6ff aec7 	blt.w	80151e2 <__kernel_rem_pio2f+0x8a>
 8015454:	9b07      	ldr	r3, [sp, #28]
 8015456:	46a3      	mov	fp, r4
 8015458:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801545c:	f7ee fa16 	bl	800388c <__aeabi_i2f>
 8015460:	f04f 0a00 	mov.w	sl, #0
 8015464:	2600      	movs	r6, #0
 8015466:	f84b 0b04 	str.w	r0, [fp], #4
 801546a:	9b03      	ldr	r3, [sp, #12]
 801546c:	459a      	cmp	sl, r3
 801546e:	dd0c      	ble.n	801548a <__kernel_rem_pio2f+0x332>
 8015470:	f849 6025 	str.w	r6, [r9, r5, lsl #2]
 8015474:	465c      	mov	r4, fp
 8015476:	3501      	adds	r5, #1
 8015478:	e7e9      	b.n	801544e <__kernel_rem_pio2f+0x2f6>
 801547a:	bf00      	nop
 801547c:	08017480 	.word	0x08017480
 8015480:	08017454 	.word	0x08017454
 8015484:	2301      	movs	r3, #1
 8015486:	9a08      	ldr	r2, [sp, #32]
 8015488:	e7d2      	b.n	8015430 <__kernel_rem_pio2f+0x2d8>
 801548a:	9b05      	ldr	r3, [sp, #20]
 801548c:	f854 0904 	ldr.w	r0, [r4], #-4
 8015490:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 8015494:	f7ee fa4e 	bl	8003934 <__aeabi_fmul>
 8015498:	4601      	mov	r1, r0
 801549a:	4630      	mov	r0, r6
 801549c:	f7ee f942 	bl	8003724 <__addsf3>
 80154a0:	f10a 0a01 	add.w	sl, sl, #1
 80154a4:	4606      	mov	r6, r0
 80154a6:	e7e0      	b.n	801546a <__kernel_rem_pio2f+0x312>
 80154a8:	3d01      	subs	r5, #1
 80154aa:	e76e      	b.n	801538a <__kernel_rem_pio2f+0x232>
 80154ac:	9b06      	ldr	r3, [sp, #24]
 80154ae:	9a02      	ldr	r2, [sp, #8]
 80154b0:	4648      	mov	r0, r9
 80154b2:	1a99      	subs	r1, r3, r2
 80154b4:	f000 face 	bl	8015a54 <scalbnf>
 80154b8:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80154bc:	4605      	mov	r5, r0
 80154be:	f7ee fbeb 	bl	8003c98 <__aeabi_fcmpge>
 80154c2:	b300      	cbz	r0, 8015506 <__kernel_rem_pio2f+0x3ae>
 80154c4:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 80154c8:	4628      	mov	r0, r5
 80154ca:	f7ee fa33 	bl	8003934 <__aeabi_fmul>
 80154ce:	f7ee fc0d 	bl	8003cec <__aeabi_f2iz>
 80154d2:	f7ee f9db 	bl	800388c <__aeabi_i2f>
 80154d6:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80154da:	4681      	mov	r9, r0
 80154dc:	f7ee fa2a 	bl	8003934 <__aeabi_fmul>
 80154e0:	4601      	mov	r1, r0
 80154e2:	4628      	mov	r0, r5
 80154e4:	f7ee f91c 	bl	8003720 <__aeabi_fsub>
 80154e8:	f7ee fc00 	bl	8003cec <__aeabi_f2iz>
 80154ec:	ab0a      	add	r3, sp, #40	; 0x28
 80154ee:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80154f2:	4648      	mov	r0, r9
 80154f4:	f7ee fbfa 	bl	8003cec <__aeabi_f2iz>
 80154f8:	f108 0501 	add.w	r5, r8, #1
 80154fc:	ab0a      	add	r3, sp, #40	; 0x28
 80154fe:	3708      	adds	r7, #8
 8015500:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8015504:	e748      	b.n	8015398 <__kernel_rem_pio2f+0x240>
 8015506:	4628      	mov	r0, r5
 8015508:	f7ee fbf0 	bl	8003cec <__aeabi_f2iz>
 801550c:	ab0a      	add	r3, sp, #40	; 0x28
 801550e:	4645      	mov	r5, r8
 8015510:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8015514:	e740      	b.n	8015398 <__kernel_rem_pio2f+0x240>
 8015516:	ab0a      	add	r3, sp, #40	; 0x28
 8015518:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 801551c:	f7ee f9b6 	bl	800388c <__aeabi_i2f>
 8015520:	4649      	mov	r1, r9
 8015522:	f7ee fa07 	bl	8003934 <__aeabi_fmul>
 8015526:	4641      	mov	r1, r8
 8015528:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 801552c:	4648      	mov	r0, r9
 801552e:	f7ee fa01 	bl	8003934 <__aeabi_fmul>
 8015532:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015536:	4681      	mov	r9, r0
 8015538:	e738      	b.n	80153ac <__kernel_rem_pio2f+0x254>
 801553a:	f853 0b04 	ldr.w	r0, [r3], #4
 801553e:	f85b 1b04 	ldr.w	r1, [fp], #4
 8015542:	9203      	str	r2, [sp, #12]
 8015544:	9302      	str	r3, [sp, #8]
 8015546:	f7ee f9f5 	bl	8003934 <__aeabi_fmul>
 801554a:	4601      	mov	r1, r0
 801554c:	4638      	mov	r0, r7
 801554e:	f7ee f8e9 	bl	8003724 <__addsf3>
 8015552:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8015556:	4607      	mov	r7, r0
 8015558:	f108 0801 	add.w	r8, r8, #1
 801555c:	9901      	ldr	r1, [sp, #4]
 801555e:	4588      	cmp	r8, r1
 8015560:	dc01      	bgt.n	8015566 <__kernel_rem_pio2f+0x40e>
 8015562:	45c2      	cmp	sl, r8
 8015564:	dae9      	bge.n	801553a <__kernel_rem_pio2f+0x3e2>
 8015566:	ab5a      	add	r3, sp, #360	; 0x168
 8015568:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 801556c:	f843 7ca0 	str.w	r7, [r3, #-160]
 8015570:	f109 39ff 	add.w	r9, r9, #4294967295
 8015574:	f10a 0a01 	add.w	sl, sl, #1
 8015578:	e720      	b.n	80153bc <__kernel_rem_pio2f+0x264>
 801557a:	9b64      	ldr	r3, [sp, #400]	; 0x190
 801557c:	2b02      	cmp	r3, #2
 801557e:	dc07      	bgt.n	8015590 <__kernel_rem_pio2f+0x438>
 8015580:	2b00      	cmp	r3, #0
 8015582:	dc4d      	bgt.n	8015620 <__kernel_rem_pio2f+0x4c8>
 8015584:	d02e      	beq.n	80155e4 <__kernel_rem_pio2f+0x48c>
 8015586:	f006 0007 	and.w	r0, r6, #7
 801558a:	b05b      	add	sp, #364	; 0x16c
 801558c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015590:	9b64      	ldr	r3, [sp, #400]	; 0x190
 8015592:	2b03      	cmp	r3, #3
 8015594:	d1f7      	bne.n	8015586 <__kernel_rem_pio2f+0x42e>
 8015596:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 801559a:	eb0b 0785 	add.w	r7, fp, r5, lsl #2
 801559e:	46b8      	mov	r8, r7
 80155a0:	46aa      	mov	sl, r5
 80155a2:	f1ba 0f00 	cmp.w	sl, #0
 80155a6:	dc48      	bgt.n	801563a <__kernel_rem_pio2f+0x4e2>
 80155a8:	46a9      	mov	r9, r5
 80155aa:	f1b9 0f01 	cmp.w	r9, #1
 80155ae:	dc5f      	bgt.n	8015670 <__kernel_rem_pio2f+0x518>
 80155b0:	2000      	movs	r0, #0
 80155b2:	2d01      	cmp	r5, #1
 80155b4:	dc75      	bgt.n	80156a2 <__kernel_rem_pio2f+0x54a>
 80155b6:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 80155b8:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 80155ba:	2c00      	cmp	r4, #0
 80155bc:	d177      	bne.n	80156ae <__kernel_rem_pio2f+0x556>
 80155be:	9900      	ldr	r1, [sp, #0]
 80155c0:	600a      	str	r2, [r1, #0]
 80155c2:	460a      	mov	r2, r1
 80155c4:	604b      	str	r3, [r1, #4]
 80155c6:	6090      	str	r0, [r2, #8]
 80155c8:	e7dd      	b.n	8015586 <__kernel_rem_pio2f+0x42e>
 80155ca:	f857 1025 	ldr.w	r1, [r7, r5, lsl #2]
 80155ce:	f7ee f8a9 	bl	8003724 <__addsf3>
 80155d2:	3d01      	subs	r5, #1
 80155d4:	2d00      	cmp	r5, #0
 80155d6:	daf8      	bge.n	80155ca <__kernel_rem_pio2f+0x472>
 80155d8:	b10c      	cbz	r4, 80155de <__kernel_rem_pio2f+0x486>
 80155da:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80155de:	9b00      	ldr	r3, [sp, #0]
 80155e0:	6018      	str	r0, [r3, #0]
 80155e2:	e7d0      	b.n	8015586 <__kernel_rem_pio2f+0x42e>
 80155e4:	2000      	movs	r0, #0
 80155e6:	af32      	add	r7, sp, #200	; 0xc8
 80155e8:	e7f4      	b.n	80155d4 <__kernel_rem_pio2f+0x47c>
 80155ea:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 80155ee:	f7ee f899 	bl	8003724 <__addsf3>
 80155f2:	3f01      	subs	r7, #1
 80155f4:	2f00      	cmp	r7, #0
 80155f6:	daf8      	bge.n	80155ea <__kernel_rem_pio2f+0x492>
 80155f8:	b1bc      	cbz	r4, 801562a <__kernel_rem_pio2f+0x4d2>
 80155fa:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 80155fe:	9a00      	ldr	r2, [sp, #0]
 8015600:	4601      	mov	r1, r0
 8015602:	6013      	str	r3, [r2, #0]
 8015604:	9832      	ldr	r0, [sp, #200]	; 0xc8
 8015606:	f7ee f88b 	bl	8003720 <__aeabi_fsub>
 801560a:	2701      	movs	r7, #1
 801560c:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 8015610:	42bd      	cmp	r5, r7
 8015612:	da0c      	bge.n	801562e <__kernel_rem_pio2f+0x4d6>
 8015614:	b10c      	cbz	r4, 801561a <__kernel_rem_pio2f+0x4c2>
 8015616:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 801561a:	9b00      	ldr	r3, [sp, #0]
 801561c:	6058      	str	r0, [r3, #4]
 801561e:	e7b2      	b.n	8015586 <__kernel_rem_pio2f+0x42e>
 8015620:	462f      	mov	r7, r5
 8015622:	2000      	movs	r0, #0
 8015624:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 8015628:	e7e4      	b.n	80155f4 <__kernel_rem_pio2f+0x49c>
 801562a:	4603      	mov	r3, r0
 801562c:	e7e7      	b.n	80155fe <__kernel_rem_pio2f+0x4a6>
 801562e:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 8015632:	f7ee f877 	bl	8003724 <__addsf3>
 8015636:	3701      	adds	r7, #1
 8015638:	e7ea      	b.n	8015610 <__kernel_rem_pio2f+0x4b8>
 801563a:	f8d8 3000 	ldr.w	r3, [r8]
 801563e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8015642:	4619      	mov	r1, r3
 8015644:	4610      	mov	r0, r2
 8015646:	9302      	str	r3, [sp, #8]
 8015648:	9201      	str	r2, [sp, #4]
 801564a:	f7ee f86b 	bl	8003724 <__addsf3>
 801564e:	9a01      	ldr	r2, [sp, #4]
 8015650:	4601      	mov	r1, r0
 8015652:	4681      	mov	r9, r0
 8015654:	4610      	mov	r0, r2
 8015656:	f7ee f863 	bl	8003720 <__aeabi_fsub>
 801565a:	9b02      	ldr	r3, [sp, #8]
 801565c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015660:	4619      	mov	r1, r3
 8015662:	f7ee f85f 	bl	8003724 <__addsf3>
 8015666:	f848 0904 	str.w	r0, [r8], #-4
 801566a:	f8c8 9000 	str.w	r9, [r8]
 801566e:	e798      	b.n	80155a2 <__kernel_rem_pio2f+0x44a>
 8015670:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8015674:	f8d7 a000 	ldr.w	sl, [r7]
 8015678:	4618      	mov	r0, r3
 801567a:	4651      	mov	r1, sl
 801567c:	9301      	str	r3, [sp, #4]
 801567e:	f7ee f851 	bl	8003724 <__addsf3>
 8015682:	9b01      	ldr	r3, [sp, #4]
 8015684:	4601      	mov	r1, r0
 8015686:	4680      	mov	r8, r0
 8015688:	4618      	mov	r0, r3
 801568a:	f7ee f849 	bl	8003720 <__aeabi_fsub>
 801568e:	4651      	mov	r1, sl
 8015690:	f7ee f848 	bl	8003724 <__addsf3>
 8015694:	f847 0904 	str.w	r0, [r7], #-4
 8015698:	f109 39ff 	add.w	r9, r9, #4294967295
 801569c:	f8c7 8000 	str.w	r8, [r7]
 80156a0:	e783      	b.n	80155aa <__kernel_rem_pio2f+0x452>
 80156a2:	f85b 1025 	ldr.w	r1, [fp, r5, lsl #2]
 80156a6:	f7ee f83d 	bl	8003724 <__addsf3>
 80156aa:	3d01      	subs	r5, #1
 80156ac:	e781      	b.n	80155b2 <__kernel_rem_pio2f+0x45a>
 80156ae:	9900      	ldr	r1, [sp, #0]
 80156b0:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 80156b4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80156b8:	600a      	str	r2, [r1, #0]
 80156ba:	604b      	str	r3, [r1, #4]
 80156bc:	460a      	mov	r2, r1
 80156be:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80156c2:	e780      	b.n	80155c6 <__kernel_rem_pio2f+0x46e>

080156c4 <__kernel_sinf>:
 80156c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80156c8:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80156cc:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80156d0:	4604      	mov	r4, r0
 80156d2:	460f      	mov	r7, r1
 80156d4:	4691      	mov	r9, r2
 80156d6:	da03      	bge.n	80156e0 <__kernel_sinf+0x1c>
 80156d8:	f7ee fb08 	bl	8003cec <__aeabi_f2iz>
 80156dc:	2800      	cmp	r0, #0
 80156de:	d035      	beq.n	801574c <__kernel_sinf+0x88>
 80156e0:	4621      	mov	r1, r4
 80156e2:	4620      	mov	r0, r4
 80156e4:	f7ee f926 	bl	8003934 <__aeabi_fmul>
 80156e8:	4605      	mov	r5, r0
 80156ea:	4601      	mov	r1, r0
 80156ec:	4620      	mov	r0, r4
 80156ee:	f7ee f921 	bl	8003934 <__aeabi_fmul>
 80156f2:	4929      	ldr	r1, [pc, #164]	; (8015798 <__kernel_sinf+0xd4>)
 80156f4:	4606      	mov	r6, r0
 80156f6:	4628      	mov	r0, r5
 80156f8:	f7ee f91c 	bl	8003934 <__aeabi_fmul>
 80156fc:	4927      	ldr	r1, [pc, #156]	; (801579c <__kernel_sinf+0xd8>)
 80156fe:	f7ee f80f 	bl	8003720 <__aeabi_fsub>
 8015702:	4629      	mov	r1, r5
 8015704:	f7ee f916 	bl	8003934 <__aeabi_fmul>
 8015708:	4925      	ldr	r1, [pc, #148]	; (80157a0 <__kernel_sinf+0xdc>)
 801570a:	f7ee f80b 	bl	8003724 <__addsf3>
 801570e:	4629      	mov	r1, r5
 8015710:	f7ee f910 	bl	8003934 <__aeabi_fmul>
 8015714:	4923      	ldr	r1, [pc, #140]	; (80157a4 <__kernel_sinf+0xe0>)
 8015716:	f7ee f803 	bl	8003720 <__aeabi_fsub>
 801571a:	4629      	mov	r1, r5
 801571c:	f7ee f90a 	bl	8003934 <__aeabi_fmul>
 8015720:	4921      	ldr	r1, [pc, #132]	; (80157a8 <__kernel_sinf+0xe4>)
 8015722:	f7ed ffff 	bl	8003724 <__addsf3>
 8015726:	4680      	mov	r8, r0
 8015728:	f1b9 0f00 	cmp.w	r9, #0
 801572c:	d111      	bne.n	8015752 <__kernel_sinf+0x8e>
 801572e:	4601      	mov	r1, r0
 8015730:	4628      	mov	r0, r5
 8015732:	f7ee f8ff 	bl	8003934 <__aeabi_fmul>
 8015736:	491d      	ldr	r1, [pc, #116]	; (80157ac <__kernel_sinf+0xe8>)
 8015738:	f7ed fff2 	bl	8003720 <__aeabi_fsub>
 801573c:	4631      	mov	r1, r6
 801573e:	f7ee f8f9 	bl	8003934 <__aeabi_fmul>
 8015742:	4601      	mov	r1, r0
 8015744:	4620      	mov	r0, r4
 8015746:	f7ed ffed 	bl	8003724 <__addsf3>
 801574a:	4604      	mov	r4, r0
 801574c:	4620      	mov	r0, r4
 801574e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015752:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8015756:	4638      	mov	r0, r7
 8015758:	f7ee f8ec 	bl	8003934 <__aeabi_fmul>
 801575c:	4641      	mov	r1, r8
 801575e:	4681      	mov	r9, r0
 8015760:	4630      	mov	r0, r6
 8015762:	f7ee f8e7 	bl	8003934 <__aeabi_fmul>
 8015766:	4601      	mov	r1, r0
 8015768:	4648      	mov	r0, r9
 801576a:	f7ed ffd9 	bl	8003720 <__aeabi_fsub>
 801576e:	4629      	mov	r1, r5
 8015770:	f7ee f8e0 	bl	8003934 <__aeabi_fmul>
 8015774:	4639      	mov	r1, r7
 8015776:	f7ed ffd3 	bl	8003720 <__aeabi_fsub>
 801577a:	490c      	ldr	r1, [pc, #48]	; (80157ac <__kernel_sinf+0xe8>)
 801577c:	4605      	mov	r5, r0
 801577e:	4630      	mov	r0, r6
 8015780:	f7ee f8d8 	bl	8003934 <__aeabi_fmul>
 8015784:	4601      	mov	r1, r0
 8015786:	4628      	mov	r0, r5
 8015788:	f7ed ffcc 	bl	8003724 <__addsf3>
 801578c:	4601      	mov	r1, r0
 801578e:	4620      	mov	r0, r4
 8015790:	f7ed ffc6 	bl	8003720 <__aeabi_fsub>
 8015794:	e7d9      	b.n	801574a <__kernel_sinf+0x86>
 8015796:	bf00      	nop
 8015798:	2f2ec9d3 	.word	0x2f2ec9d3
 801579c:	32d72f34 	.word	0x32d72f34
 80157a0:	3638ef1b 	.word	0x3638ef1b
 80157a4:	39500d01 	.word	0x39500d01
 80157a8:	3c088889 	.word	0x3c088889
 80157ac:	3e2aaaab 	.word	0x3e2aaaab

080157b0 <atanf>:
 80157b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80157b4:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 80157b8:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 80157bc:	4604      	mov	r4, r0
 80157be:	4680      	mov	r8, r0
 80157c0:	db0e      	blt.n	80157e0 <atanf+0x30>
 80157c2:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 80157c6:	dd04      	ble.n	80157d2 <atanf+0x22>
 80157c8:	4601      	mov	r1, r0
 80157ca:	f7ed ffab 	bl	8003724 <__addsf3>
 80157ce:	4604      	mov	r4, r0
 80157d0:	e003      	b.n	80157da <atanf+0x2a>
 80157d2:	2800      	cmp	r0, #0
 80157d4:	f300 80ce 	bgt.w	8015974 <atanf+0x1c4>
 80157d8:	4c67      	ldr	r4, [pc, #412]	; (8015978 <atanf+0x1c8>)
 80157da:	4620      	mov	r0, r4
 80157dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80157e0:	4b66      	ldr	r3, [pc, #408]	; (801597c <atanf+0x1cc>)
 80157e2:	429d      	cmp	r5, r3
 80157e4:	dc0e      	bgt.n	8015804 <atanf+0x54>
 80157e6:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 80157ea:	da08      	bge.n	80157fe <atanf+0x4e>
 80157ec:	4964      	ldr	r1, [pc, #400]	; (8015980 <atanf+0x1d0>)
 80157ee:	f7ed ff99 	bl	8003724 <__addsf3>
 80157f2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80157f6:	f7ee fa59 	bl	8003cac <__aeabi_fcmpgt>
 80157fa:	2800      	cmp	r0, #0
 80157fc:	d1ed      	bne.n	80157da <atanf+0x2a>
 80157fe:	f04f 36ff 	mov.w	r6, #4294967295
 8015802:	e01c      	b.n	801583e <atanf+0x8e>
 8015804:	f000 f8e0 	bl	80159c8 <fabsf>
 8015808:	4b5e      	ldr	r3, [pc, #376]	; (8015984 <atanf+0x1d4>)
 801580a:	4604      	mov	r4, r0
 801580c:	429d      	cmp	r5, r3
 801580e:	dc7c      	bgt.n	801590a <atanf+0x15a>
 8015810:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8015814:	429d      	cmp	r5, r3
 8015816:	dc67      	bgt.n	80158e8 <atanf+0x138>
 8015818:	4601      	mov	r1, r0
 801581a:	f7ed ff83 	bl	8003724 <__addsf3>
 801581e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8015822:	f7ed ff7d 	bl	8003720 <__aeabi_fsub>
 8015826:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 801582a:	4605      	mov	r5, r0
 801582c:	4620      	mov	r0, r4
 801582e:	f7ed ff79 	bl	8003724 <__addsf3>
 8015832:	4601      	mov	r1, r0
 8015834:	4628      	mov	r0, r5
 8015836:	f7ee f931 	bl	8003a9c <__aeabi_fdiv>
 801583a:	2600      	movs	r6, #0
 801583c:	4604      	mov	r4, r0
 801583e:	4621      	mov	r1, r4
 8015840:	4620      	mov	r0, r4
 8015842:	f7ee f877 	bl	8003934 <__aeabi_fmul>
 8015846:	4601      	mov	r1, r0
 8015848:	4607      	mov	r7, r0
 801584a:	f7ee f873 	bl	8003934 <__aeabi_fmul>
 801584e:	4605      	mov	r5, r0
 8015850:	494d      	ldr	r1, [pc, #308]	; (8015988 <atanf+0x1d8>)
 8015852:	f7ee f86f 	bl	8003934 <__aeabi_fmul>
 8015856:	494d      	ldr	r1, [pc, #308]	; (801598c <atanf+0x1dc>)
 8015858:	f7ed ff64 	bl	8003724 <__addsf3>
 801585c:	4629      	mov	r1, r5
 801585e:	f7ee f869 	bl	8003934 <__aeabi_fmul>
 8015862:	494b      	ldr	r1, [pc, #300]	; (8015990 <atanf+0x1e0>)
 8015864:	f7ed ff5e 	bl	8003724 <__addsf3>
 8015868:	4629      	mov	r1, r5
 801586a:	f7ee f863 	bl	8003934 <__aeabi_fmul>
 801586e:	4949      	ldr	r1, [pc, #292]	; (8015994 <atanf+0x1e4>)
 8015870:	f7ed ff58 	bl	8003724 <__addsf3>
 8015874:	4629      	mov	r1, r5
 8015876:	f7ee f85d 	bl	8003934 <__aeabi_fmul>
 801587a:	4947      	ldr	r1, [pc, #284]	; (8015998 <atanf+0x1e8>)
 801587c:	f7ed ff52 	bl	8003724 <__addsf3>
 8015880:	4629      	mov	r1, r5
 8015882:	f7ee f857 	bl	8003934 <__aeabi_fmul>
 8015886:	4945      	ldr	r1, [pc, #276]	; (801599c <atanf+0x1ec>)
 8015888:	f7ed ff4c 	bl	8003724 <__addsf3>
 801588c:	4639      	mov	r1, r7
 801588e:	f7ee f851 	bl	8003934 <__aeabi_fmul>
 8015892:	4943      	ldr	r1, [pc, #268]	; (80159a0 <atanf+0x1f0>)
 8015894:	4607      	mov	r7, r0
 8015896:	4628      	mov	r0, r5
 8015898:	f7ee f84c 	bl	8003934 <__aeabi_fmul>
 801589c:	4941      	ldr	r1, [pc, #260]	; (80159a4 <atanf+0x1f4>)
 801589e:	f7ed ff3f 	bl	8003720 <__aeabi_fsub>
 80158a2:	4629      	mov	r1, r5
 80158a4:	f7ee f846 	bl	8003934 <__aeabi_fmul>
 80158a8:	493f      	ldr	r1, [pc, #252]	; (80159a8 <atanf+0x1f8>)
 80158aa:	f7ed ff39 	bl	8003720 <__aeabi_fsub>
 80158ae:	4629      	mov	r1, r5
 80158b0:	f7ee f840 	bl	8003934 <__aeabi_fmul>
 80158b4:	493d      	ldr	r1, [pc, #244]	; (80159ac <atanf+0x1fc>)
 80158b6:	f7ed ff33 	bl	8003720 <__aeabi_fsub>
 80158ba:	4629      	mov	r1, r5
 80158bc:	f7ee f83a 	bl	8003934 <__aeabi_fmul>
 80158c0:	493b      	ldr	r1, [pc, #236]	; (80159b0 <atanf+0x200>)
 80158c2:	f7ed ff2d 	bl	8003720 <__aeabi_fsub>
 80158c6:	4629      	mov	r1, r5
 80158c8:	f7ee f834 	bl	8003934 <__aeabi_fmul>
 80158cc:	4601      	mov	r1, r0
 80158ce:	4638      	mov	r0, r7
 80158d0:	f7ed ff28 	bl	8003724 <__addsf3>
 80158d4:	4621      	mov	r1, r4
 80158d6:	f7ee f82d 	bl	8003934 <__aeabi_fmul>
 80158da:	1c73      	adds	r3, r6, #1
 80158dc:	4601      	mov	r1, r0
 80158de:	d133      	bne.n	8015948 <atanf+0x198>
 80158e0:	4620      	mov	r0, r4
 80158e2:	f7ed ff1d 	bl	8003720 <__aeabi_fsub>
 80158e6:	e772      	b.n	80157ce <atanf+0x1e>
 80158e8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80158ec:	f7ed ff18 	bl	8003720 <__aeabi_fsub>
 80158f0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80158f4:	4605      	mov	r5, r0
 80158f6:	4620      	mov	r0, r4
 80158f8:	f7ed ff14 	bl	8003724 <__addsf3>
 80158fc:	4601      	mov	r1, r0
 80158fe:	4628      	mov	r0, r5
 8015900:	f7ee f8cc 	bl	8003a9c <__aeabi_fdiv>
 8015904:	2601      	movs	r6, #1
 8015906:	4604      	mov	r4, r0
 8015908:	e799      	b.n	801583e <atanf+0x8e>
 801590a:	4b2a      	ldr	r3, [pc, #168]	; (80159b4 <atanf+0x204>)
 801590c:	429d      	cmp	r5, r3
 801590e:	dc14      	bgt.n	801593a <atanf+0x18a>
 8015910:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8015914:	f7ed ff04 	bl	8003720 <__aeabi_fsub>
 8015918:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 801591c:	4605      	mov	r5, r0
 801591e:	4620      	mov	r0, r4
 8015920:	f7ee f808 	bl	8003934 <__aeabi_fmul>
 8015924:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8015928:	f7ed fefc 	bl	8003724 <__addsf3>
 801592c:	4601      	mov	r1, r0
 801592e:	4628      	mov	r0, r5
 8015930:	f7ee f8b4 	bl	8003a9c <__aeabi_fdiv>
 8015934:	2602      	movs	r6, #2
 8015936:	4604      	mov	r4, r0
 8015938:	e781      	b.n	801583e <atanf+0x8e>
 801593a:	4601      	mov	r1, r0
 801593c:	481e      	ldr	r0, [pc, #120]	; (80159b8 <atanf+0x208>)
 801593e:	f7ee f8ad 	bl	8003a9c <__aeabi_fdiv>
 8015942:	2603      	movs	r6, #3
 8015944:	4604      	mov	r4, r0
 8015946:	e77a      	b.n	801583e <atanf+0x8e>
 8015948:	4b1c      	ldr	r3, [pc, #112]	; (80159bc <atanf+0x20c>)
 801594a:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 801594e:	f7ed fee7 	bl	8003720 <__aeabi_fsub>
 8015952:	4621      	mov	r1, r4
 8015954:	f7ed fee4 	bl	8003720 <__aeabi_fsub>
 8015958:	4b19      	ldr	r3, [pc, #100]	; (80159c0 <atanf+0x210>)
 801595a:	4601      	mov	r1, r0
 801595c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8015960:	f7ed fede 	bl	8003720 <__aeabi_fsub>
 8015964:	f1b8 0f00 	cmp.w	r8, #0
 8015968:	4604      	mov	r4, r0
 801596a:	f6bf af36 	bge.w	80157da <atanf+0x2a>
 801596e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8015972:	e72c      	b.n	80157ce <atanf+0x1e>
 8015974:	4c13      	ldr	r4, [pc, #76]	; (80159c4 <atanf+0x214>)
 8015976:	e730      	b.n	80157da <atanf+0x2a>
 8015978:	bfc90fdb 	.word	0xbfc90fdb
 801597c:	3edfffff 	.word	0x3edfffff
 8015980:	7149f2ca 	.word	0x7149f2ca
 8015984:	3f97ffff 	.word	0x3f97ffff
 8015988:	3c8569d7 	.word	0x3c8569d7
 801598c:	3d4bda59 	.word	0x3d4bda59
 8015990:	3d886b35 	.word	0x3d886b35
 8015994:	3dba2e6e 	.word	0x3dba2e6e
 8015998:	3e124925 	.word	0x3e124925
 801599c:	3eaaaaab 	.word	0x3eaaaaab
 80159a0:	bd15a221 	.word	0xbd15a221
 80159a4:	3d6ef16b 	.word	0x3d6ef16b
 80159a8:	3d9d8795 	.word	0x3d9d8795
 80159ac:	3de38e38 	.word	0x3de38e38
 80159b0:	3e4ccccd 	.word	0x3e4ccccd
 80159b4:	401bffff 	.word	0x401bffff
 80159b8:	bf800000 	.word	0xbf800000
 80159bc:	0801749c 	.word	0x0801749c
 80159c0:	0801748c 	.word	0x0801748c
 80159c4:	3fc90fdb 	.word	0x3fc90fdb

080159c8 <fabsf>:
 80159c8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80159cc:	4770      	bx	lr
	...

080159d0 <floorf>:
 80159d0:	b570      	push	{r4, r5, r6, lr}
 80159d2:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 80159d6:	3d7f      	subs	r5, #127	; 0x7f
 80159d8:	2d16      	cmp	r5, #22
 80159da:	4601      	mov	r1, r0
 80159dc:	4604      	mov	r4, r0
 80159de:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 80159e2:	dc26      	bgt.n	8015a32 <floorf+0x62>
 80159e4:	2d00      	cmp	r5, #0
 80159e6:	da0e      	bge.n	8015a06 <floorf+0x36>
 80159e8:	4917      	ldr	r1, [pc, #92]	; (8015a48 <floorf+0x78>)
 80159ea:	f7ed fe9b 	bl	8003724 <__addsf3>
 80159ee:	2100      	movs	r1, #0
 80159f0:	f7ee f95c 	bl	8003cac <__aeabi_fcmpgt>
 80159f4:	b128      	cbz	r0, 8015a02 <floorf+0x32>
 80159f6:	2c00      	cmp	r4, #0
 80159f8:	da23      	bge.n	8015a42 <floorf+0x72>
 80159fa:	4b14      	ldr	r3, [pc, #80]	; (8015a4c <floorf+0x7c>)
 80159fc:	2e00      	cmp	r6, #0
 80159fe:	bf18      	it	ne
 8015a00:	461c      	movne	r4, r3
 8015a02:	4621      	mov	r1, r4
 8015a04:	e01b      	b.n	8015a3e <floorf+0x6e>
 8015a06:	4e12      	ldr	r6, [pc, #72]	; (8015a50 <floorf+0x80>)
 8015a08:	412e      	asrs	r6, r5
 8015a0a:	4230      	tst	r0, r6
 8015a0c:	d017      	beq.n	8015a3e <floorf+0x6e>
 8015a0e:	490e      	ldr	r1, [pc, #56]	; (8015a48 <floorf+0x78>)
 8015a10:	f7ed fe88 	bl	8003724 <__addsf3>
 8015a14:	2100      	movs	r1, #0
 8015a16:	f7ee f949 	bl	8003cac <__aeabi_fcmpgt>
 8015a1a:	2800      	cmp	r0, #0
 8015a1c:	d0f1      	beq.n	8015a02 <floorf+0x32>
 8015a1e:	2c00      	cmp	r4, #0
 8015a20:	bfbe      	ittt	lt
 8015a22:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 8015a26:	fa43 f505 	asrlt.w	r5, r3, r5
 8015a2a:	1964      	addlt	r4, r4, r5
 8015a2c:	ea24 0406 	bic.w	r4, r4, r6
 8015a30:	e7e7      	b.n	8015a02 <floorf+0x32>
 8015a32:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8015a36:	d302      	bcc.n	8015a3e <floorf+0x6e>
 8015a38:	f7ed fe74 	bl	8003724 <__addsf3>
 8015a3c:	4601      	mov	r1, r0
 8015a3e:	4608      	mov	r0, r1
 8015a40:	bd70      	pop	{r4, r5, r6, pc}
 8015a42:	2400      	movs	r4, #0
 8015a44:	e7dd      	b.n	8015a02 <floorf+0x32>
 8015a46:	bf00      	nop
 8015a48:	7149f2ca 	.word	0x7149f2ca
 8015a4c:	bf800000 	.word	0xbf800000
 8015a50:	007fffff 	.word	0x007fffff

08015a54 <scalbnf>:
 8015a54:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8015a58:	b538      	push	{r3, r4, r5, lr}
 8015a5a:	4603      	mov	r3, r0
 8015a5c:	460d      	mov	r5, r1
 8015a5e:	4604      	mov	r4, r0
 8015a60:	d02a      	beq.n	8015ab8 <scalbnf+0x64>
 8015a62:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8015a66:	d304      	bcc.n	8015a72 <scalbnf+0x1e>
 8015a68:	4601      	mov	r1, r0
 8015a6a:	f7ed fe5b 	bl	8003724 <__addsf3>
 8015a6e:	4603      	mov	r3, r0
 8015a70:	e022      	b.n	8015ab8 <scalbnf+0x64>
 8015a72:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 8015a76:	d117      	bne.n	8015aa8 <scalbnf+0x54>
 8015a78:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 8015a7c:	f7ed ff5a 	bl	8003934 <__aeabi_fmul>
 8015a80:	4a17      	ldr	r2, [pc, #92]	; (8015ae0 <scalbnf+0x8c>)
 8015a82:	4603      	mov	r3, r0
 8015a84:	4295      	cmp	r5, r2
 8015a86:	db0b      	blt.n	8015aa0 <scalbnf+0x4c>
 8015a88:	4604      	mov	r4, r0
 8015a8a:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8015a8e:	3a19      	subs	r2, #25
 8015a90:	442a      	add	r2, r5
 8015a92:	2afe      	cmp	r2, #254	; 0xfe
 8015a94:	dd0a      	ble.n	8015aac <scalbnf+0x58>
 8015a96:	4913      	ldr	r1, [pc, #76]	; (8015ae4 <scalbnf+0x90>)
 8015a98:	4618      	mov	r0, r3
 8015a9a:	f361 001e 	bfi	r0, r1, #0, #31
 8015a9e:	e000      	b.n	8015aa2 <scalbnf+0x4e>
 8015aa0:	4911      	ldr	r1, [pc, #68]	; (8015ae8 <scalbnf+0x94>)
 8015aa2:	f7ed ff47 	bl	8003934 <__aeabi_fmul>
 8015aa6:	e7e2      	b.n	8015a6e <scalbnf+0x1a>
 8015aa8:	0dd2      	lsrs	r2, r2, #23
 8015aaa:	e7f1      	b.n	8015a90 <scalbnf+0x3c>
 8015aac:	2a00      	cmp	r2, #0
 8015aae:	dd05      	ble.n	8015abc <scalbnf+0x68>
 8015ab0:	f024 40ff 	bic.w	r0, r4, #2139095040	; 0x7f800000
 8015ab4:	ea40 53c2 	orr.w	r3, r0, r2, lsl #23
 8015ab8:	4618      	mov	r0, r3
 8015aba:	bd38      	pop	{r3, r4, r5, pc}
 8015abc:	f112 0f16 	cmn.w	r2, #22
 8015ac0:	da05      	bge.n	8015ace <scalbnf+0x7a>
 8015ac2:	f24c 3250 	movw	r2, #50000	; 0xc350
 8015ac6:	4295      	cmp	r5, r2
 8015ac8:	dce5      	bgt.n	8015a96 <scalbnf+0x42>
 8015aca:	4907      	ldr	r1, [pc, #28]	; (8015ae8 <scalbnf+0x94>)
 8015acc:	e7e4      	b.n	8015a98 <scalbnf+0x44>
 8015ace:	3219      	adds	r2, #25
 8015ad0:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 8015ad4:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 8015ad8:	ea44 50c2 	orr.w	r0, r4, r2, lsl #23
 8015adc:	e7e1      	b.n	8015aa2 <scalbnf+0x4e>
 8015ade:	bf00      	nop
 8015ae0:	ffff3cb0 	.word	0xffff3cb0
 8015ae4:	7149f2ca 	.word	0x7149f2ca
 8015ae8:	0da24260 	.word	0x0da24260

08015aec <_init>:
 8015aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015aee:	bf00      	nop
 8015af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015af2:	bc08      	pop	{r3}
 8015af4:	469e      	mov	lr, r3
 8015af6:	4770      	bx	lr

08015af8 <_fini>:
 8015af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015afa:	bf00      	nop
 8015afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015afe:	bc08      	pop	{r3}
 8015b00:	469e      	mov	lr, r3
 8015b02:	4770      	bx	lr
