combining solution provided nice guy previous two question first second interesting enough simulation simple logic gate implemented easily example given possible simulate logic gate involved loop back r latch jk flip flop wonder gate str string stringjoin character str false true false true nand str string stringjoin mapthread character str false true false true display funb str string opts optionspattern module f n timd f riffle append last toexpression character str n length first f timd reverse f append padleft n listlineplot mapindexed first timd interpolationorder frame true epilog table text style ln italic ln length str ln dashed lighter lighter blue table line ln ln length str ln frameticks thread range n range n thread range length timd join reverse str clock none none plotrange n automatic opts dynamic refresh str stringrotateright str funb str imagesize updateinterval trackedsymbols testing inp inp str inp inp inp nand inp inp enter image description mr wizard oh yes seems possible build function r latch jk flip flop fundamental characteristic instead wiring logic gate strictly following symbolic diagram enter image description