Cycle 1
add:IF
Cycle 2
add:ID
add:IF
Cycle 3
add:EX RegDst=1 ALUSrc=0 Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemtoReg=0
add:ID
sub:IF
Cycle 4
add:MEM Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemtoReg=0
add:EX RegDst=1 ALUSrc=0 Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemtoReg=0
sub:ID
beq:IF
Cycle 5
add:WB RegWrite=1 MemtoReg=0
sub:EX RegDst=1 ALUSrc=0 Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemtoReg=0
beq:ID
add:IF
Cycle 6
add:MEM Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemtoReg=0
sub:MEM Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemtoReg=0
beq:EX RegDst=X ALUSrc=0 Branch=1 MemRead=0 MemWrite=0 RegWrite=0 MemtoReg=X
add:ID
sw:IF
Cycle 7
add:WB RegWrite=1 MemtoReg=0
beq:MEM Branch=1 MemRead=0 MemWrite=0 RegWrite=0 MemtoReg=X
add:EX RegDst=1 ALUSrc=0 Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemtoReg=0
sw:ID
Cycle 8
sub:WB RegWrite=1 MemtoReg=0
add:MEM Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemtoReg=0
sw:EX RegDst=X ALUSrc=1 Branch=0 MemRead=0 MemWrite=1 RegWrite=0 MemtoReg=X
Cycle 9
beq:WB RegWrite=0 MemtoReg=X
sw:MEM Branch=0 MemRead=0 MemWrite=1 RegWrite=0 MemtoReg=X
Cycle 10
add:WB RegWrite=1 MemtoReg=0
Cycle 11
sw:WB RegWrite=0 MemtoReg=X
