# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Fetch_Decode.srcs/sources_1/ip/IM/sim/IM.v" \
"../../../../Fetch_Decode.srcs/sources_1/new/ID1.v" \
"../../../../Fetch_Decode.srcs/sources_1/new/IR.v" \
"../../../../Fetch_Decode.srcs/sources_1/new/PC.v" \
"../../../../Fetch_Decode.srcs/sources_1/new/Top.v" \
"../../../../Fetch_Decode.srcs/sim_1/new/Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
