

================================================================
== Vitis HLS Report for 'getTanh_Pipeline_VITIS_LOOP_27_1'
================================================================
* Date:           Sun Jun 23 03:38:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        getTanh
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.353 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    46004|    46004|  0.230 ms|  0.230 ms|  46004|  46004|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1  |    46002|    46002|        49|         46|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 46, depth = 49


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 1
  Pipeline-0 : II = 46, D = 49, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.85>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 52 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 53 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:13]   --->   Operation 54 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cosh, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sinh, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %addr_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %addr_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%atanh_load_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %atanh_load_10"   --->   Operation 60 'read' 'atanh_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%atanh_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %atanh_load_9"   --->   Operation 61 'read' 'atanh_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%atanh_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %atanh_load_8"   --->   Operation 62 'read' 'atanh_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%atanh_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %atanh_load_7"   --->   Operation 63 'read' 'atanh_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%atanh_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %atanh_load_6"   --->   Operation 64 'read' 'atanh_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%atanh_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %atanh_load_5"   --->   Operation 65 'read' 'atanh_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%atanh_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %atanh_load_4"   --->   Operation 66 'read' 'atanh_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%atanh_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %atanh_load_3"   --->   Operation 67 'read' 'atanh_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%atanh_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %atanh_load_2"   --->   Operation 68 'read' 'atanh_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%atanh_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %atanh_load_1"   --->   Operation 69 'read' 'atanh_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%atanh_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %atanh_load"   --->   Operation 70 'read' 'atanh_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.46ns)   --->   "%store_ln13 = store i10 0, i10 %i" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:13]   --->   Operation 71 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 72 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 73 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:27]   --->   Operation 75 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.93ns)   --->   "%icmp_ln27 = icmp_eq  i10 %i_1, i10 1000" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:27]   --->   Operation 76 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.93ns)   --->   "%add_ln27 = add i10 %i_1, i10 1" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:27]   --->   Operation 77 'add' 'add_ln27' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.body.split, void %for.end.exitStub" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:27]   --->   Operation 78 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %i_1" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:27]   --->   Operation 79 'zext' 'zext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%addr_in_addr = getelementptr i32 %addr_in, i64 0, i64 %zext_ln27" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:28]   --->   Operation 80 'getelementptr' 'addr_in_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (1.29ns)   --->   "%addr_in_load = load i10 %addr_in_addr" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:28]   --->   Operation 81 'load' 'addr_in_load' <Predicate = (!icmp_ln27)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 82 [1/1] (0.46ns)   --->   "%store_ln13 = store i10 %add_ln27, i10 %i" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:13]   --->   Operation 82 'store' 'store_ln13' <Predicate = (!icmp_ln27)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 83 [1/2] (1.29ns)   --->   "%addr_in_load = load i10 %addr_in_addr" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:28]   --->   Operation 83 'load' 'addr_in_load' <Predicate = (!icmp_ln27)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i32 %addr_in_load" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:28]   --->   Operation 84 'zext' 'zext_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln28" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:28]   --->   Operation 85 'getelementptr' 'A_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (1.29ns)   --->   "%A_load = load i10 %A_addr" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:28]   --->   Operation 86 'load' 'A_load' <Predicate = (!icmp_ln27)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 1.36>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 87 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 88 [1/2] (1.29ns)   --->   "%A_load = load i10 %A_addr" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:28]   --->   Operation 88 'load' 'A_load' <Predicate = (!icmp_ln27)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 89 [1/1] (1.36ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln28" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:28]   --->   Operation 89 'icmp' 'addr_cmp' <Predicate = (!icmp_ln27)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 373 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:13]   --->   Operation 90 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:13]   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:27]   --->   Operation 92 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 93 'load' 'reuse_reg_load' <Predicate = (!icmp_ln27 & addr_cmp)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.28ns)   --->   "%beta = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %A_load" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:28]   --->   Operation 94 'select' 'beta' <Predicate = (!icmp_ln27)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.14ns)   --->   "%icmp_ln31 = icmp_sgt  i32 %beta, i32 20479" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:31]   --->   Operation 95 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln27)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.46ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %if.else_ifconv, void %for.inc" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:31]   --->   Operation 96 'br' 'br_ln31' <Predicate = (!icmp_ln27)> <Delay = 0.46>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %beta, i32 13, i32 31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:23->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 97 'partselect' 'tmp' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.12ns)   --->   "%icmp_ln23 = icmp_sgt  i19 %tmp, i19 0" [HLS-benchmarks/DSS/getTanh/src/g.cpp:23->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 98 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %beta, i32 12, i32 31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:29->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 99 'partselect' 'tmp_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.12ns)   --->   "%index_trigo = icmp_sgt  i20 %tmp_1, i20 0" [HLS-benchmarks/DSS/getTanh/src/g.cpp:29->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 100 'icmp' 'index_trigo' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i1 %index_trigo" [HLS-benchmarks/DSS/getTanh/src/g.cpp:19->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 101 'zext' 'zext_ln19' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.34ns)   --->   "%index_trigo_1 = select i1 %icmp_ln23, i3 4, i3 %zext_ln19" [HLS-benchmarks/DSS/getTanh/src/g.cpp:23->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 102 'select' 'index_trigo_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i3.i12, i3 %index_trigo_1, i12 0" [HLS-benchmarks/DSS/getTanh/src/g.cpp:34->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 103 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i15 %shl_ln" [HLS-benchmarks/DSS/getTanh/src/g.cpp:34->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 104 'zext' 'zext_ln34' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.14ns)   --->   "%sub_ln34 = sub i32 %beta, i32 %zext_ln34" [HLS-benchmarks/DSS/getTanh/src/g.cpp:34->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 105 'sub' 'sub_ln34' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln34, i32 31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 106 'bitselect' 'tmp_2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i3 %index_trigo_1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:77->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 107 'zext' 'zext_ln77' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sinh_addr = getelementptr i32 %sinh, i64 0, i64 %zext_ln77" [HLS-benchmarks/DSS/getTanh/src/g.cpp:77->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 108 'getelementptr' 'sinh_addr' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 109 [2/2] (0.73ns)   --->   "%sinh_load = load i3 %sinh_addr" [HLS-benchmarks/DSS/getTanh/src/g.cpp:77->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 109 'load' 'sinh_load' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%cosh_addr = getelementptr i32 %cosh, i64 0, i64 %zext_ln77" [HLS-benchmarks/DSS/getTanh/src/g.cpp:77->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 110 'getelementptr' 'cosh_addr' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (0.73ns)   --->   "%cosh_load = load i3 %cosh_addr" [HLS-benchmarks/DSS/getTanh/src/g.cpp:77->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 111 'load' 'cosh_load' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 5 <SV = 4> <Delay = 3.27>
ST_5 : Operation 112 [1/1] (1.14ns)   --->   "%add_ln62 = add i32 %atanh_load_read, i32 %sub_ln34" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 112 'add' 'add_ln62' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (1.14ns)   --->   "%sub_ln68 = sub i32 %sub_ln34, i32 %atanh_load_read" [HLS-benchmarks/DSS/getTanh/src/g.cpp:68->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 113 'sub' 'sub_ln68' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.28ns)   --->   "%select_ln59 = select i1 %tmp_2, i32 %add_ln62, i32 %sub_ln68" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 114 'select' 'select_ln59' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln59, i32 31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 115 'bitselect' 'tmp_3' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node x_new_41)   --->   "%x_new = select i1 %tmp_2, i13 5563, i13 4327" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 116 'select' 'x_new' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%y = select i1 %tmp_2, i13 4484, i13 1236" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 117 'select' 'y' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.14ns)   --->   "%add_ln62_1 = add i32 %atanh_load_1_read, i32 %select_ln59" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 118 'add' 'add_ln62_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node x_new_41)   --->   "%x_new_1 = select i1 %tmp_2, i13 4327, i13 5563" [HLS-benchmarks/DSS/getTanh/src/g.cpp:66->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 119 'select' 'x_new_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%y_1 = select i1 %tmp_2, i13 6956, i13 3708" [HLS-benchmarks/DSS/getTanh/src/g.cpp:67->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 120 'select' 'y_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (1.14ns)   --->   "%sub_ln68_1 = sub i32 %select_ln59, i32 %atanh_load_1_read" [HLS-benchmarks/DSS/getTanh/src/g.cpp:68->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 121 'sub' 'sub_ln68_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.39ns) (out node of the LUT)   --->   "%y_2 = select i1 %tmp_3, i13 %y, i13 %y_1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 122 'select' 'y_2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i13 %y_2" [HLS-benchmarks/DSS/getTanh/src/g.cpp:16->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 123 'sext' 'sext_ln16' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.39ns) (out node of the LUT)   --->   "%x_new_41 = select i1 %tmp_3, i13 %x_new, i13 %x_new_1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 124 'select' 'x_new_41' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.28ns)   --->   "%select_ln59_3 = select i1 %tmp_3, i32 %add_ln62_1, i32 %sub_ln68_1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 125 'select' 'select_ln59_3' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln59_3, i32 31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 126 'bitselect' 'tmp_4' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %y_2, i32 3, i32 12" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 127 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i10 %trunc_ln1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 128 'sext' 'sext_ln61' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %x_new_41, i32 3, i32 12" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 129 'partselect' 'lshr_ln' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i10 %lshr_ln" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 130 'zext' 'zext_ln60' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (1.02ns)   --->   "%x_new_3 = sub i13 %x_new_41, i13 %sext_ln61" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 131 'sub' 'x_new_3' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (1.02ns)   --->   "%y_3 = sub i14 %sext_ln16, i14 %zext_ln60" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 132 'sub' 'y_3' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.02ns)   --->   "%x_new_4 = add i13 %x_new_41, i13 %sext_ln61" [HLS-benchmarks/DSS/getTanh/src/g.cpp:66->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 133 'add' 'x_new_4' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.02ns)   --->   "%y_4 = add i14 %sext_ln16, i14 %zext_ln60" [HLS-benchmarks/DSS/getTanh/src/g.cpp:67->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 134 'add' 'y_4' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.41ns)   --->   "%y_5 = select i1 %tmp_4, i14 %y_3, i14 %y_4" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 135 'select' 'y_5' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.39ns)   --->   "%x_new_42 = select i1 %tmp_4, i13 %x_new_3, i13 %x_new_4" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 136 'select' 'x_new_42' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %y_5, i32 4, i32 13" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 137 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln3_cast = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %x_new_42, i32 4, i32 12" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 138 'partselect' 'trunc_ln3_cast' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 139 [1/2] (0.73ns)   --->   "%sinh_load = load i3 %sinh_addr" [HLS-benchmarks/DSS/getTanh/src/g.cpp:77->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 139 'load' 'sinh_load' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 140 [1/2] (0.73ns)   --->   "%cosh_load = load i3 %cosh_addr" [HLS-benchmarks/DSS/getTanh/src/g.cpp:77->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 140 'load' 'cosh_load' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 6 <SV = 5> <Delay = 3.32>
ST_6 : Operation 141 [1/1] (1.14ns)   --->   "%add_ln62_2 = add i32 %atanh_load_2_read, i32 %select_ln59_3" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 141 'add' 'add_ln62_2' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (1.14ns)   --->   "%sub_ln68_2 = sub i32 %select_ln59_3, i32 %atanh_load_2_read" [HLS-benchmarks/DSS/getTanh/src/g.cpp:68->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 142 'sub' 'sub_ln68_2' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.28ns)   --->   "%select_ln59_6 = select i1 %tmp_4, i32 %add_ln62_2, i32 %sub_ln68_2" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 143 'select' 'select_ln59_6' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln59_6, i32 31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 144 'bitselect' 'tmp_5' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i10 %trunc_ln2" [HLS-benchmarks/DSS/getTanh/src/g.cpp:46->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 145 'sext' 'sext_ln46' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i9 %trunc_ln3_cast" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 146 'zext' 'zext_ln45' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (1.02ns)   --->   "%x_new_6 = sub i13 %x_new_42, i13 %sext_ln46" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 147 'sub' 'x_new_6' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (1.05ns)   --->   "%y_6 = sub i14 %y_5, i14 %zext_ln45" [HLS-benchmarks/DSS/getTanh/src/g.cpp:46->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 148 'sub' 'y_6' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (1.14ns)   --->   "%add_ln47 = add i32 %atanh_load_3_read, i32 %select_ln59_6" [HLS-benchmarks/DSS/getTanh/src/g.cpp:47->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 149 'add' 'add_ln47' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (1.02ns)   --->   "%x_new_7 = add i13 %x_new_42, i13 %sext_ln46" [HLS-benchmarks/DSS/getTanh/src/g.cpp:51->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 150 'add' 'x_new_7' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (1.05ns)   --->   "%y_7 = add i14 %y_5, i14 %zext_ln45" [HLS-benchmarks/DSS/getTanh/src/g.cpp:52->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 151 'add' 'y_7' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (1.14ns)   --->   "%sub_ln53 = sub i32 %select_ln59_6, i32 %atanh_load_3_read" [HLS-benchmarks/DSS/getTanh/src/g.cpp:53->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 152 'sub' 'sub_ln53' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.39ns)   --->   "%x_new_43 = select i1 %tmp_5, i13 %x_new_6, i13 %x_new_7" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 153 'select' 'x_new_43' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i13 %x_new_43" [HLS-benchmarks/DSS/getTanh/src/g.cpp:17->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 154 'zext' 'zext_ln17' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.41ns)   --->   "%y_8 = select i1 %tmp_5, i14 %y_6, i14 %y_7" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 155 'select' 'y_8' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.28ns)   --->   "%select_ln44 = select i1 %tmp_5, i32 %add_ln47, i32 %sub_ln53" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 156 'select' 'select_ln44' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln44, i32 31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 157 'bitselect' 'tmp_6' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %y_8, i32 4, i32 13" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 158 'partselect' 'tmp_7' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i10 %tmp_7" [HLS-benchmarks/DSS/getTanh/src/g.cpp:46->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 159 'sext' 'sext_ln46_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln46_1_cast = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %x_new_43, i32 4, i32 12" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 160 'partselect' 'trunc_ln46_1_cast' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i9 %trunc_ln46_1_cast" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 161 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (1.02ns)   --->   "%x_new_9 = sub i26 %zext_ln17, i26 %sext_ln46_1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 162 'sub' 'x_new_9' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (1.05ns)   --->   "%y_9 = sub i14 %y_8, i14 %zext_ln45_1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:46->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 163 'sub' 'y_9' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (1.02ns)   --->   "%x_new_10 = add i26 %zext_ln17, i26 %sext_ln46_1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:51->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 164 'add' 'x_new_10' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (1.05ns)   --->   "%y_10 = add i14 %y_8, i14 %zext_ln45_1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:52->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 165 'add' 'y_10' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.35ns)   --->   "%x_new_44 = select i1 %tmp_6, i26 %x_new_9, i26 %x_new_10" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 166 'select' 'x_new_44' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.41ns)   --->   "%y_11 = select i1 %tmp_6, i14 %y_9, i14 %y_10" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 167 'select' 'y_11' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %y_11, i32 5, i32 13" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 168 'partselect' 'tmp_9' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i21 @_ssdm_op_PartSelect.i21.i26.i32.i32, i26 %x_new_44, i32 5, i32 25" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 169 'partselect' 'tmp_10' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.29>
ST_7 : Operation 170 [1/1] (1.14ns)   --->   "%add_ln47_1 = add i32 %atanh_load_3_read, i32 %select_ln44" [HLS-benchmarks/DSS/getTanh/src/g.cpp:47->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 170 'add' 'add_ln47_1' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_6)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (1.14ns)   --->   "%sub_ln53_1 = sub i32 %select_ln44, i32 %atanh_load_3_read" [HLS-benchmarks/DSS/getTanh/src/g.cpp:53->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 171 'sub' 'sub_ln53_1' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_6)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i26 %x_new_44" [HLS-benchmarks/DSS/getTanh/src/g.cpp:17->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 172 'sext' 'sext_ln17' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln16_1 = sext i14 %y_11" [HLS-benchmarks/DSS/getTanh/src/g.cpp:16->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 173 'sext' 'sext_ln16_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.28ns)   --->   "%select_ln44_3 = select i1 %tmp_6, i32 %add_ln47_1, i32 %sub_ln53_1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 174 'select' 'select_ln44_3' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln44_3, i32 31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 175 'bitselect' 'tmp_8' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln61_1 = sext i9 %tmp_9" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 176 'sext' 'sext_ln61_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i21 %tmp_10" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 177 'sext' 'sext_ln60' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (1.08ns)   --->   "%x_new_12 = sub i27 %sext_ln17, i27 %sext_ln61_1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 178 'sub' 'x_new_12' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (1.12ns)   --->   "%y_12 = sub i27 %sext_ln16_1, i27 %sext_ln60" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 179 'sub' 'y_12' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (1.14ns)   --->   "%add_ln62_3 = add i32 %atanh_load_4_read, i32 %select_ln44_3" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 180 'add' 'add_ln62_3' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (1.08ns)   --->   "%x_new_13 = add i27 %sext_ln17, i27 %sext_ln61_1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:66->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 181 'add' 'x_new_13' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (1.12ns)   --->   "%y_13 = add i27 %sext_ln16_1, i27 %sext_ln60" [HLS-benchmarks/DSS/getTanh/src/g.cpp:67->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 182 'add' 'y_13' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (1.14ns)   --->   "%sub_ln68_3 = sub i32 %select_ln44_3, i32 %atanh_load_4_read" [HLS-benchmarks/DSS/getTanh/src/g.cpp:68->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 183 'sub' 'sub_ln68_3' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (0.37ns)   --->   "%y_14 = select i1 %tmp_8, i27 %y_12, i27 %y_13" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 184 'select' 'y_14' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (0.29ns)   --->   "%x_new_45 = select i1 %tmp_8, i27 %x_new_12, i27 %x_new_13" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 185 'select' 'x_new_45' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (0.28ns)   --->   "%select_ln59_9 = select i1 %tmp_8, i32 %add_ln62_3, i32 %sub_ln68_3" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 186 'select' 'select_ln59_9' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln59_9, i32 31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 187 'bitselect' 'tmp_11' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i21 @_ssdm_op_PartSelect.i21.i27.i32.i32, i27 %y_14, i32 6, i32 26" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 188 'partselect' 'tmp_12' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln61_2 = sext i21 %tmp_12" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 189 'sext' 'sext_ln61_2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i21 @_ssdm_op_PartSelect.i21.i27.i32.i32, i27 %x_new_45, i32 6, i32 26" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 190 'partselect' 'tmp_13' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i21 %tmp_13" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 191 'sext' 'sext_ln60_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (1.12ns)   --->   "%x_new_15 = sub i27 %x_new_45, i27 %sext_ln61_2" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 192 'sub' 'x_new_15' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (1.12ns)   --->   "%y_15 = sub i27 %y_14, i27 %sext_ln60_1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 193 'sub' 'y_15' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (1.12ns)   --->   "%x_new_16 = add i27 %x_new_45, i27 %sext_ln61_2" [HLS-benchmarks/DSS/getTanh/src/g.cpp:66->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 194 'add' 'x_new_16' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (1.12ns)   --->   "%y_16 = add i27 %y_14, i27 %sext_ln60_1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:67->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 195 'add' 'y_16' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (0.34ns)   --->   "%y_17 = select i1 %tmp_11, i27 %y_15, i27 %y_16" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 196 'select' 'y_17' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (0.37ns)   --->   "%x_new_46 = select i1 %tmp_11, i27 %x_new_15, i27 %x_new_16" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 197 'select' 'x_new_46' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i20 @_ssdm_op_PartSelect.i20.i27.i32.i32, i27 %y_17, i32 7, i32 26" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 198 'partselect' 'tmp_15' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i20 @_ssdm_op_PartSelect.i20.i27.i32.i32, i27 %x_new_46, i32 7, i32 26" [HLS-benchmarks/DSS/getTanh/src/g.cpp:46->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 199 'partselect' 'tmp_16' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.24>
ST_8 : Operation 200 [1/1] (1.14ns)   --->   "%add_ln62_4 = add i32 %atanh_load_5_read, i32 %select_ln59_9" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 200 'add' 'add_ln62_4' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_11)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (1.14ns)   --->   "%sub_ln68_4 = sub i32 %select_ln59_9, i32 %atanh_load_5_read" [HLS-benchmarks/DSS/getTanh/src/g.cpp:68->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 201 'sub' 'sub_ln68_4' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_11)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.28ns)   --->   "%select_ln59_12 = select i1 %tmp_11, i32 %add_ln62_4, i32 %sub_ln68_4" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 202 'select' 'select_ln59_12' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln59_12, i32 31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 203 'bitselect' 'tmp_14' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln46_2 = sext i20 %tmp_15" [HLS-benchmarks/DSS/getTanh/src/g.cpp:46->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 204 'sext' 'sext_ln46_2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i20 %tmp_16" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 205 'sext' 'sext_ln45' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (1.12ns)   --->   "%x_new_18 = sub i27 %x_new_46, i27 %sext_ln46_2" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 206 'sub' 'x_new_18' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [1/1] (1.13ns)   --->   "%y_18 = sub i27 %y_17, i27 %sext_ln45" [HLS-benchmarks/DSS/getTanh/src/g.cpp:46->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 207 'sub' 'y_18' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [1/1] (1.14ns)   --->   "%add_ln47_2 = add i32 %atanh_load_6_read, i32 %select_ln59_12" [HLS-benchmarks/DSS/getTanh/src/g.cpp:47->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 208 'add' 'add_ln47_2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [1/1] (1.12ns)   --->   "%x_new_19 = add i27 %x_new_46, i27 %sext_ln46_2" [HLS-benchmarks/DSS/getTanh/src/g.cpp:51->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 209 'add' 'x_new_19' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [1/1] (1.13ns)   --->   "%y_19 = add i27 %y_17, i27 %sext_ln45" [HLS-benchmarks/DSS/getTanh/src/g.cpp:52->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 210 'add' 'y_19' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [1/1] (1.14ns)   --->   "%sub_ln53_2 = sub i32 %select_ln59_12, i32 %atanh_load_6_read" [HLS-benchmarks/DSS/getTanh/src/g.cpp:53->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 211 'sub' 'sub_ln53_2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (0.34ns)   --->   "%x_new_47 = select i1 %tmp_14, i27 %x_new_18, i27 %x_new_19" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 212 'select' 'x_new_47' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 213 [1/1] (0.31ns)   --->   "%y_20 = select i1 %tmp_14, i27 %y_18, i27 %y_19" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 213 'select' 'y_20' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln16_2 = sext i27 %y_20" [HLS-benchmarks/DSS/getTanh/src/g.cpp:16->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 214 'sext' 'sext_ln16_2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.28ns)   --->   "%select_ln44_6 = select i1 %tmp_14, i32 %add_ln47_2, i32 %sub_ln53_2" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 215 'select' 'select_ln44_6' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln44_6, i32 31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 216 'bitselect' 'tmp_17' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i20 @_ssdm_op_PartSelect.i20.i27.i32.i32, i27 %y_20, i32 7, i32 26" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 217 'partselect' 'tmp_18' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln46_3 = sext i20 %tmp_18" [HLS-benchmarks/DSS/getTanh/src/g.cpp:46->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 218 'sext' 'sext_ln46_3' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i20 @_ssdm_op_PartSelect.i20.i27.i32.i32, i27 %x_new_47, i32 7, i32 26" [HLS-benchmarks/DSS/getTanh/src/g.cpp:46->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 219 'partselect' 'tmp_19' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln45_1 = sext i20 %tmp_19" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 220 'sext' 'sext_ln45_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (1.13ns)   --->   "%x_new_21 = sub i27 %x_new_47, i27 %sext_ln46_3" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 221 'sub' 'x_new_21' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 222 [1/1] (1.13ns)   --->   "%y_21 = sub i28 %sext_ln16_2, i28 %sext_ln45_1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:46->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 222 'sub' 'y_21' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [1/1] (1.13ns)   --->   "%x_new_22 = add i27 %x_new_47, i27 %sext_ln46_3" [HLS-benchmarks/DSS/getTanh/src/g.cpp:51->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 223 'add' 'x_new_22' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 224 [1/1] (1.13ns)   --->   "%y_22 = add i28 %sext_ln16_2, i28 %sext_ln45_1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:52->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 224 'add' 'y_22' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.31ns)   --->   "%x_new_48 = select i1 %tmp_17, i27 %x_new_21, i27 %x_new_22" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 225 'select' 'x_new_48' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 226 [1/1] (0.33ns)   --->   "%y_23 = select i1 %tmp_17, i28 %y_21, i28 %y_22" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 226 'select' 'y_23' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i20 @_ssdm_op_PartSelect.i20.i28.i32.i32, i28 %y_23, i32 8, i32 27" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 227 'partselect' 'tmp_21' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %x_new_48, i32 8, i32 26" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 228 'partselect' 'tmp_22' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.29>
ST_9 : Operation 229 [1/1] (1.14ns)   --->   "%add_ln47_3 = add i32 %atanh_load_6_read, i32 %select_ln44_6" [HLS-benchmarks/DSS/getTanh/src/g.cpp:47->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 229 'add' 'add_ln47_3' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_17)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/1] (1.14ns)   --->   "%sub_ln53_3 = sub i32 %select_ln44_6, i32 %atanh_load_6_read" [HLS-benchmarks/DSS/getTanh/src/g.cpp:53->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 230 'sub' 'sub_ln53_3' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_17)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [1/1] (0.28ns)   --->   "%select_ln44_9 = select i1 %tmp_17, i32 %add_ln47_3, i32 %sub_ln53_3" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 231 'select' 'select_ln44_9' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln44_9, i32 31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 232 'bitselect' 'tmp_20' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln61_3 = sext i20 %tmp_21" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 233 'sext' 'sext_ln61_3' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i19 %tmp_22" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 234 'sext' 'sext_ln60_2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (1.13ns)   --->   "%x_new_24 = sub i27 %x_new_48, i27 %sext_ln61_3" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 235 'sub' 'x_new_24' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [1/1] (1.13ns)   --->   "%y_24 = sub i28 %y_23, i28 %sext_ln60_2" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 236 'sub' 'y_24' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/1] (1.14ns)   --->   "%add_ln62_5 = add i32 %atanh_load_7_read, i32 %select_ln44_9" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 237 'add' 'add_ln62_5' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (1.13ns)   --->   "%x_new_25 = add i27 %x_new_48, i27 %sext_ln61_3" [HLS-benchmarks/DSS/getTanh/src/g.cpp:66->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 238 'add' 'x_new_25' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 239 [1/1] (1.13ns)   --->   "%y_25 = add i28 %y_23, i28 %sext_ln60_2" [HLS-benchmarks/DSS/getTanh/src/g.cpp:67->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 239 'add' 'y_25' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 240 [1/1] (1.14ns)   --->   "%sub_ln68_5 = sub i32 %select_ln44_9, i32 %atanh_load_7_read" [HLS-benchmarks/DSS/getTanh/src/g.cpp:68->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 240 'sub' 'sub_ln68_5' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 241 [1/1] (0.35ns)   --->   "%y_26 = select i1 %tmp_20, i28 %y_24, i28 %y_25" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 241 'select' 'y_26' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 242 [1/1] (0.33ns)   --->   "%x_new_49 = select i1 %tmp_20, i27 %x_new_24, i27 %x_new_25" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 242 'select' 'x_new_49' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 243 [1/1] (0.28ns)   --->   "%select_ln59_15 = select i1 %tmp_20, i32 %add_ln62_5, i32 %sub_ln68_5" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 243 'select' 'select_ln59_15' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln59_15, i32 31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 244 'bitselect' 'tmp_23' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i19 @_ssdm_op_PartSelect.i19.i28.i32.i32, i28 %y_26, i32 9, i32 27" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 245 'partselect' 'tmp_24' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln61_4 = sext i19 %tmp_24" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 246 'sext' 'sext_ln61_4' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i18 @_ssdm_op_PartSelect.i18.i27.i32.i32, i27 %x_new_49, i32 9, i32 26" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 247 'partselect' 'tmp_25' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i18 %tmp_25" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 248 'sext' 'sext_ln60_3' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (1.13ns)   --->   "%x_new_27 = sub i27 %x_new_49, i27 %sext_ln61_4" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 249 'sub' 'x_new_27' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [1/1] (1.13ns)   --->   "%y_27 = sub i28 %y_26, i28 %sext_ln60_3" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 250 'sub' 'y_27' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 251 [1/1] (1.13ns)   --->   "%x_new_28 = add i27 %x_new_49, i27 %sext_ln61_4" [HLS-benchmarks/DSS/getTanh/src/g.cpp:66->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 251 'add' 'x_new_28' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 252 [1/1] (1.13ns)   --->   "%y_28 = add i28 %y_26, i28 %sext_ln60_3" [HLS-benchmarks/DSS/getTanh/src/g.cpp:67->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 252 'add' 'y_28' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [1/1] (0.37ns)   --->   "%y_29 = select i1 %tmp_23, i28 %y_27, i28 %y_28" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 253 'select' 'y_29' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 254 [1/1] (0.35ns)   --->   "%x_new_50 = select i1 %tmp_23, i27 %x_new_27, i27 %x_new_28" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 254 'select' 'x_new_50' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i18 @_ssdm_op_PartSelect.i18.i28.i32.i32, i28 %y_29, i32 10, i32 27" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 255 'partselect' 'tmp_27' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i17 @_ssdm_op_PartSelect.i17.i27.i32.i32, i27 %x_new_50, i32 10, i32 26" [HLS-benchmarks/DSS/getTanh/src/g.cpp:46->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 256 'partselect' 'tmp_28' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.35>
ST_10 : Operation 257 [1/1] (1.14ns)   --->   "%add_ln62_6 = add i32 %atanh_load_8_read, i32 %select_ln59_15" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 257 'add' 'add_ln62_6' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_23)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [1/1] (1.14ns)   --->   "%sub_ln68_6 = sub i32 %select_ln59_15, i32 %atanh_load_8_read" [HLS-benchmarks/DSS/getTanh/src/g.cpp:68->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 258 'sub' 'sub_ln68_6' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_23)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [1/1] (0.28ns)   --->   "%select_ln59_18 = select i1 %tmp_23, i32 %add_ln62_6, i32 %sub_ln68_6" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 259 'select' 'select_ln59_18' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln59_18, i32 31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 260 'bitselect' 'tmp_26' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln46_4 = sext i18 %tmp_27" [HLS-benchmarks/DSS/getTanh/src/g.cpp:46->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 261 'sext' 'sext_ln46_4' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln45_2 = sext i17 %tmp_28" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 262 'sext' 'sext_ln45_2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (1.13ns)   --->   "%x_new_30 = sub i27 %x_new_50, i27 %sext_ln46_4" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 263 'sub' 'x_new_30' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [1/1] (1.13ns)   --->   "%y_30 = sub i28 %y_29, i28 %sext_ln45_2" [HLS-benchmarks/DSS/getTanh/src/g.cpp:46->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 264 'sub' 'y_30' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [1/1] (1.14ns)   --->   "%add_ln47_4 = add i32 %atanh_load_9_read, i32 %select_ln59_18" [HLS-benchmarks/DSS/getTanh/src/g.cpp:47->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 265 'add' 'add_ln47_4' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [1/1] (1.13ns)   --->   "%x_new_31 = add i27 %x_new_50, i27 %sext_ln46_4" [HLS-benchmarks/DSS/getTanh/src/g.cpp:51->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 266 'add' 'x_new_31' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 267 [1/1] (1.13ns)   --->   "%y_31 = add i28 %y_29, i28 %sext_ln45_2" [HLS-benchmarks/DSS/getTanh/src/g.cpp:52->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 267 'add' 'y_31' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [1/1] (1.14ns)   --->   "%sub_ln53_4 = sub i32 %select_ln59_18, i32 %atanh_load_9_read" [HLS-benchmarks/DSS/getTanh/src/g.cpp:53->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 268 'sub' 'sub_ln53_4' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (0.37ns)   --->   "%x_new_51 = select i1 %tmp_26, i27 %x_new_30, i27 %x_new_31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 269 'select' 'x_new_51' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 270 [1/1] (0.39ns)   --->   "%y_32 = select i1 %tmp_26, i28 %y_30, i28 %y_31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 270 'select' 'y_32' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (0.28ns)   --->   "%select_ln44_12 = select i1 %tmp_26, i32 %add_ln47_4, i32 %sub_ln53_4" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 271 'select' 'select_ln44_12' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln44_12, i32 31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 272 'bitselect' 'tmp_29' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i18 @_ssdm_op_PartSelect.i18.i28.i32.i32, i28 %y_32, i32 10, i32 27" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 273 'partselect' 'tmp_30' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln46_5 = sext i18 %tmp_30" [HLS-benchmarks/DSS/getTanh/src/g.cpp:46->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 274 'sext' 'sext_ln46_5' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i17 @_ssdm_op_PartSelect.i17.i27.i32.i32, i27 %x_new_51, i32 10, i32 26" [HLS-benchmarks/DSS/getTanh/src/g.cpp:46->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 275 'partselect' 'tmp_31' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln45_3 = sext i17 %tmp_31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 276 'sext' 'sext_ln45_3' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (1.13ns)   --->   "%x_new_33 = sub i27 %x_new_51, i27 %sext_ln46_5" [HLS-benchmarks/DSS/getTanh/src/g.cpp:45->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 277 'sub' 'x_new_33' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 278 [1/1] (1.13ns)   --->   "%y_33 = sub i28 %y_32, i28 %sext_ln45_3" [HLS-benchmarks/DSS/getTanh/src/g.cpp:46->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 278 'sub' 'y_33' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 279 [1/1] (1.13ns)   --->   "%x_new_34 = add i27 %x_new_51, i27 %sext_ln46_5" [HLS-benchmarks/DSS/getTanh/src/g.cpp:51->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 279 'add' 'x_new_34' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 280 [1/1] (1.13ns)   --->   "%y_34 = add i28 %y_32, i28 %sext_ln45_3" [HLS-benchmarks/DSS/getTanh/src/g.cpp:52->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 280 'add' 'y_34' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 281 [1/1] (0.37ns)   --->   "%x_new_52 = select i1 %tmp_29, i27 %x_new_33, i27 %x_new_34" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 281 'select' 'x_new_52' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 282 [1/1] (0.39ns)   --->   "%y_35 = select i1 %tmp_29, i28 %y_33, i28 %y_34" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 282 'select' 'y_35' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i17 @_ssdm_op_PartSelect.i17.i28.i32.i32, i28 %y_35, i32 11, i32 27" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 283 'partselect' 'tmp_33' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %x_new_52, i32 11, i32 26" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 284 'partselect' 'tmp_34' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.35>
ST_11 : Operation 285 [1/1] (1.14ns)   --->   "%add_ln47_5 = add i32 %atanh_load_9_read, i32 %select_ln44_12" [HLS-benchmarks/DSS/getTanh/src/g.cpp:47->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 285 'add' 'add_ln47_5' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_29)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [1/1] (1.14ns)   --->   "%sub_ln53_5 = sub i32 %select_ln44_12, i32 %atanh_load_9_read" [HLS-benchmarks/DSS/getTanh/src/g.cpp:53->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 286 'sub' 'sub_ln53_5' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_29)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [1/1] (0.28ns)   --->   "%select_ln44_15 = select i1 %tmp_29, i32 %add_ln47_5, i32 %sub_ln53_5" [HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 287 'select' 'select_ln44_15' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln44_15, i32 31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 288 'bitselect' 'tmp_32' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln61_5 = sext i17 %tmp_33" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 289 'sext' 'sext_ln61_5' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i16 %tmp_34" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 290 'sext' 'sext_ln60_4' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (1.13ns)   --->   "%x_new_36 = sub i27 %x_new_52, i27 %sext_ln61_5" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 291 'sub' 'x_new_36' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [1/1] (1.13ns)   --->   "%y_36 = sub i28 %y_35, i28 %sext_ln60_4" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 292 'sub' 'y_36' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [1/1] (1.14ns)   --->   "%add_ln62_7 = add i32 %atanh_load_10_read, i32 %select_ln44_15" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 293 'add' 'add_ln62_7' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 294 [1/1] (1.13ns)   --->   "%x_new_37 = add i27 %x_new_52, i27 %sext_ln61_5" [HLS-benchmarks/DSS/getTanh/src/g.cpp:66->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 294 'add' 'x_new_37' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [1/1] (1.13ns)   --->   "%y_37 = add i28 %y_35, i28 %sext_ln60_4" [HLS-benchmarks/DSS/getTanh/src/g.cpp:67->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 295 'add' 'y_37' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [1/1] (1.14ns)   --->   "%sub_ln68_7 = sub i32 %select_ln44_15, i32 %atanh_load_10_read" [HLS-benchmarks/DSS/getTanh/src/g.cpp:68->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 296 'sub' 'sub_ln68_7' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/1] (0.39ns)   --->   "%y_38 = select i1 %tmp_32, i28 %y_36, i28 %y_37" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 297 'select' 'y_38' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 298 [1/1] (0.37ns)   --->   "%x_new_53 = select i1 %tmp_32, i27 %x_new_36, i27 %x_new_37" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 298 'select' 'x_new_53' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln62_7, i32 31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 299 'bitselect' 'tmp_35' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln68_7, i32 31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 300 'bitselect' 'tmp_36' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.34ns)   --->   "%select_ln59_21 = select i1 %tmp_32, i1 %tmp_35, i1 %tmp_36" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 301 'select' 'select_ln59_21' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %y_38, i32 12, i32 27" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 302 'partselect' 'tmp_37' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln61_6 = sext i16 %tmp_37" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 303 'sext' 'sext_ln61_6' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %x_new_53, i32 12, i32 26" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 304 'partselect' 'tmp_38' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i15 %tmp_38" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 305 'sext' 'sext_ln60_5' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (1.13ns)   --->   "%x_new_39 = sub i27 %x_new_53, i27 %sext_ln61_6" [HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 306 'sub' 'x_new_39' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [1/1] (1.13ns)   --->   "%y_39 = sub i28 %y_38, i28 %sext_ln60_5" [HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 307 'sub' 'y_39' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 308 [1/1] (1.13ns)   --->   "%x_new_40 = add i27 %x_new_53, i27 %sext_ln61_6" [HLS-benchmarks/DSS/getTanh/src/g.cpp:66->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 308 'add' 'x_new_40' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 309 [1/1] (1.13ns)   --->   "%y_40 = add i28 %y_38, i28 %sext_ln60_5" [HLS-benchmarks/DSS/getTanh/src/g.cpp:67->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 309 'add' 'y_40' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 310 [1/1] (0.39ns)   --->   "%y_41 = select i1 %select_ln59_21, i28 %y_39, i28 %y_40" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 310 'select' 'y_41' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 311 [1/1] (0.37ns)   --->   "%x_13 = select i1 %select_ln59_21, i27 %x_new_39, i27 %x_new_40" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 311 'select' 'x_13' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.89>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i28 %y_41" [HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 312 'sext' 'sext_ln59' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i27 %x_13" [HLS-benchmarks/DSS/getTanh/src/g.cpp:15->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 313 'sext' 'sext_ln15' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 314 [2/2] (2.89ns)   --->   "%mul_ln77 = mul i32 %cosh_load, i32 %sext_ln59" [HLS-benchmarks/DSS/getTanh/src/g.cpp:77->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 314 'mul' 'mul_ln77' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [2/2] (2.89ns)   --->   "%mul_ln77_1 = mul i32 %sinh_load, i32 %sext_ln15" [HLS-benchmarks/DSS/getTanh/src/g.cpp:77->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 315 'mul' 'mul_ln77_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [2/2] (2.89ns)   --->   "%mul_ln78 = mul i32 %sinh_load, i32 %sext_ln59" [HLS-benchmarks/DSS/getTanh/src/g.cpp:78->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 316 'mul' 'mul_ln78' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [2/2] (2.89ns)   --->   "%mul_ln78_1 = mul i32 %cosh_load, i32 %sext_ln15" [HLS-benchmarks/DSS/getTanh/src/g.cpp:78->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 317 'mul' 'mul_ln78_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.89>
ST_13 : Operation 318 [1/2] (2.89ns)   --->   "%mul_ln77 = mul i32 %cosh_load, i32 %sext_ln59" [HLS-benchmarks/DSS/getTanh/src/g.cpp:77->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 318 'mul' 'mul_ln77' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 319 [1/2] (2.89ns)   --->   "%mul_ln77_1 = mul i32 %sinh_load, i32 %sext_ln15" [HLS-benchmarks/DSS/getTanh/src/g.cpp:77->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 319 'mul' 'mul_ln77_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 320 [1/2] (2.89ns)   --->   "%mul_ln78 = mul i32 %sinh_load, i32 %sext_ln59" [HLS-benchmarks/DSS/getTanh/src/g.cpp:78->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 320 'mul' 'mul_ln78' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 321 [1/2] (2.89ns)   --->   "%mul_ln78_1 = mul i32 %cosh_load, i32 %sext_ln15" [HLS-benchmarks/DSS/getTanh/src/g.cpp:78->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 321 'mul' 'mul_ln78_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.56>
ST_14 : Operation 322 [1/1] (1.14ns)   --->   "%result_cosh = add i32 %mul_ln77, i32 %mul_ln77_1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:77->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 322 'add' 'result_cosh' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 323 [1/1] (1.14ns)   --->   "%add_ln78 = add i32 %mul_ln78_1, i32 %mul_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:78->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 323 'add' 'add_ln78' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 324 [1/1] (0.00ns)   --->   "%result_sinh = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %add_ln78, i32 12, i32 31" [HLS-benchmarks/DSS/getTanh/src/g.cpp:78->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 324 'partselect' 'result_sinh' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i20 %result_sinh" [HLS-benchmarks/DSS/getTanh/src/g.cpp:78->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 325 'sext' 'sext_ln78' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 326 [36/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 326 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.42>
ST_15 : Operation 327 [35/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 327 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.42>
ST_16 : Operation 328 [34/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 328 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.42>
ST_17 : Operation 329 [33/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 329 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.42>
ST_18 : Operation 330 [32/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 330 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.42>
ST_19 : Operation 331 [31/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 331 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.42>
ST_20 : Operation 332 [30/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 332 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.42>
ST_21 : Operation 333 [29/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 333 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.42>
ST_22 : Operation 334 [28/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 334 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.42>
ST_23 : Operation 335 [27/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 335 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.42>
ST_24 : Operation 336 [26/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 336 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.42>
ST_25 : Operation 337 [25/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 337 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.42>
ST_26 : Operation 338 [24/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 338 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.42>
ST_27 : Operation 339 [23/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 339 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.42>
ST_28 : Operation 340 [22/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 340 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.42>
ST_29 : Operation 341 [21/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 341 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.42>
ST_30 : Operation 342 [20/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 342 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.42>
ST_31 : Operation 343 [19/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 343 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.42>
ST_32 : Operation 344 [18/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 344 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.42>
ST_33 : Operation 345 [17/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 345 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.42>
ST_34 : Operation 346 [16/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 346 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.42>
ST_35 : Operation 347 [15/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 347 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.42>
ST_36 : Operation 348 [14/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 348 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.42>
ST_37 : Operation 349 [13/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 349 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.42>
ST_38 : Operation 350 [12/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 350 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.42>
ST_39 : Operation 351 [11/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 351 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.42>
ST_40 : Operation 352 [10/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 352 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.42>
ST_41 : Operation 353 [9/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 353 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.42>
ST_42 : Operation 354 [8/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 354 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.42>
ST_43 : Operation 355 [7/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 355 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.42>
ST_44 : Operation 356 [6/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 356 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.42>
ST_45 : Operation 357 [5/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 357 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.42>
ST_46 : Operation 358 [4/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 358 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.42>
ST_47 : Operation 359 [3/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 359 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 360 [1/1] (0.00ns)   --->   "%addr_out_addr = getelementptr i32 %addr_out, i64 0, i64 %zext_ln27" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:41]   --->   Operation 360 'getelementptr' 'addr_out_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 361 [2/2] (1.29ns)   --->   "%addr_out_load = load i10 %addr_out_addr" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:41]   --->   Operation 361 'load' 'addr_out_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 48 <SV = 47> <Delay = 1.75>
ST_48 : Operation 362 [2/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 362 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 363 [1/2] (1.29ns)   --->   "%addr_out_load = load i10 %addr_out_addr" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:41]   --->   Operation 363 'load' 'addr_out_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_48 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i32 %addr_out_load" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:41]   --->   Operation 364 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 365 [1/1] (0.46ns)   --->   "%store_ln41 = store i64 %zext_ln41, i64 %reuse_addr_reg" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:41]   --->   Operation 365 'store' 'store_ln41' <Predicate = true> <Delay = 0.46>

State 49 <SV = 48> <Delay = 3.18>
ST_49 : Operation 366 [1/36] (1.42ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln78" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 366 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 367 [1/1] (0.46ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 367 'br' 'br_ln0' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.46>
ST_49 : Operation 368 [1/1] (0.00ns)   --->   "%result_1 = phi i32 %result, void %if.else_ifconv, i32 4096, void %for.body.split"   --->   Operation 368 'phi' 'result_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 369 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln41" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:41]   --->   Operation 369 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 370 [1/1] (1.29ns)   --->   "%store_ln41 = store i32 %result_1, i10 %A_addr_1" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:41]   --->   Operation 370 'store' 'store_ln41' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_49 : Operation 371 [1/1] (0.46ns)   --->   "%store_ln79 = store i32 %result_1, i32 %reuse_reg" [HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 371 'store' 'store_ln79' <Predicate = true> <Delay = 0.46>
ST_49 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.body" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:27]   --->   Operation 372 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.853ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:13) of constant 0 on local variable 'i', HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:13 [36]  (0.460 ns)
	'load' operation 10 bit ('i', HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:27) on local variable 'i', HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:13 [41]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln27', HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:27) [42]  (0.933 ns)
	'store' operation 0 bit ('store_ln13', HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:13) of variable 'add_ln27', HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:27 on local variable 'i', HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:13 [296]  (0.460 ns)

 <State 2>: 2.594ns
The critical path consists of the following:
	'load' operation 32 bit ('addr_in_load', HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:28) on array 'addr_in' [51]  (1.297 ns)
	'getelementptr' operation 10 bit ('A_addr', HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:28) [53]  (0.000 ns)
	'load' operation 32 bit ('A_load', HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:28) on array 'A' [56]  (1.297 ns)

 <State 3>: 1.362ns
The critical path consists of the following:
	'load' operation 64 bit ('reuse_addr_reg_load') on local variable 'reuse_addr_reg' [55]  (0.000 ns)
	'icmp' operation 1 bit ('addr_cmp', HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:28) [57]  (1.362 ns)

 <State 4>: 2.899ns
The critical path consists of the following:
	'load' operation 32 bit ('reuse_reg_load') on local variable 'reuse_reg' [54]  (0.000 ns)
	'select' operation 32 bit ('beta', HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:28) [58]  (0.286 ns)
	'icmp' operation 1 bit ('index_trigo', HLS-benchmarks/DSS/getTanh/src/g.cpp:29->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [65]  (1.126 ns)
	'select' operation 3 bit ('index_trigo', HLS-benchmarks/DSS/getTanh/src/g.cpp:23->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [67]  (0.345 ns)
	'sub' operation 32 bit ('beta', HLS-benchmarks/DSS/getTanh/src/g.cpp:34->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [70]  (1.142 ns)

 <State 5>: 3.274ns
The critical path consists of the following:
	'add' operation 32 bit ('beta', HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [72]  (1.142 ns)
	'select' operation 32 bit ('beta', HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [74]  (0.286 ns)
	'sub' operation 32 bit ('beta', HLS-benchmarks/DSS/getTanh/src/g.cpp:68->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [81]  (1.142 ns)
	'select' operation 32 bit ('beta', HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [85]  (0.286 ns)
	'select' operation 14 bit ('y', HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [97]  (0.418 ns)

 <State 6>: 3.322ns
The critical path consists of the following:
	'add' operation 32 bit ('beta', HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [93]  (1.142 ns)
	'select' operation 32 bit ('beta', HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [99]  (0.286 ns)
	'select' operation 14 bit ('y', HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [113]  (0.418 ns)
	'sub' operation 14 bit ('y', HLS-benchmarks/DSS/getTanh/src/g.cpp:46->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [121]  (1.058 ns)
	'select' operation 14 bit ('y', HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [128]  (0.418 ns)

 <State 7>: 3.299ns
The critical path consists of the following:
	'add' operation 32 bit ('beta', HLS-benchmarks/DSS/getTanh/src/g.cpp:47->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [122]  (1.142 ns)
	'select' operation 32 bit ('beta', HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [130]  (0.286 ns)
	'select' operation 27 bit ('y', HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [142]  (0.371 ns)
	'sub' operation 27 bit ('x_new', HLS-benchmarks/DSS/getTanh/src/g.cpp:60->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [150]  (1.128 ns)
	'select' operation 27 bit ('x_new', HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [157]  (0.371 ns)

 <State 8>: 3.242ns
The critical path consists of the following:
	'add' operation 32 bit ('beta', HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [152]  (1.142 ns)
	'select' operation 32 bit ('beta', HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [158]  (0.286 ns)
	'select' operation 27 bit ('x_new', HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [170]  (0.345 ns)
	'sub' operation 28 bit ('y', HLS-benchmarks/DSS/getTanh/src/g.cpp:46->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [180]  (1.131 ns)
	'select' operation 28 bit ('y', HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [186]  (0.338 ns)

 <State 9>: 3.294ns
The critical path consists of the following:
	'add' operation 32 bit ('beta', HLS-benchmarks/DSS/getTanh/src/g.cpp:47->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [181]  (1.142 ns)
	'select' operation 32 bit ('beta', HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [187]  (0.286 ns)
	'select' operation 28 bit ('y', HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [199]  (0.357 ns)
	'sub' operation 28 bit ('y', HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [208]  (1.134 ns)
	'select' operation 28 bit ('y', HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [213]  (0.375 ns)

 <State 10>: 3.353ns
The critical path consists of the following:
	'add' operation 32 bit ('beta', HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [209]  (1.142 ns)
	'select' operation 32 bit ('beta', HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [215]  (0.286 ns)
	'select' operation 28 bit ('y', HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [228]  (0.394 ns)
	'sub' operation 28 bit ('y', HLS-benchmarks/DSS/getTanh/src/g.cpp:46->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [236]  (1.137 ns)
	'select' operation 28 bit ('y', HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [242]  (0.394 ns)

 <State 11>: 3.353ns
The critical path consists of the following:
	'add' operation 32 bit ('beta', HLS-benchmarks/DSS/getTanh/src/g.cpp:47->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [237]  (1.142 ns)
	'select' operation 32 bit ('beta', HLS-benchmarks/DSS/getTanh/src/g.cpp:44->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [243]  (0.286 ns)
	'select' operation 28 bit ('y', HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [255]  (0.394 ns)
	'sub' operation 28 bit ('y', HLS-benchmarks/DSS/getTanh/src/g.cpp:61->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [265]  (1.137 ns)
	'select' operation 28 bit ('y', HLS-benchmarks/DSS/getTanh/src/g.cpp:59->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [268]  (0.394 ns)

 <State 12>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln77', HLS-benchmarks/DSS/getTanh/src/g.cpp:77->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [277]  (2.893 ns)

 <State 13>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln77', HLS-benchmarks/DSS/getTanh/src/g.cpp:77->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [277]  (2.893 ns)

 <State 14>: 2.566ns
The critical path consists of the following:
	'add' operation 32 bit ('result_cosh', HLS-benchmarks/DSS/getTanh/src/g.cpp:77->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [279]  (1.142 ns)
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 15>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 16>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 17>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 18>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 19>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 20>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 21>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 22>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 23>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 24>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 25>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 26>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 27>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 28>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 29>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 30>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 31>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 32>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 33>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 34>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 35>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 36>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 37>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 38>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 39>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 40>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 41>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 42>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 43>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 44>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 45>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 46>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 47>: 1.424ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)

 <State 48>: 1.757ns
The critical path consists of the following:
	'load' operation 32 bit ('addr_out_load', HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:41) on array 'addr_out' [290]  (1.297 ns)
	'store' operation 0 bit ('store_ln41', HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:41) of variable 'zext_ln41', HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:41 on local variable 'reuse_addr_reg' [295]  (0.460 ns)

 <State 49>: 3.181ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [285]  (1.424 ns)
	multiplexor before 'phi' operation 32 bit ('result') with incoming values : ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [288]  (0.460 ns)
	'phi' operation 32 bit ('result') with incoming values : ('result', HLS-benchmarks/DSS/getTanh/src/g.cpp:79->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37) [288]  (0.000 ns)
	'store' operation 0 bit ('store_ln41', HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:41) of variable 'result' on array 'A' [293]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
