
RailComDetector.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000106  00800100  000006ae  00000742  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000006ae  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000129  00800206  00800206  00000848  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000848  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000878  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000c8  00000000  00000000  000008b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001416  00000000  00000000  00000980  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ce3  00000000  00000000  00001d96  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000009fb  00000000  00000000  00002a79  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000280  00000000  00000000  00003474  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000877  00000000  00000000  000036f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000756  00000000  00000000  00003f6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000108  00000000  00000000  000046c1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	46 c0       	rjmp	.+140    	; 0x8e <__ctors_end>
   2:	00 00       	nop
   4:	6c c0       	rjmp	.+216    	; 0xde <__vector_1>
   6:	00 00       	nop
   8:	69 c0       	rjmp	.+210    	; 0xdc <__bad_interrupt>
   a:	00 00       	nop
   c:	87 c0       	rjmp	.+270    	; 0x11c <__vector_3>
   e:	00 00       	nop
  10:	65 c0       	rjmp	.+202    	; 0xdc <__bad_interrupt>
  12:	00 00       	nop
  14:	63 c0       	rjmp	.+198    	; 0xdc <__bad_interrupt>
  16:	00 00       	nop
  18:	61 c0       	rjmp	.+194    	; 0xdc <__bad_interrupt>
  1a:	00 00       	nop
  1c:	5f c0       	rjmp	.+190    	; 0xdc <__bad_interrupt>
  1e:	00 00       	nop
  20:	5d c0       	rjmp	.+186    	; 0xdc <__bad_interrupt>
  22:	00 00       	nop
  24:	5b c0       	rjmp	.+182    	; 0xdc <__bad_interrupt>
  26:	00 00       	nop
  28:	59 c0       	rjmp	.+178    	; 0xdc <__bad_interrupt>
  2a:	00 00       	nop
  2c:	57 c0       	rjmp	.+174    	; 0xdc <__bad_interrupt>
  2e:	00 00       	nop
  30:	55 c0       	rjmp	.+170    	; 0xdc <__bad_interrupt>
  32:	00 00       	nop
  34:	53 c0       	rjmp	.+166    	; 0xdc <__bad_interrupt>
  36:	00 00       	nop
  38:	51 c0       	rjmp	.+162    	; 0xdc <__bad_interrupt>
  3a:	00 00       	nop
  3c:	4f c0       	rjmp	.+158    	; 0xdc <__bad_interrupt>
  3e:	00 00       	nop
  40:	4d c0       	rjmp	.+154    	; 0xdc <__bad_interrupt>
  42:	00 00       	nop
  44:	4b c0       	rjmp	.+150    	; 0xdc <__bad_interrupt>
  46:	00 00       	nop
  48:	a7 c0       	rjmp	.+334    	; 0x198 <__vector_18>
  4a:	00 00       	nop
  4c:	47 c0       	rjmp	.+142    	; 0xdc <__bad_interrupt>
  4e:	00 00       	nop
  50:	5f c2       	rjmp	.+1214   	; 0x510 <__vector_20>
  52:	00 00       	nop
  54:	43 c0       	rjmp	.+134    	; 0xdc <__bad_interrupt>
  56:	00 00       	nop
  58:	c7 c2       	rjmp	.+1422   	; 0x5e8 <__vector_22>
  5a:	00 00       	nop
  5c:	3f c0       	rjmp	.+126    	; 0xdc <__bad_interrupt>
  5e:	00 00       	nop
  60:	3d c0       	rjmp	.+122    	; 0xdc <__bad_interrupt>
  62:	00 00       	nop
  64:	3b c0       	rjmp	.+118    	; 0xdc <__bad_interrupt>
  66:	00 00       	nop
  68:	39 c0       	rjmp	.+114    	; 0xdc <__bad_interrupt>
  6a:	00 00       	nop
  6c:	37 c0       	rjmp	.+110    	; 0xdc <__bad_interrupt>
  6e:	00 00       	nop
  70:	ab c0       	rjmp	.+342    	; 0x1c8 <__vector_28>
  72:	00 00       	nop
  74:	33 c0       	rjmp	.+102    	; 0xdc <__bad_interrupt>
  76:	00 00       	nop
  78:	31 c0       	rjmp	.+98     	; 0xdc <__bad_interrupt>
  7a:	00 00       	nop
  7c:	2f c0       	rjmp	.+94     	; 0xdc <__bad_interrupt>
  7e:	00 00       	nop
  80:	2d c0       	rjmp	.+90     	; 0xdc <__bad_interrupt>
  82:	00 00       	nop
  84:	2b c0       	rjmp	.+86     	; 0xdc <__bad_interrupt>
  86:	00 00       	nop
  88:	29 c0       	rjmp	.+82     	; 0xdc <__bad_interrupt>
	...

0000008c <__ctors_start>:
  8c:	3d 03       	fmul	r19, r21

0000008e <__ctors_end>:
  8e:	11 24       	eor	r1, r1
  90:	1f be       	out	0x3f, r1	; 63
  92:	cf ef       	ldi	r28, 0xFF	; 255
  94:	d0 e4       	ldi	r29, 0x40	; 64
  96:	de bf       	out	0x3e, r29	; 62
  98:	cd bf       	out	0x3d, r28	; 61

0000009a <__do_copy_data>:
  9a:	12 e0       	ldi	r17, 0x02	; 2
  9c:	a0 e0       	ldi	r26, 0x00	; 0
  9e:	b1 e0       	ldi	r27, 0x01	; 1
  a0:	ee ea       	ldi	r30, 0xAE	; 174
  a2:	f6 e0       	ldi	r31, 0x06	; 6
  a4:	00 e0       	ldi	r16, 0x00	; 0
  a6:	0b bf       	out	0x3b, r16	; 59
  a8:	02 c0       	rjmp	.+4      	; 0xae <__do_copy_data+0x14>
  aa:	07 90       	elpm	r0, Z+
  ac:	0d 92       	st	X+, r0
  ae:	a6 30       	cpi	r26, 0x06	; 6
  b0:	b1 07       	cpc	r27, r17
  b2:	d9 f7       	brne	.-10     	; 0xaa <__do_copy_data+0x10>

000000b4 <__do_clear_bss>:
  b4:	23 e0       	ldi	r18, 0x03	; 3
  b6:	a6 e0       	ldi	r26, 0x06	; 6
  b8:	b2 e0       	ldi	r27, 0x02	; 2
  ba:	01 c0       	rjmp	.+2      	; 0xbe <.do_clear_bss_start>

000000bc <.do_clear_bss_loop>:
  bc:	1d 92       	st	X+, r1

000000be <.do_clear_bss_start>:
  be:	af 32       	cpi	r26, 0x2F	; 47
  c0:	b2 07       	cpc	r27, r18
  c2:	e1 f7       	brne	.-8      	; 0xbc <.do_clear_bss_loop>

000000c4 <__do_global_ctors>:
  c4:	10 e0       	ldi	r17, 0x00	; 0
  c6:	c7 e4       	ldi	r28, 0x47	; 71
  c8:	d0 e0       	ldi	r29, 0x00	; 0
  ca:	03 c0       	rjmp	.+6      	; 0xd2 <__do_global_ctors+0xe>
  cc:	21 97       	sbiw	r28, 0x01	; 1
  ce:	fe 01       	movw	r30, r28
  d0:	da d2       	rcall	.+1460   	; 0x686 <__tablejump2__>
  d2:	c6 34       	cpi	r28, 0x46	; 70
  d4:	d1 07       	cpc	r29, r17
  d6:	d1 f7       	brne	.-12     	; 0xcc <__do_global_ctors+0x8>
  d8:	a3 d0       	rcall	.+326    	; 0x220 <main>
  da:	e7 c2       	rjmp	.+1486   	; 0x6aa <_exit>

000000dc <__bad_interrupt>:
  dc:	91 cf       	rjmp	.-222    	; 0x0 <__vectors>

000000de <__vector_1>:

volatile bool bOccupied = false;
bool bPreviousOccupied = false;

ISR(INT0_vect)	//	Occupancy detection : enter occupied state
{
  de:	1f 92       	push	r1
  e0:	0f 92       	push	r0
  e2:	0f b6       	in	r0, 0x3f	; 63
  e4:	0f 92       	push	r0
  e6:	11 24       	eor	r1, r1
  e8:	0b b6       	in	r0, 0x3b	; 59
  ea:	0f 92       	push	r0
  ec:	8f 93       	push	r24
  ee:	ef 93       	push	r30
  f0:	ff 93       	push	r31
	TIFR0 = 0xFF;			//	Clear all pending interrupts from TimerCounter0
  f2:	8f ef       	ldi	r24, 0xFF	; 255
  f4:	85 bb       	out	0x15, r24	; 21
	TIMSK0 |= (1 << TOIE0);	//	Enable TC0 Overflow Interrupt
  f6:	ee e6       	ldi	r30, 0x6E	; 110
  f8:	f0 e0       	ldi	r31, 0x00	; 0
  fa:	80 81       	ld	r24, Z
  fc:	81 60       	ori	r24, 0x01	; 1
  fe:	80 83       	st	Z, r24
	TCNT0 = 0;				//	start new delay
 100:	16 bc       	out	0x26, r1	; 38
	bOccupied = true;
 102:	81 e0       	ldi	r24, 0x01	; 1
 104:	80 93 08 02 	sts	0x0208, r24	; 0x800208 <bOccupied>
}
 108:	ff 91       	pop	r31
 10a:	ef 91       	pop	r30
 10c:	8f 91       	pop	r24
 10e:	0f 90       	pop	r0
 110:	0b be       	out	0x3b, r0	; 59
 112:	0f 90       	pop	r0
 114:	0f be       	out	0x3f, r0	; 63
 116:	0f 90       	pop	r0
 118:	1f 90       	pop	r1
 11a:	18 95       	reti

0000011c <__vector_3>:

ISR(INT2_vect)	//	RailComGap detection
{	
 11c:	1f 92       	push	r1
 11e:	0f 92       	push	r0
 120:	0f b6       	in	r0, 0x3f	; 63
 122:	0f 92       	push	r0
 124:	11 24       	eor	r1, r1
 126:	0b b6       	in	r0, 0x3b	; 59
 128:	0f 92       	push	r0
 12a:	8f 93       	push	r24
 12c:	ef 93       	push	r30
 12e:	ff 93       	push	r31
//	if((1 << PINB2) == (PINB & (1 << PINB2)))
	if(EICRA & (1 << ISC20))
 130:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <__TEXT_REGION_LENGTH__+0x7e0069>
 134:	84 ff       	sbrs	r24, 4
 136:	1c c0       	rjmp	.+56     	; 0x170 <__vector_3+0x54>
	{
		//	Rising Edge --> End of RailCom Gap
		EICRA = (2 << ISC20) | (2 << ISC00);	//	INT2 & INT0 falling Edge Interrupt Request
 138:	82 e2       	ldi	r24, 0x22	; 34
 13a:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x7e0069>
		EIMSK = (1 << INT0) | (1 << INT2);		//	External Interrupt Request 2 and 0 Enable
 13e:	85 e0       	ldi	r24, 0x05	; 5
 140:	8d bb       	out	0x1d, r24	; 29
		UCSR1B &= ~(1 << RXEN1);				//	Receiver Disable
 142:	e9 ec       	ldi	r30, 0xC9	; 201
 144:	f0 e0       	ldi	r31, 0x00	; 0
 146:	80 81       	ld	r24, Z
 148:	8f 7e       	andi	r24, 0xEF	; 239
 14a:	80 83       	st	Z, r24
		if (!bRxError && (dataCounter > 0))
 14c:	80 91 1f 02 	lds	r24, 0x021F	; 0x80021f <bRxError>
 150:	81 11       	cpse	r24, r1
 152:	05 c0       	rjmp	.+10     	; 0x15e <__vector_3+0x42>
 154:	80 91 29 02 	lds	r24, 0x0229	; 0x800229 <dataCounter>
 158:	81 11       	cpse	r24, r1
 15a:	03 c0       	rjmp	.+6      	; 0x162 <__vector_3+0x46>
 15c:	03 c0       	rjmp	.+6      	; 0x164 <__vector_3+0x48>
 15e:	80 e0       	ldi	r24, 0x00	; 0
 160:	01 c0       	rjmp	.+2      	; 0x164 <__vector_3+0x48>
 162:	81 e0       	ldi	r24, 0x01	; 1
 164:	88 23       	and	r24, r24
 166:	71 f0       	breq	.+28     	; 0x184 <__vector_3+0x68>
		{
			bRailComDataReady = true;
 168:	81 e0       	ldi	r24, 0x01	; 1
 16a:	80 93 20 02 	sts	0x0220, r24	; 0x800220 <bRailComDataReady>
 16e:	0a c0       	rjmp	.+20     	; 0x184 <__vector_3+0x68>
		}
	}
	else
	{
		//	Falling Edge --> Start of RailCom Gap
		bRxError = false;
 170:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <bRxError>
		EICRA = (3 << ISC20);					//	INT2 Rising Edge Interrupt Request
 174:	80 e3       	ldi	r24, 0x30	; 48
 176:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x7e0069>
		EIMSK = (1 << INT2);					//	this clears INT0 Interrupt enable mask
 17a:	84 e0       	ldi	r24, 0x04	; 4
 17c:	8d bb       	out	0x1d, r24	; 29
		UCSR1B = (1 << RXCIE1) | (1 << RXEN1);	// Receiver Enable, RX Complete Interrupt Enable
 17e:	80 e9       	ldi	r24, 0x90	; 144
 180:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>
	}
}
 184:	ff 91       	pop	r31
 186:	ef 91       	pop	r30
 188:	8f 91       	pop	r24
 18a:	0f 90       	pop	r0
 18c:	0b be       	out	0x3b, r0	; 59
 18e:	0f 90       	pop	r0
 190:	0f be       	out	0x3f, r0	; 63
 192:	0f 90       	pop	r0
 194:	1f 90       	pop	r1
 196:	18 95       	reti

00000198 <__vector_18>:

ISR(TIMER0_OVF_vect)	//	Occupancy detection timeout : enter idle state
{
 198:	1f 92       	push	r1
 19a:	0f 92       	push	r0
 19c:	0f b6       	in	r0, 0x3f	; 63
 19e:	0f 92       	push	r0
 1a0:	11 24       	eor	r1, r1
 1a2:	8f 93       	push	r24
	TIFR0 = 0xFF;	//	Clear all pending interrupts
 1a4:	8f ef       	ldi	r24, 0xFF	; 255
 1a6:	85 bb       	out	0x15, r24	; 21
	TIMSK0 = 0;		//	Disable further interrupts from timer
 1a8:	10 92 6e 00 	sts	0x006E, r1	; 0x80006e <__TEXT_REGION_LENGTH__+0x7e006e>
	bOccupied = false;
 1ac:	10 92 08 02 	sts	0x0208, r1	; 0x800208 <bOccupied>
	bHighAddressValid = false;
 1b0:	10 92 1d 02 	sts	0x021D, r1	; 0x80021d <bHighAddressValid>
	bLowAddressValid = false;
 1b4:	10 92 1e 02 	sts	0x021E, r1	; 0x80021e <bLowAddressValid>
	bAddressResponded = false;
 1b8:	10 92 1c 02 	sts	0x021C, r1	; 0x80021c <bAddressResponded>
}
 1bc:	8f 91       	pop	r24
 1be:	0f 90       	pop	r0
 1c0:	0f be       	out	0x3f, r0	; 63
 1c2:	0f 90       	pop	r0
 1c4:	1f 90       	pop	r1
 1c6:	18 95       	reti

000001c8 <__vector_28>:

ISR(USART1_RX_vect)
{
 1c8:	1f 92       	push	r1
 1ca:	0f 92       	push	r0
 1cc:	0f b6       	in	r0, 0x3f	; 63
 1ce:	0f 92       	push	r0
 1d0:	11 24       	eor	r1, r1
 1d2:	0b b6       	in	r0, 0x3b	; 59
 1d4:	0f 92       	push	r0
 1d6:	8f 93       	push	r24
 1d8:	9f 93       	push	r25
 1da:	ef 93       	push	r30
 1dc:	ff 93       	push	r31
	uint8_t RxErrors = UCSR1A & ((1 << FE1) | (1 << DOR1) | (1 << UPE1));
 1de:	80 91 c8 00 	lds	r24, 0x00C8	; 0x8000c8 <__TEXT_REGION_LENGTH__+0x7e00c8>
 1e2:	8c 71       	andi	r24, 0x1C	; 28
	RawRailcomMessage[dataCounter++] = UDR1;
 1e4:	e0 91 29 02 	lds	r30, 0x0229	; 0x800229 <dataCounter>
 1e8:	91 e0       	ldi	r25, 0x01	; 1
 1ea:	9e 0f       	add	r25, r30
 1ec:	90 93 29 02 	sts	0x0229, r25	; 0x800229 <dataCounter>
 1f0:	f0 e0       	ldi	r31, 0x00	; 0
 1f2:	90 91 ce 00 	lds	r25, 0x00CE	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7e00ce>
 1f6:	ef 5d       	subi	r30, 0xDF	; 223
 1f8:	fd 4f       	sbci	r31, 0xFD	; 253
 1fa:	90 83       	st	Z, r25
	
	if(RxErrors)
 1fc:	88 23       	and	r24, r24
 1fe:	29 f0       	breq	.+10     	; 0x20a <__vector_28+0x42>
	{
		dataCounter = 0;
 200:	10 92 29 02 	sts	0x0229, r1	; 0x800229 <dataCounter>
		bRxError = true;
 204:	81 e0       	ldi	r24, 0x01	; 1
 206:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <bRxError>
	}
}
 20a:	ff 91       	pop	r31
 20c:	ef 91       	pop	r30
 20e:	9f 91       	pop	r25
 210:	8f 91       	pop	r24
 212:	0f 90       	pop	r0
 214:	0b be       	out	0x3b, r0	; 59
 216:	0f 90       	pop	r0
 218:	0f be       	out	0x3f, r0	; 63
 21a:	0f 90       	pop	r0
 21c:	1f 90       	pop	r1
 21e:	18 95       	reti

00000220 <main>:

uint8_t resetSource = 0;

int main(void)
{
 220:	cf 93       	push	r28
 222:	df 93       	push	r29
 224:	cd b7       	in	r28, 0x3d	; 61
 226:	de b7       	in	r29, 0x3e	; 62
 228:	61 97       	sbiw	r28, 0x11	; 17
 22a:	0f b6       	in	r0, 0x3f	; 63
 22c:	f8 94       	cli
 22e:	de bf       	out	0x3e, r29	; 62
 230:	0f be       	out	0x3f, r0	; 63
 232:	cd bf       	out	0x3d, r28	; 61
	resetSource = MCUSR;
 234:	84 b7       	in	r24, 0x34	; 52
 236:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <__data_end>
	MCUSR = 0;
 23a:	14 be       	out	0x34, r1	; 52
	
	EICRA = (2 << ISC20) | (2 << ISC00);	//	INT2 and INT0 falling Edge Interrupt Request
 23c:	82 e2       	ldi	r24, 0x22	; 34
 23e:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x7e0069>
	EIMSK = (1 << INT2) | (1 << INT0);	//	External Interrupt Request 2 and 0 Enable
 242:	85 e0       	ldi	r24, 0x05	; 5
 244:	8d bb       	out	0x1d, r24	; 29

	
	//	USART1 Initialization (RailCom)
	UBRR1 = (F_CPU / (16 * RAILCOM_BAUDRATE)) - 1;	//	Baudrate
 246:	24 e0       	ldi	r18, 0x04	; 4
 248:	30 e0       	ldi	r19, 0x00	; 0
 24a:	30 93 cd 00 	sts	0x00CD, r19	; 0x8000cd <__TEXT_REGION_LENGTH__+0x7e00cd>
 24e:	20 93 cc 00 	sts	0x00CC, r18	; 0x8000cc <__TEXT_REGION_LENGTH__+0x7e00cc>
	UCSR1C = (3 << UCSZ10);	//	8-bit Data Size, No Parity, 1 Stop-bit
 252:	96 e0       	ldi	r25, 0x06	; 6
 254:	90 93 ca 00 	sts	0x00CA, r25	; 0x8000ca <__TEXT_REGION_LENGTH__+0x7e00ca>
	
	//	TimerCounter0 Initialization (Occupancy Detection)
	TCCR0B = (5 << CS00);	//	1024 prescaller
 258:	85 bd       	out	0x25, r24	; 37
	TIMSK0 = (1 << TOIE0);	//	Enable TCO overflow interrupt
 25a:	81 e0       	ldi	r24, 0x01	; 1
 25c:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__TEXT_REGION_LENGTH__+0x7e006e>

	XpressNetClientSetup(XPRESSNETADDRESS);
 260:	8f e1       	ldi	r24, 0x1F	; 31
 262:	89 83       	std	Y+1, r24	; 0x01
 264:	ce 01       	movw	r24, r28
 266:	01 96       	adiw	r24, 0x01	; 1
 268:	05 d1       	rcall	.+522    	; 0x474 <_Z20XpressNetClientSetupRKh>
	
	sei();	//	Enable Global Interrupts
 26a:	78 94       	sei
		
    while (1) 
    {
		if(bOccupied != bPreviousOccupied)
 26c:	90 91 08 02 	lds	r25, 0x0208	; 0x800208 <bOccupied>
 270:	80 91 07 02 	lds	r24, 0x0207	; 0x800207 <bPreviousOccupied>
 274:	98 17       	cp	r25, r24
 276:	e1 f0       	breq	.+56     	; 0x2b0 <main+0x90>
		{
			bPreviousOccupied = bOccupied;
 278:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <bOccupied>
 27c:	80 93 07 02 	sts	0x0207, r24	; 0x800207 <bPreviousOccupied>
			uint8_t IdleMessage[] = {0x6, 0x73, 0xF0, 0x00, 0x01, 0x00};
 280:	86 e0       	ldi	r24, 0x06	; 6
 282:	e0 e0       	ldi	r30, 0x00	; 0
 284:	f1 e0       	ldi	r31, 0x01	; 1
 286:	de 01       	movw	r26, r28
 288:	12 96       	adiw	r26, 0x02	; 2
 28a:	01 90       	ld	r0, Z+
 28c:	0d 92       	st	X+, r0
 28e:	8a 95       	dec	r24
 290:	e1 f7       	brne	.-8      	; 0x28a <main+0x6a>
				
			if(bOccupied)
 292:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <bOccupied>
 296:	88 23       	and	r24, r24
 298:	11 f0       	breq	.+4      	; 0x29e <main+0x7e>
			{
				IdleMessage[2] = 0xF1;
 29a:	81 ef       	ldi	r24, 0xF1	; 241
 29c:	8c 83       	std	Y+4, r24	; 0x04
			}
			
			IdleMessage[5] = IdleMessage[1] ^ IdleMessage[2] ^ IdleMessage[3] ^ IdleMessage[4];
 29e:	9c 81       	ldd	r25, Y+4	; 0x04
 2a0:	83 e7       	ldi	r24, 0x73	; 115
 2a2:	89 27       	eor	r24, r25
 2a4:	91 e0       	ldi	r25, 0x01	; 1
 2a6:	89 27       	eor	r24, r25
 2a8:	8f 83       	std	Y+7, r24	; 0x07
			XpressNetClientRespond(IdleMessage);
 2aa:	ce 01       	movw	r24, r28
 2ac:	02 96       	adiw	r24, 0x02	; 2
 2ae:	0a d1       	rcall	.+532    	; 0x4c4 <_Z22XpressNetClientRespondPKh>
			
		}	//	new occupancy state
		
		if(bXpressNetMessageFromHostReady)
 2b0:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <bXpressNetMessageFromHostReady>
		{
			
		}	//	bXpressNetMessageReady
		
		if(bRailComDataReady)
 2b4:	80 91 20 02 	lds	r24, 0x0220	; 0x800220 <bRailComDataReady>
 2b8:	88 23       	and	r24, r24
 2ba:	c1 f2       	breq	.-80     	; 0x26c <main+0x4c>
		{

			memset(RailcomBuffer, 0, 8);
 2bc:	88 e0       	ldi	r24, 0x08	; 8
 2be:	e3 e1       	ldi	r30, 0x13	; 19
 2c0:	f2 e0       	ldi	r31, 0x02	; 2
 2c2:	df 01       	movw	r26, r30
 2c4:	98 2f       	mov	r25, r24
 2c6:	1d 92       	st	X+, r1
 2c8:	9a 95       	dec	r25
 2ca:	e9 f7       	brne	.-6      	; 0x2c6 <main+0xa6>
			memset(RailComMessage, 0, 8);
 2cc:	eb e0       	ldi	r30, 0x0B	; 11
 2ce:	f2 e0       	ldi	r31, 0x02	; 2
 2d0:	df 01       	movw	r26, r30
 2d2:	1d 92       	st	X+, r1
 2d4:	8a 95       	dec	r24
 2d6:	e9 f7       	brne	.-6      	; 0x2d2 <main+0xb2>

			cli();
 2d8:	f8 94       	cli
			uint8_t RailcomCount = dataCounter;
 2da:	10 91 29 02 	lds	r17, 0x0229	; 0x800229 <dataCounter>
			dataCounter = 0;
 2de:	10 92 29 02 	sts	0x0229, r1	; 0x800229 <dataCounter>
			bRailComDataReady = false;
 2e2:	10 92 20 02 	sts	0x0220, r1	; 0x800220 <bRailComDataReady>
			memcpy(RailcomBuffer, (const void*)RawRailcomMessage, RailcomCount);
 2e6:	41 2f       	mov	r20, r17
 2e8:	50 e0       	ldi	r21, 0x00	; 0
 2ea:	61 e2       	ldi	r22, 0x21	; 33
 2ec:	72 e0       	ldi	r23, 0x02	; 2
 2ee:	83 e1       	ldi	r24, 0x13	; 19
 2f0:	92 e0       	ldi	r25, 0x02	; 2
 2f2:	d2 d1       	rcall	.+932    	; 0x698 <memcpy>
			sei();
 2f4:	78 94       	sei

			bool ErrorInFrame = false;
			for(uint8_t index = 0; index < RailcomCount; index++)
 2f6:	20 e0       	ldi	r18, 0x00	; 0
			dataCounter = 0;
			bRailComDataReady = false;
			memcpy(RailcomBuffer, (const void*)RawRailcomMessage, RailcomCount);
			sei();

			bool ErrorInFrame = false;
 2f8:	40 e0       	ldi	r20, 0x00	; 0
			for(uint8_t index = 0; index < RailcomCount; index++)
 2fa:	21 17       	cp	r18, r17
 2fc:	98 f4       	brcc	.+38     	; 0x324 <main+0x104>
			{
				RailComMessage[index] = RailComEncoding[RailcomBuffer[index]];
 2fe:	82 2f       	mov	r24, r18
 300:	90 e0       	ldi	r25, 0x00	; 0
 302:	fc 01       	movw	r30, r24
 304:	ed 5e       	subi	r30, 0xED	; 237
 306:	fd 4f       	sbci	r31, 0xFD	; 253
 308:	e0 81       	ld	r30, Z
 30a:	f0 e0       	ldi	r31, 0x00	; 0
 30c:	ea 5f       	subi	r30, 0xFA	; 250
 30e:	fe 4f       	sbci	r31, 0xFE	; 254
 310:	30 81       	ld	r19, Z
 312:	fc 01       	movw	r30, r24
 314:	e5 5f       	subi	r30, 0xF5	; 245
 316:	fd 4f       	sbci	r31, 0xFD	; 253
 318:	30 83       	st	Z, r19
				if(RailComMessage[index] & 0x80)
 31a:	33 23       	and	r19, r19
 31c:	0c f4       	brge	.+2      	; 0x320 <main+0x100>
				{
					ErrorInFrame = true;
 31e:	41 e0       	ldi	r20, 0x01	; 1
			bRailComDataReady = false;
			memcpy(RailcomBuffer, (const void*)RawRailcomMessage, RailcomCount);
			sei();

			bool ErrorInFrame = false;
			for(uint8_t index = 0; index < RailcomCount; index++)
 320:	2f 5f       	subi	r18, 0xFF	; 255
 322:	eb cf       	rjmp	.-42     	; 0x2fa <main+0xda>
				{
					ErrorInFrame = true;
				}
			}
		
			if(!ErrorInFrame)
 324:	41 11       	cpse	r20, r1
 326:	a2 cf       	rjmp	.-188    	; 0x26c <main+0x4c>
			{
				uint8_t MessageID = (RailComMessage[0] & 0x3C) >> 2;
 328:	20 91 0b 02 	lds	r18, 0x020B	; 0x80020b <RailComMessage>
 32c:	82 2f       	mov	r24, r18
 32e:	8c 73       	andi	r24, 0x3C	; 60
 330:	90 e0       	ldi	r25, 0x00	; 0
				switch(MessageID)
 332:	96 95       	lsr	r25
 334:	87 95       	ror	r24
 336:	96 95       	lsr	r25
 338:	87 95       	ror	r24
 33a:	81 30       	cpi	r24, 0x01	; 1
 33c:	91 05       	cpc	r25, r1
 33e:	19 f0       	breq	.+6      	; 0x346 <main+0x126>
 340:	02 97       	sbiw	r24, 0x02	; 2
 342:	71 f0       	breq	.+28     	; 0x360 <main+0x140>
 344:	19 c0       	rjmp	.+50     	; 0x378 <main+0x158>
						break;
					}
				
					case 1:		//	app:adr_low
					{
						MyAddress.AddrLow = ((RailComMessage[0] & 0x03) << 6) + (RailComMessage[1] & 0x3F);
 346:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <RailComMessage+0x1>
 34a:	8f 73       	andi	r24, 0x3F	; 63
 34c:	b0 e4       	ldi	r27, 0x40	; 64
 34e:	2b 9f       	mul	r18, r27
 350:	80 0d       	add	r24, r0
 352:	11 24       	eor	r1, r1
 354:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <MyAddress+0x1>
						bLowAddressValid = true;
 358:	81 e0       	ldi	r24, 0x01	; 1
 35a:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <bLowAddressValid>
						break;
 35e:	0c c0       	rjmp	.+24     	; 0x378 <main+0x158>
					}
				
					case 2:		//	app:adr_high
					{
						MyAddress.AddrHigh = ((RailComMessage[0] & 0x03) << 6) + (RailComMessage[1] & 0x3F);
 360:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <RailComMessage+0x1>
 364:	8f 73       	andi	r24, 0x3F	; 63
 366:	90 e4       	ldi	r25, 0x40	; 64
 368:	29 9f       	mul	r18, r25
 36a:	80 0d       	add	r24, r0
 36c:	11 24       	eor	r1, r1
 36e:	80 93 09 02 	sts	0x0209, r24	; 0x800209 <MyAddress>
						bHighAddressValid = true;
 372:	81 e0       	ldi	r24, 0x01	; 1
 374:	80 93 1d 02 	sts	0x021D, r24	; 0x80021d <bHighAddressValid>
					{
					
					}
				}
				
				if((true == bHighAddressValid) && (true == bLowAddressValid) && (false == bAddressResponded))
 378:	80 91 1d 02 	lds	r24, 0x021D	; 0x80021d <bHighAddressValid>
 37c:	88 23       	and	r24, r24
 37e:	51 f0       	breq	.+20     	; 0x394 <main+0x174>
 380:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <bLowAddressValid>
 384:	88 23       	and	r24, r24
 386:	41 f0       	breq	.+16     	; 0x398 <main+0x178>
 388:	90 91 1c 02 	lds	r25, 0x021C	; 0x80021c <bAddressResponded>
 38c:	99 23       	and	r25, r25
 38e:	29 f0       	breq	.+10     	; 0x39a <main+0x17a>
 390:	80 e0       	ldi	r24, 0x00	; 0
 392:	03 c0       	rjmp	.+6      	; 0x39a <main+0x17a>
 394:	80 e0       	ldi	r24, 0x00	; 0
 396:	01 c0       	rjmp	.+2      	; 0x39a <main+0x17a>
 398:	80 e0       	ldi	r24, 0x00	; 0
 39a:	88 23       	and	r24, r24
 39c:	09 f4       	brne	.+2      	; 0x3a0 <main+0x180>
 39e:	66 cf       	rjmp	.-308    	; 0x26c <main+0x4c>
				{
					//	Send new address to master
					uint8_t msg[16];
					msg[0] =  8;
 3a0:	88 e0       	ldi	r24, 0x08	; 8
 3a2:	8a 83       	std	Y+2, r24	; 0x02
					msg[1] = 0x75;
 3a4:	85 e7       	ldi	r24, 0x75	; 117
 3a6:	8b 83       	std	Y+3, r24	; 0x03
					msg[2] = 0xF2;
 3a8:	82 ef       	ldi	r24, 0xF2	; 242
 3aa:	8c 83       	std	Y+4, r24	; 0x04
					msg[3] =  0;
 3ac:	1d 82       	std	Y+5, r1	; 0x05
					msg[4] =  1;
 3ae:	11 e0       	ldi	r17, 0x01	; 1
 3b0:	1e 83       	std	Y+6, r17	; 0x06
					msg[5] = MyAddress.AddrHigh;
 3b2:	e9 e0       	ldi	r30, 0x09	; 9
 3b4:	f2 e0       	ldi	r31, 0x02	; 2
 3b6:	20 81       	ld	r18, Z
 3b8:	2f 83       	std	Y+7, r18	; 0x07
					msg[6] = MyAddress.AddrLow;
 3ba:	81 81       	ldd	r24, Z+1	; 0x01
 3bc:	88 87       	std	Y+8, r24	; 0x08
					msg[7] = msg[1] ^ msg[2] ^ msg[3] ^ msg[4] ^ msg[5] ^ msg[6];
 3be:	96 e8       	ldi	r25, 0x86	; 134
 3c0:	92 27       	eor	r25, r18
 3c2:	89 27       	eor	r24, r25
					
					XpressNetClientRespond(msg);
 3c4:	89 87       	std	Y+9, r24	; 0x09
 3c6:	ce 01       	movw	r24, r28
 3c8:	02 96       	adiw	r24, 0x02	; 2
 3ca:	7c d0       	rcall	.+248    	; 0x4c4 <_Z22XpressNetClientRespondPKh>
					
					bAddressResponded = true;
 3cc:	10 93 1c 02 	sts	0x021C, r17	; 0x80021c <bAddressResponded>
 3d0:	4d cf       	rjmp	.-358    	; 0x26c <main+0x4c>

000003d2 <_ZN10RingBufferC1Ev>:
 *  Author: VdBer
 */ 

#include "ringbuffer.h"

RingBuffer::RingBuffer()
 3d2:	fc 01       	movw	r30, r24
:	m_iBegin(0),
	m_iEnd(0),
	m_bEmpty(true)
 3d4:	10 82       	st	Z, r1
 3d6:	11 82       	std	Z+1, r1	; 0x01
 3d8:	81 e0       	ldi	r24, 0x01	; 1
 3da:	82 83       	std	Z+2, r24	; 0x02
 3dc:	08 95       	ret

000003de <_ZN10RingBuffer6InsertEh>:
{
}

RingBuffer::BufferStatus RingBuffer::Insert(uint8_t data)
{
 3de:	fc 01       	movw	r30, r24
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
 3e0:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
 3e2:	f8 94       	cli
	{
		if((m_iEnd == m_iBegin) && !m_bEmpty)
 3e4:	21 81       	ldd	r18, Z+1	; 0x01
 3e6:	80 81       	ld	r24, Z
 3e8:	28 13       	cpse	r18, r24
 3ea:	05 c0       	rjmp	.+10     	; 0x3f6 <_ZN10RingBuffer6InsertEh+0x18>
 3ec:	82 81       	ldd	r24, Z+2	; 0x02
 3ee:	88 23       	and	r24, r24
 3f0:	21 f0       	breq	.+8      	; 0x3fa <_ZN10RingBuffer6InsertEh+0x1c>
 3f2:	80 e0       	ldi	r24, 0x00	; 0
 3f4:	03 c0       	rjmp	.+6      	; 0x3fc <_ZN10RingBuffer6InsertEh+0x1e>
 3f6:	80 e0       	ldi	r24, 0x00	; 0
 3f8:	01 c0       	rjmp	.+2      	; 0x3fc <_ZN10RingBuffer6InsertEh+0x1e>
 3fa:	81 e0       	ldi	r24, 0x01	; 1
 3fc:	81 11       	cpse	r24, r1
 3fe:	0d c0       	rjmp	.+26     	; 0x41a <__LOCK_REGION_LENGTH__+0x1a>
		return BufferFull;

		m_pBuffer[m_iEnd++] = data;
 400:	81 81       	ldd	r24, Z+1	; 0x01
 402:	21 e0       	ldi	r18, 0x01	; 1
 404:	28 0f       	add	r18, r24
 406:	21 83       	std	Z+1, r18	; 0x01
 408:	df 01       	movw	r26, r30
 40a:	a8 0f       	add	r26, r24
 40c:	b1 1d       	adc	r27, r1
 40e:	13 96       	adiw	r26, 0x03	; 3
 410:	6c 93       	st	X, r22

		if(m_iEnd > SIZE - 1)
 412:	81 81       	ldd	r24, Z+1	; 0x01
		m_iEnd = 0;

		m_bEmpty = false;
 414:	12 82       	std	Z+2, r1	; 0x02
		
		return Success;
 416:	80 e0       	ldi	r24, 0x00	; 0
 418:	01 c0       	rjmp	.+2      	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
RingBuffer::BufferStatus RingBuffer::Insert(uint8_t data)
{
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
	{
		if((m_iEnd == m_iBegin) && !m_bEmpty)
		return BufferFull;
 41a:	81 e0       	ldi	r24, 0x01	; 1
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
 41c:	9f bf       	out	0x3f, r25	; 63

		m_bEmpty = false;
		
		return Success;
	}
}
 41e:	08 95       	ret

00000420 <_ZN10RingBuffer8RetrieveEPh>:

RingBuffer::BufferStatus RingBuffer::Retrieve(uint8_t* pData)
{
 420:	fc 01       	movw	r30, r24
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
 422:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
 424:	f8 94       	cli
	{
		if(m_bEmpty)
 426:	82 81       	ldd	r24, Z+2	; 0x02
 428:	81 11       	cpse	r24, r1
 42a:	13 c0       	rjmp	.+38     	; 0x452 <_ZN10RingBuffer8RetrieveEPh+0x32>
		{
			return BufferEmpty;
		}
		
		*pData = m_pBuffer[m_iBegin];
 42c:	80 81       	ld	r24, Z
 42e:	df 01       	movw	r26, r30
 430:	a8 0f       	add	r26, r24
 432:	b1 1d       	adc	r27, r1
 434:	13 96       	adiw	r26, 0x03	; 3
 436:	8c 91       	ld	r24, X
 438:	db 01       	movw	r26, r22
 43a:	8c 93       	st	X, r24
		
		if(++m_iBegin > SIZE - 1)
 43c:	80 81       	ld	r24, Z
 43e:	8f 5f       	subi	r24, 0xFF	; 255
 440:	80 83       	st	Z, r24
		{
			m_iBegin = 0;
		}
		
		if(m_iBegin == m_iEnd)
 442:	20 81       	ld	r18, Z
 444:	81 81       	ldd	r24, Z+1	; 0x01
 446:	28 13       	cpse	r18, r24
 448:	06 c0       	rjmp	.+12     	; 0x456 <_ZN10RingBuffer8RetrieveEPh+0x36>
		{
			m_bEmpty = true;
 44a:	81 e0       	ldi	r24, 0x01	; 1
 44c:	82 83       	std	Z+2, r24	; 0x02
		}
		
		return Success;
 44e:	80 e0       	ldi	r24, 0x00	; 0
 450:	03 c0       	rjmp	.+6      	; 0x458 <_ZN10RingBuffer8RetrieveEPh+0x38>
{
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
	{
		if(m_bEmpty)
		{
			return BufferEmpty;
 452:	82 e0       	ldi	r24, 0x02	; 2
 454:	01 c0       	rjmp	.+2      	; 0x458 <_ZN10RingBuffer8RetrieveEPh+0x38>
		if(m_iBegin == m_iEnd)
		{
			m_bEmpty = true;
		}
		
		return Success;
 456:	80 e0       	ldi	r24, 0x00	; 0
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
 458:	9f bf       	out	0x3f, r25	; 63
	}
}
 45a:	08 95       	ret

0000045c <_ZN10RingBuffer13BufferIsEmptyEv>:

const bool RingBuffer::BufferIsEmpty(void)
{
	return m_bEmpty;
 45c:	fc 01       	movw	r30, r24
 45e:	82 81       	ldd	r24, Z+2	; 0x02
}
 460:	08 95       	ret

00000462 <_Z41__static_initialization_and_destruction_0ii>:
	else
	{
		UCSR0B &= ~((1 << TXEN0) | (1 << TXCIE0));
		PORTD &= ~(1 << PORTD7);
	}
 462:	01 97       	sbiw	r24, 0x01	; 1
 464:	31 f4       	brne	.+12     	; 0x472 <_Z41__static_initialization_and_destruction_0ii+0x10>
 466:	6f 3f       	cpi	r22, 0xFF	; 255
 468:	7f 4f       	sbci	r23, 0xFF	; 255
 46a:	19 f4       	brne	.+6      	; 0x472 <_Z41__static_initialization_and_destruction_0ii+0x10>
*/

#include "XpressNetClient.h"

uint8_t m_CallByte;
RingBuffer m_Buffer;
 46c:	8b e2       	ldi	r24, 0x2B	; 43
 46e:	92 e0       	ldi	r25, 0x02	; 2
 470:	b0 cf       	rjmp	.-160    	; 0x3d2 <_ZN10RingBufferC1Ev>
 472:	08 95       	ret

00000474 <_Z20XpressNetClientSetupRKh>:
volatile uint8_t m_TransmitCounter;

void XpressNetClientSetup(const uint8_t& XpressNetAddress /* = XPRESSNETADDRESS */)
{
	m_CallByte = 0x40 + XpressNetAddress;
 474:	fc 01       	movw	r30, r24
 476:	80 81       	ld	r24, Z
 478:	80 5c       	subi	r24, 0xC0	; 192
 47a:	80 93 2e 03 	sts	0x032E, r24	; 0x80032e <m_CallByte>
	for(uint8_t x = 0x40; x != 0; x >>= 1)
 47e:	80 e4       	ldi	r24, 0x40	; 64
 480:	88 23       	and	r24, r24
 482:	61 f0       	breq	.+24     	; 0x49c <_Z20XpressNetClientSetupRKh+0x28>
	{
		if(m_CallByte & x)
 484:	90 91 2e 03 	lds	r25, 0x032E	; 0x80032e <m_CallByte>
 488:	28 2f       	mov	r18, r24
 48a:	29 23       	and	r18, r25
 48c:	19 f0       	breq	.+6      	; 0x494 <_Z20XpressNetClientSetupRKh+0x20>
		{
			m_CallByte ^= 0x80;
 48e:	90 58       	subi	r25, 0x80	; 128
 490:	90 93 2e 03 	sts	0x032E, r25	; 0x80032e <m_CallByte>
volatile uint8_t m_TransmitCounter;

void XpressNetClientSetup(const uint8_t& XpressNetAddress /* = XPRESSNETADDRESS */)
{
	m_CallByte = 0x40 + XpressNetAddress;
	for(uint8_t x = 0x40; x != 0; x >>= 1)
 494:	90 e0       	ldi	r25, 0x00	; 0
 496:	95 95       	asr	r25
 498:	87 95       	ror	r24
 49a:	f2 cf       	rjmp	.-28     	; 0x480 <_Z20XpressNetClientSetupRKh+0xc>
			m_CallByte ^= 0x80;
		}
	}
	
	//	PORTD bit 7 used for RS485 Direction
	PORTD &= !0x80;
 49c:	8b b1       	in	r24, 0x0b	; 11
 49e:	1b b8       	out	0x0b, r1	; 11
	DDRD = 0x80;
 4a0:	80 e8       	ldi	r24, 0x80	; 128
 4a2:	8a b9       	out	0x0a, r24	; 10
	
	//	USART0 initialization (ExpressNet)
	UBRR0 = (F_CPU / (16 * XPRESSNET_BAUDRATE)) - 1;
 4a4:	83 e1       	ldi	r24, 0x13	; 19
 4a6:	90 e0       	ldi	r25, 0x00	; 0
 4a8:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
 4ac:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
	UCSR0A = (1 << MPCM0);
 4b0:	81 e0       	ldi	r24, 0x01	; 1
 4b2:	80 93 c0 00 	sts	0x00C0, r24	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
	UCSR0C = (0 << USBS0) | (3 << UCSZ00);
 4b6:	86 e0       	ldi	r24, 0x06	; 6
 4b8:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
	UCSR0B = (1 << UCSZ02) | (1 << RXEN0) | (1 << RXCIE0);
 4bc:	84 e9       	ldi	r24, 0x94	; 148
 4be:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
 4c2:	08 95       	ret

000004c4 <_Z22XpressNetClientRespondPKh>:
}

RingBuffer::BufferStatus XpressNetClientRespond(const uint8_t* const pResponse)
{
 4c4:	ff 92       	push	r15
 4c6:	0f 93       	push	r16
 4c8:	1f 93       	push	r17
 4ca:	cf 93       	push	r28
 4cc:	df 93       	push	r29
 4ce:	8c 01       	movw	r16, r24
	RingBuffer::BufferStatus status = RingBuffer::Success;
	
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
 4d0:	ff b6       	in	r15, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
 4d2:	f8 94       	cli
 4d4:	91 e0       	ldi	r25, 0x01	; 1
	UCSR0B = (1 << UCSZ02) | (1 << RXEN0) | (1 << RXCIE0);
}

RingBuffer::BufferStatus XpressNetClientRespond(const uint8_t* const pResponse)
{
	RingBuffer::BufferStatus status = RingBuffer::Success;
 4d6:	80 e0       	ldi	r24, 0x00	; 0
	
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
 4d8:	99 23       	and	r25, r25
 4da:	99 f0       	breq	.+38     	; 0x502 <_Z22XpressNetClientRespondPKh+0x3e>
	{
		uint8_t msgLength = pResponse[0];
 4dc:	f8 01       	movw	r30, r16
 4de:	d0 81       	ld	r29, Z
		for(uint8_t i = 0; i < msgLength; i++)
 4e0:	c0 e0       	ldi	r28, 0x00	; 0

RingBuffer::BufferStatus XpressNetClientRespond(const uint8_t* const pResponse)
{
	RingBuffer::BufferStatus status = RingBuffer::Success;
	
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
 4e2:	90 e0       	ldi	r25, 0x00	; 0
	{
		uint8_t msgLength = pResponse[0];
		for(uint8_t i = 0; i < msgLength; i++)
 4e4:	cd 17       	cp	r28, r29
 4e6:	c0 f7       	brcc	.-16     	; 0x4d8 <_Z22XpressNetClientRespondPKh+0x14>
		{
			status = m_Buffer.Insert(pResponse[i]);
 4e8:	f8 01       	movw	r30, r16
 4ea:	ec 0f       	add	r30, r28
 4ec:	f1 1d       	adc	r31, r1
 4ee:	60 81       	ld	r22, Z
 4f0:	8b e2       	ldi	r24, 0x2B	; 43
 4f2:	92 e0       	ldi	r25, 0x02	; 2
 4f4:	74 df       	rcall	.-280    	; 0x3de <_ZN10RingBuffer6InsertEh>
			if(status != RingBuffer::Success)
 4f6:	88 23       	and	r24, r24
 4f8:	11 f0       	breq	.+4      	; 0x4fe <_Z22XpressNetClientRespondPKh+0x3a>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
 4fa:	ff be       	out	0x3f, r15	; 63
    __asm__ volatile ("" ::: "memory");
 4fc:	03 c0       	rjmp	.+6      	; 0x504 <_Z22XpressNetClientRespondPKh+0x40>
	RingBuffer::BufferStatus status = RingBuffer::Success;
	
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
	{
		uint8_t msgLength = pResponse[0];
		for(uint8_t i = 0; i < msgLength; i++)
 4fe:	cf 5f       	subi	r28, 0xFF	; 255
 500:	f0 cf       	rjmp	.-32     	; 0x4e2 <_Z22XpressNetClientRespondPKh+0x1e>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
 502:	ff be       	out	0x3f, r15	; 63
				return status;
			}
		}
	}
	return status;
}
 504:	df 91       	pop	r29
 506:	cf 91       	pop	r28
 508:	1f 91       	pop	r17
 50a:	0f 91       	pop	r16
 50c:	ff 90       	pop	r15
 50e:	08 95       	ret

00000510 <__vector_20>:

ISR(USART0_RX_vect)
{
 510:	1f 92       	push	r1
 512:	0f 92       	push	r0
 514:	0f b6       	in	r0, 0x3f	; 63
 516:	0f 92       	push	r0
 518:	11 24       	eor	r1, r1
 51a:	0b b6       	in	r0, 0x3b	; 59
 51c:	0f 92       	push	r0
 51e:	2f 93       	push	r18
 520:	3f 93       	push	r19
 522:	4f 93       	push	r20
 524:	5f 93       	push	r21
 526:	6f 93       	push	r22
 528:	7f 93       	push	r23
 52a:	8f 93       	push	r24
 52c:	9f 93       	push	r25
 52e:	af 93       	push	r26
 530:	bf 93       	push	r27
 532:	ef 93       	push	r30
 534:	ff 93       	push	r31
 536:	cf 93       	push	r28
 538:	df 93       	push	r29
 53a:	1f 92       	push	r1
 53c:	cd b7       	in	r28, 0x3d	; 61
 53e:	de b7       	in	r29, 0x3e	; 62
	uint8_t RxErrors = UCSR0A & ((1 << FE0) | (1 << DOR0) | (1 << UPE0));
 540:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
 544:	8c 71       	andi	r24, 0x1C	; 28
	uint8_t data = UDR0;
 546:	90 91 c6 00 	lds	r25, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
	if(!RxErrors)
 54a:	81 11       	cpse	r24, r1
 54c:	32 c0       	rjmp	.+100    	; 0x5b2 <__vector_20+0xa2>
	{
		if(UCSR0A & (1 << MPCM0))
 54e:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
 552:	80 ff       	sbrs	r24, 0
 554:	33 c0       	rjmp	.+102    	; 0x5bc <__vector_20+0xac>
		{
			if(data == m_CallByte)
 556:	80 91 2e 03 	lds	r24, 0x032E	; 0x80032e <m_CallByte>
 55a:	98 13       	cpse	r25, r24
 55c:	2f c0       	rjmp	.+94     	; 0x5bc <__vector_20+0xac>
			{
				if(!(m_Buffer.BufferIsEmpty()))
 55e:	8b e2       	ldi	r24, 0x2B	; 43
 560:	92 e0       	ldi	r25, 0x02	; 2
 562:	7c df       	rcall	.-264    	; 0x45c <_ZN10RingBuffer13BufferIsEmptyEv>
 564:	81 11       	cpse	r24, r1
 566:	2a c0       	rjmp	.+84     	; 0x5bc <__vector_20+0xac>
				{
					if(0 == m_TransmitCounter)
 568:	80 91 2a 02 	lds	r24, 0x022A	; 0x80022a <m_TransmitCounter>
 56c:	81 11       	cpse	r24, r1
 56e:	26 c0       	rjmp	.+76     	; 0x5bc <__vector_20+0xac>
					{
						m_Buffer.Retrieve((uint8_t*)&m_TransmitCounter);
 570:	6a e2       	ldi	r22, 0x2A	; 42
 572:	72 e0       	ldi	r23, 0x02	; 2
 574:	8b e2       	ldi	r24, 0x2B	; 43
 576:	92 e0       	ldi	r25, 0x02	; 2
 578:	53 df       	rcall	.-346    	; 0x420 <_ZN10RingBuffer8RetrieveEPh>
						m_TransmitCounter--;
 57a:	80 91 2a 02 	lds	r24, 0x022A	; 0x80022a <m_TransmitCounter>
 57e:	81 50       	subi	r24, 0x01	; 1
 580:	80 93 2a 02 	sts	0x022A, r24	; 0x80022a <m_TransmitCounter>
						uint8_t firstData;
						m_Buffer.Retrieve(&firstData);
 584:	be 01       	movw	r22, r28
 586:	6f 5f       	subi	r22, 0xFF	; 255
 588:	7f 4f       	sbci	r23, 0xFF	; 255
 58a:	8b e2       	ldi	r24, 0x2B	; 43
 58c:	92 e0       	ldi	r25, 0x02	; 2
 58e:	48 df       	rcall	.-368    	; 0x420 <_ZN10RingBuffer8RetrieveEPh>
						m_TransmitCounter--;
 590:	80 91 2a 02 	lds	r24, 0x022A	; 0x80022a <m_TransmitCounter>
 594:	81 50       	subi	r24, 0x01	; 1
 596:	80 93 2a 02 	sts	0x022A, r24	; 0x80022a <m_TransmitCounter>
						PORTD |= (1 << PORTD7);
 59a:	8b b1       	in	r24, 0x0b	; 11
 59c:	80 68       	ori	r24, 0x80	; 128
 59e:	8b b9       	out	0x0b, r24	; 11
						UCSR0B |= (1 << TXEN0) | (1 << TXCIE0);
 5a0:	e1 ec       	ldi	r30, 0xC1	; 193
 5a2:	f0 e0       	ldi	r31, 0x00	; 0
 5a4:	80 81       	ld	r24, Z
 5a6:	88 64       	ori	r24, 0x48	; 72
 5a8:	80 83       	st	Z, r24
						UDR0 = firstData;
 5aa:	89 81       	ldd	r24, Y+1	; 0x01
 5ac:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
 5b0:	05 c0       	rjmp	.+10     	; 0x5bc <__vector_20+0xac>
			//	
		}
	}	//	!RxErrors
	else
	{
		UCSR0A |= (1 << MPCM0);
 5b2:	e0 ec       	ldi	r30, 0xC0	; 192
 5b4:	f0 e0       	ldi	r31, 0x00	; 0
 5b6:	80 81       	ld	r24, Z
 5b8:	81 60       	ori	r24, 0x01	; 1
 5ba:	80 83       	st	Z, r24
	}
}
 5bc:	0f 90       	pop	r0
 5be:	df 91       	pop	r29
 5c0:	cf 91       	pop	r28
 5c2:	ff 91       	pop	r31
 5c4:	ef 91       	pop	r30
 5c6:	bf 91       	pop	r27
 5c8:	af 91       	pop	r26
 5ca:	9f 91       	pop	r25
 5cc:	8f 91       	pop	r24
 5ce:	7f 91       	pop	r23
 5d0:	6f 91       	pop	r22
 5d2:	5f 91       	pop	r21
 5d4:	4f 91       	pop	r20
 5d6:	3f 91       	pop	r19
 5d8:	2f 91       	pop	r18
 5da:	0f 90       	pop	r0
 5dc:	0b be       	out	0x3b, r0	; 59
 5de:	0f 90       	pop	r0
 5e0:	0f be       	out	0x3f, r0	; 63
 5e2:	0f 90       	pop	r0
 5e4:	1f 90       	pop	r1
 5e6:	18 95       	reti

000005e8 <__vector_22>:

ISR(USART0_TX_vect)
{
 5e8:	1f 92       	push	r1
 5ea:	0f 92       	push	r0
 5ec:	0f b6       	in	r0, 0x3f	; 63
 5ee:	0f 92       	push	r0
 5f0:	11 24       	eor	r1, r1
 5f2:	0b b6       	in	r0, 0x3b	; 59
 5f4:	0f 92       	push	r0
 5f6:	2f 93       	push	r18
 5f8:	3f 93       	push	r19
 5fa:	4f 93       	push	r20
 5fc:	5f 93       	push	r21
 5fe:	6f 93       	push	r22
 600:	7f 93       	push	r23
 602:	8f 93       	push	r24
 604:	9f 93       	push	r25
 606:	af 93       	push	r26
 608:	bf 93       	push	r27
 60a:	ef 93       	push	r30
 60c:	ff 93       	push	r31
 60e:	cf 93       	push	r28
 610:	df 93       	push	r29
 612:	1f 92       	push	r1
 614:	cd b7       	in	r28, 0x3d	; 61
 616:	de b7       	in	r29, 0x3e	; 62
	if(m_TransmitCounter)
 618:	80 91 2a 02 	lds	r24, 0x022A	; 0x80022a <m_TransmitCounter>
 61c:	88 23       	and	r24, r24
 61e:	79 f0       	breq	.+30     	; 0x63e <__vector_22+0x56>
	{
		uint8_t data;
		m_Buffer.Retrieve(&data);
 620:	be 01       	movw	r22, r28
 622:	6f 5f       	subi	r22, 0xFF	; 255
 624:	7f 4f       	sbci	r23, 0xFF	; 255
 626:	8b e2       	ldi	r24, 0x2B	; 43
 628:	92 e0       	ldi	r25, 0x02	; 2
 62a:	fa de       	rcall	.-524    	; 0x420 <_ZN10RingBuffer8RetrieveEPh>
		m_TransmitCounter--;
 62c:	80 91 2a 02 	lds	r24, 0x022A	; 0x80022a <m_TransmitCounter>
 630:	81 50       	subi	r24, 0x01	; 1
 632:	80 93 2a 02 	sts	0x022A, r24	; 0x80022a <m_TransmitCounter>
		UDR0 = data;
 636:	89 81       	ldd	r24, Y+1	; 0x01
 638:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
 63c:	08 c0       	rjmp	.+16     	; 0x64e <__vector_22+0x66>
	}
	else
	{
		UCSR0B &= ~((1 << TXEN0) | (1 << TXCIE0));
 63e:	e1 ec       	ldi	r30, 0xC1	; 193
 640:	f0 e0       	ldi	r31, 0x00	; 0
 642:	80 81       	ld	r24, Z
 644:	87 7b       	andi	r24, 0xB7	; 183
 646:	80 83       	st	Z, r24
		PORTD &= ~(1 << PORTD7);
 648:	8b b1       	in	r24, 0x0b	; 11
 64a:	8f 77       	andi	r24, 0x7F	; 127
 64c:	8b b9       	out	0x0b, r24	; 11
	}
 64e:	0f 90       	pop	r0
 650:	df 91       	pop	r29
 652:	cf 91       	pop	r28
 654:	ff 91       	pop	r31
 656:	ef 91       	pop	r30
 658:	bf 91       	pop	r27
 65a:	af 91       	pop	r26
 65c:	9f 91       	pop	r25
 65e:	8f 91       	pop	r24
 660:	7f 91       	pop	r23
 662:	6f 91       	pop	r22
 664:	5f 91       	pop	r21
 666:	4f 91       	pop	r20
 668:	3f 91       	pop	r19
 66a:	2f 91       	pop	r18
 66c:	0f 90       	pop	r0
 66e:	0b be       	out	0x3b, r0	; 59
 670:	0f 90       	pop	r0
 672:	0f be       	out	0x3f, r0	; 63
 674:	0f 90       	pop	r0
 676:	1f 90       	pop	r1
 678:	18 95       	reti

0000067a <_GLOBAL__sub_I_m_CallByte>:
 67a:	6f ef       	ldi	r22, 0xFF	; 255
 67c:	7f ef       	ldi	r23, 0xFF	; 255
 67e:	81 e0       	ldi	r24, 0x01	; 1
 680:	90 e0       	ldi	r25, 0x00	; 0
 682:	ef ce       	rjmp	.-546    	; 0x462 <_Z41__static_initialization_and_destruction_0ii>
 684:	08 95       	ret

00000686 <__tablejump2__>:
 686:	ee 0f       	add	r30, r30
 688:	ff 1f       	adc	r31, r31
 68a:	00 24       	eor	r0, r0
 68c:	00 1c       	adc	r0, r0
 68e:	0b be       	out	0x3b, r0	; 59
 690:	07 90       	elpm	r0, Z+
 692:	f6 91       	elpm	r31, Z
 694:	e0 2d       	mov	r30, r0
 696:	09 94       	ijmp

00000698 <memcpy>:
 698:	fb 01       	movw	r30, r22
 69a:	dc 01       	movw	r26, r24
 69c:	02 c0       	rjmp	.+4      	; 0x6a2 <memcpy+0xa>
 69e:	01 90       	ld	r0, Z+
 6a0:	0d 92       	st	X+, r0
 6a2:	41 50       	subi	r20, 0x01	; 1
 6a4:	50 40       	sbci	r21, 0x00	; 0
 6a6:	d8 f7       	brcc	.-10     	; 0x69e <memcpy+0x6>
 6a8:	08 95       	ret

000006aa <_exit>:
 6aa:	f8 94       	cli

000006ac <__stop_program>:
 6ac:	ff cf       	rjmp	.-2      	; 0x6ac <__stop_program>
