from pymtl3 import *
from pymtl3.stdlib import stream
from pymtl3.passes.backends.verilog import *
from os import path


# Pymtl3 harness for the `Wishbone` module.
class WishboneAdderHarness(VerilogPlaceholder, Component):
    # Constructor

    def construct(s):
        # Interface

        s.recv = stream.ifcs.RecvIfcRTL(mk_bits(70))
        s.send = stream.ifcs.SendIfcRTL(mk_bits(33))

        # Name of the top level module to be imported
        s.set_metadata(VerilogPlaceholderPass.top_module, "WishboneAdderHarness")
        # Source file path
        # The ../ is necessary here because pytest is run from the build directory
        s.set_metadata(
            VerilogPlaceholderPass.src_file,
            (path.dirname(__file__) +  "/wishbone_adder.v"),
        )
        # def line_trace( s ):
        #     return f"{s.in_} ({s.reg_out}) {s.out}"
