Running: xsim.dir/tb_UART_controller_time_synth/xsimk.exe -simmode gui -wdb tb_UART_controller_time_synth.wdb -simrunnum 0 -socket 57558
Design successfully loaded
Design Loading Memory Usage: 11192 KB (Peak: 11192 KB)
Design Loading CPU Usage: 0 ms
Simulation completed
Simulation Memory Usage: 12880 KB (Peak: 12880 KB)
Simulation CPU Usage: 46 ms
