Analysis & Synthesis report for wrapper_wave_generator
Mon Mar 31 23:32:09 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|now_state
 11. State Machine - |wrapper_wave_generator|setup_codec:CODEC_SETUP|i2c_codec_ctrl:I2C_PROTOCOL|i2c_fsm
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: wave_gen:wave_gen_to_wm8731|mux_5to1:wave_phase_step
 17. Parameter Settings for User Entity Instance: wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen
 18. Parameter Settings for User Entity Instance: wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|clk_div:clk_div_inst|mux_5to1:mux_clk
 19. Parameter Settings for User Entity Instance: wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|lfsr:lfsr_inst
 20. Parameter Settings for User Entity Instance: wave_gen:wave_gen_to_wm8731|mux_6to1:mux_amp
 21. Parameter Settings for User Entity Instance: wave_gen:wave_gen_to_wm8731|Amp:amp_wave|mux_5to1:mux_amp
 22. Parameter Settings for User Entity Instance: gen12Mhz:PLL_12MHZ|gen12Mhz_0002:gen12mhz_inst|altera_pll:altera_pll_i
 23. Parameter Settings for User Entity Instance: setup_codec:CODEC_SETUP|i2c_codec_ctrl:I2C_PROTOCOL
 24. Parameter Settings for User Entity Instance: setup_codec:CODEC_SETUP|codec_config_by_i2c:CONFIG_DATA
 25. Parameter Settings for User Entity Instance: p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER
 26. Parameter Settings for User Entity Instance: p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG
 27. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[23].PISO_FF"
 28. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[22].PISO_FF"
 29. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[21].PISO_FF"
 30. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[20].PISO_FF"
 31. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[19].PISO_FF"
 32. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[18].PISO_FF"
 33. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[17].PISO_FF"
 34. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[16].PISO_FF"
 35. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[15].PISO_FF"
 36. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[14].PISO_FF"
 37. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[13].PISO_FF"
 38. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[12].PISO_FF"
 39. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[11].PISO_FF"
 40. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[10].PISO_FF"
 41. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[9].PISO_FF"
 42. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[8].PISO_FF"
 43. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[7].PISO_FF"
 44. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[6].PISO_FF"
 45. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[5].PISO_FF"
 46. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[4].PISO_FF"
 47. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[3].PISO_FF"
 48. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[2].PISO_FF"
 49. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[1].PISO_FF"
 50. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[0].PISO_FF"
 51. Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER"
 52. Port Connectivity Checks: "setup_codec:CODEC_SETUP|i2c_codec_ctrl:I2C_PROTOCOL"
 53. Port Connectivity Checks: "gen12Mhz:PLL_12MHZ"
 54. Port Connectivity Checks: "wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[15].step"
 55. Port Connectivity Checks: "wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[0].step"
 56. Port Connectivity Checks: "wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp"
 57. Port Connectivity Checks: "wave_gen:wave_gen_to_wm8731|Amp:amp_wave|mux_5to1:mux_amp"
 58. Port Connectivity Checks: "wave_gen:wave_gen_to_wm8731|Amp:amp_wave"
 59. Port Connectivity Checks: "wave_gen:wave_gen_to_wm8731|mux_6to1:mux_amp"
 60. Port Connectivity Checks: "wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen"
 61. Port Connectivity Checks: "wave_gen:wave_gen_to_wm8731|square_wave:square_wv|square_lut:square_lut"
 62. Port Connectivity Checks: "wave_gen:wave_gen_to_wm8731|mux_5to1:wave_phase_step"
 63. Post-Synthesis Netlist Statistics for Top Partition
 64. Elapsed Time Per Partition
 65. Analysis & Synthesis Messages
 66. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Mar 31 23:32:09 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; wrapper_wave_generator                         ;
; Top-level Entity Name           ; wrapper_wave_generator                         ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 225                                            ;
; Total pins                      ; 76                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 1                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                     ;
+---------------------------------------------------------------------------------+------------------------+------------------------+
; Option                                                                          ; Setting                ; Default Value          ;
+---------------------------------------------------------------------------------+------------------------+------------------------+
; Device                                                                          ; 5CSXFC6D6F31C6         ;                        ;
; Top-level entity name                                                           ; wrapper_wave_generator ; wrapper_wave_generator ;
; Family name                                                                     ; Cyclone V              ; Cyclone V              ;
; Use smart compilation                                                           ; Off                    ; Off                    ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                     ; On                     ;
; Enable compact report table                                                     ; Off                    ; Off                    ;
; Restructure Multiplexers                                                        ; Auto                   ; Auto                   ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                    ; Off                    ;
; Create Debugging Nodes for IP Cores                                             ; Off                    ; Off                    ;
; Preserve fewer node names                                                       ; On                     ; On                     ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                 ; Enable                 ;
; Verilog Version                                                                 ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                                    ; VHDL_1993              ; VHDL_1993              ;
; State Machine Processing                                                        ; Auto                   ; Auto                   ;
; Safe State Machine                                                              ; Off                    ; Off                    ;
; Extract Verilog State Machines                                                  ; On                     ; On                     ;
; Extract VHDL State Machines                                                     ; On                     ; On                     ;
; Ignore Verilog initial constructs                                               ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                                      ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops                                  ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                     ; On                     ;
; Infer RAMs from Raw Logic                                                       ; On                     ; On                     ;
; Parallel Synthesis                                                              ; On                     ; On                     ;
; DSP Block Balancing                                                             ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                                              ; On                     ; On                     ;
; Power-Up Don't Care                                                             ; On                     ; On                     ;
; Remove Redundant Logic Cells                                                    ; Off                    ; Off                    ;
; Remove Duplicate Registers                                                      ; On                     ; On                     ;
; Ignore CARRY Buffers                                                            ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                                          ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                                           ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                                            ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                                             ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                    ; Off                    ;
; Optimization Technique                                                          ; Balanced               ; Balanced               ;
; Carry Chain Length                                                              ; 70                     ; 70                     ;
; Auto Carry Chains                                                               ; On                     ; On                     ;
; Auto Open-Drain Pins                                                            ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                    ; Off                    ;
; Auto ROM Replacement                                                            ; On                     ; On                     ;
; Auto RAM Replacement                                                            ; On                     ; On                     ;
; Auto DSP Block Replacement                                                      ; On                     ; On                     ;
; Auto Shift Register Replacement                                                 ; Auto                   ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                                   ; On                     ; On                     ;
; Strict RAM Replacement                                                          ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                                               ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                                          ; Off                    ; Off                    ;
; Auto Resource Sharing                                                           ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                                              ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                                              ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                                   ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                             ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                                         ; On                     ; On                     ;
; Report Parameter Settings                                                       ; On                     ; On                     ;
; Report Source Assignments                                                       ; On                     ; On                     ;
; Report Connectivity Checks                                                      ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                    ; Off                    ;
; Synchronization Register Chain Length                                           ; 3                      ; 3                      ;
; Power Optimization During Synthesis                                             ; Normal compilation     ; Normal compilation     ;
; HDL message level                                                               ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages                                 ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                   ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                   ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                    ; 100                    ;
; Clock MUX Protection                                                            ; On                     ; On                     ;
; Auto Gated Clock Conversion                                                     ; Off                    ; Off                    ;
; Block Design Naming                                                             ; Auto                   ; Auto                   ;
; SDC constraint protection                                                       ; Off                    ; Off                    ;
; Synthesis Effort                                                                ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                     ; On                     ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                    ; Off                    ;
; Analysis & Synthesis Message Level                                              ; Medium                 ; Medium                 ;
; Disable Register Merging Across Hierarchies                                     ; Auto                   ; Auto                   ;
; Resource Aware Inference For Block RAM                                          ; On                     ; On                     ;
; Automatic Parallel Synthesis                                                    ; On                     ; On                     ;
; Partial Reconfiguration Bitstream ID                                            ; Off                    ; Off                    ;
+---------------------------------------------------------------------------------+------------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                                                               ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                           ; Library  ;
+----------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+----------+
; ../00_src/Wave/Triangle/00_src/triangle_wave.sv                                                                ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Triangle/00_src/triangle_wave.sv        ;          ;
; ../00_src/Wave/Triangle/00_src/triangle_lut.sv                                                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Triangle/00_src/triangle_lut.sv         ;          ;
; ../00_src/Wave/Square/00_src/square_wave.sv                                                                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Square/00_src/square_wave.sv            ;          ;
; ../00_src/Wave/Square/00_src/square_lut.sv                                                                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Square/00_src/square_lut.sv             ;          ;
; ../00_src/Wave/Sine/00_src/sine_wave.sv                                                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Sine/00_src/sine_wave.sv                ;          ;
; ../00_src/Wave/Sine/00_src/sine_lut.sv                                                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Sine/00_src/sine_lut.sv                 ;          ;
; ../00_src/Wave/Sawtooth/00_src/sawtooth_wave.sv                                                                ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Sawtooth/00_src/sawtooth_wave.sv        ;          ;
; ../00_src/Wave/Sawtooth/00_src/sawtooth_lut.sv                                                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Sawtooth/00_src/sawtooth_lut.sv         ;          ;
; ../00_src/Wave/Ecg/00_src/ecg_wave.sv                                                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Ecg/00_src/ecg_wave.sv                  ;          ;
; ../00_src/Wave/Ecg/00_src/ecg_lut.sv                                                                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Ecg/00_src/ecg_lut.sv                   ;          ;
; ../00_src/Wave/phase_accumulator.sv                                                                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/phase_accumulator.sv                    ;          ;
; ../00_src/PrefixMultiplication/00_src/boothmul.sv                                                              ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/PrefixMultiplication/00_src/boothmul.sv      ;          ;
; ../00_src/PrefixMultiplication/00_src/booth_substep.sv                                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/PrefixMultiplication/00_src/booth_substep.sv ;          ;
; ../00_src/Noise/00_src/noise_generator.sv                                                                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Noise/00_src/noise_generator.sv              ;          ;
; ../00_src/Noise/00_src/lfsr.sv                                                                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Noise/00_src/lfsr.sv                         ;          ;
; ../00_src/Noise/00_src/clk_div.sv                                                                              ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Noise/00_src/clk_div.sv                      ;          ;
; ../00_src/btn_detect/00_src/edge_rise_set_en.sv                                                                ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/btn_detect/00_src/edge_rise_set_en.sv        ;          ;
; ../00_src/wave_gen.sv                                                                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/wave_gen.sv                                  ;          ;
; ../00_src/mux_6to1.sv                                                                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/mux_6to1.sv                                  ;          ;
; ../00_src/mux_5to1.sv                                                                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/mux_5to1.sv                                  ;          ;
; ../00_src/Amp/00_src/Amp.sv                                                                                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Amp/00_src/Amp.sv                            ;          ;
; set_en_when_edge_rise.sv                                                                                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/set_en_when_edge_rise.sv                     ;          ;
; setup_codec.sv                                                                                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/setup_codec.sv                               ;          ;
; piso_shift_reg.sv                                                                                              ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/piso_shift_reg.sv                            ;          ;
; p2s_buffer_rjm_codec.sv                                                                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/p2s_buffer_rjm_codec.sv                      ;          ;
; i2c_codec_ctrl.sv                                                                                              ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/i2c_codec_ctrl.sv                            ;          ;
; forever_set_en_when_edge_rise.sv                                                                               ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/forever_set_en_when_edge_rise.sv             ;          ;
; codec_config_by_i2c.sv                                                                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/codec_config_by_i2c.sv                       ;          ;
; wrapper_wave_generator.sv                                                                                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv                    ;          ;
; gen12Mhz.v                                                                                                     ; yes             ; User Wizard-Generated File   ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/gen12Mhz.v                                   ; gen12Mhz ;
; gen12Mhz/gen12Mhz_0002.v                                                                                       ; yes             ; User Verilog HDL File        ; C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/gen12Mhz/gen12Mhz_0002.v                     ; gen12Mhz ;
; /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/ecg/00_src/ecg_mem.dump           ; yes             ; Auto-Found Unspecified File  ; /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/ecg/00_src/ecg_mem.dump                   ;          ;
; /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/sine/00_src/sine_mem.dump         ; yes             ; Auto-Found Unspecified File  ; /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/sine/00_src/sine_mem.dump                 ;          ;
; /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/sawtooth/00_src/sawtooth_mem.dump ; yes             ; Auto-Found Unspecified File  ; /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/sawtooth/00_src/sawtooth_mem.dump         ;          ;
; /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/square/00_src/square_mem.dump     ; yes             ; Auto-Found Unspecified File  ; /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/square/00_src/square_mem.dump             ;          ;
; /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/triangle/00_src/triangle_mem.dump ; yes             ; Auto-Found Unspecified File  ; /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/triangle/00_src/triangle_mem.dump         ;          ;
; altera_pll.v                                                                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v                                                 ;          ;
+----------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 510            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 803            ;
;     -- 7 input functions                    ; 25             ;
;     -- 6 input functions                    ; 174            ;
;     -- 5 input functions                    ; 182            ;
;     -- 4 input functions                    ; 114            ;
;     -- <=3 input functions                  ; 308            ;
;                                             ;                ;
; Dedicated logic registers                   ; 225            ;
;                                             ;                ;
; I/O pins                                    ; 76             ;
;                                             ;                ;
; Total DSP Blocks                            ; 1              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 151            ;
; Total fan-out                               ; 4316           ;
; Average fan-out                             ; 3.65           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                  ; Entity Name                   ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; |wrapper_wave_generator                          ; 803 (1)             ; 225 (16)                  ; 0                 ; 1          ; 76   ; 0            ; |wrapper_wave_generator                                                                                              ; wrapper_wave_generator        ; work         ;
;    |forever_set_en_when_edge_rise:DONE_CF|       ; 2 (1)               ; 3 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|forever_set_en_when_edge_rise:DONE_CF                                                        ; forever_set_en_when_edge_rise ; work         ;
;       |set_en_when_edge_rise:KEY_TO_COUNT|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|forever_set_en_when_edge_rise:DONE_CF|set_en_when_edge_rise:KEY_TO_COUNT                     ; set_en_when_edge_rise         ; work         ;
;    |gen12Mhz:PLL_12MHZ|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|gen12Mhz:PLL_12MHZ                                                                           ; gen12Mhz                      ; gen12Mhz     ;
;       |gen12Mhz_0002:gen12mhz_inst|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|gen12Mhz:PLL_12MHZ|gen12Mhz_0002:gen12mhz_inst                                               ; gen12Mhz_0002                 ; gen12Mhz     ;
;          |altera_pll:altera_pll_i|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|gen12Mhz:PLL_12MHZ|gen12Mhz_0002:gen12mhz_inst|altera_pll:altera_pll_i                       ; altera_pll                    ; work         ;
;    |p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|      ; 19 (19)             ; 37 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER                                                       ; p2s_buffer_rjm_codec          ; work         ;
;       |piso_shift_reg:PISO_REG|                  ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG                               ; piso_shift_reg                ; work         ;
;          |d_ff:GEN_PISO_REG[0].PISO_FF|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[0].PISO_FF  ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[10].PISO_FF|         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[10].PISO_FF ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[11].PISO_FF|         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[11].PISO_FF ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[12].PISO_FF|         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[12].PISO_FF ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[13].PISO_FF|         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[13].PISO_FF ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[14].PISO_FF|         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[14].PISO_FF ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[15].PISO_FF|         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[15].PISO_FF ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[16].PISO_FF|         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[16].PISO_FF ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[17].PISO_FF|         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[17].PISO_FF ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[18].PISO_FF|         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[18].PISO_FF ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[19].PISO_FF|         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[19].PISO_FF ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[1].PISO_FF|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[1].PISO_FF  ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[20].PISO_FF|         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[20].PISO_FF ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[21].PISO_FF|         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[21].PISO_FF ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[22].PISO_FF|         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[22].PISO_FF ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[23].PISO_FF|         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[23].PISO_FF ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[2].PISO_FF|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[2].PISO_FF  ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[3].PISO_FF|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[3].PISO_FF  ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[4].PISO_FF|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[4].PISO_FF  ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[5].PISO_FF|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[5].PISO_FF  ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[6].PISO_FF|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[6].PISO_FF  ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[7].PISO_FF|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[7].PISO_FF  ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[8].PISO_FF|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[8].PISO_FF  ; d_ff                          ; work         ;
;          |d_ff:GEN_PISO_REG[9].PISO_FF|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[9].PISO_FF  ; d_ff                          ; work         ;
;    |set_en_when_edge_rise:SW_TO_CONFIG|          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|set_en_when_edge_rise:SW_TO_CONFIG                                                           ; set_en_when_edge_rise         ; work         ;
;    |setup_codec:CODEC_SETUP|                     ; 172 (0)             ; 89 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|setup_codec:CODEC_SETUP                                                                      ; setup_codec                   ; work         ;
;       |codec_config_by_i2c:CONFIG_DATA|          ; 12 (12)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|setup_codec:CODEC_SETUP|codec_config_by_i2c:CONFIG_DATA                                      ; codec_config_by_i2c           ; work         ;
;       |i2c_codec_ctrl:I2C_PROTOCOL|              ; 160 (160)           ; 83 (83)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|setup_codec:CODEC_SETUP|i2c_codec_ctrl:I2C_PROTOCOL                                          ; i2c_codec_ctrl                ; work         ;
;    |wave_gen:wave_gen_to_wm8731|                 ; 608 (26)            ; 78 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731                                                                  ; wave_gen                      ; work         ;
;       |Amp:amp_wave|                             ; 264 (4)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave                                                     ; Amp                           ; work         ;
;          |boothmul:mul_amp|                      ; 257 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp                                    ; boothmul                      ; work         ;
;             |booth_substep:booth_steps[0].step|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[0].step  ; booth_substep                 ; work         ;
;             |booth_substep:booth_steps[10].step| ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[10].step ; booth_substep                 ; work         ;
;             |booth_substep:booth_steps[11].step| ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[11].step ; booth_substep                 ; work         ;
;             |booth_substep:booth_steps[12].step| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[12].step ; booth_substep                 ; work         ;
;             |booth_substep:booth_steps[1].step|  ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[1].step  ; booth_substep                 ; work         ;
;             |booth_substep:booth_steps[2].step|  ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[2].step  ; booth_substep                 ; work         ;
;             |booth_substep:booth_steps[3].step|  ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[3].step  ; booth_substep                 ; work         ;
;             |booth_substep:booth_steps[4].step|  ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[4].step  ; booth_substep                 ; work         ;
;             |booth_substep:booth_steps[5].step|  ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[5].step  ; booth_substep                 ; work         ;
;             |booth_substep:booth_steps[6].step|  ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[6].step  ; booth_substep                 ; work         ;
;             |booth_substep:booth_steps[7].step|  ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[7].step  ; booth_substep                 ; work         ;
;             |booth_substep:booth_steps[8].step|  ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[8].step  ; booth_substep                 ; work         ;
;             |booth_substep:booth_steps[9].step|  ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[9].step  ; booth_substep                 ; work         ;
;          |mux_5to1:mux_amp|                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|mux_5to1:mux_amp                                    ; mux_5to1                      ; work         ;
;       |ecg_wave:ecg_wv|                          ; 201 (0)             ; 42 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv                                                  ; ecg_wave                      ; work         ;
;          |ecg_lut:ecg_lut|                       ; 146 (146)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|ecg_lut:ecg_lut                                  ; ecg_lut                       ; work         ;
;          |phase_accumulator:ecg_phase_acc|       ; 55 (55)             ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc                  ; phase_accumulator             ; work         ;
;       |edge_rise_set_en:Debounce_btn0|           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|edge_rise_set_en:Debounce_btn0                                   ; edge_rise_set_en              ; work         ;
;       |edge_rise_set_en:Debounce_btn1|           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|edge_rise_set_en:Debounce_btn1                                   ; edge_rise_set_en              ; work         ;
;       |edge_rise_set_en:Debounce_btn2|           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|edge_rise_set_en:Debounce_btn2                                   ; edge_rise_set_en              ; work         ;
;       |edge_rise_set_en:Debounce_btn3|           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|edge_rise_set_en:Debounce_btn3                                   ; edge_rise_set_en              ; work         ;
;       |mux_6to1:mux_amp|                         ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|mux_6to1:mux_amp                                                 ; mux_6to1                      ; work         ;
;       |noise_generator:noise_gen|                ; 32 (0)              ; 23 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen                                        ; noise_generator               ; work         ;
;          |clk_div:clk_div_inst|                  ; 15 (9)              ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|clk_div:clk_div_inst                   ; clk_div                       ; work         ;
;             |mux_5to1:mux_clk|                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|clk_div:clk_div_inst|mux_5to1:mux_clk  ; mux_5to1                      ; work         ;
;          |lfsr:lfsr_inst|                        ; 17 (17)             ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|lfsr:lfsr_inst                         ; lfsr                          ; work         ;
;       |sawtooth_wave:sawtooth_wv|                ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv                                        ; sawtooth_wave                 ; work         ;
;          |sawtooth_lut:sawtooth_lut|             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|sawtooth_lut:sawtooth_lut              ; sawtooth_lut                  ; work         ;
;       |sine_wave:sine_wv|                        ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv                                                ; sine_wave                     ; work         ;
;          |sine_lut:sine_lut|                     ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|sine_lut:sine_lut                              ; sine_lut                      ; work         ;
;       |triangle_wave:triangle_wv|                ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv                                        ; triangle_wave                 ; work         ;
;          |triangle_lut:triangle_lut|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|triangle_lut:triangle_lut              ; triangle_lut                  ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------+
; Altera ; altera_pll   ; 23.1    ; N/A          ; N/A          ; |wrapper_wave_generator|gen12Mhz:PLL_12MHZ ; gen12Mhz.v      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|now_state ;
+-------------------+-----------------+-------------------+--------------------------------+
; Name              ; now_state.READY ; now_state.SENDING ; now_state.WAITING              ;
+-------------------+-----------------+-------------------+--------------------------------+
; now_state.READY   ; 0               ; 0                 ; 0                              ;
; now_state.WAITING ; 1               ; 0                 ; 1                              ;
; now_state.SENDING ; 1               ; 1                 ; 0                              ;
+-------------------+-----------------+-------------------+--------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper_wave_generator|setup_codec:CODEC_SETUP|i2c_codec_ctrl:I2C_PROTOCOL|i2c_fsm                                                                                                          ;
+-----------------------+--------------------+----------------------+---------------------+-----------------------+----------------------+-----------------------+---------------+--------------+--------------+
; Name                  ; i2c_fsm.GET_ACK_70 ; i2c_fsm.SEND_BYTE_70 ; i2c_fsm.GET_ACK_158 ; i2c_fsm.SEND_BYTE_158 ; i2c_fsm.GET_ACK_ADDR ; i2c_fsm.SEND_ADDR_I2C ; i2c_fsm.START ; i2c_fsm.0000 ; i2c_fsm.STOP ;
+-----------------------+--------------------+----------------------+---------------------+-----------------------+----------------------+-----------------------+---------------+--------------+--------------+
; i2c_fsm.0000          ; 0                  ; 0                    ; 0                   ; 0                     ; 0                    ; 0                     ; 0             ; 0            ; 0            ;
; i2c_fsm.START         ; 0                  ; 0                    ; 0                   ; 0                     ; 0                    ; 0                     ; 1             ; 1            ; 0            ;
; i2c_fsm.SEND_ADDR_I2C ; 0                  ; 0                    ; 0                   ; 0                     ; 0                    ; 1                     ; 0             ; 1            ; 0            ;
; i2c_fsm.GET_ACK_ADDR  ; 0                  ; 0                    ; 0                   ; 0                     ; 1                    ; 0                     ; 0             ; 1            ; 0            ;
; i2c_fsm.SEND_BYTE_158 ; 0                  ; 0                    ; 0                   ; 1                     ; 0                    ; 0                     ; 0             ; 1            ; 0            ;
; i2c_fsm.GET_ACK_158   ; 0                  ; 0                    ; 1                   ; 0                     ; 0                    ; 0                     ; 0             ; 1            ; 0            ;
; i2c_fsm.SEND_BYTE_70  ; 0                  ; 1                    ; 0                   ; 0                     ; 0                    ; 0                     ; 0             ; 1            ; 0            ;
; i2c_fsm.GET_ACK_70    ; 1                  ; 0                    ; 0                   ; 0                     ; 0                    ; 0                     ; 0             ; 1            ; 0            ;
; i2c_fsm.STOP          ; 0                  ; 0                    ; 0                   ; 0                     ; 0                    ; 0                     ; 0             ; 1            ; 1            ;
+-----------------------+--------------------+----------------------+---------------------+-----------------------+----------------------+-----------------------+---------------+--------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Register name                                                                                           ; Reason for Removal                                                                                   ;
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|phase_out[0] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[0] ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|phase_out[0]             ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[0] ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|phase_out[0]       ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[0] ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|phase_out[0] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[0] ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|phase_out[1] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[1] ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|phase_out[1]             ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[1] ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|phase_out[1]       ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[1] ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|phase_out[1] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[1] ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|phase_out[2] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[2] ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|phase_out[2]             ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[2] ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|phase_out[2]       ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[2] ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|phase_out[2] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[2] ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|phase_out[3] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[3] ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|phase_out[3]             ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[3] ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|phase_out[3]       ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[3] ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|phase_out[3] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[3] ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|phase_out[4] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[4] ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|phase_out[4]             ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[4] ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|phase_out[4]       ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[4] ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|phase_out[4] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[4] ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|phase_out[5] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[5] ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|phase_out[5]             ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[5] ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|phase_out[5]       ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[5] ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|phase_out[5] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[5] ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|phase_out[6] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[6] ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|phase_out[6]             ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[6] ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|phase_out[6]       ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[6] ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|phase_out[6] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[6] ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|phase_out[7] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[7] ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|phase_out[7]             ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[7] ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|phase_out[7]       ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[7] ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|phase_out[7] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[7] ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|phase_out[8] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[8] ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|phase_out[8]             ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[8] ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|phase_out[8]       ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[8] ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|phase_out[8] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[8] ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|phase_out[9] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[9] ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|phase_out[9]             ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[9] ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|phase_out[9]       ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[9] ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|phase_out[9] ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|phase_out[9] ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[31]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[31]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[31]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[31]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[31]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[31]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[31]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[31]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[30]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[30]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[30]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[30]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[30]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[30]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[30]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[30]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[29]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[29]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[29]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[29]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[29]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[29]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[29]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[29]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[28]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[28]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[28]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[28]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[28]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[28]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[28]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[28]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[27]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[27]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[27]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[27]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[27]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[27]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[27]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[27]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[26]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[26]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[26]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[26]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[26]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[26]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[26]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[26]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[25]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[25]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[25]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[25]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[25]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[25]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[25]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[25]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[24]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[24]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[24]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[24]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[24]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[24]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[24]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[24]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[23]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[23]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[23]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[23]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[23]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[23]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[23]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[23]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[22]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[22]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[22]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[22]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[22]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[22]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[22]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[22]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[21]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[21]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[21]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[21]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[21]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[21]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[21]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[21]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[20]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[20]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[20]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[20]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[20]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[20]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[20]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[20]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[19]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[19]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[19]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[19]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[19]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[19]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[19]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[19]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[18]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[18]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[18]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[18]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[18]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[18]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[18]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[18]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[17]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[17]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[17]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[17]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[17]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[17]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[17]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[17]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[16]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[16]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[16]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[16]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[16]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[16]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[16]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[16]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[15]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[15]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[15]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[15]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[15]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[15]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[15]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[15]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[14]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[14]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[14]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[14]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[14]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[14]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[14]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[14]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[13]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[13]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[13]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[13]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[13]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[13]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[13]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[13]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[12]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[12]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[12]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[12]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[12]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[12]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[12]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[12]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[11]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[11]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[11]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[11]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[11]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[11]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[11]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[11]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[10]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[10]  ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[10]              ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[10]  ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[10]        ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[10]  ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[10]  ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[10]  ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[9]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[9]   ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[9]               ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[9]   ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[9]         ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[9]   ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[9]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[9]   ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[8]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[8]   ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[8]               ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[8]   ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[8]         ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[8]   ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[8]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[8]   ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[7]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[7]   ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[7]               ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[7]   ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[7]         ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[7]   ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[7]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[7]   ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[6]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[6]   ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[6]               ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[6]   ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[6]         ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[6]   ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[6]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[6]   ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[5]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[5]   ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[5]               ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[5]   ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[5]         ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[5]   ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[5]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[5]   ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[4]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[4]   ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[4]               ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[4]   ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[4]         ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[4]   ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[4]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[4]   ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[3]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[3]   ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[3]               ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[3]   ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[3]         ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[3]   ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[3]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[3]   ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[2]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[2]   ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[2]               ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[2]   ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[2]         ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[2]   ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[2]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[2]   ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[1]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[1]   ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[1]               ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[1]   ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[1]         ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[1]   ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[1]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[1]   ;
; wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc|counter[0]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[0]   ;
; wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc|counter[0]               ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[0]   ;
; wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc|counter[0]         ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[0]   ;
; wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc|counter[0]   ; Merged with wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc|counter[0]   ;
; setup_codec:CODEC_SETUP|i2c_codec_ctrl:I2C_PROTOCOL|i2c_fsm~11                                          ; Lost fanout                                                                                          ;
; setup_codec:CODEC_SETUP|i2c_codec_ctrl:I2C_PROTOCOL|i2c_fsm~12                                          ; Lost fanout                                                                                          ;
; setup_codec:CODEC_SETUP|i2c_codec_ctrl:I2C_PROTOCOL|i2c_fsm~13                                          ; Lost fanout                                                                                          ;
; Total Number of Removed Registers = 171                                                                 ;                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 225   ;
; Number of registers using Synchronous Clear  ; 83    ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 114   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 101   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                               ;
+----------------------------------------------------------------------------------+---------+
; Inverted Register                                                                ; Fan out ;
+----------------------------------------------------------------------------------+---------+
; wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|lfsr:lfsr_inst|lfsr_reg[1] ; 2       ;
; Total number of inverted registers = 1                                           ;         ;
+----------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|lfsr:lfsr_inst|noise_gain[1]                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|clk_div:clk_div_inst|count[0]                ;
; 10:1               ; 31 bits   ; 186 LEs       ; 62 LEs               ; 124 LEs                ; Yes        ; |wrapper_wave_generator|setup_codec:CODEC_SETUP|i2c_codec_ctrl:I2C_PROTOCOL|data_index[11]                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[1].step|Mux16  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[2].step|Mux14  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[3].step|Mux14  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[3].step|Mux5   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[4].step|Mux10  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[5].step|Mux14  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[6].step|Mux15  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[7].step|Mux15  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[8].step|Mux13  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[9].step|Mux12  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[10].step|Mux12 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[11].step|Mux14 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|mux_6to1:mux_amp|Mux8                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|mux_6to1:mux_amp|Mux12                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |wrapper_wave_generator|setup_codec:CODEC_SETUP|i2c_codec_ctrl:I2C_PROTOCOL|i2c_fsm                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_gen:wave_gen_to_wm8731|mux_5to1:wave_phase_step ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; SEED_DEFAULT   ; 0010  ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|clk_div:clk_div_inst|mux_5to1:mux_clk ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|lfsr:lfsr_inst ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; SEED_DEFAULT   ; 0010  ; Unsigned Binary                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_gen:wave_gen_to_wm8731|mux_6to1:mux_amp ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_gen:wave_gen_to_wm8731|Amp:amp_wave|mux_5to1:mux_amp ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen12Mhz:PLL_12MHZ|gen12Mhz_0002:gen12mhz_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                              ;
; fractional_vco_multiplier            ; false                  ; String                                              ;
; pll_type                             ; General                ; String                                              ;
; pll_subtype                          ; General                ; String                                              ;
; number_of_clocks                     ; 1                      ; Signed Integer                                      ;
; operation_mode                       ; direct                 ; String                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                      ;
; data_rate                            ; 0                      ; Signed Integer                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                      ;
; output_clock_frequency0              ; 12.000000 MHz          ; String                                              ;
; phase_shift0                         ; 0 ps                   ; String                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency1              ; 0 MHz                  ; String                                              ;
; phase_shift1                         ; 0 ps                   ; String                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                                              ;
; phase_shift2                         ; 0 ps                   ; String                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                                              ;
; phase_shift3                         ; 0 ps                   ; String                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                              ;
; phase_shift4                         ; 0 ps                   ; String                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                              ;
; phase_shift5                         ; 0 ps                   ; String                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                              ;
; phase_shift6                         ; 0 ps                   ; String                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                              ;
; phase_shift7                         ; 0 ps                   ; String                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                              ;
; phase_shift8                         ; 0 ps                   ; String                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                              ;
; phase_shift9                         ; 0 ps                   ; String                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                              ;
; phase_shift10                        ; 0 ps                   ; String                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                              ;
; phase_shift11                        ; 0 ps                   ; String                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                              ;
; phase_shift12                        ; 0 ps                   ; String                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                              ;
; phase_shift13                        ; 0 ps                   ; String                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                              ;
; phase_shift14                        ; 0 ps                   ; String                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                              ;
; phase_shift15                        ; 0 ps                   ; String                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                              ;
; phase_shift16                        ; 0 ps                   ; String                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                              ;
; phase_shift17                        ; 0 ps                   ; String                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                      ;
; clock_name_0                         ;                        ; String                                              ;
; clock_name_1                         ;                        ; String                                              ;
; clock_name_2                         ;                        ; String                                              ;
; clock_name_3                         ;                        ; String                                              ;
; clock_name_4                         ;                        ; String                                              ;
; clock_name_5                         ;                        ; String                                              ;
; clock_name_6                         ;                        ; String                                              ;
; clock_name_7                         ;                        ; String                                              ;
; clock_name_8                         ;                        ; String                                              ;
; clock_name_global_0                  ; false                  ; String                                              ;
; clock_name_global_1                  ; false                  ; String                                              ;
; clock_name_global_2                  ; false                  ; String                                              ;
; clock_name_global_3                  ; false                  ; String                                              ;
; clock_name_global_4                  ; false                  ; String                                              ;
; clock_name_global_5                  ; false                  ; String                                              ;
; clock_name_global_6                  ; false                  ; String                                              ;
; clock_name_global_7                  ; false                  ; String                                              ;
; clock_name_global_8                  ; false                  ; String                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                      ;
; pll_slf_rst                          ; false                  ; String                                              ;
; pll_bw_sel                           ; low                    ; String                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
+--------------------------------------+------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: setup_codec:CODEC_SETUP|i2c_codec_ctrl:I2C_PROTOCOL ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; READY          ; 0000  ; Unsigned Binary                                                         ;
; START          ; 0001  ; Unsigned Binary                                                         ;
; SEND_ADDR_I2C  ; 0010  ; Unsigned Binary                                                         ;
; GET_ACK_ADDR   ; 0011  ; Unsigned Binary                                                         ;
; SEND_BYTE_158  ; 0100  ; Unsigned Binary                                                         ;
; GET_ACK_158    ; 0101  ; Unsigned Binary                                                         ;
; SEND_BYTE_70   ; 0110  ; Unsigned Binary                                                         ;
; GET_ACK_70     ; 0111  ; Unsigned Binary                                                         ;
; STOP           ; 1000  ; Unsigned Binary                                                         ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: setup_codec:CODEC_SETUP|codec_config_by_i2c:CONFIG_DATA ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; READY          ; 00    ; Unsigned Binary                                                             ;
; SEND_START     ; 01    ; Unsigned Binary                                                             ;
; CHECK_ACK      ; 10    ; Unsigned Binary                                                             ;
; DONE           ; 11    ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; READY          ; 00    ; Unsigned Binary                                            ;
; WAITING        ; 01    ; Unsigned Binary                                            ;
; SENDING        ; 10    ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; WD             ; 24    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[23].PISO_FF" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[22].PISO_FF" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[21].PISO_FF" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[20].PISO_FF" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[19].PISO_FF" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[18].PISO_FF" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[17].PISO_FF" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[16].PISO_FF" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[15].PISO_FF" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[14].PISO_FF" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[13].PISO_FF" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[12].PISO_FF" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[11].PISO_FF" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[10].PISO_FF" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[9].PISO_FF" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                     ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[8].PISO_FF" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                     ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[7].PISO_FF" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                     ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[6].PISO_FF" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                     ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[5].PISO_FF" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                     ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[4].PISO_FF" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                     ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[3].PISO_FF" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                     ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[2].PISO_FF" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                     ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[1].PISO_FF" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                     ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[0].PISO_FF" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                     ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; prst_i ; Input ; Info     ; Stuck at GND                                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER"                                                                                                                             ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                    ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; paralel_data_i ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "paralel_data_i[23..16]" will be connected to GND. ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "setup_codec:CODEC_SETUP|i2c_codec_ctrl:I2C_PROTOCOL" ;
+----------------+-------+----------+---------------------------------------------+
; Port           ; Type  ; Severity ; Details                                     ;
+----------------+-------+----------+---------------------------------------------+
; i2c_addr[5..4] ; Input ; Info     ; Stuck at VCC                                ;
; i2c_addr[7..6] ; Input ; Info     ; Stuck at GND                                ;
; i2c_addr[1..0] ; Input ; Info     ; Stuck at GND                                ;
; i2c_addr[3]    ; Input ; Info     ; Stuck at GND                                ;
; i2c_addr[2]    ; Input ; Info     ; Stuck at VCC                                ;
+----------------+-------+----------+---------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "gen12Mhz:PLL_12MHZ" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; rst  ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[15].step" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------+
; cq0  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[0].step" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                                                                  ;
; q0   ; Input ; Info     ; Stuck at GND                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp" ;
+----------+-------+----------+---------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                 ;
+----------+-------+----------+---------------------------------------------------------+
; b[15..5] ; Input ; Info     ; Stuck at GND                                            ;
+----------+-------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_gen:wave_gen_to_wm8731|Amp:amp_wave|mux_5to1:mux_amp" ;
+----------+-------+----------+---------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                 ;
+----------+-------+----------+---------------------------------------------------------+
; d0[4..1] ; Input ; Info     ; Stuck at GND                                            ;
; d0[0]    ; Input ; Info     ; Stuck at VCC                                            ;
; d1[4..2] ; Input ; Info     ; Stuck at GND                                            ;
; d1[1]    ; Input ; Info     ; Stuck at VCC                                            ;
; d1[0]    ; Input ; Info     ; Stuck at GND                                            ;
; d2[4..3] ; Input ; Info     ; Stuck at GND                                            ;
; d2[1..0] ; Input ; Info     ; Stuck at GND                                            ;
; d2[2]    ; Input ; Info     ; Stuck at VCC                                            ;
; d3[2..1] ; Input ; Info     ; Stuck at VCC                                            ;
; d3[4..3] ; Input ; Info     ; Stuck at GND                                            ;
; d3[0]    ; Input ; Info     ; Stuck at GND                                            ;
; d4[2..0] ; Input ; Info     ; Stuck at GND                                            ;
; d4[4]    ; Input ; Info     ; Stuck at GND                                            ;
; d4[3]    ; Input ; Info     ; Stuck at VCC                                            ;
+----------+-------+----------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_gen:wave_gen_to_wm8731|Amp:amp_wave"                                                                                         ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; amp_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "amp_out[31..16]" have no fanouts ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_gen:wave_gen_to_wm8731|mux_6to1:mux_amp"                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "in1[15..1]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen"                                                           ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; analog_noise ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_gen:wave_gen_to_wm8731|square_wave:square_wv|square_lut:square_lut"                                                                  ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; square_value ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "square_value[15..1]" have no fanouts ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_gen:wave_gen_to_wm8731|mux_5to1:wave_phase_step" ;
+-----------+-------+----------+---------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                           ;
+-----------+-------+----------+---------------------------------------------------+
; d0[5..4]  ; Input ; Info     ; Stuck at VCC                                      ;
; d0[31..6] ; Input ; Info     ; Stuck at GND                                      ;
; d0[3..1]  ; Input ; Info     ; Stuck at GND                                      ;
; d0[0]     ; Input ; Info     ; Stuck at VCC                                      ;
; d1[4..3]  ; Input ; Info     ; Stuck at VCC                                      ;
; d1[31..5] ; Input ; Info     ; Stuck at GND                                      ;
; d1[2..0]  ; Input ; Info     ; Stuck at GND                                      ;
; d2[3..2]  ; Input ; Info     ; Stuck at VCC                                      ;
; d2[31..4] ; Input ; Info     ; Stuck at GND                                      ;
; d2[1..0]  ; Input ; Info     ; Stuck at GND                                      ;
; d3[2..1]  ; Input ; Info     ; Stuck at VCC                                      ;
; d3[31..3] ; Input ; Info     ; Stuck at GND                                      ;
; d3[0]     ; Input ; Info     ; Stuck at GND                                      ;
; d4[1..0]  ; Input ; Info     ; Stuck at VCC                                      ;
; d4[31..2] ; Input ; Info     ; Stuck at GND                                      ;
; sel       ; Input ; Info     ; Stuck at GND                                      ;
+-----------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 225                         ;
;     CLR               ; 16                          ;
;     CLR SCLR          ; 32                          ;
;     ENA               ; 35                          ;
;     ENA CLR           ; 21                          ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA CLR SLD       ; 27                          ;
;     SCLR              ; 33                          ;
;     SLD               ; 1                           ;
;     plain             ; 42                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 803                         ;
;     arith             ; 271                         ;
;         0 data inputs ; 12                          ;
;         1 data inputs ; 117                         ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 50                          ;
;         5 data inputs ; 79                          ;
;     extend            ; 25                          ;
;         7 data inputs ; 25                          ;
;     normal            ; 507                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 124                         ;
;         4 data inputs ; 64                          ;
;         5 data inputs ; 103                         ;
;         6 data inputs ; 174                         ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 76                          ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 31.40                       ;
; Average LUT depth     ; 15.17                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Mon Mar 31 23:31:56 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper_wave_generator -c wrapper_wave_generator
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/triangle/00_src/triangle_wave.sv
    Info (12023): Found entity 1: triangle_wave File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Triangle/00_src/triangle_wave.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/triangle/00_src/triangle_lut.sv
    Info (12023): Found entity 1: triangle_lut File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Triangle/00_src/triangle_lut.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/square/00_src/square_wave.sv
    Info (12023): Found entity 1: square_wave File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Square/00_src/square_wave.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/square/00_src/square_lut.sv
    Info (12023): Found entity 1: square_lut File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Square/00_src/square_lut.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/sine/00_src/sine_wave.sv
    Info (12023): Found entity 1: sine_wave File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Sine/00_src/sine_wave.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/sine/00_src/sine_lut.sv
    Info (12023): Found entity 1: sine_lut File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Sine/00_src/sine_lut.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/sawtooth/00_src/sawtooth_wave.sv
    Info (12023): Found entity 1: sawtooth_wave File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Sawtooth/00_src/sawtooth_wave.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/sawtooth/00_src/sawtooth_lut.sv
    Info (12023): Found entity 1: sawtooth_lut File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Sawtooth/00_src/sawtooth_lut.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/ecg/00_src/ecg_wave.sv
    Info (12023): Found entity 1: ecg_wave File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Ecg/00_src/ecg_wave.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/ecg/00_src/ecg_lut.sv
    Info (12023): Found entity 1: ecg_lut File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Ecg/00_src/ecg_lut.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave/phase_accumulator.sv
    Info (12023): Found entity 1: phase_accumulator File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/phase_accumulator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/prefixmultiplication/00_src/boothmul.sv
    Info (12023): Found entity 1: boothmul File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/PrefixMultiplication/00_src/boothmul.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/prefixmultiplication/00_src/booth_substep.sv
    Info (12023): Found entity 1: booth_substep File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/PrefixMultiplication/00_src/booth_substep.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/noise/00_src/noise_generator.sv
    Info (12023): Found entity 1: noise_generator File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Noise/00_src/noise_generator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/noise/00_src/lfsr.sv
    Info (12023): Found entity 1: lfsr File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Noise/00_src/lfsr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/noise/00_src/clk_div.sv
    Info (12023): Found entity 1: clk_div File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Noise/00_src/clk_div.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/btn_detect/00_src/toggle_on_edge_rise.sv
    Info (12023): Found entity 1: toggle_on_edge_rise File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/btn_detect/00_src/toggle_on_edge_rise.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/btn_detect/00_src/edge_rise_set_en.sv
    Info (12023): Found entity 1: edge_rise_set_en File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/btn_detect/00_src/edge_rise_set_en.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/wave_gen.sv
    Info (12023): Found entity 1: wave_gen File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/wave_gen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/mux_6to1.sv
    Info (12023): Found entity 1: mux_6to1 File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/mux_6to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/mux_5to1.sv
    Info (12023): Found entity 1: mux_5to1 File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/mux_5to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tuanhung/onedrive/máy tính/git/lab1fpga_waveformgenerator/00_src/amp/00_src/amp.sv
    Info (12023): Found entity 1: Amp File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Amp/00_src/Amp.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file simple_demo_core.sv
    Info (12023): Found entity 1: simple_demo_core File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/simple_demo_core.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file signed_data_extend.sv
    Info (12023): Found entity 1: signed_data_extend File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/signed_data_extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file set_en_when_edge_rise.sv
    Info (12023): Found entity 1: set_en_when_edge_rise File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/set_en_when_edge_rise.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file setup_codec.sv
    Info (12023): Found entity 1: setup_codec File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/setup_codec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file scale_clock.sv
    Info (12023): Found entity 1: scale_clock File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/scale_clock.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file piso_shift_reg.sv
    Info (12023): Found entity 1: piso_shift_reg File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/piso_shift_reg.sv Line: 1
    Info (12023): Found entity 2: d_ff File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/piso_shift_reg.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file p2s_buffer_rjm_codec.sv
    Info (12023): Found entity 1: p2s_buffer_rjm_codec File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/p2s_buffer_rjm_codec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_codec_ctrl.sv
    Info (12023): Found entity 1: i2c_codec_ctrl File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/i2c_codec_ctrl.sv Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file genwave_pkg.sv
    Info (12022): Found design unit 1: Genwave_Pkg (SystemVerilog) File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/Genwave_Pkg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file forever_set_en_when_edge_rise.sv
    Info (12023): Found entity 1: forever_set_en_when_edge_rise File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/forever_set_en_when_edge_rise.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codec_config_by_i2c.sv
    Info (12023): Found entity 1: codec_config_by_i2c File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/codec_config_by_i2c.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wrapper_wave_generator.sv
    Info (12023): Found entity 1: wrapper_wave_generator File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file gen12mhz.v
    Info (12023): Found entity 1: gen12Mhz File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/gen12Mhz.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gen12mhz/gen12mhz_0002.v
    Info (12023): Found entity 1: gen12Mhz_0002 File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/gen12Mhz/gen12Mhz_0002.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at wave_gen.sv(64): created implicit net for "square_out" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/wave_gen.sv Line: 64
Warning (10236): Verilog HDL Implicit Net warning at wrapper_wave_generator.sv(92): created implicit net for "load_dac_dat" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 92
Info (12127): Elaborating entity "wrapper_wave_generator" for the top level hierarchy
Warning (10034): Output port "LEDR[8..0]" at wrapper_wave_generator.sv(21) has no driver File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 21
Warning (10034): Output port "HEX0" at wrapper_wave_generator.sv(24) has no driver File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 24
Warning (10034): Output port "HEX1" at wrapper_wave_generator.sv(25) has no driver File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 25
Warning (10034): Output port "HEX2" at wrapper_wave_generator.sv(26) has no driver File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 26
Warning (10034): Output port "HEX3" at wrapper_wave_generator.sv(27) has no driver File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 27
Warning (10034): Output port "HEX4" at wrapper_wave_generator.sv(28) has no driver File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 28
Warning (10034): Output port "HEX5" at wrapper_wave_generator.sv(29) has no driver File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 29
Info (12128): Elaborating entity "wave_gen" for hierarchy "wave_gen:wave_gen_to_wm8731" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 65
Info (12128): Elaborating entity "edge_rise_set_en" for hierarchy "wave_gen:wave_gen_to_wm8731|edge_rise_set_en:Debounce_btn0" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/wave_gen.sv Line: 24
Info (12128): Elaborating entity "mux_5to1" for hierarchy "wave_gen:wave_gen_to_wm8731|mux_5to1:wave_phase_step" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/wave_gen.sv Line: 50
Info (12128): Elaborating entity "sine_wave" for hierarchy "wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/wave_gen.sv Line: 58
Info (12128): Elaborating entity "phase_accumulator" for hierarchy "wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Sine/00_src/sine_wave.sv Line: 17
Info (12128): Elaborating entity "sine_lut" for hierarchy "wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|sine_lut:sine_lut" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Sine/00_src/sine_wave.sv Line: 26
Warning (10850): Verilog HDL warning at sine_lut.sv(10): number of words (1024) in memory file does not match the number of elements in the address range [0:1024] File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Sine/00_src/sine_lut.sv Line: 10
Warning (10030): Net "sine_table.data_a" at sine_lut.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Sine/00_src/sine_lut.sv Line: 7
Warning (10030): Net "sine_table.waddr_a" at sine_lut.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Sine/00_src/sine_lut.sv Line: 7
Warning (10030): Net "sine_table.we_a" at sine_lut.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Sine/00_src/sine_lut.sv Line: 7
Info (12128): Elaborating entity "square_wave" for hierarchy "wave_gen:wave_gen_to_wm8731|square_wave:square_wv" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/wave_gen.sv Line: 65
Info (12128): Elaborating entity "square_lut" for hierarchy "wave_gen:wave_gen_to_wm8731|square_wave:square_wv|square_lut:square_lut" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Square/00_src/square_wave.sv Line: 26
Warning (10850): Verilog HDL warning at square_lut.sv(10): number of words (1024) in memory file does not match the number of elements in the address range [0:1024] File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Square/00_src/square_lut.sv Line: 10
Warning (10030): Net "square_table.data_a" at square_lut.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Square/00_src/square_lut.sv Line: 7
Warning (10030): Net "square_table.waddr_a" at square_lut.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Square/00_src/square_lut.sv Line: 7
Warning (10030): Net "square_table.we_a" at square_lut.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Square/00_src/square_lut.sv Line: 7
Info (12128): Elaborating entity "triangle_wave" for hierarchy "wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/wave_gen.sv Line: 72
Info (12128): Elaborating entity "triangle_lut" for hierarchy "wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|triangle_lut:triangle_lut" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Triangle/00_src/triangle_wave.sv Line: 26
Warning (10850): Verilog HDL warning at triangle_lut.sv(10): number of words (1024) in memory file does not match the number of elements in the address range [0:1024] File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Triangle/00_src/triangle_lut.sv Line: 10
Warning (10030): Net "triangle_table.data_a" at triangle_lut.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Triangle/00_src/triangle_lut.sv Line: 7
Warning (10030): Net "triangle_table.waddr_a" at triangle_lut.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Triangle/00_src/triangle_lut.sv Line: 7
Warning (10030): Net "triangle_table.we_a" at triangle_lut.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Triangle/00_src/triangle_lut.sv Line: 7
Info (12128): Elaborating entity "sawtooth_wave" for hierarchy "wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/wave_gen.sv Line: 79
Info (12128): Elaborating entity "sawtooth_lut" for hierarchy "wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|sawtooth_lut:sawtooth_lut" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Sawtooth/00_src/sawtooth_wave.sv Line: 26
Warning (10850): Verilog HDL warning at sawtooth_lut.sv(10): number of words (1024) in memory file does not match the number of elements in the address range [0:1024] File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Sawtooth/00_src/sawtooth_lut.sv Line: 10
Warning (10030): Net "sawtooth_table.data_a" at sawtooth_lut.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Sawtooth/00_src/sawtooth_lut.sv Line: 7
Warning (10030): Net "sawtooth_table.waddr_a" at sawtooth_lut.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Sawtooth/00_src/sawtooth_lut.sv Line: 7
Warning (10030): Net "sawtooth_table.we_a" at sawtooth_lut.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Sawtooth/00_src/sawtooth_lut.sv Line: 7
Info (12128): Elaborating entity "ecg_wave" for hierarchy "wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/wave_gen.sv Line: 87
Info (12128): Elaborating entity "ecg_lut" for hierarchy "wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|ecg_lut:ecg_lut" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Ecg/00_src/ecg_wave.sv Line: 26
Warning (10030): Net "ecg_table.data_a" at ecg_lut.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Ecg/00_src/ecg_lut.sv Line: 7
Warning (10030): Net "ecg_table.waddr_a" at ecg_lut.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Ecg/00_src/ecg_lut.sv Line: 7
Warning (10030): Net "ecg_table.we_a" at ecg_lut.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Wave/Ecg/00_src/ecg_lut.sv Line: 7
Info (12128): Elaborating entity "noise_generator" for hierarchy "wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/wave_gen.sv Line: 97
Info (12128): Elaborating entity "clk_div" for hierarchy "wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|clk_div:clk_div_inst" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Noise/00_src/noise_generator.sv Line: 28
Warning (10230): Verilog HDL assignment warning at clk_div.sv(17): truncated value with size 32 to match size of target (3) File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Noise/00_src/clk_div.sv Line: 17
Warning (10230): Verilog HDL assignment warning at clk_div.sv(18): truncated value with size 32 to match size of target (3) File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Noise/00_src/clk_div.sv Line: 18
Info (10264): Verilog HDL Case Statement information at clk_div.sv(16): all case item expressions in this case statement are onehot File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Noise/00_src/clk_div.sv Line: 16
Info (12128): Elaborating entity "mux_5to1" for hierarchy "wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|clk_div:clk_div_inst|mux_5to1:mux_clk" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Noise/00_src/clk_div.sv Line: 62
Info (12128): Elaborating entity "lfsr" for hierarchy "wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|lfsr:lfsr_inst" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Noise/00_src/noise_generator.sv Line: 38
Warning (10230): Verilog HDL assignment warning at lfsr.sv(20): truncated value with size 32 to match size of target (4) File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Noise/00_src/lfsr.sv Line: 20
Warning (10230): Verilog HDL assignment warning at lfsr.sv(21): truncated value with size 32 to match size of target (4) File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Noise/00_src/lfsr.sv Line: 21
Info (10264): Verilog HDL Case Statement information at lfsr.sv(19): all case item expressions in this case statement are onehot File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Noise/00_src/lfsr.sv Line: 19
Info (12128): Elaborating entity "mux_6to1" for hierarchy "wave_gen:wave_gen_to_wm8731|mux_6to1:mux_amp" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/wave_gen.sv Line: 108
Info (12128): Elaborating entity "Amp" for hierarchy "wave_gen:wave_gen_to_wm8731|Amp:amp_wave" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/wave_gen.sv Line: 125
Info (12128): Elaborating entity "mux_5to1" for hierarchy "wave_gen:wave_gen_to_wm8731|Amp:amp_wave|mux_5to1:mux_amp" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Amp/00_src/Amp.sv Line: 44
Info (12128): Elaborating entity "boothmul" for hierarchy "wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/Amp/00_src/Amp.sv Line: 50
Info (12128): Elaborating entity "booth_substep" for hierarchy "wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[0].step" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/PrefixMultiplication/00_src/boothmul.sv Line: 14
Info (12128): Elaborating entity "set_en_when_edge_rise" for hierarchy "set_en_when_edge_rise:SW_TO_CONFIG" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 70
Info (12128): Elaborating entity "gen12Mhz" for hierarchy "gen12Mhz:PLL_12MHZ" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 76
Info (12128): Elaborating entity "gen12Mhz_0002" for hierarchy "gen12Mhz:PLL_12MHZ|gen12Mhz_0002:gen12mhz_inst" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/gen12Mhz.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "gen12Mhz:PLL_12MHZ|gen12Mhz_0002:gen12mhz_inst|altera_pll:altera_pll_i" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/gen12Mhz/gen12Mhz_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "gen12Mhz:PLL_12MHZ|gen12Mhz_0002:gen12mhz_inst|altera_pll:altera_pll_i" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/gen12Mhz/gen12Mhz_0002.v Line: 85
Info (12133): Instantiated megafunction "gen12Mhz:PLL_12MHZ|gen12Mhz_0002:gen12mhz_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/gen12Mhz/gen12Mhz_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "setup_codec" for hierarchy "setup_codec:CODEC_SETUP" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 87
Info (12128): Elaborating entity "i2c_codec_ctrl" for hierarchy "setup_codec:CODEC_SETUP|i2c_codec_ctrl:I2C_PROTOCOL" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/setup_codec.sv Line: 30
Info (10264): Verilog HDL Case Statement information at i2c_codec_ctrl.sv(78): all case item expressions in this case statement are onehot File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/i2c_codec_ctrl.sv Line: 78
Info (10264): Verilog HDL Case Statement information at i2c_codec_ctrl.sv(154): all case item expressions in this case statement are onehot File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/i2c_codec_ctrl.sv Line: 154
Info (12128): Elaborating entity "codec_config_by_i2c" for hierarchy "setup_codec:CODEC_SETUP|codec_config_by_i2c:CONFIG_DATA" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/setup_codec.sv Line: 43
Warning (10230): Verilog HDL assignment warning at codec_config_by_i2c.sv(53): truncated value with size 32 to match size of target (4) File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/codec_config_by_i2c.sv Line: 53
Warning (10030): Net "reg_setup.data_a" at codec_config_by_i2c.sv(30) has no driver or initial value, using a default initial value '0' File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/codec_config_by_i2c.sv Line: 30
Warning (10030): Net "reg_setup.waddr_a" at codec_config_by_i2c.sv(30) has no driver or initial value, using a default initial value '0' File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/codec_config_by_i2c.sv Line: 30
Warning (10030): Net "reg_setup.we_a" at codec_config_by_i2c.sv(30) has no driver or initial value, using a default initial value '0' File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/codec_config_by_i2c.sv Line: 30
Info (12128): Elaborating entity "forever_set_en_when_edge_rise" for hierarchy "forever_set_en_when_edge_rise:DONE_CF" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 93
Info (12128): Elaborating entity "p2s_buffer_rjm_codec" for hierarchy "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 112
Warning (10230): Verilog HDL assignment warning at p2s_buffer_rjm_codec.sv(28): truncated value with size 32 to match size of target (8) File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/p2s_buffer_rjm_codec.sv Line: 28
Warning (10230): Verilog HDL assignment warning at p2s_buffer_rjm_codec.sv(69): truncated value with size 32 to match size of target (8) File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/p2s_buffer_rjm_codec.sv Line: 69
Info (12128): Elaborating entity "piso_shift_reg" for hierarchy "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/p2s_buffer_rjm_codec.sv Line: 141
Info (12128): Elaborating entity "d_ff" for hierarchy "p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[0].PISO_FF" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/piso_shift_reg.sv Line: 33
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|lrck~0
    Warning (19017): Found clock multiplexer p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|lrck~1
    Warning (19017): Found clock multiplexer wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|clk_div:clk_div_inst|mux_5to1:mux_clk|Mux0 File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/00_src/mux_5to1.sv Line: 10
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "setup_codec:CODEC_SETUP|codec_config_by_i2c:CONFIG_DATA|reg_setup" is uninferred due to inappropriate RAM size File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/codec_config_by_i2c.sv Line: 30
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File "C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/db/wrapper_wave_generator.ram0_codec_config_by_i2c_84f4408.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1025) in the Memory Initialization File "C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/db/wrapper_wave_generator.ram0_ecg_lut_d40663b7.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1025) in the Memory Initialization File "C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/db/wrapper_wave_generator.ram0_sawtooth_lut_f440f763.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/db/wrapper_wave_generator.ram0_sawtooth_lut_f440f763.hdl.mif" contains "don't care" values -- overwriting them with 0s
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1025) in the Memory Initialization File "C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/db/wrapper_wave_generator.ram0_triangle_lut_f784f6ff.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/db/wrapper_wave_generator.ram0_triangle_lut_f784f6ff.hdl.mif" contains "don't care" values -- overwriting them with 0s
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1025) in the Memory Initialization File "C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/db/wrapper_wave_generator.ram0_square_lut_163bb0dc.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/db/wrapper_wave_generator.ram0_square_lut_163bb0dc.hdl.mif" contains "don't care" values -- overwriting them with 0s
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1025) in the Memory Initialization File "C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/db/wrapper_wave_generator.ram0_sine_lut_d6b5ed34.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/db/wrapper_wave_generator.ram0_sine_lut_d6b5ed34.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 21
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 21
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 21
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 21
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 21
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 21
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 21
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 21
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 21
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 24
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 24
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 24
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 24
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 24
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 24
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 24
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 25
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 25
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 25
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 25
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 25
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 25
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 25
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 26
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 26
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 26
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 26
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 26
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 26
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 26
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 27
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 27
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 27
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 27
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 27
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 27
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 27
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 28
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 28
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 28
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 28
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 28
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 28
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 28
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 29
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 29
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 29
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 29
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 29
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 29
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/output_files/wrapper_wave_generator.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance gen12Mhz:PLL_12MHZ|gen12Mhz_0002:gen12mhz_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/wrapper_wave_generator.sv Line: 18
Info (21057): Implemented 922 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 57 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 844 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings
    Info: Peak virtual memory: 4926 megabytes
    Info: Processing ended: Mon Mar 31 23:32:09 2025
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/TUANHUNG/OneDrive/Máy tính/GIT/lab1fpga_waveformgenerator/03_kit/output_files/wrapper_wave_generator.map.smsg.


