$date
	Sat Jun  4 19:37:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module multiplexer_tb $end
$var wire 1 ! out $end
$var reg 8 " in [7:0] $end
$var reg 3 # sel [2:0] $end
$scope module multiplexer $end
$var wire 8 $ in [7:0] $end
$var wire 3 % sel [2:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
bx $
bx #
bx "
x!
$end
#10
1!
b0 #
b0 %
b1010101 "
b1010101 $
#20
0!
b1 #
b1 %
#30
1!
b10 #
b10 %
#40
0!
b11 #
b11 %
#50
1!
b100 #
b100 %
#60
0!
b101 #
b101 %
#70
1!
b110 #
b110 %
#80
0!
b111 #
b111 %
#90
