#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Wed Jan 14 23:09:23 2015
# Process ID: 7020
# Log file: D:/SangsWork/TDCmini/tp_gen/tp_gen_0113/tp_gen_0113.runs/impl_1/tdc_front_top.rdi
# Journal file: D:/SangsWork/TDCmini/tp_gen/tp_gen_0113/tp_gen_0113.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source tdc_front_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'D:/SangsWork/TDCmini/tp_gen/tp_gen_0113/tp_gen_0113.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'tdc_front_top' is not ideal for floorplanning, since the cellview 'ila_v3_0_ila' defined in file 'tdc_front_top.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/virtex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/virtex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [D:/SangsWork/TDCmini/tp_gen/tp_gen_0113/tp_gen_0113.runs/impl_1/.Xil/Vivado-7020-MSDN-SPECIAL/dcp_2/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst'
Finished Parsing XDC File [D:/SangsWork/TDCmini/tp_gen/tp_gen_0113/tp_gen_0113.runs/impl_1/.Xil/Vivado-7020-MSDN-SPECIAL/dcp_2/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst'
Parsing XDC File [D:/SangsWork/TDCmini/tp_gen/tp_gen_0113/tp_gen_0113.runs/impl_1/.Xil/Vivado-7020-MSDN-SPECIAL/dcp_2/clk_wiz_0_early.xdc] for cell 'clk_wiz_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/SangsWork/TDCmini/tp_gen/tp_gen_0113/tp_gen_0113.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [D:/SangsWork/TDCmini/tp_gen/tp_gen_0113/tp_gen_0113.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
Finished Parsing XDC File [D:/SangsWork/TDCmini/tp_gen/tp_gen_0113/tp_gen_0113.runs/impl_1/.Xil/Vivado-7020-MSDN-SPECIAL/dcp_2/clk_wiz_0_early.xdc] for cell 'clk_wiz_inst'
Parsing XDC File [d:/SangsWork/TDCmini/tp_gen/tp_gen_0113/tp_gen_0113.srcs/sources_1/ip/ila_0_0/constraints/ila.xdc] for cell 'ila_0_inst/inst'
Finished Parsing XDC File [d:/SangsWork/TDCmini/tp_gen/tp_gen_0113/tp_gen_0113.srcs/sources_1/ip/ila_0_0/constraints/ila.xdc] for cell 'ila_0_inst/inst'
Parsing XDC File [D:/SangsWork/TDCmini/tp_gen/tp_gen_0113/tp_gen_0113.srcs/constrs_1/tdc_front_top.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance tp_out_OBUF[74]_inst can not be placed in OUTBUF_DCIEN of site IOB_X1Y62 because the bel is occupied by tp_out_OBUF[0]_inst. This could be caused by bel constraint conflict [D:/SangsWork/TDCmini/tp_gen/tp_gen_0113/tp_gen_0113.srcs/constrs_1/tdc_front_top.xdc:388]
Finished Parsing XDC File [D:/SangsWork/TDCmini/tp_gen/tp_gen_0113/tp_gen_0113.srcs/constrs_1/tdc_front_top.xdc]
Parsing XDC File [D:/SangsWork/TDCmini/tp_gen/tp_gen_0113/tp_gen_0113.runs/impl_1/.Xil/Vivado-7020-MSDN-SPECIAL/dcp/tdc_front_top.xdc]
Finished Parsing XDC File [D:/SangsWork/TDCmini/tp_gen/tp_gen_0113/tp_gen_0113.runs/impl_1/.Xil/Vivado-7020-MSDN-SPECIAL/dcp/tdc_front_top.xdc]
Parsing XDC File [D:/SangsWork/TDCmini/tp_gen/tp_gen_0113/tp_gen_0113.runs/impl_1/.Xil/Vivado-7020-MSDN-SPECIAL/dcp_2/clk_wiz_0.xdc] for cell 'clk_wiz_inst'
Finished Parsing XDC File [D:/SangsWork/TDCmini/tp_gen/tp_gen_0113/tp_gen_0113.runs/impl_1/.Xil/Vivado-7020-MSDN-SPECIAL/dcp_2/clk_wiz_0.xdc] for cell 'clk_wiz_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 72 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 72 instances

link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1129.320 ; gain = 940.023
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1132.605 ; gain = 3.285

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-126] Generating and synthesizing debug core dbg_hub...
