
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(input  aclk,
                                                 input  aresetn,
                                                 output m_axi_awid,
                                                 output [31:0] m_axi_awaddr,
                                                 output [7:0] m_axi_awlen,
                                                 output [2:0] m_axi_awsize,
                                                 output [1:0] m_axi_awburst,
                                                 output m_axi_awlock,
                                                 output [3:0] m_axi_awcache,
                                                 output [2:0] m_axi_awprot,
                                                 output [3:0] m_axi_awqos,
                                                 output m_axi_awvalid,
                                                 input  m_axi_awready,
                                                 output [31:0] m_axi_wdata,
                                                 output [3:0] m_axi_wstrb,
                                                 output m_axi_wlast,
                                                 output m_axi_wvalid,
                                                 input  m_axi_wready,
                                                 input  m_axi_bid,
                                                 input  [1:0] m_axi_bresp,
                                                 input  m_axi_bvalid,
                                                 output m_axi_bready,
                                                 output m_axi_arid,
                                                 output [31:0] m_axi_araddr,
                                                 output [7:0] m_axi_arlen,
                                                 output [2:0] m_axi_arsize,
                                                 output [1:0] m_axi_arburst,
                                                 output m_axi_arlock,
                                                 output [3:0] m_axi_arcache,
                                                 output [2:0] m_axi_arprot,
                                                 output [3:0] m_axi_arqos,
                                                 output m_axi_arvalid,
                                                 input  m_axi_arready,
                                                 input  m_axi_rid,
                                                 input  [31:0] m_axi_rdata,
                                                 input  [1:0] m_axi_rresp,
                                                 input  m_axi_rlast,
                                                 input  m_axi_rvalid,
                                                 output m_axi_rready);

   ;
endmodule

