// SPDX-License-Identifier: (GPL-2.0+ or MIT)
/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
/*
 * Copyright (c) 2020 frank@allwinnertech.com
 */

#ifndef _DT_BINDINGS_RESET_SUN50IW9_H_
#define _DT_BINDINGS_RESET_SUN50IW9_H_

#define RST_MBUS		0
#define RST_BUS_DE		1
#define RST_BUS_DI		2
#define RST_BUS_G2D		3
#define RST_BUS_GPU		4
#define RST_BUS_CE		5
#define RST_BUS_VE		6
#define RST_BUS_DMA		7
#define RST_BUS_HSTIMER		8
#define RST_BUS_DBG		9
#define RST_BUS_PSI		10
#define RST_BUS_PWM		11
#define RST_BUS_DRAM		12
#define RST_BUS_NAND		13
#define RST_BUS_MMC0		14
#define RST_BUS_MMC1		15
#define RST_BUS_MMC2		16
#define RST_BUS_UART0		17
#define RST_BUS_UART1		18
#define RST_BUS_UART2		19
#define RST_BUS_UART3		20
#define RST_BUS_UART4		21
#define RST_BUS_UART5		22
#define RST_BUS_I2C0		23
#define RST_BUS_I2C1		24
#define RST_BUS_I2C2		25
#define RST_BUS_I2C3		26
#define RST_BUS_I2C4		27
#define RST_BUS_SCR		28
#define RST_BUS_SPI0		29
#define RST_BUS_SPI1		30
#define RST_BUS_EMAC0		31
#define RST_BUS_EMAC1		32
#define RST_BUS_TS		33
#define RST_BUS_GPADC		34
#define RST_BUS_THS		35
#define RST_BUS_SPDIF		36
#define RST_BUS_DMIC		37
#define RST_BUS_AUDIO_CODEC	38
#define RST_BUS_AUDIO_HUB	39
#define RST_USB_PHY0		40
#define RST_USB_PHY1		41
#define RST_USB_PHY2		42
#define RST_USB_PHY3		43
#define RST_BUS_OHCI0		44
#define RST_BUS_OHCI1		45
#define RST_BUS_OHCI2		46
#define RST_BUS_OHCI3		47
#define RST_BUS_EHCI0		48
#define RST_BUS_EHCI1		49
#define RST_BUS_EHCI2		50
#define RST_BUS_EHCI3		51
#define RST_BUS_OTG		52
#define RST_BUS_LRADC		53
#define RST_BUS_HDMI_MAIN	54
#define RST_BUS_HDMI_SUB	55
#define RST_BUS_DISPLAY_IF_TOP	56
#define RST_BUS_TCON_LCD0	57
#define RST_BUS_TCON_LCD1	58
#define RST_BUS_TCON_TV0	59
#define RST_BUS_TCON_TV1	60
#define RST_BUS_LVDS		61
#define RST_BUS_TVE_TOP		62
#define RST_BUS_TVE		63
#define RST_BUS_CSI		64
#define RST_BUS_HDMI_HDCP	65

#endif /* _DT_BINDINGS_RESET_SUN50IW9_H_ */
