module demux_18_12_tb;
  reg a;
  reg [2:0] s;
  wire [7:0] y;
  
  demux_18_12 dut(.a(a),.s(s),.y(y));
  
  initial
    begin
      
      $dumpfile("dump.vcd");
      $dumpvars;
      
          $monitor("Time : %t | input : %b | output : %b | selection line : %b", $time, a, y, s);

      a = 1'b1;
      
      s = 3'b001; #10;
      
      s = 3'b010; #10;
            
    end
endmodule