"pll1_2_1_5"	,	L_19
CLK_SET_RATE_NO_REPARENT	,	V_27
"pxa27x-keypad"	,	L_29
"sdh0"	,	L_62
clk_lock	,	V_16
"uart1_mux"	,	L_44
"ccic_phy_mux.0"	,	L_83
"rtc"	,	L_30
"ssp_mux.1"	,	L_56
ccic_parent	,	V_41
"uart2_mux"	,	L_48
"ccic0_phy_mux"	,	L_82
ARRAY_SIZE	,	F_8
clk	,	V_5
"pll1_16"	,	L_11
"twsi0"	,	L_22
"uart0"	,	L_42
"sdhci-pxa.0"	,	L_64
"pll1_96"	,	L_16
"usb_clk"	,	L_70
"sdh1"	,	L_66
"phyclk"	,	L_85
clk_set_parent	,	F_12
"pll1_3_16"	,	L_20
APBC_PWM3	,	V_25
APBC_GPIO	,	V_19
APBC_PWM1	,	V_23
"pxa910-pwm.3"	,	L_39
mmp_clk_register_apmu	,	F_13
APBC_PWM2	,	V_24
disp_parent	,	V_39
APBC_PWM0	,	V_22
"mmp-ccic.0"	,	L_81
"usb_pll"	,	L_69
pr_err	,	F_3
"pxa2xx-i2c.0"	,	L_23
"mmp-disp.0"	,	L_76
"pll1_4"	,	L_9
"mmp-gpio"	,	L_27
"uart0_mux"	,	L_40
"pxa2xx-uart.2"	,	L_51
"error to ioremap APMU base\n"	,	L_2
"pxa2xx-uart.0"	,	L_43
"clk32"	,	L_5
"sdh0_mux"	,	L_61
"mmp-ssp.0"	,	L_54
APMU_SDH1	,	V_37
"sdhci-pxa.1"	,	L_67
APMU_SDH0	,	V_36
"dfc"	,	L_59
"error to ioremap APBC extension base\n"	,	L_3
"error to ioremap APBC base\n"	,	L_4
"pwm3"	,	L_38
"usb"	,	L_68
"sphyclk_div"	,	L_87
clk_register_fixed_factor	,	F_6
"pxa2xx-uart.1"	,	L_47
"error to ioremap MPMU base\n"	,	L_1
"uart_pll"	,	L_21
"sa1100-rtc"	,	L_31
APMU_USB	,	V_38
MPMU_UART_PLL	,	V_13
"ccic0_mux"	,	L_77
"mmp-ssp.1"	,	L_58
ccic_phy_parent	,	V_43
"sdh_mux"	,	L_63
apmu_base	,	V_8
"pwm2"	,	L_36
CLK_SET_RATE_PARENT	,	V_12
"uart_mux.0"	,	L_41
"fnclk"	,	L_80
"kpc"	,	L_28
__init	,	T_1
apbcp_base	,	V_9
phys_addr_t	,	T_2
"pll1_2"	,	L_8
pxa910_clk_init	,	F_1
"pll1"	,	L_7
"ccic_mux.0"	,	L_78
"disp0"	,	L_75
"pll1_13"	,	L_17
mpmu_phys	,	V_1
__iomem	,	T_3
APMU_DFC	,	V_34
"ccic0_sphy_div"	,	L_86
"pxa910-pwm.0"	,	L_33
"pwm1"	,	L_34
APBC_UART0	,	V_28
APBC_UART1	,	V_29
clk_register_clkdev	,	F_5
"uart_mux.1"	,	L_45
APMU_DISP0	,	V_40
"ssp0_mux"	,	L_52
"pxa3xx-nand.0"	,	L_60
"disp0_mux"	,	L_73
"pll1_12"	,	L_13
APBC_SSP0	,	V_32
"pll1_24"	,	L_14
uart_factor_tbl	,	V_15
"ssp1_mux"	,	L_55
"pll1_48"	,	L_15
APBC_RTC	,	V_21
"ccic0"	,	L_79
ioremap	,	F_2
"ssp0"	,	L_53
"sph_clk"	,	L_72
"ccic0_sphy"	,	L_88
"pll1_8"	,	L_10
"pwm0"	,	L_32
"ssp1"	,	L_57
apbc_phys	,	V_3
"sdh1_mux"	,	L_65
apmu_phys	,	V_2
"gpio"	,	L_26
APBCP_TWSI1	,	V_18
clk_register_mux	,	F_11
APBCP_UART2	,	V_30
"uart_mux.2"	,	L_49
mpmu_base	,	V_7
clk_set_rate	,	F_9
apbcp_phys	,	V_4
APBC_SSP1	,	V_33
uart_pll	,	V_6
"twsi1"	,	L_24
"vctcxo"	,	L_6
"uart1"	,	L_46
clk_register_divider	,	F_14
uart_parent	,	V_26
"disp_mux.0"	,	L_74
mmp_clk_register_apbc	,	F_10
"pxa910-pwm.2"	,	L_37
SZ_4K	,	V_11
APBC_TWSI0	,	V_17
"pll1_13_1_5"	,	L_18
"pxa2xx-i2c.1"	,	L_25
"sphyclk"	,	L_89
ssp_parent	,	V_31
"uart2"	,	L_50
apbc_base	,	V_10
"sph"	,	L_71
APMU_CCIC0	,	V_42
mmp_clk_register_factor	,	F_7
uart_factor_masks	,	V_14
"pxa910-pwm.1"	,	L_35
APBC_KPC	,	V_20
"ccic0_phy"	,	L_84
sdh_parent	,	V_35
clk_register_fixed_rate	,	F_4
"pll1_6"	,	L_12
