<stg><name>gemm_Pipeline_lp4_lp5</name>


<trans_list>

<trans id="83" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta

]]></Node>
<StgValue><ssdm name="beta_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i13 0, i13 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln5 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln5 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc88

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc88:0 %indvar_flatten13_load = load i13 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc88:1 %icmp_ln29 = icmp_eq  i13 %indvar_flatten13_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc88:2 %add_ln29_1 = add i13 %indvar_flatten13_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc88:3 %br_ln29 = br i1 %icmp_ln29, void %for.inc91, void %for.inc108.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc91:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc91:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc91:2 %add_ln29 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc91:5 %icmp_ln30 = icmp_eq  i7 %j_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc91:6 %select_ln5 = select i1 %icmp_ln30, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc91:7 %select_ln29 = select i1 %icmp_ln30, i7 %add_ln29, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="7">
<![CDATA[
for.inc91:8 %trunc_ln31 = trunc i7 %select_ln29

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc91:9 %tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln31, i6 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="7">
<![CDATA[
for.inc91:10 %zext_ln31 = zext i7 %select_ln5

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc91:11 %add_ln31 = add i12 %tmp_2, i12 %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="12">
<![CDATA[
for.inc91:12 %zext_ln31_1 = zext i12 %add_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc91:13 %buff_C_addr = getelementptr i32 %buff_C, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="buff_C_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="12">
<![CDATA[
for.inc91:16 %buff_C_load = load i12 %buff_C_addr

]]></Node>
<StgValue><ssdm name="buff_C_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc91:21 %add_ln30 = add i7 %select_ln5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91:22 %store_ln29 = store i13 %add_ln29_1, i13 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91:23 %store_ln5 = store i7 %select_ln29, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91:24 %store_ln5 = store i7 %add_ln30, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="12">
<![CDATA[
for.inc91:16 %buff_C_load = load i12 %buff_C_addr

]]></Node>
<StgValue><ssdm name="buff_C_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="43" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91:17 %mul2 = fmul i32 %buff_C_load, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc91:14 %tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="tmp1_addr"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91:17 %mul2 = fmul i32 %buff_C_load, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="12">
<![CDATA[
for.inc91:18 %empty = load i12 %tmp1_addr

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="47" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91:17 %mul2 = fmul i32 %buff_C_load, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="12">
<![CDATA[
for.inc91:18 %empty = load i12 %tmp1_addr

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="49" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91:19 %add1 = fadd i32 %mul2, i32 %empty

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="50" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91:19 %add1 = fadd i32 %mul2, i32 %empty

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="51" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91:19 %add1 = fadd i32 %mul2, i32 %empty

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="52" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91:19 %add1 = fadd i32 %mul2, i32 %empty

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
for.inc108.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc91:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp4_lp5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc91:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc91:15 %specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln5"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
for.inc91:20 %store_ln31 = store i32 %add1, i12 %buff_C_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
for.inc91:25 %br_ln30 = br void %for.inc88

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="84" name="buff_C" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_C"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="tmp1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmp1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="beta" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="beta"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="88" from="StgValue_87" to="j" fromId="87" toId="13">
</dataflow>
<dataflow id="89" from="StgValue_87" to="i" fromId="87" toId="14">
</dataflow>
<dataflow id="90" from="StgValue_87" to="indvar_flatten13" fromId="87" toId="15">
</dataflow>
<dataflow id="92" from="_ssdm_op_Read.ap_auto.float" to="beta_read" fromId="91" toId="16">
</dataflow>
<dataflow id="93" from="beta" to="beta_read" fromId="86" toId="16">
</dataflow>
<dataflow id="95" from="StgValue_94" to="store_ln0" fromId="94" toId="17">
</dataflow>
<dataflow id="96" from="indvar_flatten13" to="store_ln0" fromId="15" toId="17">
</dataflow>
<dataflow id="98" from="StgValue_97" to="store_ln5" fromId="97" toId="18">
</dataflow>
<dataflow id="99" from="i" to="store_ln5" fromId="14" toId="18">
</dataflow>
<dataflow id="100" from="StgValue_97" to="store_ln5" fromId="97" toId="19">
</dataflow>
<dataflow id="101" from="j" to="store_ln5" fromId="13" toId="19">
</dataflow>
<dataflow id="102" from="indvar_flatten13" to="indvar_flatten13_load" fromId="15" toId="21">
</dataflow>
<dataflow id="103" from="indvar_flatten13_load" to="icmp_ln29" fromId="21" toId="22">
</dataflow>
<dataflow id="105" from="StgValue_104" to="icmp_ln29" fromId="104" toId="22">
</dataflow>
<dataflow id="106" from="indvar_flatten13_load" to="add_ln29_1" fromId="21" toId="23">
</dataflow>
<dataflow id="108" from="StgValue_107" to="add_ln29_1" fromId="107" toId="23">
</dataflow>
<dataflow id="109" from="icmp_ln29" to="br_ln29" fromId="22" toId="24">
</dataflow>
<dataflow id="110" from="j" to="j_load" fromId="13" toId="25">
</dataflow>
<dataflow id="111" from="i" to="i_load" fromId="14" toId="26">
</dataflow>
<dataflow id="112" from="i_load" to="add_ln29" fromId="26" toId="27">
</dataflow>
<dataflow id="114" from="StgValue_113" to="add_ln29" fromId="113" toId="27">
</dataflow>
<dataflow id="115" from="j_load" to="icmp_ln30" fromId="25" toId="28">
</dataflow>
<dataflow id="117" from="StgValue_116" to="icmp_ln30" fromId="116" toId="28">
</dataflow>
<dataflow id="118" from="icmp_ln30" to="select_ln5" fromId="28" toId="29">
</dataflow>
<dataflow id="119" from="StgValue_97" to="select_ln5" fromId="97" toId="29">
</dataflow>
<dataflow id="120" from="j_load" to="select_ln5" fromId="25" toId="29">
</dataflow>
<dataflow id="121" from="icmp_ln30" to="select_ln29" fromId="28" toId="30">
</dataflow>
<dataflow id="122" from="add_ln29" to="select_ln29" fromId="27" toId="30">
</dataflow>
<dataflow id="123" from="i_load" to="select_ln29" fromId="26" toId="30">
</dataflow>
<dataflow id="124" from="select_ln29" to="trunc_ln31" fromId="30" toId="31">
</dataflow>
<dataflow id="126" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_2" fromId="125" toId="32">
</dataflow>
<dataflow id="127" from="trunc_ln31" to="tmp_2" fromId="31" toId="32">
</dataflow>
<dataflow id="129" from="StgValue_128" to="tmp_2" fromId="128" toId="32">
</dataflow>
<dataflow id="130" from="select_ln5" to="zext_ln31" fromId="29" toId="33">
</dataflow>
<dataflow id="131" from="tmp_2" to="add_ln31" fromId="32" toId="34">
</dataflow>
<dataflow id="132" from="zext_ln31" to="add_ln31" fromId="33" toId="34">
</dataflow>
<dataflow id="133" from="add_ln31" to="zext_ln31_1" fromId="34" toId="35">
</dataflow>
<dataflow id="134" from="buff_C" to="buff_C_addr" fromId="84" toId="36">
</dataflow>
<dataflow id="136" from="StgValue_135" to="buff_C_addr" fromId="135" toId="36">
</dataflow>
<dataflow id="137" from="zext_ln31_1" to="buff_C_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="138" from="buff_C_addr" to="buff_C_load" fromId="36" toId="37">
</dataflow>
<dataflow id="139" from="select_ln5" to="add_ln30" fromId="29" toId="38">
</dataflow>
<dataflow id="140" from="StgValue_113" to="add_ln30" fromId="113" toId="38">
</dataflow>
<dataflow id="141" from="add_ln29_1" to="store_ln29" fromId="23" toId="39">
</dataflow>
<dataflow id="142" from="indvar_flatten13" to="store_ln29" fromId="15" toId="39">
</dataflow>
<dataflow id="143" from="select_ln29" to="store_ln5" fromId="30" toId="40">
</dataflow>
<dataflow id="144" from="i" to="store_ln5" fromId="14" toId="40">
</dataflow>
<dataflow id="145" from="add_ln30" to="store_ln5" fromId="38" toId="41">
</dataflow>
<dataflow id="146" from="j" to="store_ln5" fromId="13" toId="41">
</dataflow>
<dataflow id="147" from="buff_C_addr" to="buff_C_load" fromId="36" toId="42">
</dataflow>
<dataflow id="148" from="buff_C_load" to="mul2" fromId="42" toId="43">
</dataflow>
<dataflow id="149" from="beta_read" to="mul2" fromId="16" toId="43">
</dataflow>
<dataflow id="150" from="tmp1" to="tmp1_addr" fromId="85" toId="44">
</dataflow>
<dataflow id="151" from="StgValue_135" to="tmp1_addr" fromId="135" toId="44">
</dataflow>
<dataflow id="152" from="zext_ln31_1" to="tmp1_addr" fromId="35" toId="44">
</dataflow>
<dataflow id="153" from="buff_C_load" to="mul2" fromId="42" toId="45">
</dataflow>
<dataflow id="154" from="beta_read" to="mul2" fromId="16" toId="45">
</dataflow>
<dataflow id="155" from="tmp1_addr" to="empty" fromId="44" toId="46">
</dataflow>
<dataflow id="156" from="buff_C_load" to="mul2" fromId="42" toId="47">
</dataflow>
<dataflow id="157" from="beta_read" to="mul2" fromId="16" toId="47">
</dataflow>
<dataflow id="158" from="tmp1_addr" to="empty" fromId="44" toId="48">
</dataflow>
<dataflow id="159" from="mul2" to="add1" fromId="47" toId="49">
</dataflow>
<dataflow id="160" from="empty" to="add1" fromId="48" toId="49">
</dataflow>
<dataflow id="161" from="mul2" to="add1" fromId="47" toId="50">
</dataflow>
<dataflow id="162" from="empty" to="add1" fromId="48" toId="50">
</dataflow>
<dataflow id="163" from="mul2" to="add1" fromId="47" toId="51">
</dataflow>
<dataflow id="164" from="empty" to="add1" fromId="48" toId="51">
</dataflow>
<dataflow id="165" from="mul2" to="add1" fromId="47" toId="52">
</dataflow>
<dataflow id="166" from="empty" to="add1" fromId="48" toId="52">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="167" toId="53">
</dataflow>
<dataflow id="170" from="lp4_lp5_str" to="specloopname_ln0" fromId="169" toId="53">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="171" toId="54">
</dataflow>
<dataflow id="174" from="StgValue_173" to="speclooptripcount_ln0" fromId="173" toId="54">
</dataflow>
<dataflow id="175" from="StgValue_173" to="speclooptripcount_ln0" fromId="173" toId="54">
</dataflow>
<dataflow id="176" from="StgValue_173" to="speclooptripcount_ln0" fromId="173" toId="54">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecPipeline" to="specpipeline_ln5" fromId="177" toId="55">
</dataflow>
<dataflow id="180" from="StgValue_179" to="specpipeline_ln5" fromId="179" toId="55">
</dataflow>
<dataflow id="182" from="StgValue_181" to="specpipeline_ln5" fromId="181" toId="55">
</dataflow>
<dataflow id="183" from="StgValue_181" to="specpipeline_ln5" fromId="181" toId="55">
</dataflow>
<dataflow id="184" from="StgValue_181" to="specpipeline_ln5" fromId="181" toId="55">
</dataflow>
<dataflow id="186" from="empty_0" to="specpipeline_ln5" fromId="185" toId="55">
</dataflow>
<dataflow id="187" from="add1" to="store_ln31" fromId="52" toId="56">
</dataflow>
<dataflow id="188" from="buff_C_addr" to="store_ln31" fromId="36" toId="56">
</dataflow>
<dataflow id="189" from="icmp_ln29" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="190" from="icmp_ln29" to="StgValue_10" fromId="22" toId="10">
</dataflow>
</dataflows>


</stg>
