// Seed: 1351472750
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    input wand id_2,
    input supply1 id_3
);
  wor  id_5;
  wire id_6;
  generate
    assign id_5 = 1;
    wire id_7 = id_7;
  endgenerate
  wire id_8;
endmodule
module module_1 (
    output supply0 id_0
    , id_48,
    output tri1 id_1,
    input wand id_2,
    input tri0 id_3,
    input wire id_4,
    input wire id_5,
    output wire id_6,
    input wire id_7,
    input uwire id_8,
    output tri0 id_9,
    output wor id_10,
    input supply1 id_11,
    input wire id_12,
    input wor id_13,
    input supply0 id_14,
    input supply0 id_15,
    output supply1 id_16,
    output supply1 id_17,
    input tri0 id_18,
    input wor id_19,
    output tri0 id_20,
    input supply1 id_21,
    inout wor id_22,
    input supply1 id_23,
    output wand id_24,
    input wor id_25,
    input wor id_26,
    input uwire id_27,
    output supply1 id_28,
    input tri1 id_29,
    input wor id_30,
    input tri0 id_31,
    output uwire id_32,
    input tri id_33,
    output wor id_34,
    input wor id_35,
    input uwire id_36,
    output wire id_37,
    input tri id_38,
    input tri id_39,
    input wand id_40,
    output wire id_41,
    output uwire id_42,
    input uwire id_43,
    output tri id_44,
    output tri id_45,
    input tri0 id_46
);
  assign id_37 = id_31;
  module_0 modCall_1 (
      id_34,
      id_16,
      id_35,
      id_12
  );
  assign modCall_1.type_9 = 0;
endmodule
