// Seed: 2395919352
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2
  );
  logic [-1 : ""] id_4;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    output tri id_2,
    input wor id_3,
    input supply0 id_4
);
  supply0 id_6 = id_6 - -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
endmodule
