 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 timing/k6_N10_40nm.xml	  clock_set_delay_aliases.blif	  common_-sdc_file_sdc/samples/clock_aliases/set_delay.sdc	  0.20	  vpr	  57.79 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  2	  2	  -1	  -1	  success	  30aea82	  Release IPO VTR_ASSERT_LEVEL=3	  GNU 11.4.0 on Linux-6.5.0-1025-azure x86_64	  2024-10-28T23:43:23	  fv-az801-114	  /home/runner/work/vtr-verilog-to-routing/vtr-verilog-to-routing	  59180	  2	  2	  22	  24	  2	  4	  6	  4	  4	  16	  clb	  auto	  19.4 MiB	  0.01	  8	  15	  5	  8	  2	  57.8 MiB	  0.00	  0.00	  1.297	  0	  0	  1.297	  0.01	  4.865e-05	  4.0365e-05	  0.000331746	  0.000291111	  -1	  -1	  -1	  -1	  6	  13	  3	  72000	  36000	  4025.56	  251.598	  0.01	  0.00265857	  0.00243025	  660	  1032	  -1	  12	  5	  7	  7	  429	  325	  1.297	  1.297	  0	  0	  0	  0	  5593.62	  349.601	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00194089	  0.00183475	 
