//--------------------------------------------------------------------------------
// Auto-generated by Migen (--------) & LiteX (--------) on 2020-11-12 08:50:58
//--------------------------------------------------------------------------------
module top(
	output wire user_led0,
	output wire user_led1,
	output wire user_led2,
	output wire user_led3,
	output wire user_led4,
	output wire user_led5,
	output wire user_led6,
	output wire user_led7,
	input wire clk25
);

reg [27:0] counter_counter = 28'd0;
wire sys_clk;
wire sys_rst;
wire por_clk;
reg __main___int_rst = 1'd1;

assign user_led0 = counter_counter[27];
assign user_led1 = counter_counter[26];
assign user_led2 = counter_counter[25];
assign user_led3 = counter_counter[24];
assign user_led4 = counter_counter[23];
assign user_led5 = counter_counter[22];
assign user_led6 = counter_counter[21];
assign user_led7 = counter_counter[20];
assign sys_clk = clk25;
assign por_clk = clk25;
assign sys_rst = __main___int_rst;

always @(posedge por_clk) begin
	__main___int_rst <= 1'd0;
end

always @(posedge sys_clk) begin
	counter_counter <= (counter_counter + 1'd1);
	if (sys_rst) begin
		counter_counter <= 28'd0;
	end
end

endmodule
