Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.

Analysis & Synthesis Resource Usage Summary

Resource,Usage
Total logic elements,6
    -- Combinational with no register,6
    -- Register only,0
    -- Combinational with a register,0
,
Logic element usage by number of LUT inputs,
    -- 4 input functions,1
    -- 3 input functions,3
    -- 2 input functions,2
    -- 1 input functions,0
    -- 0 input functions,0
,
Logic elements by mode,
    -- normal mode,6
    -- arithmetic mode,0
    -- qfbk mode,0
    -- register cascade mode,0
    -- synchronous clear/load mode,0
    -- asynchronous clear/load mode,0
,
Total registers,0
I/O pins,18
Maximum fan-out node,d
Maximum fan-out,7
Total fan-out,27
Average fan-out,1.13