Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Ho, Y.-S., Chauhan, P., Roy, P., Mishchenko, A., Brayton, R.","Efficient uninterpreted function abstraction and refinement for word-level model checking",2017,"Proceedings of the 16th Conference on Formal Methods in Computer-Aided Design, FMCAD 2016",,, 7886662,"65","72",,,10.1109/FMCAD.2016.7886662,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85018341831&doi=10.1109%2fFMCAD.2016.7886662&partnerID=40&md5=dad224e9fc8b1a4170f72b421d4dff92",Conference Paper,Scopus,2-s2.0-85018341831
"De, B.O.S., Mishchenko, A., Kravets, V.N., Brayton, R.K., Reis, A.I.","Fast-extract with cube hashing",2017,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 7858311,"145","150",,,10.1109/ASPDAC.2017.7858311,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015295773&doi=10.1109%2fASPDAC.2017.7858311&partnerID=40&md5=138139e762709548a4d4ebf4c9b95c77",Conference Paper,Scopus,2-s2.0-85015295773
"Petkovska, A., Mishchenko, A., Soeken, M., De Micheli, G., Brayton, R., Ienne, P.","Fast generation of lexicographic satisfiable assignments: Enabling canonicity in SAT-based applications",2016,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","07-10-November-2016",, 2967040,"","",,1,10.1145/2966986.2967040,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85000997407&doi=10.1145%2f2966986.2967040&partnerID=40&md5=b2951fccb021dd1ea08c535ffe9724a5",Conference Paper,Scopus,2-s2.0-85000997407
"Savoj, H., Mishchenko, A., Brayton, R.","M-Inductive Property of Sequential Circuits",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","35","6", 7275145,"919","930",,,10.1109/TCAD.2015.2481860,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84971220901&doi=10.1109%2fTCAD.2015.2481860&partnerID=40&md5=1b9ce1483407804dd159ee6a264e8c67",Article,Scopus,2-s2.0-84971220901
"Karthik, A.V., Ray, S., Nuzzo, P., Mishchenko, A., Brayton, R., Roychowdhury, J.","ABCD-NL: Approximating Continuous non-linear dynamical systems using purely Boolean models for analog/mixed-signal verification",2014,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6742898,"250","255",,10,10.1109/ASPDAC.2014.6742898,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897863678&doi=10.1109%2fASPDAC.2014.6742898&partnerID=40&md5=de98233e90f8c6ded7fca69956a94f38",Conference Paper,Scopus,2-s2.0-84897863678
"Savoj, H., Mishchenko, A., Brayton, R.","Sequential equivalence checking for clock-gated circuits",2014,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","33","2", 6714524,"305","317",,4,10.1109/TCAD.2013.2284190,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893260156&doi=10.1109%2fTCAD.2013.2284190&partnerID=40&md5=cb2880f3885b2b79ff73b8690e113de5",Article,Scopus,2-s2.0-84893260156
"Long, J., Brayton, R.K., Case, M.","LEC: Learning-driven data-path equivalence checking",2014,"CEUR Workshop Proceedings","1130",,,"9","18",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908302365&partnerID=40&md5=fae9208ba3ea85559cbe65e6e1861906",Conference Paper,Scopus,2-s2.0-84908302365
"Karthik, A.V., Soloveichik, D., Ray, S., Sterin, B., Mishchenko, A., Brayton, R., Roychowdhury, J.","NINJA: Boolean modelling and formal verification of tiered-rate chemical reaction networks (Extended Abstract)",2014,"ACM BCB 2014 - 5th ACM Conference on Bioinformatics, Computational Biology, and Health Informatics",,,,"623","624",,,10.1145/2649387.2660805,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84920719114&doi=10.1145%2f2649387.2660805&partnerID=40&md5=2467a5540adbcca91975b705cfeaeb19",Conference Paper,Scopus,2-s2.0-84920719114
"Mishchenko, A., Een, N., Brayton, R., Baumgartner, J., Mony, H., Nalla, P.","GLA: Gate-level abstraction revisited",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513732,"1399","1404",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885611501&partnerID=40&md5=6295920d9ce82069d3c96509fb0e0fef",Conference Paper,Scopus,2-s2.0-84885611501
"Mishchenko, A., Een, N., Brayton, R., Case, M., Chauhan, P., Sharma, N.","A semi-canonical form for sequential AIGs",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513615,"797","802",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885607522&partnerID=40&md5=d91d8605cbdbc454e13122c7e3d2e2b6",Conference Paper,Scopus,2-s2.0-84885607522
"Ray, S., Brayton, R.K.","Ranking structure in communication fabrics",2013,"11th ACM/IEEE International Conference on Formal Methods and Models for Codesign, MEMOCODE 2013",,, 6670942,"65","74",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893448072&partnerID=40&md5=811f00e7ffbc9af9c0e2c28151b037ee",Conference Paper,Scopus,2-s2.0-84893448072
"Ray, S., Brayton, R.K.","Scalable progress verification in credit-based flow-control systems",2012,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6176626,"905","910",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862062337&partnerID=40&md5=3bf8200c78efa53f3ddf1f4904d8b357",Conference Paper,Scopus,2-s2.0-84862062337
"Ray, S., Mishchenko, A., Een, N., Brayton, R., Jang, S., Chen, C.","Mapping into LUT structures",2012,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6176724,"1579","1584",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862074794&partnerID=40&md5=1b73eac4bd2096c9b10ab2e163368921",Conference Paper,Scopus,2-s2.0-84862074794
"Villa, T., Yevtushenko, N., Brayton, R.K., Mishchenko, A., Petrenko, A., Sangiovanni-Vincentelli, A.","The unknown component problem: Theory and applications",2012,"The Unknown Component Problem: Theory and Applications","9780387687599",,,"1","311",,4,10.1007/978-0-387-68759-9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949175690&doi=10.1007%2f978-0-387-68759-9&partnerID=40&md5=7a0cf223e3b79dd55c342fcbf6aa1c5e",Book,Scopus,2-s2.0-84949175690
"Een, N., Mishchenko, A., Brayton, R.","Efficient implementation of property directed reachability",2011,"2011 Formal Methods in Computer-Aided Design, FMCAD 2011",,, 6148886,"125","134",,93,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857697806&partnerID=40&md5=bc8b1d543877640f11c441bb32e00e68",Conference Paper,Scopus,2-s2.0-84857697806
"Mishchenko, A., Brayton, R., Jiang, J.-H.R., Jang, S.","Scalable don't-care-based logic optimization and resynthesis",2011,"ACM Transactions on Reconfigurable Technology and Systems","4","4", 34,"","",,10,10.1145/2068716.2068720,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867519427&doi=10.1145%2f2068716.2068720&partnerID=40&md5=87191472f175544af244e114be3029f0",Review,Scopus,2-s2.0-84867519427
"Brayton, R., Mishchenko, A., Chatterjee, S.","Boolean factoring and decomposition of logic networks",2011,"Advanced Techniques in Logic Synthesis, Optimizations and Applications",,,,"47","66",,,10.1007/978-1-4419-7518-8_4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885735430&doi=10.1007%2f978-1-4419-7518-8_4&partnerID=40&md5=f3fa75861206de463dbed6957f24d185",Book Chapter,Scopus,2-s2.0-84885735430
"Mishchenko, A., Brayton, R., Jang, S., Kravets, V.","Delay optimization using SOP balancing",2011,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6105357,"375","382",,5,10.1109/ICCAD.2011.6105357,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855759921&doi=10.1109%2fICCAD.2011.6105357&partnerID=40&md5=1da89480ccb504408ab3e5f483d2febd",Conference Paper,Scopus,2-s2.0-84855759921
"Yang, Y.-S., Sinha, S., Veneris, A., Brayton, R., Smith, D.","Automated logic restructuring with aSPFDs",2011,"Advanced Techniques in Logic Synthesis, Optimizations and Applications",,,,"267","286",,,10.1007/978-1-4419-7518-8_15,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885780221&doi=10.1007%2f978-1-4419-7518-8_15&partnerID=40&md5=9d897b5ca4b4f960e28804fbfbaf22c3",Book Chapter,Scopus,2-s2.0-84885780221
"Long, J., Ray, S., Sterin, B., Mishchenko, A., Brayton, R.","Enhancing ABC for LTL stabilization verification of systemverilog/VHDL models",2011,"CEUR Workshop Proceedings","832",,,"3","12",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891944004&partnerID=40&md5=1379d3bc7f8cf441515753fcc47d6aa0",Conference Paper,Scopus,2-s2.0-84891944004
"Yang, Y.-S., Sinha, S., Veneris, A., Brayton, R.K.","Automating logic transformations with approximate SPFDs",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","5", 5752413,"651","664",,,10.1109/TCAD.2011.2110590,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955376943&doi=10.1109%2fTCAD.2011.2110590&partnerID=40&md5=113e9d22f49583818b31fe07ed42c514",Article,Scopus,2-s2.0-79955376943
"Savoj, H., Berthelot, D., Mishchenko, A., Brayton, R.","Combinational techniques for sequential equivalence checking",2010,"Formal Methods in Computer Aided Design, FMCAD 2010",,, 5770943,"145","149",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79958758683&partnerID=40&md5=09676ea038e4e3d57e9fc765add9f36e",Conference Paper,Scopus,2-s2.0-79958758683
"Brayton, R., Mishchenko, A.","ABC: An academic industrial-strength verification tool",2010,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","6174 LNCS",,,"24","40",,104,10.1007/978-3-642-14295-6_5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954979683&doi=10.1007%2f978-3-642-14295-6_5&partnerID=40&md5=71246074413ec44fc91c897905199c67",Conference Paper,Scopus,2-s2.0-77954979683
"Mishchenko, A., Brayton, R., Jang, S.","Global delay optimization using structural choices",2010,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"181","184",,8,10.1145/1723112.1723144,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951556250&doi=10.1145%2f1723112.1723144&partnerID=40&md5=ec8e60455409bccaa49e5f515d5f2dcb",Conference Paper,Scopus,2-s2.0-77951556250
"Brayton, R., Cong, J.","NSF workshop on EDA: Past, present, and future (Part 2)",2010,"IEEE Design and Test of Computers","27","3", 5465126,"62","74",,5,10.1109/MDT.2010.70,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952723424&doi=10.1109%2fMDT.2010.70&partnerID=40&md5=2d7f39ebb87334c196e386c831af3944",Review,Scopus,2-s2.0-77952723424
"Brayton, R., Cong, J.","NSF workshop on EDA: Past, present, and future (Part 1)",2010,"IEEE Design and Test of Computers","27","2", 5432324,"68","74",,3,10.1109/MDT.2010.51,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950185713&doi=10.1109%2fMDT.2010.51&partnerID=40&md5=c3a503dafb7e9032e6f9b52a215329e0",Article,Scopus,2-s2.0-77950185713
"Mony, H., Baumgartner, J., Mishchenko, A., Brayton, R.","Speculative reduction-based scalable redundancy identification",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090932,"1674","1679",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350060045&partnerID=40&md5=769180c2f1e96ea435953b367f1a5005",Conference Paper,Scopus,2-s2.0-70350060045
"Yang, Y.-S., Sinha, S., Veneris, A., Brayton, R.K., Smith, D.","Sequential logic rectifications with approximate SPFDs",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090936,"1698","1703",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350048805&partnerID=40&md5=6d25738974748f1a15092e1ea2915a91",Conference Paper,Scopus,2-s2.0-70350048805
"Mishchenko, A., Brayton, R., Jiang, J.-H.R., Jang, S.","Scalable don't-care-based logic optimization and resynthesis",2009,"Proceedings of the 7th ACM SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA'09",,,,"151","159",,17,10.1145/1508128.1508152,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650700156&doi=10.1145%2f1508128.1508152&partnerID=40&md5=761d05716762a894f6fadf0570c94a0a",Conference Paper,Scopus,2-s2.0-67650700156
"Jang, S., Wu, D., Jarvin, M., Chan, B., Chung, K., Mishchenko, A., Brayton, R.","SmartOpt: An industrial strength framework logic synthesis",2009,"Proceedings of the 7th ACM SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA'09",,,,"237","240",,5,10.1145/1508128.1508165,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650683399&doi=10.1145%2f1508128.1508165&partnerID=40&md5=cce432a78080734f4397affd0b1ce059",Conference Paper,Scopus,2-s2.0-67650683399
"Mishchenko, A., Brayton, R., Chatterjee, S.","Boolean factoring and decomposition of logic networks",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681549,"38","44",,24,10.1109/ICCAD.2008.4681549,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57949109638&doi=10.1109%2fICCAD.2008.4681549&partnerID=40&md5=1c783ddfa2a2bb3283d6b5fc5cce1bce",Conference Paper,Scopus,2-s2.0-57949109638
"Mo, F., Brayton, R.K.","Placement based multiplier rewiring for cell-based designs",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681611,"430","433",,3,10.1109/ICCAD.2008.4681611,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849132202&doi=10.1109%2fICCAD.2008.4681611&partnerID=40&md5=2f8160705969c0c6934414ed2621ca62",Conference Paper,Scopus,2-s2.0-57849132202
"Mishchenko, A., Case, M., Brayton, R., Stephen, J.","Scalable and scalably-verifiable sequential synthesis",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681580,"234","241",,27,10.1109/ICCAD.2008.4681580,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849147619&doi=10.1109%2fICCAD.2008.4681580&partnerID=40&md5=716f8695cffaf52190f55c0e7a932c41",Conference Paper,Scopus,2-s2.0-57849147619
"Mishchenko, A., Brayton, R.","Recording synthesis history for sequential verification",2008,"Proceedings of the 2008 International Conference on Formal Methods in Computer-Aided Design, FMCAD",,, 4689167,"","",,6,10.1109/FMCAD.2008.ECP.8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-58049169566&doi=10.1109%2fFMCAD.2008.ECP.8&partnerID=40&md5=0a7b629d72fcdc083837997813088479",Conference Paper,Scopus,2-s2.0-58049169566
"Case, M.L., Mishchenko, A., Brayton, R.K., Baumgartner, J., Mony, H.","Invariant-strengthened elimination of dependent state elements",2008,"Proceedings of the 2008 International Conference on Formal Methods in Computer-Aided Design, FMCAD",,, 4689165,"","",,4,10.1109/FMCAD.2008.ECP.6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-58049169272&doi=10.1109%2fFMCAD.2008.ECP.6&partnerID=40&md5=d1ce46016c7b6df1cadd8cd18efb68d8",Conference Paper,Scopus,2-s2.0-58049169272
"Hurst, A.P., Mishchenko, A., Brayton, R.K.","Scalable min-register retiming under timing and initializability constraints",2008,"Proceedings - Design Automation Conference",,, 4555874,"534","539",,3,10.1109/DAC.2008.4555874,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549109804&doi=10.1109%2fDAC.2008.4555874&partnerID=40&md5=a0286635db0588d823bb26384f80a526",Conference Paper,Scopus,2-s2.0-51549109804
"Case, M.L., Kravets, V.N., Mishchenko, A., Brayton, R.K.","Merging nodes under sequential observability",2008,"Proceedings - Design Automation Conference",,, 4555875,"540","545",,12,10.1109/DAC.2008.4555875,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549101677&doi=10.1109%2fDAC.2008.4555875&partnerID=40&md5=193acdb6d4125d860371b8481dba2ca6",Conference Paper,Scopus,2-s2.0-51549101677
"Yevtushenko, N., Villa, T., Brayton, R.K., Petrenko, A., Sangiovanni-Vincentelli, A.L.","Compositionally progressive slutions of synchronous FSM equations",2008,"Discrete Event Dynamic Systems: Theory and Applications","18","1",,"51","89",,11,10.1007/s10626-007-0031-2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39649104369&doi=10.1007%2fs10626-007-0031-2&partnerID=40&md5=ac1e26fcbe1bd276c98b7f53d1965247",Article,Scopus,2-s2.0-39649104369
"Hurst, A.P., Mishchenko, A., Brayton, R.K.","Fast minimum-register retiming via binary maximum-flow",2007,"Proceedings - Formal Methods in Computer Aided Design, FMCAD 2007",,, 4401998,"181","187",,4,10.1109/FAMCAD.2007.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349106589&doi=10.1109%2fFAMCAD.2007.31&partnerID=40&md5=985afa8439d4b3b4a2d2750de2a37401",Conference Paper,Scopus,2-s2.0-47349106589
"Yang, Y.-S., Sinha, S., Veneris, A., Brayton, R.K.","Automating logic rectification by approximate SPFDs",2007,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4196065,"402","407",,32,10.1109/ASPDAC.2007.358019,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37248999358&doi=10.1109%2fASPDAC.2007.358019&partnerID=40&md5=daa0da95777a7b786886ebb76793eaf9",Conference Paper,Scopus,2-s2.0-37248999358
"Case, M.L., Mishchenko, A., Brayton, R.K.","Automated extraction of inductive invariants to aid model checking",2007,"Proceedings - Formal Methods in Computer Aided Design, FMCAD 2007",,, 4401996,"165","172",,7,10.1109/FAMCAD.2007.12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349111629&doi=10.1109%2fFAMCAD.2007.12&partnerID=40&md5=2c2b9b78c8e90c480c08ca76e4d9ff78",Conference Paper,Scopus,2-s2.0-47349111629
"Mishchenko, A., Sungmin, C., Chatterjee, S., Brayton, R.","Combinational and sequential mapping with priority cuts",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4397290,"354","361",,74,10.1109/ICCAD.2007.4397290,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249117774&doi=10.1109%2fICCAD.2007.4397290&partnerID=40&md5=d23a74fac62e6dd51d9d3ea8d36c48dd",Conference Paper,Scopus,2-s2.0-50249117774
"Mo, F., Brayton, R.K.","Semi-detailed bus routing with variation reduction",2007,"Proceedings of the International Symposium on Physical Design",,, 1232025,"143","150",,5,10.1145/1231996.1232025,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748845819&doi=10.1145%2f1231996.1232025&partnerID=40&md5=70319eabed9a1927da8b6c283a67049c",Conference Paper,Scopus,2-s2.0-34748845819
"Villa, T., Zharikova, S., Yevtushenko, N., Brayton, R., Sangiovanni-Vincentelli, A.","A new algorithm for the largest compositionally progressive solution of synchronous language equations",2007,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, 1228888,"441","444",,,10.1145/1228784.1228888,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748833729&doi=10.1145%2f1228784.1228888&partnerID=40&md5=86985bf6fa1504574de7fc521ff21660",Conference Paper,Scopus,2-s2.0-34748833729
"Chatterjee, S., Mishchenko, A., Brayton, R., Kuehlmann, A.","On resolution proofs for combinational equivalence",2007,"Proceedings - Design Automation Conference",,, 4261253,"600","605",,9,10.1109/DAC.2007.375234,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547359859&doi=10.1109%2fDAC.2007.375234&partnerID=40&md5=8171ce4ae414ce3354e18717fbb45134",Conference Paper,Scopus,2-s2.0-34547359859
"Mishchenko, A., Chatterjee, S., Brayton, R.K.","Improvements to technology mapping for LUT-based FPGAs",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","2",,"240","253",,49,10.1109/TCAD.2006.887925,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846589332&doi=10.1109%2fTCAD.2006.887925&partnerID=40&md5=534d84b992a9f7b524442f9447550187",Conference Paper,Scopus,2-s2.0-33846589332
"Mo, F., Brayton, R.K.","A simultaneous bus orientation and bused pin flipping algorithm",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4397295,"386","389",,3,10.1109/ICCAD.2007.4397295,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249140739&doi=10.1109%2fICCAD.2007.4397295&partnerID=40&md5=8ac38cc06ff9e14ecf7555bcd770b732",Conference Paper,Scopus,2-s2.0-50249140739
"Jiang, J.-H.R., Brayton, R.K.","Retiming and resynthesis: A complexity perspective",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","12",,"2674","2686",,17,10.1109/TCAD.2006.882520,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845636607&doi=10.1109%2fTCAD.2006.882520&partnerID=40&md5=80537b7e3c0bd97a86e9600f5362de7f",Article,Scopus,2-s2.0-33845636607
"Chatterjee, S., Mishchenko, A., Brayton, R.","Factor cuts",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110166,"143","150",,22,10.1109/ICCAD.2006.320078,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749174191&doi=10.1109%2fICCAD.2006.320078&partnerID=40&md5=4352affb5de71fce0ba7440b0072281f",Conference Paper,Scopus,2-s2.0-39749174191
"Mishchenko, A., Chatterjee, S., Brayton, R., Een, N.","Improvements to combinational equivalence checking",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110135,"836","843",,73,10.1109/ICCAD.2006.320087,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846633559&doi=10.1109%2fICCAD.2006.320087&partnerID=40&md5=7585357721c8284a2bc1da8931599a60",Conference Paper,Scopus,2-s2.0-33846633559
"Mishchenko, A., Chatterjee, S., Brayton, R.","DAG-aware AIG rewriting: A fresh look at combinational logic synthesis",2006,"Proceedings - Design Automation Conference",,,,"532","535",,169,10.1145/1146909.1147048,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846545005&doi=10.1145%2f1146909.1147048&partnerID=40&md5=8aebd6bcebd6c56e7348b11f1d72765f",Conference Paper,Scopus,2-s2.0-33846545005
"Zhang, J.S., Mishchenko, A., Brayton, R., Chrzanowska-Jeske, M.","Symmetry detection for large Boolean functions using circuit representation, simulation, and satisfiability",2006,"Proceedings - Design Automation Conference",,,,"510","515",,10,10.1145/1146909.1147044,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547154377&doi=10.1145%2f1146909.1147044&partnerID=40&md5=3e95e1469252febea2097ce96fbb158c",Conference Paper,Scopus,2-s2.0-34547154377
"Chatterjee, S., Mishchenko, A., Brayton, R.K., Wang, X., Kam, T.","Reducing structural bias in technology mapping",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","12",,"2894","2902",,9,10.1109/TCAD.2006.882484,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845666975&doi=10.1109%2fTCAD.2006.882484&partnerID=40&md5=faf472524a8522e60dd2879b99aabe3a",Article,Scopus,2-s2.0-33845666975
"Mishchenko, A., Chatterjee, S., Brayton, R.","Improvements to technology mapping for LUT-based FPGAs",2006,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"41","49",,21,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745805562&partnerID=40&md5=263f6c4c02d232d98f8841a486ea6a5b",Conference Paper,Scopus,2-s2.0-33745805562
"Mishchenko, A., Brayton, R.K.","A theory of nondeterministic networks",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","6",,"977","999",,3,10.1109/TCAD.2005.855978,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646745983&doi=10.1109%2fTCAD.2005.855978&partnerID=40&md5=781864a5c1dd7fa104a45fdb31ba6680",Article,Scopus,2-s2.0-33646745983
"Mishchenko, A., Zhang, J.S., Sinha, S., Burch, J.R., Brayton, R., Chrzanowska-Jeske, M.","Using simulation and satisfiability to compute flexibilities in Boolean networks",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","5",,"743","754",,30,10.1109/TCAD.2005.860955,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646385935&doi=10.1109%2fTCAD.2005.860955&partnerID=40&md5=9abab5e263f803019de3ef8222c69469",Conference Paper,Scopus,2-s2.0-33646385935
"Mishchenko, A., Brayton, R.K.","SAT-based complete don't-care computation for network optimization",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","I",, 1395595,"412","417",,38,10.1109/DATE.2005.264,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646941314&doi=10.1109%2fDATE.2005.264&partnerID=40&md5=6870eba35fc0b2dd505134bf2a13da15",Conference Paper,Scopus,2-s2.0-33646941314
"Li, Y., Kondratyev, A., Brayton, R.K.","Gaining predictability and noise immunity in global interconnects",2005,"Proceedings - International Conference on Application of Concurrency to System Design, ACSD","2005",, 1508142,"176","185",,,10.1109/ACSD.2005.19,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746256484&doi=10.1109%2fACSD.2005.19&partnerID=40&md5=3b0e8c03d75870b6aed459c9e32546e1",Conference Paper,Scopus,2-s2.0-33746256484
"Li, Y., Kondratyev, A., Brayton, R.","Synthesis methodology for built-in at-speed testing",2005,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2005",, 1560061,"183","188",,,10.1109/ICCAD.2005.1560061,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751401085&doi=10.1109%2fICCAD.2005.1560061&partnerID=40&md5=f02f3fab93530ab5638483d96f33745c",Conference Paper,Scopus,2-s2.0-33751401085
"Chatterjee, S., Mishchenko, A., Brayton, R., Wang, X., Kam, T.","Reducing structural bias in technology mapping",2005,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2005",, 1560122,"518","525",,11,10.1109/ICCAD.2005.1560122,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751405387&doi=10.1109%2fICCAD.2005.1560122&partnerID=40&md5=cb5ad2b40a73e49b8ce15363049a2c2f",Conference Paper,Scopus,2-s2.0-33751405387
"Mishchenko, A., Brayton, R., Jiang, R., Villa, T., Yevtushenko, N.","Efficient solution of language equations using partitioned representations",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","I",, 1395596,"418","423",,4,10.1109/DATE.2005.130,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646922332&doi=10.1109%2fDATE.2005.130&partnerID=40&md5=ef6abc34ac3ddc6c4401947e8cd9110e",Conference Paper,Scopus,2-s2.0-33646922332
"Jiang, J.-H.R., Brayton, R.K.","Functional dependency for verification reduction",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3114",,,"268","280",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35048820104&partnerID=40&md5=e7b9954b4240cb4deae45ccfe68d34ae",Article,Scopus,2-s2.0-35048820104
"Chatterjee, S., Brayton, R.","A new incremental placement algorithm and its application to congestion-aware divisor extraction",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 7B.4,"541","548",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244367444&partnerID=40&md5=53542c63ea28b1565c14a4c365966e5f",Conference Paper,Scopus,2-s2.0-16244367444
"Jiang, J.-H.R., Mishchenko, A., Brayton, R.K.","On breakable cyclic definitions*",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5D.1,"411","418",,5,10.1109/ICCAD.2004.1382610,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244409487&doi=10.1109%2fICCAD.2004.1382610&partnerID=40&md5=c195239936aca3a51cecb4bd79722886",Conference Paper,Scopus,2-s2.0-16244409487
"Mo, F., Brayton, R.K.","A timing-driven module-based chip design flow",2004,"Proceedings - Design Automation Conference",,,,"67","70",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444354511&partnerID=40&md5=11ce16e2c1f82c5fda62a5551c477e28",Conference Paper,Scopus,2-s2.0-4444354511
"Khatri, S.P., Sinha, S., Brayton, R.K., Sangiovanni-Vincentelli, A.L.","SPFD-based wire removal in standard-cell and network-of-PLA circuits",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","7",,"1020","1030",,3,10.1109/TCAD.2004.829821,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3142538934&doi=10.1109%2fTCAD.2004.829821&partnerID=40&md5=5a15e5da1c7fe2ab5f8a08f6523fba45",Article,Scopus,2-s2.0-3142538934
"Mishchenko, A., Brayton, R.K.","A Theory of Non-Deterministic Networks",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"709","716",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0348040098&partnerID=40&md5=b56e939c930fd87c7458bdc3e041042e",Conference Paper,Scopus,2-s2.0-0348040098
"Jiang, J.-H.R., Mischenko, A., Brayton, R.K.","Reducing multi-valued algebraic operations to binary",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253697,"752","757",,1,10.1109/DATE.2003.1253697,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893752992&doi=10.1109%2fDATE.2003.1253697&partnerID=40&md5=93c921586eaba343de4812358c31a4ee",Conference Paper,Scopus,2-s2.0-84893752992
"Yevtushenko, N., Villa, T., Brayton, R.K., Petrenko, A., Sangiovanni-Vincentelli, A.L.","Equisolvability of series vs. controller's topology in synchronous language equations",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253778,"1154","1155",,1,10.1109/DATE.2003.1253778,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893717589&doi=10.1109%2fDATE.2003.1253778&partnerID=40&md5=0371f503a97ef6bd666647a91fd9ddc9",Conference Paper,Scopus,2-s2.0-84893717589
"Jiang, Y., Matic, S., Brayton, R.K.","Generalized cofactoring for logic function evaluation",2003,"Proceedings - Design Automation Conference",,,,"155","158",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0042090416&partnerID=40&md5=aca90114c9771bd8237cc65fc96b39a0",Conference Paper,Scopus,2-s2.0-0042090416
"Mo, F., Brayton, R.K.","Fishbone: A block-level placement and routing scheme",2003,"Proceedings of the International Symposium on Physical Design",,,,"204","209",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038040144&partnerID=40&md5=d6efeb12eaef19ea0720acdd80f3a874",Conference Paper,Scopus,2-s2.0-0038040144
"Jiang, J.-H.R., Brayton, R.K.","On the verification of sequential equivalence",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","6",,"686","697",,20,10.1109/TCAD.2003.811446,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038718553&doi=10.1109%2fTCAD.2003.811446&partnerID=40&md5=f5d7cb84d1f171806731d403ea998d97",Conference Paper,Scopus,2-s2.0-0038718553
"Mo, F., Brayton, R.","PLA-based regular structures and their synthesis",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","6",,"723","729",,20,10.1109/TCAD.2003.811454,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038042049&doi=10.1109%2fTCAD.2003.811454&partnerID=40&md5=6489df48049b57440293fea9cee319a3",Conference Paper,Scopus,2-s2.0-0038042049
"Singhal, V., Pixley, C., Aziz, A., Qadeer, S., Brayton, R.","Sequential optimization in the absence of global reset",2003,"ACM Transactions on Design Automation of Electronic Systems","8","2",,"222","251",,3,10.1145/762488.762493,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037984743&doi=10.1145%2f762488.762493&partnerID=40&md5=0f77fd4d8b85feeed20941fb20918809",Review,Scopus,2-s2.0-0037984743
"Jiang, Y., Brayton, R.K.","Don't cares in logic minimization of extended finite state machines",2003,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2003-January",, 1195129,"809","815",,4,10.1109/ASPDAC.2003.1195129,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84954460326&doi=10.1109%2fASPDAC.2003.1195129&partnerID=40&md5=8a4468a3e58fb645384dd8a6101b7cdc",Conference Paper,Scopus,2-s2.0-84954460326
"Mo, F., Brayton, R.K.","Whirlpool PLAs: A regular logic structure and their synthesis",2002,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"543","550",,26,10.1145/774572.774652,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036907178&doi=10.1145%2f774572.774652&partnerID=40&md5=0d1102f4cafb03d0cc441ad2e2f6cbc7",Conference Paper,Scopus,2-s2.0-0036907178
"Mishchenko, A., Brayton, R.","Simplification of non-deterministic multi-valued networks",2002,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"557","562",,19,10.1145/774572.774654,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036911552&doi=10.1145%2f774572.774654&partnerID=40&md5=dd40570a9b62af3032f2846aca6cad59",Conference Paper,Scopus,2-s2.0-0036911552
"Goldberg, E.I., Prasad, M.R., Brayton, R.K.","Using problem symmetry in search based satisfiability algorithms",2002,"Proceedings -Design, Automation and Test in Europe, DATE",,, 998261,"134","141",,9,10.1109/DATE.2002.998261,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-25144461526&doi=10.1109%2fDATE.2002.998261&partnerID=40&md5=83df49d9727bb0d86331877a3e7b6832",Conference Paper,Scopus,2-s2.0-25144461526
"Sinha, S., Mishchenko, A., Brayton, R.K.","Topologically constrained logic synthesis",2002,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"679","686",,9,10.1145/774572.774672,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036917420&doi=10.1145%2f774572.774672&partnerID=40&md5=517f2fff25b896311989e4217268c792",Conference Paper,Scopus,2-s2.0-0036917420
"Aziz, A., Shiple, T., Singhal, V., Brayton, R., Sangiovanni-Vincentelli, A.","Formula-dependent equivalence for compositional CTL model checking",2002,"Formal Methods in System Design","21","2",,"193","224",,6,10.1023/A:1016043502772,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036722737&doi=10.1023%2fA%3a1016043502772&partnerID=40&md5=695f0a38a5ded5147862102fb8e21539",Article,Scopus,2-s2.0-0036722737
"Mo, F., Brayton, R.K.","River PLAs: A regular circuit structure",2002,"Proceedings - Design Automation Conference",,,,"201","206",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036058078&partnerID=40&md5=6db0dc8a8d4160ecb53c7e25c1ea711f",Conference Paper,Scopus,2-s2.0-0036058078
"Jiang, Y., Brayton, R.K.","Software synthesis from synchronous specifications using logic simulation techniques",2002,"Proceedings - Design Automation Conference",,,,"319","324",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036059571&partnerID=40&md5=f67792af595356db9160dbb99f6687f1",Conference Paper,Scopus,2-s2.0-0036059571
"Baleani, M., Gennari, F., Jiang, Y., Patel, Y., Brayton, R.K., Sangiovanni-Vincentelli, A.","HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform",2002,"Hardware/Software Codesign - Proceedings of the International Workshop",,,,"151","156",,52,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036045933&partnerID=40&md5=18f79a0b71c7392dda49ec6baf3d5aa6",Conference Paper,Scopus,2-s2.0-0036045933
"Gao, M., Jiang, J.-H., Jiang, Y., Li, Y., Mishchenko, A., Sinha, S., Villa, T., Brayton, R.","Optimization of multi-valued multi-level networks",2002,"Proceedings of The International Symposium on Multiple-Valued Logic",,,,"168","177",,20,10.1109/ISMVL.2002.1011086,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036080110&doi=10.1109%2fISMVL.2002.1011086&partnerID=40&md5=47a07edd7bb67ed2a0c6c287e0bbc197",Article,Scopus,2-s2.0-0036080110
"Goldberg, E.I., Prasad, M.R., Brayton, R.K.","Using SAT for combinational equivalence checking",2001,"Proceedings -Design, Automation and Test in Europe, DATE",,, 915010,"114","121",,80,10.1109/DATE.2001.915010,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893713000&doi=10.1109%2fDATE.2001.915010&partnerID=40&md5=bcfe00797b1180c57bcd2cb1c7339435",Conference Paper,Scopus,2-s2.0-84893713000
"Alur, R., Brayton, R.K., Henzinger, T.A., Qadeer, S., Rajamani, S.K.","Partial-order reduction in symbolic state-space exploration",2001,"Formal Methods in System Design","18","2",,"97","116",,30,10.1023/A:1008767206905,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035280078&doi=10.1023%2fA%3a1008767206905&partnerID=40&md5=135c17b42361a881207bd59808cc32cc",Article,Scopus,2-s2.0-0035280078
"Singhal, V., Pixley, C., Aziz, A., Brayton, R.K.","Theory of safe replacements for sequential circuits",2001,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","20","2",,"249","265",,13,10.1109/43.908455,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035248165&doi=10.1109%2f43.908455&partnerID=40&md5=b01a4fc45b05905fca347b70fd81272f",Article,Scopus,2-s2.0-0035248165
"Brayton, R.K.","Compatible observability don't cares revisited",2001,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"618","623",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035209040&partnerID=40&md5=87c1fbcdc6592fd74e5c3fe6d6ac84df",Conference Paper,Scopus,2-s2.0-0035209040
"Jiang, Y., Brayton, R.K.","Logic optimization and code generation for embedded control applications",2001,"Hardware/Software Codesign - Proceedings of the International Workshop",,,,"225","229",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034821918&partnerID=40&md5=bc011409d167dec2dd790b2be5f886ab",Conference Paper,Scopus,2-s2.0-0034821918
"Mo, F., Tabbara, A., Brayton, R.K.","A timing-driven macro-cell placement algorithm",2001,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"322","327",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035178749&partnerID=40&md5=788b8e7749c214f5829d2986ee44baca",Conference Paper,Scopus,2-s2.0-0035178749
"Sinha, S., Kuehlmann, A., Brayton, R.K.","Sequential SPFDs",2001,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"84","90",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035215689&partnerID=40&md5=94b4e4a588b0225550657cfc7b54d1a9",Conference Paper,Scopus,2-s2.0-0035215689
"Mo, F., Tabbara, A., Brayton, R.K.","A force-directed maze router",2001,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"404","407",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035215336&partnerID=40&md5=b8dea588049111984b55b249227844da",Conference Paper,Scopus,2-s2.0-0035215336
"Yevtushenko, N., Villa, T., Brayton, R.K., Petrenko, A., Sangiovanni-Vincentelli, A.L.","Solution of parallel language equations for logic synthesis",2001,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,, 17,"103","110",,23,10.1109/ICCAD.2001.968605,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035215690&doi=10.1109%2fICCAD.2001.968605&partnerID=40&md5=f8b49caddaaaf48544ff685f205f2864",Article,Scopus,2-s2.0-0035215690
"Quer, S., Cabodi, G., Camurati, P., Lavagno, L., Sentovich, E.M., Brayton, R.K.","Verification of similar FSMs by mixing incremental re-encoding, reachability analysis, and combinational checks",2000,"Formal Methods in System Design","17","2",,"107","134",,1,10.1023/A:1008748802907,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034294484&doi=10.1023%2fA%3a1008748802907&partnerID=40&md5=41f45fec71e64454132d1842c0da8743",Article,Scopus,2-s2.0-0034294484
"Otten, R.H.J.M., Brayton, R.K.","Performance planning",2000,"Integration, the VLSI Journal","29","1",,"1","24",,7,10.1016/S0167-9260(99)00022-X,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034159589&doi=10.1016%2fS0167-9260%2899%2900022-X&partnerID=40&md5=77e50e6f4ebdc8813345b69c836e49ff",Article,Scopus,2-s2.0-0034159589
"Tabbara, A., Tabbara, B., Brayton, R.K., Newton, A.R.","Integration of retiming with architectural floorplanning",2000,"Integration, the VLSI Journal","29","1",,"25","43",,5,10.1016/S0167-9260(99)00021-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034159552&doi=10.1016%2fS0167-9260%2899%2900021-8&partnerID=40&md5=14b5cd9db0f154482614fca17c45fbc1",Article,Scopus,2-s2.0-0034159552
"Goldberg, E.I., Carloni, L.P., Villa, T., Brayton, R.K.","Negative thinking in branch-and-bound: the case of unate covering",2000,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","19","3",,"281","294",,14,10.1109/43.833198,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034157152&doi=10.1109%2f43.833198&partnerID=40&md5=0de68a5dc7aa1801889382921450fc08",Article,Scopus,2-s2.0-0034157152
"Jiang, Y., Brayton, R.K.","Don't cares and multi-valued logic network minimization",2000,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2000-January",, 896525,"520","525",,19,10.1109/ICCAD.2000.896525,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034474846&doi=10.1109%2fICCAD.2000.896525&partnerID=40&md5=67bbace3ce4ff371d5ebd60457e465e6",Conference Paper,Scopus,2-s2.0-0034474846
"Khatri, S.P., Brayton, R.K., Sangiovanni-Vincentelli, A.","Cross-talk immune VLSI design using a network of PLAs embedded in a regular layout fabric",2000,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2000-January",, 896507,"412","418",,36,10.1109/ICCAD.2000.896507,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034478038&doi=10.1109%2fICCAD.2000.896507&partnerID=40&md5=36508669ff882b39dbdedb53cbffac86",Conference Paper,Scopus,2-s2.0-0034478038
"Aziz, A., Sanwal, K., Singhal, V., Brayton, R.","Model-Checking Continuous-Time Markov Chains",2000,"ACM Transactions on Computational Logic","1","1",,"162","170",,247,10.1145/343369.343402,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84941709469&doi=10.1145%2f343369.343402&partnerID=40&md5=7987c3d97b0ae1792f5fb91951eb3cf0",Article,Scopus,2-s2.0-84941709469
"Mo, F., Tabbara, A., Brayton, R.K.","A force-directed macro-cell placer",2000,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2000-January",, 896470,"177","180",,50,10.1109/ICCAD.2000.896470,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034480560&doi=10.1109%2fICCAD.2000.896470&partnerID=40&md5=e303bb3c1b67d4854cc3da733d7b5052",Conference Paper,Scopus,2-s2.0-0034480560
"Jongeneel, D.-J., Otten, R., Watanabe, Y., Brayton, R.K.","Area and search space control for technology mapping",2000,"Proceedings-Design Automation Conference",,,,"86","91",,5,10.1109/DAC.2000.855283,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033685282&doi=10.1109%2fDAC.2000.855283&partnerID=40&md5=1354bc6edba18d73d4aeaa8c039ca47d",Article,Scopus,2-s2.0-0033685282
"Sinha, Subarnarekha, Khatri, Sunil P., Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Binary and multi-valued SPFD-based wire removal in PLA networks",2000,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"494","503",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033681403&partnerID=40&md5=a357a45e2ce560bed48ba80070ce76e5",Conference Paper,Scopus,2-s2.0-0033681403
"Kukimoto, Yuji, Brayton, Robert K.","Timing-safe false path removal for combinational modules",1999,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"544","549",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033352295&partnerID=40&md5=2876282bd8607a190877e269864c05ba",Conference Paper,Scopus,2-s2.0-0033352295
"Ranjan, R.K., Singhal, V., Somenzi, F., Brayton, R.K.","Using combinational verification for sequential circuits",1999,"Proceedings -Design, Automation and Test in Europe, DATE",,, 761109,"138","144",,9,10.1109/DATE.1999.761109,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893615994&doi=10.1109%2fDATE.1999.761109&partnerID=40&md5=b19fce8d4d2ca8cba1d71c7c8636710b",Conference Paper,Scopus,2-s2.0-84893615994
"Brayton, Robert K., Khatri, Sunil P.","Multi-valued logic synthesis",1999,"Proceedings of the IEEE International Conference on VLSI Design",,,,"196","205",,32,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032735597&partnerID=40&md5=81d2d0d80e56445fa4f56597b4a95f09",Conference Paper,Scopus,2-s2.0-0032735597
"Khatri, Sunil P., Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Sequential multi-valued network simplification using redundancy removal",1999,"Proceedings of the IEEE International Conference on VLSI Design",,,,"206","211",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032714675&partnerID=40&md5=d856369de13cb3d6fb3433e1650d5691",Conference Paper,Scopus,2-s2.0-0032714675
"Tabbara, Abdallah, Brayton, Robert K., Newton, A.Richard","Retiming for DSM with area-delay trade-offs and delay constraints",1999,"Proceedings - Design Automation Conference",,,,"725","730",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032660393&partnerID=40&md5=7c9d7a1bbe9c6ef4107b4c7bef97a579",Article,Scopus,2-s2.0-0032660393
"Khatri, Sunil P., Mehrotra, Amit, Brayton, Robert K., Otten, Ralph H.J.M., Sangiovanni-Vincentelli, Alberto","Novel VLSI layout fabric for deep sub-micron applications",1999,"Proceedings - Design Automation Conference",,,,"491","496",,70,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032678594&partnerID=40&md5=06d88f3870740a71e4fd16d2bed968a0",Article,Scopus,2-s2.0-0032678594
"Sinha, Subarnarekha, Brayton, Robert K.","Implementation and use of SPFDs in optimizing Boolean networks",1998,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"103","110",,33,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032312142&partnerID=40&md5=b973a5b17fcfbf927ffe65d14a63e372",Conference Paper,Scopus,2-s2.0-0032312142
"Isles, A.J., Hojati, R., Brayton, R.","Computing reachable control states of systems modeled with uninterpreted functions and infinite memory",1998,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1427 LNCS",,,"256","267",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22044454075&partnerID=40&md5=27542cf853df6e481e32b3a77b67cb5d",Conference Paper,Scopus,2-s2.0-22044454075
"Li, Zhongcheng, Min, Yinghua, Brayton, Robert K.","New low-cost method for identifying untestable path delay faults",1998,"Proceedings of the Asian Test Symposium",,,,"76","81",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032296210&partnerID=40&md5=4d443e59c286057e5332bb84402f498b",Conference Paper,Scopus,2-s2.0-0032296210
"Goldberg, E.I., Kukimoto, Y., Brayton, R.K.","Combinational verification based on high-level functional specifications",1998,"Proceedings -Design, Automation and Test in Europe, DATE",,, 655950,"803","808",,1,10.1109/DATE.1998.655950,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893806002&doi=10.1109%2fDATE.1998.655950&partnerID=40&md5=7635ddd9b521d7626abe2e009de92030",Conference Paper,Scopus,2-s2.0-84893806002
"Ranjan, Rajeev K., Singhal, Vigyan, Somenzi, Fabio, Brayton, Robert K.","On the optimization power of retiming and resynthesis transformations",1998,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"402","407",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032312302&partnerID=40&md5=3a6ae50932a9c267bdbddc12140ad977",Conference Paper,Scopus,2-s2.0-0032312302
"Gosti, Wilsin, Narayan, Amit, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Wireplanning in logic synthesis",1998,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"26","33",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032307331&partnerID=40&md5=6d0168f508e34353c5f3973a0327af8b",Conference Paper,Scopus,2-s2.0-0032307331
"Goldberg, E.I., Villa, T., Brayton, R.K., Sangiovanni-Vincentelli, A.L.","Theory and algorithms for face hypercube embedding",1998,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","17","6",,"472","488",,5,10.1109/43.703829,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032094272&doi=10.1109%2f43.703829&partnerID=40&md5=095a5296bb72e9602f737b48adc711b9",Article,Scopus,2-s2.0-0032094272
"Manku, G.S., Hojati, R., Brayton, R.","Structural symmetry and model checking",1998,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1427 LNCS",,,"159","171",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22044441679&partnerID=40&md5=9ce36c3377be60c39f3b08b1a4d10a05",Conference Paper,Scopus,2-s2.0-22044441679
"Kukimoto, Yuji, Brayton, Robert K.","Hierarchical functional timing analysis",1998,"Proceedings - Design Automation Conference",,,,"580","585",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031645147&partnerID=40&md5=df7bf6dba65a2794894045113ee2ec8d",Conference Paper,Scopus,2-s2.0-0031645147
"Otten, Ralph H.J.M., Brayton, Robert K.","Planning for performance",1998,"Proceedings - Design Automation Conference",,,,"122","127",,79,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031630284&partnerID=40&md5=1006ca72264984020ab2eac76db06dbd",Conference Paper,Scopus,2-s2.0-0031630284
"Kukimoto, Yuji, Brayton, Robert K., Sawkar, Prashant","Delay-optimal technology mapping by DAG covering",1998,"Proceedings - Design Automation Conference",,,,"348","351",,42,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031619502&partnerID=40&md5=b453daec41a68bdf52a6af5261b3ebf4",Conference Paper,Scopus,2-s2.0-0031619502
"Swamy, Gitanjali, Edwards, Stephen, Brayton, Robert","Efficient verification and synthesis using design commonalities",1998,"Proceedings of the IEEE International Conference on VLSI Design",,,,"542","551",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031678736&partnerID=40&md5=395014ac5cf5f0d5c58e98beafe49ff6",Conference Paper,Scopus,2-s2.0-0031678736
"Kam, T., Villa, T., Brayton, R.K., Sangiovanni-Vincentelli, A.L.","Theory and algorithms for state minimization of nondeterministic FSM's",1997,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","16","11",,"1311","1322",,8,10.1109/43.663820,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031273122&doi=10.1109%2f43.663820&partnerID=40&md5=6f0957bc0e29221a614376d6ccc873d1",Article,Scopus,2-s2.0-0031273122
"Goldberg, Evguenii I., Villa, Tiziano, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Fast and robust exact algorithm for face embedding",1997,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"296","303",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031360523&partnerID=40&md5=07eef58e3dc60af8aabcbf5944ce1947",Conference Paper,Scopus,2-s2.0-0031360523
"Li, Zhongcheng, Zhao, Yuhong, Min, Yinghua, Brayton, Robert K.","Timed binary decision diagrams",1997,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"352","357",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031383439&partnerID=40&md5=6478aac8619e2af6ab4a29aba4bf6511",Conference Paper,Scopus,2-s2.0-0031383439
"Kam, T., Villa, T., Brayton, R.K., Sangiovanni-Vincentelli, A.L.","Implicit computation of compatible sets for state minimization of ISFSM's",1997,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","16","7",,"657","676",,7,10.1109/43.644029,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031175599&doi=10.1109%2f43.644029&partnerID=40&md5=d6d62fd80d98f56b6349ba2dd4de759c",Article,Scopus,2-s2.0-0031175599
"Villa, T., Kam, T., Brayton, R.K., Sangiovanni-Vincentelli, A.L.","Explicit and implicit algorithms for binate covering problems",1997,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","16","7",,"677","691",,28,10.1109/43.644030,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031177331&doi=10.1109%2f43.644030&partnerID=40&md5=72e71aa9d139386657e6ceb11f79a76a",Article,Scopus,2-s2.0-0031177331
"Kukimoto, Yuji, Gosti, Wilsin, Saldanha, Alexander, Brayton, Robert K.","Approximate timing analysis of combinational circuits under the XBD0 model",1997,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"176","181",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031359377&partnerID=40&md5=b4eaba6961684537690694557b502b72",Conference Paper,Scopus,2-s2.0-0031359377
"Villa, T., Saldanha, A., Brayton, R.K., Sangiovanni-Vincentelli, A.L.","Symbolic two-level minimization",1997,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","16","7",,"692","708",,15,10.1109/43.644031,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031175765&doi=10.1109%2f43.644031&partnerID=40&md5=ce0ae5d1d6271f13bb91b1a695f2d85f",Article,Scopus,2-s2.0-0031175765
"Li, Zhongcheng, Min, Yinghua, Brayton, Robert K.","Efficient identification of non-robustly untestable path delay faults",1997,"IEEE International Test Conference (TC)",,,,"992","997",,24,10.1109/TEST.1997.639715,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031382127&doi=10.1109%2fTEST.1997.639715&partnerID=40&md5=56455cbeaad960683b5e48ef65e40da2",Conference Paper,Scopus,2-s2.0-0031382127
"Ranjan, Rajeev K., Gosti, Wilsin, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","Dynamic reordering in a breadth-first manipulation based BDD package: Challenges and solutions",1997,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"344","350",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031338472&partnerID=40&md5=84d857e8746fabbd5cd2147a4afd30c3",Conference Paper,Scopus,2-s2.0-0031338472
"Narayan, Amit, Isles, Adrian J., Jain, Jawahar, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Reachability analysis using partitioned-ROBDDs",1997,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"388","393",,60,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031338901&partnerID=40&md5=271229326c1b5eec6609bacfc2d7712d",Conference Paper,Scopus,2-s2.0-0031338901
"Goldberg, Evguenii I., Carloni, Luca P., Villa, Tiziano, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Negative thinking by incremental problem solving: Application to unate covering",1997,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"91","98",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031354123&partnerID=40&md5=e186b36cd41b2843ce061b24959522d4",Conference Paper,Scopus,2-s2.0-0031354123
"Mehrotra, A., Qadeer, S., Singhal, V., Brayton, R.K., Aziz, A., Sangiovanni-Vinicentelli, A.L.","Sequential optimization without state space exploration",1997,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"208","215",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031356803&partnerID=40&md5=9363546e3e7b905bf0e8653ba4a46321",Conference Paper,Scopus,2-s2.0-0031356803
"Kitahara, Takeshi, Brayton, Robert K.","Low power synthesis via transparent latches and observability don't cares",1997,"Proceedings - IEEE International Symposium on Circuits and Systems","3",,,"1516","1519",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030700956&partnerID=40&md5=7c58346bd548e725ad329bb0f357b7e9",Conference Paper,Scopus,2-s2.0-0030700956
"Kukimoto, Yuji, Brayton, Robert K.","Exact required time analysis via false path detection",1997,"Proceedings - Design Automation Conference",,,,"220","225",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030686028&partnerID=40&md5=81ba9a9b36349cce78287f60e4e3c174",Conference Paper,Scopus,2-s2.0-0030686028
"Swamy, Gitanjali, Rajamani, Sriram, Lennard, Chris, Brayton, Robert K.","Minimal logic re-synthesis for engineering change",1997,"Proceedings - IEEE International Symposium on Circuits and Systems","3",,,"1596","1599",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030680518&partnerID=40&md5=4339f15d68dcc89c4f00d5c345ddfeae",Conference Paper,Scopus,2-s2.0-0030680518
"Alur, R., Brayton, R.K., Henzinger, T.A., Qadeer, S., Rajamani, S.K.","Partial-order reduction in symbolic state space exploration",1997,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1254",,,"340","351",,63,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947438108&partnerID=40&md5=94b0fd81b1d1dd72ec9f4d0e6ab340d1",Conference Paper,Scopus,2-s2.0-84947438108
"Qadeer, Shaz, Brayton, Robert K., Singhal, Vigyan, Pixley, Carl","Latch redundancy removal without global reset",1996,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"432","439",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030422278&partnerID=40&md5=5d07b5b8d38f6f0a320ff68818b4564d",Conference Paper,Scopus,2-s2.0-0030422278
"Stephan, P., Brayton, R.K., Sangiovanni-Vincentelli, A.L.","Combinational test generation using satisfiability",1996,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","15","9",,"1167","1176",,164,10.1109/43.536723,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030247603&doi=10.1109%2f43.536723&partnerID=40&md5=b45877dc648a6fbc8d1a315ef59b8a1b",Article,Scopus,2-s2.0-0030247603
"Watanabe, Y., Guerra, L.M., Brayton, R.K.","Permissible functions for multioutput components in combinational logic optimization",1996,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","15","7",,"732","744",,6,10.1109/43.503942,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030192173&doi=10.1109%2f43.503942&partnerID=40&md5=024b2b842fec28a7af74c9b299e489ad",Article,Scopus,2-s2.0-0030192173
"Lam, W.K.C., Brayton, R.K., Sangiovanni-Vincentelli, A.L.","Valid clock frequencies and their computation in wavepipelined circuits",1996,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","15","7",,"791","807",,9,10.1109/43.503946,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030195583&doi=10.1109%2f43.503946&partnerID=40&md5=877c92687da7bc48b4716587c4f428e7",Article,Scopus,2-s2.0-0030195583
"Hojati, Ramin, Krishnan, Sriram C., Brayton, Robert K.","Early quantification and partitioned transition relations",1996,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"12","19",,35,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030398808&partnerID=40&md5=9b2efc6fa5019316e120b14335e22ee3",Conference Paper,Scopus,2-s2.0-0030398808
"Singhal, Vigyan, Malik, Sharad, Brayton, Robert K.","Case for retiming with explicit reset circuitry",1996,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"618","625",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030418910&partnerID=40&md5=c7913c292daa27787b662236be6b36c3",Conference Paper,Scopus,2-s2.0-0030418910
"Ranjan, Rajeev K., Sanghavi, Jagesh V., Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","Binary decision diagrams on network of workstations",1996,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"358","364",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030421678&partnerID=40&md5=150f8c22c90d6c2164ea0036067f8e2e",Conference Paper,Scopus,2-s2.0-0030421678
"Cheng, Szu-Tsung, Brayton, Robert K.","Synthesizing multi-phase HDL programs",1996,"Proceedings - IEEE International Verilog HDL Conference",,,,"67","76",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029700552&partnerID=40&md5=56e7e29a85a1888d40148da394682150",Conference Paper,Scopus,2-s2.0-0029700552
"Sanghavi, Jagesh V., Ranjan, Rajeev K., Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","High performance BDD package by exploiting memory hierarchy",1996,"Proceedings - Design Automation Conference",,,,"635","640",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029708239&partnerID=40&md5=499e61e32e13b1a0016d9d759569e375",Conference Paper,Scopus,2-s2.0-0029708239
"Fujita, Masahiro, Kukimoto, Yuji, Brayton, Robert K.","BDD minimization by truth table permutations",1996,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"596","599",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029720412&partnerID=40&md5=4c973f97ace7fc28505221535ec254d0",Conference Paper,Scopus,2-s2.0-0029720412
"Shiple, Thomas R., Singhal, Vigyan, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Analysis of combinational cycles in sequential circuits",1996,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"592","595",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029720439&partnerID=40&md5=bca47e8180fa30454925d527ad717007",Conference Paper,Scopus,2-s2.0-0029720439
"Quer, Stefano, Lavagno, Luciano, Cabodi, Gianpiero, Sentovich, Ellen, Camurati, Paolo, Brayton, R.K.","Incremental re-encoding for symbolic traversal of product machines",1996,"European Design Automation Conference - Proceedings",,,,"158","163",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029728055&partnerID=40&md5=65f0c27d5adf0ec6644c590efad37e2e",Conference Paper,Scopus,2-s2.0-0029728055
"Khatri, Sunil P., McMillan, Kenneth L., Narayan, Amit, Brayton, Robert.K., Krishnan, Sriram C., Sangiovanni-Vincentelli, A.","Engineering change in a non-deterministic FSM setting",1996,"Proceedings - Design Automation Conference",,,,"451","456",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029711607&partnerID=40&md5=4426d96d69799c862f5e86560cef82ba",Conference Paper,Scopus,2-s2.0-0029711607
"Narayan, A., Khatri, S.P., Jain, J., Fujita, M., Brayton, R.K., Sangiovanni-Vincentelli, A.","Study of composition schemes for mixed apply/compose based construction of ROBDDs",1996,"Proceedings of the IEEE International Conference on VLSI Design",,,,"249","252",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029709733&partnerID=40&md5=6560cbf0a19fbf0acbd2896edaa23ff7",Conference Paper,Scopus,2-s2.0-0029709733
"Wang, Huey-Yih, Brayton, Robert K.","Multi-level logic optimization of FSM networks",1995,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"728","735",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029533810&partnerID=40&md5=76151bcded9190b5a47f1b8be9f06a52",Conference Paper,Scopus,2-s2.0-0029533810
"Singhal, Vigyan, Pixley, Carl, Aziz, Adnan, Brayton, Robert K.","Exploiting power-up delay for sequential optimization",1995,"European Design Automation Conference - Proceedings",,,,"54","59",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029506927&partnerID=40&md5=33afe6c21f7e28ea9ed93c2dd726c706",Conference Paper,Scopus,2-s2.0-0029506927
"Aziz, Adnan, Balarin, Felice, Brayton, Robert, Sangiovanni-Vincentelli, Alberto","Sequential synthesis using S1S",1995,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"612","617",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029516526&partnerID=40&md5=c0af83fb83288589c719abb3c458bad8",Conference Paper,Scopus,2-s2.0-0029516526
"Swamy, Gitanjali M., Brayton, Robert K., Singhal, Vigyan","Incremental methods for FSM traversal",1995,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"590","595",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029501153&partnerID=40&md5=60a71f1ef22bccd356021a2ebbea01df",Conference Paper,Scopus,2-s2.0-0029501153
"Hojati, Ramin, Mueller-Thuns, Robert, Loewenstein, Paul, Brayton, Robert K.","Automatic verification of memory systems which service their requests out of order",1995,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"623","630",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029532641&partnerID=40&md5=8161db88aa80342cfc93675a8ff1af93",Conference Paper,Scopus,2-s2.0-0029532641
"Kam, Timothy, Villa, Tiziano, Brayton, Robert, Sangiovanni-Vincentelli, Alberto","Implicit state minimization of non-deterministic FSM's",1995,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"250","257",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029528359&partnerID=40&md5=79516d899faba821aebb6a231d467b9a",Conference Paper,Scopus,2-s2.0-0029528359
"Touati, H.J., Brayton, R.K.","Testing Language Containment for ω-Automata Using BDDs",1995,"Information and Computation","118","1",,"101","109",,24,10.1006/inco.1995.1055,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0000666845&doi=10.1006%2finco.1995.1055&partnerID=40&md5=14355c35435dcf29aa79a94aa06e2bd9",Article,Scopus,2-s2.0-0000666845
"Hojati, R., Brayton, R.K.","An environment for formal verification based on symbolic computations",1995,"Formal Methods in System Design","6","2",,"191","216",,1,10.1007/BF01383967,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18944393122&doi=10.1007%2fBF01383967&partnerID=40&md5=9c42df7fd4d9ed8813b57398bd2a2257",Article,Scopus,2-s2.0-18944393122
"Brayton, Robert K., Sentovich, Ellen M.","Network hierarchies and node minimization",1995,"IEICE Transactions on Information and Systems","E78-D","3",,"199","208",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029272668&partnerID=40&md5=c0c4af85ecfb7d32c769e9614b1ad22a",Article,Scopus,2-s2.0-0029272668
"Singhal, Vigyan, Pixley, Carl, Brayton, Robert K.","Power-up delay for retiming digital circuits",1995,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"566","569",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029192744&partnerID=40&md5=c4cbf40748566ed6102d2563b3a21546",Conference Paper,Scopus,2-s2.0-0029192744
"Taşiran, S., Hojati, R., Brayton, R.K.","Language containment of non-deterministic ω-automata",1995,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","987",,,"261","277",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948140041&partnerID=40&md5=fdada75dd2728bbef2bafbfba623d3d3",Conference Paper,Scopus,2-s2.0-84948140041
"Singhal, Vigyan, Pixley, Carl, Rudell, Richard L., Brayton, Robert K.","Validity of retiming sequential circuits",1995,"Proceedings - Design Automation Conference",,,,"316","321",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029214276&partnerID=40&md5=d96b0fd75e096febd2d06c8ce77bea77",Conference Paper,Scopus,2-s2.0-0029214276
"Krishnan, S.C., Puri, A., Brayton, R.K.","Structural complexity of ω-automata",1995,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","900",,,"143","156",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649831812&partnerID=40&md5=055f84634f889fa8d3c075c2a20088e6",Conference Paper,Scopus,2-s2.0-78649831812
"Krishnan, S.C., Puri, A., Brayton, R.K., Varaiya, P.P.","The rabin index and chain automata, with applications to automata and games",1995,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","939",,,"253","266",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947939314&partnerID=40&md5=8005da8cb5abf80650ff4367b4d250ae",Conference Paper,Scopus,2-s2.0-84947939314
"Cheng, Szu-Tsung, Brayton, Robert K., York, Gary, Yelick, Katherine, Saldanha, Alexander","Compiling Verilog into timed finite state machines",1995,"Proceedings - IEEE International Verilog HDL Conference",,,,"32","39",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029221848&partnerID=40&md5=26d0802fa70f42a66e674a8d7b447fa8",Conference Paper,Scopus,2-s2.0-0029221848
"Wang, Huey-Yih, Brayton, Robert K.","Permissible observability relations in FSM networks",1994,"Proceedings - Design Automation Conference",,,,"677","683",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028585407&partnerID=40&md5=e8a74a2c888ae9d3e2c1726839458b44",Conference Paper,Scopus,2-s2.0-0028585407
"Sentovich, Ellen M., Brayton, Robert K.","Exact optimization of two-level acyclic sequential circuits",1994,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"242","249",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028746477&partnerID=40&md5=5df7c09ec6369e44c942df34891c66b4",Conference Paper,Scopus,2-s2.0-0028746477
"Swamy, Gitanjali M., Brayton, Robert K.","Incremental formal design verification",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",,,,"458","465",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028724610&partnerID=40&md5=302ed74c885f5c348a7affc26fb478b6",Article,Scopus,2-s2.0-0028724610
"Pixley, Carl, Singhal, Vigyan, Aziz, Adnan, Brayton, Robert K.","Multi-level synthesis for safe replaceability",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",,,,"442","449",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028728362&partnerID=40&md5=258773a0dfa9245da401ef6ba6870917",Article,Scopus,2-s2.0-0028728362
"Lam, William K.C., Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Exact minimum cycle times for finite state machines",1994,"Proceedings - Design Automation Conference",,,,"100","105",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028589849&partnerID=40&md5=59f951d251d04f617166fd5d0df32701",Conference Paper,Scopus,2-s2.0-0028589849
"Kukimoto, Yuji, Fujita, Masahiro, Brayton, Robert K.","Redesign technique for combinational circuits based on gate reconnections",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",,,,"632","637",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028724606&partnerID=40&md5=0702f432765f4a6b56a95c94048fe1cc",Article,Scopus,2-s2.0-0028724606
"Murgai, Rajeev, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","Optimum functional decomposition using encoding",1994,"Proceedings - Design Automation Conference",,,,"408","414",,21,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028561315&partnerID=40&md5=74d1e6b3bbac849fa320c0320eb27f2e",Conference Paper,Scopus,2-s2.0-0028561315
"Aziz, Adnan, Tasiran, Serdar, Brayton, Robert K.","BDD variable ordering for interacting finite state machines",1994,"Proceedings - Design Automation Conference",,,,"283","288",,33,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028602204&partnerID=40&md5=b8bf3fc7b1b3fe857cac9eb7d69e3d31",Conference Paper,Scopus,2-s2.0-0028602204
"Kam, Timothy, Villa, Tiziano, Brayton, Robert, Sangiovanni-Vincentelli, Alberto","Fully implicit algorithm for exact state minimization",1994,"Proceedings - Design Automation Conference",,,,"684","690",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028554370&partnerID=40&md5=2ca6e97e087ba3b91a499ea1bd0a791f",Conference Paper,Scopus,2-s2.0-0028554370
"Aziz, Adnan, Singhal, Vigyan, Brayton, Robert, Swamy, Gitanjali M.","Minimizing interacting finite state machines: A compositional approach to language containment",1994,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"255","261",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028755844&partnerID=40&md5=e4ddc4bebf26892ffdd51ecc6864a1e0",Conference Paper,Scopus,2-s2.0-0028755844
"Saldanha, Alexander, Harkness, Heather, McGeer, Patrick C., Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Performance optimization using exact sensitization",1994,"Proceedings - Design Automation Conference",,,,"425","429",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028599179&partnerID=40&md5=e21529f92e84abc5de9f5befdb07a8d4",Conference Paper,Scopus,2-s2.0-0028599179
"Aziz, A., Balarin, F., Cheng, S.-T., Hojati, R., Kam, T., Krishnan, S.C., Ranjan, R.K., Shiple, T.R., Singhal, V., Tasiran, S., Wang, H.-Y., Brayton, R.K., Sangiovanni-Vincentelli, A.L.","HSIS: a BDD-based environment for formal verification",1994,"Proceedings - Design Automation Conference",,,,"454","459",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028583838&partnerID=40&md5=c6db190d3d79be6a913304503307c4f8",Conference Paper,Scopus,2-s2.0-0028583838
"Moon, C.W., Stephan, P.R., Brayton, R.K.","Specification, synthesis, and verification of hazard-free asynchronous circuits",1994,"Journal of VLSI Signal Processing","7","1-2",,"85","100",,3,10.1007/BF02108191,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028369773&doi=10.1007%2fBF02108191&partnerID=40&md5=ee2bc98cf39729b91a94e25743f49fe8",Article,Scopus,2-s2.0-0028369773
"Watanabe, Yosinori, Brayton, Robert K.","State minimization of pseudo non-deterministic FSM's",1994,"Proceedings of the European Design and Test Conference",,,,"184","191",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027969756&partnerID=40&md5=d4fbcdd3caa0fec19d944e36ed1b39ed",Conference Paper,Scopus,2-s2.0-0027969756
"Saldanha, A., Villa, T., Brayton, R.K., Sangiovanni-Vincentelli, A.L.","Satisfaction of Input and Output Encoding Constraints",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","13","5",,"589","602",,17,10.1109/43.277632,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028430597&doi=10.1109%2f43.277632&partnerID=40&md5=71107561f0b77c979f01780806dc1299",Article,Scopus,2-s2.0-0028430597
"Saldanha, A., Brayton, R.K., Sangiovanni-Vincentelli, A.L.","Circuit Structure Relations to Redundancy and Delay",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","13","7",,"875","883",,7,10.1109/43.293944,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028460484&doi=10.1109%2f43.293944&partnerID=40&md5=1c5823a7551887c6a0c78188efe215e6",Article,Scopus,2-s2.0-0028460484
"Stephan, Paul R., Brayton, Robert K.","Physically realizable gate models",1993,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"442","445",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027842523&partnerID=40&md5=38c08e23bc8e253f9eaec8903c2ddca7",Conference Paper,Scopus,2-s2.0-0027842523
"Wang, Huey-Yih, Brayton, Robert K.","Input don't care sequences in FSM networks",1993,,,,,"321","328",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027841564&partnerID=40&md5=f7be62f7885af7f59bff5e0fd535b2df",Conference Paper,Scopus,2-s2.0-0027841564
"Watanabe, Yosinori, Brayton, Robert K.","Maximum set of permissible behaviors for FSM networks",1993,,,,,"316","320",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027832655&partnerID=40&md5=8b0d7edf25871880e7bffd290a90250a",Conference Paper,Scopus,2-s2.0-0027832655
"Shenoy, Narendra V., Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Minimum padding to satisfy short path constraints",1993,,,,,"156","161",,55,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027797124&partnerID=40&md5=179b4ea741dd2c05cec17628d52cded4",Conference Paper,Scopus,2-s2.0-0027797124
"Felt, Eric, York, Gary, Brayton, Robert, Sangiovanni-Vincentelli, Alberto","Dynamic variable reordering",1993,"European Design Automation Conference - Proceedings",,,,"130","135",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027810291&partnerID=40&md5=0290677dff7247d85d0ddf87dd911470",Conference Paper,Scopus,2-s2.0-0027810291
"Singhal, Vigyan, Watanabe, Yosinori, Brayton, Robert K.","Heuristics minimization of synchronous relations",1993,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"428","433",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027837642&partnerID=40&md5=ed552905d2e5c40dfd05085d7616faa8",Conference Paper,Scopus,2-s2.0-0027837642
"Murgai, Rajeev, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","Some results on the complexity of Boolean functions for table look up architectures",1993,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"505","512",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027836457&partnerID=40&md5=624e1c140d256efb45fb0edef98b98ed",Conference Paper,Scopus,2-s2.0-0027836457
"Murgai, Rajeev, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","Cube-packing and two-level minimization",1993,,,,,"115","122",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027795482&partnerID=40&md5=e20e3da71e29cea1c7f6ef982190b090",Conference Paper,Scopus,2-s2.0-0027795482
"Watanabe, Yosinori, Guerra, Lisa, Brayton, Robert K.","Logic optimization with multi-output gates",1993,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"416","420",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027806831&partnerID=40&md5=67c1b95c088e608428137ff46e890668",Conference Paper,Scopus,2-s2.0-0027806831
"Moon, Cho W., Brayton, Robert K.","Elimination of dynamic hazards by factoring",1993,"Proceedings - Design Automation Conference",,,,"7","13",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027206881&partnerID=40&md5=bebae4bf392024e727be708e260dc412",Conference Paper,Scopus,2-s2.0-0027206881
"Watanabe, Y., Brayton, R.K.","Heuristic Minimization of Multiple-Valued Relations",1993,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","12","10",,"1458","1472",,11,10.1109/43.256920,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027678251&doi=10.1109%2f43.256920&partnerID=40&md5=3c388680949061d34b041b5ddf2b6773",Article,Scopus,2-s2.0-0027678251
"Lam, William K.C., Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Circuit delay models and their exact computation using timed Boolean function",1993,"Proceedings - Design Automation Conference",,,,"128","134",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027211373&partnerID=40&md5=66f62a6db1f976eb147f7ca1ac884b25",Conference Paper,Scopus,2-s2.0-0027211373
"Hojati, Ramin, Shiple, Thomas R., Brayton, Robert K., Kurshan, Robert P.","Unified approach to language containment and fair CTL model checking",1993,"Proceedings - Design Automation Conference",,,,"475","481",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027188883&partnerID=40&md5=76277ceb36ae1d019fcb9b0f24c49d9c",Conference Paper,Scopus,2-s2.0-0027188883
"Shenoy, Narendra V., Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Resynthesis of multi-phase pipelines",1993,"Proceedings - Design Automation Conference",,,,"490","496",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027307165&partnerID=40&md5=f2caa46993b94edc4f9ff04cef5d9f4a",Conference Paper,Scopus,2-s2.0-0027307165
"Murgai, Rajeev, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","Sequential synthesis for table look up programmable gate arrays",1993,"Proceedings - Design Automation Conference",,,,"224","228",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027187931&partnerID=40&md5=6c4bab6a23888ad5b0679f05cc201214",Conference Paper,Scopus,2-s2.0-0027187931
"Malik, S., Singh, K.J., Brayton, R.K., Sangiovanni-Vincentelli, A.","Performance Optimization of Pipelined Logic Circuits Using Peripheral Retiming and Resynthesis",1993,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","12","5",,"568","578",,4,10.1109/43.277605,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027594920&doi=10.1109%2f43.277605&partnerID=40&md5=95a289940f3c50d20a4cf114f7337d6d",Article,Scopus,2-s2.0-0027594920
"Lam, William K., Saldanha, Alexander, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Delay fault coverage and performance tradeoffs",1993,"Proceedings - Design Automation Conference",,,,"446","451",,29,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027152766&partnerID=40&md5=69011311949c7c5b80207101772378c7",Conference Paper,Scopus,2-s2.0-0027152766
"Matsunaga, Yusuke, McGeer, Patrick C., Brayton, Robert K.","Computing the transitive closure of a state transition relation",1993,"Proceedings - Design Automation Conference",,,,"260","265",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027290275&partnerID=40&md5=9555118fcfe4c719c0629a34a0e51f60",Conference Paper,Scopus,2-s2.0-0027290275
"McGeer, Patrick, Sangahvi, Jagesh, Brayton, Robert, Sangiovanni-Vincentelli, Alberto L.","ESPRESSO-SIGNATURE: a new exact minimizer for logic functions",1993,"Proceedings - Design Automation Conference",,,,"618","624",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027277648&partnerID=40&md5=4cabe57d7563ad0794e1d1ae69a36f41",Conference Paper,Scopus,2-s2.0-0027277648
"Savoj, Hamid, Brayton, Robert K.","Observability relations and observability don't cares",1992,"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers",,,,"518","521",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027042483&partnerID=40&md5=d08dfa0c77c39a5922129a5ee52cd167",Conference Paper,Scopus,2-s2.0-0027042483
"Watanabe, Yosinori, Brayton, Robert K.","Heuristic minimization of multiple-valued relations",1992,"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers",,,,"126","129",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027062437&partnerID=40&md5=0ae012824a4a9ae17f3471e86b2c3e35",Conference Paper,Scopus,2-s2.0-0027062437
"Shenoy, Narendra V., Singh, Kanwar Jit, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","On the temporal equivalence of sequential circuits",1992,"Proceedings - Design Automation Conference",,,,"405","409",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027004901&partnerID=40&md5=086485c91df4015de1d1df2f7ed08027",Conference Paper,Scopus,2-s2.0-0027004901
"Lavagno, Luciano, Moon, Cho W., Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","Solving the state assignment problem for signal transition graphs",1992,"Proceedings - Design Automation Conference",,,,"568","572",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026997840&partnerID=40&md5=23af2541bae08306956d9b053edb450a",Conference Paper,Scopus,2-s2.0-0026997840
"Saldanha, Alexander, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Equivalence of robust delay-fault and single stuck-fault test generation",1992,"Proceedings - Design Automation Conference",,,,"173","176",,25,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026984772&partnerID=40&md5=892e9c2ba7a1fa7652a4cf547a21897d",Conference Paper,Scopus,2-s2.0-0026984772
"Savoj, Hamid, Silva, Mario J., Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","Boolean matching in logic synthesis",1992,"European Design Automation Conference",,,,"168","174",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026970702&partnerID=40&md5=79c6f1a2b98d5fb260f7fe7a86f6baf5",Conference Paper,Scopus,2-s2.0-0026970702
"Murgai, Rajeev, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","On clustering for minimum delay/area",1992,"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers",,,,"6","9",,41,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027042493&partnerID=40&md5=b4621ab9a385de51b396e2dc3aeed13a",Conference Paper,Scopus,2-s2.0-0027042493
"Saldanha, Alexander, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Circuit structure relations to redundancy and delay: the KMS algorithm revisited",1992,"Proceedings - Design Automation Conference",,,,"245","248",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027002421&partnerID=40&md5=26d9094b08707fa6d51d0762ef129373",Conference Paper,Scopus,2-s2.0-0027002421
"Touati, HerveJ., Savoj, Hamid, Brayton, Robert K.","Delay optimization of combinational logic circuits by clustering and partial collapsing",1992,"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers",,,,"188","191",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027075807&partnerID=40&md5=b9a744fa2da83a7f0ef8dbe6b23eb34e",Conference Paper,Scopus,2-s2.0-0027075807
"Murgai, Rajeev, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","Sequential synthesis for table look up PGA's",1992,"EURO ASIC '92",,,,"32","39",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026971606&partnerID=40&md5=e96a1f89fad8bfab1077170f88280913",Conference Paper,Scopus,2-s2.0-0026971606
"McGeer, Patrick C., Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L., Sahni, Sartaj K.","Performance enhancement through the generalized bypass transform",1992,"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers",,,,"184","187",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027046531&partnerID=40&md5=69c4047f03416fab9e069b63a69540ee",Conference Paper,Scopus,2-s2.0-0027046531
"Moon, Cho W., Stephan, Paul R., Brayton, Robert K.","Synthesis of hazard-free asynchronous circuits from graphical specifications",1992,"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers",,,,"322","325",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027101103&partnerID=40&md5=b67c952cd85d0fc8bee1e7e6a876b12e",Conference Paper,Scopus,2-s2.0-0027101103
"Savoj, Hamid, Brayton, Robert K., Touati, HerveJ.","Extracting local don't cares for network optimization",1992,"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers",,,,"514","517",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027099471&partnerID=40&md5=6e76cefb625f6afba217c6fb69deb2fe",Conference Paper,Scopus,2-s2.0-0027099471
"Murgai, Rajeev, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","Improved synthesis algorithm for multiplexor-based PGA's",1992,"Proceedings - Design Automation Conference",,,,"380","386",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026992960&partnerID=40&md5=9c2dae3137dcec16e41898b3a0a661dc",Conference Paper,Scopus,2-s2.0-0026992960
"Chiodo, Massimiliano, Shiple, Thomas R., Sangiovanni-Vincentelli, Alberto L., Brayton, Robert K.","Automatic compositional minimization in CTL model checking",1992,"IEEE/ACM International Conference on Computer-Aided Design",,,,"172","178",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026987105&partnerID=40&md5=1a18b87a307c4d15a4c0a2c3a918ece5",Conference Paper,Scopus,2-s2.0-0026987105
"Murgai, Rajeev, Shenoy, Narendra, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","Performance directed synthesis for table look up programmable gate arrays",1992,"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers",,,,"572","575",,34,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027045290&partnerID=40&md5=c26e98e6bab9739c17b980a10f25ba63",Conference Paper,Scopus,2-s2.0-0027045290
"Lam, William K.C., Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Valid clocking in wavepipelined circuits",1992,"IEEE/ACM International Conference on Computer-Aided Design",,,,"518","525",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026995327&partnerID=40&md5=d7aad89e348f1065c0d1eb08cfd9c9e4",Conference Paper,Scopus,2-s2.0-0026995327
"Shenoy, Narendra, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Graph algorithms for clock schedule optimization",1992,"IEEE/ACM International Conference on Computer-Aided Design",,,,"132","136",,34,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026964018&partnerID=40&md5=cdf7ff29bd6130b057f5f641cba7bd51",Conference Paper,Scopus,2-s2.0-0026964018
"Murgai, Rajeev, Shenoy, Narendra, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","Improved logic synthesis algorithms for table look up architectures",1992,"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers",,,,"564","567",,61,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027062422&partnerID=40&md5=6e654666ab96193b171fa3c61f582356",Conference Paper,Scopus,2-s2.0-0027062422
"McGeer, Patrick C., Saldanha, Alexander, Stephan, Paul R., Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Timing analysis and delay-fault test generation using path-recursive functions",1992,"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers",,,,"180","183",,40,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027061384&partnerID=40&md5=0563f4b100f6dd1530525d354d477f76",Conference Paper,Scopus,2-s2.0-0027061384
"Malik, S., Lavagno, L., Brayton, R.K., Sangiovanni-Vincentelli, A.","Symbolic Minimization of Multilevel Logic and the Input Encoding Problem",1992,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","11","7",,"825","843",,13,10.1109/43.144847,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026900072&doi=10.1109%2f43.144847&partnerID=40&md5=0863e7419ce6a3e663db1c37c900c754",Article,Scopus,2-s2.0-0026900072
"Watanabe, Yosinori, Brayton, Robert K.","Incremental synthesis for engineering changes",1991,"IEEE International Conference on Computer Design - VLSI in Computers and Processors",,,,"40","43",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026263604&partnerID=40&md5=a905be2b5552f9535dd927f6ca69172b",Conference Paper,Scopus,2-s2.0-0026263604
"Malik, Abdul A., Harrison, David, Brayton, Robert K.","Three-level decomposition with application to PLDs",1991,"IEEE International Conference on Computer Design - VLSI in Computers and Processors",,,,"628","633",,21,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026297072&partnerID=40&md5=d12b31e49bcd72493e646119e5db372d",Conference Paper,Scopus,2-s2.0-0026297072
"Shenoy, Narendra, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","Retiming of circuits with single phase transparent latches",1991,"IEEE International Conference on Computer Design - VLSI in Computers and Processors",,,,"86","89",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026289575&partnerID=40&md5=2bad8b0b8b2cc09c1f4fecebc0419396",Conference Paper,Scopus,2-s2.0-0026289575
"Saldanha, Alexander, Villa, Tiziano, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","A framework for satisfying input and output encoding constraints",1991,"Proceedings - Design Automation Conference",,,,"170","175",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026175137&partnerID=40&md5=ae3523fe377f93dfa4ccde84116451ae",Conference Paper,Scopus,2-s2.0-0026175137
"Malik, A.A., Brayton, R.K., Newton, A.R., Sangiovanni-Vincentelli, A.","Reduced Offsets for Minimization of Binary-Valued Functions",1991,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","10","4",,"413","426",,17,10.1109/43.75625,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026136713&doi=10.1109%2f43.75625&partnerID=40&md5=acb7e7d1a4e655f46ae52c6e55541d0f",Article,Scopus,2-s2.0-0026136713
"Malik, S., Sentovich, E.M., Brayton, R.K., Sangiovanni-Vincentelli, A.","Retiming and Resynthesis: Optimizing Sequential Networks with Combinational Techniques",1991,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","10","1",,"74","84",,49,10.1109/43.62793,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025742042&doi=10.1109%2f43.62793&partnerID=40&md5=7b3fd3af68108e820d192809c7819be1",Article,Scopus,2-s2.0-0025742042
"Savoj, Hamid, Brayton, Robert K.","The use of observability and external don't cares for the simplification of multi-level networks",1990,"27th ACM/IEEE Design Automation Conference. Proceedings 1990",,,,"297","301",,52,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025561399&partnerID=40&md5=427932d8131bfcbcbb13a173add75405",Conference Paper,Scopus,2-s2.0-0025561399
"McGeer, Patrick C., Brayton, Robert K.","Timing analysis in precharge/unate networks",1990,"27th ACM/IEEE Design Automation Conference. Proceedings 1990",,,,"124","129",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025537128&partnerID=40&md5=eee79db7d8908dc30bb4115648150184",Conference Paper,Scopus,2-s2.0-0025537128
"Malik, Abdul A., Brayton, Robert K., Newton, A.Richard, Sangiovanni-Vincentelli, Alberto L.","Reduced offsets for two-level multi-valued logic minimization",1990,"27th ACM/IEEE Design Automation Conference. Proceedings 1990",,,,"290","296",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025560719&partnerID=40&md5=15e26d39c059e53113398415633e8632",Conference Paper,Scopus,2-s2.0-0025560719
"Malik, Sharad, Singh, Kanwar Jit, Brayton, R.K., Sangiovanni-Vincentelli, Alberto","Performance optimization of pipelined circuits",1990,"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers",,,,"410","413",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025531688&partnerID=40&md5=87dc905effa73c2cf0b82704fbedf21e",Conference Paper,Scopus,2-s2.0-0025531688
"Srinivasan, Arvind, Kam, Timothy, Malik, Sharad, Brayton, Robert K.","Algorithms for discrete function manipulation",1990,"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers",,,,"92","95",,126,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025543674&partnerID=40&md5=1c4adae4e69ff0ec3de0781bf336f01e",Conference Paper,Scopus,2-s2.0-0025543674
"Saldanha, Alexander, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L., Cheng, Kwang-Ting","Timing optimization with testability considerations",1990,"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers",,,,"460","463",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025539997&partnerID=40&md5=b8e630adc00cd9d5000479e3c6fb8458",Conference Paper,Scopus,2-s2.0-0025539997
"Lavagno, Luciano, Malik, Sharad, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","MIS-MV: Optimization of multi-level logic with multiple-valued inputs",1990,"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers",,,,"560","563",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025550119&partnerID=40&md5=a9032fd046494d37786050c019c9aad5",Conference Paper,Scopus,2-s2.0-0025550119
"Murgai, Rajeev, Nishizaki, Yoshihito, Shenoy, Narendra, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","Logic synthesis for programmable gate arrays",1990,"27th ACM/IEEE Design Automation Conference. Proceedings 1990",,,,"620","625",,72,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025536718&partnerID=40&md5=228ea0b1b49b6b2ce00087d7790849e6",Conference Paper,Scopus,2-s2.0-0025536718
"Touati, HerveJ., Savoj, Hamid, Lin, Bill, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","Implicit state enumeration of finite state machines using BDD's",1990,"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers",,,,"130","133",,126,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025545981&partnerID=40&md5=c6f328524b81f60fc2ccd6a8d8711124",Conference Paper,Scopus,2-s2.0-0025545981
"McGeer, Patrick C., Brayton, Robert K.","The observability don't-care set and its approximations",1990,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"45","48",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025486980&partnerID=40&md5=60f4985d2a3511e6fb428d316b7c0660",Conference Paper,Scopus,2-s2.0-0025486980
"McGeer, Patrick C., Brayton, Robert K.","Hazard prevention in combinational circuits",1990,"Proceedings of the Hawaii International Conference on System Science","1",,,"111","120",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025227029&partnerID=40&md5=a513658171866916087a6cbff355e617",Conference Paper,Scopus,2-s2.0-0025227029
"Malik, Sharad, Sentovich, Ellen M., Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","Retiming and resynthesis: Optimizing sequential networks with combinational techniques",1990,"Proceedings of the Hawaii International Conference on System Science","1",,,"397","406",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025227583&partnerID=40&md5=24936fa2af2f3cd9258555e92086c42b",Conference Paper,Scopus,2-s2.0-0025227583
"Brayton, R.K., Hachtel, G.D., Sangiovanni-Vincentelli, A.L.","Multilevel Logic Synthesis",1990,"Proceedings of the IEEE","78","2",,"264","300",,138,10.1109/5.52213,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025386807&doi=10.1109%2f5.52213&partnerID=40&md5=05b688ae2ceb9627f791c83e017d285c",Article,Scopus,2-s2.0-0025386807
"McGeer, Patrick C., Brayton, Robert K.","Efficient algorithms for computing the longest viable path in a combinational network",1989,"Proceedings - Design Automation Conference",,,,"561","567",,60,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024890438&partnerID=40&md5=c54fc74f79c06d97f05670b78843b225",Conference Paper,Scopus,2-s2.0-0024890438
"McGeer, Patrick, Brayton, Robert K.","Consistency and observability invariance in multi-level logic synthesis",1989,,,,,"426","429",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024904942&partnerID=40&md5=e64c4e52ab6acd0e81e75d6cfe6212ec",Conference Paper,Scopus,2-s2.0-0024904942
"McGeer, Patrick C., Brayton, Robert K.","Efficient prime factorization of logic expressions",1989,"Proceedings - Design Automation Conference",,,,"221","225",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024913878&partnerID=40&md5=d9c09bb98eec2882375ce60455929781",Conference Paper,Scopus,2-s2.0-0024913878
"Brayton, R.K., Somenzi, F.","Minimization of Boolean relations",1989,"Proceedings - IEEE International Symposium on Circuits and Systems","2",,,"738","743",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024908956&partnerID=40&md5=e97c101d18385e3d5ac58ccbaf7d4991",Conference Paper,Scopus,2-s2.0-0024908956
"Brayton, R.K., Somenzi, F.","Exact minimizer for Boolean relations",1989,,,,,"316","319",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024913643&partnerID=40&md5=b26039199b3d55c71870ecb9acfabf35",Conference Paper,Scopus,2-s2.0-0024913643
"Savoj, Hamid, Malik, Abdul A., Brayton, Robert K.","Fast two-level logic minimizers for multi-level logic synthesis",1989,,,,,"544","547",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024936436&partnerID=40&md5=6b9d70d21bee7b41eeab57e73cafc46b",Conference Paper,Scopus,2-s2.0-0024936436
"Saldanha, Alexander, Wang, Albert R., Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Multi-level logic simplification using don't cares and filters",1989,"Proceedings - Design Automation Conference",,,,"277","282",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024942417&partnerID=40&md5=61af58185f60ead13f3d8947a3f2b8b3",Conference Paper,Scopus,2-s2.0-0024942417
"Malik, Abdul A., Brayton, Robert K., Sangiovanni-Vincentelli, Alberto L.","Logic minimization for factored forms",1989,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"396","399",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024934598&partnerID=40&md5=25700874604ff667508da9c1b18e98fb",Conference Paper,Scopus,2-s2.0-0024934598
"Beardslee, Mark, Kring, Charles, Murgai, Rajeev, Savoj, Hamid, Brayton, Robert K., Newton, A.Richard","SLIP: A software environment for system level interactive partitioning",1989,,,,,"280","283",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024917423&partnerID=40&md5=c88856051fd8398b8d839fa06ab62eed",Conference Paper,Scopus,2-s2.0-0024917423
"Brayton, R.K., Sentovich, E.M., Somenzi, F.","Don't cares and global flow analysis of Boolean networks",1988,,,,,"98","101",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024173852&partnerID=40&md5=c400501e945666b88282c1b35d4e42cb",Conference Paper,Scopus,2-s2.0-0024173852
"Malik, Abdul A., Brayton, Robert K., Newton, A.Richard, Sangiovanni-Vincentelli, Alberto L.","Modified approach to two-level logic minimization",1988,,,,,"106","109",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024173076&partnerID=40&md5=2229d78acc5cd850f1516edde7cdc103",Conference Paper,Scopus,2-s2.0-0024173076
"Bauer, Romy L., Fang, Jiayuan, Ng, Antony P-C, Brayton, Robert K.","XPSIM: A MOS VLSI simulator",1988,,,,,"66","69",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024166876&partnerID=40&md5=01d9a9cb34bfe038943fe3f062e851fa",Conference Paper,Scopus,2-s2.0-0024166876
"Singh, Kanwar Jit, Wang, Albert R., Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","Timing optimization of combinational logic",1988,,,,,"282","285",,49,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024171415&partnerID=40&md5=a813cc10a4e5e6d3eff52c185a9b004c",Conference Paper,Scopus,2-s2.0-0024171415
"Malik, Sharad, Wang, Albert R., Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","Logic verification using binary decision diagrams in a logic synthesis environment",1988,,,,,"6","9",,178,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024172602&partnerID=40&md5=6804b05e35997cfd50782566223bf365",Conference Paper,Scopus,2-s2.0-0024172602
"Bartlett, K.A., Brayton, R.K., Hachtel, G.D., Jacoby, R.M., Morrison, C.R., Rudell, R.L., SangiovannI-Vincentelli, A., Wang, A.R.","Multilevel Logic Minimization Using Implicit Don't Cares",1988,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","7","6",,"723","740",,72,10.1109/43.3211,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024031894&doi=10.1109%2f43.3211&partnerID=40&md5=9f75f6e48d1ffbdd0a9625ff20f0cb79",Article,Scopus,2-s2.0-0024031894
"Camposano, R., Brayton, R.K.","PARTITIONING BEFORE LOGIC SYNTHESIS.",1987,,,,,"324","326",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023600384&partnerID=40&md5=a51a1872c3184dacb84034b3aa7e86e6",Conference Paper,Scopus,2-s2.0-0023600384
"Brayton, R., Rudell, R., Sangiovanni-Vincentelli, A., Wang, A.","MULTI-LEVEL LOGIC OPTIMIZATION AND THE RECTANGULAR COVERING PROBLEM.",1987,,,,,"66","69",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023531730&partnerID=40&md5=738b630625ae036302b637cc3706c32e",Conference Paper,Scopus,2-s2.0-0023531730
"Shepherd, G.M., Brayton, R.K.","Logic operations are properties of computer-simulated interactions between excitable dendritic spines",1987,"Neuroscience","21","1",,"151","165",,100,10.1016/0306-4522(87)90329-0,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023224539&doi=10.1016%2f0306-4522%2887%2990329-0&partnerID=40&md5=7e64ea974c0afe35c74482fa0b425f71",Article,Scopus,2-s2.0-0023224539
"Bartlett, K.A., Brayton, R.K., Hachtel, G.D., Jacoby, R.M., Rudell, R., Sangiovanni-Vincentelli, A., Wang, A.","MULTI-LEVEL LOGIC MINIMIZATION USING IMPLICIT DON'T CARES.",1986,,,,,"552","557",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022954886&partnerID=40&md5=da23889f8a8120293121c6f4468f7388",Conference Paper,Scopus,2-s2.0-0022954886
"Brayton, R., Detjens, E., Krishna, S., Ma, T., McGeer, P., Pei, L., Phillips, N., Rudell, R., Segal, R., 10Wang, A., Yung, R., Sangiovanni-Vincentelli, A.","MULTI-LEVEL LOGIC OPTIMIZATION SYSTEM.",1986,,,,,"356","359",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022985973&partnerID=40&md5=ad6b3a4b627baa81a6eedcbf35dfcbbc",Conference Paper,Scopus,2-s2.0-0022985973
"Brayton, Robert K., Rudell, Richard, Sangiovanni-Vincentelli, Alberto, Wang, Albert R.","MIS: A MULTIPLE-LEVEL LOGIC OPTIMIZATION SYSTEM.",1986,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","CAD-6","6",,"","",1986,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022812939&partnerID=40&md5=94302dde53986cdb9b7d1dda8c6f58b4",Article,Scopus,2-s2.0-0022812939
"Brayton, R.K., Brenner, N.L., Chen, C.L., DeMicheli, G., McMullen, C.T., Otten, R.H.J.M.","YORKTOWN SILICON COMPILER.",1985,"Proceedings - IEEE International Symposium on Circuits and Systems",,,,"391","394",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022324685&partnerID=40&md5=869152438037aff15367e1f46db8f4aa",Conference Paper,Scopus,2-s2.0-0022324685
"Brayton, R.K., Chen, C.L., De Micheli, G., Otten, R.H.J.M., Katznelson, J., McMullen, C.T., Rudell, R.L.","MICROPROCESSOR DESIGN USING THE YORKTOWN SILICON COMPILER.",1985,,,,,"225","231",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022335080&partnerID=40&md5=7cfe17b7fc49af680599f44bef489be3",Conference Paper,Scopus,2-s2.0-0022335080
"Shepherd, G.M., Brayton, R.K., Miller, J.P., Segev, I., Rinzel, J., Rall, W.","Signal enhancement in distal cortical dendrites by means of interactions between active dendritic spines",1985,"Proceedings of the National Academy of Sciences of the United States of America","82","7",,"2192","2195",,113,10.1073/pnas.82.7.2192,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0005586369&doi=10.1073%2fpnas.82.7.2192&partnerID=40&md5=e010f4c9fe9db40b5cc1714c05bd9df5",Article,Scopus,2-s2.0-0005586369
"Brayton, R.K.","FACTORING LOGIC FUNCTIONS.",1985,"IBM Journal of Research and Development","31","2",,"187","198",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022030602&partnerID=40&md5=c345b4c9a07bb9f1bffd7798a0d6df88",Article,Scopus,2-s2.0-0022030602
"Adler, R.L., Brayton, R.K., Hassner, M., Kitchens, B.P.","RATE 2/3 (1,6) RLL CODE.",1985,"IBM technical disclosure bulletin","27","8",,"4727","4729",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0021788072&partnerID=40&md5=6dab042f1cf25d82ba41fc3340da0ea3",Article,Scopus,2-s2.0-0021788072
"Adler, R.L., Brayton, R.K., Kitchens, B.P.","RATE 1/3 (5,12) RLL CODE.",1985,"IBM technical disclosure bulletin","27","8",,"4722","4724",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0021787143&partnerID=40&md5=053154fdb3366f9da1e7eabfc70adc9a",Article,Scopus,2-s2.0-0021787143
"Brayton, Robert K., McMullen, Curt","SYNTHESIS AND OPTIMIZATION OF MULTISTAGE LOGIC.",1984,,,,,"23","28",,21,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0021549812&partnerID=40&md5=b808007ecbb6efb617754b76f84833cb",Conference Paper,Scopus,2-s2.0-0021549812
"De Micheli, Giovanni, Brayton, Robert, Sangiovanni-Vincentelli, Alberto","KISS: A PROGRAM FOR OPTIMAL STATE ASSIGNMENT OF FINITE STATE MACHINES.",1984,,,,,"209","211",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0021542923&partnerID=40&md5=9e1085abcfe8bac55794cfbe11e323ae",Conference Paper,Scopus,2-s2.0-0021542923
"Brayton, R.K., Chen, C.L., Yamour, J.","METHOD FOR OPTIMIZING LOGIC FOR SINGLE-ENDED DOMINO LOGIC CIRCUITS.",1984,"IBM technical disclosure bulletin","27","7 B",,"4398","4401",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0021597803&partnerID=40&md5=bec650c6c3332597408f1c63c9b8dda6",Article,Scopus,2-s2.0-0021597803
"De Micheli, Giovanni, Brayton, Robert K., Sangiovanni-Vincentelli, Alberto","OPTIMAL STATE ASSIGNMENT FOR FINITE STATE MACHINES.",1984,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","CAD-4","3",,"","",1984,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0021462343&partnerID=40&md5=510981f39bd50cb27d28afeff4eec274",Article,Scopus,2-s2.0-0021462343
"Brayton, R.K.","FAST METHOD FOR FINDING LARGEST PRIME IMPLICANT CONTAINING A GIVEN IMPLICANT OF A BOOLEAN FUNCTION.",1983,"IBM technical disclosure bulletin","26","3 A",,"968","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0020798526&partnerID=40&md5=e7819597c8c785b787948affaaad173c",Article,Scopus,2-s2.0-0020798526
"Brayton, R.K.","MULTIPLE OBJECTIVE OPTIMIZATION.",1981,"Circuit Theory and Design, Proceedings of the European Conference",,,,"64","68",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0019694368&partnerID=40&md5=b0bc098c90b7a357f9960f283dcdb3ec",Conference Paper,Scopus,2-s2.0-0019694368
"Brayton, Robert K., Tong, C.H.","CONSTRUCTIVE STABILITY OF DYNAMICAL SYSTEMS.",1981,"Proceedings of the IEEE Conference on Decision and Control","3",,,"1033","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0019671112&partnerID=40&md5=ca0453b717cf4b74c8e605962e006185",Conference Paper,Scopus,2-s2.0-0019671112
"Brayton, R.K., Hachtel, G.D., Sangiovanni-Vincentelli, A.","TAXONOMY OF CAD FOR VLSI.",1981,"Circuit Theory and Design, Proceedings of the European Conference",,,,"34","57",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0019695018&partnerID=40&md5=34aad07eb26e040485ab46f49a4ce0a7",Conference Paper,Scopus,2-s2.0-0019695018
"Brayton, R.K.","Constructive Stability and Asymptotic Stability of Dynamical Systems",1980,"IEEE Transactions on Circuits and Systems","27","11",,"1121","1130",,137,10.1109/TCS.1980.1084749,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0019080199&doi=10.1109%2fTCS.1980.1084749&partnerID=40&md5=5d58e274959ca3c0747137f39babadd0",Article,Scopus,2-s2.0-0019080199
"Brayton, R.K., Director, S.W., Hachtel, G.D.","Yield Maximization and Worst-Case Design with Arbitrary Statistical Distributions",1980,"IEEE Transactions on Circuits and Systems","27","9",,"756","764",,32,10.1109/TCS.1980.1084889,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0019055452&doi=10.1109%2fTCS.1980.1084889&partnerID=40&md5=7fdf51c61dfa08c758129d1630bcbb4b",Article,Scopus,2-s2.0-0019055452
"Brayton, R.K., Tong, C.H.","CONSTRUCTIVE STABILITY AND ASYMPTOTIC STABILITY OF DYNAMICAL SYSTEMS.",1980,"Proceedings - IEEE International Symposium on Circuits and Systems",,,,"573","576",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0018807457&partnerID=40&md5=eec606f5079287046b3e8ec3e3a35605",Article,Scopus,2-s2.0-0018807457
"Shepherd, G.M., Brayton, R.K.","Computer simulation of a dendrodendritic synaptic circuit for self- and lateral-inhibition in the olfactory bulb",1979,"Brain Research","175","2",,"377","382",,51,10.1016/0006-8993(79)91020-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0018721122&doi=10.1016%2f0006-8993%2879%2991020-5&partnerID=40&md5=dde286028e400f4daaae5b93d4d872c7",Article,Scopus,2-s2.0-0018721122
"Director, S.W., Brayton, R.K.","Editorial",1979,"IEEE Transactions on Circuits and Systems","26","9",,"673","",,,10.1109/TCS.1979.1084686,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84938003298&doi=10.1109%2fTCS.1979.1084686&partnerID=40&md5=74029d74ca1c9d4c581c1ad94d066627",Note,Scopus,2-s2.0-84938003298
"Brayton, R.K., Tong, C.H.","Stability Of Dynamical Systems: A Constructive Approach",1979,"IEEE Transactions on Circuits and Systems","26","4",,"224","234",,138,10.1109/TCS.1979.1084637,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0018453090&doi=10.1109%2fTCS.1979.1084637&partnerID=40&md5=78fbcc3ac83439ab82c6e33df18b2fe5",Article,Scopus,2-s2.0-0018453090
"Brayton, R.K., Hachtel, G.D., Director, S.W., Vidigal, L.M.","A New Algorithm for Statistical Circuit Design Based on Quasi-Newton Methods and Function Splitting",1979,"IEEE Transactions on Circuits and Systems","26","9",,"784","794",,132,10.1109/TCS.1979.1084701,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0018522163&doi=10.1109%2fTCS.1979.1084701&partnerID=40&md5=1f36ab44f53b5f17d27d375ce1c0c3d1",Article,Scopus,2-s2.0-0018522163
"Brayton, R.K.","OPTIMIZATION IN COMPUTER AIDED CIRCUIT DESIGN.",1978,,,,,"7","63",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0018046727&partnerID=40&md5=8a848ecbb4c556cff43d6f9a234430a5",Article,Scopus,2-s2.0-0018046727
"Director, S.W., Vidigal, L.M., Brayton, R.K., Hachtel, G.D.","YIELD MAXIMIZATION AND TOLERANCE ASSIGNMENT VIA SIMPLICIAL APPROXIMATION.",1978,,,,,"5/4. 1","5/4. 4",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0018063862&partnerID=40&md5=2201e0ebac12c42f22613b5c158b2075",Article,Scopus,2-s2.0-0018063862
"Brayton, R.K., Tong, C.H.","STABILITY OF DYNAMICAL SYSTEMS: A CONSTRUCTIVE APPROACH.",1978,"Proceedings - IEEE International Symposium on Circuits and Systems",,,,"486","491",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0017917795&partnerID=40&md5=9082eb1f03926a7a41af22a03f367b10",Article,Scopus,2-s2.0-0017917795
"Brayton, R.K., Hoffman, A.J.","A Theorem on Inverses of Convex Sets of Real Matrices with Application to the Worst Case DC Problem",1977,"IEEE Transactions on Circuits and Systems","24","8",,"409","415",,8,10.1109/TCS.1977.1084365,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0017524049&doi=10.1109%2fTCS.1977.1084365&partnerID=40&md5=d65c06ea79b499f0b732f22e2b598fef",Article,Scopus,2-s2.0-0017524049
"Brayton, R.K., Director, S.W.","Computation of Delay Time Sensitivities for Use in Time Domain Optimization",1975,"IEEE Transactions on Circuits and Systems","22","12",,"910","920",,19,10.1109/TCS.1975.1083997,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0016599852&doi=10.1109%2fTCS.1975.1083997&partnerID=40&md5=77273282ec6ac5b6a237729ccea9d2eb",Article,Scopus,2-s2.0-0016599852
"Brayton, R.K., Gustavson, F.G., Johnson, E.L.","4u UPDATE OF GENERALIZED UPPER BOUND SIMPLEX ALGORITHM.",1973,"IBM Tech Disclosure Bull","16","4",,"1052","1059",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0015661495&partnerID=40&md5=d45322894623492989a4806bc417c12e",Article,Scopus,2-s2.0-0015661495
"Hachtel, G., Brayton, R., Gustavson, F., Boesch, F., Carlin, H.J., Noble, D., Ho, C.W., Swamy, M.N.S., Bhushan, C., Thulasiraman, K., Bajaj, K.S., Resh, J.A.","INTERNATIONAL SYMPOSIUM ON CIRCUIT THEORY.",1973,,,,,"","",410,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0015533797&partnerID=40&md5=2ef987c35fcbca7ac268c1851d624af7",Article,Scopus,2-s2.0-0015533797
"Hachtel, G.D., Brayton, R.K., Gustavson, F.G.","The Sparse Tableau Approach to Network Analysis and Design",1971,"IEEE Transactions on Circuit Theory","18","1",,"101","113",,172,10.1109/TCT.1971.1083223,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0014986689&doi=10.1109%2fTCT.1971.1083223&partnerID=40&md5=22db5bf19501a54b6d1fe970cffa1e82",Article,Scopus,2-s2.0-0014986689
