OpenROAD 944855835623e651e7b9c7c50efcce1fb04b4fee 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/MULTI_32bit/runs/RUN_2022.04.05_08.50.19/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/MULTI_32bit/runs/RUN_2022.04.05_08.50.19/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/MULTI_32bit/runs/RUN_2022.04.05_08.50.19/tmp/routing/17-fill.def
[INFO ODB-0128] Design: MULTI_32bit
[INFO ODB-0130]     Created 100 pins.
[INFO ODB-0131]     Created 13752 components and 69240 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 52632 connections.
[INFO ODB-0133]     Created 4904 nets and 16608 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/MULTI_32bit/runs/RUN_2022.04.05_08.50.19/tmp/routing/17-fill.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   MULTI_32bit
Die area:                 ( 0 0 ) ( 301290 312010 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     13752
Number of terminals:      100
Number of snets:          2
Number of nets:           4904

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
[INFO DRT-0164] Number of unique instances = 252.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 161163.
[INFO DRT-0033] mcon shape region query size = 134764.
[INFO DRT-0033] met1 shape region query size = 30756.
[INFO DRT-0033] via shape region query size = 1070.
[INFO DRT-0033] met2 shape region query size = 478.
[INFO DRT-0033] via2 shape region query size = 856.
[INFO DRT-0033] met3 shape region query size = 476.
[INFO DRT-0033] via3 shape region query size = 856.
[INFO DRT-0033] met4 shape region query size = 230.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0078]   Complete 965 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 246 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0084]   Complete 4873 groups.
#scanned instances     = 13752
#unique  instances     = 252
#stdCellGenAp          = 7143
#stdCellValidPlanarAp  = 30
#stdCellValidViaAp     = 5548
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 16608
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:05, memory = 151.04 (MB), peak = 152.71 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     35424

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 45 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 13801.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 11285.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 5945.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 148.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 31.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 19777 vertical wires in 1 frboxes and 11434 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 3786 vertical wires in 1 frboxes and 5005 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 236.00 (MB), peak = 236.00 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 236.12 (MB), peak = 236.12 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:19, memory = 415.71 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:26, memory = 600.30 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:26, memory = 609.23 (MB).
    Completing 40% with 1545 violations.
    elapsed time = 00:00:37, memory = 609.64 (MB).
    Completing 50% with 1545 violations.
    elapsed time = 00:00:55, memory = 657.95 (MB).
    Completing 60% with 3201 violations.
    elapsed time = 00:01:25, memory = 592.50 (MB).
    Completing 70% with 3201 violations.
    elapsed time = 00:01:32, memory = 592.50 (MB).
    Completing 80% with 3201 violations.
    elapsed time = 00:01:41, memory = 640.52 (MB).
    Completing 90% with 4749 violations.
    elapsed time = 00:02:08, memory = 603.88 (MB).
    Completing 100% with 6359 violations.
    elapsed time = 00:02:24, memory = 638.94 (MB).
[INFO DRT-0199]   Number of violations = 7327.
[INFO DRT-0267] cpu time = 00:04:07, elapsed time = 00:02:24, memory = 754.84 (MB), peak = 754.84 (MB)
Total wire length = 191235 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 85982 um.
Total wire length on LAYER met2 = 87755 um.
Total wire length on LAYER met3 = 12865 um.
Total wire length on LAYER met4 = 4569 um.
Total wire length on LAYER met5 = 62 um.
Total number of vias = 38108.
Up-via summary (total 38108):.

------------------------
 FR_MASTERSLICE        0
            li1    16595
           met1    19493
           met2     1688
           met3      330
           met4        2
------------------------
                   38108


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 7327 violations.
    elapsed time = 00:00:06, memory = 755.04 (MB).
    Completing 20% with 7327 violations.
    elapsed time = 00:00:14, memory = 755.04 (MB).
    Completing 30% with 7327 violations.
    elapsed time = 00:00:17, memory = 755.17 (MB).
    Completing 40% with 6476 violations.
    elapsed time = 00:00:30, memory = 755.17 (MB).
    Completing 50% with 6476 violations.
    elapsed time = 00:00:53, memory = 810.86 (MB).
    Completing 60% with 5637 violations.
    elapsed time = 00:01:05, memory = 747.82 (MB).
    Completing 70% with 5637 violations.
    elapsed time = 00:01:12, memory = 765.87 (MB).
    Completing 80% with 5637 violations.
    elapsed time = 00:01:24, memory = 807.96 (MB).
    Completing 90% with 4786 violations.
    elapsed time = 00:01:49, memory = 759.16 (MB).
    Completing 100% with 3607 violations.
    elapsed time = 00:02:05, memory = 747.77 (MB).
[INFO DRT-0199]   Number of violations = 3607.
[INFO DRT-0267] cpu time = 00:03:34, elapsed time = 00:02:05, memory = 747.77 (MB), peak = 814.85 (MB)
Total wire length = 189769 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 84132 um.
Total wire length on LAYER met2 = 86595 um.
Total wire length on LAYER met3 = 13976 um.
Total wire length on LAYER met4 = 4967 um.
Total wire length on LAYER met5 = 97 um.
Total number of vias = 37906.
Up-via summary (total 37906):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    19218
           met2     1712
           met3      395
           met4        4
------------------------
                   37906


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3607 violations.
    elapsed time = 00:00:01, memory = 747.77 (MB).
    Completing 20% with 3607 violations.
    elapsed time = 00:00:16, memory = 747.77 (MB).
    Completing 30% with 3738 violations.
    elapsed time = 00:00:23, memory = 754.52 (MB).
    Completing 40% with 3738 violations.
    elapsed time = 00:00:39, memory = 754.72 (MB).
    Completing 50% with 3738 violations.
    elapsed time = 00:00:54, memory = 754.72 (MB).
    Completing 60% with 3640 violations.
    elapsed time = 00:00:59, memory = 754.72 (MB).
    Completing 70% with 3640 violations.
    elapsed time = 00:01:14, memory = 754.72 (MB).
    Completing 80% with 3582 violations.
    elapsed time = 00:01:36, memory = 747.82 (MB).
    Completing 90% with 3582 violations.
    elapsed time = 00:01:47, memory = 757.88 (MB).
    Completing 100% with 3510 violations.
    elapsed time = 00:02:29, memory = 760.79 (MB).
[INFO DRT-0199]   Number of violations = 3510.
[INFO DRT-0267] cpu time = 00:03:56, elapsed time = 00:02:29, memory = 760.79 (MB), peak = 814.85 (MB)
Total wire length = 189379 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 84287 um.
Total wire length on LAYER met2 = 86649 um.
Total wire length on LAYER met3 = 13508 um.
Total wire length on LAYER met4 = 4827 um.
Total wire length on LAYER met5 = 105 um.
Total number of vias = 37675.
Up-via summary (total 37675):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    19077
           met2     1640
           met3      377
           met4        4
------------------------
                   37675


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3510 violations.
    elapsed time = 00:00:12, memory = 760.79 (MB).
    Completing 20% with 3510 violations.
    elapsed time = 00:00:27, memory = 760.79 (MB).
    Completing 30% with 3510 violations.
    elapsed time = 00:00:27, memory = 760.79 (MB).
    Completing 40% with 2876 violations.
    elapsed time = 00:00:36, memory = 760.79 (MB).
    Completing 50% with 2876 violations.
    elapsed time = 00:00:54, memory = 760.79 (MB).
    Completing 60% with 2304 violations.
    elapsed time = 00:01:03, memory = 760.79 (MB).
    Completing 70% with 2304 violations.
    elapsed time = 00:01:18, memory = 804.18 (MB).
    Completing 80% with 2304 violations.
    elapsed time = 00:01:33, memory = 928.24 (MB).
    Completing 90% with 1664 violations.
    elapsed time = 00:02:01, memory = 783.93 (MB).
    Completing 100% with 945 violations.
    elapsed time = 00:02:12, memory = 756.65 (MB).
[INFO DRT-0199]   Number of violations = 945.
[INFO DRT-0267] cpu time = 00:03:39, elapsed time = 00:02:12, memory = 756.65 (MB), peak = 928.34 (MB)
Total wire length = 188995 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 75940 um.
Total wire length on LAYER met2 = 84190 um.
Total wire length on LAYER met3 = 21357 um.
Total wire length on LAYER met4 = 7400 um.
Total wire length on LAYER met5 = 105 um.
Total number of vias = 38873.
Up-via summary (total 38873):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    19035
           met2     2636
           met3      621
           met4        4
------------------------
                   38873


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 945 violations.
    elapsed time = 00:00:03, memory = 756.65 (MB).
    Completing 20% with 945 violations.
    elapsed time = 00:00:04, memory = 756.65 (MB).
    Completing 30% with 945 violations.
    elapsed time = 00:00:05, memory = 756.65 (MB).
    Completing 40% with 879 violations.
    elapsed time = 00:00:09, memory = 756.65 (MB).
    Completing 50% with 879 violations.
    elapsed time = 00:00:20, memory = 756.65 (MB).
    Completing 60% with 635 violations.
    elapsed time = 00:00:27, memory = 756.70 (MB).
    Completing 70% with 635 violations.
    elapsed time = 00:00:29, memory = 756.70 (MB).
    Completing 80% with 635 violations.
    elapsed time = 00:00:30, memory = 756.70 (MB).
    Completing 90% with 489 violations.
    elapsed time = 00:00:44, memory = 768.04 (MB).
    Completing 100% with 278 violations.
    elapsed time = 00:00:51, memory = 744.62 (MB).
[INFO DRT-0199]   Number of violations = 278.
[INFO DRT-0267] cpu time = 00:01:23, elapsed time = 00:00:51, memory = 744.62 (MB), peak = 928.34 (MB)
Total wire length = 188878 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 75107 um.
Total wire length on LAYER met2 = 83845 um.
Total wire length on LAYER met3 = 22076 um.
Total wire length on LAYER met4 = 7743 um.
Total wire length on LAYER met5 = 105 um.
Total number of vias = 38890.
Up-via summary (total 38890):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    18968
           met2     2681
           met3      660
           met4        4
------------------------
                   38890


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 278 violations.
    elapsed time = 00:00:00, memory = 744.62 (MB).
    Completing 20% with 278 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 30% with 278 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 40% with 261 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 50% with 261 violations.
    elapsed time = 00:00:06, memory = 744.74 (MB).
    Completing 60% with 109 violations.
    elapsed time = 00:00:10, memory = 744.74 (MB).
    Completing 70% with 109 violations.
    elapsed time = 00:00:10, memory = 744.74 (MB).
    Completing 80% with 109 violations.
    elapsed time = 00:00:10, memory = 744.74 (MB).
    Completing 90% with 107 violations.
    elapsed time = 00:00:11, memory = 744.74 (MB).
    Completing 100% with 55 violations.
    elapsed time = 00:00:14, memory = 744.74 (MB).
[INFO DRT-0199]   Number of violations = 55.
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:15, memory = 744.74 (MB), peak = 928.34 (MB)
Total wire length = 188756 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 74938 um.
Total wire length on LAYER met2 = 83729 um.
Total wire length on LAYER met3 = 22091 um.
Total wire length on LAYER met4 = 7868 um.
Total wire length on LAYER met5 = 128 um.
Total number of vias = 38878.
Up-via summary (total 38878):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    18964
           met2     2669
           met3      664
           met4        4
------------------------
                   38878


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 55 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 20% with 55 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 30% with 55 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 40% with 55 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 50% with 55 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:02, memory = 744.74 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:02, memory = 744.74 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:02, memory = 744.74 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:02, memory = 744.74 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:11, memory = 744.74 (MB).
[INFO DRT-0199]   Number of violations = 13.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:11, memory = 744.74 (MB), peak = 928.34 (MB)
Total wire length = 188738 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 74920 um.
Total wire length on LAYER met2 = 83644 um.
Total wire length on LAYER met3 = 22100 um.
Total wire length on LAYER met4 = 7944 um.
Total wire length on LAYER met5 = 128 um.
Total number of vias = 38899.
Up-via summary (total 38899):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    18977
           met2     2674
           met3      667
           met4        4
------------------------
                   38899


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 744.74 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 744.74 (MB), peak = 928.34 (MB)
Total wire length = 188733 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 74912 um.
Total wire length on LAYER met2 = 83641 um.
Total wire length on LAYER met3 = 22105 um.
Total wire length on LAYER met4 = 7944 um.
Total wire length on LAYER met5 = 128 um.
Total number of vias = 38898.
Up-via summary (total 38898):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    18975
           met2     2675
           met3      667
           met4        4
------------------------
                   38898


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 744.74 (MB), peak = 928.34 (MB)
Total wire length = 188732 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 74915 um.
Total wire length on LAYER met2 = 83638 um.
Total wire length on LAYER met3 = 22105 um.
Total wire length on LAYER met4 = 7944 um.
Total wire length on LAYER met5 = 128 um.
Total number of vias = 38896.
Up-via summary (total 38896):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    18973
           met2     2675
           met3      667
           met4        4
------------------------
                   38896


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.74 (MB), peak = 928.34 (MB)
Total wire length = 188733 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 74913 um.
Total wire length on LAYER met2 = 83641 um.
Total wire length on LAYER met3 = 22105 um.
Total wire length on LAYER met4 = 7944 um.
Total wire length on LAYER met5 = 128 um.
Total number of vias = 38898.
Up-via summary (total 38898):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    18975
           met2     2675
           met3      667
           met4        4
------------------------
                   38898


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.74 (MB), peak = 928.34 (MB)
Total wire length = 188733 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 74913 um.
Total wire length on LAYER met2 = 83641 um.
Total wire length on LAYER met3 = 22105 um.
Total wire length on LAYER met4 = 7944 um.
Total wire length on LAYER met5 = 128 um.
Total number of vias = 38898.
Up-via summary (total 38898):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    18975
           met2     2675
           met3      667
           met4        4
------------------------
                   38898


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.74 (MB), peak = 928.34 (MB)
Total wire length = 188733 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 74913 um.
Total wire length on LAYER met2 = 83641 um.
Total wire length on LAYER met3 = 22105 um.
Total wire length on LAYER met4 = 7944 um.
Total wire length on LAYER met5 = 128 um.
Total number of vias = 38898.
Up-via summary (total 38898):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    18975
           met2     2675
           met3      667
           met4        4
------------------------
                   38898


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 744.74 (MB), peak = 928.34 (MB)
Total wire length = 188733 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 74913 um.
Total wire length on LAYER met2 = 83641 um.
Total wire length on LAYER met3 = 22105 um.
Total wire length on LAYER met4 = 7944 um.
Total wire length on LAYER met5 = 128 um.
Total number of vias = 38898.
Up-via summary (total 38898):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    18975
           met2     2675
           met3      667
           met4        4
------------------------
                   38898


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.74 (MB), peak = 928.34 (MB)
Total wire length = 188732 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 74912 um.
Total wire length on LAYER met2 = 83641 um.
Total wire length on LAYER met3 = 22105 um.
Total wire length on LAYER met4 = 7944 um.
Total wire length on LAYER met5 = 128 um.
Total number of vias = 38898.
Up-via summary (total 38898):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    18975
           met2     2675
           met3      667
           met4        4
------------------------
                   38898


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 744.74 (MB), peak = 928.34 (MB)
Total wire length = 188732 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 74912 um.
Total wire length on LAYER met2 = 83641 um.
Total wire length on LAYER met3 = 22105 um.
Total wire length on LAYER met4 = 7944 um.
Total wire length on LAYER met5 = 128 um.
Total number of vias = 38898.
Up-via summary (total 38898):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    18975
           met2     2675
           met3      667
           met4        4
------------------------
                   38898


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 744.74 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 744.74 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 744.74 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 744.74 (MB), peak = 928.34 (MB)
Total wire length = 188746 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 74923 um.
Total wire length on LAYER met2 = 83653 um.
Total wire length on LAYER met3 = 22102 um.
Total wire length on LAYER met4 = 7936 um.
Total wire length on LAYER met5 = 128 um.
Total number of vias = 38903.
Up-via summary (total 38903):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    18982
           met2     2674
           met3      666
           met4        4
------------------------
                   38903


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.74 (MB), peak = 928.34 (MB)
Total wire length = 188746 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 74923 um.
Total wire length on LAYER met2 = 83653 um.
Total wire length on LAYER met3 = 22102 um.
Total wire length on LAYER met4 = 7936 um.
Total wire length on LAYER met5 = 128 um.
Total number of vias = 38903.
Up-via summary (total 38903):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    18982
           met2     2674
           met3      666
           met4        4
------------------------
                   38903


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.74 (MB), peak = 928.34 (MB)
Total wire length = 188746 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 74923 um.
Total wire length on LAYER met2 = 83653 um.
Total wire length on LAYER met3 = 22102 um.
Total wire length on LAYER met4 = 7936 um.
Total wire length on LAYER met5 = 128 um.
Total number of vias = 38903.
Up-via summary (total 38903):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    18982
           met2     2674
           met3      666
           met4        4
------------------------
                   38903


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.74 (MB), peak = 928.34 (MB)
Total wire length = 188746 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 74923 um.
Total wire length on LAYER met2 = 83653 um.
Total wire length on LAYER met3 = 22102 um.
Total wire length on LAYER met4 = 7936 um.
Total wire length on LAYER met5 = 128 um.
Total number of vias = 38903.
Up-via summary (total 38903):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    18982
           met2     2674
           met3      666
           met4        4
------------------------
                   38903


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.74 (MB), peak = 928.34 (MB)
Total wire length = 188746 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 74923 um.
Total wire length on LAYER met2 = 83653 um.
Total wire length on LAYER met3 = 22102 um.
Total wire length on LAYER met4 = 7936 um.
Total wire length on LAYER met5 = 128 um.
Total number of vias = 38903.
Up-via summary (total 38903):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    18982
           met2     2674
           met3      666
           met4        4
------------------------
                   38903


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.74 (MB), peak = 928.34 (MB)
Total wire length = 188746 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 74923 um.
Total wire length on LAYER met2 = 83653 um.
Total wire length on LAYER met3 = 22102 um.
Total wire length on LAYER met4 = 7936 um.
Total wire length on LAYER met5 = 128 um.
Total number of vias = 38903.
Up-via summary (total 38903):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    18982
           met2     2674
           met3      666
           met4        4
------------------------
                   38903


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 744.74 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.74 (MB), peak = 928.34 (MB)
Total wire length = 188746 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 74923 um.
Total wire length on LAYER met2 = 83653 um.
Total wire length on LAYER met3 = 22102 um.
Total wire length on LAYER met4 = 7936 um.
Total wire length on LAYER met5 = 128 um.
Total number of vias = 38903.
Up-via summary (total 38903):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    18982
           met2     2674
           met3      666
           met4        4
------------------------
                   38903


[INFO DRT-0198] Complete detail routing.
Total wire length = 188746 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 74923 um.
Total wire length on LAYER met2 = 83653 um.
Total wire length on LAYER met3 = 22102 um.
Total wire length on LAYER met4 = 7936 um.
Total wire length on LAYER met5 = 128 um.
Total number of vias = 38903.
Up-via summary (total 38903):.

------------------------
 FR_MASTERSLICE        0
            li1    16577
           met1    18982
           met2     2674
           met3      666
           met4        4
------------------------
                   38903


[INFO DRT-0267] cpu time = 00:17:28, elapsed time = 00:10:41, memory = 744.74 (MB), peak = 928.34 (MB)

[INFO DRT-0180] Post processing.
Saving to /openlane/designs/MULTI_32bit/runs/RUN_2022.04.05_08.50.19/results/routing/MULTI_32bit.def
