src/i2c_interrupt.o src/i2c_interrupt.o: ../src/i2c_interrupt.c \
 ../src/i2c_interrupt.h ../src/platform_config.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xaxis_to_ddr_writer.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xil_types.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xil_assert.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xstatus.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xil_io.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xil_printf.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xparameters.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xparameters_ps.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/bspconfig.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xpseudo_asm.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xreg_cortexa53.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xpseudo_asm_gcc.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xaxis_to_ddr_writer_hw.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xgpio.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xgpio_l.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xscugic.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xscugic_hw.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xil_exception.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xiicps.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xiicps_hw.h \
 ../../gr_write_bsp_0/psu_cortexa53_0/include/xplatform_info.h \
 ../src/zynq_i2c.h

../src/i2c_interrupt.h:

../src/platform_config.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xaxis_to_ddr_writer.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xil_types.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xil_assert.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xstatus.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xil_io.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xil_printf.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xparameters.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xparameters_ps.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/bspconfig.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xpseudo_asm.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xreg_cortexa53.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xpseudo_asm_gcc.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xaxis_to_ddr_writer_hw.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xgpio.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xgpio_l.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xscugic.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xscugic_hw.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xil_exception.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xiicps.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xiicps_hw.h:

../../gr_write_bsp_0/psu_cortexa53_0/include/xplatform_info.h:

../src/zynq_i2c.h:
