// Seed: 4133538096
module module_0 (
    input  tri1 id_0,
    output wor  id_1
);
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply0 id_3,
    output wor id_4,
    input wire id_5,
    input wand id_6,
    output tri id_7,
    input supply1 id_8,
    output supply1 id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_8,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_6;
  ;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  module_2 modCall_1 (
      id_2,
      id_3,
      id_1,
      id_2,
      id_3
  );
  input wire id_3;
  inout wire id_2;
  output supply0 id_1;
  logic id_5;
  ;
  assign id_1#(
      .id_5(-1),
      .id_5(1),
      .id_4(-1'b0 == 1),
      .id_5(-1),
      .id_3(-1'b0)
  ) = 1'd0;
  wire id_6;
  wire id_7;
  wire id_8;
  ;
  assign id_1 = -1'b0;
endmodule
