0.7
v2020.2.2
Feb  9 2021
05:21:23
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/AESL_FPSim_pkg.v,1665810286,systemVerilog,,,,ACMP_dadd;ACMP_dadd_comb;ACMP_dadddsub;ACMP_dadddsub_comb;ACMP_dcmp;ACMP_dcmp_comb;ACMP_ddiv;ACMP_ddiv_comb;ACMP_dexp;ACMP_dexp_comb;ACMP_dlog;ACMP_dlog_comb;ACMP_dmul;ACMP_dmul_comb;ACMP_dptosi;ACMP_dptosi_comb;ACMP_dptoui;ACMP_dptoui_comb;ACMP_drecip;ACMP_drecip_comb;ACMP_drsqrt;ACMP_drsqrt_comb;ACMP_dsqrt;ACMP_dsqrt_comb;ACMP_dsub;ACMP_dsub_comb;ACMP_fadd;ACMP_fadd_comb;ACMP_faddfsub;ACMP_faddfsub_comb;ACMP_fcmp;ACMP_fcmp_comb;ACMP_fdiv;ACMP_fdiv_comb;ACMP_fexp;ACMP_fexp_comb;ACMP_flog;ACMP_flog_comb;ACMP_fmul;ACMP_fmul_comb;ACMP_fpext;ACMP_fpext_comb;ACMP_fptosi;ACMP_fptosi_comb;ACMP_fptoui;ACMP_fptoui_comb;ACMP_fptrunc;ACMP_fptrunc_comb;ACMP_frecip;ACMP_frecip_comb;ACMP_frsqrt;ACMP_frsqrt_comb;ACMP_fsqrt;ACMP_fsqrt_comb;ACMP_fsub;ACMP_fsub_comb;ACMP_sitodp;ACMP_sitodp_comb;ACMP_sitofp;ACMP_sitofp_comb;ACMP_uitodp;ACMP_uitodp_comb;ACMP_uitofp;ACMP_uitofp_comb,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/AESL_automem_A.v,1665810290,systemVerilog,,,,AESL_automem_A,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/AESL_automem_B.v,1665810290,systemVerilog,,,,AESL_automem_B,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/AESL_automem_C.v,1665810290,systemVerilog,,,,AESL_automem_C,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/csv_file_dump.sv,1665810290,systemVerilog,,,/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/dump_file_agent.sv,$unit_csv_file_dump_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/dataflow_monitor.sv,1665810290,systemVerilog,/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/df_fifo_interface.sv;/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/nodf_module_interface.sv,,/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/sample_manager.sv;/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/csv_file_dump.sv;/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/df_fifo_monitor.sv;/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/df_process_monitor.sv;/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/nodf_module_monitor.sv,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/df_fifo_interface.sv,1665810290,systemVerilog,,,,df_fifo_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/df_fifo_monitor.sv,1665810290,systemVerilog,,,/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/sample_agent.sv;/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/dump_file_agent.sv;/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/df_fifo_interface.sv,$unit_df_fifo_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/df_process_interface.sv,1665810290,systemVerilog,,,,df_process_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/df_process_monitor.sv,1665810290,systemVerilog,/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/df_process_interface.sv,,/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/sample_agent.sv;/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/dump_file_agent.sv;/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/df_process_interface.sv,$unit_df_process_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/dump_file_agent.sv,1665810290,systemVerilog,,,,$unit_dump_file_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/fifo_para.vh,1665810290,verilog,,,,,,,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/ip/xil_defaultlib/mm_ap_fadd_5_full_dsp_32.v,1665810302,systemVerilog,,,,mm_ap_fadd_5_full_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/ip/xil_defaultlib/mm_ap_fmul_2_max_dsp_32.v,1665810301,systemVerilog,,,,mm_ap_fmul_2_max_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/mm.autotb.v,1665810290,systemVerilog,,,/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/fifo_para.vh,apatb_mm_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/mm.v,1665810284,systemVerilog,,,,mm,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/mm_A_buff.v,1665810286,systemVerilog,,,,mm_A_buff;mm_A_buff_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/mm_C_buff.v,1665810286,systemVerilog,,,,mm_C_buff;mm_C_buff_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/mm_fadd_32ns_32ns_32_7_full_dsp_1.v,1665810286,systemVerilog,,,,mm_fadd_32ns_32ns_32_7_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/mm_fmul_32ns_32ns_32_4_max_dsp_1.v,1665810286,systemVerilog,,,,mm_fmul_32ns_32ns_32_4_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/nodf_module_interface.sv,1665810290,systemVerilog,,,,nodf_module_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/nodf_module_monitor.sv,1665810290,systemVerilog,,,/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/sample_agent.sv;/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/dump_file_agent.sv;/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/nodf_module_interface.sv,$unit_nodf_module_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/sample_agent.sv,1665810290,systemVerilog,,,/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/dump_file_agent.sv,$unit_sample_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/sample_manager.sv,1665810290,systemVerilog,,,/local-scratch/localhome/msa325/lab3/mm.prj/solution2/sim/verilog/sample_agent.sv,$unit_sample_manager_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
