# å®ç°å¤šè·¯é€‰æ‹©å™¨ MUX

## å®éªŒè¦æ±‚

æœ¬æ¬¡å®éªŒä½ éœ€è¦å®Œæˆçš„å†…å®¹æœ‰ï¼š

* æ ¹æ®ä¸Šè¿°ä»‹ç»åˆ›å»ºä¸€ä¸ªå·¥ç¨‹ï¼Œæ·»åŠ æºæ–‡ä»¶ï¼Œå¹¶å®ç° MUX çš„åŠŸèƒ½ã€‚
* å¯¹å®ç°çš„å·¥ç¨‹è¿›è¡Œä»¿çœŸï¼Œä¸Šæ¿éªŒè¯ã€‚
* å®éªŒæŠ¥å‘Šé‡Œéœ€è¦åŒ…å«çš„å†…å®¹ï¼š
    * MUX ä»£ç ã€‚
    * ä»¿çœŸä»£ç ä¸æ³¢å½¢æˆªå›¾ï¼ˆæ³¨æ„ç¼©æ”¾æ¯”ä¾‹ã€æ•°åˆ¶é€‰æ‹©åˆé€‚ï¼‰ã€‚
    * çº¦æŸæ–‡ä»¶ï¼ˆæè¿° MUX çš„è¾“å…¥è¾“å‡ºä¸å¼€å‘æ¿ä¸Šçš„å¼•è„šã€LED ç¯çš„å¯¹åº”å…³ç³»ï¼‰ã€‚
    * ä¸‹æ¿å›¾ç‰‡ä¸æè¿°ã€‚
    * å®éªŒæ€è€ƒé¢˜ã€‚


æœ¬æ¬¡å®éªŒä½ è¦å®ç°çš„å¤šè·¯é€‰æ‹©å™¨å¦‚ä¸‹ï¼š
å››è¾“å…¥ MUXï¼Œå…¶ä¸­ `SW[15:14]` ä½œä¸ºé€‰æ‹©ä¿¡å·ã€‚

* `SW[15:14]=0` æ—¶è¾“å‡º `SW[3:0]`ã€‚
* `SW[15:14]=1` æ—¶è¾“å‡º `SW[7:4]`ã€‚
* `SW[15:14]=2` æ—¶è¾“å‡º `SW[11:8]`ã€‚
* `SW[15:14]=3` æ—¶è¾“å‡ºå¸¸æ•° `0`ã€‚
* è¾“å‡ºç›´æ¥ç»‘åˆ°å››ä¸ª LED ç¯ã€‚

è¿™é‡Œç»™å‡ºçº¦æŸä»£ç ä¾›å‚è€ƒï¼Œä½ éœ€è¦ä¿®æ”¹é‡Œé¢çš„ `_SOME_PIN` ä»¥åŠ `_which_signal` ä¸ºæ­£ç¡®çš„å†…å®¹ã€‚å½“ç„¶ä½ ä¹Ÿå¯ä»¥å®Œå…¨è‡ªå·±å†™ä¸€ä»½çº¦æŸæ–‡ä»¶ã€‚

??? Note "çº¦æŸä»£ç "
    ``` verilog
    # LED
    set_property IOSTANDARD LVCMOS33       [get_ports {_which_signal}]
    set_property PACKAGE_PIN _SOME_PIN     [get_ports {_which_signal}]
    set_property IOSTANDARD LVCMOS33       [get_ports {_which_signal}]
    set_property PACKAGE_PIN _SOME_PIN     [get_ports {_which_signal}]
    set_property IOSTANDARD LVCMOS33       [get_ports {_which_signal}]
    set_property PACKAGE_PIN _SOME_PIN     [get_ports {_which_signal}]
    set_property IOSTANDARD LVCMOS33       [get_ports {_which_signal}]
    set_property PACKAGE_PIN _SOME_PIN     [get_ports {_which_signal}]

    # SW
    set_property IOSTANDARD LVCMOS15 [get_ports {SW[0]}]				
    set_property PACKAGE_PIN AA10    [get_ports {SW[0]}]                 
    set_property IOSTANDARD LVCMOS15 [get_ports {SW[1]}]				
    set_property PACKAGE_PIN AB10    [get_ports {SW[1]}]                 
    set_property IOSTANDARD LVCMOS15 [get_ports {SW[2]}]				
    set_property PACKAGE_PIN AA13    [get_ports {SW[2]}]                 
    set_property IOSTANDARD LVCMOS15 [get_ports {SW[3]}]				
    set_property PACKAGE_PIN AA12    [get_ports {SW[3]}]                 
    set_property IOSTANDARD LVCMOS15 [get_ports {SW[4]}]				
    set_property PACKAGE_PIN Y13     [get_ports {SW[4]}]                 
    set_property IOSTANDARD LVCMOS15 [get_ports {SW[5]}]				
    set_property PACKAGE_PIN Y12     [get_ports {SW[5]}]                 
    set_property IOSTANDARD LVCMOS15 [get_ports {SW[6]}]				
    set_property PACKAGE_PIN AD11    [get_ports {SW[6]}]                 
    set_property IOSTANDARD LVCMOS15 [get_ports {SW[7]}]				
    set_property PACKAGE_PIN AD10    [get_ports {SW[7]}]                 
    set_property IOSTANDARD LVCMOS15 [get_ports {SW[8]}]				
    set_property PACKAGE_PIN AE10    [get_ports {SW[8]}]                  
    set_property IOSTANDARD LVCMOS15 [get_ports {SW[9]}]				
    set_property PACKAGE_PIN AE12    [get_ports {SW[9]}]                 
    set_property IOSTANDARD LVCMOS15 [get_ports {SW[10]}]			
    set_property PACKAGE_PIN AF12    [get_ports {SW[10]}]                 
    set_property IOSTANDARD LVCMOS15 [get_ports {SW[11]}]			
    set_property PACKAGE_PIN AE8     [get_ports {SW[11]}]                 
    set_property IOSTANDARD LVCMOS15 [get_ports {SW[12]}]			
    set_property PACKAGE_PIN AF8     [get_ports {SW[12]}]                 
    set_property IOSTANDARD LVCMOS15 [get_ports {SW[13]}]			
    set_property PACKAGE_PIN AE13    [get_ports {SW[13]}]                 
    set_property IOSTANDARD LVCMOS15 [get_ports {SW[14]}]			
    set_property PACKAGE_PIN AF13    [get_ports {SW[14]}]                 
    set_property IOSTANDARD LVCMOS15 [get_ports {SW[15]}]			
    set_property PACKAGE_PIN AF10    [get_ports {SW[15]}]  
    ```

## æ€è€ƒé¢˜

åœ¨ä½ è¿‡å®Œå®éªŒæµç¨‹ä¹‹åï¼Œè¯·å®Œæˆæ€è€ƒé¢˜ï¼š

???+ question "æ€è€ƒé¢˜"
    åŠ©æ•™åœ¨åšã€Šè®¡ç®—æœºä½“ç³»ç»“æ„ã€‹å®éªŒæ—¶ï¼Œåœ¨ `Message Window` ä¸­çœ‹åˆ°äº†ä¸‹åˆ—é”™è¯¯æç¤ºï¼š

    > [Drc 23-20] Rule violation (NSTD-1) Unspecified I/O Standard: 41 out of 41 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: BTN_X[4:0], BTN_Y[3], BTN_Y[0], SW[15], SW[14], SW[13], SW[7], SW[6], SW[5], SW[4], SW[3], SW[2], SW[1], SW[0], VGA_B[3:0]... and (the first 15 of 28 listed).

    è¯·ä½ å¸®åŠ©å¯æ€œçš„åŠ©æ•™è§£å†³è¿™ä¸ªé—®é¢˜ğŸ˜­ï¼Œå®Œæˆå®éªŒï¼

    * ä½ éœ€è¦è¯´æ˜ï¼š
        * è¿™ä¸ª Error æ˜¯å‡ºåœ¨å“ªä¸ªé˜¶æ®µ (Synthesis/Implementation/Generate Bitstream) ï¼Ÿ
        * åŠ©æ•™åº”è¯¥æ€ä¹ˆåšï¼Ÿï¼ˆè¯·è‡³å°‘ç»™å‡ºä¸€ç§å¯èƒ½çš„è§£å†³æ–¹å¼ï¼‰
        * ä½ æ˜¯é€šè¿‡ä»€ä¹ˆé€”å¾„äº†è§£ä¸è§£å†³è¿™ä¸ª Error çš„ï¼Ÿï¼ˆç®€å•è¯´æ˜å³å¯ï¼Œå‚è€ƒå†…å®¹è¯·ç»™å‡ºé“¾æ¥ï¼‰
    * ä½ ä¸éœ€è¦ç†è§£ä¸è¯´æ˜ï¼š
        * è¿™ä¸ªé”™è¯¯åˆ°åº•æ˜¯ä»€ä¹ˆä¸œè¥¿ï¼Œè¿™ä¸ªé”™è¯¯æ˜¯æ€ä¹ˆäº§ç”Ÿçš„ã€‚
    * ä½ å¯èƒ½é€šè¿‡ä»¥ä¸‹é€”å¾„å®Œæˆæœ¬é¢˜ï¼š
        * è®¤çœŸé˜…è¯»**æŠ¥é”™ä¿¡æ¯**ï¼Œè¯´ä¸å®šè§£å†³æ–¹æ¡ˆå°±åœ¨ Error ä¸­äº†ï¼Ÿ
        * ä½¿ç”¨æœç´¢å¼•æ“ï¼ˆæœ€å¥½ä¸è¦ç”¨ Baidu ï¼‰ï¼Œç²˜è´´æŠ¥é”™çš„**å¤´éƒ¨**ï¼Œçœ‹çœ‹èƒ½ä¸èƒ½å€Ÿé‰´å‰äººçš„æ™ºæ…§ã€‚
        * å–„ç”¨[ Xilinx Support](https://support.xilinx.com/)ã€‚
    
    æ„Ÿè°¢ä½ å¸®åŠ©åŠ©æ•™å®Œæˆäº†å®éªŒğŸ˜Šï¼ä¹‹åçš„å®éªŒä¸­ï¼Œå¦‚æœä½ å‘ç°äº†å„ç§æŠ¥é”™ï¼ˆå°¤å…¶æ˜¯ Critical Warnings/Errorsï¼‰ä¹Ÿå¯ä»¥å…ˆå°è¯•é€šè¿‡ä»Šå¤©çš„é€”å¾„è§£å†³ã€‚