@startuml
' Legend
skinparam class {
    BackgroundColor<<interface>> #B3D7FF
    BackgroundColor<<source>> #D5F5E3
    BackgroundColor<<external>> #E5E8E8
}
 
' Header files (interfaces)
class rbVR5510_FailSafeInit_h <<interface>> {
    +rbVR5510_FailSafeInit_u8()
    +rbVR5510_FailSafeInit_Wdg_En_u8()
}
 
class rbVR5510_writeFSICfg_h <<interface>> {
    +rbVR5510_writeFSICfg()
}
 
class rbVR5510_stateTransDelay_h <<interface>> {
    +rbVR5510_stateTransDelay(DestState_u8)
}
 
class rbVR5510_RegisterAccess_h <<interface>> {
    +rbVR5510_ReadRegister_u8(eDestination_tu16, RegAddr_u8, ValueOut_pu16)
    +rbVR5510_WriteRegister_u8(LogicUnit_tu16, regAddress_u8, writeData_u16)
}
 
class rbVR5510_PMIC_BIST_h <<interface>> {
    +rbVR5510_PMIC_BIST_ErrStatus()
    +PMIC_BIST_Err()
}
 
class ErrMgt_PMIC_h <<interface>> {
    +ErrMgt_PMIC_GetBISTErrStatus()
    +ErrMgt_PMIC_GetLBISTErrStatus()
    +ErrMgt_PMIC_GetABIST1ErrStatus()
    +ErrMgt_PMIC_GetABIST2ErrStatus()
}
 
class rbsfty_ErrMgt_h <<interface>> {
    +rbsfty_ErrMgt_Process_info(ErrorID_u16, Add_info_u32)
}
 
class Dio_h <<interface>> {
    +Dio_ReadChannel(channel)
    +Dio_WriteChannel(channel, value)
}
 
' Source files (implementations)
class rbVR5510_FailSafeInit_c <<source>> {
    -internal_state
    +rbVR5510_FailSafeInit_u8()
    +rbVR5510_FailSafeInit_Wdg_En_u8()
}
 
class rbVR5510_writeFSICfg_c <<source>> {
    +rbVR5510_writeFSICfg()
}
 
class rbVR5510_stateTransDelay_c <<source>> {
    +rbVR5510_stateTransDelay(DestState_u8)
}
 
class rbVR5510_RegisterAccess_c <<source>> {
    +rbVR5510_ReadRegister_u8(eDestination_tu16, RegAddr_u8, ValueOut_pu16)
    +rbVR5510_WriteRegister_u8(LogicUnit_tu16, regAddress_u8, writeData_u16)
}
 
class rbVR5510_PMIC_BIST_c <<source>> {
    +rbVR5510_PMIC_BIST_ErrStatus()
    +PMIC_BIST_Err()
}
 
class ErrMgt_PMIC_c <<source>> {
    +ErrMgt_PMIC_GetBISTErrStatus()
    +ErrMgt_PMIC_GetLBISTErrStatus()
    +ErrMgt_PMIC_GetABIST1ErrStatus()
    +ErrMgt_PMIC_GetABIST2ErrStatus()
}
 
class rbsfty_ErrMgt_c <<source>> {
    +rbsfty_ErrMgt_Process_info(ErrorID_u16, Add_info_u32)
}
 
class Dio_c <<source>> {
    +Dio_ReadChannel(channel)
    +Dio_WriteChannel(channel, value)
}
 
' External/Hardware
class FS_DIAG_SAFETY <<external>> {
    +status
    +clear()
}
 
class FS_I_ABIST2_CTRL <<external>> {
    +VMONx_ABIST2
    +VCORE_ABIST2
    +VDDIO_ABIST2
}
 
class PMIC_Pins <<external>> {
    +FSOB
    +RSTB
}
 
' Relationships (realizations)
rbVR5510_FailSafeInit_c -up-|> rbVR5510_FailSafeInit_h
rbVR5510_writeFSICfg_c -up-|> rbVR5510_writeFSICfg_h
rbVR5510_stateTransDelay_c -up-|> rbVR5510_stateTransDelay_h
rbVR5510_RegisterAccess_c -up-|> rbVR5510_RegisterAccess_h
rbVR5510_PMIC_BIST_c -up-|> rbVR5510_PMIC_BIST_h
ErrMgt_PMIC_c -up-|> ErrMgt_PMIC_h
rbsfty_ErrMgt_c -up-|> rbsfty_ErrMgt_h
Dio_c -up-|> Dio_h
 
' Dependencies
rbVR5510_FailSafeInit_c ..> rbVR5510_writeFSICfg_h : uses
rbVR5510_FailSafeInit_c ..> rbVR5510_stateTransDelay_h : uses
rbVR5510_FailSafeInit_c ..> rbVR5510_RegisterAccess_h : uses
 
rbVR5510_writeFSICfg_c ..> rbVR5510_RegisterAccess_h : uses
rbVR5510_writeFSICfg_c ..> FS_I_ABIST2_CTRL : configures
 
rbVR5510_PMIC_BIST_c ..> rbVR5510_RegisterAccess_h : reads
rbVR5510_PMIC_BIST_c ..> FS_DIAG_SAFETY : checks
rbVR5510_PMIC_BIST_c ..> ErrMgt_PMIC_h : queries
rbVR5510_PMIC_BIST_c ..> rbsfty_ErrMgt_h : notifies
rbVR5510_PMIC_BIST_c ..> Dio_h : asserts pins
rbVR5510_PMIC_BIST_c ..> PMIC_Pins : asserts
 
ErrMgt_PMIC_c ..> FS_DIAG_SAFETY : reads
 
rbsfty_ErrMgt_c ..> rbVR5510_PMIC_BIST_h : receives error info
 
Dio_c ..> PMIC_Pins : reads/writes
 
@enduml