Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/20.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Projeto_verilog -c Projeto_verilog --vector_source="D:/Users/phas2/Downloads/Cronometro_verilog-20240723T174427Z-001/Cronometro_verilog/teste_cronometro.vwf" --testbench_file="D:/Users/phas2/Downloads/Cronometro_verilog-20240723T174427Z-001/Cronometro_verilog/simulation/qsim/teste_cronometro.vwf.vt"

Warning (292006): Can't contact license server "27200@pesqueira.cin.ufpe.br" -- this server will be ignored.
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Jul 23 15:20:14 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Projeto_verilog -c Projeto_verilog --vector_source=D:/Users/phas2/Downloads/Cronometro_verilog-20240723T174427Z-001/Cronometro_verilog/teste_cronometro.vwf --testbench_file=D:/Users/phas2/Downloads/Cronometro_verilog-20240723T174427Z-001/Cronometro_verilog/simulation/qsim/teste_cronometro.vwf.vt
Info (119006): Selected device EP4CE115F29C7 for design "Projeto_verilog"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

ring output pin "teste4[4]" in vector source file when writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/Users/phas2/Downloads/Cronometro_verilog-20240723T174427Z-001/Cronometro_verilog/simulation/qsim/" Projeto_verilog -c Projeto_verilog

Warning (292006): Can't contact license server "27200@pesqueira.cin.ufpe.br" -- this server will be ignored.
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Jul 23 15:20:18 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/Users/phas2/Downloads/Cronometro_verilog-20240723T174427Z-001/Cronometro_verilog/simulation/qsim/ Projeto_verilog -c Projeto_verilog
Info (119006): Selected device EP4CE115F29C7 for design "Projeto_verilog"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Projeto_verilog.vo in folder "D:/Users/phas2/Downloads/Cronometro_verilog-20240723T174427Z-001/Cronometro_verilog/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4655 megabytes
    Info: Processing ended: Tue Jul 23 15:20:22 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Users/phas2/Downloads/Cronometro_verilog-20240723T174427Z-001/Cronometro_verilog/simulation/qsim/Projeto_verilog.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/20.1/modelsim_ase/win32aloem//vsim -c -do Projeto_verilog.do

Reading pref.tcl

# 2020.1

# do Projeto_verilog.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:20:23 on Jul 23,2024
# vlog -work work Projeto_verilog.vo 

# -- Compiling module cronometro
# 
# Top level modules:
# 	cronometro
# End time: 15:20:23 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:20:23 on Jul 23,2024
# vlog -work work teste_cronometro.vwf.vt 
# -- Compiling module cronometro_vlg_vec_tst
# 
# Top level modules:
# 	cronometro_vlg_vec_tst
# End time: 15:20:23 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.cronometro_vlg_vec_tst 
# Start time: 15:20:24 on Jul 23,2024
# Loading work.cronometro_vlg_vec_tst
# Loading work.cronometro
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : teste_cronometro.vwf.vt(59)
#    Time: 3 us  Iteration: 0  Instance: /cronometro_vlg_vec_tst
# End time: 15:20:24 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Users/phas2/Downloads/Cronometro_verilog-20240723T174427Z-001/Cronometro_verilog/teste_cronometro.vwf...

Reading D:/Users/phas2/Downloads/Cronometro_verilog-20240723T174427Z-001/Cronometro_verilog/simulation/qsim/Projeto_verilog.msim.vcd...

Processing channel transitions... 

Warning: teste1[6] - signal not found in VCD.

Warning: teste1[5] - signal not found in VCD.

Warning: teste1[4] - signal not found in VCD.

Warning: teste1[3] - signal not found in VCD.

Warning: teste1[2] - signal not found in VCD.

Warning: teste1[1] - signal not found in VCD.

Warning: teste1[0] - signal not found in VCD.

Warning: teste2[6] - signal not found in VCD.

Warning: teste2[5] - signal not found in VCD.

Warning: teste2[4] - signal not found in VCD.

Warning: teste2[3] - signal not found in VCD.

Warning: teste2[2] - signal not found in VCD.

Warning: teste2[1] - signal not found in VCD.

Warning: teste2[0] - signal not found in VCD.

Warning: teste3[6] - signal not found in VCD.

Warning: teste3[5] - signal not found in VCD.

Warning: teste3[4] - signal not found in VCD.

Warning: teste3[3] - signal not found in VCD.

Warning: teste3[2] - signal not found in VCD.

Warning: teste3[1] - signal not found in VCD.

Warning: teste3[0] - signal not found in VCD.

Warning: teste4[6] - signal not found in VCD.

Warning: teste4[5] - signal not found in VCD.

Warning: teste4[4] - signal not found in VCD.

Warning: teste4[3] - signal not found in VCD.

Warning: teste4[2] - signal not found in VCD.

Warning: teste4[1] - signal not found in VCD.

Warning: teste4[0] - signal not found in VCD.

Warning: testex1 - signal not found in VCD.

Warning: testex2 - signal not found in VCD.

Warning: testex3 - signal not found in VCD.

Warning: testex4 - signal not found in VCD.

Writing the resulting VWF to D:/Users/phas2/Downloads/Cronometro_verilog-20240723T174427Z-001/Cronometro_verilog/simulation/qsim/Projeto_verilog_20240723152024.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.