module wideexpr_00548(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ({6'sb001100})>>($signed((s0)^~(s2)));
  assign y1 = ({((+((2'sb11)&((s3)<<<(4'sb0100))))!=((ctrl[7]?s7:$signed(s7))))>>($unsigned(-({5'sb10001})))})+({4{$signed($signed({4{{(2'sb01)<<(s6)}}}))}});
  assign y2 = 3'sb001;
  assign y3 = ((((+(({s7,s6,6'b111011})<<({5'b11111,5'sb00001,u4})))^~(+({{3{1'sb0}},(ctrl[2]?3'sb110:s2),6'sb010001})))<<<((u2)>>(u5)))&((s5)^~(($signed(((s7)>>>(s0))<<(s7)))>>>($signed(|(s3))))))<<(1'sb1);
  assign y4 = (ctrl[1]?5'sb01000:(ctrl[1]?(u5)<<(s6):{$signed(u2),(u3)^(u2)}));
  assign y5 = s6;
  assign y6 = {(ctrl[0]?s3:(+($signed((s6)>>>(u5))))>>(s4)),$signed($signed((ctrl[1]?4'sb0011:3'sb010))),((ctrl[2]?s1:$signed(4'sb0111)))>>>(s6)};
  assign y7 = 2'sb00;
endmodule
