#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov  8 14:27:35 2022
# Process ID: 15480
# Current directory: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9000 D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.xpr
# Log file: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado.log
# Journal file: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
write_project_tcl -dump_project_info -force {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/Lab_5_7_Segment_Display.tcl}
INFO: [BD 5-453] Writing out BD creation steps for Diagram_7_Segment_Display as a TCL proc
WARNING: [BD 5-452] The block design Diagram_7_Segment_Display has not been validated, therefore, a block design created using this Tcl proc may result in errors during validation.
INFO: [Vivado-projutils-8] Tcl script 'Lab_5_7_Segment_Display.tcl' generated in output directory 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1'

INFO: [Vivado-projutils-15] Please note that by default, the file path for the project source files were set wth respect to the 'origin_dir' variable in the
 generated script. When this script is executed from the output directory, these source files will be referenced with respect to this 'origin_dir' path value.
 In case this script was later moved to a different directory, the 'origin_dir' value must be set manually in the script with the path
 relative to the new output directory to make sure that the source files are referenced correctly from the original project. You can also set the
 'origin_dir' automatically by setting the 'origin_dir_loc' variable in the tcl shell before sourcing this generated script. The 'origin_dir_loc'
 variable should be set to the path relative to the new output directory. Alternatively, if you are sourcing the script from the Vivado command line,
 then set the origin dir using '-tclargs --origin_dir <path>'. For example, 'vivado -mode tcl -source Lab_5_7_Segment_Display.tcl -tclargs --origin_dir ".."

WARNING: [Vivado-projutils-10] Found source(s) that were local or imported into the project. If this project is being source controlled, then
 please ensure that the project source(s) are also part of this source controlled data. The list of these local source(s) can be found in the generated script
 under the header section.

open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <Diagram_7_Segment_Display> from BD file <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd>
create_bd_cell -type module -reference TTL_Serial_user_logic TTL_Serial_user_logic_0
set_property location {346 248} [get_bd_ports tx]
connect_bd_net [get_bd_ports tx] [get_bd_pins TTL_Serial_user_logic_0/TX]
set_property name TX_port [get_bd_nets TTL_Serial_user_logic_0_TX]
regenerate_bd_layout
regenerate_bd_layout -routing
connect_bd_net [get_bd_pins TTL_Serial_user_logic_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
set_property name Clock_50 [get_bd_nets processing_system7_0_FCLK_CLK0]
set_property name CLK_50 [get_bd_nets Clock_50]
create_bd_cell -type module -reference btn_debounce_toggle btn_debounce_toggle_0
create_bd_cell -type module -reference btn_debounce_toggle btn_debounce_toggle_1
create_bd_cell -type module -reference btn_debounce_toggle btn_debounce_toggle_2
set_property location {1 168 -83} [get_bd_cells btn_debounce_toggle_0]
connect_bd_net [get_bd_pins btn_debounce_toggle_0/CLK] [get_bd_pins btn_debounce_toggle_1/CLK]
connect_bd_net [get_bd_pins btn_debounce_toggle_2/CLK] [get_bd_pins btn_debounce_toggle_0/CLK]
connect_bd_net [get_bd_pins btn_debounce_toggle_2/CLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_ports BTN_2] [get_bd_pins btn_debounce_toggle_2/BTN_I]
connect_bd_net [get_bd_ports BTN_1] [get_bd_pins btn_debounce_toggle_1/BTN_I]
connect_bd_net [get_bd_ports BTN_0] [get_bd_pins btn_debounce_toggle_0/BTN_I]
set_property name BTN_0_in [get_bd_nets BTN_0_1]
set_property name BTN_1_in [get_bd_nets BTN_1_1]
set_property name BTN_2_in [get_bd_nets BTN_2_1]
create_bd_cell -type module -reference count_loader count_loader_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'a_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference out_LTU out_LTU_0
create_bd_cell -type module -reference univ_bin_counter univ_bin_counter_0
delete_bd_objs [get_bd_cells count_loader_0]
connect_bd_net [get_bd_pins out_LTU_0/count] [get_bd_pins univ_bin_counter_0/q]
connect_bd_net [get_bd_pins out_LTU_0/o] [get_bd_pins TTL_Serial_user_logic_0/iData]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins univ_bin_counter_0/clk]
regenerate_bd_layout
connect_bd_net [get_bd_pins btn_debounce_toggle_0/BTN_O] [get_bd_pins univ_bin_counter_0/syn_clr]
set_property name System_Init_While_High [get_bd_nets btn_debounce_toggle_0_BTN_O]
connect_bd_net [get_bd_pins btn_debounce_toggle_1/TOGGLE_O] [get_bd_pins univ_bin_counter_0/en]
set_property name System_Enable [get_bd_nets btn_debounce_toggle_1_TOGGLE_O]
connect_bd_net [get_bd_pins btn_debounce_toggle_2/TOGGLE_O] [get_bd_pins univ_bin_counter_0/up]
set_property name Up_Down [get_bd_nets btn_debounce_toggle_2_TOGGLE_O]
regenerate_bd_layout
save_bd_design
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells rst_ps7_0_50M]
close [ open D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd w ]
add_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference Counter_Loader Counter_Loader_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
connect_bd_net [get_bd_pins Counter_Loader_0/clk_en] [get_bd_pins univ_bin_counter_0/clk_en]
update_module_reference Diagram_7_Segment_Display_Counter_Loader_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd'
INFO: [IP_Flow 19-3420] Updated Diagram_7_Segment_Display_Counter_Loader_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'load_data' width 8 differs from original width 9
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Diagram_7_Segment_Display_Counter_Loader_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'Diagram_7_Segment_Display_Counter_Loader_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets Counter_Loader_0_clk_en] [get_bd_cells Counter_Loader_0]
update_compile_order -fileset sources_1
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
INFO: [Vivado 12-5777] IP Instance 'Diagram_7_Segment_Display_Counter_Loader_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets Counter_Loader_0_clk_en] [get_bd_cells Counter_Loader_0]'
update_compile_order -fileset sources_1
add_files -norecurse D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd
WARNING: [filemgmt 56-12] File 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd' cannot be added to the project because it already exists in the project, skipping this file
create_bd_cell -type module -reference Counter_Loader Counter_Loader_1
delete_bd_objs [get_bd_cells Counter_Loader_1]
connect_bd_net [get_bd_pins Counter_Loader_0/load_data] [get_bd_pins univ_bin_counter_0/d]
connect_bd_net [get_bd_pins Counter_Loader_0/load_signal] [get_bd_pins univ_bin_counter_0/load]
connect_bd_net [get_bd_pins Counter_Loader_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins Counter_Loader_0/min] [get_bd_pins univ_bin_counter_0/min_tick]
connect_bd_net [get_bd_pins Counter_Loader_0/max] [get_bd_pins univ_bin_counter_0/max_tick]
set_property name counter_max [get_bd_nets univ_bin_counter_0_max_tick]
set_property name counter_min [get_bd_nets univ_bin_counter_0_min_tick]
set_property name load_signal_to_counter [get_bd_nets Counter_Loader_0_load_signal]
set_property name load_data_to_counter [get_bd_nets Counter_Loader_0_load_data]
set_property name counter_clock_en [get_bd_nets Counter_Loader_0_clk_en]
set_property name Counter_Value_out [get_bd_nets univ_bin_counter_0_q]
set_property name LUT_Value [get_bd_nets out_LTU_0_o]
update_module_reference {Diagram_7_Segment_Display_Counter_Loader_0_0 Diagram_7_Segment_Display_Counter_Loader_1_0}
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:37]
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'Counter_Loader'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'Counter_Loader'.
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 911.504 ; gain = 0.000
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_compile_order -fileset sources_1
update_module_reference {Diagram_7_Segment_Display_Counter_Loader_0_0 Diagram_7_Segment_Display_Counter_Loader_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd'
INFO: [IP_Flow 19-3420] Updated Diagram_7_Segment_Display_Counter_Loader_0_0 to use current project options
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 911.504 ; gain = 0.000
update_compile_order -fileset sources_1
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /TTL_Serial_user_logic_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /univ_bin_counter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /Counter_Loader_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/univ_bin_counter_0/reset

regenerate_bd_layout
CRITICAL WARNING: [HDL 9-806] Syntax error near "signal". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:46]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:55]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signal". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:46]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:55]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signal". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:47]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:64]
update_module_reference {Diagram_7_Segment_Display_Counter_Loader_0_0 Diagram_7_Segment_Display_Counter_Loader_1_0}
CRITICAL WARNING: [HDL 9-806] Syntax error near "signal". [d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:47]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:64]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file '../../../new/Counter_Loader.vhd'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'Counter_Loader'.
CRITICAL WARNING: [HDL 9-806] Syntax error near "signal". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:47]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:64]
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
CRITICAL WARNING: [HDL 9-806] Syntax error near "signal". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:47]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:64]
update_module_reference {Diagram_7_Segment_Display_Counter_Loader_0_0 Diagram_7_Segment_Display_Counter_Loader_1_0}
CRITICAL WARNING: [HDL 9-806] Syntax error near "signal". [d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:47]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:64]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file '../../../new/Counter_Loader.vhd'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'Counter_Loader'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
CRITICAL WARNING: [HDL 9-806] Syntax error near "signal". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:47]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:64]
update_module_reference {Diagram_7_Segment_Display_Counter_Loader_0_0 Diagram_7_Segment_Display_Counter_Loader_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd'
INFO: [IP_Flow 19-3420] Updated Diagram_7_Segment_Display_Counter_Loader_0_0 to use current project options
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'reset' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'Diagram_7_Segment_Display_Counter_Loader_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'reset'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Diagram_7_Segment_Display_Counter_Loader_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'Diagram_7_Segment_Display_Counter_Loader_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
connect_bd_net [get_bd_pins univ_bin_counter_0/reset] [get_bd_pins btn_debounce_toggle_0/BTN_O]
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /univ_bin_counter_0/reset(rst)
connect_bd_net [get_bd_pins Counter_Loader_0/reset] [get_bd_pins btn_debounce_toggle_0/BTN_O]
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /Counter_Loader_0/reset(rst)
update_module_reference {Diagram_7_Segment_Display_Counter_Loader_0_0 Diagram_7_Segment_Display_Counter_Loader_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd'
INFO: [IP_Flow 19-3420] Updated Diagram_7_Segment_Display_Counter_Loader_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /Counter_Loader_0_upgraded_ipi/reset(rst)
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 927.508 ; gain = 0.000
update_module_reference {Diagram_7_Segment_Display_Counter_Loader_0_0 Diagram_7_Segment_Display_Counter_Loader_1_0}
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'Counter_Loader'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'Counter_Loader'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_compile_order -fileset sources_1
update_module_reference {Diagram_7_Segment_Display_Counter_Loader_0_0 Diagram_7_Segment_Display_Counter_Loader_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd'
INFO: [IP_Flow 19-3420] Updated Diagram_7_Segment_Display_Counter_Loader_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'load_data'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'load_value'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Diagram_7_Segment_Display_Counter_Loader_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /Counter_Loader_0_upgraded_ipi/reset(rst)
CRITICAL WARNING: [BD 41-1167] The pin 'load_data' is not found on the upgraded version of the cell '/Counter_Loader_0'. Its connection to the net 'load_data_to_counter' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'Diagram_7_Segment_Display_Counter_Loader_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <load_data_to_counter> has no source
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
update_compile_order -fileset sources_1
update_module_reference {Diagram_7_Segment_Display_Counter_Loader_0_0 Diagram_7_Segment_Display_Counter_Loader_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd'
INFO: [IP_Flow 19-3420] Updated Diagram_7_Segment_Display_Counter_Loader_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /Counter_Loader_0_upgraded_ipi/reset(rst)
WARNING: [BD 41-597] NET <load_data_to_counter> has no source
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
update_module_reference {Diagram_7_Segment_Display_Counter_Loader_0_0 Diagram_7_Segment_Display_Counter_Loader_1_0}
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'Counter_Loader'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'Counter_Loader'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-806] Syntax error near "c_en". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:50]
CRITICAL WARNING: [HDL 9-806] Syntax error near "then". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:54]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:59]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:64]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "count_max". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "c_en". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:50]
CRITICAL WARNING: [HDL 9-806] Syntax error near "then". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:54]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:59]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:64]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "count_max". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:78]
update_module_reference {Diagram_7_Segment_Display_Counter_Loader_0_0 Diagram_7_Segment_Display_Counter_Loader_1_0}
CRITICAL WARNING: [HDL 9-806] Syntax error near "c_en". [d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:50]
CRITICAL WARNING: [HDL 9-806] Syntax error near "then". [d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:54]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:59]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:64]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "count_max". [d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:78]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file '../../../new/Counter_Loader.vhd'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'Counter_Loader'.
CRITICAL WARNING: [HDL 9-806] Syntax error near "c_en". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:50]
CRITICAL WARNING: [HDL 9-806] Syntax error near "then". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:54]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:59]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:64]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "count_max". [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd:78]
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'Counter_Loader'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins Counter_Loader_0/load_value] [get_bd_pins univ_bin_counter_0/d]
update_module_reference {Diagram_7_Segment_Display_Counter_Loader_0_0 Diagram_7_Segment_Display_Counter_Loader_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd'
INFO: [IP_Flow 19-3420] Updated Diagram_7_Segment_Display_Counter_Loader_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'clk_en'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'max'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'min'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clk_en_o'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'count_max'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'count_min'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'up_down'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Diagram_7_Segment_Display_Counter_Loader_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'min' is not found on the upgraded version of the cell '/Counter_Loader_0'. Its connection to the net 'counter_min' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'max' is not found on the upgraded version of the cell '/Counter_Loader_0'. Its connection to the net 'counter_max' has been removed.
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /Counter_Loader_0_upgraded_ipi/reset(rst)
CRITICAL WARNING: [BD 41-1167] The pin 'clk_en' is not found on the upgraded version of the cell '/Counter_Loader_0'. Its connection to the net 'counter_clock_en' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'Diagram_7_Segment_Display_Counter_Loader_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <counter_clock_en> has no source
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
connect_bd_net [get_bd_pins Counter_Loader_0/count_min] [get_bd_pins univ_bin_counter_0/min_tick]
connect_bd_net [get_bd_pins Counter_Loader_0/count_max] [get_bd_pins univ_bin_counter_0/max_tick]
connect_bd_net [get_bd_pins Counter_Loader_0/up_down] [get_bd_pins btn_debounce_toggle_2/TOGGLE_O]
update_module_reference {Diagram_7_Segment_Display_btn_debounce_toggle_0_0 Diagram_7_Segment_Display_btn_debounce_toggle_1_0 Diagram_7_Segment_Display_btn_debounce_toggle_2_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd'
INFO: [IP_Flow 19-3420] Updated Diagram_7_Segment_Display_btn_debounce_toggle_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /univ_bin_counter_0/reset(rst) and /btn_debounce_toggle_0_upgraded_ipi/BTN_O(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Counter_Loader_0/reset(rst) and /btn_debounce_toggle_0_upgraded_ipi/BTN_O(undef)
INFO: [IP_Flow 19-3420] Updated Diagram_7_Segment_Display_btn_debounce_toggle_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Diagram_7_Segment_Display_btn_debounce_toggle_2_0 to use current project options
WARNING: [BD 41-597] NET <counter_clock_en> has no source
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
connect_bd_net [get_bd_pins Counter_Loader_0/clk_en_o] [get_bd_pins univ_bin_counter_0/clk_en]
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /TTL_Serial_user_logic_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /univ_bin_counter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /Counter_Loader_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /TTL_Serial_user_logic_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /univ_bin_counter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /Counter_Loader_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
save_bd_design
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
launch_runs impl_1 -jobs 12
INFO: [BD 41-1662] The design 'Diagram_7_Segment_Display.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/sim/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.vhd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_Serial_user_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_LTU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block univ_bin_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Counter_Loader_0 .
Exporting to file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display.hwh
Generated Block Design Tcl file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display_bd.tcl
Generated Hardware Definition File D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.hwdef
[Tue Nov  8 17:20:34 2022] Launched Diagram_7_Segment_Display_processing_system7_0_0_synth_1, Diagram_7_Segment_Display_univ_bin_counter_0_0_synth_1, Diagram_7_Segment_Display_btn_debounce_toggle_1_0_synth_1, Diagram_7_Segment_Display_TTL_Serial_user_logic_0_0_synth_1, Diagram_7_Segment_Display_btn_debounce_toggle_0_0_synth_1, Diagram_7_Segment_Display_out_LTU_0_0_synth_1, Diagram_7_Segment_Display_btn_debounce_toggle_2_0_synth_1, Diagram_7_Segment_Display_Counter_Loader_0_0_synth_1, synth_1...
Run output will be captured here:
Diagram_7_Segment_Display_processing_system7_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/Diagram_7_Segment_Display_processing_system7_0_0_synth_1/runme.log
Diagram_7_Segment_Display_univ_bin_counter_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/Diagram_7_Segment_Display_univ_bin_counter_0_0_synth_1/runme.log
Diagram_7_Segment_Display_btn_debounce_toggle_1_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/Diagram_7_Segment_Display_btn_debounce_toggle_1_0_synth_1/runme.log
Diagram_7_Segment_Display_TTL_Serial_user_logic_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/Diagram_7_Segment_Display_TTL_Serial_user_logic_0_0_synth_1/runme.log
Diagram_7_Segment_Display_btn_debounce_toggle_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/Diagram_7_Segment_Display_btn_debounce_toggle_0_0_synth_1/runme.log
Diagram_7_Segment_Display_out_LTU_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/Diagram_7_Segment_Display_out_LTU_0_0_synth_1/runme.log
Diagram_7_Segment_Display_btn_debounce_toggle_2_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/Diagram_7_Segment_Display_btn_debounce_toggle_2_0_synth_1/runme.log
Diagram_7_Segment_Display_Counter_Loader_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/Diagram_7_Segment_Display_Counter_Loader_0_0_synth_1/runme.log
synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/synth_1/runme.log
[Tue Nov  8 17:20:34 2022] Launched impl_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 1133.891 ; gain = 203.496
export_ip_user_files -of_objects  [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/count_loader.vhd] -no_script -reset -force -quiet
remove_files  D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/count_loader.vhd
update_module_reference Diagram_7_Segment_Display_Counter_Loader_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd'
INFO: [IP_Flow 19-3420] Updated Diagram_7_Segment_Display_Counter_Loader_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /Counter_Loader_0_upgraded_ipi/reset(rst)
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1225.254 ; gain = 20.105
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /TTL_Serial_user_logic_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /univ_bin_counter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /Counter_Loader_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
reset_run Diagram_7_Segment_Display_TTL_Serial_user_logic_0_0_synth_1
save_bd_design
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 12
INFO: [BD 41-1662] The design 'Diagram_7_Segment_Display.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/sim/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_Serial_user_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_LTU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block univ_bin_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Counter_Loader_0 .
Exporting to file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display.hwh
Generated Block Design Tcl file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display_bd.tcl
Generated Hardware Definition File D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.hwdef
[Tue Nov  8 17:27:53 2022] Launched Diagram_7_Segment_Display_TTL_Serial_user_logic_0_0_synth_1, Diagram_7_Segment_Display_Counter_Loader_0_0_synth_1...
Run output will be captured here:
Diagram_7_Segment_Display_TTL_Serial_user_logic_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/Diagram_7_Segment_Display_TTL_Serial_user_logic_0_0_synth_1/runme.log
Diagram_7_Segment_Display_Counter_Loader_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/Diagram_7_Segment_Display_Counter_Loader_0_0_synth_1/runme.log
[Tue Nov  8 17:27:54 2022] Launched synth_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1245.230 ; gain = 19.977
update_module_reference Diagram_7_Segment_Display_Counter_Loader_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd'
INFO: [IP_Flow 19-3420] Updated Diagram_7_Segment_Display_Counter_Loader_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /Counter_Loader_0_upgraded_ipi/reset(rst)
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2411.074 ; gain = 0.000
update_module_reference Diagram_7_Segment_Display_TTL_Serial_user_logic_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd'
INFO: [IP_Flow 19-3420] Updated Diagram_7_Segment_Display_TTL_Serial_user_logic_0_0 to use current project options
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
update_module_reference Diagram_7_Segment_Display_Counter_Loader_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd'
INFO: [IP_Flow 19-3420] Updated Diagram_7_Segment_Display_Counter_Loader_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /Counter_Loader_0_upgraded_ipi/reset(rst)
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 12
WARNING: [BD 41-927] Following properties on pin /univ_bin_counter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /TTL_Serial_user_logic_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /Counter_Loader_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/sim/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_Serial_user_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_LTU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block univ_bin_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Counter_Loader_0 .
Exporting to file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display.hwh
Generated Block Design Tcl file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display_bd.tcl
Generated Hardware Definition File D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.hwdef
[Tue Nov  8 17:34:14 2022] Launched Diagram_7_Segment_Display_TTL_Serial_user_logic_0_0_synth_1, Diagram_7_Segment_Display_Counter_Loader_0_0_synth_1...
Run output will be captured here:
Diagram_7_Segment_Display_TTL_Serial_user_logic_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/Diagram_7_Segment_Display_TTL_Serial_user_logic_0_0_synth_1/runme.log
Diagram_7_Segment_Display_Counter_Loader_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/Diagram_7_Segment_Display_Counter_Loader_0_0_synth_1/runme.log
[Tue Nov  8 17:34:14 2022] Launched synth_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2421.035 ; gain = 9.961
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg225-1
Top: Diagram_7_Segment_Display_wrapper
INFO: [Device 21-403] Loading part xc7z010clg225-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2451.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Diagram_7_Segment_Display_wrapper' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.vhd:44]
INFO: [Synth 8-3491] module 'Diagram_7_Segment_Display' declared at 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd:14' bound to instance 'Diagram_7_Segment_Display_i' of component 'Diagram_7_Segment_Display' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Diagram_7_Segment_Display' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd:48]
INFO: [Synth 8-3491] module 'Diagram_7_Segment_Display_Counter_Loader_0_0' declared at 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/.Xil/Vivado-15480-ALIENWARE/realtime/Diagram_7_Segment_Display_Counter_Loader_0_0_stub.vhdl:5' bound to instance 'Counter_Loader_0' of component 'Diagram_7_Segment_Display_Counter_Loader_0_0' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd:216]
INFO: [Synth 8-638] synthesizing module 'Diagram_7_Segment_Display_Counter_Loader_0_0' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/.Xil/Vivado-15480-ALIENWARE/realtime/Diagram_7_Segment_Display_Counter_Loader_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'Diagram_7_Segment_Display_TTL_Serial_user_logic_0_0' declared at 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/.Xil/Vivado-15480-ALIENWARE/realtime/Diagram_7_Segment_Display_TTL_Serial_user_logic_0_0_stub.vhdl:5' bound to instance 'TTL_Serial_user_logic_0' of component 'Diagram_7_Segment_Display_TTL_Serial_user_logic_0_0' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd:227]
INFO: [Synth 8-638] synthesizing module 'Diagram_7_Segment_Display_TTL_Serial_user_logic_0_0' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/.Xil/Vivado-15480-ALIENWARE/realtime/Diagram_7_Segment_Display_TTL_Serial_user_logic_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'Diagram_7_Segment_Display_btn_debounce_toggle_0_0' declared at 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/.Xil/Vivado-15480-ALIENWARE/realtime/Diagram_7_Segment_Display_btn_debounce_toggle_0_0_stub.vhdl:5' bound to instance 'btn_debounce_toggle_0' of component 'Diagram_7_Segment_Display_btn_debounce_toggle_0_0' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd:233]
INFO: [Synth 8-638] synthesizing module 'Diagram_7_Segment_Display_btn_debounce_toggle_0_0' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/.Xil/Vivado-15480-ALIENWARE/realtime/Diagram_7_Segment_Display_btn_debounce_toggle_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Diagram_7_Segment_Display_btn_debounce_toggle_1_0' declared at 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/.Xil/Vivado-15480-ALIENWARE/realtime/Diagram_7_Segment_Display_btn_debounce_toggle_1_0_stub.vhdl:5' bound to instance 'btn_debounce_toggle_1' of component 'Diagram_7_Segment_Display_btn_debounce_toggle_1_0' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd:241]
INFO: [Synth 8-638] synthesizing module 'Diagram_7_Segment_Display_btn_debounce_toggle_1_0' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/.Xil/Vivado-15480-ALIENWARE/realtime/Diagram_7_Segment_Display_btn_debounce_toggle_1_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Diagram_7_Segment_Display_btn_debounce_toggle_2_0' declared at 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/.Xil/Vivado-15480-ALIENWARE/realtime/Diagram_7_Segment_Display_btn_debounce_toggle_2_0_stub.vhdl:5' bound to instance 'btn_debounce_toggle_2' of component 'Diagram_7_Segment_Display_btn_debounce_toggle_2_0' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd:249]
INFO: [Synth 8-638] synthesizing module 'Diagram_7_Segment_Display_btn_debounce_toggle_2_0' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/.Xil/Vivado-15480-ALIENWARE/realtime/Diagram_7_Segment_Display_btn_debounce_toggle_2_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Diagram_7_Segment_Display_out_LTU_0_0' declared at 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/.Xil/Vivado-15480-ALIENWARE/realtime/Diagram_7_Segment_Display_out_LTU_0_0_stub.vhdl:5' bound to instance 'out_LTU_0' of component 'Diagram_7_Segment_Display_out_LTU_0_0' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd:257]
INFO: [Synth 8-638] synthesizing module 'Diagram_7_Segment_Display_out_LTU_0_0' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/.Xil/Vivado-15480-ALIENWARE/realtime/Diagram_7_Segment_Display_out_LTU_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Diagram_7_Segment_Display_processing_system7_0_0' declared at 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/.Xil/Vivado-15480-ALIENWARE/realtime/Diagram_7_Segment_Display_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'Diagram_7_Segment_Display_processing_system7_0_0' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd:262]
INFO: [Synth 8-638] synthesizing module 'Diagram_7_Segment_Display_processing_system7_0_0' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/.Xil/Vivado-15480-ALIENWARE/realtime/Diagram_7_Segment_Display_processing_system7_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'Diagram_7_Segment_Display_univ_bin_counter_0_0' declared at 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/.Xil/Vivado-15480-ALIENWARE/realtime/Diagram_7_Segment_Display_univ_bin_counter_0_0_stub.vhdl:5' bound to instance 'univ_bin_counter_0' of component 'Diagram_7_Segment_Display_univ_bin_counter_0_0' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd:288]
INFO: [Synth 8-638] synthesizing module 'Diagram_7_Segment_Display_univ_bin_counter_0_0' [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/.Xil/Vivado-15480-ALIENWARE/realtime/Diagram_7_Segment_Display_univ_bin_counter_0_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'Diagram_7_Segment_Display' (1#1) [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Diagram_7_Segment_Display_wrapper' (2#1) [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2451.867 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2451.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2451.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_Counter_Loader_0_0/Diagram_7_Segment_Display_Counter_Loader_0_0.dcp' for cell 'Diagram_7_Segment_Display_i/Counter_Loader_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_TTL_Serial_user_logic_0_0_1/Diagram_7_Segment_Display_TTL_Serial_user_logic_0_0.dcp' for cell 'Diagram_7_Segment_Display_i/TTL_Serial_user_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_btn_debounce_toggle_0_0_1/Diagram_7_Segment_Display_btn_debounce_toggle_0_0.dcp' for cell 'Diagram_7_Segment_Display_i/btn_debounce_toggle_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_btn_debounce_toggle_1_0_1/Diagram_7_Segment_Display_btn_debounce_toggle_1_0.dcp' for cell 'Diagram_7_Segment_Display_i/btn_debounce_toggle_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_btn_debounce_toggle_2_0_1/Diagram_7_Segment_Display_btn_debounce_toggle_2_0.dcp' for cell 'Diagram_7_Segment_Display_i/btn_debounce_toggle_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_out_LTU_0_0_1/Diagram_7_Segment_Display_out_LTU_0_0.dcp' for cell 'Diagram_7_Segment_Display_i/out_LTU_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_processing_system7_0_0/Diagram_7_Segment_Display_processing_system7_0_0.dcp' for cell 'Diagram_7_Segment_Display_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_univ_bin_counter_0_0_1/Diagram_7_Segment_Display_univ_bin_counter_0_0.dcp' for cell 'Diagram_7_Segment_Display_i/univ_bin_counter_0'
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_processing_system7_0_0/Diagram_7_Segment_Display_processing_system7_0_0.xdc] for cell 'Diagram_7_Segment_Display_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_processing_system7_0_0/Diagram_7_Segment_Display_processing_system7_0_0.xdc] for cell 'Diagram_7_Segment_Display_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_processing_system7_0_0/Diagram_7_Segment_Display_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Diagram_7_Segment_Display_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Diagram_7_Segment_Display_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/constrs_1/new/TE0726.xdc]
WARNING: [Vivado 12-584] No ports matched 'TX'. [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/constrs_1/new/TE0726.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'PWM_*'. [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/constrs_1/new/TE0726.xdc:89]
Finished Parsing XDC File [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/constrs_1/new/TE0726.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/constrs_1/new/TE0726.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Diagram_7_Segment_Display_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2451.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2451.867 ; gain = 0.000
39 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2451.867 ; gain = 0.000
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd}
create_bd_port -dir I clk
disconnect_bd_net /CLK_50 [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_ports clk] [get_bd_pins btn_debounce_toggle_2/CLK]
startgroup
set_property -dict [list CONFIG.update_delay {2}] [get_bd_cells Counter_Loader_0]
endgroup
startgroup
set_property -dict [list CONFIG.CNTR_MAX {0x0001}] [get_bd_cells btn_debounce_toggle_2]
endgroup
startgroup
set_property -dict [list CONFIG.CNTR_MAX {0x0001}] [get_bd_cells btn_debounce_toggle_0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.CNTR_MAX {0x0001}] [get_bd_cells btn_debounce_toggle_0]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.CNTR_MAX {0x0001}] [get_bd_cells btn_debounce_toggle_2]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.update_delay {2}] [get_bd_cells Counter_Loader_0]'
INFO: [Common 17-17] undo 'startgroup'
save_bd_design
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
update_module_reference Diagram_7_Segment_Display_Counter_Loader_0_0
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'Counter_Loader'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd}
reset_run synth_1
launch_runs synth_1 -jobs 12
WARNING: [BD 41-927] Following properties on pin /univ_bin_counter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /TTL_Serial_user_logic_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /Counter_Loader_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/sim/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_Serial_user_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_LTU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block univ_bin_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Counter_Loader_0 .
Exporting to file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display.hwh
Generated Block Design Tcl file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display_bd.tcl
Generated Hardware Definition File D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.hwdef
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'TTL_Serial_user_logic'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'btn_debounce_toggle'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'btn_debounce_toggle'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'btn_debounce_toggle'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'out_LTU'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'univ_bin_counter'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'Counter_Loader'.
ERROR: [Runs 36-346] File 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd' needed for run contains invalid reference(s).
delete_bd_objs [get_bd_ports clk]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
delete_bd_objs [get_bd_nets CLK_50]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets CLK_50]'
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins univ_bin_counter_0/clk]
save_bd_design
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
launch_runs synth_1 -jobs 12
WARNING: [BD 41-927] Following properties on pin /univ_bin_counter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /TTL_Serial_user_logic_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /Counter_Loader_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/sim/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_Serial_user_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_LTU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block univ_bin_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Counter_Loader_0 .
Exporting to file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display.hwh
Generated Block Design Tcl file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display_bd.tcl
Generated Hardware Definition File D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.hwdef
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'TTL_Serial_user_logic'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'btn_debounce_toggle'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'btn_debounce_toggle'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'btn_debounce_toggle'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'out_LTU'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'univ_bin_counter'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'Counter_Loader'.
ERROR: [Runs 36-346] File 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd' needed for run contains invalid reference(s).
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
create_bd_port -dir I clk
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
disconnect_bd_net /CLK_50 [get_bd_pins TTL_Serial_user_logic_0/clk]
connect_bd_net [get_bd_pins TTL_Serial_user_logic_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
disconnect_bd_net /CLK_50 [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_ports clk] [get_bd_pins univ_bin_counter_0/clk]
save_bd_design
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
launch_runs synth_1 -jobs 12
WARNING: [BD 41-927] Following properties on pin /univ_bin_counter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /TTL_Serial_user_logic_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /Counter_Loader_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/sim/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_Serial_user_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_LTU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block univ_bin_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Counter_Loader_0 .
Exporting to file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display.hwh
Generated Block Design Tcl file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display_bd.tcl
Generated Hardware Definition File D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.hwdef
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'TTL_Serial_user_logic'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'btn_debounce_toggle'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'btn_debounce_toggle'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'btn_debounce_toggle'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'out_LTU'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'univ_bin_counter'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'Counter_Loader'.
ERROR: [Runs 36-346] File 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd' needed for run contains invalid reference(s).
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
launch_runs synth_1 -jobs 12
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'TTL_Serial_user_logic'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'btn_debounce_toggle'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'btn_debounce_toggle'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'btn_debounce_toggle'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'out_LTU'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'univ_bin_counter'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'Counter_Loader'.
ERROR: [Runs 36-346] File 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd' needed for run contains invalid reference(s).
delete_bd_objs [get_bd_ports clk]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins univ_bin_counter_0/clk]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
save_bd_design
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /univ_bin_counter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /TTL_Serial_user_logic_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /Counter_Loader_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
make_wrapper -files [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd] -top
INFO: [BD 41-1662] The design 'Diagram_7_Segment_Display.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/sim/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.vhd
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
generate_target all [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd]
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /univ_bin_counter_0/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /Counter_Loader_0/reset(rst)
INFO: [BD 41-1662] The design 'Diagram_7_Segment_Display.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/sim/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_Serial_user_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_LTU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block univ_bin_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Counter_Loader_0 .
Exporting to file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display.hwh
Generated Block Design Tcl file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display_bd.tcl
Generated Hardware Definition File D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2451.867 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2774] type std_logic does not match with the integer literal [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/SPI_master.vhd:60]
INFO: [Synth 8-2810] unit state_machine ignored due to previous errors [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/SPI_master.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2451.867 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2451.867 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:module_ref:out_LTU:1.0 - out_LTU_0
Adding component instance block -- xilinx.com:module_ref:univ_bin_counter:1.0 - univ_bin_counter_0
Adding component instance block -- xilinx.com:module_ref:btn_debounce_toggle:1.0 - btn_debounce_toggle_0
Adding component instance block -- xilinx.com:module_ref:btn_debounce_toggle:1.0 - btn_debounce_toggle_1
Adding component instance block -- xilinx.com:module_ref:btn_debounce_toggle:1.0 - btn_debounce_toggle_2
Adding component instance block -- xilinx.com:module_ref:TTL_Serial_user_logic:1.0 - TTL_Serial_user_logic_0
Adding component instance block -- xilinx.com:module_ref:Counter_Loader:1.0 - Counter_Loader_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /univ_bin_counter_0/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /Counter_Loader_0/reset(rst)
Successfully read diagram <Diagram_7_Segment_Display> from BD file <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd>
export_ip_user_files -of_objects  [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.vhd] -no_script -reset -force -quiet
remove_files  D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.vhd
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
make_wrapper -files [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd] -top
add_files -norecurse D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.vhd
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
launch_runs synth_1 -jobs 12
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'TTL_Serial_user_logic'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'btn_debounce_toggle'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'btn_debounce_toggle'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'btn_debounce_toggle'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'out_LTU'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'univ_bin_counter'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'Counter_Loader'.
ERROR: [Runs 36-346] File 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd' needed for run contains invalid reference(s).
export_ip_user_files -of_objects  [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/SPI_master.vhd] -no_script -reset -force -quiet
remove_files  D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/SPI_master.vhd
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
launch_runs synth_1 -jobs 12
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'TTL_Serial_user_logic'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'btn_debounce_toggle'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'btn_debounce_toggle'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'btn_debounce_toggle'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'out_LTU'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'univ_bin_counter'.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'Counter_Loader'.
ERROR: [Runs 36-346] File 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd' needed for run contains invalid reference(s).
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_cells processing_system7_0]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
delete_bd_objs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 2451.867 ; gain = 0.000
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
set_property source_mgmt_mode All [current_project]
create_bd_port -dir I clk
connect_bd_net [get_bd_ports clk] [get_bd_pins univ_bin_counter_0/clk]
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.start_value {"1"}] [get_bd_cells btn_debounce_toggle_1]
endgroup
startgroup
set_property -dict [list CONFIG.start_value {"0"}] [get_bd_cells btn_debounce_toggle_1]
endgroup
startgroup
set_property -dict [list CONFIG.start_value {"1"}] [get_bd_cells btn_debounce_toggle_1]
endgroup
startgroup
set_property -dict [list CONFIG.start_value {"1"}] [get_bd_cells btn_debounce_toggle_2]
endgroup
create_bd_design "top_level"
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\top_level\top_level.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART1_UART1_IO {MIO 8 .. 9}] [get_bd_cells processing_system7_0]
WARNING: [Boardtcl 53-1] No current board_part set.
update_compile_order -fileset sources_1
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd}
make_wrapper -files [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd] -top
WARNING: [BD 41-927] Following properties on pin /univ_bin_counter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /TTL_Serial_user_logic_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /Counter_Loader_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/sim/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.vhd
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd}
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/top_level/top_level.bd}
generate_target all [get_files  D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd]
INFO: [BD 41-1662] The design 'Diagram_7_Segment_Display.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/sim/Diagram_7_Segment_Display.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_Serial_user_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_LTU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block univ_bin_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Counter_Loader_0 .
Exporting to file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display.hwh
Generated Block Design Tcl file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display_bd.tcl
Generated Hardware Definition File D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.hwdef
export_ip_user_files -of_objects [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd]
launch_runs -jobs 12 {Diagram_7_Segment_Display_btn_debounce_toggle_1_0_synth_1 Diagram_7_Segment_Display_btn_debounce_toggle_2_0_synth_1}
[Tue Nov  8 20:48:29 2022] Launched Diagram_7_Segment_Display_btn_debounce_toggle_1_0_synth_1, Diagram_7_Segment_Display_btn_debounce_toggle_2_0_synth_1...
Run output will be captured here:
Diagram_7_Segment_Display_btn_debounce_toggle_1_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/Diagram_7_Segment_Display_btn_debounce_toggle_1_0_synth_1/runme.log
Diagram_7_Segment_Display_btn_debounce_toggle_2_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/Diagram_7_Segment_Display_btn_debounce_toggle_2_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd] -directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/sim_scripts -ip_user_files_dir D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files -ipstatic_source_dir D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.cache/compile_simlib/modelsim} {questa=D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.cache/compile_simlib/questa} {riviera=D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.cache/compile_simlib/riviera} {activehdl=D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_bd_design
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
file mkdir D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sdk
write_hwdef -force  -file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sdk/Diagram_7_Segment_Display_wrapper.hdf
add_files -norecurse D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd
CRITICAL WARNING: [filemgmt 20-1440] File 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd' already exists in the project as a part of sub-design file 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
update_compile_order -fileset sources_1
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd}
export_ip_user_files -of_objects  [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/top_level/top_level.bd] -no_script -reset -force -quiet
remove_files  D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/top_level/top_level.bd
file delete -force D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/top_level
copy_bd_objs /  [get_bd_cells {out_LTU_0 btn_debounce_toggle_0 btn_debounce_toggle_1 btn_debounce_toggle_2 Counter_Loader_0 univ_bin_counter_0 TTL_Serial_user_logic_0}] [get_bd_ports {BTN_2 BTN_1 tx BTN_0 clk}] [get_bd_nets {load_signal_to_counter BTN_1_in LUT_Value System_Init_While_High counter_min TX_port load_data_to_counter BTN_0_in counter_clock_en CLK_50 System_Enable counter_max Counter_Value_out Up_Down BTN_2_in}]
INFO: [Common 17-365] Interrupt caught but 'copy_bd_objs' cannot be canceled. Please wait for command to finish.
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_3/BTN_O(undef) and /univ_bin_counter_1/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_3/BTN_O(undef) and /Counter_Loader_1/reset(rst)
copy_bd_objs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2451.867 ; gain = 0.000
INFO: [Common 17-681] Processing pending cancel.
undo
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {out_LTU_0 btn_debounce_toggle_0 btn_debounce_toggle_1 btn_debounce_toggle_2 Counter_Loader_0 univ_bin_counter_0 TTL_Serial_user_logic_0}] [get_bd_ports {BTN_2 BTN_1 tx BTN_0 clk}] [get_bd_nets {load_signal_to_counter BTN_1_in LUT_Value System_Init_While_High counter_min TX_port load_data_to_counter BTN_0_in counter_clock_en CLK_50 System_Enable counter_max Counter_Value_out Up_Down BTN_2_in}]'
regenerate_bd_layout
regenerate_bd_layout -routing
export_ip_user_files -of_objects  [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd] -no_script -reset -force -quiet
remove_files  D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd
file delete -force D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display
export_ip_user_files -of_objects  [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.vhd] -no_script -reset -force -quiet
remove_files  D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.vhd
update_compile_order -fileset sources_1
set_property top Counter_Loader [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd] -no_script -reset -force -quiet
remove_files  D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.vhd
launch_runs synth_1 -jobs 12
[Tue Nov  8 20:58:36 2022] Launched synth_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Tue Nov  8 20:59:18 2022] Launched impl_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/impl_1/runme.log
create_bd_design "root_level"
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\root_level\root_level.bd> 
update_compile_order -fileset sources_1
create_bd_cell -type module -reference univ_bin_counter univ_bin_counter_0
create_bd_cell -type module -reference btn_debounce_toggle btn_debounce_toggle_0
create_bd_cell -type module -reference btn_debounce_toggle btn_debounce_toggle_1
create_bd_cell -type module -reference btn_debounce_toggle btn_debounce_toggle_2
set_property location {1 193 363} [get_bd_cells btn_debounce_toggle_1]
set_property location {1 126 39} [get_bd_cells btn_debounce_toggle_1]
set_property location {1 134 419} [get_bd_cells btn_debounce_toggle_2]
set_property location {1 102 283} [get_bd_cells btn_debounce_toggle_1]
set_property location {1 147 173} [get_bd_cells btn_debounce_toggle_0]
set_property location {1 127 145} [get_bd_cells btn_debounce_toggle_0]
create_bd_cell -type module -reference Counter_Loader Counter_Loader_0
create_bd_cell -type module -reference out_LTU out_LTU_0
create_bd_cell -type module -reference TTL_Serial_user_logic TTL_Serial_user_logic_0
connect_bd_net [get_bd_pins out_LTU_0/o] [get_bd_pins TTL_Serial_user_logic_0/iData]
create_bd_port -dir I BTN_0
create_bd_port -dir I BTN_1
create_bd_port -dir I BTN_2
connect_bd_net [get_bd_ports BTN_0] [get_bd_pins btn_debounce_toggle_0/BTN_I]
connect_bd_net [get_bd_ports BTN_1] [get_bd_pins btn_debounce_toggle_1/BTN_I]
connect_bd_net [get_bd_ports BTN_2] [get_bd_pins btn_debounce_toggle_2/BTN_I]
connect_bd_net [get_bd_pins btn_debounce_toggle_2/CLK] [get_bd_pins btn_debounce_toggle_1/CLK]
connect_bd_net [get_bd_pins btn_debounce_toggle_0/CLK] [get_bd_pins btn_debounce_toggle_2/CLK]
connect_bd_net [get_bd_pins univ_bin_counter_0/clk] [get_bd_pins btn_debounce_toggle_2/CLK]
set_property name CLK_50 [get_bd_nets Net]
set_property name BTN_2_in [get_bd_nets BTN_2_1]
set_property name BTN_1_in [get_bd_nets BTN_1_1]
set_property name BTN_0_in [get_bd_nets BTN_0_1]
connect_bd_net [get_bd_pins Counter_Loader_0/clk_en_o] [get_bd_pins univ_bin_counter_0/clk_en]
connect_bd_net [get_bd_pins Counter_Loader_0/load_value] [get_bd_pins univ_bin_counter_0/d]
connect_bd_net [get_bd_pins Counter_Loader_0/load_signal] [get_bd_pins univ_bin_counter_0/load]
connect_bd_net [get_bd_pins out_LTU_0/count] [get_bd_pins univ_bin_counter_0/q]
connect_bd_net [get_bd_pins univ_bin_counter_0/min_tick] [get_bd_pins Counter_Loader_0/count_min]
connect_bd_net [get_bd_pins univ_bin_counter_0/max_tick] [get_bd_pins Counter_Loader_0/count_max]
connect_bd_net [get_bd_pins Counter_Loader_0/clk] [get_bd_pins btn_debounce_toggle_2/CLK]
connect_bd_net [get_bd_pins TTL_Serial_user_logic_0/clk] [get_bd_pins btn_debounce_toggle_2/CLK]
set_property name clk_en_counter [get_bd_nets Counter_Loader_0_clk_en_o]
set_property name Load_value_counter [get_bd_nets Counter_Loader_0_load_value]
set_property name load_signal_counter [get_bd_nets Counter_Loader_0_load_signal]
set_property name counter_min [get_bd_nets univ_bin_counter_0_min_tick]
set_property name counter_max [get_bd_nets counter_min]
set_property name out_LTU_o [get_bd_nets out_LTU_0_o]
set_property name Count_to_LTU [get_bd_nets univ_bin_counter_0_q]
connect_bd_net [get_bd_pins btn_debounce_toggle_2/TOGGLE_O] [get_bd_pins univ_bin_counter_0/up]
set_property name up_down [get_bd_nets btn_debounce_toggle_2_TOGGLE_O]
connect_bd_net [get_bd_pins btn_debounce_toggle_1/TOGGLE_O] [get_bd_pins univ_bin_counter_0/en]
set_property name counter_enable [get_bd_nets btn_debounce_toggle_1_TOGGLE_O]
connect_bd_net [get_bd_pins btn_debounce_toggle_0/BTN_O] [get_bd_pins Counter_Loader_0/reset]
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /Counter_Loader_0/reset(rst)
set_property name System_Initialize [get_bd_nets btn_debounce_toggle_0_BTN_O]
connect_bd_net [get_bd_pins Counter_Loader_0/up_down] [get_bd_pins btn_debounce_toggle_2/TOGGLE_O]
connect_bd_net [get_bd_pins univ_bin_counter_0/syn_clr] [get_bd_pins univ_bin_counter_0/reset]
connect_bd_net [get_bd_pins univ_bin_counter_0/reset] [get_bd_pins btn_debounce_toggle_0/BTN_O]
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /univ_bin_counter_0/reset(rst)
create_bd_port -dir O TX
startgroup
connect_bd_net [get_bd_ports TX] [get_bd_pins TTL_Serial_user_logic_0/TX]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
create_bd_port -dir I clk
connect_bd_net [get_bd_ports clk] [get_bd_pins btn_debounce_toggle_2/CLK]
regenerate_bd_layout
regenerate_bd_layout -routing
save_bd_design
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\root_level\root_level.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/ui/bd_5b8273e7.ui> 
make_wrapper -files [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd] -top
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\root_level\root_level.bd> 
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/synth/root_level.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/sim/root_level.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/hdl/root_level_wrapper.vhd
import_files -force -norecurse D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/hdl/root_level_wrapper.vhd
update_compile_order -fileset sources_1
set_property top root_level_wrapper [current_fileset]
update_compile_order -fileset sources_1
create_bd_design "top_level"
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\top_level\top_level.bd> 
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd]
INFO: [BD 41-1662] The design 'root_level.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/synth/root_level.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/sim/root_level.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/hdl/root_level_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block univ_bin_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Counter_Loader_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_LTU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_Serial_user_logic_0 .
Exporting to file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/hw_handoff/root_level.hwh
Generated Block Design Tcl file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/hw_handoff/root_level_bd.tcl
Generated Hardware Definition File D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/synth/root_level.hwdef
export_ip_user_files -of_objects [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd] -directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/sim_scripts -ip_user_files_dir D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files -ipstatic_source_dir D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.cache/compile_simlib/modelsim} {questa=D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.cache/compile_simlib/questa} {riviera=D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.cache/compile_simlib/riviera} {activehdl=D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/univ_bin_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'univ_bin_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/btn_debounce_toggle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'btn_debounce_toggle'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_Loader'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/out_LTU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'out_LTU'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/TTL_serial.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TTL_serial'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/TTL_user_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TTL_Serial_user_logic'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_univ_bin_counter_0_0/sim/root_level_univ_bin_counter_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level_univ_bin_counter_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_btn_debounce_toggle_0_0/sim/root_level_btn_debounce_toggle_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level_btn_debounce_toggle_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_btn_debounce_toggle_1_0/sim/root_level_btn_debounce_toggle_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level_btn_debounce_toggle_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_btn_debounce_toggle_2_0/sim/root_level_btn_debounce_toggle_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level_btn_debounce_toggle_2_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_Counter_Loader_0_0/sim/root_level_Counter_Loader_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level_Counter_Loader_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_out_LTU_0_0/sim/root_level_out_LTU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level_out_LTU_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_TTL_Serial_user_logic_0_0/sim/root_level_TTL_Serial_user_logic_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level_TTL_Serial_user_logic_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/bd/root_level/sim/root_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/imports/hdl/root_level_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sim_1/new/Lab_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab_5_tb'
ERROR: [VRFC 10-2989] 'root_level_wrapper' is not declared [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sim_1/new/Lab_5_tb.vhd:45]
ERROR: [VRFC 10-757] if you are trying to directly instantiate a design entity, please use expanded name [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sim_1/new/Lab_5_tb.vhd:45]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sim_1/new/Lab_5_tb.vhd:38]
INFO: [VRFC 10-3070] VHDL file 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sim_1/new/Lab_5_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2451.867 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/univ_bin_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'univ_bin_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/btn_debounce_toggle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'btn_debounce_toggle'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_Loader'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/out_LTU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'out_LTU'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/TTL_serial.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TTL_serial'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/TTL_user_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TTL_Serial_user_logic'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_univ_bin_counter_0_0/sim/root_level_univ_bin_counter_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level_univ_bin_counter_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_btn_debounce_toggle_0_0/sim/root_level_btn_debounce_toggle_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level_btn_debounce_toggle_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_btn_debounce_toggle_1_0/sim/root_level_btn_debounce_toggle_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level_btn_debounce_toggle_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_btn_debounce_toggle_2_0/sim/root_level_btn_debounce_toggle_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level_btn_debounce_toggle_2_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_Counter_Loader_0_0/sim/root_level_Counter_Loader_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level_Counter_Loader_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_out_LTU_0_0/sim/root_level_out_LTU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level_out_LTU_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_TTL_Serial_user_logic_0_0/sim/root_level_TTL_Serial_user_logic_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level_TTL_Serial_user_logic_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/bd/root_level/sim/root_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/imports/hdl/root_level_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sim_1/new/Lab_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab_5_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
"xelab -wto f75f7697e7654cad84b5dff0eef44c76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Lab_5_tb_behav xil_defaultlib.Lab_5_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f75f7697e7654cad84b5dff0eef44c76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Lab_5_tb_behav xil_defaultlib.Lab_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture loader of entity xil_defaultlib.Counter_Loader [counter_loader_default]
Compiling architecture root_level_counter_loader_0_0_arch of entity xil_defaultlib.root_level_Counter_Loader_0_0 [root_level_counter_loader_0_0_de...]
Compiling architecture state_machine of entity xil_defaultlib.TTL_serial [\TTL_serial(cnt_max=9)\]
Compiling architecture user_logic of entity xil_defaultlib.TTL_Serial_user_logic [ttl_serial_user_logic_default]
Compiling architecture root_level_ttl_serial_user_logic_0_0_arch of entity xil_defaultlib.root_level_TTL_Serial_user_logic_0_0 [root_level_ttl_serial_user_logic...]
Compiling architecture behavioral of entity xil_defaultlib.btn_debounce_toggle [btn_debounce_toggle_default]
Compiling architecture root_level_btn_debounce_toggle_0_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_0_0 [root_level_btn_debounce_toggle_0...]
Compiling architecture root_level_btn_debounce_toggle_1_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_1_0 [root_level_btn_debounce_toggle_1...]
Compiling architecture root_level_btn_debounce_toggle_2_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_2_0 [root_level_btn_debounce_toggle_2...]
Compiling architecture ltu of entity xil_defaultlib.out_LTU [out_ltu_default]
Compiling architecture root_level_out_ltu_0_0_arch of entity xil_defaultlib.root_level_out_LTU_0_0 [root_level_out_ltu_0_0_default]
Compiling architecture arch of entity xil_defaultlib.univ_bin_counter [univ_bin_counter_default]
Compiling architecture root_level_univ_bin_counter_0_0_arch of entity xil_defaultlib.root_level_univ_bin_counter_0_0 [root_level_univ_bin_counter_0_0_...]
Compiling architecture structure of entity xil_defaultlib.root_level [root_level_default]
Compiling architecture structure of entity xil_defaultlib.root_level_wrapper [root_level_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.lab_5_tb
Built simulation snapshot Lab_5_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim/xsim.dir/Lab_5_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim/xsim.dir/Lab_5_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov  8 21:27:17 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  8 21:27:17 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2460.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab_5_tb_behav -key {Behavioral:sim_1:Functional:Lab_5_tb} -tclbatch {Lab_5_tb.tcl} -protoinst "protoinst_files/root_level.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/root_level.protoinst
Time resolution is 1 ps
source Lab_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2481.250 ; gain = 20.871
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Lab_5_tb/DUT/root_level_i/univ_bin_counter_0/clk}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sim_1/new/Lab_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab_5_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
"xelab -wto f75f7697e7654cad84b5dff0eef44c76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Lab_5_tb_behav xil_defaultlib.Lab_5_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f75f7697e7654cad84b5dff0eef44c76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Lab_5_tb_behav xil_defaultlib.Lab_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture loader of entity xil_defaultlib.Counter_Loader [counter_loader_default]
Compiling architecture root_level_counter_loader_0_0_arch of entity xil_defaultlib.root_level_Counter_Loader_0_0 [root_level_counter_loader_0_0_de...]
Compiling architecture state_machine of entity xil_defaultlib.TTL_serial [\TTL_serial(cnt_max=9)\]
Compiling architecture user_logic of entity xil_defaultlib.TTL_Serial_user_logic [ttl_serial_user_logic_default]
Compiling architecture root_level_ttl_serial_user_logic_0_0_arch of entity xil_defaultlib.root_level_TTL_Serial_user_logic_0_0 [root_level_ttl_serial_user_logic...]
Compiling architecture behavioral of entity xil_defaultlib.btn_debounce_toggle [btn_debounce_toggle_default]
Compiling architecture root_level_btn_debounce_toggle_0_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_0_0 [root_level_btn_debounce_toggle_0...]
Compiling architecture root_level_btn_debounce_toggle_1_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_1_0 [root_level_btn_debounce_toggle_1...]
Compiling architecture root_level_btn_debounce_toggle_2_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_2_0 [root_level_btn_debounce_toggle_2...]
Compiling architecture ltu of entity xil_defaultlib.out_LTU [out_ltu_default]
Compiling architecture root_level_out_ltu_0_0_arch of entity xil_defaultlib.root_level_out_LTU_0_0 [root_level_out_ltu_0_0_default]
Compiling architecture arch of entity xil_defaultlib.univ_bin_counter [univ_bin_counter_default]
Compiling architecture root_level_univ_bin_counter_0_0_arch of entity xil_defaultlib.root_level_univ_bin_counter_0_0 [root_level_univ_bin_counter_0_0_...]
Compiling architecture structure of entity xil_defaultlib.root_level [root_level_default]
Compiling architecture structure of entity xil_defaultlib.root_level_wrapper [root_level_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.lab_5_tb
Built simulation snapshot Lab_5_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/root_level.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2484.770 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:00:10 ; elapsed = 00:01:03 . Memory (MB): peak = 2484.770 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 2484.770 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Lab_5_tb/DUT/root_level_i/Counter_Loader_0/clk_en_o}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Lab_5_tb/DUT/root_level_i/out_LTU_0/o}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Lab_5_tb/DUT/root_level_i/univ_bin_counter_0/d}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Lab_5_tb/DUT/root_level_i/TTL_Serial_user_logic_0/U0/data}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Lab_5_tb/DUT/root_level_i/TTL_Serial_user_logic_0/U0/iData}} 
run 250 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2484.770 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ms
run: Time (s): cpu = 00:00:14 ; elapsed = 00:01:10 . Memory (MB): peak = 2484.770 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd}
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Lab_5_tb/DUT/root_level_i/Counter_Loader_0/reset}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Lab_5_tb/DUT/root_level_i/Counter_Loader_0/up_down}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Lab_5_tb/DUT/root_level_i/univ_bin_counter_0/en}} 
run 1000 ms
run: Time (s): cpu = 00:00:12 ; elapsed = 00:01:06 . Memory (MB): peak = 2484.770 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Lab_5_tb/DUT/root_level_i/Counter_Loader_0/U0/clk_en_count}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ms
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 2485.484 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_Loader'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/out_LTU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'out_LTU'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sim_1/new/Lab_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab_5_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
"xelab -wto f75f7697e7654cad84b5dff0eef44c76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Lab_5_tb_behav xil_defaultlib.Lab_5_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f75f7697e7654cad84b5dff0eef44c76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Lab_5_tb_behav xil_defaultlib.Lab_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture loader of entity xil_defaultlib.Counter_Loader [counter_loader_default]
Compiling architecture root_level_counter_loader_0_0_arch of entity xil_defaultlib.root_level_Counter_Loader_0_0 [root_level_counter_loader_0_0_de...]
Compiling architecture state_machine of entity xil_defaultlib.TTL_serial [\TTL_serial(cnt_max=9)\]
Compiling architecture user_logic of entity xil_defaultlib.TTL_Serial_user_logic [ttl_serial_user_logic_default]
Compiling architecture root_level_ttl_serial_user_logic_0_0_arch of entity xil_defaultlib.root_level_TTL_Serial_user_logic_0_0 [root_level_ttl_serial_user_logic...]
Compiling architecture behavioral of entity xil_defaultlib.btn_debounce_toggle [btn_debounce_toggle_default]
Compiling architecture root_level_btn_debounce_toggle_0_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_0_0 [root_level_btn_debounce_toggle_0...]
Compiling architecture root_level_btn_debounce_toggle_1_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_1_0 [root_level_btn_debounce_toggle_1...]
Compiling architecture root_level_btn_debounce_toggle_2_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_2_0 [root_level_btn_debounce_toggle_2...]
Compiling architecture ltu of entity xil_defaultlib.out_LTU [out_ltu_default]
Compiling architecture root_level_out_ltu_0_0_arch of entity xil_defaultlib.root_level_out_LTU_0_0 [root_level_out_ltu_0_0_default]
Compiling architecture arch of entity xil_defaultlib.univ_bin_counter [univ_bin_counter_default]
Compiling architecture root_level_univ_bin_counter_0_0_arch of entity xil_defaultlib.root_level_univ_bin_counter_0_0 [root_level_univ_bin_counter_0_0_...]
Compiling architecture structure of entity xil_defaultlib.root_level [root_level_default]
Compiling architecture structure of entity xil_defaultlib.root_level_wrapper [root_level_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.lab_5_tb
Built simulation snapshot Lab_5_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/root_level.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2485.484 ; gain = 0.000
run 1000 ms
run: Time (s): cpu = 00:00:59 ; elapsed = 00:01:59 . Memory (MB): peak = 2492.957 ; gain = 7.473
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_Loader'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2492.957 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
"xelab -wto f75f7697e7654cad84b5dff0eef44c76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Lab_5_tb_behav xil_defaultlib.Lab_5_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f75f7697e7654cad84b5dff0eef44c76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Lab_5_tb_behav xil_defaultlib.Lab_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture loader of entity xil_defaultlib.Counter_Loader [\Counter_Loader(update_delay=499...]
Compiling architecture root_level_counter_loader_0_0_arch of entity xil_defaultlib.root_level_Counter_Loader_0_0 [root_level_counter_loader_0_0_de...]
Compiling architecture state_machine of entity xil_defaultlib.TTL_serial [\TTL_serial(cnt_max=9)\]
Compiling architecture user_logic of entity xil_defaultlib.TTL_Serial_user_logic [ttl_serial_user_logic_default]
Compiling architecture root_level_ttl_serial_user_logic_0_0_arch of entity xil_defaultlib.root_level_TTL_Serial_user_logic_0_0 [root_level_ttl_serial_user_logic...]
Compiling architecture behavioral of entity xil_defaultlib.btn_debounce_toggle [btn_debounce_toggle_default]
Compiling architecture root_level_btn_debounce_toggle_0_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_0_0 [root_level_btn_debounce_toggle_0...]
Compiling architecture root_level_btn_debounce_toggle_1_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_1_0 [root_level_btn_debounce_toggle_1...]
Compiling architecture root_level_btn_debounce_toggle_2_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_2_0 [root_level_btn_debounce_toggle_2...]
Compiling architecture ltu of entity xil_defaultlib.out_LTU [out_ltu_default]
Compiling architecture root_level_out_ltu_0_0_arch of entity xil_defaultlib.root_level_out_LTU_0_0 [root_level_out_ltu_0_0_default]
Compiling architecture arch of entity xil_defaultlib.univ_bin_counter [univ_bin_counter_default]
Compiling architecture root_level_univ_bin_counter_0_0_arch of entity xil_defaultlib.root_level_univ_bin_counter_0_0 [root_level_univ_bin_counter_0_0_...]
Compiling architecture structure of entity xil_defaultlib.root_level [root_level_default]
Compiling architecture structure of entity xil_defaultlib.root_level_wrapper [root_level_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.lab_5_tb
Built simulation snapshot Lab_5_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/root_level.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2492.957 ; gain = 0.000
add_bp {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd} 54
remove_bps -file {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd} -line 54
add_bp {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd} 57
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_Loader'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
"xelab -wto f75f7697e7654cad84b5dff0eef44c76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Lab_5_tb_behav xil_defaultlib.Lab_5_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f75f7697e7654cad84b5dff0eef44c76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Lab_5_tb_behav xil_defaultlib.Lab_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture loader of entity xil_defaultlib.Counter_Loader [\Counter_Loader(update_delay=499...]
Compiling architecture root_level_counter_loader_0_0_arch of entity xil_defaultlib.root_level_Counter_Loader_0_0 [root_level_counter_loader_0_0_de...]
Compiling architecture state_machine of entity xil_defaultlib.TTL_serial [\TTL_serial(cnt_max=9)\]
Compiling architecture user_logic of entity xil_defaultlib.TTL_Serial_user_logic [ttl_serial_user_logic_default]
Compiling architecture root_level_ttl_serial_user_logic_0_0_arch of entity xil_defaultlib.root_level_TTL_Serial_user_logic_0_0 [root_level_ttl_serial_user_logic...]
Compiling architecture behavioral of entity xil_defaultlib.btn_debounce_toggle [btn_debounce_toggle_default]
Compiling architecture root_level_btn_debounce_toggle_0_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_0_0 [root_level_btn_debounce_toggle_0...]
Compiling architecture root_level_btn_debounce_toggle_1_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_1_0 [root_level_btn_debounce_toggle_1...]
Compiling architecture root_level_btn_debounce_toggle_2_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_2_0 [root_level_btn_debounce_toggle_2...]
Compiling architecture ltu of entity xil_defaultlib.out_LTU [out_ltu_default]
Compiling architecture root_level_out_ltu_0_0_arch of entity xil_defaultlib.root_level_out_LTU_0_0 [root_level_out_ltu_0_0_default]
Compiling architecture arch of entity xil_defaultlib.univ_bin_counter [univ_bin_counter_default]
Compiling architecture root_level_univ_bin_counter_0_0_arch of entity xil_defaultlib.root_level_univ_bin_counter_0_0 [root_level_univ_bin_counter_0_0_...]
Compiling architecture structure of entity xil_defaultlib.root_level [root_level_default]
Compiling architecture structure of entity xil_defaultlib.root_level_wrapper [root_level_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.lab_5_tb
Built simulation snapshot Lab_5_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/root_level.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2492.957 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ms
Stopped at time : 99999999 ps : File "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd" Line 57
run: Time (s): cpu = 00:00:22 ; elapsed = 00:01:36 . Memory (MB): peak = 2492.957 ; gain = 0.000
run 1000 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2492.957 ; gain = 0.000
add_force {/Lab_5_tb/BTN_1} -radix hex {1 0ns}
add_force {/Lab_5_tb/BTN_2} -radix hex {1 0ns}
update_module_reference root_level_out_LTU_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd'
INFO: [IP_Flow 19-3420] Updated root_level_out_LTU_0_0 to use current project options
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\root_level\root_level.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/ui/bd_5b8273e7.ui> 
update_module_reference root_level_Counter_Loader_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd'
INFO: [IP_Flow 19-3420] Updated root_level_Counter_Loader_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /Counter_Loader_0_upgraded_ipi/reset(rst)
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\root_level\root_level.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/ui/bd_5b8273e7.ui> 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Lab_5_tb/DUT/root_level_i/univ_bin_counter_0/syn_clr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ms
Stopped at time : 99999999 ps : File "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd" Line 57
run: Time (s): cpu = 00:00:22 ; elapsed = 00:01:33 . Memory (MB): peak = 2531.180 ; gain = 0.000
run 1000 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2531.180 ; gain = 0.000
relaunch_sim
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\root_level\root_level.bd> 
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/synth/root_level.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/sim/root_level.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/hdl/root_level_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block univ_bin_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Counter_Loader_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_LTU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_Serial_user_logic_0 .
Exporting to file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/hw_handoff/root_level.hwh
Generated Block Design Tcl file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/hw_handoff/root_level_bd.tcl
Generated Hardware Definition File D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/synth/root_level.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab_5_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2542.559 ; gain = 11.379
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
"xelab -wto f75f7697e7654cad84b5dff0eef44c76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Lab_5_tb_behav xil_defaultlib.Lab_5_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f75f7697e7654cad84b5dff0eef44c76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Lab_5_tb_behav xil_defaultlib.Lab_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/root_level.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2550.773 ; gain = 19.594
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ms
remove_bps -file {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd} -line 57
update_module_reference root_level_Counter_Loader_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd'
INFO: [IP_Flow 19-3420] Updated root_level_Counter_Loader_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /Counter_Loader_0_upgraded_ipi/reset(rst)
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\root_level\root_level.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/synth_1

launch_runs synth_1 -jobs 12
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\root_level\root_level.bd> 
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/synth/root_level.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/sim/root_level.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/hdl/root_level_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block univ_bin_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Counter_Loader_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_LTU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_Serial_user_logic_0 .
Exporting to file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/hw_handoff/root_level.hwh
Generated Block Design Tcl file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/hw_handoff/root_level_bd.tcl
Generated Hardware Definition File D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/synth/root_level.hwdef
[Tue Nov  8 22:08:35 2022] Launched root_level_univ_bin_counter_0_0_synth_1, root_level_btn_debounce_toggle_0_0_synth_1, root_level_out_LTU_0_0_synth_1, root_level_TTL_Serial_user_logic_0_0_synth_1, root_level_btn_debounce_toggle_1_0_synth_1, root_level_btn_debounce_toggle_2_0_synth_1, root_level_Counter_Loader_0_0_synth_1...
Run output will be captured here:
root_level_univ_bin_counter_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_univ_bin_counter_0_0_synth_1/runme.log
root_level_btn_debounce_toggle_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_btn_debounce_toggle_0_0_synth_1/runme.log
root_level_out_LTU_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_out_LTU_0_0_synth_1/runme.log
root_level_TTL_Serial_user_logic_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_TTL_Serial_user_logic_0_0_synth_1/runme.log
root_level_btn_debounce_toggle_1_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_btn_debounce_toggle_1_0_synth_1/runme.log
root_level_btn_debounce_toggle_2_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_btn_debounce_toggle_2_0_synth_1/runme.log
root_level_Counter_Loader_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_Counter_Loader_0_0_synth_1/runme.log
[Tue Nov  8 22:08:35 2022] Launched synth_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2592.051 ; gain = 22.410
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/top_level/top_level.bd}
close [ open D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/root.vhd w ]
add_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/root.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/root.vhd] -no_script -reset -force -quiet
remove_files  D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/root.vhd
file delete -force D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/root.vhd
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/top_level/top_level.bd}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_Loader'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
"xelab -wto f75f7697e7654cad84b5dff0eef44c76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Lab_5_tb_behav xil_defaultlib.Lab_5_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f75f7697e7654cad84b5dff0eef44c76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Lab_5_tb_behav xil_defaultlib.Lab_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture loader of entity xil_defaultlib.Counter_Loader [\Counter_Loader(update_delay=499...]
Compiling architecture root_level_counter_loader_0_0_arch of entity xil_defaultlib.root_level_Counter_Loader_0_0 [root_level_counter_loader_0_0_de...]
Compiling architecture state_machine of entity xil_defaultlib.TTL_serial [\TTL_serial(cnt_max=9)\]
Compiling architecture user_logic of entity xil_defaultlib.TTL_Serial_user_logic [ttl_serial_user_logic_default]
Compiling architecture root_level_ttl_serial_user_logic_0_0_arch of entity xil_defaultlib.root_level_TTL_Serial_user_logic_0_0 [root_level_ttl_serial_user_logic...]
Compiling architecture behavioral of entity xil_defaultlib.btn_debounce_toggle [btn_debounce_toggle_default]
Compiling architecture root_level_btn_debounce_toggle_0_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_0_0 [root_level_btn_debounce_toggle_0...]
Compiling architecture root_level_btn_debounce_toggle_1_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_1_0 [root_level_btn_debounce_toggle_1...]
Compiling architecture root_level_btn_debounce_toggle_2_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_2_0 [root_level_btn_debounce_toggle_2...]
Compiling architecture ltu of entity xil_defaultlib.out_LTU [out_ltu_default]
Compiling architecture root_level_out_ltu_0_0_arch of entity xil_defaultlib.root_level_out_LTU_0_0 [root_level_out_ltu_0_0_default]
Compiling architecture arch of entity xil_defaultlib.univ_bin_counter [univ_bin_counter_default]
Compiling architecture root_level_univ_bin_counter_0_0_arch of entity xil_defaultlib.root_level_univ_bin_counter_0_0 [root_level_univ_bin_counter_0_0_...]
Compiling architecture structure of entity xil_defaultlib.root_level [root_level_default]
Compiling architecture structure of entity xil_defaultlib.root_level_wrapper [root_level_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.lab_5_tb
Built simulation snapshot Lab_5_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/root_level.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2618.789 ; gain = 0.000
run 1000 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 2618.789 ; gain = 0.000
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/top_level/top_level.bd}
update_module_reference root_level_Counter_Loader_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_Counter_Loader_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated root_level_Counter_Loader_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /Counter_Loader_0_upgraded_ipi/reset(rst)
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\root_level\root_level.bd> 
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd}
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd}
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd}
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/top_level/top_level.bd}
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/top_level/top_level.bd}
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd}
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd}
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/top_level/top_level.bd}
set_property used_in_simulation false [get_files  D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/top_level/top_level.bd]
set_property used_in_implementation false [get_files  D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/top_level/top_level.bd]
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/top_level/top_level.bd}
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd}
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/top_level/top_level.bd}
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/top_level/top_level.bd}
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd}
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd}
save_wave_config {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_tb_behav.wcfg
set_property xsim.view D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference root_level_Counter_Loader_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd'
INFO: [IP_Flow 19-3420] Updated root_level_Counter_Loader_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /Counter_Loader_0_upgraded_ipi/reset(rst)
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\root_level\root_level.bd> 
generate_target Simulation [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd]
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\root_level\root_level.bd> 
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/synth/root_level.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/sim/root_level.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/hdl/root_level_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block univ_bin_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Counter_Loader_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_LTU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_Serial_user_logic_0 .
Exporting to file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/hw_handoff/root_level.hwh
Generated Block Design Tcl file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/hw_handoff/root_level_bd.tcl
Generated Hardware Definition File D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/synth/root_level.hwdef
export_ip_user_files -of_objects [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd] -directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/sim_scripts -ip_user_files_dir D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files -ipstatic_source_dir D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.cache/compile_simlib/modelsim} {questa=D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.cache/compile_simlib/questa} {riviera=D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.cache/compile_simlib/riviera} {activehdl=D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_Loader'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_Counter_Loader_0_0/sim/root_level_Counter_Loader_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level_Counter_Loader_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_out_LTU_0_0/sim/root_level_out_LTU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level_out_LTU_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.ip_user_files/bd/root_level/sim/root_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'root_level'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
"xelab -wto f75f7697e7654cad84b5dff0eef44c76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Lab_5_tb_behav xil_defaultlib.Lab_5_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f75f7697e7654cad84b5dff0eef44c76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Lab_5_tb_behav xil_defaultlib.Lab_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture loader of entity xil_defaultlib.Counter_Loader [counter_loader_default]
Compiling architecture root_level_counter_loader_0_0_arch of entity xil_defaultlib.root_level_Counter_Loader_0_0 [root_level_counter_loader_0_0_de...]
Compiling architecture state_machine of entity xil_defaultlib.TTL_serial [\TTL_serial(cnt_max=9)\]
Compiling architecture user_logic of entity xil_defaultlib.TTL_Serial_user_logic [ttl_serial_user_logic_default]
Compiling architecture root_level_ttl_serial_user_logic_0_0_arch of entity xil_defaultlib.root_level_TTL_Serial_user_logic_0_0 [root_level_ttl_serial_user_logic...]
Compiling architecture behavioral of entity xil_defaultlib.btn_debounce_toggle [btn_debounce_toggle_default]
Compiling architecture root_level_btn_debounce_toggle_0_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_0_0 [root_level_btn_debounce_toggle_0...]
Compiling architecture root_level_btn_debounce_toggle_1_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_1_0 [root_level_btn_debounce_toggle_1...]
Compiling architecture root_level_btn_debounce_toggle_2_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_2_0 [root_level_btn_debounce_toggle_2...]
Compiling architecture ltu of entity xil_defaultlib.out_LTU [out_ltu_default]
Compiling architecture root_level_out_ltu_0_0_arch of entity xil_defaultlib.root_level_out_LTU_0_0 [root_level_out_ltu_0_0_default]
Compiling architecture arch of entity xil_defaultlib.univ_bin_counter [univ_bin_counter_default]
Compiling architecture root_level_univ_bin_counter_0_0_arch of entity xil_defaultlib.root_level_univ_bin_counter_0_0 [root_level_univ_bin_counter_0_0_...]
Compiling architecture structure of entity xil_defaultlib.root_level [root_level_default]
Compiling architecture structure of entity xil_defaultlib.root_level_wrapper [root_level_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.lab_5_tb
Built simulation snapshot Lab_5_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab_5_tb_behav -key {Behavioral:sim_1:Functional:Lab_5_tb} -tclbatch {Lab_5_tb.tcl} -protoinst "protoinst_files/root_level.protoinst" -view {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/root_level.protoinst
Time resolution is 1 ps
open_wave_config D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_tb_behav.wcfg
source Lab_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2743.555 ; gain = 8.289
run 2 s
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2978.125 ; gain = 0.199
current_wave_config {Lab_5_tb_behav.wcfg}
Lab_5_tb_behav.wcfg
add_wave {{/Lab_5_tb/DUT/root_level_i/TTL_Serial_user_logic_0/iData}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2984.059 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2984.059 ; gain = 0.000
add_force {/Lab_5_tb/BTN_2} -radix bin {1 0ns}
add_force {/Lab_5_tb/BTN_1} -radix bin {1 0ns}
run 2 s
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2984.059 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2984.059 ; gain = 0.000
remove_forces { {/Lab_5_tb/BTN_1} }
remove_forces { {/Lab_5_tb/BTN_2} }
run all
current_wave_config {Lab_5_tb_behav.wcfg}
Lab_5_tb_behav.wcfg
add_wave {{/Lab_5_tb/DUT/root_level_i/univ_bin_counter_0/load}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 s
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2984.059 ; gain = 0.000
current_wave_config {Lab_5_tb_behav.wcfg}
Lab_5_tb_behav.wcfg
add_wave {{/Lab_5_tb/DUT/root_level_i/univ_bin_counter_0/reset}} 
current_wave_config {Lab_5_tb_behav.wcfg}
Lab_5_tb_behav.wcfg
add_wave {{/Lab_5_tb/DUT/root_level_i/univ_bin_counter_0/U0/r_1}} 
current_wave_config {Lab_5_tb_behav.wcfg}
Lab_5_tb_behav.wcfg
add_wave {{/Lab_5_tb/DUT/root_level_i/univ_bin_counter_0/U0/r_2}} 
current_wave_config {Lab_5_tb_behav.wcfg}
Lab_5_tb_behav.wcfg
add_wave {{/Lab_5_tb/DUT/root_level_i/univ_bin_counter_0/U0/r_reg}} 
current_wave_config {Lab_5_tb_behav.wcfg}
Lab_5_tb_behav.wcfg
add_wave {{/Lab_5_tb/DUT/root_level_i/univ_bin_counter_0/U0/r_next}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2984.059 ; gain = 0.000
current_wave_config {Lab_5_tb_behav.wcfg}
Lab_5_tb_behav.wcfg
add_wave {{/Lab_5_tb/DUT/root_level_i/univ_bin_counter_0/U0/reset}} 
current_wave_config {Lab_5_tb_behav.wcfg}
Lab_5_tb_behav.wcfg
add_wave {{/Lab_5_tb/DUT/root_level_i/univ_bin_counter_0/U0/clk}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
current_wave_config {Lab_5_tb_behav.wcfg}
Lab_5_tb_behav.wcfg
add_wave {{/Lab_5_tb/DUT/root_level_i/univ_bin_counter_0/U0/q}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
current_wave_config {Lab_5_tb_behav.wcfg}
Lab_5_tb_behav.wcfg
add_wave {{/Lab_5_tb/DUT/root_level_i/univ_bin_counter_0/clk_en}} 
update_module_reference root_level_Counter_Loader_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd'
INFO: [IP_Flow 19-3420] Updated root_level_Counter_Loader_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /Counter_Loader_0_upgraded_ipi/reset(rst)
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\root_level\root_level.bd> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2999.422 ; gain = 15.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/synth_1

launch_runs synth_1 -jobs 12
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\root_level\root_level.bd> 
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/synth/root_level.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/sim/root_level.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/hdl/root_level_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block univ_bin_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Counter_Loader_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_LTU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_Serial_user_logic_0 .
Exporting to file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/hw_handoff/root_level.hwh
Generated Block Design Tcl file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/hw_handoff/root_level_bd.tcl
Generated Hardware Definition File D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/synth/root_level.hwdef
[Tue Nov  8 22:37:25 2022] Launched root_level_Counter_Loader_0_0_synth_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_Counter_Loader_0_0_synth_1/runme.log
[Tue Nov  8 22:37:25 2022] Launched synth_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3021.898 ; gain = 22.477
relaunch_sim
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_Loader'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sim/sim_1/behav/xsim'
"xelab -wto f75f7697e7654cad84b5dff0eef44c76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Lab_5_tb_behav xil_defaultlib.Lab_5_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f75f7697e7654cad84b5dff0eef44c76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Lab_5_tb_behav xil_defaultlib.Lab_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture loader of entity xil_defaultlib.Counter_Loader [counter_loader_default]
Compiling architecture root_level_counter_loader_0_0_arch of entity xil_defaultlib.root_level_Counter_Loader_0_0 [root_level_counter_loader_0_0_de...]
Compiling architecture state_machine of entity xil_defaultlib.TTL_serial [\TTL_serial(cnt_max=9)\]
Compiling architecture user_logic of entity xil_defaultlib.TTL_Serial_user_logic [ttl_serial_user_logic_default]
Compiling architecture root_level_ttl_serial_user_logic_0_0_arch of entity xil_defaultlib.root_level_TTL_Serial_user_logic_0_0 [root_level_ttl_serial_user_logic...]
Compiling architecture behavioral of entity xil_defaultlib.btn_debounce_toggle [btn_debounce_toggle_default]
Compiling architecture root_level_btn_debounce_toggle_0_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_0_0 [root_level_btn_debounce_toggle_0...]
Compiling architecture root_level_btn_debounce_toggle_1_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_1_0 [root_level_btn_debounce_toggle_1...]
Compiling architecture root_level_btn_debounce_toggle_2_0_arch of entity xil_defaultlib.root_level_btn_debounce_toggle_2_0 [root_level_btn_debounce_toggle_2...]
Compiling architecture ltu of entity xil_defaultlib.out_LTU [out_ltu_default]
Compiling architecture root_level_out_ltu_0_0_arch of entity xil_defaultlib.root_level_out_LTU_0_0 [root_level_out_ltu_0_0_default]
Compiling architecture arch of entity xil_defaultlib.univ_bin_counter [univ_bin_counter_default]
Compiling architecture root_level_univ_bin_counter_0_0_arch of entity xil_defaultlib.root_level_univ_bin_counter_0_0 [root_level_univ_bin_counter_0_0_...]
Compiling architecture structure of entity xil_defaultlib.root_level [root_level_default]
Compiling architecture structure of entity xil_defaultlib.root_level_wrapper [root_level_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.lab_5_tb
Built simulation snapshot Lab_5_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/root_level.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3048.281 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3048.281 ; gain = 0.000
add_force {/Lab_5_tb/DUT/root_level_i/univ_bin_counter_0/clk_en} -radix bin {1 0ns}
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3048.281 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
create_bd_design "FINAL_DIAGRAM"
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\FINAL_DIAGRAM\FINAL_DIAGRAM.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
update_module_reference root_level_Counter_Loader_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_Counter_Loader_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated root_level_Counter_Loader_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /Counter_Loader_0_upgraded_ipi/reset(rst)
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\root_level\root_level.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 3060.027 ; gain = 11.746
update_compile_order -fileset sources_1
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/FINAL_DIAGRAM.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART1_UART1_IO {MIO 8 .. 9}] [get_bd_cells processing_system7_0]
WARNING: [Boardtcl 53-1] No current board_part set.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
create_bd_cell -type module -reference Counter_Loader Counter_Loader_0
create_bd_cell -type module -reference TTL_Serial_user_logic TTL_Serial_user_logic_0
create_bd_cell -type module -reference btn_debounce_toggle btn_debounce_toggle_0
create_bd_cell -type module -reference btn_debounce_toggle btn_debounce_toggle_1
create_bd_cell -type module -reference btn_debounce_toggle btn_debounce_toggle_2
create_bd_cell -type module -reference out_LTU out_LTU_0
create_bd_cell -type module -reference univ_bin_counter univ_bin_counter_0
create_bd_port -dir I BTN_0
create_bd_port -dir I BTN_1
create_bd_port -dir I BTN_2
connect_bd_net [get_bd_ports BTN_0] [get_bd_pins btn_debounce_toggle_0/BTN_I]
connect_bd_net [get_bd_ports BTN_2] [get_bd_pins btn_debounce_toggle_1/BTN_I]
delete_bd_objs [get_bd_nets BTN_2_1]
connect_bd_net [get_bd_ports BTN_1] [get_bd_pins btn_debounce_toggle_1/BTN_I]
connect_bd_net [get_bd_ports BTN_2] [get_bd_pins btn_debounce_toggle_2/BTN_I]
connect_bd_net [get_bd_pins btn_debounce_toggle_2/CLK] [get_bd_pins btn_debounce_toggle_1/CLK]
connect_bd_net [get_bd_pins btn_debounce_toggle_0/CLK] [get_bd_pins btn_debounce_toggle_2/CLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins btn_debounce_toggle_2/CLK]
connect_bd_net [get_bd_pins TTL_Serial_user_logic_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins btn_debounce_toggle_0/TOGGLE_O] [get_bd_pins univ_bin_counter_0/up]
delete_bd_objs [get_bd_nets btn_debounce_toggle_0_TOGGLE_O]
connect_bd_net [get_bd_pins btn_debounce_toggle_2/TOGGLE_O] [get_bd_pins univ_bin_counter_0/up]
connect_bd_net [get_bd_pins btn_debounce_toggle_1/TOGGLE_O] [get_bd_pins univ_bin_counter_0/en]
connect_bd_net [get_bd_pins btn_debounce_toggle_0/BTN_O] [get_bd_pins Counter_Loader_0/reset]
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /Counter_Loader_0/reset(rst)
connect_bd_net [get_bd_pins univ_bin_counter_0/reset] [get_bd_pins univ_bin_counter_0/syn_clr]
connect_bd_net [get_bd_pins univ_bin_counter_0/reset] [get_bd_pins btn_debounce_toggle_0/BTN_O]
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /univ_bin_counter_0/reset(rst)
connect_bd_net [get_bd_pins univ_bin_counter_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins TTL_Serial_user_logic_0/iData] [get_bd_pins out_LTU_0/o]
connect_bd_net [get_bd_pins out_LTU_0/count] [get_bd_pins univ_bin_counter_0/q]
connect_bd_net [get_bd_pins univ_bin_counter_0/max_tick] [get_bd_pins Counter_Loader_0/count_max]
connect_bd_net [get_bd_pins univ_bin_counter_0/min_tick] [get_bd_pins Counter_Loader_0/count_min]
connect_bd_net [get_bd_pins Counter_Loader_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
set_property location {2 294 -327} [get_bd_cells TTL_Serial_user_logic_0]
connect_bd_net [get_bd_pins Counter_Loader_0/load_value] [get_bd_pins univ_bin_counter_0/d]
connect_bd_net [get_bd_pins Counter_Loader_0/clk_en_o] [get_bd_pins univ_bin_counter_0/clk_en]
connect_bd_net [get_bd_pins Counter_Loader_0/load_signal] [get_bd_pins univ_bin_counter_0/load]
create_bd_port -dir I TX
set_property location {1182 -428} [get_bd_ports TX]
delete_bd_objs [get_bd_ports TX]
create_bd_port -dir O TX
startgroup
connect_bd_net [get_bd_ports TX] [get_bd_pins TTL_Serial_user_logic_0/TX]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
set_property location {2 443 63} [get_bd_cells processing_system7_0]
set_property location {3 756 538} [get_bd_cells out_LTU_0]
set_property location {3.5 979 385} [get_bd_cells TTL_Serial_user_logic_0]
regenerate_bd_layout
regenerate_bd_layout -routing
save_bd_design
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\FINAL_DIAGRAM\FINAL_DIAGRAM.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ui/bd_794e3c0a.ui> 
make_wrapper -files [get_files D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/FINAL_DIAGRAM.bd] -top
WARNING: [BD 41-927] Following properties on pin /Counter_Loader_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=FINAL_DIAGRAM_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /TTL_Serial_user_logic_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=FINAL_DIAGRAM_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=FINAL_DIAGRAM_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=FINAL_DIAGRAM_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=FINAL_DIAGRAM_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /univ_bin_counter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=FINAL_DIAGRAM_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Counter_Loader_0/up_down

Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\FINAL_DIAGRAM\FINAL_DIAGRAM.bd> 
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/synth/FINAL_DIAGRAM.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/sim/FINAL_DIAGRAM.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/hdl/FINAL_DIAGRAM_wrapper.vhd
add_files -norecurse D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/hdl/FINAL_DIAGRAM_wrapper.vhd
connect_bd_net [get_bd_pins Counter_Loader_0/up_down] [get_bd_pins btn_debounce_toggle_2/TOGGLE_O]
save_bd_design
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\FINAL_DIAGRAM\FINAL_DIAGRAM.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ui/bd_794e3c0a.ui> 
update_compile_order -fileset sources_1
set_property top FINAL_DIAGRAM_wrapper [current_fileset]
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.start_value {"1"}] [get_bd_cells btn_debounce_toggle_1]
endgroup
startgroup
set_property -dict [list CONFIG.start_value {"1"}] [get_bd_cells btn_debounce_toggle_2]
endgroup
create_bd_cell -type module -reference Reset_Delay Reset_Delay_0
connect_bd_net [get_bd_pins Reset_Delay_0/iCLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /Reset_Delay_0/iCLK(undef)
disconnect_bd_net /btn_debounce_toggle_0_BTN_O [get_bd_pins univ_bin_counter_0/syn_clr]
connect_bd_net [get_bd_pins univ_bin_counter_0/syn_clr] [get_bd_pins Reset_Delay_0/oRESET]
startgroup
set_property -dict [list CONFIG.MAX {60}] [get_bd_cells Reset_Delay_0]
endgroup
save_bd_design
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\FINAL_DIAGRAM\FINAL_DIAGRAM.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ui/bd_794e3c0a.ui> 
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [BD 41-927] Following properties on pin /Counter_Loader_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=FINAL_DIAGRAM_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /TTL_Serial_user_logic_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=FINAL_DIAGRAM_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=FINAL_DIAGRAM_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=FINAL_DIAGRAM_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_debounce_toggle_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=FINAL_DIAGRAM_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /univ_bin_counter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=FINAL_DIAGRAM_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\FINAL_DIAGRAM\FINAL_DIAGRAM.bd> 
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/synth/FINAL_DIAGRAM.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/sim/FINAL_DIAGRAM.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/hdl/FINAL_DIAGRAM_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Counter_Loader_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_Serial_user_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_LTU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block univ_bin_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Reset_Delay_0 .
Exporting to file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/hw_handoff/FINAL_DIAGRAM.hwh
Generated Block Design Tcl file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/hw_handoff/FINAL_DIAGRAM_bd.tcl
Generated Hardware Definition File D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/synth/FINAL_DIAGRAM.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FINAL_DIAGRAM_processing_system7_0_0, cache-ID = bb2a04183998f56a; cache size = 0.648 MB.
[Tue Nov  8 23:08:51 2022] Launched FINAL_DIAGRAM_out_LTU_0_0_synth_1, FINAL_DIAGRAM_btn_debounce_toggle_2_0_synth_1, FINAL_DIAGRAM_TTL_Serial_user_logic_0_0_synth_1, FINAL_DIAGRAM_Counter_Loader_0_0_synth_1, FINAL_DIAGRAM_btn_debounce_toggle_0_0_synth_1, FINAL_DIAGRAM_btn_debounce_toggle_1_0_synth_1, FINAL_DIAGRAM_univ_bin_counter_0_0_synth_1, FINAL_DIAGRAM_Reset_Delay_0_0_synth_1, synth_1...
Run output will be captured here:
FINAL_DIAGRAM_out_LTU_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_out_LTU_0_0_synth_1/runme.log
FINAL_DIAGRAM_btn_debounce_toggle_2_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_btn_debounce_toggle_2_0_synth_1/runme.log
FINAL_DIAGRAM_TTL_Serial_user_logic_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_TTL_Serial_user_logic_0_0_synth_1/runme.log
FINAL_DIAGRAM_Counter_Loader_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_Counter_Loader_0_0_synth_1/runme.log
FINAL_DIAGRAM_btn_debounce_toggle_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_btn_debounce_toggle_0_0_synth_1/runme.log
FINAL_DIAGRAM_btn_debounce_toggle_1_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_btn_debounce_toggle_1_0_synth_1/runme.log
FINAL_DIAGRAM_univ_bin_counter_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_univ_bin_counter_0_0_synth_1/runme.log
FINAL_DIAGRAM_Reset_Delay_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_Reset_Delay_0_0_synth_1/runme.log
synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/synth_1/runme.log
[Tue Nov  8 23:08:51 2022] Launched impl_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 3209.051 ; gain = 109.191
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

Warning: Cannot create '3000:arm' GDB server: An attempt was made to access a socket in a way forbidden by its access permissions

open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/251633007573A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4336.801 ; gain = 1114.633
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/synth_1

launch_runs impl_1 -jobs 12
[Tue Nov  8 23:15:06 2022] Launched synth_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/synth_1/runme.log
[Tue Nov  8 23:15:06 2022] Launched impl_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Nov  8 23:16:56 2022] Launched impl_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/impl_1/runme.log
file copy -force D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/impl_1/FINAL_DIAGRAM_wrapper.sysdef D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sdk/FINAL_DIAGRAM_wrapper.hdf

launch_sdk -workspace D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sdk -hwspec D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sdk/FINAL_DIAGRAM_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sdk -hwspec D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sdk/FINAL_DIAGRAM_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/impl_1/FINAL_DIAGRAM_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/251633007573A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/251633007573A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_sdk -workspace D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sdk -hwspec D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sdk/FINAL_DIAGRAM_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sdk -hwspec D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.sdk/FINAL_DIAGRAM_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Nov  8 23:33:37 2022] Launched impl_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/impl_1/FINAL_DIAGRAM_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
create_run synth_2 -flow {Vivado Synthesis 2019} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7z010clg225-1
current_run [get_runs synth_2]
set_property part xc7z020clg484-1 [current_project]
reset_run root_level_univ_bin_counter_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_univ_bin_counter_0_0_synth_1

reset_run root_level_btn_debounce_toggle_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_btn_debounce_toggle_0_0_synth_1

reset_run root_level_out_LTU_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_out_LTU_0_0_synth_1

reset_run root_level_TTL_Serial_user_logic_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_TTL_Serial_user_logic_0_0_synth_1

reset_run root_level_btn_debounce_toggle_1_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_btn_debounce_toggle_1_0_synth_1

reset_run root_level_btn_debounce_toggle_2_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_btn_debounce_toggle_2_0_synth_1

reset_run FINAL_DIAGRAM_out_LTU_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_out_LTU_0_0_synth_1

reset_run FINAL_DIAGRAM_btn_debounce_toggle_2_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_btn_debounce_toggle_2_0_synth_1

reset_run FINAL_DIAGRAM_TTL_Serial_user_logic_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_TTL_Serial_user_logic_0_0_synth_1

reset_run FINAL_DIAGRAM_Counter_Loader_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_Counter_Loader_0_0_synth_1

reset_run FINAL_DIAGRAM_btn_debounce_toggle_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_btn_debounce_toggle_0_0_synth_1

reset_run FINAL_DIAGRAM_btn_debounce_toggle_1_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_btn_debounce_toggle_1_0_synth_1

reset_run FINAL_DIAGRAM_univ_bin_counter_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_univ_bin_counter_0_0_synth_1

reset_run FINAL_DIAGRAM_Reset_Delay_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_Reset_Delay_0_0_synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FINAL_DIAGRAM_processing_system7_0_0, cache-ID = bb2a04183998f56a; cache size = 0.648 MB.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ip/FINAL_DIAGRAM_processing_system7_0_0/FINAL_DIAGRAM_processing_system7_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ip/FINAL_DIAGRAM_Counter_Loader_0_0/FINAL_DIAGRAM_Counter_Loader_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ip/FINAL_DIAGRAM_TTL_Serial_user_logic_0_0/FINAL_DIAGRAM_TTL_Serial_user_logic_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ip/FINAL_DIAGRAM_btn_debounce_toggle_0_0/FINAL_DIAGRAM_btn_debounce_toggle_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ip/FINAL_DIAGRAM_btn_debounce_toggle_1_0/FINAL_DIAGRAM_btn_debounce_toggle_1_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ip/FINAL_DIAGRAM_btn_debounce_toggle_2_0/FINAL_DIAGRAM_btn_debounce_toggle_2_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ip/FINAL_DIAGRAM_out_LTU_0_0/FINAL_DIAGRAM_out_LTU_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ip/FINAL_DIAGRAM_univ_bin_counter_0_0/FINAL_DIAGRAM_univ_bin_counter_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ip/FINAL_DIAGRAM_Reset_Delay_0_0/FINAL_DIAGRAM_Reset_Delay_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Tue Nov  8 23:37:23 2022] Launched root_level_univ_bin_counter_0_0_synth_1, root_level_btn_debounce_toggle_0_0_synth_1, root_level_out_LTU_0_0_synth_1, root_level_TTL_Serial_user_logic_0_0_synth_1, root_level_btn_debounce_toggle_1_0_synth_1, root_level_btn_debounce_toggle_2_0_synth_1, FINAL_DIAGRAM_out_LTU_0_0_synth_1, FINAL_DIAGRAM_btn_debounce_toggle_2_0_synth_1, FINAL_DIAGRAM_TTL_Serial_user_logic_0_0_synth_1, FINAL_DIAGRAM_Counter_Loader_0_0_synth_1, FINAL_DIAGRAM_btn_debounce_toggle_0_0_synth_1, FINAL_DIAGRAM_btn_debounce_toggle_1_0_synth_1, FINAL_DIAGRAM_univ_bin_counter_0_0_synth_1, FINAL_DIAGRAM_Reset_Delay_0_0_synth_1, synth_2...
Run output will be captured here:
root_level_univ_bin_counter_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_univ_bin_counter_0_0_synth_1/runme.log
root_level_btn_debounce_toggle_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_btn_debounce_toggle_0_0_synth_1/runme.log
root_level_out_LTU_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_out_LTU_0_0_synth_1/runme.log
root_level_TTL_Serial_user_logic_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_TTL_Serial_user_logic_0_0_synth_1/runme.log
root_level_btn_debounce_toggle_1_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_btn_debounce_toggle_1_0_synth_1/runme.log
root_level_btn_debounce_toggle_2_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_btn_debounce_toggle_2_0_synth_1/runme.log
FINAL_DIAGRAM_out_LTU_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_out_LTU_0_0_synth_1/runme.log
FINAL_DIAGRAM_btn_debounce_toggle_2_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_btn_debounce_toggle_2_0_synth_1/runme.log
FINAL_DIAGRAM_TTL_Serial_user_logic_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_TTL_Serial_user_logic_0_0_synth_1/runme.log
FINAL_DIAGRAM_Counter_Loader_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_Counter_Loader_0_0_synth_1/runme.log
FINAL_DIAGRAM_btn_debounce_toggle_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_btn_debounce_toggle_0_0_synth_1/runme.log
FINAL_DIAGRAM_btn_debounce_toggle_1_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_btn_debounce_toggle_1_0_synth_1/runme.log
FINAL_DIAGRAM_univ_bin_counter_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_univ_bin_counter_0_0_synth_1/runme.log
FINAL_DIAGRAM_Reset_Delay_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_Reset_Delay_0_0_synth_1/runme.log
synth_2: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/synth_2/runme.log
[Tue Nov  8 23:37:24 2022] Launched impl_2...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/impl_2/runme.log
reset_run synth_2
reset_run root_level_univ_bin_counter_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_univ_bin_counter_0_0_synth_1

reset_run FINAL_DIAGRAM_univ_bin_counter_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_univ_bin_counter_0_0_synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FINAL_DIAGRAM_processing_system7_0_0, cache-ID = bb2a04183998f56a; cache size = 0.648 MB.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ip/FINAL_DIAGRAM_processing_system7_0_0/FINAL_DIAGRAM_processing_system7_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ip/FINAL_DIAGRAM_Counter_Loader_0_0/FINAL_DIAGRAM_Counter_Loader_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ip/FINAL_DIAGRAM_TTL_Serial_user_logic_0_0/FINAL_DIAGRAM_TTL_Serial_user_logic_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ip/FINAL_DIAGRAM_btn_debounce_toggle_0_0/FINAL_DIAGRAM_btn_debounce_toggle_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ip/FINAL_DIAGRAM_btn_debounce_toggle_1_0/FINAL_DIAGRAM_btn_debounce_toggle_1_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ip/FINAL_DIAGRAM_btn_debounce_toggle_2_0/FINAL_DIAGRAM_btn_debounce_toggle_2_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ip/FINAL_DIAGRAM_out_LTU_0_0/FINAL_DIAGRAM_out_LTU_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ip/FINAL_DIAGRAM_univ_bin_counter_0_0/FINAL_DIAGRAM_univ_bin_counter_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'd:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ip/FINAL_DIAGRAM_Reset_Delay_0_0/FINAL_DIAGRAM_Reset_Delay_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Tue Nov  8 23:43:39 2022] Launched root_level_univ_bin_counter_0_0_synth_1, FINAL_DIAGRAM_univ_bin_counter_0_0_synth_1, synth_2...
Run output will be captured here:
root_level_univ_bin_counter_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_univ_bin_counter_0_0_synth_1/runme.log
FINAL_DIAGRAM_univ_bin_counter_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_univ_bin_counter_0_0_synth_1/runme.log
synth_2: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/synth_2/runme.log
[Tue Nov  8 23:43:40 2022] Launched impl_2...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/impl_2/runme.log
update_module_reference {FINAL_DIAGRAM_univ_bin_counter_0_0 root_level_univ_bin_counter_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/FINAL_DIAGRAM.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/FINAL_DIAGRAM_univ_bin_counter_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated FINAL_DIAGRAM_univ_bin_counter_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /univ_bin_counter_0_upgraded_ipi/reset(rst)
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\FINAL_DIAGRAM\FINAL_DIAGRAM.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/FINAL_DIAGRAM/ui/bd_794e3c0a.ui> 
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 1 (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/root_level.bd'
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 1 (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 1 (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 1 (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 1 (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 1 (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 1 (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 1 (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.runs/root_level_univ_bin_counter_0_0_synth_1

ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Common 17-39] 'reset_runs' failed due to earlier errors.
INFO: [IP_Flow 19-3420] Updated root_level_univ_bin_counter_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /btn_debounce_toggle_0/BTN_O(undef) and /univ_bin_counter_0_upgraded_ipi/reset(rst)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\Lab_5_7_Segment_Display.srcs\sources_1\bd\root_level\root_level.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment_Display.srcs/sources_1/bd/root_level/ui/bd_5b8273e7.ui> 
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado_pid15480.debug)
INFO: [Common 17-14] Message 'Vivado 12-106' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
