<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=12&amp;t=3225" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2007-04-16T11:24:33-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=12&amp;t=3225</id>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2007-04-16T11:24:33-07:00</updated>
<published>2007-04-16T11:24:33-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=3225&amp;p=23239#p23239</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=3225&amp;p=23239#p23239"/>
<title type="html"><![CDATA[Help w/ SNES board REing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=3225&amp;p=23239#p23239"><![CDATA[
<div class="quotetitle">Bregalad wrote:</div><div class="quotecontent"><br />I don't know if any game relies on it's data being mirrored where it wouldn't be mirrored with the MAD-1 chip, though.<br /></div><br />I know <em>Mega Man X</em> has noticeable playability issues in an emulator that uses incorrect mirroring.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Mon Apr 16, 2007 11:24 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2007-04-16T09:57:38-07:00</updated>
<published>2007-04-16T09:57:38-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=3225&amp;p=23234#p23234</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=3225&amp;p=23234#p23234"/>
<title type="html"><![CDATA[Help w/ SNES board REing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=3225&amp;p=23234#p23234"><![CDATA[
I'm not too confident with SNES memory mapping either. For board with discrete logic chips, you just need the datasheet of those chips in question.<br />Most contain just dual adress decoders '139 and/or basic logic gates (such as '00, '04 and '08). I don't know how the MAD-1 works, but it just seems to do much more intelligent adress decoding, thrus not mirroring the data where it would be mirrored with discrete logic chips. I don't know if any game relies on it's data being mirrored where it wouldn't be mirrored with the MAD-1 chip, though.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Mon Apr 16, 2007 9:57 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kyuusaku]]></name></author>
<updated>2007-04-16T07:16:58-07:00</updated>
<published>2007-04-16T07:16:58-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=3225&amp;p=23231#p23231</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=3225&amp;p=23231#p23231"/>
<title type="html"><![CDATA[Help w/ SNES board REing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=3225&amp;p=23231#p23231"><![CDATA[
<div class="quotetitle">Bregalad wrote:</div><div class="quotecontent"><br />So, as far I know, the only difference between those two is where the ROM and RAM are mirrored exactly, and where there is open bus.<br /></div><br />Exactly, this is why I am doing this! Just the board codes are meaningless.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=20">kyuusaku</a> — Mon Apr 16, 2007 7:16 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2007-04-15T08:53:39-07:00</updated>
<published>2007-04-15T08:53:39-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=3225&amp;p=23218#p23218</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=3225&amp;p=23218#p23218"/>
<title type="html"><![CDATA[Help w/ SNES board REing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=3225&amp;p=23218#p23218"><![CDATA[
Format :<br />SHVC-ABCD-REV<br /><br />SHVC = Nintendo abrevasion for "Super Famicom".<br /><br />A = Number of mask ROMs on the board.<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">1 = Single ROM &#40;any size&#41;<br />2 = Two ROMs &#40;usually 512kb + 1MB&#41;<br />3 = Three ROMs &#40;usually 1MB + 1MB + 512kb&#41;<br />B = Two ROMs &#40;usually 1MB + 2MB or 2MB+2MB&#41;<br />L = Two ROMs &#40;usually 2Mb + 4MB&#41;<br />Y = Two ROMs &#40;usually 512kb + 512kb&#41;</div><br />B = Memory mapping<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">A = LoROM memory mapping &#40;mode 20&#41;<br />J = HiROM memory mapping &#40;mode 21&#41;<br />other = custom memory mapping &#40;often with an ASIC on the board&#41;</div><br />C = SRAM size.<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">0 = No SRAM on the board<br />1 = 2 KB<br />3 = 8 KB<br />5 = 32 KB<br />etc...</div><br />D = Misc.<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">B = SRAM is battery backed with discrete componants<br />M = SRAM is battery backed and decoded with the MAD-1 chip<br />N = Adress decoding is done with discrete componants<br /></div><br /><br />REV = Revision number<br /><br />For example : SHVC-1J3B is a board with has one mask ROM on it, HiROM memory mapping, and 8KB of battery backed SRAM but has only discrete logic chips, no MAD-1.<br />SHVC-1J3M is identical exept that there is a MAD-1 to do the adress decoding and build-in intelligent bettery back up circuit.<br />So, as far I know, the only difference between those two is where the ROM and RAM are mirrored exactly, and where there is open bus.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Sun Apr 15, 2007 8:53 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kyuusaku]]></name></author>
<updated>2007-04-15T06:54:30-07:00</updated>
<published>2007-04-15T06:54:30-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=3225&amp;p=23214#p23214</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=3225&amp;p=23214#p23214"/>
<title type="html"><![CDATA[Help w/ SNES board REing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=3225&amp;p=23214#p23214"><![CDATA[
I'm looking to schematicize the decoding logic in all SNES boards to learn their *absolute* memory maps. (74 series and MAD-1 boards only, no ASICs except DSP) Can anyone help?<br /><br />(It's really simple and generally doesn't require desoldering, only a "gamebit" screwdriver and continuity tester!)<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=20">kyuusaku</a> — Sun Apr 15, 2007 6:54 am</p><hr />
]]></content>
</entry>
</feed>